// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/07/2016 02:48:02"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_Controller_tb (
	CLK,
	RXD,
	TXD,
	DS_DP,
	DS_G,
	DS_C,
	DS_D);
input 	CLK;
output 	RXD;
input 	TXD;
output 	DS_DP;
output 	DS_G;
output 	DS_C;
output 	DS_D;

// Design Ports Information
// RXD	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_DP	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_G	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_C	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_D	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TXD	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \RXD~output_o ;
wire \DS_DP~output_o ;
wire \DS_G~output_o ;
wire \DS_C~output_o ;
wire \DS_D~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \UART_Controller1|tx_baud_counter[0]~10_combout ;
wire \UART_Controller1|Equal4~1_combout ;
wire \UART_Controller1|Equal4~0_combout ;
wire \UART_Controller1|tx_baud_counter[5]~18_combout ;
wire \UART_Controller1|tx_baud_counter[0]~11 ;
wire \UART_Controller1|tx_baud_counter[1]~12_combout ;
wire \UART_Controller1|tx_baud_counter[1]~13 ;
wire \UART_Controller1|tx_baud_counter[2]~14_combout ;
wire \UART_Controller1|tx_baud_counter[2]~15 ;
wire \UART_Controller1|tx_baud_counter[3]~16_combout ;
wire \UART_Controller1|tx_baud_counter[3]~17 ;
wire \UART_Controller1|tx_baud_counter[4]~19_combout ;
wire \UART_Controller1|tx_baud_counter[4]~20 ;
wire \UART_Controller1|tx_baud_counter[5]~21_combout ;
wire \UART_Controller1|tx_baud_counter[5]~22 ;
wire \UART_Controller1|tx_baud_counter[6]~23_combout ;
wire \UART_Controller1|tx_baud_counter[6]~24 ;
wire \UART_Controller1|tx_baud_counter[7]~25_combout ;
wire \UART_Controller1|tx_baud_counter[7]~26 ;
wire \UART_Controller1|tx_baud_counter[8]~27_combout ;
wire \UART_Controller1|tx_baud_counter[8]~28 ;
wire \UART_Controller1|tx_baud_counter[9]~29_combout ;
wire \UART_Controller1|Equal4~2_combout ;
wire \UART_Controller1|tx_baud_tick~0_combout ;
wire \UART_Controller1|tx_baud_tick~q ;
wire \UART_Controller1|uart_tx_state~11_combout ;
wire \UART_Controller1|uart_tx_state.tx_send_data~q ;
wire \UART_Controller1|uart_tx_count[0]~3_combout ;
wire \UART_Controller1|uart_tx_count~4_combout ;
wire \UART_Controller1|uart_tx_count[0]~1_combout ;
wire \UART_Controller1|uart_tx_count~5_combout ;
wire \UART_Controller1|Add6~0_combout ;
wire \UART_Controller1|uart_tx_count~2_combout ;
wire \UART_Controller1|uart_tx_state~8_combout ;
wire \UART_Controller1|uart_tx_state~12_combout ;
wire \UART_Controller1|uart_tx_state~13_combout ;
wire \UART_Controller1|uart_tx_state.tx_send_stop_bit~q ;
wire \UART_Controller1|uart_tx_state~9_combout ;
wire \UART_Controller1|uart_tx_state~10_combout ;
wire \UART_Controller1|uart_tx_state.tx_send_start_bit~q ;
wire \state.s_init~feeder_combout ;
wire \state.s_init~q ;
wire \UART_Controller1|rx_baud_counter[0]~6_combout ;
wire \UART_Controller1|Equal0~0_combout ;
wire \UART_Controller1|rx_baud_counter[5]~14_combout ;
wire \UART_Controller1|rx_baud_counter[0]~7 ;
wire \UART_Controller1|rx_baud_counter[1]~8_combout ;
wire \UART_Controller1|rx_baud_counter[1]~9 ;
wire \UART_Controller1|rx_baud_counter[2]~10_combout ;
wire \UART_Controller1|rx_baud_counter[2]~11 ;
wire \UART_Controller1|rx_baud_counter[3]~12_combout ;
wire \UART_Controller1|rx_baud_counter[3]~13 ;
wire \UART_Controller1|rx_baud_counter[4]~15_combout ;
wire \UART_Controller1|rx_baud_counter[4]~16 ;
wire \UART_Controller1|rx_baud_counter[5]~17_combout ;
wire \UART_Controller1|rx_baud_tick~0_combout ;
wire \UART_Controller1|rx_baud_tick~q ;
wire \UART_Controller1|uart_rx_count~2_combout ;
wire \UART_Controller1|uart_rx_count~3_combout ;
wire \UART_Controller1|uart_rx_state~7_combout ;
wire \UART_Controller1|uart_rx_state~8_combout ;
wire \TXD~input_o ;
wire \UART_Controller1|uart_rx_data_sr~1_combout ;
wire \UART_Controller1|uart_rx_bit~1_combout ;
wire \UART_Controller1|uart_rx_data_sr~0_combout ;
wire \UART_Controller1|uart_rx_filter~0_combout ;
wire \UART_Controller1|uart_rx_filter~1_combout ;
wire \UART_Controller1|uart_rx_filter~2_combout ;
wire \UART_Controller1|uart_rx_bit~0_combout ;
wire \UART_Controller1|uart_rx_bit~q ;
wire \UART_Controller1|uart_rx_state~9_combout ;
wire \UART_Controller1|uart_rx_state~10_combout ;
wire \UART_Controller1|uart_rx_state.rx_get_data~q ;
wire \UART_Controller1|uart_rx_count[2]~0_combout ;
wire \UART_Controller1|uart_rx_count~1_combout ;
wire \UART_Controller1|uart_rx_state~11_combout ;
wire \UART_Controller1|uart_rx_state~12_combout ;
wire \UART_Controller1|uart_rx_state.rx_get_stop_bit~q ;
wire \UART_Controller1|uart_rx_state~13_combout ;
wire \UART_Controller1|uart_rx_state~14_combout ;
wire \UART_Controller1|uart_rx_state.rx_get_start_bit~q ;
wire \UART_Controller1|uart_rx_bit_spacing~3_combout ;
wire \UART_Controller1|uart_rx_bit_spacing~4_combout ;
wire \UART_Controller1|Add3~0_combout ;
wire \UART_Controller1|uart_rx_bit_spacing~2_combout ;
wire \UART_Controller1|uart_rx_bit_spacing~1_combout ;
wire \UART_Controller1|uart_rx_bit_tick~0_combout ;
wire \UART_Controller1|uart_rx_bit_tick~1_combout ;
wire \UART_Controller1|uart_rx_bit_tick~q ;
wire \UART_Controller1|uart_rx_data_out_stb~0_combout ;
wire \UART_Controller1|uart_rx_data_out_stb~q ;
wire \Selector4~2_combout ;
wire \Selector4~3_combout ;
wire \state.s_idle~q ;
wire \Selector2~2_combout ;
wire \state.s_init_done~q ;
wire \Selector5~0_combout ;
wire \uart_write~q ;
wire \UART_Controller1|uart_tx_count[0]~0_combout ;
wire \UART_Controller1|uart_rx_data_in_ack~q ;
wire \Selector3~1_combout ;
wire \state.s_tx~q ;
wire \Selector0~0_combout ;
wire \reset~q ;
wire \UART_Controller1|uart_tx_data~0_combout ;
wire \UART_Controller1|uart_rx_data_vec~7_combout ;
wire \UART_Controller1|uart_rx_data_vec~6_combout ;
wire \UART_Controller1|uart_rx_data_vec~5_combout ;
wire \UART_Controller1|uart_rx_data_vec~4_combout ;
wire \UART_Controller1|uart_rx_data_vec~3_combout ;
wire \UART_Controller1|uart_rx_data_vec~2_combout ;
wire \UART_Controller1|uart_rx_data_vec~1_combout ;
wire \uart_save_data[1]~feeder_combout ;
wire \Selector3~0_combout ;
wire \uart_writedata[1]~feeder_combout ;
wire \uart_save_data[6]~feeder_combout ;
wire \uart_writedata[6]~feeder_combout ;
wire \uart_save_data[7]~feeder_combout ;
wire \uart_writedata[7]~feeder_combout ;
wire \UART_Controller1|uart_tx_data_vec~7_combout ;
wire \UART_Controller1|uart_tx_data_vec~6_combout ;
wire \uart_save_data[5]~feeder_combout ;
wire \uart_writedata[5]~feeder_combout ;
wire \UART_Controller1|uart_tx_data_vec~5_combout ;
wire \uart_save_data[4]~feeder_combout ;
wire \uart_writedata[4]~feeder_combout ;
wire \UART_Controller1|uart_tx_data_vec~4_combout ;
wire \uart_save_data[3]~feeder_combout ;
wire \uart_writedata[3]~feeder_combout ;
wire \UART_Controller1|uart_tx_data_vec~3_combout ;
wire \uart_save_data[2]~feeder_combout ;
wire \uart_writedata[2]~feeder_combout ;
wire \UART_Controller1|uart_tx_data_vec~2_combout ;
wire \UART_Controller1|uart_tx_data_vec~1_combout ;
wire \UART_Controller1|uart_rx_data_vec~0_combout ;
wire \uart_save_data[0]~feeder_combout ;
wire \uart_writedata[0]~feeder_combout ;
wire \UART_Controller1|uart_tx_data_vec~0_combout ;
wire \UART_Controller1|uart_tx_data~1_combout ;
wire \UART_Controller1|uart_tx_data~2_combout ;
wire \UART_Controller1|uart_tx_data~q ;
wire \leds[0]~feeder_combout ;
wire \leds[1]~feeder_combout ;
wire \leds[2]~feeder_combout ;
wire \leds[3]~feeder_combout ;
wire [5:0] \UART_Controller1|rx_baud_counter ;
wire [7:0] \UART_Controller1|uart_tx_data_vec ;
wire [9:0] \UART_Controller1|tx_baud_counter ;
wire [7:0] uart_save_data;
wire [2:0] \UART_Controller1|uart_rx_count ;
wire [3:0] leds;
wire [7:0] \UART_Controller1|uart_rx_data_vec ;
wire [2:0] \UART_Controller1|uart_tx_count ;
wire [7:0] uart_writedata;
wire [3:0] \UART_Controller1|uart_rx_bit_spacing ;
wire [1:0] \UART_Controller1|uart_rx_filter ;
wire [1:0] \UART_Controller1|uart_rx_data_sr ;


// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \RXD~output (
	.i(!\UART_Controller1|uart_tx_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RXD~output_o ),
	.obar());
// synopsys translate_off
defparam \RXD~output .bus_hold = "false";
defparam \RXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DS_DP~output (
	.i(!leds[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DS_DP~output_o ),
	.obar());
// synopsys translate_off
defparam \DS_DP~output .bus_hold = "false";
defparam \DS_DP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \DS_G~output (
	.i(!leds[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DS_G~output_o ),
	.obar());
// synopsys translate_off
defparam \DS_G~output .bus_hold = "false";
defparam \DS_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \DS_C~output (
	.i(!leds[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DS_C~output_o ),
	.obar());
// synopsys translate_off
defparam \DS_C~output .bus_hold = "false";
defparam \DS_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \DS_D~output (
	.i(!leds[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DS_D~output_o ),
	.obar());
// synopsys translate_off
defparam \DS_D~output .bus_hold = "false";
defparam \DS_D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[0]~10 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[0]~10_combout  = \UART_Controller1|tx_baud_counter [0] $ (VCC)
// \UART_Controller1|tx_baud_counter[0]~11  = CARRY(\UART_Controller1|tx_baud_counter [0])

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_counter[0]~10_combout ),
	.cout(\UART_Controller1|tx_baud_counter[0]~11 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[0]~10 .lut_mask = 16'h33CC;
defparam \UART_Controller1|tx_baud_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \UART_Controller1|Equal4~1 (
// Equation(s):
// \UART_Controller1|Equal4~1_combout  = (\UART_Controller1|tx_baud_counter [7]) # (((!\UART_Controller1|tx_baud_counter [6]) # (!\UART_Controller1|tx_baud_counter [4])) # (!\UART_Controller1|tx_baud_counter [5]))

	.dataa(\UART_Controller1|tx_baud_counter [7]),
	.datab(\UART_Controller1|tx_baud_counter [5]),
	.datac(\UART_Controller1|tx_baud_counter [4]),
	.datad(\UART_Controller1|tx_baud_counter [6]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~1 .lut_mask = 16'hBFFF;
defparam \UART_Controller1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \UART_Controller1|Equal4~0 (
// Equation(s):
// \UART_Controller1|Equal4~0_combout  = (((\UART_Controller1|tx_baud_counter [3]) # (!\UART_Controller1|tx_baud_counter [1])) # (!\UART_Controller1|tx_baud_counter [0])) # (!\UART_Controller1|tx_baud_counter [2])

	.dataa(\UART_Controller1|tx_baud_counter [2]),
	.datab(\UART_Controller1|tx_baud_counter [0]),
	.datac(\UART_Controller1|tx_baud_counter [3]),
	.datad(\UART_Controller1|tx_baud_counter [1]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~0 .lut_mask = 16'hF7FF;
defparam \UART_Controller1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[5]~18 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[5]~18_combout  = (\reset~q ) # ((!\UART_Controller1|Equal4~1_combout  & (!\UART_Controller1|Equal4~2_combout  & !\UART_Controller1|Equal4~0_combout )))

	.dataa(\UART_Controller1|Equal4~1_combout ),
	.datab(\UART_Controller1|Equal4~2_combout ),
	.datac(\UART_Controller1|Equal4~0_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[5]~18 .lut_mask = 16'hFF01;
defparam \UART_Controller1|tx_baud_counter[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \UART_Controller1|tx_baud_counter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[0] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[1]~12 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[1]~12_combout  = (\UART_Controller1|tx_baud_counter [1] & (!\UART_Controller1|tx_baud_counter[0]~11 )) # (!\UART_Controller1|tx_baud_counter [1] & ((\UART_Controller1|tx_baud_counter[0]~11 ) # (GND)))
// \UART_Controller1|tx_baud_counter[1]~13  = CARRY((!\UART_Controller1|tx_baud_counter[0]~11 ) # (!\UART_Controller1|tx_baud_counter [1]))

	.dataa(\UART_Controller1|tx_baud_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[0]~11 ),
	.combout(\UART_Controller1|tx_baud_counter[1]~12_combout ),
	.cout(\UART_Controller1|tx_baud_counter[1]~13 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[1]~12 .lut_mask = 16'h5A5F;
defparam \UART_Controller1|tx_baud_counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \UART_Controller1|tx_baud_counter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[1] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[2]~14 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[2]~14_combout  = (\UART_Controller1|tx_baud_counter [2] & (\UART_Controller1|tx_baud_counter[1]~13  $ (GND))) # (!\UART_Controller1|tx_baud_counter [2] & (!\UART_Controller1|tx_baud_counter[1]~13  & VCC))
// \UART_Controller1|tx_baud_counter[2]~15  = CARRY((\UART_Controller1|tx_baud_counter [2] & !\UART_Controller1|tx_baud_counter[1]~13 ))

	.dataa(\UART_Controller1|tx_baud_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[1]~13 ),
	.combout(\UART_Controller1|tx_baud_counter[2]~14_combout ),
	.cout(\UART_Controller1|tx_baud_counter[2]~15 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[2]~14 .lut_mask = 16'hA50A;
defparam \UART_Controller1|tx_baud_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \UART_Controller1|tx_baud_counter[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[2] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[3]~16 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[3]~16_combout  = (\UART_Controller1|tx_baud_counter [3] & (!\UART_Controller1|tx_baud_counter[2]~15 )) # (!\UART_Controller1|tx_baud_counter [3] & ((\UART_Controller1|tx_baud_counter[2]~15 ) # (GND)))
// \UART_Controller1|tx_baud_counter[3]~17  = CARRY((!\UART_Controller1|tx_baud_counter[2]~15 ) # (!\UART_Controller1|tx_baud_counter [3]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[2]~15 ),
	.combout(\UART_Controller1|tx_baud_counter[3]~16_combout ),
	.cout(\UART_Controller1|tx_baud_counter[3]~17 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \UART_Controller1|tx_baud_counter[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[3] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[4]~19 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[4]~19_combout  = (\UART_Controller1|tx_baud_counter [4] & (\UART_Controller1|tx_baud_counter[3]~17  $ (GND))) # (!\UART_Controller1|tx_baud_counter [4] & (!\UART_Controller1|tx_baud_counter[3]~17  & VCC))
// \UART_Controller1|tx_baud_counter[4]~20  = CARRY((\UART_Controller1|tx_baud_counter [4] & !\UART_Controller1|tx_baud_counter[3]~17 ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[3]~17 ),
	.combout(\UART_Controller1|tx_baud_counter[4]~19_combout ),
	.cout(\UART_Controller1|tx_baud_counter[4]~20 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[4]~19 .lut_mask = 16'hC30C;
defparam \UART_Controller1|tx_baud_counter[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \UART_Controller1|tx_baud_counter[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[4] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[5]~21 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[5]~21_combout  = (\UART_Controller1|tx_baud_counter [5] & (!\UART_Controller1|tx_baud_counter[4]~20 )) # (!\UART_Controller1|tx_baud_counter [5] & ((\UART_Controller1|tx_baud_counter[4]~20 ) # (GND)))
// \UART_Controller1|tx_baud_counter[5]~22  = CARRY((!\UART_Controller1|tx_baud_counter[4]~20 ) # (!\UART_Controller1|tx_baud_counter [5]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[4]~20 ),
	.combout(\UART_Controller1|tx_baud_counter[5]~21_combout ),
	.cout(\UART_Controller1|tx_baud_counter[5]~22 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[5]~21 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \UART_Controller1|tx_baud_counter[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[5] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[6]~23 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[6]~23_combout  = (\UART_Controller1|tx_baud_counter [6] & (\UART_Controller1|tx_baud_counter[5]~22  $ (GND))) # (!\UART_Controller1|tx_baud_counter [6] & (!\UART_Controller1|tx_baud_counter[5]~22  & VCC))
// \UART_Controller1|tx_baud_counter[6]~24  = CARRY((\UART_Controller1|tx_baud_counter [6] & !\UART_Controller1|tx_baud_counter[5]~22 ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[5]~22 ),
	.combout(\UART_Controller1|tx_baud_counter[6]~23_combout ),
	.cout(\UART_Controller1|tx_baud_counter[6]~24 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[6]~23 .lut_mask = 16'hC30C;
defparam \UART_Controller1|tx_baud_counter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \UART_Controller1|tx_baud_counter[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[6] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[7]~25 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[7]~25_combout  = (\UART_Controller1|tx_baud_counter [7] & (!\UART_Controller1|tx_baud_counter[6]~24 )) # (!\UART_Controller1|tx_baud_counter [7] & ((\UART_Controller1|tx_baud_counter[6]~24 ) # (GND)))
// \UART_Controller1|tx_baud_counter[7]~26  = CARRY((!\UART_Controller1|tx_baud_counter[6]~24 ) # (!\UART_Controller1|tx_baud_counter [7]))

	.dataa(\UART_Controller1|tx_baud_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[6]~24 ),
	.combout(\UART_Controller1|tx_baud_counter[7]~25_combout ),
	.cout(\UART_Controller1|tx_baud_counter[7]~26 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[7]~25 .lut_mask = 16'h5A5F;
defparam \UART_Controller1|tx_baud_counter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \UART_Controller1|tx_baud_counter[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[7] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[8]~27 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[8]~27_combout  = (\UART_Controller1|tx_baud_counter [8] & (\UART_Controller1|tx_baud_counter[7]~26  $ (GND))) # (!\UART_Controller1|tx_baud_counter [8] & (!\UART_Controller1|tx_baud_counter[7]~26  & VCC))
// \UART_Controller1|tx_baud_counter[8]~28  = CARRY((\UART_Controller1|tx_baud_counter [8] & !\UART_Controller1|tx_baud_counter[7]~26 ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[7]~26 ),
	.combout(\UART_Controller1|tx_baud_counter[8]~27_combout ),
	.cout(\UART_Controller1|tx_baud_counter[8]~28 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[8]~27 .lut_mask = 16'hC30C;
defparam \UART_Controller1|tx_baud_counter[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \UART_Controller1|tx_baud_counter[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[8] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[9]~29 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[9]~29_combout  = \UART_Controller1|tx_baud_counter [9] $ (\UART_Controller1|tx_baud_counter[8]~28 )

	.dataa(\UART_Controller1|tx_baud_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_Controller1|tx_baud_counter[8]~28 ),
	.combout(\UART_Controller1|tx_baud_counter[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[9]~29 .lut_mask = 16'h5A5A;
defparam \UART_Controller1|tx_baud_counter[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \UART_Controller1|tx_baud_counter[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[5]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[9] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \UART_Controller1|Equal4~2 (
// Equation(s):
// \UART_Controller1|Equal4~2_combout  = (\UART_Controller1|tx_baud_counter [9]) # (!\UART_Controller1|tx_baud_counter [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|tx_baud_counter [9]),
	.datad(\UART_Controller1|tx_baud_counter [8]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~2 .lut_mask = 16'hF0FF;
defparam \UART_Controller1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \UART_Controller1|tx_baud_tick~0 (
// Equation(s):
// \UART_Controller1|tx_baud_tick~0_combout  = (!\UART_Controller1|Equal4~2_combout  & (!\reset~q  & (!\UART_Controller1|Equal4~0_combout  & !\UART_Controller1|Equal4~1_combout )))

	.dataa(\UART_Controller1|Equal4~2_combout ),
	.datab(\reset~q ),
	.datac(\UART_Controller1|Equal4~0_combout ),
	.datad(\UART_Controller1|Equal4~1_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_tick~0 .lut_mask = 16'h0001;
defparam \UART_Controller1|tx_baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \UART_Controller1|tx_baud_tick (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_tick .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~11 (
// Equation(s):
// \UART_Controller1|uart_tx_state~11_combout  = (\UART_Controller1|uart_tx_state~9_combout  & (!\UART_Controller1|uart_tx_state~8_combout  & ((\UART_Controller1|uart_tx_count[0]~0_combout ) # (\UART_Controller1|uart_tx_state.tx_send_data~q ))))

	.dataa(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.datab(\UART_Controller1|uart_tx_state~9_combout ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\UART_Controller1|uart_tx_state~8_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~11 .lut_mask = 16'h00C8;
defparam \UART_Controller1|uart_tx_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \UART_Controller1|uart_tx_state.tx_send_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state.tx_send_data .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_state.tx_send_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \UART_Controller1|uart_tx_count[0]~3 (
// Equation(s):
// \UART_Controller1|uart_tx_count[0]~3_combout  = (!\reset~q  & (\UART_Controller1|uart_tx_state.tx_send_data~q  & ((!\UART_Controller1|Add6~0_combout ) # (!\UART_Controller1|uart_tx_count [2]))))

	.dataa(\reset~q ),
	.datab(\UART_Controller1|uart_tx_count [2]),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\UART_Controller1|Add6~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0]~3 .lut_mask = 16'h1050;
defparam \UART_Controller1|uart_tx_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~4 (
// Equation(s):
// \UART_Controller1|uart_tx_count~4_combout  = (!\UART_Controller1|uart_tx_count [0] & \UART_Controller1|uart_tx_count[0]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_count [0]),
	.datad(\UART_Controller1|uart_tx_count[0]~3_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~4 .lut_mask = 16'h0F00;
defparam \UART_Controller1|uart_tx_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \UART_Controller1|uart_tx_count[0]~1 (
// Equation(s):
// \UART_Controller1|uart_tx_count[0]~1_combout  = (\reset~q ) # ((\UART_Controller1|uart_tx_count[0]~0_combout ) # ((\UART_Controller1|uart_tx_state.tx_send_data~q  & \UART_Controller1|tx_baud_tick~q )))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\reset~q ),
	.datac(\UART_Controller1|tx_baud_tick~q ),
	.datad(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0]~1 .lut_mask = 16'hFFEC;
defparam \UART_Controller1|uart_tx_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \UART_Controller1|uart_tx_count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~5 (
// Equation(s):
// \UART_Controller1|uart_tx_count~5_combout  = (\UART_Controller1|uart_tx_count[0]~3_combout  & (\UART_Controller1|uart_tx_count [0] $ (\UART_Controller1|uart_tx_count [1])))

	.dataa(\UART_Controller1|uart_tx_count [0]),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_count [1]),
	.datad(\UART_Controller1|uart_tx_count[0]~3_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~5 .lut_mask = 16'h5A00;
defparam \UART_Controller1|uart_tx_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N1
dffeas \UART_Controller1|uart_tx_count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \UART_Controller1|Add6~0 (
// Equation(s):
// \UART_Controller1|Add6~0_combout  = (\UART_Controller1|uart_tx_count [0] & \UART_Controller1|uart_tx_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_count [0]),
	.datad(\UART_Controller1|uart_tx_count [1]),
	.cin(gnd),
	.combout(\UART_Controller1|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Add6~0 .lut_mask = 16'hF000;
defparam \UART_Controller1|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~2 (
// Equation(s):
// \UART_Controller1|uart_tx_count~2_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (!\reset~q  & (\UART_Controller1|Add6~0_combout  $ (\UART_Controller1|uart_tx_count [2]))))

	.dataa(\UART_Controller1|Add6~0_combout ),
	.datab(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datac(\UART_Controller1|uart_tx_count [2]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~2 .lut_mask = 16'h0048;
defparam \UART_Controller1|uart_tx_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \UART_Controller1|uart_tx_count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~8 (
// Equation(s):
// \UART_Controller1|uart_tx_state~8_combout  = (\UART_Controller1|tx_baud_tick~q  & (\UART_Controller1|uart_tx_count [2] & (\UART_Controller1|uart_tx_state.tx_send_data~q  & \UART_Controller1|Add6~0_combout )))

	.dataa(\UART_Controller1|tx_baud_tick~q ),
	.datab(\UART_Controller1|uart_tx_count [2]),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\UART_Controller1|Add6~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~8 .lut_mask = 16'h8000;
defparam \UART_Controller1|uart_tx_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~12 (
// Equation(s):
// \UART_Controller1|uart_tx_state~12_combout  = (\UART_Controller1|uart_tx_state~9_combout  & (\UART_Controller1|uart_tx_state.tx_send_stop_bit~q  & (!\UART_Controller1|uart_tx_count[0]~0_combout  & !\UART_Controller1|uart_tx_state~8_combout )))

	.dataa(\UART_Controller1|uart_tx_state~9_combout ),
	.datab(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.datac(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.datad(\UART_Controller1|uart_tx_state~8_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~12 .lut_mask = 16'h0008;
defparam \UART_Controller1|uart_tx_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~13 (
// Equation(s):
// \UART_Controller1|uart_tx_state~13_combout  = (\UART_Controller1|uart_tx_state~12_combout ) # ((\UART_Controller1|uart_tx_state~8_combout  & !\reset~q ))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_tx_state~8_combout ),
	.datac(\reset~q ),
	.datad(\UART_Controller1|uart_tx_state~12_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~13 .lut_mask = 16'hFF0C;
defparam \UART_Controller1|uart_tx_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \UART_Controller1|uart_tx_state.tx_send_stop_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state.tx_send_stop_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_state.tx_send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~9 (
// Equation(s):
// \UART_Controller1|uart_tx_state~9_combout  = (!\reset~q  & ((!\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ) # (!\UART_Controller1|tx_baud_tick~q )))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\UART_Controller1|tx_baud_tick~q ),
	.datad(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~9 .lut_mask = 16'h0333;
defparam \UART_Controller1|uart_tx_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~10 (
// Equation(s):
// \UART_Controller1|uart_tx_state~10_combout  = (\UART_Controller1|uart_tx_state~9_combout  & ((\UART_Controller1|uart_tx_count[0]~0_combout ) # ((\UART_Controller1|uart_tx_state.tx_send_start_bit~q ) # (\UART_Controller1|uart_tx_state~8_combout ))))

	.dataa(\UART_Controller1|uart_tx_state~9_combout ),
	.datab(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_start_bit~q ),
	.datad(\UART_Controller1|uart_tx_state~8_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~10 .lut_mask = 16'hAAA8;
defparam \UART_Controller1|uart_tx_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \UART_Controller1|uart_tx_state.tx_send_start_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_state.tx_send_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state.tx_send_start_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_state.tx_send_start_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \state.s_init~feeder (
// Equation(s):
// \state.s_init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.s_init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_init~feeder .lut_mask = 16'hFFFF;
defparam \state.s_init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \state.s_init (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state.s_init~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init .is_wysiwyg = "true";
defparam \state.s_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[0]~6 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[0]~6_combout  = \UART_Controller1|rx_baud_counter [0] $ (VCC)
// \UART_Controller1|rx_baud_counter[0]~7  = CARRY(\UART_Controller1|rx_baud_counter [0])

	.dataa(gnd),
	.datab(\UART_Controller1|rx_baud_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Controller1|rx_baud_counter[0]~6_combout ),
	.cout(\UART_Controller1|rx_baud_counter[0]~7 ));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[0]~6 .lut_mask = 16'h33CC;
defparam \UART_Controller1|rx_baud_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \UART_Controller1|Equal0~0 (
// Equation(s):
// \UART_Controller1|Equal0~0_combout  = (\UART_Controller1|rx_baud_counter [3]) # (((!\UART_Controller1|rx_baud_counter [0]) # (!\UART_Controller1|rx_baud_counter [2])) # (!\UART_Controller1|rx_baud_counter [1]))

	.dataa(\UART_Controller1|rx_baud_counter [3]),
	.datab(\UART_Controller1|rx_baud_counter [1]),
	.datac(\UART_Controller1|rx_baud_counter [2]),
	.datad(\UART_Controller1|rx_baud_counter [0]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal0~0 .lut_mask = 16'hBFFF;
defparam \UART_Controller1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[5]~14 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[5]~14_combout  = (\reset~q ) # ((!\UART_Controller1|rx_baud_counter [5] & (\UART_Controller1|rx_baud_counter [4] & !\UART_Controller1|Equal0~0_combout )))

	.dataa(\UART_Controller1|rx_baud_counter [5]),
	.datab(\UART_Controller1|rx_baud_counter [4]),
	.datac(\UART_Controller1|Equal0~0_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|rx_baud_counter[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[5]~14 .lut_mask = 16'hFF04;
defparam \UART_Controller1|rx_baud_counter[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \UART_Controller1|rx_baud_counter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[5]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[0] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[1]~8 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[1]~8_combout  = (\UART_Controller1|rx_baud_counter [1] & (!\UART_Controller1|rx_baud_counter[0]~7 )) # (!\UART_Controller1|rx_baud_counter [1] & ((\UART_Controller1|rx_baud_counter[0]~7 ) # (GND)))
// \UART_Controller1|rx_baud_counter[1]~9  = CARRY((!\UART_Controller1|rx_baud_counter[0]~7 ) # (!\UART_Controller1|rx_baud_counter [1]))

	.dataa(gnd),
	.datab(\UART_Controller1|rx_baud_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|rx_baud_counter[0]~7 ),
	.combout(\UART_Controller1|rx_baud_counter[1]~8_combout ),
	.cout(\UART_Controller1|rx_baud_counter[1]~9 ));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[1]~8 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|rx_baud_counter[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \UART_Controller1|rx_baud_counter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[5]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[1] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[2]~10 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[2]~10_combout  = (\UART_Controller1|rx_baud_counter [2] & (\UART_Controller1|rx_baud_counter[1]~9  $ (GND))) # (!\UART_Controller1|rx_baud_counter [2] & (!\UART_Controller1|rx_baud_counter[1]~9  & VCC))
// \UART_Controller1|rx_baud_counter[2]~11  = CARRY((\UART_Controller1|rx_baud_counter [2] & !\UART_Controller1|rx_baud_counter[1]~9 ))

	.dataa(gnd),
	.datab(\UART_Controller1|rx_baud_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|rx_baud_counter[1]~9 ),
	.combout(\UART_Controller1|rx_baud_counter[2]~10_combout ),
	.cout(\UART_Controller1|rx_baud_counter[2]~11 ));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[2]~10 .lut_mask = 16'hC30C;
defparam \UART_Controller1|rx_baud_counter[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \UART_Controller1|rx_baud_counter[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[5]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[2] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[3]~12 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[3]~12_combout  = (\UART_Controller1|rx_baud_counter [3] & (!\UART_Controller1|rx_baud_counter[2]~11 )) # (!\UART_Controller1|rx_baud_counter [3] & ((\UART_Controller1|rx_baud_counter[2]~11 ) # (GND)))
// \UART_Controller1|rx_baud_counter[3]~13  = CARRY((!\UART_Controller1|rx_baud_counter[2]~11 ) # (!\UART_Controller1|rx_baud_counter [3]))

	.dataa(\UART_Controller1|rx_baud_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|rx_baud_counter[2]~11 ),
	.combout(\UART_Controller1|rx_baud_counter[3]~12_combout ),
	.cout(\UART_Controller1|rx_baud_counter[3]~13 ));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[3]~12 .lut_mask = 16'h5A5F;
defparam \UART_Controller1|rx_baud_counter[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \UART_Controller1|rx_baud_counter[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[5]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[3] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[4]~15 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[4]~15_combout  = (\UART_Controller1|rx_baud_counter [4] & (\UART_Controller1|rx_baud_counter[3]~13  $ (GND))) # (!\UART_Controller1|rx_baud_counter [4] & (!\UART_Controller1|rx_baud_counter[3]~13  & VCC))
// \UART_Controller1|rx_baud_counter[4]~16  = CARRY((\UART_Controller1|rx_baud_counter [4] & !\UART_Controller1|rx_baud_counter[3]~13 ))

	.dataa(gnd),
	.datab(\UART_Controller1|rx_baud_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|rx_baud_counter[3]~13 ),
	.combout(\UART_Controller1|rx_baud_counter[4]~15_combout ),
	.cout(\UART_Controller1|rx_baud_counter[4]~16 ));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[4]~15 .lut_mask = 16'hC30C;
defparam \UART_Controller1|rx_baud_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \UART_Controller1|rx_baud_counter[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[5]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[4] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[5]~17 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[5]~17_combout  = \UART_Controller1|rx_baud_counter[4]~16  $ (\UART_Controller1|rx_baud_counter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|rx_baud_counter [5]),
	.cin(\UART_Controller1|rx_baud_counter[4]~16 ),
	.combout(\UART_Controller1|rx_baud_counter[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[5]~17 .lut_mask = 16'h0FF0;
defparam \UART_Controller1|rx_baud_counter[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \UART_Controller1|rx_baud_counter[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[5]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[5] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \UART_Controller1|rx_baud_tick~0 (
// Equation(s):
// \UART_Controller1|rx_baud_tick~0_combout  = (!\UART_Controller1|rx_baud_counter [5] & (!\reset~q  & (\UART_Controller1|rx_baud_counter [4] & !\UART_Controller1|Equal0~0_combout )))

	.dataa(\UART_Controller1|rx_baud_counter [5]),
	.datab(\reset~q ),
	.datac(\UART_Controller1|rx_baud_counter [4]),
	.datad(\UART_Controller1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|rx_baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|rx_baud_tick~0 .lut_mask = 16'h0010;
defparam \UART_Controller1|rx_baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \UART_Controller1|rx_baud_tick (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_tick .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \UART_Controller1|uart_rx_count~2 (
// Equation(s):
// \UART_Controller1|uart_rx_count~2_combout  = (!\UART_Controller1|uart_rx_count [0] & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_count [0]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count~2 .lut_mask = 16'h000F;
defparam \UART_Controller1|uart_rx_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \UART_Controller1|uart_rx_count~3 (
// Equation(s):
// \UART_Controller1|uart_rx_count~3_combout  = \UART_Controller1|uart_rx_count [0] $ (\UART_Controller1|uart_rx_count [1])

	.dataa(\UART_Controller1|uart_rx_count [0]),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count~3 .lut_mask = 16'h5A5A;
defparam \UART_Controller1|uart_rx_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \UART_Controller1|uart_rx_count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~7 (
// Equation(s):
// \UART_Controller1|uart_rx_state~7_combout  = (\UART_Controller1|uart_rx_bit_tick~q  & (\UART_Controller1|uart_rx_state.rx_get_data~q  & (\UART_Controller1|uart_rx_count [0] & \UART_Controller1|uart_rx_count [1])))

	.dataa(\UART_Controller1|uart_rx_bit_tick~q ),
	.datab(\UART_Controller1|uart_rx_state.rx_get_data~q ),
	.datac(\UART_Controller1|uart_rx_count [0]),
	.datad(\UART_Controller1|uart_rx_count [1]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~7 .lut_mask = 16'h8000;
defparam \UART_Controller1|uart_rx_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~8 (
// Equation(s):
// \UART_Controller1|uart_rx_state~8_combout  = (!\reset~q  & (!\UART_Controller1|uart_rx_data_out_stb~0_combout  & ((!\UART_Controller1|uart_rx_state~7_combout ) # (!\UART_Controller1|uart_rx_count [2]))))

	.dataa(\UART_Controller1|uart_rx_count [2]),
	.datab(\reset~q ),
	.datac(\UART_Controller1|uart_rx_state~7_combout ),
	.datad(\UART_Controller1|uart_rx_data_out_stb~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~8 .lut_mask = 16'h0013;
defparam \UART_Controller1|uart_rx_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \TXD~input (
	.i(TXD),
	.ibar(gnd),
	.o(\TXD~input_o ));
// synopsys translate_off
defparam \TXD~input .bus_hold = "false";
defparam \TXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_sr~1 (
// Equation(s):
// \UART_Controller1|uart_rx_data_sr~1_combout  = (!\TXD~input_o  & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\TXD~input_o ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_sr~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_sr~1 .lut_mask = 16'h000F;
defparam \UART_Controller1|uart_rx_data_sr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit~1 (
// Equation(s):
// \UART_Controller1|uart_rx_bit~1_combout  = (\UART_Controller1|rx_baud_tick~q ) # (\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|rx_baud_tick~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit~1 .lut_mask = 16'hFFF0;
defparam \UART_Controller1|uart_rx_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \UART_Controller1|uart_rx_data_sr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_sr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_sr[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_sr~0 (
// Equation(s):
// \UART_Controller1|uart_rx_data_sr~0_combout  = (\UART_Controller1|uart_rx_data_sr [0] & !\reset~q )

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_data_sr [0]),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_sr~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_sr~0 .lut_mask = 16'h00CC;
defparam \UART_Controller1|uart_rx_data_sr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \UART_Controller1|uart_rx_data_sr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_sr[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \UART_Controller1|uart_rx_filter~0 (
// Equation(s):
// \UART_Controller1|uart_rx_filter~0_combout  = (\UART_Controller1|uart_rx_data_sr [1] & ((\UART_Controller1|uart_rx_filter [1]) # (!\UART_Controller1|uart_rx_filter [0]))) # (!\UART_Controller1|uart_rx_data_sr [1] & (\UART_Controller1|uart_rx_filter [1] & 
// !\UART_Controller1|uart_rx_filter [0]))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_data_sr [1]),
	.datac(\UART_Controller1|uart_rx_filter [1]),
	.datad(\UART_Controller1|uart_rx_filter [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_filter~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_filter~0 .lut_mask = 16'hC0FC;
defparam \UART_Controller1|uart_rx_filter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \UART_Controller1|uart_rx_filter~1 (
// Equation(s):
// \UART_Controller1|uart_rx_filter~1_combout  = (!\reset~q  & ((\UART_Controller1|rx_baud_tick~q  & (\UART_Controller1|uart_rx_filter~0_combout )) # (!\UART_Controller1|rx_baud_tick~q  & ((\UART_Controller1|uart_rx_filter [0])))))

	.dataa(\UART_Controller1|rx_baud_tick~q ),
	.datab(\UART_Controller1|uart_rx_filter~0_combout ),
	.datac(\UART_Controller1|uart_rx_filter [0]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_filter~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_filter~1 .lut_mask = 16'h00D8;
defparam \UART_Controller1|uart_rx_filter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \UART_Controller1|uart_rx_filter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_filter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_filter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_filter[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_filter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \UART_Controller1|uart_rx_filter~2 (
// Equation(s):
// \UART_Controller1|uart_rx_filter~2_combout  = (!\reset~q  & ((\UART_Controller1|uart_rx_filter [0] & ((\UART_Controller1|uart_rx_filter [1]) # (\UART_Controller1|uart_rx_data_sr [1]))) # (!\UART_Controller1|uart_rx_filter [0] & 
// (\UART_Controller1|uart_rx_filter [1] & \UART_Controller1|uart_rx_data_sr [1]))))

	.dataa(\reset~q ),
	.datab(\UART_Controller1|uart_rx_filter [0]),
	.datac(\UART_Controller1|uart_rx_filter [1]),
	.datad(\UART_Controller1|uart_rx_data_sr [1]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_filter~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_filter~2 .lut_mask = 16'h5440;
defparam \UART_Controller1|uart_rx_filter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \UART_Controller1|uart_rx_filter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_filter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_filter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_filter[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_filter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit~0 (
// Equation(s):
// \UART_Controller1|uart_rx_bit~0_combout  = (!\reset~q  & ((\UART_Controller1|uart_rx_filter [1] & ((\UART_Controller1|uart_rx_filter [0]) # (\UART_Controller1|uart_rx_bit~q ))) # (!\UART_Controller1|uart_rx_filter [1] & (\UART_Controller1|uart_rx_filter 
// [0] & \UART_Controller1|uart_rx_bit~q ))))

	.dataa(\UART_Controller1|uart_rx_filter [1]),
	.datab(\UART_Controller1|uart_rx_filter [0]),
	.datac(\UART_Controller1|uart_rx_bit~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit~0 .lut_mask = 16'h00E8;
defparam \UART_Controller1|uart_rx_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \UART_Controller1|uart_rx_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~9 (
// Equation(s):
// \UART_Controller1|uart_rx_state~9_combout  = (!\UART_Controller1|uart_rx_state.rx_get_start_bit~q  & (\UART_Controller1|rx_baud_tick~q  & \UART_Controller1|uart_rx_bit~q ))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.datac(\UART_Controller1|rx_baud_tick~q ),
	.datad(\UART_Controller1|uart_rx_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~9 .lut_mask = 16'h3000;
defparam \UART_Controller1|uart_rx_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~10 (
// Equation(s):
// \UART_Controller1|uart_rx_state~10_combout  = (\UART_Controller1|uart_rx_state~8_combout  & ((\UART_Controller1|uart_rx_state.rx_get_data~q ) # (\UART_Controller1|uart_rx_state~9_combout )))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_state~8_combout ),
	.datac(\UART_Controller1|uart_rx_state.rx_get_data~q ),
	.datad(\UART_Controller1|uart_rx_state~9_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~10 .lut_mask = 16'hCCC0;
defparam \UART_Controller1|uart_rx_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \UART_Controller1|uart_rx_state.rx_get_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_state.rx_get_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state.rx_get_data .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_state.rx_get_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \UART_Controller1|uart_rx_count[2]~0 (
// Equation(s):
// \UART_Controller1|uart_rx_count[2]~0_combout  = (\reset~q ) # ((\UART_Controller1|uart_rx_state.rx_get_data~q  & \UART_Controller1|uart_rx_bit_tick~q ))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_state.rx_get_data~q ),
	.datac(\UART_Controller1|uart_rx_bit_tick~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count[2]~0 .lut_mask = 16'hFFC0;
defparam \UART_Controller1|uart_rx_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \UART_Controller1|uart_rx_count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \UART_Controller1|uart_rx_count~1 (
// Equation(s):
// \UART_Controller1|uart_rx_count~1_combout  = \UART_Controller1|uart_rx_count [2] $ (((\UART_Controller1|uart_rx_count [0] & \UART_Controller1|uart_rx_count [1])))

	.dataa(\UART_Controller1|uart_rx_count [0]),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_count [2]),
	.datad(\UART_Controller1|uart_rx_count [1]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count~1 .lut_mask = 16'h5AF0;
defparam \UART_Controller1|uart_rx_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \UART_Controller1|uart_rx_count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~11 (
// Equation(s):
// \UART_Controller1|uart_rx_state~11_combout  = (!\reset~q  & (\UART_Controller1|uart_rx_count [2] & \UART_Controller1|uart_rx_state~7_combout ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\UART_Controller1|uart_rx_count [2]),
	.datad(\UART_Controller1|uart_rx_state~7_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~11 .lut_mask = 16'h3000;
defparam \UART_Controller1|uart_rx_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~12 (
// Equation(s):
// \UART_Controller1|uart_rx_state~12_combout  = (\UART_Controller1|uart_rx_state~11_combout ) # ((\UART_Controller1|uart_rx_state~8_combout  & (\UART_Controller1|uart_rx_state.rx_get_stop_bit~q  & !\UART_Controller1|uart_rx_state~9_combout )))

	.dataa(\UART_Controller1|uart_rx_state~11_combout ),
	.datab(\UART_Controller1|uart_rx_state~8_combout ),
	.datac(\UART_Controller1|uart_rx_state.rx_get_stop_bit~q ),
	.datad(\UART_Controller1|uart_rx_state~9_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~12 .lut_mask = 16'hAAEA;
defparam \UART_Controller1|uart_rx_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \UART_Controller1|uart_rx_state.rx_get_stop_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_state.rx_get_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state.rx_get_stop_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_state.rx_get_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~13 (
// Equation(s):
// \UART_Controller1|uart_rx_state~13_combout  = (!\reset~q  & (((\UART_Controller1|uart_rx_bit~q ) # (!\UART_Controller1|uart_rx_state.rx_get_stop_bit~q )) # (!\UART_Controller1|uart_rx_bit_tick~q )))

	.dataa(\UART_Controller1|uart_rx_bit_tick~q ),
	.datab(\reset~q ),
	.datac(\UART_Controller1|uart_rx_state.rx_get_stop_bit~q ),
	.datad(\UART_Controller1|uart_rx_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~13 .lut_mask = 16'h3313;
defparam \UART_Controller1|uart_rx_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~14 (
// Equation(s):
// \UART_Controller1|uart_rx_state~14_combout  = (\UART_Controller1|uart_rx_state~8_combout  & ((\UART_Controller1|uart_rx_state~9_combout  & (\UART_Controller1|uart_rx_state~13_combout )) # (!\UART_Controller1|uart_rx_state~9_combout  & 
// ((\UART_Controller1|uart_rx_state.rx_get_start_bit~q ))))) # (!\UART_Controller1|uart_rx_state~8_combout  & (\UART_Controller1|uart_rx_state~13_combout ))

	.dataa(\UART_Controller1|uart_rx_state~13_combout ),
	.datab(\UART_Controller1|uart_rx_state~8_combout ),
	.datac(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.datad(\UART_Controller1|uart_rx_state~9_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~14 .lut_mask = 16'hAAE2;
defparam \UART_Controller1|uart_rx_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \UART_Controller1|uart_rx_state.rx_get_start_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state.rx_get_start_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_state.rx_get_start_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_spacing~3 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_spacing~3_combout  = (!\UART_Controller1|uart_rx_bit_spacing [0] & \UART_Controller1|uart_rx_state.rx_get_start_bit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_bit_spacing [0]),
	.datad(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_spacing~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing~3 .lut_mask = 16'h0F00;
defparam \UART_Controller1|uart_rx_bit_spacing~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \UART_Controller1|uart_rx_bit_spacing[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit_spacing~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit_spacing [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit_spacing[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_spacing~4 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_spacing~4_combout  = (\UART_Controller1|uart_rx_state.rx_get_start_bit~q  & (!\UART_Controller1|uart_rx_bit_tick~0_combout  & (\UART_Controller1|uart_rx_bit_spacing [1] $ (\UART_Controller1|uart_rx_bit_spacing [0]))))

	.dataa(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.datab(\UART_Controller1|uart_rx_bit_tick~0_combout ),
	.datac(\UART_Controller1|uart_rx_bit_spacing [1]),
	.datad(\UART_Controller1|uart_rx_bit_spacing [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_spacing~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing~4 .lut_mask = 16'h0220;
defparam \UART_Controller1|uart_rx_bit_spacing~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \UART_Controller1|uart_rx_bit_spacing[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit_spacing~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit_spacing [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit_spacing[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \UART_Controller1|Add3~0 (
// Equation(s):
// \UART_Controller1|Add3~0_combout  = (\UART_Controller1|uart_rx_bit_spacing [1] & \UART_Controller1|uart_rx_bit_spacing [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_bit_spacing [1]),
	.datad(\UART_Controller1|uart_rx_bit_spacing [0]),
	.cin(gnd),
	.combout(\UART_Controller1|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Add3~0 .lut_mask = 16'hF000;
defparam \UART_Controller1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_spacing~2 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_spacing~2_combout  = (!\UART_Controller1|uart_rx_bit_tick~0_combout  & (\UART_Controller1|uart_rx_state.rx_get_start_bit~q  & (\UART_Controller1|Add3~0_combout  $ (\UART_Controller1|uart_rx_bit_spacing [2]))))

	.dataa(\UART_Controller1|Add3~0_combout ),
	.datab(\UART_Controller1|uart_rx_bit_tick~0_combout ),
	.datac(\UART_Controller1|uart_rx_bit_spacing [2]),
	.datad(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_spacing~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing~2 .lut_mask = 16'h1200;
defparam \UART_Controller1|uart_rx_bit_spacing~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \UART_Controller1|uart_rx_bit_spacing[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit_spacing~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit_spacing [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit_spacing[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_spacing~1 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_spacing~1_combout  = (\UART_Controller1|uart_rx_state.rx_get_start_bit~q  & (\UART_Controller1|uart_rx_bit_spacing [3] $ (((\UART_Controller1|Add3~0_combout  & \UART_Controller1|uart_rx_bit_spacing [2])))))

	.dataa(\UART_Controller1|Add3~0_combout ),
	.datab(\UART_Controller1|uart_rx_bit_spacing [2]),
	.datac(\UART_Controller1|uart_rx_bit_spacing [3]),
	.datad(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_spacing~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing~1 .lut_mask = 16'h7800;
defparam \UART_Controller1|uart_rx_bit_spacing~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \UART_Controller1|uart_rx_bit_spacing[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit_spacing~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit_spacing [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing[3] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit_spacing[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_tick~0 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_tick~0_combout  = (\UART_Controller1|uart_rx_bit_spacing [1] & (\UART_Controller1|uart_rx_bit_spacing [0] & (\UART_Controller1|uart_rx_bit_spacing [3] & \UART_Controller1|uart_rx_bit_spacing [2])))

	.dataa(\UART_Controller1|uart_rx_bit_spacing [1]),
	.datab(\UART_Controller1|uart_rx_bit_spacing [0]),
	.datac(\UART_Controller1|uart_rx_bit_spacing [3]),
	.datad(\UART_Controller1|uart_rx_bit_spacing [2]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_tick~0 .lut_mask = 16'h8000;
defparam \UART_Controller1|uart_rx_bit_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_tick~1 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_tick~1_combout  = (\UART_Controller1|rx_baud_tick~q  & \UART_Controller1|uart_rx_bit_tick~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|rx_baud_tick~q ),
	.datad(\UART_Controller1|uart_rx_bit_tick~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_tick~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_tick~1 .lut_mask = 16'hF000;
defparam \UART_Controller1|uart_rx_bit_tick~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \UART_Controller1|uart_rx_bit_tick (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit_tick~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_tick .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_out_stb~0 (
// Equation(s):
// \UART_Controller1|uart_rx_data_out_stb~0_combout  = (\UART_Controller1|uart_rx_bit_tick~q  & (\UART_Controller1|uart_rx_state.rx_get_stop_bit~q  & !\UART_Controller1|uart_rx_bit~q ))

	.dataa(\UART_Controller1|uart_rx_bit_tick~q ),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_state.rx_get_stop_bit~q ),
	.datad(\UART_Controller1|uart_rx_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_out_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_out_stb~0 .lut_mask = 16'h00A0;
defparam \UART_Controller1|uart_rx_data_out_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \UART_Controller1|uart_rx_data_out_stb (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_out_stb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_out_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_out_stb .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_out_stb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (!\state.s_init_done~q  & ((!\UART_Controller1|uart_rx_data_in_ack~q ) # (!\state.s_tx~q )))

	.dataa(\state.s_tx~q ),
	.datab(\UART_Controller1|uart_rx_data_in_ack~q ),
	.datac(\state.s_init_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'h0707;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\state.s_idle~q  & (!\UART_Controller1|uart_rx_data_out_stb~q  & ((\state.s_init~q ) # (!\Selector4~2_combout )))) # (!\state.s_idle~q  & (((!\Selector4~2_combout ))))

	.dataa(\UART_Controller1|uart_rx_data_out_stb~q ),
	.datab(\state.s_init~q ),
	.datac(\state.s_idle~q ),
	.datad(\Selector4~2_combout ),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'h405F;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \state.s_idle (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_idle .is_wysiwyg = "true";
defparam \state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (!\state.s_init~q  & (\Selector4~2_combout  & ((!\UART_Controller1|uart_rx_data_out_stb~q ) # (!\state.s_idle~q ))))

	.dataa(\state.s_idle~q ),
	.datab(\state.s_init~q ),
	.datac(\UART_Controller1|uart_rx_data_out_stb~q ),
	.datad(\Selector4~2_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'h1300;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \state.s_init_done (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init_done .is_wysiwyg = "true";
defparam \state.s_init_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.s_tx~q ) # ((\uart_write~q  & ((\state.s_init_done~q ) # (!\state.s_init~q ))))

	.dataa(\state.s_tx~q ),
	.datab(\state.s_init~q ),
	.datac(\uart_write~q ),
	.datad(\state.s_init_done~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hFABA;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas uart_write(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam uart_write.is_wysiwyg = "true";
defparam uart_write.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \UART_Controller1|uart_tx_count[0]~0 (
// Equation(s):
// \UART_Controller1|uart_tx_count[0]~0_combout  = (!\UART_Controller1|uart_tx_state.tx_send_start_bit~q  & (\UART_Controller1|tx_baud_tick~q  & \uart_write~q ))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_start_bit~q ),
	.datab(gnd),
	.datac(\UART_Controller1|tx_baud_tick~q ),
	.datad(\uart_write~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0]~0 .lut_mask = 16'h5000;
defparam \UART_Controller1|uart_tx_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \UART_Controller1|uart_rx_data_in_ack (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_in_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_in_ack .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_in_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\UART_Controller1|uart_rx_data_in_ack~q  & (\state.s_idle~q  & ((\UART_Controller1|uart_rx_data_out_stb~q )))) # (!\UART_Controller1|uart_rx_data_in_ack~q  & ((\state.s_tx~q ) # ((\state.s_idle~q  & 
// \UART_Controller1|uart_rx_data_out_stb~q ))))

	.dataa(\UART_Controller1|uart_rx_data_in_ack~q ),
	.datab(\state.s_idle~q ),
	.datac(\state.s_tx~q ),
	.datad(\UART_Controller1|uart_rx_data_out_stb~q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hDC50;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \state.s_tx (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_tx .is_wysiwyg = "true";
defparam \state.s_tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((\reset~q  & ((\state.s_tx~q ) # (\state.s_idle~q )))) # (!\state.s_init~q )

	.dataa(\state.s_tx~q ),
	.datab(\state.s_init~q ),
	.datac(\reset~q ),
	.datad(\state.s_idle~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hF3B3;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas reset(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset.is_wysiwyg = "true";
defparam reset.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \UART_Controller1|uart_tx_data~0 (
// Equation(s):
// \UART_Controller1|uart_tx_data~0_combout  = (!\UART_Controller1|uart_tx_data~q  & (((!\uart_write~q  & !\UART_Controller1|uart_tx_state.tx_send_start_bit~q )) # (!\UART_Controller1|tx_baud_tick~q )))

	.dataa(\uart_write~q ),
	.datab(\UART_Controller1|uart_tx_data~q ),
	.datac(\UART_Controller1|tx_baud_tick~q ),
	.datad(\UART_Controller1|uart_tx_state.tx_send_start_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data~0 .lut_mask = 16'h0313;
defparam \UART_Controller1|uart_tx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~7 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~7_combout  = (!\reset~q  & !\UART_Controller1|uart_rx_bit~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~7 .lut_mask = 16'h0033;
defparam \UART_Controller1|uart_rx_data_vec~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \UART_Controller1|uart_rx_data_vec[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[7] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~6 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~6_combout  = (\UART_Controller1|uart_rx_data_vec [7] & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_data_vec [7]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~6 .lut_mask = 16'h00F0;
defparam \UART_Controller1|uart_rx_data_vec~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \UART_Controller1|uart_rx_data_vec[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[6] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~5 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~5_combout  = (!\reset~q  & \UART_Controller1|uart_rx_data_vec [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\UART_Controller1|uart_rx_data_vec [6]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~5 .lut_mask = 16'h0F00;
defparam \UART_Controller1|uart_rx_data_vec~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \UART_Controller1|uart_rx_data_vec[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[5] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~4 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~4_combout  = (!\reset~q  & \UART_Controller1|uart_rx_data_vec [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\UART_Controller1|uart_rx_data_vec [5]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~4 .lut_mask = 16'h0F00;
defparam \UART_Controller1|uart_rx_data_vec~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \UART_Controller1|uart_rx_data_vec[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[4] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~3 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~3_combout  = (!\reset~q  & \UART_Controller1|uart_rx_data_vec [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\UART_Controller1|uart_rx_data_vec [4]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~3 .lut_mask = 16'h0F00;
defparam \UART_Controller1|uart_rx_data_vec~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \UART_Controller1|uart_rx_data_vec[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[3] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~2 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~2_combout  = (!\reset~q  & \UART_Controller1|uart_rx_data_vec [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\UART_Controller1|uart_rx_data_vec [3]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~2 .lut_mask = 16'h0F00;
defparam \UART_Controller1|uart_rx_data_vec~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \UART_Controller1|uart_rx_data_vec[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~1 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~1_combout  = (\UART_Controller1|uart_rx_data_vec [2] & !\reset~q )

	.dataa(\UART_Controller1|uart_rx_data_vec [2]),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~1 .lut_mask = 16'h0A0A;
defparam \UART_Controller1|uart_rx_data_vec~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \UART_Controller1|uart_rx_data_vec[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \uart_save_data[1]~feeder (
// Equation(s):
// \uart_save_data[1]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [1]),
	.cin(gnd),
	.combout(\uart_save_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_save_data[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_save_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.s_idle~q  & \UART_Controller1|uart_rx_data_out_stb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.s_idle~q ),
	.datad(\UART_Controller1|uart_rx_data_out_stb~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hF000;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \uart_save_data[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_save_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_save_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_save_data[1] .is_wysiwyg = "true";
defparam \uart_save_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \uart_writedata[1]~feeder (
// Equation(s):
// \uart_writedata[1]~feeder_combout  = uart_save_data[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(uart_save_data[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \uart_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \uart_writedata[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.s_tx~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_writedata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_writedata[1] .is_wysiwyg = "true";
defparam \uart_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \uart_save_data[6]~feeder (
// Equation(s):
// \uart_save_data[6]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [6]),
	.cin(gnd),
	.combout(\uart_save_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_save_data[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_save_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \uart_save_data[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_save_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_save_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_save_data[6] .is_wysiwyg = "true";
defparam \uart_save_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \uart_writedata[6]~feeder (
// Equation(s):
// \uart_writedata[6]~feeder_combout  = uart_save_data[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(uart_save_data[6]),
	.cin(gnd),
	.combout(\uart_writedata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_writedata[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_writedata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \uart_writedata[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_writedata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.s_tx~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_writedata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_writedata[6] .is_wysiwyg = "true";
defparam \uart_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \uart_save_data[7]~feeder (
// Equation(s):
// \uart_save_data[7]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [7]),
	.cin(gnd),
	.combout(\uart_save_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_save_data[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_save_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \uart_save_data[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_save_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_save_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_save_data[7] .is_wysiwyg = "true";
defparam \uart_save_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \uart_writedata[7]~feeder (
// Equation(s):
// \uart_writedata[7]~feeder_combout  = uart_save_data[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(uart_save_data[7]),
	.cin(gnd),
	.combout(\uart_writedata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_writedata[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_writedata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \uart_writedata[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.s_tx~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_writedata[7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_writedata[7] .is_wysiwyg = "true";
defparam \uart_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~7 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~7_combout  = (\UART_Controller1|uart_tx_count[0]~0_combout  & ((uart_writedata[7]))) # (!\UART_Controller1|uart_tx_count[0]~0_combout  & (\UART_Controller1|uart_tx_data_vec [7]))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.datac(\UART_Controller1|uart_tx_data_vec [7]),
	.datad(uart_writedata[7]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~7 .lut_mask = 16'hFC30;
defparam \UART_Controller1|uart_tx_data_vec~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \UART_Controller1|uart_tx_data_vec[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[7] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~6 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~6_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & ((\UART_Controller1|uart_tx_data_vec [7]))) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & (uart_writedata[6]))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(gnd),
	.datac(uart_writedata[6]),
	.datad(\UART_Controller1|uart_tx_data_vec [7]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~6 .lut_mask = 16'hFA50;
defparam \UART_Controller1|uart_tx_data_vec~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \UART_Controller1|uart_tx_data_vec[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[6] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \uart_save_data[5]~feeder (
// Equation(s):
// \uart_save_data[5]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [5]),
	.cin(gnd),
	.combout(\uart_save_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_save_data[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_save_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \uart_save_data[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_save_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_save_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_save_data[5] .is_wysiwyg = "true";
defparam \uart_save_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \uart_writedata[5]~feeder (
// Equation(s):
// \uart_writedata[5]~feeder_combout  = uart_save_data[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(uart_save_data[5]),
	.cin(gnd),
	.combout(\uart_writedata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_writedata[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_writedata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \uart_writedata[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_writedata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.s_tx~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_writedata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_writedata[5] .is_wysiwyg = "true";
defparam \uart_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~5 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~5_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [6])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((uart_writedata[5])))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Controller1|uart_tx_data_vec [6]),
	.datac(gnd),
	.datad(uart_writedata[5]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~5 .lut_mask = 16'hDD88;
defparam \UART_Controller1|uart_tx_data_vec~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \UART_Controller1|uart_tx_data_vec[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[5] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \uart_save_data[4]~feeder (
// Equation(s):
// \uart_save_data[4]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_data_vec [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_save_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_save_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \uart_save_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \uart_save_data[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_save_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_save_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_save_data[4] .is_wysiwyg = "true";
defparam \uart_save_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \uart_writedata[4]~feeder (
// Equation(s):
// \uart_writedata[4]~feeder_combout  = uart_save_data[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(uart_save_data[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_writedata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_writedata[4]~feeder .lut_mask = 16'hF0F0;
defparam \uart_writedata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \uart_writedata[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_writedata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.s_tx~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_writedata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_writedata[4] .is_wysiwyg = "true";
defparam \uart_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~4 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~4_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [5])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((uart_writedata[4])))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_data_vec [5]),
	.datad(uart_writedata[4]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~4 .lut_mask = 16'hF5A0;
defparam \UART_Controller1|uart_tx_data_vec~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \UART_Controller1|uart_tx_data_vec[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[4] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \uart_save_data[3]~feeder (
// Equation(s):
// \uart_save_data[3]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [3]),
	.cin(gnd),
	.combout(\uart_save_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_save_data[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_save_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \uart_save_data[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_save_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_save_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_save_data[3] .is_wysiwyg = "true";
defparam \uart_save_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \uart_writedata[3]~feeder (
// Equation(s):
// \uart_writedata[3]~feeder_combout  = uart_save_data[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(uart_save_data[3]),
	.cin(gnd),
	.combout(\uart_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \uart_writedata[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.s_tx~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_writedata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_writedata[3] .is_wysiwyg = "true";
defparam \uart_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~3 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~3_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [4])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((uart_writedata[3])))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_tx_data_vec [4]),
	.datac(uart_writedata[3]),
	.datad(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~3 .lut_mask = 16'hCCF0;
defparam \UART_Controller1|uart_tx_data_vec~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \UART_Controller1|uart_tx_data_vec[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[3] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \uart_save_data[2]~feeder (
// Equation(s):
// \uart_save_data[2]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_data_vec [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_save_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_save_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \uart_save_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N29
dffeas \uart_save_data[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_save_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_save_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_save_data[2] .is_wysiwyg = "true";
defparam \uart_save_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \uart_writedata[2]~feeder (
// Equation(s):
// \uart_writedata[2]~feeder_combout  = uart_save_data[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(uart_save_data[2]),
	.cin(gnd),
	.combout(\uart_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \uart_writedata[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.s_tx~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_writedata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_writedata[2] .is_wysiwyg = "true";
defparam \uart_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~2 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~2_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [3])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((uart_writedata[2])))

	.dataa(\UART_Controller1|uart_tx_data_vec [3]),
	.datab(gnd),
	.datac(uart_writedata[2]),
	.datad(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~2 .lut_mask = 16'hAAF0;
defparam \UART_Controller1|uart_tx_data_vec~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \UART_Controller1|uart_tx_data_vec[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~1 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~1_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & ((\UART_Controller1|uart_tx_data_vec [2]))) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & (uart_writedata[1]))

	.dataa(uart_writedata[1]),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_data_vec [2]),
	.datad(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~1 .lut_mask = 16'hF0AA;
defparam \UART_Controller1|uart_tx_data_vec~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \UART_Controller1|uart_tx_data_vec[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~0 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~0_combout  = (!\reset~q  & \UART_Controller1|uart_rx_data_vec [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\UART_Controller1|uart_rx_data_vec [1]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~0 .lut_mask = 16'h0F00;
defparam \UART_Controller1|uart_rx_data_vec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \UART_Controller1|uart_rx_data_vec[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_count[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \uart_save_data[0]~feeder (
// Equation(s):
// \uart_save_data[0]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [0]),
	.cin(gnd),
	.combout(\uart_save_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_save_data[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_save_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \uart_save_data[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_save_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_save_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_save_data[0] .is_wysiwyg = "true";
defparam \uart_save_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \uart_writedata[0]~feeder (
// Equation(s):
// \uart_writedata[0]~feeder_combout  = uart_save_data[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(uart_save_data[0]),
	.cin(gnd),
	.combout(\uart_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \uart_writedata[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.s_tx~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_writedata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_writedata[0] .is_wysiwyg = "true";
defparam \uart_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~0 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~0_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [1])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((uart_writedata[0])))

	.dataa(\UART_Controller1|uart_tx_data_vec [1]),
	.datab(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datac(gnd),
	.datad(uart_writedata[0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~0 .lut_mask = 16'hBB88;
defparam \UART_Controller1|uart_tx_data_vec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \UART_Controller1|uart_tx_data_vec[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \UART_Controller1|uart_tx_data~1 (
// Equation(s):
// \UART_Controller1|uart_tx_data~1_combout  = (\UART_Controller1|tx_baud_tick~q  & (\UART_Controller1|uart_tx_state.tx_send_start_bit~q  & ((\UART_Controller1|uart_tx_data_vec [0]) # (!\UART_Controller1|uart_tx_state.tx_send_data~q ))))

	.dataa(\UART_Controller1|tx_baud_tick~q ),
	.datab(\UART_Controller1|uart_tx_data_vec [0]),
	.datac(\UART_Controller1|uart_tx_state.tx_send_start_bit~q ),
	.datad(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data~1 .lut_mask = 16'h80A0;
defparam \UART_Controller1|uart_tx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \UART_Controller1|uart_tx_data~2 (
// Equation(s):
// \UART_Controller1|uart_tx_data~2_combout  = (!\reset~q  & (!\UART_Controller1|uart_tx_data~0_combout  & !\UART_Controller1|uart_tx_data~1_combout ))

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_data~0_combout ),
	.datad(\UART_Controller1|uart_tx_data~1_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data~2 .lut_mask = 16'h0005;
defparam \UART_Controller1|uart_tx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \UART_Controller1|uart_tx_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \leds[0]~feeder (
// Equation(s):
// \leds[0]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [0]),
	.cin(gnd),
	.combout(\leds[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds[0]~feeder .lut_mask = 16'hFF00;
defparam \leds[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \leds[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\leds[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds[0]),
	.prn(vcc));
// synopsys translate_off
defparam \leds[0] .is_wysiwyg = "true";
defparam \leds[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \leds[1]~feeder (
// Equation(s):
// \leds[1]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [1]),
	.cin(gnd),
	.combout(\leds[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds[1]~feeder .lut_mask = 16'hFF00;
defparam \leds[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \leds[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\leds[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds[1]),
	.prn(vcc));
// synopsys translate_off
defparam \leds[1] .is_wysiwyg = "true";
defparam \leds[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \leds[2]~feeder (
// Equation(s):
// \leds[2]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_data_vec [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\leds[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds[2]~feeder .lut_mask = 16'hF0F0;
defparam \leds[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \leds[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\leds[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds[2]),
	.prn(vcc));
// synopsys translate_off
defparam \leds[2] .is_wysiwyg = "true";
defparam \leds[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \leds[3]~feeder (
// Equation(s):
// \leds[3]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [3]),
	.cin(gnd),
	.combout(\leds[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \leds[3]~feeder .lut_mask = 16'hFF00;
defparam \leds[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \leds[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\leds[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(leds[3]),
	.prn(vcc));
// synopsys translate_off
defparam \leds[3] .is_wysiwyg = "true";
defparam \leds[3] .power_up = "low";
// synopsys translate_on

assign RXD = \RXD~output_o ;

assign DS_DP = \DS_DP~output_o ;

assign DS_G = \DS_G~output_o ;

assign DS_C = \DS_C~output_o ;

assign DS_D = \DS_D~output_o ;

endmodule
