{
    "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "and_latch.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 13,
        "techmap_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "vtr/and_latch/no_arch": {
        "test_name": "vtr/and_latch/no_arch",
        "input_blif": "and_latch.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 2.2,
        "techmap_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 120.3,
        "exec_time(ms)": 2564.5,
        "techmap_time(ms)": 2121.2,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 26091,
        "latch": 4692,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 5726,
        "Average Path": 6,
        "Estimated LUTs": 26791,
        "Total Node": 32366
    },
    "vtr/arm_core/no_arch": {
        "test_name": "vtr/arm_core/no_arch",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 2945,
        "exec_time(ms)": 17472,
        "techmap_time(ms)": 6318,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 646594,
        "latch": 309844,
        "Longest Path": 5755,
        "Average Path": 6,
        "Estimated LUTs": 646594,
        "Total Node": 956439
    },
    "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 625.8,
        "exec_time(ms)": 24565.4,
        "techmap_time(ms)": 23209.2,
        "Latch Drivers": 61,
        "Pi": 256,
        "Po": 32,
        "logic element": 108824,
        "latch": 6811,
        "Adder": 2511,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 12297,
        "Average Path": 6,
        "Estimated LUTs": 121054,
        "Total Node": 118218
    },
    "vtr/bgm/no_arch": {
        "test_name": "vtr/bgm/no_arch",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 624.8,
        "exec_time(ms)": 25307.7,
        "techmap_time(ms)": 23986.5,
        "Latch Drivers": 61,
        "Pi": 256,
        "Po": 32,
        "logic element": 131973,
        "latch": 6811,
        "Longest Path": 12609,
        "Average Path": 6,
        "Estimated LUTs": 131973,
        "Total Node": 138845
    },
    "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 81.4,
        "exec_time(ms)": 730.2,
        "techmap_time(ms)": 388,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 18345,
        "latch": 552,
        "Adder": 3689,
        "generic logic size": 4,
        "Longest Path": 306,
        "Average Path": 5,
        "Estimated LUTs": 19740,
        "Total Node": 22587
    },
    "vtr/blob_merge/no_arch": {
        "test_name": "vtr/blob_merge/no_arch",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 84,
        "exec_time(ms)": 619.2,
        "techmap_time(ms)": 399.5,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 24779,
        "latch": 552,
        "Longest Path": 311,
        "Average Path": 5,
        "Estimated LUTs": 24779,
        "Total Node": 25332
    },
    "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 509.1,
        "techmap_time(ms)": 411.4,
        "Latch Drivers": 102,
        "Pi": 273,
        "Po": 193,
        "logic element": 5904,
        "latch": 1993,
        "Adder": 200,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 635,
        "Average Path": 6,
        "Estimated LUTs": 6170,
        "Total Node": 8231
    },
    "vtr/boundtop/no_arch": {
        "test_name": "vtr/boundtop/no_arch",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 348.4,
        "exec_time(ms)": 2647.3,
        "techmap_time(ms)": 1078.5,
        "Latch Drivers": 102,
        "Pi": 273,
        "Po": 193,
        "logic element": 73858,
        "latch": 34761,
        "Longest Path": 654,
        "Average Path": 6,
        "Estimated LUTs": 73858,
        "Total Node": 108721
    },
    "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 46.3,
        "techmap_time(ms)": 26.7,
        "Latch Drivers": 6,
        "Pi": 98,
        "Po": 130,
        "logic element": 570,
        "latch": 293,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 615,
        "Total Node": 877
    },
    "vtr/ch_intrinsics/no_arch": {
        "test_name": "vtr/ch_intrinsics/no_arch",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 43.3,
        "techmap_time(ms)": 28.4,
        "Latch Drivers": 6,
        "Pi": 98,
        "Po": 130,
        "logic element": 1159,
        "latch": 549,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 1159,
        "Total Node": 1714
    },
    "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 50.5,
        "techmap_time(ms)": 23.6,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 647,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 5,
        "Estimated LUTs": 657,
        "Total Node": 978
    },
    "vtr/diffeq1/no_arch": {
        "test_name": "vtr/diffeq1/no_arch",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 31.8,
        "exec_time(ms)": 95.2,
        "techmap_time(ms)": 46.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5556,
        "latch": 193,
        "Longest Path": 1584,
        "Average Path": 5,
        "Estimated LUTs": 5556,
        "Total Node": 5750
    },
    "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 38.9,
        "techmap_time(ms)": 15.6,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 447,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 120,
        "Average Path": 5,
        "Estimated LUTs": 457,
        "Total Node": 681
    },
    "vtr/diffeq2/no_arch": {
        "test_name": "vtr/diffeq2/no_arch",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 30.7,
        "exec_time(ms)": 84.3,
        "techmap_time(ms)": 39.4,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5356,
        "latch": 96,
        "Longest Path": 1463,
        "Average Path": 5,
        "Estimated LUTs": 5356,
        "Total Node": 5453
    },
    "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 888.6,
        "exec_time(ms)": 33982.3,
        "techmap_time(ms)": 30140.4,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 182868,
        "latch": 25893,
        "Adder": 13855,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 7085,
        "Average Path": 5,
        "Estimated LUTs": 193634,
        "Total Node": 227900
    },
    "vtr/LU32PEEng/no_arch": {
        "test_name": "vtr/LU32PEEng/no_arch",
        "input_blif": "LU32PEEng.blif",
        "exit": 139
    },
    "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 1765.5,
        "exec_time(ms)": 70041.1,
        "techmap_time(ms)": 62492.7,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 355690,
        "latch": 49581,
        "Adder": 25948,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 7133,
        "Average Path": 5,
        "Estimated LUTs": 376537,
        "Total Node": 441656
    },
    "vtr/LU64PEEng/no_arch": {
        "test_name": "vtr/LU64PEEng/no_arch",
        "input_blif": "LU64PEEng.blif",
        "exit": 137
    },
    "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 253,
        "exec_time(ms)": 9204.2,
        "techmap_time(ms)": 8058,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53148,
        "latch": 7877,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 6973,
        "Average Path": 5,
        "Estimated LUTs": 56505,
        "Total Node": 67192
    },
    "vtr/LU8PEEng/no_arch": {
        "test_name": "vtr/LU8PEEng/no_arch",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 888.1,
        "exec_time(ms)": 12131.6,
        "techmap_time(ms)": 9371.3,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 218582,
        "latch": 54485,
        "Longest Path": 23118,
        "Average Path": 5,
        "Estimated LUTs": 218582,
        "Total Node": 273068
    },
    "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "max_rss(MiB)": 862.1,
        "exec_time(ms)": 28309.3,
        "techmap_time(ms)": 24258.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184463,
        "latch": 51903,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 16460,
        "Average Path": 5,
        "Estimated LUTs": 193273,
        "Total Node": 264100
    },
    "vtr/mcml/no_arch": {
        "test_name": "vtr/mcml/no_arch",
        "input_blif": "mcml.blif",
        "exit": 137
    },
    "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 89.3,
        "exec_time(ms)": 2168.6,
        "techmap_time(ms)": 1668.6,
        "Latch Drivers": 1,
        "Pi": 505,
        "Po": 553,
        "logic element": 14200,
        "latch": 3383,
        "Adder": 768,
        "Memory": 1074,
        "generic logic size": 4,
        "Longest Path": 353,
        "Average Path": 5,
        "Estimated LUTs": 14524,
        "Total Node": 19426
    },
    "vtr/mkDelayWorker32B/no_arch": {
        "test_name": "vtr/mkDelayWorker32B/no_arch",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 3587.2,
        "exec_time(ms)": 25523.1,
        "techmap_time(ms)": 10166.5,
        "Latch Drivers": 1,
        "Pi": 505,
        "Po": 553,
        "logic element": 834440,
        "latch": 274113,
        "Longest Path": 694,
        "Average Path": 5,
        "Estimated LUTs": 834440,
        "Total Node": 1108554
    },
    "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 241.1,
        "techmap_time(ms)": 162.3,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 671,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 5,
        "Estimated LUTs": 671,
        "Total Node": 1668
    },
    "vtr/mkPktMerge/no_arch": {
        "test_name": "vtr/mkPktMerge/no_arch",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 109.7,
        "exec_time(ms)": 549,
        "techmap_time(ms)": 256.7,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 23483,
        "latch": 7839,
        "Longest Path": 131,
        "Average Path": 6,
        "Estimated LUTs": 23483,
        "Total Node": 31323
    },
    "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 474.2,
        "techmap_time(ms)": 364.2,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 5954,
        "latch": 1054,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 379,
        "Average Path": 5,
        "Estimated LUTs": 6085,
        "Total Node": 7506
    },
    "vtr/mkSMAdapter4B/no_arch": {
        "test_name": "vtr/mkSMAdapter4B/no_arch",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 91.3,
        "exec_time(ms)": 662,
        "techmap_time(ms)": 418.8,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 20493,
        "latch": 5510,
        "Longest Path": 697,
        "Average Path": 5,
        "Estimated LUTs": 20493,
        "Total Node": 26004
    },
    "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_output_and_latch.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 34.5,
        "techmap_time(ms)": 22.4,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 4,
        "latch": 3,
        "Adder": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 11
    },
    "vtr/multiclock_output_and_latch/no_arch": {
        "test_name": "vtr/multiclock_output_and_latch/no_arch",
        "input_blif": "multiclock_output_and_latch.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 4.3,
        "techmap_time(ms)": 3.9,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 5,
        "latch": 3,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 10
    },
    "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_reader_writer.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 18.7,
        "techmap_time(ms)": 6.1,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 59,
        "latch": 11,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 59,
        "Total Node": 80
    },
    "vtr/multiclock_reader_writer/no_arch": {
        "test_name": "vtr/multiclock_reader_writer/no_arch",
        "input_blif": "multiclock_reader_writer.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 7.1,
        "techmap_time(ms)": 6.2,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 69,
        "latch": 11,
        "Longest Path": 22,
        "Average Path": 6,
        "Estimated LUTs": 69,
        "Total Node": 82
    },
    "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_separate_and_latch.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 13.7,
        "techmap_time(ms)": 2.1,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "vtr/multiclock_separate_and_latch/no_arch": {
        "test_name": "vtr/multiclock_separate_and_latch/no_arch",
        "input_blif": "multiclock_separate_and_latch.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 2.1,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 575.4,
        "techmap_time(ms)": 444.4,
        "Latch Drivers": 3,
        "Pi": 384,
        "Po": 394,
        "logic element": 7521,
        "latch": 765,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1693,
        "Average Path": 6,
        "Estimated LUTs": 7892,
        "Total Node": 8916
    },
    "vtr/or1200/no_arch": {
        "test_name": "vtr/or1200/no_arch",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 75,
        "exec_time(ms)": 701.9,
        "techmap_time(ms)": 507,
        "Latch Drivers": 3,
        "Pi": 384,
        "Po": 394,
        "logic element": 18179,
        "latch": 2813,
        "Longest Path": 1931,
        "Average Path": 6,
        "Estimated LUTs": 18179,
        "Total Node": 20995
    },
    "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 33.7,
        "exec_time(ms)": 487.8,
        "techmap_time(ms)": 386.8,
        "Latch Drivers": 101,
        "Pi": 238,
        "Po": 305,
        "logic element": 4498,
        "latch": 2175,
        "Adder": 413,
        "Multiplier": 18,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 252,
        "Average Path": 5,
        "Estimated LUTs": 4527,
        "Total Node": 7226
    },
    "vtr/raygentop/no_arch": {
        "test_name": "vtr/raygentop/no_arch",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 107,
        "exec_time(ms)": 773.8,
        "techmap_time(ms)": 469.3,
        "Latch Drivers": 101,
        "Pi": 238,
        "Po": 305,
        "logic element": 23673,
        "latch": 7524,
        "Longest Path": 343,
        "Average Path": 5,
        "Estimated LUTs": 23673,
        "Total Node": 31298
    },
    "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 177.2,
        "techmap_time(ms)": 100.9,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4874,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2440,
        "Average Path": 5,
        "Estimated LUTs": 5097,
        "Total Node": 6094
    },
    "vtr/sha/no_arch": {
        "test_name": "vtr/sha/no_arch",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 142,
        "techmap_time(ms)": 89.4,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 5459,
        "latch": 910,
        "Longest Path": 3215,
        "Average Path": 5,
        "Estimated LUTs": 5459,
        "Total Node": 6370
    },
    "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_ff.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 13.3,
        "techmap_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "vtr/single_ff/no_arch": {
        "test_name": "vtr/single_ff/no_arch",
        "input_blif": "single_ff.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 1.7,
        "techmap_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/single_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_wire.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 12,
        "techmap_time(ms)": 0.6,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "vtr/single_wire/no_arch": {
        "test_name": "vtr/single_wire/no_arch",
        "input_blif": "single_wire.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 0.7,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 21.2,
        "exec_time(ms)": 283.2,
        "techmap_time(ms)": 225.2,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 2688,
        "latch": 352,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 683,
        "Average Path": 5,
        "Estimated LUTs": 2952,
        "Total Node": 3232
    },
    "vtr/spree/no_arch": {
        "test_name": "vtr/spree/no_arch",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 796.6,
        "exec_time(ms)": 5426.8,
        "techmap_time(ms)": 1829.8,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 178551,
        "latch": 67936,
        "Longest Path": 911,
        "Average Path": 5,
        "Estimated LUTs": 178551,
        "Total Node": 246488
    },
    "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 87.4,
        "exec_time(ms)": 967.8,
        "techmap_time(ms)": 641.2,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 9178,
        "latch": 12215,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 169,
        "Average Path": 5,
        "Estimated LUTs": 9322,
        "Total Node": 24209
    },
    "vtr/stereovision0/no_arch": {
        "test_name": "vtr/stereovision0/no_arch",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 88.3,
        "exec_time(ms)": 844.5,
        "techmap_time(ms)": 615.5,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 13875,
        "latch": 12215,
        "Longest Path": 169,
        "Average Path": 5,
        "Estimated LUTs": 13875,
        "Total Node": 26091
    },
    "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 106.2,
        "exec_time(ms)": 2758.1,
        "techmap_time(ms)": 2397,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11376,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 5,
        "Estimated LUTs": 11403,
        "Total Node": 25334
    },
    "vtr/stereovision1/no_arch": {
        "test_name": "vtr/stereovision1/no_arch",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 188.7,
        "exec_time(ms)": 1838.8,
        "techmap_time(ms)": 1357.7,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 42810,
        "latch": 11449,
        "Longest Path": 221,
        "Average Path": 5,
        "Estimated LUTs": 42810,
        "Total Node": 54260
    },
    "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 168.1,
        "exec_time(ms)": 2361.4,
        "techmap_time(ms)": 1233.1,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10429,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 10443,
        "Total Node": 40052
    },
    "vtr/stereovision2/no_arch": {
        "test_name": "vtr/stereovision2/no_arch",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 415.7,
        "exec_time(ms)": 3647.9,
        "techmap_time(ms)": 2467.4,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 114787,
        "latch": 16281,
        "Longest Path": 127,
        "Average Path": 5,
        "Estimated LUTs": 114787,
        "Total Node": 131069
    },
    "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 88.3,
        "techmap_time(ms)": 63.8,
        "Latch Drivers": 6,
        "Pi": 9,
        "Po": 30,
        "logic element": 1211,
        "latch": 118,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 101,
        "Average Path": 5,
        "Estimated LUTs": 1507,
        "Total Node": 1363
    },
    "vtr/stereovision3/no_arch": {
        "test_name": "vtr/stereovision3/no_arch",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 60.3,
        "techmap_time(ms)": 48.7,
        "Latch Drivers": 6,
        "Pi": 9,
        "Po": 30,
        "logic element": 1258,
        "latch": 118,
        "Longest Path": 126,
        "Average Path": 5,
        "Estimated LUTs": 1258,
        "Total Node": 1382
    },
    "vtr/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.16x16.int8.blif",
        "max_rss(MiB)": 220.1,
        "exec_time(ms)": 4063.9,
        "techmap_time(ms)": 3110.5,
        "Latch Drivers": 2,
        "Pi": 353,
        "Po": 289,
        "logic element": 39875,
        "latch": 18936,
        "Adder": 4892,
        "Multiplier": 288,
        "Memory": 256,
        "generic logic size": 4,
        "Longest Path": 1638,
        "Average Path": 5,
        "Estimated LUTs": 40972,
        "Total Node": 64249
    },
    "vtr/tpu.16x16.int8/no_arch": {
        "test_name": "vtr/tpu.16x16.int8/no_arch",
        "input_blif": "tpu.16x16.int8.blif",
        "max_rss(MiB)": 3872,
        "exec_time(ms)": 34365,
        "techmap_time(ms)": 12873.6,
        "Latch Drivers": 2,
        "Pi": 353,
        "Po": 289,
        "logic element": 895537,
        "latch": 281080,
        "Longest Path": 2319,
        "Average Path": 6,
        "Estimated LUTs": 895537,
        "Total Node": 1176619
    },
    "vtr/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "vtr/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.32x32.int8.blif",
        "max_rss(MiB)": 746.7,
        "exec_time(ms)": 14806.7,
        "techmap_time(ms)": 11409.1,
        "Latch Drivers": 2,
        "Pi": 641,
        "Po": 545,
        "logic element": 134141,
        "latch": 70104,
        "Adder": 18245,
        "Multiplier": 1088,
        "Memory": 512,
        "generic logic size": 4,
        "Longest Path": 4077,
        "Average Path": 5,
        "Estimated LUTs": 137191,
        "Total Node": 224092
    },
    "vtr/tpu.32x32.int8/no_arch": {
        "test_name": "vtr/tpu.32x32.int8/no_arch",
        "input_blif": "tpu.32x32.int8.blif",
        "max_rss(MiB)": 8287.7,
        "exec_time(ms)": 77665.4,
        "techmap_time(ms)": 32088.7,
        "Latch Drivers": 2,
        "Pi": 641,
        "Po": 545,
        "logic element": 1944313,
        "latch": 594392,
        "Longest Path": 5210,
        "Average Path": 6,
        "Estimated LUTs": 1944313,
        "Total Node": 2538707
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
