INFO: [VRFC 10-163] Analyzing VHDL file "/home/exchizz/SDU/Skole/7.Semester/EMB1/VHDL/EMB_group_4/Lab5/Lab5.srcs/sources_1/new/ClockInverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ClockInverter
