// Seed: 3072438796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_24;
  assign id_12 = id_18;
endmodule
module module_1 #(
    parameter id_11 = 32'd20
) (
    input supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    output tri id_4,
    output tri0 id_5,
    input wire id_6,
    output uwire id_7,
    input uwire id_8,
    output uwire id_9
);
  wire _id_11;
  wire id_12;
  assign id_5 = id_3;
  genvar id_13;
  assign id_13 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13
  );
  logic [id_11 : -1] id_14;
  ;
endmodule
