

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_51_2'
================================================================
* Date:           Tue May 10 10:12:15 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_2  |        ?|        ?|        40|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 2, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 43 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 44 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln51_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln51"   --->   Operation 45 'read' 'sext_ln51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rhs_2"   --->   Operation 46 'read' 'rhs_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%numOfOutputNeurons_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfOutputNeurons"   --->   Operation 47 'read' 'numOfOutputNeurons_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln51_cast = sext i16 %sext_ln51_read"   --->   Operation 48 'sext' 'sext_ln51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %sum_V"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i_3 = load i16 %i" [HLS_Project/neural_layer.cpp:51]   --->   Operation 52 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.42ns)   --->   "%icmp_ln51 = icmp_eq  i16 %i_3, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:51]   --->   Operation 54 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.07ns)   --->   "%i_4 = add i16 %i_3, i16 1" [HLS_Project/neural_layer.cpp:51]   --->   Operation 55 'add' 'i_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split, void %_ZgtILi64ELi32ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.exitStub" [HLS_Project/neural_layer.cpp:51]   --->   Operation 56 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i16 %i_3" [HLS_Project/neural_layer.cpp:53]   --->   Operation 57 'zext' 'zext_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln53"   --->   Operation 58 'getelementptr' 'output_V_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%lhs = load i7 %output_V_addr"   --->   Operation 59 'load' 'lhs' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%resArray_V_addr = getelementptr i32 %resArray_V, i64 0, i64 %zext_ln53" [HLS_Project/neural_layer.cpp:61]   --->   Operation 60 'getelementptr' 'resArray_V_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln51 = store i16 %i_4, i16 %i" [HLS_Project/neural_layer.cpp:51]   --->   Operation 61 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.76>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [HLS_Project/neural_layer.cpp:41]   --->   Operation 62 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%lhs = load i7 %output_V_addr"   --->   Operation 63 'load' 'lhs' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i16 %lhs"   --->   Operation 64 'sext' 'sext_ln712' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.07ns)   --->   "%ret_V = sub i17 %sext_ln712, i17 %sext_ln51_cast"   --->   Operation 65 'sub' 'ret_V' <Predicate = (!icmp_ln51)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (2.43ns)   --->   "%icmp_ln1548 = icmp_slt  i17 %ret_V, i17 128256"   --->   Operation 66 'icmp' 'icmp_ln1548' <Predicate = (!icmp_ln51)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln1548, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit298.i.i" [HLS_Project/neural_layer.cpp:53]   --->   Operation 67 'br' 'br_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln54 = store i16 62720, i7 %output_V_addr" [HLS_Project/neural_layer.cpp:54]   --->   Operation 68 'store' 'store_ln54' <Predicate = (!icmp_ln51 & icmp_ln1548)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln55 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [HLS_Project/neural_layer.cpp:55]   --->   Operation 69 'br' 'br_ln55' <Predicate = (!icmp_ln51 & icmp_ln1548)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%output_V_load = load i7 %output_V_addr"   --->   Operation 70 'load' 'output_V_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 8.21>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%output_V_load = load i7 %output_V_addr"   --->   Operation 71 'load' 'output_V_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 72 [1/1] (2.07ns)   --->   "%x_V = sub i16 %output_V_load, i16 %rhs_2_read"   --->   Operation 72 'sub' 'x_V' <Predicate = (!icmp_ln51)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_V, i32 15"   --->   Operation 73 'bitselect' 'tmp' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.07ns)   --->   "%sub_ln712 = sub i16 0, i16 %x_V"   --->   Operation 74 'sub' 'sub_ln712' <Predicate = (!icmp_ln51)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.80ns)   --->   "%select_ln7 = select i1 %tmp, i16 %sub_ln712, i16 %x_V" [HLS_Project/neural_layer.cpp:7]   --->   Operation 75 'select' 'select_ln7' <Predicate = (!icmp_ln51)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln7, i32 15"   --->   Operation 76 'bitselect' 'tmp_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.42ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %output_V_load, i16 0"   --->   Operation 77 'icmp' 'icmp_ln1547' <Predicate = (!icmp_ln51)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln1547, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i22.i, void %_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [HLS_Project/neural_layer.cpp:60]   --->   Operation 78 'br' 'br_ln60' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %output_V_load, i32 15"   --->   Operation 79 'bitselect' 'tmp_2' <Predicate = (!icmp_ln51 & !icmp_ln1547)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.70ns)   --->   "%br_ln63 = br i1 %tmp_2, void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [HLS_Project/neural_layer.cpp:63]   --->   Operation 80 'br' 'br_ln63' <Predicate = (!icmp_ln51 & !icmp_ln1547)> <Delay = 1.70>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%t = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln7, i8 0"   --->   Operation 81 'bitconcatenate' 't' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1201 = sext i24 %t"   --->   Operation 82 'sext' 'sext_ln1201' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (6.91ns)   --->   "%mul_ln1201 = mul i50 %sext_ln1201, i50 24265352"   --->   Operation 83 'mul' 'mul_ln1201' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1201 = trunc i50 %mul_ln1201"   --->   Operation 84 'trunc' 'trunc_ln1201' <Predicate = (!icmp_ln51 & tmp_1)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2_cast = partselect i16 @_ssdm_op_PartSelect.i16.i50.i32.i32, i50 %mul_ln1201, i32 32, i32 47"   --->   Operation 85 'partselect' 'tmp_2_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 86 [1/1] (3.13ns)   --->   "%sub_ln1201 = sub i49 0, i49 %trunc_ln1201"   --->   Operation 86 'sub' 'sub_ln1201' <Predicate = (!icmp_ln51 & tmp_1)> <Delay = 3.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1201_1)   --->   "%tmp_1_cast = partselect i16 @_ssdm_op_PartSelect.i16.i49.i32.i32, i49 %sub_ln1201, i32 32, i32 47"   --->   Operation 87 'partselect' 'tmp_1_cast' <Predicate = (!icmp_ln51 & tmp_1)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1201_1)   --->   "%select_ln1201 = select i1 %tmp_1, i16 %tmp_1_cast, i16 %tmp_2_cast"   --->   Operation 88 'select' 'select_ln1201' <Predicate = (!icmp_ln51 & tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln1201_1 = sub i16 0, i16 %select_ln1201"   --->   Operation 89 'sub' 'sub_ln1201_1' <Predicate = (!icmp_ln51 & tmp_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.80ns)   --->   "%fixed_V = select i1 %tmp_1, i16 %sub_ln1201_1, i16 %tmp_2_cast"   --->   Operation 90 'select' 'fixed_V' <Predicate = (!icmp_ln51)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %fixed_V, i32 8, i32 15"   --->   Operation 91 'partselect' 'p_Result_s' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.39>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%p_Val2_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_s, i8 0"   --->   Operation 92 'bitconcatenate' 'p_Val2_s' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (2.07ns)   --->   "%ret_V_3 = sub i16 %fixed_V, i16 %p_Val2_s"   --->   Operation 93 'sub' 'ret_V_3' <Predicate = (!icmp_ln51)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ret_V_3, i8 0"   --->   Operation 94 'bitconcatenate' 'lhs_V_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (2.31ns)   --->   "%ret_V_2 = add i24 %lhs_V_2, i24 65536"   --->   Operation 95 'add' 'ret_V_2' <Predicate = (!icmp_ln51)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_2, i32 8, i32 23"   --->   Operation 96 'partselect' 'tmp_V_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.16>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1201_1 = sext i16 %tmp_V_1"   --->   Operation 97 'sext' 'sext_ln1201_1' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 0.00>
ST_9 : Operation 98 [30/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 98 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.16>
ST_10 : Operation 99 [29/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 99 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.16>
ST_11 : Operation 100 [28/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 100 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.16>
ST_12 : Operation 101 [27/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 101 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.16>
ST_13 : Operation 102 [26/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 102 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.16>
ST_14 : Operation 103 [25/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 103 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.16>
ST_15 : Operation 104 [24/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 104 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.16>
ST_16 : Operation 105 [23/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 105 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.16>
ST_17 : Operation 106 [22/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 106 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.16>
ST_18 : Operation 107 [21/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 107 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.16>
ST_19 : Operation 108 [20/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 108 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.16>
ST_20 : Operation 109 [19/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 109 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.16>
ST_21 : Operation 110 [18/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 110 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.16>
ST_22 : Operation 111 [17/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 111 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.16>
ST_23 : Operation 112 [16/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 112 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.16>
ST_24 : Operation 113 [15/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 113 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.16>
ST_25 : Operation 114 [14/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 114 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.16>
ST_26 : Operation 115 [13/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 115 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.16>
ST_27 : Operation 116 [12/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 116 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.16>
ST_28 : Operation 117 [11/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 117 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.16>
ST_29 : Operation 118 [10/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 118 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.16>
ST_30 : Operation 119 [9/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 119 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.16>
ST_31 : Operation 120 [8/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 120 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.16>
ST_32 : Operation 121 [7/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 121 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.16>
ST_33 : Operation 122 [6/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 122 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.16>
ST_34 : Operation 123 [5/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 123 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.16>
ST_35 : Operation 124 [4/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 124 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.16>
ST_36 : Operation 125 [3/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 125 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.16>
ST_37 : Operation 126 [2/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 126 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.16>
ST_38 : Operation 127 [1/30] (4.16ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 127 'udiv' 'r_V' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 29> <II = 1> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %p_Result_s" [HLS_Project/neural_layer.cpp:64]   --->   Operation 128 'zext' 'zext_ln64' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 0.00>
ST_38 : Operation 129 [1/1] (4.04ns)   --->   "%lshr_ln1201 = lshr i32 65536, i32 %zext_ln64"   --->   Operation 129 'lshr' 'lshr_ln1201' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 4.04> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %p_Result_s" [HLS_Project/neural_layer.cpp:61]   --->   Operation 130 'zext' 'zext_ln61' <Predicate = (!icmp_ln51 & icmp_ln1547)> <Delay = 0.00>
ST_38 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i16 %tmp_V_1"   --->   Operation 131 'sext' 'sext_ln740' <Predicate = (!icmp_ln51 & icmp_ln1547)> <Delay = 0.00>
ST_38 : Operation 132 [1/1] (3.98ns)   --->   "%shl_ln740 = shl i32 %sext_ln740, i32 %zext_ln61"   --->   Operation 132 'shl' 'shl_ln740' <Predicate = (!icmp_ln51 & icmp_ln1547)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln740_1 = shl i32 %shl_ln740, i32 8"   --->   Operation 133 'shl' 'shl_ln740_1' <Predicate = (!icmp_ln51 & icmp_ln1547)> <Delay = 0.00>
ST_38 : Operation 134 [1/1] (1.70ns)   --->   "%br_ln62 = br void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [HLS_Project/neural_layer.cpp:62]   --->   Operation 134 'br' 'br_ln62' <Predicate = (!icmp_ln51 & icmp_ln1547)> <Delay = 1.70>
ST_38 : Operation 149 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i64 %sum_V"   --->   Operation 149 'load' 'sum_V_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 150 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %sum_V_out, i64 %sum_V_load_1"   --->   Operation 150 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 151 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 8.51>
ST_39 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i26 %r_V"   --->   Operation 135 'zext' 'zext_ln1168' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 0.00>
ST_39 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i32 %lshr_ln1201"   --->   Operation 136 'zext' 'zext_ln1171' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 0.00>
ST_39 : Operation 137 [1/1] (8.51ns)   --->   "%r_V_1 = mul i42 %zext_ln1171, i42 %zext_ln1168"   --->   Operation 137 'mul' 'r_V_1' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i26 @_ssdm_op_PartSelect.i26.i42.i32.i32, i42 %r_V_1, i32 16, i32 41"   --->   Operation 138 'partselect' 'tmp_5' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 6.81>
ST_40 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i26 %tmp_5"   --->   Operation 139 'zext' 'zext_ln717' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 0.00>
ST_40 : Operation 140 [1/1] (1.70ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [HLS_Project/neural_layer.cpp:65]   --->   Operation 140 'br' 'br_ln65' <Predicate = (!icmp_ln51 & !icmp_ln1547 & tmp_2)> <Delay = 1.70>
ST_40 : Operation 141 [1/1] (0.00ns)   --->   "%storemerge8 = phi i32 %shl_ln740_1, void %_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 %zext_ln717, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 65536, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i22.i"   --->   Operation 141 'phi' 'storemerge8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 142 [1/1] (0.00ns)   --->   "%sum_V_load = load i64 %sum_V"   --->   Operation 142 'load' 'sum_V_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln61 = store i32 %storemerge8, i7 %resArray_V_addr" [HLS_Project/neural_layer.cpp:61]   --->   Operation 143 'store' 'store_ln61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_40 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %storemerge8, i16 0"   --->   Operation 144 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i48 %shl_ln1"   --->   Operation 145 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 146 [1/1] (3.52ns)   --->   "%sum_V_1 = add i64 %zext_ln712, i64 %sum_V_load"   --->   Operation 146 'add' 'sum_V_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln712 = store i64 %sum_V_1, i64 %sum_V"   --->   Operation 147 'store' 'store_ln712' <Predicate = true> <Delay = 1.58>
ST_40 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i"   --->   Operation 148 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.02ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', HLS_Project/neural_layer.cpp:51) on local variable 'i' [17]  (0 ns)
	'add' operation ('i', HLS_Project/neural_layer.cpp:51) [20]  (2.08 ns)
	'store' operation ('store_ln51', HLS_Project/neural_layer.cpp:51) of variable 'i', HLS_Project/neural_layer.cpp:51 on local variable 'i' [87]  (1.59 ns)
	blocking operation 0.352 ns on control path)

 <State 2>: 7.76ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_V' [26]  (3.25 ns)
	'sub' operation ('ret.V') [28]  (2.08 ns)
	'icmp' operation ('icmp_ln1548') [29]  (2.43 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln54', HLS_Project/neural_layer.cpp:54) of constant 62720 on array 'output_V' [32]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_V_load') on array 'output_V' [35]  (3.25 ns)

 <State 5>: 8.21ns
The critical path consists of the following:
	'load' operation ('output_V_load') on array 'output_V' [35]  (3.25 ns)
	'sub' operation ('x.V') [36]  (2.08 ns)
	'sub' operation ('sub_ln712') [38]  (2.08 ns)
	'select' operation ('select_ln7', HLS_Project/neural_layer.cpp:7) [39]  (0.805 ns)

 <State 6>: 6.92ns
The critical path consists of the following:
	'mul' operation ('mul_ln1201') [42]  (6.92 ns)

 <State 7>: 6.01ns
The critical path consists of the following:
	'sub' operation ('sub_ln1201') [44]  (3.13 ns)
	'select' operation ('select_ln1201') [48]  (0 ns)
	'sub' operation ('sub_ln1201_1') [49]  (2.08 ns)
	'select' operation ('fixed.V') [50]  (0.805 ns)

 <State 8>: 4.39ns
The critical path consists of the following:
	'sub' operation ('ret.V') [53]  (2.08 ns)
	'add' operation ('ret.V') [55]  (2.31 ns)

 <State 9>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 10>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 11>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 12>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 13>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 14>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 15>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 16>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 17>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 18>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 19>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 20>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 21>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 22>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 23>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 24>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 25>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 26>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 27>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 28>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 29>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 30>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 31>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 32>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 33>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 34>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 35>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 36>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 37>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 38>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('r.V') [65]  (4.16 ns)

 <State 39>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V') [70]  (8.51 ns)

 <State 40>: 6.82ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge8') with incoming values : ('zext_ln717') ('shl_ln740_1') [81]  (1.71 ns)
	'phi' operation ('storemerge8') with incoming values : ('zext_ln717') ('shl_ln740_1') [81]  (0 ns)
	'add' operation ('sum.V') [86]  (3.52 ns)
	'store' operation ('store_ln712') of variable 'sum.V' on local variable 'sum.V' [88]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
