#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Apr 12 14:35:54 2020
# Process ID: 2112
# Log file: C:/a_max/davy_DSP_FPGA/FPGA_endat/spi_slave/par/planAhead_run_2/planAhead.log
# Journal file: C:/a_max/davy_DSP_FPGA/FPGA_endat/spi_slave/par/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/a_max/davy_DSP_FPGA/FPGA_endat/spi_slave/par/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P56 [get_ports si]
endgroup
startgroup
set_property package_pin P43 [get_ports sys_clk]
endgroup
save_constraints
