library ieee;
use ieee.std_logic_1164.all;

entity xor_gate is
    Port ( A : in  STD_LOGIC;
           B : in  STD_LOGIC;
           Y : out STD_LOGIC);
end entity xor_gate;

architecture Behavioral of xor_gate is
begin
    process(A, B)
    begin
        if (A = '1' and B = '0') or (A = '0' and B = '1') then
            Y <= '1';
        else
            Y <= '0';
        end if;
    end process;
end architecture Behavioral;