Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: i2s_out.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i2s_out.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i2s_out"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : i2s_out
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\kevin\Documents\GitHub\Chip-Design\proj_asic\rtl\i2so\serializer.v" into library work
Parsing module <serializer>.
Analyzing Verilog file "C:\Users\kevin\Documents\GitHub\Chip-Design\proj_asic\rtl\i2so\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "C:\Users\kevin\Documents\GitHub\Chip-Design\proj_asic\rtl\i2so\i2s_out.v" into library work
Parsing module <i2s_out>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <i2s_out>.

Elaborating module <serializer>.

Elaborating module <fifo(DATA_SIZE=32,BUF_WIDTH=3)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2s_out>.
    Related source file is "C:\Users\kevin\Documents\GitHub\Chip-Design\proj_asic\rtl\i2so\i2s_out.v".
    Found 1-bit register for signal <ro_fifo_underrun>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <i2s_out> synthesized.

Synthesizing Unit <serializer>.
    Related source file is "C:\Users\kevin\Documents\GitHub\Chip-Design\proj_asic\rtl\i2so\serializer.v".
    Found 1-bit register for signal <LR>.
    Found 16-bit register for signal <lft_data>.
    Found 16-bit register for signal <rgt_data>.
    Found 4-bit register for signal <bit_count>.
    Found 1-bit register for signal <serializer_active>.
    Found 1-bit register for signal <i2so_ws>.
    Found 1-bit register for signal <i2so_sd>.
    Found 1-bit register for signal <filt_i2so_rts_delay>.
    Found 4-bit subtractor for signal <bit_count[3]_GND_2_o_sub_7_OUT> created at line 107.
    Found 1-bit 16-to-1 multiplexer for signal <bit_count[3]_lft_data[15]_Mux_12_o> created at line 132.
    Found 1-bit 16-to-1 multiplexer for signal <bit_count[3]_rgt_data[15]_Mux_13_o> created at line 137.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <serializer> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "C:\Users\kevin\Documents\GitHub\Chip-Design\proj_asic\rtl\i2so\fifo.v".
        DATA_SIZE = 32
        BUF_WIDTH = 3
    Found 32-bit register for signal <fifo_out_data>.
    Found 3-bit register for signal <wr_ptr>.
    Found 3-bit register for signal <rd_ptr>.
    Found 4-bit register for signal <fifo_counter>.
    Found 4-bit subtractor for signal <fifo_counter[3]_GND_4_o_sub_4_OUT> created at line 61.
    Found 4-bit adder for signal <fifo_counter[3]_GND_4_o_add_2_OUT> created at line 57.
    Found 3-bit adder for signal <wr_ptr[2]_GND_4_o_add_15_OUT> created at line 105.
    Found 3-bit adder for signal <rd_ptr[2]_GND_4_o_add_17_OUT> created at line 110.
    Found 8x32-bit dual-port RAM <Mram_buf_mem> for signal <buf_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x32-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 1
# Registers                                            : 13
 1-bit register                                        : 6
 16-bit register                                       : 2
 3-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 2
# Multiplexers                                         : 5
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <fifo_counter>: 1 register on signal <fifo_counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <fifo_out_data> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_buf_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <_n0072>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <serializer>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <serializer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x32-bit dual-port distributed RAM                    : 1
# Counters                                             : 4
 3-bit up counter                                      : 2
 4-bit down counter                                    : 1
 4-bit updown counter                                  : 1
# Registers                                            : 70
 Flip-Flops                                            : 70
# Multiplexers                                         : 4
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <i2s_out> ...

Optimizing unit <fifo> ...

Optimizing unit <serializer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i2s_out, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : i2s_out.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 113
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 5
#      LUT3                        : 3
#      LUT4                        : 37
#      LUT5                        : 7
#      LUT6                        : 50
#      MUXF7                       : 4
#      MUXF8                       : 2
# FlipFlops/Latches                : 84
#      FDC                         : 5
#      FDCE                        : 78
#      FDP                         : 1
# RAMS                             : 32
#      RAM32X1D                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 37
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              84  out of  126800     0%  
 Number of Slice LUTs:                  170  out of  63400     0%  
    Number used as Logic:               106  out of  63400     0%  
    Number used as Memory:               64  out of  19000     0%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    186
   Number with an unused Flip Flop:     102  out of    186    54%  
   Number with an unused LUT:            16  out of    186     8%  
   Number of fully used LUT-FF pairs:    68  out of    186    36%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  43  out of    210    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 116   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.133ns (Maximum Frequency: 468.911MHz)
   Minimum input arrival time before clock: 1.754ns
   Maximum output required time after clock: 1.509ns
   Maximum combinational path delay: 0.280ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.133ns (frequency: 468.911MHz)
  Total number of paths / destination ports: 1508 / 418
-------------------------------------------------------------------------
Delay:               2.133ns (Levels of Logic = 4)
  Source:            Serializer/rgt_data_4 (FF)
  Destination:       Serializer/i2so_sd (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Serializer/rgt_data_4 to Serializer/i2so_sd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.693  Serializer/rgt_data_4 (Serializer/rgt_data_4)
     LUT6:I0->O            1   0.097   0.000  Serializer/Mmux_bit_count[3]_rgt_data[15]_Mux_13_o_51 (Serializer/Mmux_bit_count[3]_rgt_data[15]_Mux_13_o_51)
     MUXF7:I1->O           1   0.279   0.000  Serializer/Mmux_bit_count[3]_rgt_data[15]_Mux_13_o_4_f7 (Serializer/Mmux_bit_count[3]_rgt_data[15]_Mux_13_o_4_f7)
     MUXF8:I0->O           1   0.218   0.379  Serializer/Mmux_bit_count[3]_rgt_data[15]_Mux_13_o_2_f8 (Serializer/bit_count[3]_rgt_data[15]_Mux_13_o)
     LUT5:I3->O            1   0.097   0.000  Serializer/i2so_sd_rstpot (Serializer/i2so_sd_rstpot)
     FDC:D                     0.008          Serializer/i2so_sd
    ----------------------------------------
    Total                      2.133ns (1.060ns logic, 1.073ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 269 / 232
-------------------------------------------------------------------------
Offset:              1.754ns (Levels of Logic = 3)
  Source:            filt_rts (PAD)
  Destination:       i2so_Fifo/fifo_counter_3 (FF)
  Destination Clock: clk rising

  Data Path: filt_rts to i2so_Fifo/fifo_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   0.791  filt_rts_IBUF (filt_rts_IBUF)
     LUT5:I0->O            1   0.097   0.379  i2so_Fifo/fifo_inp_rts_fifo_inp_rtr_AND_17_o1_1 (i2so_Fifo/fifo_inp_rts_fifo_inp_rtr_AND_17_o1)
     LUT6:I4->O            4   0.097   0.293  i2so_Fifo/_n0070_inv1 (i2so_Fifo/_n0070_inv)
     FDCE:CE                   0.095          i2so_Fifo/fifo_counter_0
    ----------------------------------------
    Total                      1.754ns (0.290ns logic, 1.464ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              1.509ns (Levels of Logic = 2)
  Source:            i2so_Fifo/fifo_counter_3 (FF)
  Destination:       filt_rtr (PAD)
  Source Clock:      clk rising

  Data Path: i2so_Fifo/fifo_counter_3 to filt_rtr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            43   0.361   0.665  i2so_Fifo/fifo_counter_3 (i2so_Fifo/fifo_counter_3)
     LUT4:I0->O           36   0.097   0.387  i2so_Fifo/fifo_inp_rtr1 (filt_rtr_OBUF)
     OBUF:I->O                 0.000          filt_rtr_OBUF (filt_rtr)
    ----------------------------------------
    Total                      1.509ns (0.458ns logic, 1.051ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.280ns (Levels of Logic = 2)
  Source:            i2so_sync_sck (PAD)
  Destination:       i2so_sck (PAD)

  Data Path: i2so_sync_sck to i2so_sck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  i2so_sync_sck_IBUF (i2so_sck_OBUF)
     OBUF:I->O                 0.000          i2so_sck_OBUF (i2so_sck)
    ----------------------------------------
    Total                      0.280ns (0.001ns logic, 0.279ns route)
                                       (0.4% logic, 99.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.133|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.08 secs
 
--> 

Total memory usage is 447524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

