verilog xil_defaultlib --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_4/ipshared/8b3d" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_4/ipshared/ec67/hdl" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_4/ipshared/6b56/hdl" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_4/ipshared/1b7e/hdl/verilog" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_4/ipshared/122e/hdl/verilog" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_4/ipshared/b205/hdl/verilog" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_4/ipshared/c968/hdl/verilog" \
"../../../bd/design_4/ip/design_4_xlslice_1_0/sim/design_4_xlslice_1_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_2_0/sim/design_4_xlslice_2_0.v" \
"../../../bd/design_4/ip/design_4_xlconstant_2_0/sim/design_4_xlconstant_2_0.v" \
"../../../bd/design_4/ipshared/a6af/src/axis_red_pitaya_adc.v" \
"../../../bd/design_4/ip/design_4_axis_red_pitaya_adc_0_0/sim/design_4_axis_red_pitaya_adc_0_0.v" \
"../../../bd/design_4/ip/design_4_xlconcat_0_0/sim/design_4_xlconcat_0_0.v" \
"../../../bd/design_4/ip/design_4_blk_mem_gen_0_0/sim/design_4_blk_mem_gen_0_0.v" \
"../../../bd/design_4/ipshared/6d0a/src/axi_bram_reader.v" \
"../../../bd/design_4/ipshared/6d0a/src/bram_reader_v1_0_S00_AXI.v" \
"../../../bd/design_4/ip/design_4_axi_bram_reader_0_0/sim/design_4_axi_bram_reader_0_0.v" \
"../../../bd/design_4/ip/design_4_blk_mem_gen_1_0/sim/design_4_blk_mem_gen_1_0.v" \
"../../../bd/design_4/ip/design_4_axi_bram_reader_1_0/sim/design_4_axi_bram_reader_1_0.v" \
"../../../bd/design_4/ipshared/ab40/src/axis_red_pitaya_dac.v" \
"../../../bd/design_4/ip/design_4_axis_red_pitaya_dac_0_0/sim/design_4_axis_red_pitaya_dac_0_0.v" \
"../../../bd/design_4/ip/design_4_xlconstant_0_0/sim/design_4_xlconstant_0_0.v" \
"../../../bd/design_4/ip/design_4_xlconcat_1_0/sim/design_4_xlconcat_1_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_3_0/sim/design_4_xlslice_3_0.v" \
"../../../bd/design_4/ip/design_4_xlconstant_3_0/sim/design_4_xlconstant_3_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_4_0/sim/design_4_xlslice_4_0.v" \
"../../../bd/design_4/ip/design_4_clk_wiz_0_0/design_4_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_4/ip/design_4_clk_wiz_0_0/design_4_clk_wiz_0_0.v" \
"../../../bd/design_4/ip/design_4_xlconstant_1_0/sim/design_4_xlconstant_1_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_1_1/sim/design_4_xlslice_1_1.v" \
"../../../bd/design_4/ip/design_4_xlslice_2_1/sim/design_4_xlslice_2_1.v" \
"../../../bd/design_4/ip/design_4_xlslice_3_1/sim/design_4_xlslice_3_1.v" \
"../../../bd/design_4/ip/design_4_xlslice_4_1/sim/design_4_xlslice_4_1.v" \
"../../../bd/design_4/ip/design_4_xlconstant_0_1/sim/design_4_xlconstant_0_1.v" \
"../../../bd/design_4/ip/design_4_xlconcat_0_1/sim/design_4_xlconcat_0_1.v" \
"../../../bd/design_4/ip/design_4_blk_mem_gen_0_1/sim/design_4_blk_mem_gen_0_1.v" \
"../../../bd/design_4/ip/design_4_ff_0_0/sim/design_4_ff_0_0.v" \
"../../../bd/design_4/ip/design_4_ff_1_0/sim/design_4_ff_1_0.v" \
"../../../bd/design_4/ip/design_4_ff_2_0/sim/design_4_ff_2_0.v" \
"../../../bd/design_4/ip/design_4_signal_spliter_1_0/sim/design_4_signal_spliter_1_0.v" \
"../../../bd/design_4/ip/design_4_xlconcat_4_0/sim/design_4_xlconcat_4_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_5_0/sim/design_4_xlslice_5_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_6_0/sim/design_4_xlslice_6_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_7_0/sim/design_4_xlslice_7_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_8_0/sim/design_4_xlslice_8_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_9_0/sim/design_4_xlslice_9_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_10_0/sim/design_4_xlslice_10_0.v" \
"../../../bd/design_4/ip/design_4_ff_0_1/sim/design_4_ff_0_1.v" \
"../../../bd/design_4/ip/design_4_ff_1_1/sim/design_4_ff_1_1.v" \
"../../../bd/design_4/ip/design_4_ff_2_1/sim/design_4_ff_2_1.v" \
"../../../bd/design_4/ip/design_4_signal_spliter_1_1/sim/design_4_signal_spliter_1_1.v" \
"../../../bd/design_4/ip/design_4_xlconcat_4_1/sim/design_4_xlconcat_4_1.v" \
"../../../bd/design_4/ip/design_4_xlslice_5_1/sim/design_4_xlslice_5_1.v" \
"../../../bd/design_4/ip/design_4_xlslice_6_1/sim/design_4_xlslice_6_1.v" \
"../../../bd/design_4/ip/design_4_xlslice_7_1/sim/design_4_xlslice_7_1.v" \
"../../../bd/design_4/ip/design_4_xlslice_8_1/sim/design_4_xlslice_8_1.v" \
"../../../bd/design_4/ip/design_4_xlslice_9_1/sim/design_4_xlslice_9_1.v" \
"../../../bd/design_4/ip/design_4_xlslice_10_1/sim/design_4_xlslice_10_1.v" \
"../../../bd/design_4/ip/design_4_processing_system7_0_0/sim/design_4_processing_system7_0_0.v" \
"../../../bd/design_4/ip/design_4_xbar_0/sim/design_4_xbar_0.v" \
"../../../bd/design_4/ip/design_4_signal_spliter_0_0/sim/design_4_signal_spliter_0_0.v" \
"../../../bd/design_4/ip/design_4_system_ctrl_0_0/sim/design_4_system_ctrl_0_0.v" \
"../../../bd/design_4/ip/design_4_xlconstant_0_2/sim/design_4_xlconstant_0_2.v" \
"../../../bd/design_4/ip/design_4_xlslice_0_0/sim/design_4_xlslice_0_0.v" \
"../../../bd/design_4/ip/design_4_xlslice_1_2/sim/design_4_xlslice_1_2.v" \
"../../../bd/design_4/ip/design_4_xlslice_5_2/sim/design_4_xlslice_5_2.v" \
"../../../bd/design_4/ip/design_4_ila_0_0/sim/design_4_ila_0_0.v" \
"../../../bd/design_4/ip/design_4_ila_1_0/sim/design_4_ila_1_0.v" \
"../../../bd/design_4/ip/design_4_ila_2_0/sim/design_4_ila_2_0.v" \
"../../../bd/design_4/ip/design_4_auto_pc_6/sim/design_4_auto_pc_6.v" \
"../../../bd/design_4/ip/design_4_auto_pc_0/sim/design_4_auto_pc_0.v" \
"../../../bd/design_4/ip/design_4_auto_pc_1/sim/design_4_auto_pc_1.v" \
"../../../bd/design_4/ip/design_4_auto_pc_2/sim/design_4_auto_pc_2.v" \
"../../../bd/design_4/ip/design_4_auto_pc_3/sim/design_4_auto_pc_3.v" \
"../../../bd/design_4/ip/design_4_auto_pc_4/sim/design_4_auto_pc_4.v" \
"../../../bd/design_4/ip/design_4_auto_pc_5/sim/design_4_auto_pc_5.v" \
"../../../bd/design_4/sim/design_4.v" \

verilog xil_defaultlib "glbl.v"

nosort
