DRM_ERROR,FUNC_0
evergreen_get_pi,FUNC_1
ni_set_uvd_clock_after_set_eng_clock,FUNC_2
ni_set_uvd_clock_before_set_eng_clock,FUNC_3
si_disable_ulv,FUNC_4
si_enable_power_containment,FUNC_5
si_enable_smc_cac,FUNC_6
si_halt_smc,FUNC_7
si_notify_link_speed_change_after_state_change,FUNC_8
si_power_control_set_level,FUNC_9
si_program_memory_timing_parameters,FUNC_10
si_request_link_speed_change_before_state_change,FUNC_11
si_restrict_performance_levels_before_switch,FUNC_12
si_resume_smc,FUNC_13
si_set_pcie_lane_width_in_smc,FUNC_14
si_set_power_state_conditionally_enable_ulv,FUNC_15
si_set_sw_state,FUNC_16
si_upload_mc_reg_table,FUNC_17
si_upload_smc_data,FUNC_18
si_upload_sw_state,FUNC_19
si_upload_ulv_state,FUNC_20
si_dpm_set_power_state,FUNC_21
handle,VAR_0
adev,VAR_1
eg_pi,VAR_2
new_ps,VAR_3
old_ps,VAR_4
ret,VAR_5
