
 add_fsm_encoding \
       {SpiCtrl.current_state} \
       { }  \
       {{0000000001001001011001000110110001100101 00000001} {0000000001010011011001010110111001100100 00000010} {0100100001101111011011000110010000110001 00000100} {0100100001101111011011000110010000110010 00001000} {0100100001101111011011000110010000110011 00010000} {0100100001101111011011000110010000110100 00100000} {0000000001000100011011110110111001100101 01000000} }

 add_fsm_encoding \
       {VerilogOLEDCtrl.current_state} \
       { }  \
       {{000000000000000000000000000000000000000000000000000000000000000000000000000000001001001011001000110110001100101 00001} {100111101101100011001010110010001001001011011100110100101110100011010010110000101101100011010010111101001100101 00010} {000000000000000000000000100111101101100011001010110010001000101011110000110000101101101011100000110110001100101 00100} {000000000000000000000000000000000000000000000000000000000000000000000000000000001000100011011110110111001100101 01000} }
