

================================================================
== Vivado HLS Report for 'k2c_dense_1'
================================================================
* Date:           Sat Apr 20 22:09:03 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu160-flgc2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.539|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    0|    0|         4|          -|          -|     0|    no    |
        | + k2c_dense_label0  |    0|    0|         8|          4|          1|     0|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	6  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
6 --> 
	7  / true
7 --> 
	8  / (!exitcond_flatten)
	5  / (exitcond_flatten)
8 --> 
	9  / true
9 --> 
	17  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	9  / true
17 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bias_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 18 'read' 'bias_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 19 'read' 'kernel_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 20 'read' 'kernel_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 21 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 22 'read' 'input_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 23 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.45ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_1, 3" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 24 'icmp' 'tmp' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %5" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.64ns)   --->   "%tmp_s = add i64 -1, %input_ndim_read_1" [../C-Code-Original/include/k2c_core_layers.c:60]   --->   Operation 26 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "store i64 %tmp_s, i64* getelementptr inbounds ([1 x i64]* @axesA, i64 0, i64 0), align 8" [../C-Code-Original/include/k2c_core_layers.c:60]   --->   Operation 27 'store' <Predicate = (!tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %input_numel_read_1 to i12" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 28 'trunc' 'tmp_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_56 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_1, i32 1, i32 63)" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 29 'partselect' 'tmp_56' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.45ns)   --->   "%icmp = icmp ne i63 %tmp_56, 0" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 30 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 31 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.70ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 32 'load' 'outrows' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 33 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.70ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 34 'load' 'outcols' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 35 'getelementptr' 'kernel_shape_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.70ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 36 'load' 'innerdim' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_1, i12 %tmp_60, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, [1 x i64]* @axesA, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_1, i12 %tmp_60, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, [1 x i64]* @axesA, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([2622 x float]* %output_array, i64 %output_numel_read_1, [2622 x float]* %bias_array, i64 %bias_numel_read_1)" [../C-Code-Original/include/k2c_core_layers.c:66]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([2622 x float]* %output_array, i64 %output_numel_read_1, [2622 x float]* %bias_array, i64 %bias_numel_read_1)" [../C-Code-Original/include/k2c_core_layers.c:66]   --->   Operation 40 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_core_layers.c:69]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 8.01>
ST_6 : Operation 43 [1/2] (0.70ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 43 'load' 'outrows' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_6 : Operation 44 [1/1] (0.54ns)   --->   "%outrows2 = select i1 %icmp, i64 %outrows, i64 1" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 44 'select' 'outrows2' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 45 [1/2] (0.70ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 45 'load' 'outcols' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i64 %outcols to i20" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 46 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i64 %outcols to i13" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 47 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.70ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 48 'load' 'innerdim' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i64 %innerdim to i13" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 49 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%cast = zext i64 %outrows2 to i128" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 50 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%cast1 = zext i64 %outcols to i128" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 51 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (6.77ns)   --->   "%bound = mul i128 %cast1, %cast" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 52 'mul' 'bound' <Predicate = true> <Delay = 6.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.95ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.95>

State 7 <SV = 2> <Delay = 5.73>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %_ifconv ], [ %indvar_flatten_next, %4 ]"   --->   Operation 54 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %_ifconv ], [ %outrowidx_mid2_v_v, %4 ]" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 55 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %_ifconv ], [ %j_16, %4 ]"   --->   Operation 56 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 57 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (1.90ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 58 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit.loopexit, label %.reset" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.45ns)   --->   "%exitcond14 = icmp eq i64 %j, %outcols" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 60 'icmp' 'exitcond14' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.54ns)   --->   "%j_mid2 = select i1 %exitcond14, i64 0, i64 %j" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 61 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (1.64ns)   --->   "%i_s = add i64 1, %i" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 62 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.54ns)   --->   "%outrowidx_mid2_v_v = select i1 %exitcond14, i64 %i_s, i64 %i" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 63 'select' 'outrowidx_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i64 %outrowidx_mid2_v_v to i13" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 64 'trunc' 'tmp_61' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.11ns)   --->   "%outrowidx_mid2 = mul i13 %tmp_58, %tmp_61" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 65 'mul' 'outrowidx_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.11> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 66 [1/1] (3.55ns)   --->   "%inneridx_mid2 = mul i13 %tmp_59, %tmp_61" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 66 'mul' 'inneridx_mid2' <Predicate = (!exitcond_flatten)> <Delay = 3.55> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i64 %j_mid2 to i20" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 67 'trunc' 'tmp_62' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i64 %j_mid2 to i13" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 68 'trunc' 'tmp_63' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_mid2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 69 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (1.76ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 70 'load' 'bias_array_load' <Predicate = (!exitcond_flatten)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_7 : Operation 71 [1/1] (2.44ns)   --->   "%tmp_42 = add i13 %tmp_63, %outrowidx_mid2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 71 'add' 'tmp_42' <Predicate = (!exitcond_flatten)> <Delay = 2.44> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i13 %tmp_42 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 72 'zext' 'tmp_43_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_43_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 73 'getelementptr' 'output_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 74 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.53>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 75 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str236)" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 76 'specregionbegin' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/2] (1.76ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 77 'load' 'bias_array_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_8 : Operation 78 [1/1] (1.76ns)   --->   "store float %bias_array_load, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 78 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_8 : Operation 79 [1/1] (0.95ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.95>

State 9 <SV = 4> <Delay = 6.66>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_43 = phi float [ %bias_array_load, %.reset ], [ %tmp_49, %3 ]" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 80 'phi' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.reset ], [ %k_4, %3 ]"   --->   Operation 81 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.45ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 82 'icmp' 'exitcond' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (1.64ns)   --->   "%k_4 = add i64 %k, 1" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 83 'add' 'k_4' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %k to i20" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 85 'trunc' 'tmp_64' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i64 %k to i13" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 86 'trunc' 'tmp_65' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.27ns)   --->   "%tmp_45 = add i13 %tmp_65, %inneridx_mid2" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 87 'add' 'tmp_45' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i13 %tmp_45 to i64" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 88 'zext' 'tmp_45_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%input_array_addr = getelementptr [2622 x float]* %input_array, i64 0, i64 %tmp_45_cast" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 89 'getelementptr' 'input_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 90 [2/2] (1.76ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 90 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_9 : Operation 91 [1/1] (3.53ns)   --->   "%tmp_46 = mul i20 %tmp_57, %tmp_64" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 91 'mul' 'tmp_46' <Predicate = (!exitcond)> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (1.36ns)   --->   "%tmp_47 = add i20 %tmp_46, %tmp_62" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 92 'add' 'tmp_47' <Predicate = (!exitcond)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i20 %tmp_47 to i64" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 93 'zext' 'tmp_47_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%kernel_array_addr = getelementptr [262200 x float]* %kernel_array, i64 0, i64 %tmp_47_cast" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 94 'getelementptr' 'kernel_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (1.76ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 95 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>

State 10 <SV = 5> <Delay = 1.76>
ST_10 : Operation 96 [1/2] (1.76ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 96 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_10 : Operation 97 [1/2] (1.76ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 97 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>

State 11 <SV = 6> <Delay = 8.46>
ST_11 : Operation 98 [2/2] (8.46ns)   --->   "%tmp_48 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 98 'fmul' 'tmp_48' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 8.46>
ST_12 : Operation 99 [1/2] (8.46ns)   --->   "%tmp_48 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 99 'fmul' 'tmp_48' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.77>
ST_13 : Operation 100 [4/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 100 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.77>
ST_14 : Operation 101 [3/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 101 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 6.77>
ST_15 : Operation 102 [2/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 102 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 8.53>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str337) nounwind" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 103 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str337)" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 104 'specregionbegin' 'tmp_44' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str135) nounwind" [../C-Code-Original/include/k2c_core_layers.c:51]   --->   Operation 105 'speclooptripcount' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str135) nounwind" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 106 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 107 [1/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 107 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (1.76ns)   --->   "store float %tmp_49, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 108 'store' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str337, i32 %tmp_44)" [../C-Code-Original/include/k2c_core_layers.c:54]   --->   Operation 109 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 110 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.64>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str236, i32 %tmp_41)" [../C-Code-Original/include/k2c_core_layers.c:55]   --->   Operation 111 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.64ns)   --->   "%j_16 = add i64 %j_mid2, 1" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 112 'add' 'j_16' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.35ns
The critical path consists of the following:
	wire read on port 'input_ndim_read' [19]  (0 ns)
	'add' operation ('tmp_s', ../C-Code-Original/include/k2c_core_layers.c:60) [24]  (1.64 ns)
	'store' operation (../C-Code-Original/include/k2c_core_layers.c:60) of variable 'tmp_s', ../C-Code-Original/include/k2c_core_layers.c:60 on array 'axesA' [25]  (0.706 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 8.02ns
The critical path consists of the following:
	'load' operation ('outrows', ../C-Code-Original/include/k2c_core_layers.c:31) on array 'input_shape' [34]  (0.706 ns)
	'select' operation ('outrows2', ../C-Code-Original/include/k2c_core_layers.c:30) [35]  (0.541 ns)
	'mul' operation ('bound', ../C-Code-Original/include/k2c_core_layers.c:36) [45]  (6.77 ns)

 <State 7>: 5.73ns
The critical path consists of the following:
	'phi' operation ('i', ../C-Code-Original/include/k2c_core_layers.c:45) with incoming values : ('outrowidx_mid2_v_v', ../C-Code-Original/include/k2c_core_layers.c:45) [49]  (0 ns)
	'add' operation ('i_s', ../C-Code-Original/include/k2c_core_layers.c:43) [58]  (1.64 ns)
	'select' operation ('outrowidx_mid2_v_v', ../C-Code-Original/include/k2c_core_layers.c:45) [59]  (0.541 ns)
	'mul' operation ('outrowidx_mid2', ../C-Code-Original/include/k2c_core_layers.c:45) [61]  (1.11 ns)
	'add' operation ('tmp_42', ../C-Code-Original/include/k2c_core_layers.c:49) [68]  (2.44 ns)
	'getelementptr' operation ('output_array_addr', ../C-Code-Original/include/k2c_core_layers.c:49) [70]  (0 ns)

 <State 8>: 3.54ns
The critical path consists of the following:
	'load' operation ('bias_array_load', ../C-Code-Original/include/k2c_core_layers.c:49) on array 'bias_array' [67]  (1.77 ns)
	'store' operation (../C-Code-Original/include/k2c_core_layers.c:49) of variable 'bias_array_load', ../C-Code-Original/include/k2c_core_layers.c:49 on array 'output_array' [71]  (1.77 ns)

 <State 9>: 6.66ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../C-Code-Original/include/k2c_core_layers.c:50) [75]  (0 ns)
	'mul' operation ('tmp_46', ../C-Code-Original/include/k2c_core_layers.c:53) [90]  (3.53 ns)
	'add' operation ('tmp_47', ../C-Code-Original/include/k2c_core_layers.c:53) [91]  (1.37 ns)
	'getelementptr' operation ('kernel_array_addr', ../C-Code-Original/include/k2c_core_layers.c:53) [93]  (0 ns)
	'load' operation ('kernel_array_load', ../C-Code-Original/include/k2c_core_layers.c:53) on array 'kernel_array' [94]  (1.77 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	'load' operation ('input_array_load', ../C-Code-Original/include/k2c_core_layers.c:53) on array 'input_array' [89]  (1.77 ns)

 <State 11>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('tmp_48', ../C-Code-Original/include/k2c_core_layers.c:53) [95]  (8.46 ns)

 <State 12>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('tmp_48', ../C-Code-Original/include/k2c_core_layers.c:53) [95]  (8.46 ns)

 <State 13>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('tmp_49', ../C-Code-Original/include/k2c_core_layers.c:53) [96]  (6.77 ns)

 <State 14>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('tmp_49', ../C-Code-Original/include/k2c_core_layers.c:53) [96]  (6.77 ns)

 <State 15>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('tmp_49', ../C-Code-Original/include/k2c_core_layers.c:53) [96]  (6.77 ns)

 <State 16>: 8.54ns
The critical path consists of the following:
	'fadd' operation ('tmp_49', ../C-Code-Original/include/k2c_core_layers.c:53) [96]  (6.77 ns)
	'store' operation (../C-Code-Original/include/k2c_core_layers.c:53) of variable 'tmp_49', ../C-Code-Original/include/k2c_core_layers.c:53 on array 'output_array' [97]  (1.77 ns)

 <State 17>: 1.64ns
The critical path consists of the following:
	'add' operation ('j', ../C-Code-Original/include/k2c_core_layers.c:47) [102]  (1.64 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
