0.7
2020.1
May 27 2020
20:09:33
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/AESL_axi_master_gmem_0.vhd,1691742744,vhdl,,,,aesl_axi_master_gmem_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/AESL_axi_master_gmem_1.vhd,1691742744,vhdl,,,,aesl_axi_master_gmem_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/AESL_sim_pkg.vhd,1691742745,vhdl,,,,aesl_sim_components,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/ip/xil_defaultlib/spmv_kernel_ap_faddfsub_3_full_dsp_32.vhd,1691742886,vhdl,,,,spmv_kernel_ap_faddfsub_3_full_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/ip/xil_defaultlib/spmv_kernel_ap_fmul_2_max_dsp_32.vhd,1691742890,vhdl,,,,spmv_kernel_ap_fmul_2_max_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/ip/xil_defaultlib/spmv_kernel_ap_sitofp_4_no_dsp_32.vhd,1691742895,vhdl,,,,spmv_kernel_ap_sitofp_4_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel.autotb.vhd,1691742744,vhdl,,,,apatb_spmv_kernel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel.vhd,1691733025,vhdl,,,,spmv_kernel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd,1691733027,vhdl,,,,spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.vhd,1691733028,vhdl,,,,spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_gmem_0_m_axi.vhd,1691733028,vhdl,,,,spmv_kernel_gmem_0_m_axi;spmv_kernel_gmem_0_m_axi_buffer;spmv_kernel_gmem_0_m_axi_decoder;spmv_kernel_gmem_0_m_axi_fifo;spmv_kernel_gmem_0_m_axi_read;spmv_kernel_gmem_0_m_axi_reg_slice;spmv_kernel_gmem_0_m_axi_throttl;spmv_kernel_gmem_0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_gmem_1_m_axi.vhd,1691733028,vhdl,,,,spmv_kernel_gmem_1_m_axi;spmv_kernel_gmem_1_m_axi_buffer;spmv_kernel_gmem_1_m_axi_decoder;spmv_kernel_gmem_1_m_axi_fifo;spmv_kernel_gmem_1_m_axi_read;spmv_kernel_gmem_1_m_axi_reg_slice;spmv_kernel_gmem_1_m_axi_throttl;spmv_kernel_gmem_1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_sitofp_32ns_32_6_no_dsp_1.vhd,1691733028,vhdl,,,,spmv_kernel_sitofp_32ns_32_6_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_x_local.vhd,1691733028,vhdl,,,,spmv_kernel_x_local;spmv_kernel_x_local_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
