// Seed: 3846098342
module module_0 (
    output wand id_0,
    input  wand id_1,
    output tri0 id_2
);
  wire id_4;
  assign id_2 = 1;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_3 = id_3;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_3 #(
    parameter id_31 = 32'd40,
    parameter id_32 = 32'd83,
    parameter id_34 = 32'd72,
    parameter id_35 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_26;
  wire id_27;
  final $display(1);
  module_2 modCall_1 (
      id_21,
      id_12
  );
  tri0 id_28;
  tri id_29 = id_28 / 1, id_30;
  defparam id_31.id_32 = id_19;
  integer id_33;
  assign id_29 = id_10;
  defparam id_34.id_35 = id_13;
  wire id_36;
  wire id_37;
endmodule
