#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 18 03:06:38 2024
# Process ID: 2212935
# Current directory: /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/system_conv_w2_0_0_synth_1
# Command line: vivado -log system_conv_w2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_conv_w2_0_0.tcl
# Log file: /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/system_conv_w2_0_0_synth_1/system_conv_w2_0_0.vds
# Journal file: /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/system_conv_w2_0_0_synth_1/vivado.jou
# Running On: brutus, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 33486 MB
#-----------------------------------------------------------
source system_conv_w2_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.320 ; gain = 13.023 ; free physical = 16415 ; free virtual = 18832
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pferreira/HwSw/Vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mpv/tools/Xilinx/Vivado/2022.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1291.008 ; gain = 35.688 ; free physical = 16356 ; free virtual = 18798
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_conv_w2_0_0
Command: synth_design -top system_conv_w2_0_0 -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2213283
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/mpv/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2589.223 ; gain = 237.832 ; free physical = 13415 ; free virtual = 15965
Synthesis current peak Physical Memory [PSS] (MB): peak = 1944.519; parent = 1763.581; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3594.992; parent = 2595.164; children = 999.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_conv_w2_0_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/synth/system_conv_w2_0_0.vhd:93]
	Parameter C_S_AXI_BUS1_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_BUS1_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:12' bound to instance 'U0' of component 'conv_w2' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/synth/system_conv_w2_0_0.vhd:192]
INFO: [Synth 8-638] synthesizing module 'conv_w2' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2490]
INFO: [Synth 8-638] synthesizing module 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_filter_V_RAM_AUTO_1R1W' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:29]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_1_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2504]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_2_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2518]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_3_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2532]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_4_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2546]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_5_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2560]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_6_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2574]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_7_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2588]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_8_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2602]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_9_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2616]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_10_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2630]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_11_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2644]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_12_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2658]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_13_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2672]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_14_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2686]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_15_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2700]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_16_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2714]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_17_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2728]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_18_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2742]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_19_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2756]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_20_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2770]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_21_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2784]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_22_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2798]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_23_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2812]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_24_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2826]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_25_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2840]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_26_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2854]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_27_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2868]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_28_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2882]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_29_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2896]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_30_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2910]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_31_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2924]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_32_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2938]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_33_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2952]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_34_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2966]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_35_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2980]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_36_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:2994]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_37_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3008]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_38_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3022]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_39_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3036]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_40_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3050]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_41_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3064]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_42_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3078]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_43_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3092]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_44_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3106]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_45_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3120]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_46_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3134]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_47_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3148]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_48_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3162]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_49_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3176]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_50_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3190]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_51_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3204]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_52_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3218]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_53_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3232]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_54_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3246]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_55_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3260]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_56_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3274]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_57_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3288]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_58_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3302]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_59_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3316]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_60_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3330]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_61_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3344]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_62_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3358]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_filter_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_filter_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'filter_V_63_U' of component 'conv_w2_filter_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3372]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter AddressRange bound to: 2880 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_inputMap_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_inputMap_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'inputMap_V_U' of component 'conv_w2_inputMap_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3386]
INFO: [Synth 8-638] synthesizing module 'conv_w2_inputMap_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_inputMap_V_RAM_AUTO_1R1W.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_inputMap_V_RAM_AUTO_1R1W' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_inputMap_V_RAM_AUTO_1R1W.vhd:31]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3402]
INFO: [Synth 8-638] synthesizing module 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_bias_V_RAM_AUTO_1R1W' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:29]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_1_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3416]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_2_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3430]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_3_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3444]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_4_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3458]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_5_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3472]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_6_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3486]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_7_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3500]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_8_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3514]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_9_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3528]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_10_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3542]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_11_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3556]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_12_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3570]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_13_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3584]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_14_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3598]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_bias_V_RAM_AUTO_1R1W' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_bias_V_RAM_AUTO_1R1W.vhd:11' bound to instance 'bias_V_15_U' of component 'conv_w2_bias_V_RAM_AUTO_1R1W' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3612]
INFO: [Synth 8-3491] module 'conv_w2_conv_w2_Pipeline_VITIS_LOOP_330_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_VITIS_LOOP_330_1.vhd:12' bound to instance 'grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594' of component 'conv_w2_conv_w2_Pipeline_VITIS_LOOP_330_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3626]
INFO: [Synth 8-638] synthesizing module 'conv_w2_conv_w2_Pipeline_VITIS_LOOP_330_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_VITIS_LOOP_330_1.vhd:34]
INFO: [Synth 8-3491] module 'conv_w2_flow_control_loop_pipe_sequential_init' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'conv_w2_flow_control_loop_pipe_sequential_init' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_VITIS_LOOP_330_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'conv_w2_flow_control_loop_pipe_sequential_init' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_flow_control_loop_pipe_sequential_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_flow_control_loop_pipe_sequential_init' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_flow_control_loop_pipe_sequential_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_conv_w2_Pipeline_VITIS_LOOP_330_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_VITIS_LOOP_330_1.vhd:34]
INFO: [Synth 8-3491] module 'conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.vhd:12' bound to instance 'grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604' of component 'conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3646]
INFO: [Synth 8-638] synthesizing module 'conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.vhd:95]
INFO: [Synth 8-3491] module 'conv_w2_flow_control_loop_pipe_sequential_init' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'conv_w2_flow_control_loop_pipe_sequential_init' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.vhd:95]
INFO: [Synth 8-3491] module 'conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP.vhd:12' bound to instance 'grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634' of component 'conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:3727]
INFO: [Synth 8-638] synthesizing module 'conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP.vhd:288]
INFO: [Synth 8-3491] module 'conv_w2_flow_control_loop_pipe_sequential_init' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'conv_w2_flow_control_loop_pipe_sequential_init' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP.vhd:288]
INFO: [Synth 8-3491] module 'conv_w2_conv_w2_Pipeline_ReadActivationsLOOP' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadActivationsLOOP.vhd:12' bound to instance 'grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713' of component 'conv_w2_conv_w2_Pipeline_ReadActivationsLOOP' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:4001]
INFO: [Synth 8-638] synthesizing module 'conv_w2_conv_w2_Pipeline_ReadActivationsLOOP' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadActivationsLOOP.vhd:50]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_mux_53_32_1_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mux_53_32_1_1.vhd:11' bound to instance 'mux_53_32_1_1_U100' of component 'conv_w2_mux_53_32_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadActivationsLOOP.vhd:173]
INFO: [Synth 8-638] synthesizing module 'conv_w2_mux_53_32_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mux_53_32_1_1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mux_53_32_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mux_53_32_1_1.vhd:32]
INFO: [Synth 8-3491] module 'conv_w2_flow_control_loop_pipe_sequential_init' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'conv_w2_flow_control_loop_pipe_sequential_init' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadActivationsLOOP.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_conv_w2_Pipeline_ReadActivationsLOOP' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadActivationsLOOP.vhd:50]
INFO: [Synth 8-3491] module 'conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:12' bound to instance 'grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740' of component 'conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:4037]
INFO: [Synth 8-638] synthesizing module 'conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:365]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_mul_10ns_2ns_12_1_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_2ns_12_1_1.vhd:11' bound to instance 'mul_10ns_2ns_12_1_1_U121' of component 'conv_w2_mul_10ns_2ns_12_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:9126]
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_10ns_2ns_12_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_2ns_12_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_10ns_2ns_12_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_2ns_12_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_urem_12ns_4ns_4_16_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:86' bound to instance 'urem_12ns_4ns_4_16_1_U122' of component 'conv_w2_urem_12ns_4ns_4_16_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:9138]
INFO: [Synth 8-638] synthesizing module 'conv_w2_urem_12ns_4ns_4_16_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:102]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_urem_12ns_4ns_4_16_1_divider' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:10' bound to instance 'conv_w2_urem_12ns_4ns_4_16_1_divider_u' of component 'conv_w2_urem_12ns_4ns_4_16_1_divider' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:127]
INFO: [Synth 8-638] synthesizing module 'conv_w2_urem_12ns_4ns_4_16_1_divider' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_urem_12ns_4ns_4_16_1_divider' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_urem_12ns_4ns_4_16_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:102]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_mul_10ns_3ns_13_1_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_3ns_13_1_1.vhd:11' bound to instance 'mul_10ns_3ns_13_1_1_U123' of component 'conv_w2_mul_10ns_3ns_13_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:9153]
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_10ns_3ns_13_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_3ns_13_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_10ns_3ns_13_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_3ns_13_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_mul_10ns_2ns_12_1_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_2ns_12_1_1.vhd:11' bound to instance 'mul_10ns_2ns_12_1_1_U124' of component 'conv_w2_mul_10ns_2ns_12_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:9165]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_urem_12ns_4ns_4_16_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:86' bound to instance 'urem_12ns_4ns_4_16_1_U125' of component 'conv_w2_urem_12ns_4ns_4_16_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:9177]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_mul_10ns_3ns_13_1_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_3ns_13_1_1.vhd:11' bound to instance 'mul_10ns_3ns_13_1_1_U126' of component 'conv_w2_mul_10ns_3ns_13_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:9192]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv_w2_mux_53_32_1_1' declared at '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mux_53_32_1_1.vhd:11' bound to instance 'mux_53_32_1_1_U127' of component 'conv_w2_mux_53_32_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:9204]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_13ns_3ns_16_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_13ns_3ns_16_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_13ns_3ns_16_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_13ns_3ns_16_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_16ns_30s_32_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_16ns_30s_32_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_16ns_30s_32_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_16ns_30s_32_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mux_42_32_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mux_42_32_1_1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mux_42_32_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mux_42_32_1_1.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_3ns_30s_32_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_3ns_30s_32_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_3ns_30s_32_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_3ns_30s_32_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_32s_2ns_32_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_32s_2ns_32_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_32s_2ns_32_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_32s_2ns_32_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_8ns_2s_10_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_8ns_2s_10_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_8ns_2s_10_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_8ns_2s_10_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_9s_2s_11_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_9s_2s_11_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_9s_2s_11_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_9s_2s_11_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_8ns_2s_10s_11_4_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_10s_11_4_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_10s_11_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_10s_11_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_8ns_2s_10s_11_4_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_10s_11_4_1.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_9s_2s_11s_12_4_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_11s_12_4_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_11s_12_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_11s_12_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_9s_2s_11s_12_4_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_11s_12_4_1.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_8ns_2s_32s_32_4_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_32s_32_4_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_32s_32_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_32s_32_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_8ns_2s_32s_32_4_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_32s_32_4_1.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_8ns_2s_11s_12_4_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_11s_12_4_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_11s_12_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_11s_12_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_8ns_2s_11s_12_4_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_11s_12_4_1.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_9s_2s_32s_32_4_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_32s_32_4_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_32s_32_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_32s_32_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_9s_2s_32s_32_4_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_32s_32_4_1.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_9s_2s_12s_12_4_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_12s_12_4_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_12s_12_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_12s_12_4_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mac_muladd_9s_2s_12s_12_4_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_12s_12_4_1.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:365]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_BUS1_s_axi' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_BUS1_s_axi.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_BUS1_s_axi' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_BUS1_s_axi.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 37 - type: integer 
	Parameter din0_WIDTH bound to: 33 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_sdiv_33ns_3ns_10_37_seq_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_sdiv_33ns_3ns_10_37_seq_1.vhd:126]
	Parameter in0_WIDTH bound to: 33 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_sdiv_33ns_3ns_10_37_seq_1_divseq' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_sdiv_33ns_3ns_10_37_seq_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_sdiv_33ns_3ns_10_37_seq_1_divseq' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_sdiv_33ns_3ns_10_37_seq_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_sdiv_33ns_3ns_10_37_seq_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_sdiv_33ns_3ns_10_37_seq_1.vhd:126]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 37 - type: integer 
	Parameter din0_WIDTH bound to: 33 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 30 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_30s_32s_32_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_30s_32s_32_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_30s_32s_32_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_30s_32s_32_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_3ns_3ns_6_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_3ns_3ns_6_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_3ns_3ns_6_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_3ns_3ns_6_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_32s_32s_32_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_32s_32s_32_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_32s_32s_32_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_32s_32s_32_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 30 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_30s_3ns_32_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_30s_3ns_32_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_30s_3ns_32_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_30s_3ns_32_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_3ns_28ns_31_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_3ns_28ns_31_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_3ns_28ns_31_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_3ns_28ns_31_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_3ns_31ns_34_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_3ns_31ns_34_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_3ns_31ns_34_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_3ns_31ns_34_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_10ns_34ns_44_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_34ns_44_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_10ns_34ns_44_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_34ns_44_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_32ns_2ns_34_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_32ns_2ns_34_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_32ns_2ns_34_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_32ns_2ns_34_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 44 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_10ns_44ns_54_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_44ns_54_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_10ns_44ns_54_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_44ns_54_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 54 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_10ns_54ns_64_1_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_54ns_64_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_10ns_54ns_64_1_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_10ns_54ns_64_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_mul_6ns_28s_32_4_1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_mul_6ns_28s_32_4_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_mul_6ns_28s_32_4_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_mul_6ns_28s_32_4_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_mul_mul_6ns_28s_32_4_1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_mul_6ns_28s_32_4_1.vhd:67]
	Parameter DataWidth bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_regslice_both' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_regslice_both.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_regslice_both' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_regslice_both.vhd:26]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_regslice_both__parameterized1' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_regslice_both.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_regslice_both__parameterized1' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_regslice_both.vhd:26]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_w2_regslice_both__parameterized3' [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_regslice_both.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'conv_w2_regslice_both__parameterized3' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_regslice_both.vhd:26]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_w2' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'system_conv_w2_0_0' (0#1) [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/synth/system_conv_w2_0_0.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element run_proc[11].divisor_tmp_reg[12] was removed.  [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_BUS1_s_axi.vhd:329]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_sdiv_33ns_3ns_10_37_seq_1.vhd:217]
WARNING: [Synth 8-7129] Port rst in module conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module conv_w2_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module conv_w2_urem_12ns_4ns_4_16_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[15] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[14] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[13] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[12] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[11] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[10] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[9] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[8] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[7] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[6] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[5] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[4] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[3] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[2] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[1] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[0] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[15] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[14] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[13] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[12] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[11] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[10] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[9] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[8] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[7] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[6] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[5] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[4] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[3] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[2] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[1] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[0] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TLAST[0] in module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[15] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[14] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[13] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[12] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[11] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[10] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[9] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[8] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[7] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[6] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[5] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[4] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[3] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[2] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[1] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[0] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[15] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[14] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[13] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[12] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[11] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[10] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[9] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[8] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[7] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[6] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[5] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[4] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[3] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[2] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[1] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[0] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TLAST[0] in module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[15] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[14] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[13] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[12] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[11] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[10] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[9] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[8] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[7] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[6] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[5] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[4] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[3] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[2] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[1] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[0] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[15] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[14] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[13] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[12] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[11] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[10] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[9] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[8] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[7] in module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2933.324 ; gain = 581.934 ; free physical = 13125 ; free virtual = 15689
Synthesis current peak Physical Memory [PSS] (MB): peak = 2134.432; parent = 1953.567; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.156; parent = 2933.328; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2942.230 ; gain = 590.840 ; free physical = 13119 ; free virtual = 15683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2134.432; parent = 1953.567; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3942.062; parent = 2942.234; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2942.230 ; gain = 590.840 ; free physical = 13118 ; free virtual = 15682
Synthesis current peak Physical Memory [PSS] (MB): peak = 2134.432; parent = 1953.567; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3942.062; parent = 2942.234; children = 999.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2942.230 ; gain = 0.000 ; free physical = 13037 ; free virtual = 15602
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/constraints/conv_w2_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/constraints/conv_w2_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/system_conv_w2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/system_conv_w2_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.918 ; gain = 0.000 ; free physical = 12728 ; free virtual = 15296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3131.918 ; gain = 0.000 ; free physical = 12705 ; free virtual = 15273
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/mpv/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3131.918 ; gain = 780.527 ; free physical = 13185 ; free virtual = 15754
Synthesis current peak Physical Memory [PSS] (MB): peak = 2276.465; parent = 2095.878; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4131.750; parent = 3131.922; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3131.918 ; gain = 780.527 ; free physical = 13189 ; free virtual = 15757
Synthesis current peak Physical Memory [PSS] (MB): peak = 2276.465; parent = 2095.878; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4131.750; parent = 3131.922; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/system_conv_w2_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3131.918 ; gain = 780.527 ; free physical = 13189 ; free virtual = 15757
Synthesis current peak Physical Memory [PSS] (MB): peak = 2276.465; parent = 2095.878; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4131.750; parent = 3131.922; children = 999.828
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln239_reg_696_reg' and it is trimmed from '64' to '5' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.vhd:347]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '12' to '4' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].dividend_tmp_reg[12]' and it is trimmed from '12' to '4' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '12' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_urem_12ns_4ns_4_16_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_10s_11_4_1.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_10s_11_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_10s_11_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '11' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_10s_11_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_11s_12_4_1.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_11s_12_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_11s_12_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_11s_12_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '32' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_32s_32_4_1.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '32' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_32s_32_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_11s_12_4_1.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_11s_12_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_11s_12_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_8ns_2s_11s_12_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '32' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_32s_32_4_1.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '32' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_32s_32_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_12s_12_4_1.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_12s_12_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_12s_12_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '12' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mac_muladd_9s_2s_12s_12_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1494_42_reg_25240_reg' and it is trimmed from '11' to '9' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:23238]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1494_44_reg_25260_reg' and it is trimmed from '11' to '9' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.vhd:23239]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv_w2_BUS1_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv_w2_BUS1_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '33' to '32' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_sdiv_33ns_3ns_10_37_seq_1.vhd:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln303_1_reg_2236_reg' and it is trimmed from '32' to '30' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2.vhd:4933]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "conv_w2_filter_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "conv_w2_filter_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "conv_w2_filter_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6794] RAM ("conv_w2_inputMap_V_RAM_AUTO_1R1W:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("conv_w2_inputMap_V_RAM_AUTO_1R1W:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"conv_w2_inputMap_V_RAM_AUTO_1R1W:/ram_reg"'.
INFO: [Synth 8-6904] The RAM "conv_w2_bias_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_w2_BUS1_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv_w2_BUS1_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3131.918 ; gain = 780.527 ; free physical = 13190 ; free virtual = 15770
Synthesis current peak Physical Memory [PSS] (MB): peak = 2276.465; parent = 2095.878; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4131.750; parent = 3131.922; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 1     
	   2 Input   48 Bit       Adders := 1     
	   2 Input   38 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 16    
	   2 Input   32 Bit       Adders := 18    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   30 Bit       Adders := 4     
	   2 Input   29 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 36    
	   2 Input   13 Bit       Adders := 66    
	   3 Input   13 Bit       Adders := 24    
	   2 Input   12 Bit       Adders := 34    
	   2 Input   11 Bit       Adders := 31    
	   2 Input   10 Bit       Adders := 11    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 49    
+---Registers : 
	              128 Bit    Registers := 19    
	               68 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 5     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 139   
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 32    
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 202   
	               11 Bit    Registers := 137   
	               10 Bit    Registers := 57    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 332   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 35    
	                3 Bit    Registers := 71    
	                2 Bit    Registers := 4050  
	                1 Bit    Registers := 725   
+---Multipliers : 
	              10x54  Multipliers := 1     
	              10x44  Multipliers := 1     
	              10x34  Multipliers := 1     
	               3x31  Multipliers := 1     
	               2x32  Multipliers := 1     
	               3x32  Multipliers := 1     
	               4x30  Multipliers := 3     
	              17x30  Multipliers := 4     
	              30x32  Multipliers := 1     
	              32x32  Multipliers := 2     
+---RAMs : 
	             360K Bit	(2880 X 128 bit)          RAMs := 1     
	              72K Bit	(2304 X 32 bit)          RAMs := 64    
	              256 Bit	(32 X 8 bit)          RAMs := 16    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 1     
	   5 Input   58 Bit        Muxes := 1     
	   5 Input   48 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 2     
	  41 Input   40 Bit        Muxes := 1     
	   5 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   5 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 287   
	   4 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   13 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 65    
	   2 Input   11 Bit        Muxes := 22    
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 16    
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 21    
	   2 Input    4 Bit        Muxes := 11    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 344   
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP mul_16ns_30s_32_1_1_U129/dout, operation Mode is: A2*B.
DSP Report: register mul_16ns_30s_32_1_1_U129/dout is absorbed into DSP mul_16ns_30s_32_1_1_U129/dout.
DSP Report: operator mul_16ns_30s_32_1_1_U129/dout is absorbed into DSP mul_16ns_30s_32_1_1_U129/dout.
DSP Report: operator mul_16ns_30s_32_1_1_U129/dout is absorbed into DSP mul_16ns_30s_32_1_1_U129/dout.
DSP Report: Generating DSP mul_16ns_30s_32_1_1_U131/dout, operation Mode is: A2*B.
DSP Report: register mul_16ns_30s_32_1_1_U131/dout is absorbed into DSP mul_16ns_30s_32_1_1_U131/dout.
DSP Report: operator mul_16ns_30s_32_1_1_U131/dout is absorbed into DSP mul_16ns_30s_32_1_1_U131/dout.
DSP Report: operator mul_16ns_30s_32_1_1_U131/dout is absorbed into DSP mul_16ns_30s_32_1_1_U131/dout.
DSP Report: Generating DSP mul_16ns_30s_32_1_1_U133/dout, operation Mode is: A2*B.
DSP Report: register mul_16ns_30s_32_1_1_U133/dout is absorbed into DSP mul_16ns_30s_32_1_1_U133/dout.
DSP Report: operator mul_16ns_30s_32_1_1_U133/dout is absorbed into DSP mul_16ns_30s_32_1_1_U133/dout.
DSP Report: operator mul_16ns_30s_32_1_1_U133/dout is absorbed into DSP mul_16ns_30s_32_1_1_U133/dout.
DSP Report: Generating DSP mul_16ns_30s_32_1_1_U134/dout, operation Mode is: A2*B.
DSP Report: register mul_16ns_30s_32_1_1_U134/dout is absorbed into DSP mul_16ns_30s_32_1_1_U134/dout.
DSP Report: operator mul_16ns_30s_32_1_1_U134/dout is absorbed into DSP mul_16ns_30s_32_1_1_U134/dout.
DSP Report: operator mul_16ns_30s_32_1_1_U134/dout is absorbed into DSP mul_16ns_30s_32_1_1_U134/dout.
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/b_reg_reg' and it is trimmed from '28' to '1' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_mul_6ns_28s_32_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '6' to '1' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_mul_6ns_28s_32_4_1.vhd:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '34' to '31' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_mul_6ns_28s_32_4_1.vhd:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg' and it is trimmed from '34' to '31' bits. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ipshared/eea8/hdl/vhdl/conv_w2_mul_mul_6ns_28s_32_4_1.vhd:38]
INFO: [Synth 8-6904] The RAM "U0/bias_V_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_1_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_2_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_3_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_4_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_5_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_6_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_7_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_8_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_9_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_10_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_11_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_12_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_13_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_14_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_15_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_30s_32s_32_1_1_U857/dout, operation Mode is: A*B.
DSP Report: operator mul_30s_32s_32_1_1_U857/dout is absorbed into DSP mul_30s_32s_32_1_1_U857/dout.
DSP Report: operator mul_30s_32s_32_1_1_U857/dout is absorbed into DSP mul_30s_32s_32_1_1_U857/dout.
DSP Report: Generating DSP streamsPerInputLine_reg_2241_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register streamsPerInputLine_reg_2241_reg is absorbed into DSP streamsPerInputLine_reg_2241_reg.
DSP Report: operator mul_30s_32s_32_1_1_U857/dout is absorbed into DSP streamsPerInputLine_reg_2241_reg.
DSP Report: operator mul_30s_32s_32_1_1_U857/dout is absorbed into DSP streamsPerInputLine_reg_2241_reg.
DSP Report: Generating DSP mul_30s_32s_32_1_1_U857/dout, operation Mode is: A*B.
DSP Report: operator mul_30s_32s_32_1_1_U857/dout is absorbed into DSP mul_30s_32s_32_1_1_U857/dout.
DSP Report: operator mul_30s_32s_32_1_1_U857/dout is absorbed into DSP mul_30s_32s_32_1_1_U857/dout.
DSP Report: Generating DSP streamsPerInputLine_reg_2241_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register streamsPerInputLine_reg_2241_reg is absorbed into DSP streamsPerInputLine_reg_2241_reg.
DSP Report: operator mul_30s_32s_32_1_1_U857/dout is absorbed into DSP streamsPerInputLine_reg_2241_reg.
DSP Report: operator mul_30s_32s_32_1_1_U857/dout is absorbed into DSP streamsPerInputLine_reg_2241_reg.
DSP Report: Generating DSP mul_10ns_34ns_44_1_1_U864/dout, operation Mode is: A*B.
DSP Report: operator mul_10ns_34ns_44_1_1_U864/dout is absorbed into DSP mul_10ns_34ns_44_1_1_U864/dout.
DSP Report: operator mul_10ns_34ns_44_1_1_U864/dout is absorbed into DSP mul_10ns_34ns_44_1_1_U864/dout.
DSP Report: Generating DSP mul_ln329_2_reg_2364_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln329_2_reg_2364_reg is absorbed into DSP mul_ln329_2_reg_2364_reg.
DSP Report: operator mul_10ns_34ns_44_1_1_U864/dout is absorbed into DSP mul_ln329_2_reg_2364_reg.
DSP Report: operator mul_10ns_34ns_44_1_1_U864/dout is absorbed into DSP mul_ln329_2_reg_2364_reg.
DSP Report: Generating DSP mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg is absorbed into DSP mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg.
DSP Report: register mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg is absorbed into DSP mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg.
DSP Report: register mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg is absorbed into DSP mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg.
DSP Report: register mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg is absorbed into DSP mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_cvt is absorbed into DSP mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_cvt is absorbed into DSP mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U859/dout, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_1_1_U859/dout is absorbed into DSP mul_32s_32s_32_1_1_U859/dout.
DSP Report: operator mul_32s_32s_32_1_1_U859/dout is absorbed into DSP mul_32s_32s_32_1_1_U859/dout.
DSP Report: operator mul_32s_32s_32_1_1_U859/dout is absorbed into DSP mul_32s_32s_32_1_1_U859/dout.
DSP Report: Generating DSP totalWeightStreams_reg_2292_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register totalWeightStreams_reg_2292_reg is absorbed into DSP totalWeightStreams_reg_2292_reg.
DSP Report: register totalWeightStreams_reg_2292_reg is absorbed into DSP totalWeightStreams_reg_2292_reg.
DSP Report: operator mul_32s_32s_32_1_1_U859/dout is absorbed into DSP totalWeightStreams_reg_2292_reg.
DSP Report: operator mul_32s_32s_32_1_1_U859/dout is absorbed into DSP totalWeightStreams_reg_2292_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U859/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U859/dout is absorbed into DSP mul_32s_32s_32_1_1_U859/dout.
DSP Report: operator mul_32s_32s_32_1_1_U859/dout is absorbed into DSP mul_32s_32s_32_1_1_U859/dout.
DSP Report: operator mul_32s_32s_32_1_1_U859/dout is absorbed into DSP mul_32s_32s_32_1_1_U859/dout.
DSP Report: Generating DSP totalWeightStreams_reg_2292_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register totalWeightStreams_reg_2292_reg is absorbed into DSP totalWeightStreams_reg_2292_reg.
DSP Report: register totalWeightStreams_reg_2292_reg is absorbed into DSP totalWeightStreams_reg_2292_reg.
DSP Report: operator mul_32s_32s_32_1_1_U859/dout is absorbed into DSP totalWeightStreams_reg_2292_reg.
DSP Report: operator mul_32s_32s_32_1_1_U859/dout is absorbed into DSP totalWeightStreams_reg_2292_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U861/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U861/dout is absorbed into DSP mul_32s_32s_32_1_1_U861/dout.
DSP Report: operator mul_32s_32s_32_1_1_U861/dout is absorbed into DSP mul_32s_32s_32_1_1_U861/dout.
DSP Report: Generating DSP readLimit_reg_2318_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register readLimit_reg_2318_reg is absorbed into DSP readLimit_reg_2318_reg.
DSP Report: operator mul_32s_32s_32_1_1_U861/dout is absorbed into DSP readLimit_reg_2318_reg.
DSP Report: operator mul_32s_32s_32_1_1_U861/dout is absorbed into DSP readLimit_reg_2318_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U861/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U861/dout is absorbed into DSP mul_32s_32s_32_1_1_U861/dout.
DSP Report: operator mul_32s_32s_32_1_1_U861/dout is absorbed into DSP mul_32s_32s_32_1_1_U861/dout.
DSP Report: Generating DSP readLimit_reg_2318_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register readLimit_reg_2318_reg is absorbed into DSP readLimit_reg_2318_reg.
DSP Report: operator mul_32s_32s_32_1_1_U861/dout is absorbed into DSP readLimit_reg_2318_reg.
DSP Report: operator mul_32s_32s_32_1_1_U861/dout is absorbed into DSP readLimit_reg_2318_reg.
DSP Report: Generating DSP mul_10ns_44ns_54_1_1_U866/dout, operation Mode is: A*B.
DSP Report: operator mul_10ns_44ns_54_1_1_U866/dout is absorbed into DSP mul_10ns_44ns_54_1_1_U866/dout.
DSP Report: operator mul_10ns_44ns_54_1_1_U866/dout is absorbed into DSP mul_10ns_44ns_54_1_1_U866/dout.
DSP Report: Generating DSP mul_10ns_44ns_54_1_1_U866/dout, operation Mode is: A2*B.
DSP Report: register mul_10ns_44ns_54_1_1_U866/dout is absorbed into DSP mul_10ns_44ns_54_1_1_U866/dout.
DSP Report: operator mul_10ns_44ns_54_1_1_U866/dout is absorbed into DSP mul_10ns_44ns_54_1_1_U866/dout.
DSP Report: operator mul_10ns_44ns_54_1_1_U866/dout is absorbed into DSP mul_10ns_44ns_54_1_1_U866/dout.
DSP Report: Generating DSP mul_10ns_44ns_54_1_1_U866/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_10ns_44ns_54_1_1_U866/dout is absorbed into DSP mul_10ns_44ns_54_1_1_U866/dout.
DSP Report: operator mul_10ns_44ns_54_1_1_U866/dout is absorbed into DSP mul_10ns_44ns_54_1_1_U866/dout.
DSP Report: Generating DSP mul_ln329_4_reg_2403_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln329_4_reg_2403_reg is absorbed into DSP mul_ln329_4_reg_2403_reg.
DSP Report: operator mul_10ns_54ns_64_1_1_U867/dout is absorbed into DSP mul_ln329_4_reg_2403_reg.
DSP Report: operator mul_10ns_54ns_64_1_1_U867/dout is absorbed into DSP mul_ln329_4_reg_2403_reg.
DSP Report: Generating DSP mul_10ns_54ns_64_1_1_U867/dout, operation Mode is: A*B.
DSP Report: operator mul_10ns_54ns_64_1_1_U867/dout is absorbed into DSP mul_10ns_54ns_64_1_1_U867/dout.
DSP Report: operator mul_10ns_54ns_64_1_1_U867/dout is absorbed into DSP mul_10ns_54ns_64_1_1_U867/dout.
DSP Report: Generating DSP mul_ln329_4_reg_2403_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln329_4_reg_2403_reg is absorbed into DSP mul_ln329_4_reg_2403_reg.
DSP Report: operator mul_10ns_54ns_64_1_1_U867/dout is absorbed into DSP mul_ln329_4_reg_2403_reg.
DSP Report: operator mul_10ns_54ns_64_1_1_U867/dout is absorbed into DSP mul_ln329_4_reg_2403_reg.
INFO: [Synth 8-7124] RAM ("U0/filter_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_8_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_8_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_8_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_9_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_10_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_10_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_10_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_10_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_11_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_11_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_11_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_11_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_12_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_12_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_12_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_12_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_13_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_13_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_13_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_13_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_14_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_14_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_14_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_14_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_15_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_15_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_15_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_15_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_16_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_16_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_16_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_16_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_17_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_17_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_17_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_17_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_18_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_18_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_18_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_18_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_19_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_19_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_19_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_19_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_20_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_20_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_20_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_20_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_21_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_21_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_21_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_21_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_22_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_22_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_22_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_22_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_23_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_23_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_23_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_23_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_24_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_24_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_24_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_24_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_25_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_25_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_25_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_25_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_26_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_26_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_26_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_26_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_27_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_27_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_27_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_27_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_28_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_28_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_28_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_28_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_29_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_29_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_29_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_29_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_30_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_30_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_30_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_30_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_31_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_31_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_31_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_31_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_32_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_32_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_32_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_32_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_33_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_33_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_33_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_33_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_34_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_34_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_34_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_34_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_35_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_35_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_35_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_35_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_36_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_36_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_36_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_36_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_37_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_37_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_37_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_37_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_38_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_38_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_38_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_38_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_39_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_39_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_39_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_39_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_40_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_40_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_40_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_40_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_41_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_41_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_41_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_41_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_42_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_42_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_42_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_42_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_43_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_43_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_43_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_43_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_44_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_44_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_44_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_44_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_45_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_45_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_45_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_45_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_46_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_46_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_46_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_46_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_47_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_47_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_47_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_47_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_48_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_48_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "U0/filter_V_48_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "U0/filter_V_48_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("U0/filter_V_49_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_49_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_50_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_50_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_51_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_51_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_52_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_52_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_53_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_53_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_54_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_54_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_55_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_55_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_56_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_56_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_57_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_57_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_58_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_58_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_59_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_59_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_60_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_60_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_61_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_61_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_62_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_62_U/ram_reg"
INFO: [Synth 8-7124] RAM ("U0/filter_V_63_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "U0/filter_V_63_U/ram_reg"
INFO: [Synth 8-6794] RAM ("U0/inputMap_V_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"U0/inputMap_V_U/ram_reg"'.
INFO: [Synth 8-6904] The RAM "U0/bias_V_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_1_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_2_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_3_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_4_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_5_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_6_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_7_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_8_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_9_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_10_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_11_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_12_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_13_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_14_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/bias_V_15_U/ram_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("U0/inputMap_V_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"U0/inputMap_V_U/ram_reg"'.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv_w2_BUS1_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv_w2_BUS1_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 3131.918 ; gain = 780.527 ; free physical = 5295 ; free virtual = 8050
Synthesis current peak Physical Memory [PSS] (MB): peak = 2276.465; parent = 2095.878; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4131.750; parent = 3131.922; children = 999.828
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "inputMap_V_U/ram_reg" defined in module: "U0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|U0          | inputMap_V_U/ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|U0          | filter_V_U/ram_reg    | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_1_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_2_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_3_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_4_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_5_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_6_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_7_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_8_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_9_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_10_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_11_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_12_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_13_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_14_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_15_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_16_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_17_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_18_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_19_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_20_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_21_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_22_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_23_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_24_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_25_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_26_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_27_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_28_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_29_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_30_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_31_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_32_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_33_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_34_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_35_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_36_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_37_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_38_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_39_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_40_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_41_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_42_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_43_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_44_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_45_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_46_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_47_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_48_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_49_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_50_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_51_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_52_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_53_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_54_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_55_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_56_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_57_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_58_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_59_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_60_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_61_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_62_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_63_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+-----------+----------------------+---------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------+-----------+----------------------+---------------+
|U0          | bias_V_U/ram_reg    | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_1_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_2_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_3_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_4_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_5_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_6_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_7_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_8_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_9_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_10_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_11_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_12_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_13_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_14_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_15_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
+------------+---------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A2*B2)')'   | 11     | 2      | 10     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A2*B2)')'   | 12     | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A2*B2)')'   | 9      | 2      | 11     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A2*B2)')'   | 9      | 2      | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A2*B2)')'   | 9      | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A2*B2)')'   | 27     | 2      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv_w2                                      | A2*B            | 27     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A2*B            | 27     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A2*B            | 27     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A2*B            | 27     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A*B             | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (PCIN>>17)+A*B  | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | A*B             | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (PCIN>>17)+A*B  | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | (C' or 0)+A2*B2 | 27     | 7      | 6      | -      | 31     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|conv_w2                                      | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | A*B             | 11     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A2*B            | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (PCIN>>17)+A*B  | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (A*B)'          | 21     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv_w2                                      | A*B             | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (PCIN>>17)+A*B  | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 3480.207 ; gain = 1128.816 ; free physical = 4659 ; free virtual = 7415
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.376; parent = 2491.713; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4480.039; parent = 3480.211; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:18 . Memory (MB): peak = 3845.957 ; gain = 1494.566 ; free physical = 4514 ; free virtual = 7282
Synthesis current peak Physical Memory [PSS] (MB): peak = 2919.540; parent = 2770.878; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4845.789; parent = 3845.961; children = 999.828
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "inputMap_V_U/ram_reg" defined in module: "U0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|U0          | inputMap_V_U/ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping Report
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|U0          | filter_V_U/ram_reg    | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_1_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_2_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_3_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_4_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_5_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_6_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_7_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_8_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_9_U/ram_reg  | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_10_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_11_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_12_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_13_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_14_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_15_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_16_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_17_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_18_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_19_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_20_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_21_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_22_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_23_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_24_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_25_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_26_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_27_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_28_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_29_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_30_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_31_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_32_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_33_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_34_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_35_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_36_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_37_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_38_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_39_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_40_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_41_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_42_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_43_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_44_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_45_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_46_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_47_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_48_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_49_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_50_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_51_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_52_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_53_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_54_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_55_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_56_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_57_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_58_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_59_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_60_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_61_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_62_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|U0          | filter_V_63_U/ram_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------+---------------------+-----------+----------------------+---------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------+-----------+----------------------+---------------+
|U0          | bias_V_U/ram_reg    | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_1_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_2_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_3_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_4_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_5_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_6_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_7_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_8_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_9_U/ram_reg  | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_10_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_11_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_12_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_13_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_14_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
|U0          | bias_V_15_U/ram_reg | Implied   | 32 x 8               | RAM32X1S x 8  | 
+------------+---------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_1_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_2_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_3_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_3_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_3_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_4_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_4_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_4_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_5_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_5_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_6_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_6_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_7_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_7_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_7_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_8_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_8_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_8_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_9_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_9_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_9_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_10_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_10_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_10_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_11_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_11_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_11_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_12_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_12_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_12_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_13_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_13_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_13_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_14_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_14_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_14_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_15_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_15_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_15_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_16_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_16_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_16_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_17_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_17_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_17_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_18_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_18_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_18_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_19_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_19_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_19_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_20_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_20_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_20_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_21_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_21_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_21_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_22_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_22_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_22_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_23_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_23_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_23_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_24_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_24_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_24_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_25_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_25_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_25_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_26_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_26_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_26_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_27_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_27_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_27_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_28_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_28_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_28_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_29_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_29_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_29_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_30_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_30_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_30_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_31_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_31_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_31_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_32_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_32_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_32_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/filter_V_33_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:43 ; elapsed = 00:03:49 . Memory (MB): peak = 3983.965 ; gain = 1632.574 ; free physical = 2469 ; free virtual = 5273
Synthesis current peak Physical Memory [PSS] (MB): peak = 3025.502; parent = 2876.840; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.797; parent = 3983.969; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:54 ; elapsed = 00:04:00 . Memory (MB): peak = 3983.965 ; gain = 1632.574 ; free physical = 2330 ; free virtual = 5115
Synthesis current peak Physical Memory [PSS] (MB): peak = 3025.502; parent = 2876.840; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.797; parent = 3983.969; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:04:00 . Memory (MB): peak = 3983.965 ; gain = 1632.574 ; free physical = 2330 ; free virtual = 5115
Synthesis current peak Physical Memory [PSS] (MB): peak = 3025.502; parent = 2876.840; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.797; parent = 3983.969; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:01 ; elapsed = 00:04:08 . Memory (MB): peak = 3983.965 ; gain = 1632.574 ; free physical = 2143 ; free virtual = 4928
Synthesis current peak Physical Memory [PSS] (MB): peak = 3025.502; parent = 2876.840; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.797; parent = 3983.969; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:02 ; elapsed = 00:04:08 . Memory (MB): peak = 3983.965 ; gain = 1632.574 ; free physical = 2155 ; free virtual = 4940
Synthesis current peak Physical Memory [PSS] (MB): peak = 3025.502; parent = 2876.840; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.797; parent = 3983.969; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:02 ; elapsed = 00:04:09 . Memory (MB): peak = 3983.965 ; gain = 1632.574 ; free physical = 2142 ; free virtual = 4927
Synthesis current peak Physical Memory [PSS] (MB): peak = 3025.502; parent = 2876.840; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.797; parent = 3983.969; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:02 ; elapsed = 00:04:09 . Memory (MB): peak = 3983.965 ; gain = 1632.574 ; free physical = 2054 ; free virtual = 4839
Synthesis current peak Physical Memory [PSS] (MB): peak = 3025.502; parent = 2876.840; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.797; parent = 3983.969; children = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_9_reg_24236_pp0_iter19_reg_reg[0]                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_208_reg_23938_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_13_reg_24256_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_35_reg_24366_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_33_reg_24356_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_29_reg_24336_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_27_reg_24326_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_25_reg_24316_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_23_reg_24306_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_7_reg_24226_pp0_iter19_reg_reg[0]                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_19_reg_24286_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_39_reg_24386_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/slt580_reg_21995_pp0_iter15_reg_reg[0]                                                                 | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_40_reg_24391_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_8_reg_24231_pp0_iter20_reg_reg[0]                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_41_reg_24396_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_10_reg_24241_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_42_reg_24401_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_12_reg_24251_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_43_reg_24406_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_14_reg_24261_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_44_reg_24411_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_16_reg_24271_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_45_reg_24416_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_18_reg_24281_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_46_reg_24421_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_20_reg_24291_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_47_reg_24426_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_22_reg_24301_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_48_reg_24431_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_24_reg_24311_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_49_reg_24436_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_26_reg_24321_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_50_reg_24441_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_28_reg_24331_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_51_reg_24446_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_30_reg_24341_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_52_reg_24451_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_32_reg_24351_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_53_reg_24456_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_34_reg_24361_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_54_reg_24461_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_36_reg_24371_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_55_reg_24466_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_38_reg_24381_pp0_iter20_reg_reg[0]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_86_reg_22108_pp0_iter15_reg_reg[0]                                                       | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/icmp_ln1027_1_reg_21853_pp0_iter15_reg_reg[0]                                                          | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln288_64_reg_21922_pp0_iter15_reg_reg[0]                                                        | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln288_131_reg_22000_pp0_iter15_reg_reg[0]                                                       | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_66_reg_22070_pp0_iter15_reg_reg[0]                                                       | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/slt578_reg_21917_pp0_iter15_reg_reg[0]                                                                 | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_11_reg_24246_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_15_reg_24266_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_17_reg_24276_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_21_reg_24296_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_31_reg_24346_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/icmp_ln497_reg_22265_pp0_iter15_reg_reg[0]                                                             | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/icmp_ln1027_reg_21849_pp0_iter14_reg_reg[0]                                                            | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/or_ln394_4_reg_22118_pp0_iter14_reg_reg[0]                                                             | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/and_ln496_reg_24476_pp0_iter20_reg_reg[0]                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/and_ln454_reg_22149_pp0_iter15_reg_reg[0]                                                              | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/and_ln454_reg_22149_pp0_iter19_reg_reg[0]                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_37_reg_24376_pp0_iter19_reg_reg[0]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/icmp_ln395_reg_22122_pp0_iter15_reg_reg[0]                                                             | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_82_reg_22094_pp0_iter15_reg_reg[0]                                                       | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/or_ln1027_6_reg_22084_pp0_iter15_reg_reg[0]                                                            | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln288_67_reg_21990_pp0_iter15_reg_reg[0]                                                        | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln1027_90_reg_22113_pp0_iter15_reg_reg[0]                                                       | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/or_ln135_2_reg_22140_pp0_iter14_reg_reg[0]                                                             | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/read_OK_3_reg_22130_pp0_iter14_reg_reg[0]                                                              | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/slt574_reg_21839_pp0_iter15_reg_reg[0]                                                                 | 15     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/slt_reg_21834_pp0_iter15_reg_reg[0]                                                                    | 15     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_184_reg_23800_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_2_load_reg_22280_pp0_iter19_reg_reg[7]                                                          | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_190_reg_23836_pp0_iter16_reg_reg[1]                                                      | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_183_reg_23794_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_3_load_reg_22285_pp0_iter19_reg_reg[7]                                                          | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_185_reg_23806_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_209_reg_23950_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_187_reg_23818_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_188_reg_23824_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_179_reg_23770_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_181_reg_23782_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_180_reg_23776_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_191_reg_23752_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_38_reg_22924_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_13_load_reg_22335_pp0_iter19_reg_reg[7]                                                         | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_40_reg_22936_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_42_reg_22948_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_176_reg_23746_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_46_reg_22972_pp0_iter16_reg_reg[1]                                                       | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_32_reg_22882_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_33_reg_22894_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_11_load_reg_22325_pp0_iter19_reg_reg[7]                                                         | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_45_reg_22966_pp0_iter18_reg_reg[1]                                                       | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_37_reg_22918_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_189_reg_23830_pp0_iter18_reg_reg[1]                                                      | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_10_load_reg_22320_pp0_iter19_reg_reg[7]                                                         | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_34_reg_22900_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_9_load_reg_22315_pp0_iter19_reg_reg[7]                                                          | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_35_reg_22906_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_8_load_reg_22310_pp0_iter19_reg_reg[7]                                                          | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_44_reg_22960_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_load_reg_22270_pp0_iter19_reg_reg[7]                                                            | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_43_reg_22954_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_41_reg_22942_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_39_reg_22930_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_6_load_reg_22300_pp0_iter19_reg_reg[7]                                                          | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_36_reg_22912_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_47_reg_22888_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/p_dup135_reg_22058_pp0_iter15_reg_reg[9]                                                               | 14     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/f_1_reg_21821_pp0_iter15_reg_reg[9]                                                                    | 15     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/select_ln288_65_reg_21985_pp0_iter15_reg_reg[9]                                                        | 14     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ky_3_reg_22079_pp0_iter15_reg_reg[2]                                                                   | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ky_1_reg_21816_pp0_iter15_reg_reg[2]                                                                   | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_240_reg_24130_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_1_load_reg_22275_pp0_iter19_reg_reg[7]                                                          | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_192_reg_23842_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_4_load_reg_22290_pp0_iter19_reg_reg[7]                                                          | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_177_reg_23758_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_5_load_reg_22295_pp0_iter19_reg_reg[7]                                                          | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_112_reg_23362_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_80_reg_23170_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_64_reg_23074_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_7_load_reg_22305_pp0_iter19_reg_reg[7]                                                          | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_16_reg_22786_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_12_load_reg_22330_pp0_iter19_reg_reg[7]                                                         | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_14_load_reg_22340_pp0_iter19_reg_reg[7]                                                         | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/bias_V_15_load_reg_22345_pp0_iter19_reg_reg[7]                                                         | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_182_reg_23788_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_186_reg_23812_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_178_reg_23764_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/div272_udiv_cast_reg_22255_pp0_iter15_reg_reg[11]                                                      | 14     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/kx_1_reg_21809_pp0_iter15_reg_reg[2]                                                                   | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/kx_3_reg_22101_pp0_iter15_reg_reg[2]                                                                   | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/tmp_data_V_reg_22144_pp0_iter14_reg_reg[127]                                                           | 13     | 128   | NO           | NO                 | YES               | 128    | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/saveAddr_reg_22134_pp0_iter14_reg_reg[11]                                                              | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_70_reg_23116_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_72_reg_23128_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_74_reg_23140_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_78_reg_23164_pp0_iter16_reg_reg[1]                                                       | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_66_reg_23092_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_68_reg_23104_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_79_reg_23080_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_loop_exit_ready_pp0_iter20_reg_reg                                                                  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_54_reg_23020_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_56_reg_23032_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_58_reg_23044_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_62_reg_23068_pp0_iter16_reg_reg[1]                                                       | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_50_reg_22996_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_52_reg_23008_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_63_reg_22984_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_22_reg_22828_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_223_reg_23944_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_212_reg_23968_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_218_reg_24004_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_216_reg_23992_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_214_reg_23980_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_211_reg_23962_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_220_reg_24016_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_215_reg_23986_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_221_reg_24022_pp0_iter18_reg_reg[1]                                                      | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_24_reg_22840_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_26_reg_22852_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_247_reg_24178_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_249_reg_24190_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_251_reg_24202_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_252_reg_24208_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_30_reg_22876_pp0_iter16_reg_reg[1]                                                       | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_243_reg_24154_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_245_reg_24166_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_241_reg_24142_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_18_reg_22804_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_231_reg_24082_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_233_reg_24094_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_235_reg_24106_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_236_reg_24112_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_227_reg_24058_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_229_reg_24070_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_225_reg_24046_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_224_reg_24034_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_20_reg_22816_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_217_reg_23998_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_219_reg_24010_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_31_reg_22792_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_213_reg_23974_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_6_reg_22732_pp0_iter19_reg_reg[1]                                                        | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_199_reg_23890_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_201_reg_23902_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_203_reg_23914_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_204_reg_23920_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_195_reg_23866_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_197_reg_23878_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_193_reg_23854_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_8_reg_22744_pp0_iter19_reg_reg[1]                                                        | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_10_reg_22756_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_14_reg_22780_pp0_iter16_reg_reg[1]                                                       | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_2_reg_22708_pp0_iter19_reg_reg[1]                                                        | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_167_reg_23698_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_169_reg_23710_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_171_reg_23722_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_172_reg_23728_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_163_reg_23674_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_165_reg_23686_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_161_reg_23662_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_160_reg_23650_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_151_reg_23602_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_153_reg_23614_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_155_reg_23626_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_156_reg_23632_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_147_reg_23578_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_149_reg_23590_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_145_reg_23566_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_144_reg_23554_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_135_reg_23506_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_137_reg_23518_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_139_reg_23530_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_140_reg_23536_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_131_reg_23482_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_133_reg_23494_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_129_reg_23470_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_128_reg_23458_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_119_reg_23410_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_121_reg_23422_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_123_reg_23434_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_124_reg_23440_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_115_reg_23386_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_117_reg_23398_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_113_reg_23374_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_103_reg_23314_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_105_reg_23326_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_107_reg_23338_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_108_reg_23344_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_99_reg_23290_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_101_reg_23302_pp0_iter17_reg_reg[1]                                                      | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_97_reg_23278_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_96_reg_23266_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_87_reg_23218_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_89_reg_23230_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_91_reg_23242_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_92_reg_23248_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_83_reg_23194_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_85_reg_23206_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_81_reg_23182_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_71_reg_23122_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_73_reg_23134_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_75_reg_23146_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_76_reg_23152_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_67_reg_23098_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_69_reg_23110_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_65_reg_23086_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_4_reg_22720_pp0_iter19_reg_reg[1]                                                        | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_55_reg_23026_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_57_reg_23038_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_59_reg_23050_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_60_reg_23056_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_51_reg_23002_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_53_reg_23014_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_49_reg_22990_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_48_reg_22978_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_15_reg_22696_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_253_reg_24214_pp0_iter18_reg_reg[1]                                                      | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_237_reg_24118_pp0_iter18_reg_reg[1]                                                      | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_205_reg_23926_pp0_iter18_reg_reg[1]                                                      | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_173_reg_23734_pp0_iter18_reg_reg[1]                                                      | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_157_reg_23638_pp0_iter18_reg_reg[1]                                                      | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_23_reg_22834_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_25_reg_22846_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_27_reg_22858_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_28_reg_22864_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_29_reg_22870_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_19_reg_22810_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_21_reg_22822_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_17_reg_22798_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_7_reg_22738_pp0_iter17_reg_reg[1]                                                        | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_9_reg_22750_pp0_iter17_reg_reg[1]                                                        | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_11_reg_22762_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_12_reg_22768_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_13_reg_22774_pp0_iter17_reg_reg[1]                                                       | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_3_reg_22714_pp0_iter17_reg_reg[1]                                                        | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_5_reg_22726_pp0_iter17_reg_reg[1]                                                        | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_1_reg_22702_pp0_iter17_reg_reg[1]                                                        | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_reg_22690_pp0_iter17_reg_reg[1]                                                          | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_246_reg_24172_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_248_reg_24184_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_250_reg_24196_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_254_reg_24220_pp0_iter16_reg_reg[1]                                                      | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_141_reg_23542_pp0_iter18_reg_reg[1]                                                      | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_242_reg_24148_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_244_reg_24160_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_125_reg_23446_pp0_iter18_reg_reg[1]                                                      | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_255_reg_24136_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_230_reg_24076_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_232_reg_24088_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_234_reg_24100_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_238_reg_24124_pp0_iter16_reg_reg[1]                                                      | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_226_reg_24052_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_228_reg_24064_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_239_reg_24040_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_109_reg_23350_pp0_iter18_reg_reg[1]                                                      | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_222_reg_24028_pp0_iter16_reg_reg[1]                                                      | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_210_reg_23956_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_93_reg_23254_pp0_iter18_reg_reg[1]                                                       | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_77_reg_23158_pp0_iter18_reg_reg[1]                                                       | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_198_reg_23884_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_200_reg_23896_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_202_reg_23908_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_206_reg_23932_pp0_iter16_reg_reg[1]                                                      | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_194_reg_23860_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_196_reg_23872_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_207_reg_23848_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_61_reg_23062_pp0_iter18_reg_reg[1]                                                       | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_166_reg_23692_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_168_reg_23704_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_170_reg_23716_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_174_reg_23740_pp0_iter16_reg_reg[1]                                                      | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_162_reg_23668_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_164_reg_23680_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_175_reg_23656_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_150_reg_23596_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_152_reg_23608_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_154_reg_23620_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_158_reg_23644_pp0_iter16_reg_reg[1]                                                      | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_146_reg_23572_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_148_reg_23584_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_159_reg_23560_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_134_reg_23500_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_136_reg_23512_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_138_reg_23524_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_142_reg_23548_pp0_iter16_reg_reg[1]                                                      | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_130_reg_23476_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_132_reg_23488_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_143_reg_23464_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_118_reg_23404_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_120_reg_23416_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_122_reg_23428_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_126_reg_23452_pp0_iter16_reg_reg[1]                                                      | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_114_reg_23380_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_116_reg_23392_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_127_reg_23368_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_102_reg_23308_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_104_reg_23320_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_106_reg_23332_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_110_reg_23356_pp0_iter16_reg_reg[1]                                                      | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_98_reg_23284_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_100_reg_23296_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_111_reg_23272_pp0_iter19_reg_reg[1]                                                      | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_86_reg_23212_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_88_reg_23224_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_90_reg_23236_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_94_reg_23260_pp0_iter16_reg_reg[1]                                                       | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_82_reg_23188_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_84_reg_23200_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/filterValue_V_95_reg_23176_pp0_iter19_reg_reg[1]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U125/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[1].dividend_tmp_reg[2][11]   | 4      | 3     | NO           | YES                | YES               | 3      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U125/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[2].dividend_tmp_reg[3][11]   | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U125/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[3].dividend_tmp_reg[4][11]   | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U125/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U125/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U125/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U125/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U125/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U125/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U125/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[1].dividend_tmp_reg[2][11]   | 4      | 3     | NO           | YES                | YES               | 3      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[2].dividend_tmp_reg[3][11]   | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[3].dividend_tmp_reg[4][11]   | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/run_proc[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_enable_reg_pp0_iter15_reg                                                                           | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|conv_w2     | grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_enable_reg_pp0_iter21_reg                                                                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_w2                                      | (A*B)'             | 20     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | (PCIN>>17+A*B')'   | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | (PCIN>>17+A*B)'    | 17     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | (PCIN>>17+A'*B'')' | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | (PCIN>>17+A*B)'    | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | (PCIN>>17+A*B)'    | 17     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A'*B'')')'     | 8      | 18     | 48     | -      | 11     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 11     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2 | (C+(A''*B'')')'    | 8      | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A'*B'')')'     | 30     | 18     | 48     | -      | 12     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4  | (C+(A''*B'')')'    | 30     | 18     | 48     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|conv_w2                                      | A''*B              | 26     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A''*B              | 26     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A''*B              | 26     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A''*B              | 26     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A*B                | 17     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A'*B               | 17     | 10     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | PCIN>>17+A*B       | 17     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A*B                | 10     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | A*B                | 17     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (A'*B)'            | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | (A*B)'             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_w2                                      | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_w2                                      | Dynamic            | -      | -      | -      | -      | 31     | -    | -    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1163|
|2     |DSP_ALU         |   310|
|4     |DSP_A_B_DATA    |   310|
|12    |DSP_C_DATA      |   310|
|14    |DSP_MULTIPLIER  |   310|
|15    |DSP_M_DATA      |   310|
|17    |DSP_OUTPUT      |   310|
|19    |DSP_PREADD      |   310|
|20    |DSP_PREADD_DATA |   310|
|21    |LUT1            |   560|
|22    |LUT2            |  4821|
|23    |LUT3            |  2638|
|24    |LUT4            |  2802|
|25    |LUT5            |  3085|
|26    |LUT6            |  5344|
|27    |MUXF7           |    25|
|28    |MUXF8           |    11|
|29    |RAM32X1S        |   128|
|30    |RAMB36E2        |   256|
|33    |SRL16E          |   931|
|34    |SRLC32E         |     1|
|35    |URAM288         |     2|
|36    |FDRE            |  6277|
|37    |FDSE            |   181|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:02 ; elapsed = 00:04:09 . Memory (MB): peak = 3983.965 ; gain = 1632.574 ; free physical = 2070 ; free virtual = 4855
Synthesis current peak Physical Memory [PSS] (MB): peak = 3025.502; parent = 2876.840; children = 180.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.797; parent = 3983.969; children = 999.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:51 ; elapsed = 00:03:59 . Memory (MB): peak = 3983.965 ; gain = 1442.887 ; free physical = 2142 ; free virtual = 4927
Synthesis Optimization Complete : Time (s): cpu = 00:04:02 ; elapsed = 00:04:09 . Memory (MB): peak = 3983.973 ; gain = 1632.574 ; free physical = 2148 ; free virtual = 4934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3983.973 ; gain = 0.000 ; free physical = 2425 ; free virtual = 5211
INFO: [Netlist 29-17] Analyzing 1637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4016.883 ; gain = 0.000 ; free physical = 2246 ; free virtual = 5043
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 438 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 310 instances
  RAM32X1S => RAM32X1S (RAMS32): 128 instances

Synth Design complete, checksum: da28ffb
INFO: [Common 17-83] Releasing license: Synthesis
606 Infos, 183 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:17 ; elapsed = 00:04:23 . Memory (MB): peak = 4016.883 ; gain = 2693.359 ; free physical = 2867 ; free virtual = 5653
INFO: [Common 17-1381] The checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/system_conv_w2_0_0_synth_1/system_conv_w2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_conv_w2_0_0, cache-ID = c2930f8de8fd8ce5
INFO: [Coretcl 2-1174] Renamed 834 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/system_conv_w2_0_0_synth_1/system_conv_w2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_conv_w2_0_0_utilization_synth.rpt -pb system_conv_w2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 03:12:01 2024...
