// Seed: 2573832946
module module_0;
endmodule
module module_1 #(
    parameter id_12 = 32'd71,
    parameter id_8  = 32'd90,
    parameter id_9  = 32'd87
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wire \id_4 , id_5;
  module_0 modCall_1 ();
  wire id_6, id_7, _id_8, _id_9, id_10, id_11;
  assign id_5 = id_7;
  logic [7:0] _id_12, id_13;
  wire [id_8 : -1] id_14;
  assign \id_4 = id_8;
  wire id_15[id_12 : -1 'b0];
  ;
  assign id_13[id_9 :-1] = id_13;
endmodule
