net,length_um
net18,114.55µm
net16,103.36µm
net11,103.08µm
_059_,88.42µm
net17,77.21µm
net19,62.06µm
clk_div_bypass_en_q,61.27µm
net12,60.52µm
div_q\[0\],59.44µm
div_q\[1\],55.23µm
net14,55.23µm
net13,48.62µm
clk_gate_state_q\[1\],38.92µm
_057_,38.66µm
div_q\[2\],36.165µm
_029_,35.82µm
clk_gate_state_q\[0\],34.82µm
_047_,29.92µm
net1,29.82µm
i_clk_mux.clk_sel_i,29µm
_027_,27.32µm
_064_,26.46µm
div_q\[3\],24.6µm
_028_,24.28µm
_045_,20.28µm
_048_,18.7µm
i_clk_gate.en_i,16.78µm
_021_,16.3µm
_041_,16.06µm
net6,15.56µm
gate_en_d,14.46µm
_002_,14.38µm
net8,14.36µm
rst_ni,14.35µm
net5,13.84µm
_076_,13.68µm
_043_,13.42µm
_049_,13.26µm
gate_is_open_q,12.54µm
_040_,12.175µm
net4,12.08µm
_044_,12.04µm
_050_,12.04µm
_052_,11.94µm
net3,11.62µm
_037_,11.44µm
_036_,11.38µm
_053_,11.29µm
_055_,10.5µm
even_clk,10.5µm
clk_o,10.34µm
_054_,10.14µm
cycl_count_o[1],10.1µm
div_i[2],10.07µm
_068_,9.86µm
i_odd_clk_xor.clk1_i,9.24µm
test_mode_en_i,8.72µm
net15,8.62µm
_073_,8.56µm
div_ready_o,8.47µm
div_valid_i,8.01µm
net9,7.96µm
_035_,7.9µm
_074_,7.88µm
_061_,7.64µm
_014_,7.6µm
_071_,7.52µm
_026_,7.48µm
_013_,7.26µm
_017_,7.26µm
_069_,7.14µm
_024_,6.96µm
cycl_count_o[0],6.91µm
net7,6.74µm
_066_,6.54µm
cycl_count_o[3],6.43µm
div_i[3],6.31µm
div_i[0],5.99µm
_075_,5.98µm
gate_en_q,5.8µm
_032_,5.68µm
clk_i,5.63µm
_072_,5.62µm
_046_,5.52µm
div_i[1],5.29µm
_065_,5.12µm
cycl_count_o[2],5.07µm
_009_,5.02µm
_018_,4.94µm
_003_,4.92µm
_042_,4.8µm
_010_,4.6µm
_031_,4.54µm
_062_,4.48µm
_016_,4.42µm
_023_,4.34µm
_008_,4.14µm
_034_,4.12µm
_019_,4µm
en_i,3.93µm
_070_,3.68µm
_051_,3.54µm
_004_,3.2µm
_022_,3.2µm
_011_,3.18µm
_012_,3.08µm
_067_,3.08µm
_020_,2.98µm
_038_,2.96µm
_058_,2.96µm
_006_,2.74µm
_015_,2.74µm
_007_,2.62µm
_025_,2.5µm
_063_,2.5µm
_039_,2.3µm
_005_,2.28µm
_056_,2.18µm
net2,2.18µm
i_clk_gate.clk_en,2.16µm
_000_,2.04µm
_060_,1.82µm
_033_,1.72µm
_030_,1.7µm
_001_,0.92µm
net10,0.46µm
