<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___u_s_a_r_t___clock___phase" xml:lang="en-US">
<title>USART_Clock_Phase</title>
<indexterm><primary>USART_Clock_Phase</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___u_s_a_r_t___clock___phase_1gab050873df3eb3844f973e61681e02e6a">USART_PHASE_1EDGE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___u_s_a_r_t___clock___phase_1ga080cff411c6cefbb511162fcc91c43ec">USART_PHASE_2EDGE</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___u_s_a_r_t___clock___phase_1ga6ea3d074e9204eb593472e03452e537b">IS_USART_PHASE</link>(CPHA)   (((CPHA) == <link linkend="_group___u_s_a_r_t___clock___phase_1gab050873df3eb3844f973e61681e02e6a">USART_PHASE_1EDGE</link>) || ((CPHA) == <link linkend="_group___u_s_a_r_t___clock___phase_1ga080cff411c6cefbb511162fcc91c43ec">USART_PHASE_2EDGE</link>))</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___u_s_a_r_t___clock___phase_1ga6ea3d074e9204eb593472e03452e537b"/><section>
    <title>IS_USART_PHASE</title>
<indexterm><primary>IS_USART_PHASE</primary><secondary>USART_Clock_Phase</secondary></indexterm>
<indexterm><primary>USART_Clock_Phase</primary><secondary>IS_USART_PHASE</secondary></indexterm>
<para><computeroutput>#define IS_USART_PHASE( CPHA)   (((CPHA) == <link linkend="_group___u_s_a_r_t___clock___phase_1gab050873df3eb3844f973e61681e02e6a">USART_PHASE_1EDGE</link>) || ((CPHA) == <link linkend="_group___u_s_a_r_t___clock___phase_1ga080cff411c6cefbb511162fcc91c43ec">USART_PHASE_2EDGE</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__usart_8h_source_1l00238">238</link> of file <link linkend="_stm32f4xx__hal__usart_8h_source">stm32f4xx_hal_usart.h</link>.</para>
</section>
<anchor xml:id="_group___u_s_a_r_t___clock___phase_1gab050873df3eb3844f973e61681e02e6a"/><section>
    <title>USART_PHASE_1EDGE</title>
<indexterm><primary>USART_PHASE_1EDGE</primary><secondary>USART_Clock_Phase</secondary></indexterm>
<indexterm><primary>USART_Clock_Phase</primary><secondary>USART_PHASE_1EDGE</secondary></indexterm>
<para><computeroutput>#define USART_PHASE_1EDGE   ((uint32_t)0x00000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__usart_8h_source_1l00236">236</link> of file <link linkend="_stm32f4xx__hal__usart_8h_source">stm32f4xx_hal_usart.h</link>.</para>
</section>
<anchor xml:id="_group___u_s_a_r_t___clock___phase_1ga080cff411c6cefbb511162fcc91c43ec"/><section>
    <title>USART_PHASE_2EDGE</title>
<indexterm><primary>USART_PHASE_2EDGE</primary><secondary>USART_Clock_Phase</secondary></indexterm>
<indexterm><primary>USART_Clock_Phase</primary><secondary>USART_PHASE_2EDGE</secondary></indexterm>
<para><computeroutput>#define USART_PHASE_2EDGE   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__usart_8h_source_1l00237">237</link> of file <link linkend="_stm32f4xx__hal__usart_8h_source">stm32f4xx_hal_usart.h</link>.</para>
</section>
</section>
</section>
