# //  ModelSim SE-64 6.5c Aug 27 2009 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project lab1_2
# 0 compiles, 4 failed with no errors. 
vsim -t ps -novopt work.tbrca
# vsim -t ps -novopt work.tbrca 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tbrca(test)
# Loading work.rca(structural)
# Loading work.fa(behavioral)
power add *
add wave *
run 10000 ns
quit -sim
# reading /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/../modelsim.ini
# Loading project lab1_2_bis
# Compile of fa.vhd was successful.
# Compile of lfsr.vhd was successful.
# Compile of rca.vhd was successful.
# Compile of tb_rca.vhd was successful.
# 4 compiles, 0 failed with no errors. 
vsim -t ps -novopt work.tbrca
# vsim -t ps -novopt work.tbrca 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp20.17/Public/Desktop/Laboratori/Laboratorio1/lab1_2/vsim/work.tbrca(test)
# Loading work.tbrca(test)
# Refreshing /home/lp20.17/Public/Desktop/Laboratori/Laboratorio1/lab1_2/vsim/work.rca(structural)
# Loading work.rca(structural)
# Refreshing /home/lp20.17/Public/Desktop/Laboratori/Laboratorio1/lab1_2/vsim/work.fa(behavioral)
# Loading work.fa(behavioral)
# Loading ieee.std_logic_arith(body)
# Refreshing /home/lp20.17/Public/Desktop/Laboratori/Laboratorio1/lab1_2/vsim/work.lfsr16(rtl)
# Loading work.lfsr16(rtl)
power add *
add wave *
run 100000 ns
power report -file pow_rca_delay
add wave *
# Postscript write failed: couldn't open "/home/lp20.17/Desktop/Laboratori/Laboratorio1/lab1_2/glitch.ps": no such file or directory
# Postscript write failed: couldn't open "/home/lp20.17/Desktop/Laboratori/Laboratorio1/lab1_2/glitch.ps": no such file or directory
# Postscript write failed: couldn't open "/home/lp20.17/Desktop/Laboratori/Laboratorio1/lab1_2/glitch.ps": no such file or directory
# Postscript write failed: couldn't execute "lp": no such file or directory
end
# wrong # args: should be "endpoint_image option ?arg arg ...?"
quit -sim
# Compile of tb_rca.vhd was successful.
vsim -t ps -novopt work.tbrca
# vsim -t ps -novopt work.tbrca 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp20.17/Public/Desktop/Laboratori/Laboratorio1/lab1_2/vsim/work.tbrca(test)
# Loading work.tbrca(test)
# Loading work.rca(structural)
# Loading work.fa(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading work.lfsr16(rtl)
add wave *
power report
# ** Warning: (vsim-3315) Power checking is not enabled.
# 
power add *
power report
# 
# Power Report Interval
# 0
# 
# Power Report                        Node     Tc     Ti    Time At 1    Time At 0    Time At X
# ---------------------------------------------------------------------------------------------
# ---------------------------------------------------------------------------------------------
# 
run 100 ns
run 100 ns
power report
# 
# Power Report Interval
# 200000
# 
# Power Report                        Node     Tc     Ti    Time At 1    Time At 0    Time At X
# ---------------------------------------------------------------------------------------------
#                               /tbrca/clk    400      0       100000       100000            0
#                             /tbrca/reset      1      0         1000       199000            0
#                                /tbrca/ld      1      0         2000       198000            0
#                           /tbrca/prn(15)    107      0       102500        97500            0
#                           /tbrca/prn(14)    107      0       101500        98500            0
#                           /tbrca/prn(13)    107      0       100500        99500            0
#                           /tbrca/prn(12)    106      0       100000       100000            0
#                           /tbrca/prn(11)    105      0        99500       100500            0
#                           /tbrca/prn(10)    104      0        99000       101000            0
#                            /tbrca/prn(9)    103      0        98500       101500            0
#                            /tbrca/prn(8)    103      0        97500       102500            0
#                            /tbrca/prn(7)    103      0        96500       103500            0
#                            /tbrca/prn(6)    103      0        95500       104500            0
#                            /tbrca/prn(5)    102      0        95000       105000            0
#                            /tbrca/prn(4)    101      0        94500       105500            0
#                            /tbrca/prn(3)    100      0        94000       106000            0
#                            /tbrca/prn(2)     99      0        93500       106500            0
#                            /tbrca/prn(1)     99      0        92500       107500            0
#                            /tbrca/prn(0)     99      0        94500       105500            0
#                              /tbrca/a(7)    106      0       100000       100000            0
#                              /tbrca/a(6)    107      0       101500        98500            0
#                              /tbrca/a(5)     99      0        93500       106500            0
#                              /tbrca/a(4)    103      0        97500       102500            0
#                              /tbrca/a(3)    101      0        94500       105500            0
#                              /tbrca/a(2)    104      0        99000       101000            0
#                              /tbrca/a(1)    103      0        95500       104500            0
#                              /tbrca/a(0)     99      0        94500       105500            0
#                              /tbrca/b(7)     99      0        92500       107500            0
#                              /tbrca/b(6)    100      0        94000       106000            0
#                              /tbrca/b(5)    107      0       100500        99500            0
#                              /tbrca/b(4)    103      0        96500       103500            0
#                              /tbrca/b(3)    105      0        99500       100500            0
#                              /tbrca/b(2)    102      0        95000       105000            0
#                              /tbrca/b(1)    103      0        98500       101500            0
#                              /tbrca/b(0)    107      0       102500        97500            0
#                             /tbrca/s1(7)     84      0        93000       106975           25
#                             /tbrca/s1(6)    102      0       106000        93975           25
#                             /tbrca/s1(5)    105      0       103475        96500           25
#                             /tbrca/s1(4)     85      0       105475        94500           25
#                             /tbrca/s1(3)     98      0       103000        96975           25
#                             /tbrca/s1(2)    101      0        93475       106500           25
#                             /tbrca/s1(1)    102      0       100000        99975           25
#                             /tbrca/s1(0)     92      0        98975       101000           25
#                             /tbrca/s2(7)    250      0        92825       107125           50
#                             /tbrca/s2(6)    242      0       105375        94575           50
#                             /tbrca/s2(5)    213      0       103150        96800           50
#                             /tbrca/s2(4)    199      0       105175        94775           50
#                             /tbrca/s2(3)    210      0       102925        97025           50
#                             /tbrca/s2(2)    201      0        93825       106125           50
#                             /tbrca/s2(1)    178      0       100150        99800           50
#                             /tbrca/s2(0)     92      0        98975       101000           25
#                               /tbrca/co1    123      0        94500       105500            0
#                               /tbrca/co2    123      0        94750       105225           25
# ---------------------------------------------------------------------------------------------
# 
power report -file power_report_1ns.txt

# Compile of tb_rca.vhd was successful.
restart
# Refreshing /home/lp20.17/Public/Desktop/Laboratori/Laboratorio1/lab1_2/vsim/work.tbrca(test)
# Loading work.tbrca(test)
add wave *
run 100 ns
run 100 ns
power add
power report -file power_report.txt
# ** Warning: (vsim-3315) Power checking is not enabled.
# 
restart
power add *
run 200 ns
power report -file prova.txt
