
simple_monitor.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
08000188 l    d  .text	00000000 .text
0800a8a8 l    d  .rodata	00000000 .rodata
0801a120 l    d  .ARM	00000000 .ARM
0801a128 l    d  .init_array	00000000 .init_array
0801a130 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
10000000 l    d  .ccmram	00000000 .ccmram
20000aa4 l    d  .bss	00000000 .bss
20001d00 l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
0801abd8 l    d  .parsetable	00000000 .parsetable
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 build/Drivers/CMSIS/Device/ST/STM32F3xx/Source/Templates/gcc/startup_stm32f303xc.o
f1e0f85f l       *ABS*	00000000 BootRAM
08005e20 l       .text	00000000 LoopCopyDataInit
08005e18 l       .text	00000000 CopyDataInit
08005e34 l       .text	00000000 LoopFillZerobss
08005e2e l       .text	00000000 FillZerobss
08005e46 l       .text	00000000 LoopForever
08005e60 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 crtstuff.c
0800a88c l     O .text	00000000 __EH_FRAME_BEGIN__
08000188 l     F .text	00000000 deregister_tm_clones
080001a8 l     F .text	00000000 register_tm_clones
080001cc l     F .text	00000000 __do_global_dtors_aux
20000aa4 l       .bss	00000000 completed.6266
0801a130 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
080001f4 l     F .text	00000000 frame_dummy
20000aa8 l       .bss	00000000 object.6271
0801a12c l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 build/mycode.o
0800025c l       .text	00000000 turnOnLed
08000268 l       .text	00000000 resetCounter
08000294 l       .text	00000000 continue
0800028a l       .text	00000000 resetLED
0800029a l       .text	00000000 skip
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 monitor.c
00000000 l    df *ABS*	00000000 parser.c
0800af82 l     O .rodata	00000006 __FUNCTION__.10203
20000ac0 l     O .bss	00000004 saved.10187
2000000c l     O .data	00000004 buf.10188
20000014 l     O .data	00000004 printPrompt.10189
20000ac4 l     O .bss	00000004 count.10186
00000000 l    df *ABS*	00000000 dump.c
20000018 l     O .data	00000004 count.9777
20000ac8 l     O .bss	00000004 address.9776
00000000 l    df *ABS*	00000000 syscall.c
20000acc l     O .bss	00000004 heap_end.5843
00000000 l    df *ABS*	00000000 terminal.c
08001868 l     F .text	00000080 USBD_CDC_DataIn
20000ad0 l     O .bss	00000124 TerminalState
00000000 l    df *ABS*	00000000 decoder.c
08001bcc l     F .text	00000078 Uncompress
20000bf4 l     O .bss	00000014 buf.10175
00000000 l    df *ABS*	00000000 system_stm32f3xx.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_rcc.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal.c
20000c08 l     O .bss	00000004 uwTick
00000000 l    df *ABS*	00000000 stm32f3xx_hal_cortex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_gpio.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_pcd.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_pcd_ex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_rcc_ex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_i2c.c
08003e48 l     F .text	0000002a I2C_TransferConfig
08003e74 l     F .text	00000090 I2C_IsAcknowledgeFailed
08003f04 l     F .text	00000068 I2C_WaitOnFlagUntilTimeout
08003f6c l     F .text	00000054 I2C_WaitOnTXISFlagUntilTimeout
08003fc0 l     F .text	00000064 I2C_RequestMemoryWrite
08004024 l     F .text	00000062 I2C_RequestMemoryRead
08004086 l     F .text	00000050 I2C_WaitOnSTOPFlagUntilTimeout
00000000 l    df *ABS*	00000000 stm32f3xx_hal_spi.c
0800439a l     F .text	0000008c SPI_WaitFlagStateUntilTimeout
08004426 l     F .text	0000009c SPI_WaitFifoStateUntilTimeout
080044c2 l     F .text	00000042 SPI_EndRxTxTransaction
00000000 l    df *ABS*	00000000 usbd_core.c
00000000 l    df *ABS*	00000000 usbd_ctlreq.c
20000c0c l     O .bss	00000001 cfgidx.10117
00000000 l    df *ABS*	00000000 usbd_ioreq.c
00000000 l    df *ABS*	00000000 usbd_cdc.c
08004e80 l     F .text	00000012 USBD_CDC_DataIn
08004e92 l     F .text	00000028 USBD_CDC_EP0_RxReady
08004ebc l     F .text	0000000c USBD_CDC_GetFSCfgDesc
08004ec8 l     F .text	0000000c USBD_CDC_GetHSCfgDesc
08004ed4 l     F .text	0000000c USBD_CDC_GetOtherSpeedCfgDesc
08004eec l     F .text	0000002e USBD_CDC_DataOut
08004f1a l     F .text	0000005a USBD_CDC_Setup
08004f74 l     F .text	0000003a USBD_CDC_DeInit
08004fae l     F .text	00000086 USBD_CDC_Init
2000009c l     O .data	0000000a USBD_CDC_DeviceQualifierDesc
00000000 l    df *ABS*	00000000 usbd_conf.c
20000c10 l     O .bss	00000230 mem.10549
00000000 l    df *ABS*	00000000 usbd_desc.c
080052f0 l     F .text	00000028 IntToUnicode
00000000 l    df *ABS*	00000000 usbd_cdc_interface.c
080053c8 l     F .text	00000004 CDC_Itf_DeInit
080053cc l     F .text	00000020 CDC_Itf_Receive
080053ec l     F .text	00000018 CDC_Itf_Init
08005404 l     F .text	00000058 CDC_Itf_Control
00000000 l    df *ABS*	00000000 stm32f3_discovery.c
0800545c l     F .text	00000080 SPIx_Init
080054dc l     F .text	00000040 SPIx_WriteRead
0800551c l     F .text	0000006c I2Cx_Init
20000e40 l     O .bss	00000060 SpiHandle
20000ea0 l     O .bss	00000038 I2cHandle
00000000 l    df *ABS*	00000000 stm32f3_discovery_accelerometer.c
20000ed8 l     O .bss	00000004 AccelerometerDrv
00000000 l    df *ABS*	00000000 stm32f3_discovery_gyroscope.c
20000edc l     O .bss	00000004 GyroscopeDrv
00000000 l    df *ABS*	00000000 lsm303dlhc.c
00000000 l    df *ABS*	00000000 l3gd20.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 setvbuf.c
00000000 l    df *ABS*	00000000 strcasecmp.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtok.c
00000000 l    df *ABS*	00000000 strtok_r.c
00000000 l    df *ABS*	00000000 strtoul.c
00000000 l    df *ABS*	00000000 vfprintf.c
08007878 l     F .text	00000076 __sbprintf
08019f9c l     O .rodata	00000010 zeroes.6926
08019ff0 l     O .rodata	00000010 blanks.6925
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
08007a58 l     F .text	00000014 register_fini
00000000 l    df *ABS*	00000000 dtoa.c
08007a6c l     F .text	0000012c quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
08008bcc l     F .text	000000f0 __sinit.part.1
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
20000634 l     O .data	00000038 lconv
2000066c l     O .data	00000020 lc_ctype_charset
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0801a0e8 l     O .rodata	0000000c p05.5302
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800a52c l     F .text	00000078 __sprint_r.part.0
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 /usr/lib/gcc/arm-none-eabi/4.9.3/armv7e-m/fpu/crti.o
00000000 l    df *ABS*	00000000 /usr/lib/gcc/arm-none-eabi/4.9.3/armv7e-m/fpu/crtn.o
00000000 l    df *ABS*	00000000 STM32F30x_decoder.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 impure.c
20000208 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 
00000000 l       *UND*	00000000 HAL_DMA_Start_IT
0801a134 l       .fini_array	00000000 __fini_array_end
20000aa4 l       .bss	00000000 __bss_start__
20001d00 l       .bss	00000000 __bss_end__
00000000 l       *UND*	00000000 HAL_DMA_Abort
00000000 l       *UND*	00000000 software_init_hook
0801a130 l       .fini_array	00000000 __fini_array_start
0801a130 l       .init_array	00000000 __init_array_end
00000000 l       *UND*	00000000 hardware_init_hook
0801a128 l       .init_array	00000000 __preinit_array_end
00000000 l       *UND*	00000000 __stack
0801a128 l       .init_array	00000000 __init_array_start
00000000 l       *UND*	00000000 _exit
0801a128 l       .init_array	00000000 __preinit_array_start
08005e60  w    F .text	00000002 RTC_Alarm_IRQHandler
08015b74 g     O .rodata	00000008 RTC_BKP19R_fields
08019de8 g     O .rodata	00000010 APBAHBPrescTable
0800c2b4 g     O .rodata	00000050 TIM2_SR_fields
08013114 g     O .rodata	00000100 CAN_F10R1_fields
08016924 g     O .rodata	00000008 TIM16_DMAR_fields
08005fbc g     F .text	00000014 putchar
08005e60  w    F .text	00000002 TIM8_TRG_COM_IRQHandler
080157c4 g     O .rodata	00000008 I2C1_RXDR_fields
080059e8 g     F .text	0000001e LSM303DLHC_AccFilterCmd
08005e60  w    F .text	00000002 TIM8_CC_IRQHandler
08015d0c g     O .rodata	00000030 TIM6_CR1_fields
0800bf2c g     O .rodata	00000048 I2C1_ICR_fields
08001860 g     F .text	00000004 _isatty_r
20000f14 g     O .bss	00000050 input_b
08000c74 g     F .text	00000012 .hidden __aeabi_dcmple
08015a4c g     O .rodata	00000008 TIM2_PSC_fields
0800ca44 g     O .rodata	00000028 TIM17_CCMR1_Output_fields
08006180 g     F .text	000000ba strcpy
08015f64 g     O .rodata	00000050 COMP_COMP5_CSR_fields
08000d60 g     F .text	0000002e .hidden __gnu_uldivmod_helper
08011aec g     O .rodata	00000008 I2C1_TXDR_fields
08005fd0 g     F .text	00000064 _puts_r
08005390 g     F .text	0000001c USBD_VCP_ConfigStrDescriptor
0800deb4 g     O .rodata	00000100 CAN_F19R1_fields
08000bb0 g     F .text	0000007a .hidden __cmpdf2
08001c9c g     F .text	00000054 DecodeWriteRegister
08003b26 g     F .text	000000c8 HAL_PCD_EP_ClrStall
08012cc4 g     O .rodata	00000008 TIM16_CCR1_fields
08005e60  w    F .text	00000002 DebugMon_Handler
08001864 g     F .text	00000004 _lseek_r
0801224c g     O .rodata	00000020 FPU_MVFR1_fields
08005188 g     F .text	0000001a HAL_PCD_ResetCallback
08003c22 g     F .text	0000002e PCD_WritePMA
08016b8c g     O .rodata	00000100 CAN_F22R1_fields
0800c4bc g     O .rodata	000000e0 CAN_FA1R_fields
20000fb4 g     O .bss	00000224 hUSBDDevice
0800e0ac g     O .rodata	00000048 TIM2_SMCR_fields
0800ca04 g     O .rodata	00000020 NVIC_IPR1_fields
08000bb0 g     F .text	0000007a .hidden __eqdf2
08011f5c g     O .rodata	00000100 CAN_F14R1_fields
0801310c g     O .rodata	00000008 TIM8_PSC_fields
080113a4 g     O .rodata	00000030 TIM15_EGR_fields
08000d94 g     F .text	0000029c .hidden __divdi3
080018e8 g     F .text	00000054 CmdStats
08005cdc g     F .text	0000002e L3GD20_FilterConfig
08003bee g     F .text	00000034 HAL_PCDEx_PMAConfig
08013cec g     O .rodata	00000140 TIM2_registers
08015484 g     O .rodata	00000058 TIM15_DIER_fields
0800d204 g     O .rodata	00000008 DMA1_CMAR3_fields
0800d9a4 g     O .rodata	00000100 GPIOA_BSRR_fields
080199a0 g     O .rodata	00000060 DMA1_CCR7_fields
080031a8 g     F .text	000001b0 HAL_PCD_EP_Close
080123a4 g     O .rodata	00000008 TSC_IOG6CR_fields
0800d20c g     O .rodata	00000028 ADC1_SQR1_fields
08000720 g     F .text	0000005a .hidden __floatdidf
0800d0e4 g     O .rodata	000000e0 CAN_FS1R_fields
08012c0c g     O .rodata	00000030 TIM1_CCMR2_Input_fields
0800bc34 g     O .rodata	00000010 RTC_SHIFTR_fields
08005f94 g     F .text	00000028 printf
08005c60 g     F .text	00000040 L3GD20_EnableIT
08015bb4 g     O .rodata	00000028 CAN_TI1R_fields
080048be g     F .text	00000016 USBD_SetClassConfig
0801287c g     O .rodata	00000020 NVIC_IPR14_fields
0800a81c g     F .text	00000054 _wcrtomb_r
08005e60  w    F .text	00000002 TIM1_CC_IRQHandler
08002b54 g     F .text	00000060 HAL_NVIC_SetPriority
0800e65c g     O .rodata	000001b0 ADC1_registers
08005170 g     F .text	00000010 HAL_PCD_DataInStageCallback
08015b7c g     O .rodata	00000018 TIM2_CR2_fields
080127c4 g     O .rodata	00000008 Flash_WRPR_fields
0800a504 g     F .text	00000020 __sseek
08008cbc g     F .text	0000000a __sinit
0800dc2c g     O .rodata	00000060 DMA1_CCR2_fields
0800a5bc g     F .text	000000a8 __swbuf_r
08005e60  w    F .text	00000002 HardFault_Handler
0800c64c g     O .rodata	00000100 TSC_IOHCR_fields
080119bc g     O .rodata	00000020 CRC_CR_fields
0800c63c g     O .rodata	00000008 NVIC_ISER0_fields
08009a18 g     F .text	00000002 __malloc_unlock
080147d4 g     O .rodata	00000008 TIM15_ARR_fields
08011e84 g     O .rodata	00000008 RTC_BKP24R_fields
00000400 g       *ABS*	00000000 _Min_Stack_Size
08011e7c g     O .rodata	00000008 TIM1_CCR3_fields
08019a10 g     O .rodata	00000008 TIM1_DMAR_fields
0800d92c g     O .rodata	00000008 TIM15_CCR1_fields
08005e60  w    F .text	00000002 USB_HP_IRQHandler
08015a34 g     O .rodata	00000010 USART1_RTOR_fields
08010144 g     O .rodata	00000070 RCC_AHBENR_fields
0801366c g     O .rodata	00000018 TIM2_CNT_fields
080146b4 g     O .rodata	000000b0 I2C1_registers
08001450 g     F .text	0000000e SysTick_Handler
08010994 g     O .rodata	00000008 RTC_WPR_fields
08016604 g     O .rodata	00000008 RTC_SSR_fields
08002d8c g     F .text	0000000a HAL_GPIO_WritePin
0801213c g     O .rodata	00000008 TSC_IOG2CR_fields
0800508c g     F .text	00000026 USBD_CDC_ReceivePacket
08005e60  w    F .text	00000002 PVD_IRQHandler
0800c644 g     O .rodata	00000008 DMA1_CPAR7_fields
080059ae g     F .text	0000001c LSM303DLHC_AccRebootCmd
08013684 g     O .rodata	00000010 TIM6_CNT_fields
0800d74c g     O .rodata	00000078 TIM1_DIER_fields
08005180 g     F .text	00000008 HAL_PCD_SOFCallback
0801141c g     O .rodata	00000008 NVIC_ICPR0_fields
0800994c g     F .text	000000c6 memmove
08005e60  w    F .text	00000002 TAMP_STAMP_IRQHandler
080056cc g     F .text	00000068 GYRO_IO_Init
080163ac g     O .rodata	00000020 NVIC_IPR2_fields
0801a134 g       *ABS*	00000000 _sidata
08002a74 g     F .text	00000038 HAL_RCC_GetHCLKFreq
08005e60  w    F .text	00000002 PendSV_Handler
0801abe4 g     O .parsetable	0000000c CmdButtonE
08014afc g     O .rodata	00000008 NVIC_ICPR1_fields
08005e60  w    F .text	00000002 NMI_Handler
08002bb4 g     F .text	00000018 HAL_NVIC_EnableIRQ
08009a1c g     F .text	0000004c _Balloc
0801a128 g       .ARM	00000000 __exidx_end
080062a8 g     F .text	00000064 __strtok_r
08005e60  w    F .text	00000002 EXTI3_IRQHandler
08002a08 g     F .text	0000006c HAL_RCC_GetSysClockFreq
0800560c g     F .text	0000001c BSP_LED_Off
08019720 g     O .rodata	00000008 DMA1_CNDTR5_fields
0801048c g     O .rodata	00000098 TIM8_CCER_fields
08010cb4 g     O .rodata	00000100 CAN_F8R2_fields
08000ba0 g     F .text	0000008a .hidden __gtdf2
0801ac50 g       .parsetable	00000000 _parsetable_end
0801530c g     O .rodata	00000048 RCC_AHBRSTR_fields
08005e70 g     F .text	0000000c __errno
0800c59c g     O .rodata	00000008 RTC_BKP6R_fields
0800cb2c g     O .rodata	00000028 CAN_TI2R_fields
08004ac0 g     F .text	00000218 USBD_StdDevReq
080040d8 g     F .text	00000090 HAL_I2C_Init
0801491c g     O .rodata	00000008 NVIC_ISER2_fields
0801ac38 g     O .parsetable	0000000c CmdWE
08004168  w    F .text	00000002 HAL_I2C_MspDeInit
0800f90c g     O .rodata	00000020 CAN_RDH0R_fields
08011e44 g     O .rodata	00000020 FPU_FPDSCR_fields
080052d8 g     F .text	0000000c USBD_VCP_DeviceDescriptor
08002aac  w    F .text	00000002 HAL_MspInit
0800ddac g     O .rodata	00000100 CAN_F0R2_fields
0800bb94 g     O .rodata	00000008 TSC_IOG8CR_fields
08005270 g     F .text	00000026 USBD_LL_IsStallEP
08015e64 g     O .rodata	00000100 CAN_F0R1_fields
08010db4 g     O .rodata	00000020 TIM15_SMCR_fields
08005224 g     F .text	0000000e USBD_LL_Start
08005824 g     F .text	00000048 COMPASSACCELERO_IO_ITConfig
080058e8 g     F .text	00000030 BSP_ACCELERO_Init
080048b4 g     F .text	0000000a USBD_Start
08001856 g     F .text	0000000a _fstat_r
08002d96 g     F .text	00000008 HAL_GPIO_TogglePin
08014c2c g     O .rodata	00000048 TIM8_CR1_fields
08012a74 g     O .rodata	00000008 Flash_AR_fields
0800eee4 g     O .rodata	00000100 CAN_F2R1_fields
08011b54 g     O .rodata	00000058 COMP_COMP4_CSR_fields
0800d574 g     O .rodata	00000040 GPIOB_AFRH_fields
0800a8a4 g       .text	00000000 _etext
08011b24 g     O .rodata	00000010 EXTI_PR2_fields
080128ac g     O .rodata	00000028 USB_FS_FNR_fields
20000aa4 g       .bss	00000000 _sbss
080118e4 g     O .rodata	00000070 COMP_registers
08014b04 g     O .rodata	00000100 CAN_F4R2_fields
080052d4 g     F .text	00000002 USBD_static_free
0801139c g     O .rodata	00000008 DMA1_CMAR1_fields
0800ec7c g     O .rodata	00000060 TIM2_DIER_fields
08000c3c g     F .text	00000010 .hidden __aeabi_cdcmple
0800fafc g     O .rodata	00000008 TSC_IOG1CR_fields
080168f4 g     O .rodata	00000020 TIM17_CCER_fields
080166f4 g     O .rodata	00000008 TIM8_RCR_fields
08012e7c g     O .rodata	00000010 TIM16_CNT_fields
08012d5c g     O .rodata	00000100 GPIOB_BSRR_fields
0800ff8c g     O .rodata	00000100 CAN_F16R2_fields
0800dbd4 g     O .rodata	00000018 ADC1_OFR1_fields
080154dc g     O .rodata	00000100 CAN_F24R2_fields
0800f264 g     O .rodata	00000008 RTC_BKP23R_fields
0801258c g     O .rodata	00000008 TIM15_CCR2_fields
0800ce54 g     O .rodata	00000098 ADC1_CFGR_fields
0800c984 g     O .rodata	00000008 RTC_BKP13R_fields
080048a6 g     F .text	0000000e USBD_RegisterClass
080101bc g     O .rodata	00000100 CAN_F20R1_fields
0801008c g     O .rodata	00000060 USART1_ICR_fields
08019c98 g     O .rodata	00000100 CAN_F25R2_fields
08016914 g     O .rodata	00000008 TSC_IOG4CR_fields
080102bc g     O .rodata	00000100 CAN_F27R2_fields
08019c18 g     O .rodata	00000078 TIM8_SR_fields
0800bedc g     O .rodata	00000050 USB_FS_ISTR_fields
080147b4 g     O .rodata	00000008 DMA1_CMAR2_fields
0800d7c4 g     O .rodata	00000008 RTC_BKP26R_fields
080113f4 g     O .rodata	00000028 ADC1_SQR2_fields
0801099c g     O .rodata	00000010 TIM17_CNT_fields
0800d624 g     O .rodata	00000008 WWDG_SR_fields
0800eddc g     O .rodata	000000c0 EXTI_registers
08002bf8 g     F .text	00000188 HAL_GPIO_Init
08004a62 g     F .text	00000006 USBD_LL_SetSpeed
20000184 g     O .data	00000004 BUTTON_PORT
08005918 g     F .text	00000010 BSP_ACCELERO_GetXYZ
0800f254 g     O .rodata	00000008 NVIC_ICTR_fields
0800c84c g     O .rodata	00000008 TIM6_ARR_fields
0800f92c g     O .rodata	000000b0 CAN_TSR_fields
08001714 g     F .text	000000b4 DumpBuffer
08010c34 g     O .rodata	00000080 GPIOA_IDR_fields
0800bac4 g     O .rodata	00000050 USB_FS_USB_EP3R_fields
080051a4 g     F .text	00000002 HAL_PCD_ResumeCallback
080002d8 g     F .text	00000134 memcpy
08000c2c g     F .text	00000020 .hidden __aeabi_cdrcmple
08015a54 g     O .rodata	00000100 CAN_F7R2_fields
0801566c g     O .rodata	00000010 TIM1_CNT_fields
08005734 g     F .text	00000044 GYRO_IO_Write
08006044 g     F .text	000000f8 setvbuf
0800129c g     F .text	0000005c CmdLED
20000aa4 g     O .data	00000000 .hidden __TMC_END__
0800f0f4 g     O .rodata	00000078 TIM1_SR_fields
0800dc8c g     O .rodata	00000020 NVIC_IPR13_fields
0800ca24 g     O .rodata	00000008 TIM15_PSC_fields
08004d08 g     F .text	000000b2 USBD_StdEPReq
08008bc0 g     F .text	0000000c _cleanup_r
080132b4 g     O .rodata	00000040 GPIOA_AFRH_fields
080006b0 g     F .text	00000022 .hidden __floatsidf
08014964 g     O .rodata	00000010 DAC_DHR12RD_fields
08014cac g     O .rodata	00000058 COMP_COMP2_CSR_fields
08014974 g     O .rodata	00000078 TIM8_DIER_fields
08019a00 g     O .rodata	00000010 ADC1_DIFSEL_fields
08000ba8 g     F .text	00000082 .hidden __ltdf2
08005644 g     F .text	00000074 BSP_PB_Init
08005e60  w    F .text	00000002 USB_HP_CAN_TX_IRQHandler
08005e60  w    F .text	00000002 EXTI0_IRQHandler
08016024 g     O .rodata	00000010 TIM8_OR_fields
08005e60  w    F .text	00000002 I2C2_EV_IRQHandler
0800cafc g     O .rodata	00000020 CAN_TDH0R_fields
0800efec g     O .rodata	00000050 USB_FS_USB_EP4R_fields
08000d00 g     F .text	00000000 .hidden __aeabi_uldivmod
08011af4 g     O .rodata	00000030 WWDG_registers
0800bdd4 g     O .rodata	00000008 TIM17_RCR_fields
08006034 g     F .text	00000010 puts
08004e54 g     F .text	00000016 USBD_CtlSendStatus
08005e60  w    F .text	00000002 FPU_IRQHandler
08002b14  w    F .text	0000001a HAL_Delay
08004cd8 g     F .text	00000030 USBD_StdItfReq
0800efe4 g     O .rodata	00000008 TIM8_CCR4_fields
2000001c g     O .data	00000004 SystemCoreClock
0800a44c g     F .text	0000005c __fpclassifyd
0801567c g     O .rodata	00000120 TIM15_registers
0800345c g     F .text	00000182 HAL_PCD_EP_Transmit
08000244 g     F .text	0000005c my_Tick
08011d44 g     O .rodata	00000100 CAN_F3R1_fields
08004a80 g     F .text	00000028 USBD_ParseSetupRequest
08012bbc g     O .rodata	00000010 TIM2_CCR1_fields
0800fddc g     O .rodata	00000010 DAC_SWTRIGR_fields
08005e60  w    F .text	00000002 TIM1_UP_TIM16_IRQHandler
0800ea5c g     O .rodata	00000100 CAN_F13R1_fields
08009384 g     F .text	00000010 malloc
080111cc g     O .rodata	00000008 IWDG_RLR_fields
08003c50 g     F .text	00000022 PCD_ReadPMA
08001320 g     F .text	00000054 CmdGyro
080165dc g     O .rodata	00000010 CAN_FMR_fields
0801a020 g     O .rodata	000000c8 __mprec_tens
08019a70 g     O .rodata	00000040 OPAMP_registers
080144dc g     O .rodata	00000008 DMA1_CNDTR4_fields
08015ddc g     O .rodata	00000008 NVIC_IABR1_fields
08015cdc g     O .rodata	00000030 ADC1_2_registers
20000130 g     O .data	0000001c VCP_Desc
080157fc g     O .rodata	000000d0 EXTI_PR1_fields
08005e60  w    F .text	00000002 UsageFault_Handler
08009288 g     F .text	00000008 __locale_charset
080140bc g     O .rodata	00000020 TIM8_CCR5_fields
08005e60  w    F .text	00000002 ADC1_2_IRQHandler
20000ee8 g     O .bss	00000004 __malloc_top_pad
20000f64 g     O .bss	00000050 input
08014d04 g     O .rodata	00000100 CAN_F4R1_fields
0801289c g     O .rodata	00000010 ADC1_TR3_fields
0800f16c g     O .rodata	00000008 DMA1_CPAR2_fields
0800d62c g     O .rodata	00000048 TIM16_DIER_fields
08002d80 g     F .text	0000000c HAL_GPIO_ReadPin
08011adc g     O .rodata	00000008 NVIC_ICER2_fields
08006434 g     F .text	00000018 strtoul
20001454 g     O .bss	00000004 BuffLength
2000068c g     O .data	00000004 __mb_cur_max
08000690 g     F .text	0000001e .hidden __aeabi_ui2d
0800929c g     F .text	00000008 _localeconv_r
0800d61c g     O .rodata	00000008 TIM8_CCR1_fields
20001458 g     O .bss	0000006c UartHandle
080161c4 g     O .rodata	00000100 CAN_F9R2_fields
08013ce4 g     O .rodata	00000008 DAC_DHR12L2_fields
08009b9c g     F .text	00000012 __i2b
08008f1c g     F .text	00000318 __sfvwrite_r
08004a68 g     F .text	00000018 USBD_LL_SOF
20000000 g       .data	00000000 _sdata
08005e60  w    F .text	00000002 SPI1_IRQHandler
08011e8c g     O .rodata	00000028 CAN_TI0R_fields
08005e60  w    F .text	00000002 CAN_SCE_IRQHandler
0800040c g     F .text	00000000 .hidden __aeabi_drsub
08016314 g     O .rodata	00000048 ADC1_SMPR2_fields
08012d3c g     O .rodata	00000020 NVIC_IPR4_fields
0800181c g     F .text	00000034 _sbrk_r
0800c964 g     O .rodata	00000020 NVIC_IPR18_fields
080050b4 g     F .text	0000009c HAL_PCD_MspInit
08013f3c g     O .rodata	00000010 TIM6_DIER_fields
0800d3f4 g     O .rodata	00000060 TIM1_CCMR1_Output_fields
08019608 g     O .rodata	000000b0 USART1_ISR_fields
08005e60  w    F .text	00000002 TIM6_DAC_IRQHandler
0800e164 g     O .rodata	00000068 I2C1_CR2_fields
08012134 g     O .rodata	00000008 TIM8_CCR2_fields
08003a84 g     F .text	000000a2 HAL_PCD_EP_SetStall
08001a04 g     F .text	0000000a _read_r
0800bbec g     O .rodata	00000048 TIM1_SMCR_fields
08012314 g     O .rodata	00000030 CAN_ESR_fields
0800487c g     F .text	0000002a USBD_Init
08014e14 g     O .rodata	00000080 GPIOB_BRR_fields
200011dc g     O .bss	00000178 hpcd
08000c60 g     F .text	00000012 .hidden __aeabi_dcmplt
0800a6c4 g     F .text	00000084 _fclose_r
08012ccc g     O .rodata	00000018 ADC1_OFR2_fields
0800ca6c g     O .rodata	00000010 TIM2_ARR_fields
080057c0 g     F .text	00000064 COMPASSACCELERO_IO_Init
20000ee4 g     O .bss	00000004 __malloc_max_sbrked_mem
0801695c g     O .rodata	00000100 CAN_F9R1_fields
08012a7c g     O .rodata	00000038 RTC_DR_fields
080155ec g     O .rodata	00000008 TIM1_CCR1_fields
08002bcc g     F .text	0000002c HAL_SYSTICK_Config
080006d4 g     F .text	0000003a .hidden __extendsfdf2
080143d4 g     O .rodata	00000008 Flash_OPTKEYR_fields
0800f74c g     O .rodata	00000018 ADC1_OFR4_fields
200011d8 g     O .bss	00000004 USBDDataIn
080009d0 g     F .text	000001d0 .hidden __aeabi_ddiv
08005e60  w    F .text	00000002 TIM8_UP_IRQHandler
2000014c g     O .data	0000001a USBD_StringSerial
0800fc0c g     O .rodata	00000100 CAN_F25R1_fields
08016724 g     O .rodata	00000018 SPI1_I2SPR_fields
08013fb4 g     O .rodata	00000008 ADC1_JDR1_fields
08014af4 g     O .rodata	00000008 IWDG_KR_fields
08015d3c g     O .rodata	00000050 USB_FS_USB_EP0R_fields
08000418 g     F .text	00000276 .hidden __adddf3
0800586c g     F .text	0000003c COMPASSACCELERO_IO_Write
08012144 g     O .rodata	00000100 CAN_F23R2_fields
08011ed4 g     O .rodata	00000050 CRC_registers
0800e9b4 g     O .rodata	000000a0 USART1_CR1_fields
0800f28c g     O .rodata	00000320 RTC_registers
0800f9fc g     O .rodata	00000100 CAN_F5R2_fields
0800e80c g     O .rodata	00000028 TIM17_CR2_fields
0801a120 g       .ARM	00000000 __exidx_start
0800e094 g     O .rodata	00000018 TIM16_CCMR1_Input_fields
0800cdd4 g     O .rodata	00000008 Flash_KEYR_fields
0800077c g     F .text	00000254 .hidden __aeabi_dmul
08005b6e g     F .text	0000001c LSM303DLHC_AccZClickITConfig
0801275c g     O .rodata	00000060 TIM8_CCMR2_Output_fields
0800d54c g     O .rodata	00000028 PWR_CSR_fields
08015474 g     O .rodata	00000010 RTC_ALRMASSR_fields
200000a8 g     O .data	00000043 USBD_CDC_OtherSpeedCfgDesc
08015b54 g     O .rodata	00000020 SYSCFG_EXTICR4_fields
0800ebac g     O .rodata	00000008 NVIC_IABR0_fields
08019f94 g     O .rodata	00000004 _global_impure_ptr
0800ed2c g     O .rodata	00000040 FPU_MVFR0_fields
0801469c g     O .rodata	00000008 TIM16_RCR_fields
0800a060 g     F .text	000003ec _realloc_r
08005ea8 g     F .text	00000050 __libc_init_array
08004e42 g     F .text	00000012 USBD_CtlContinueRx
08015a44 g     O .rodata	00000008 RTC_BKP12R_fields
0800c3a4 g     O .rodata	00000010 USART1_GTPR_fields
08002e70 g     F .text	00000338 HAL_PCD_EP_Open
08005e60  w    F .text	00000002 DMA2_Channel2_IRQHandler
08001030 g     F .text	0000026a .hidden __udivdi3
08005e60  w    F .text	00000002 DMA1_Channel4_IRQHandler
0800d45c g     O .rodata	00000010 TIM1_OR_fields
0800bb14 g     O .rodata	00000080 GPIOB_PUPDR_fields
080035de g     F .text	000004a6 HAL_PCD_IRQHandler
0800147c g     F .text	00000020 CmdR
0800a7f8 g     F .text	00000024 _fputwc_r
0801a0f8 g     O .rodata	00000028 __mprec_bigtens
0801660c g     O .rodata	00000008 TIM1_CCR4_fields
08000690 g     F .text	0000001e .hidden __floatunsidf
08011374 g     O .rodata	00000020 CAN_TDL1R_fields
08009e30 g     F .text	00000046 __mcmp
08014c8c g     O .rodata	00000020 NVIC_IPR7_fields
08005d0a g     F .text	0000002e L3GD20_FilterCmd
080157cc g     O .rodata	00000008 TIM17_DMAR_fields
0800416a g     F .text	0000002e HAL_I2C_DeInit
08013f2c g     O .rodata	00000010 TIM15_CNT_fields
08004506 g     F .text	000000a6 HAL_SPI_Init
0800e314 g     O .rodata	00000008 RTC_BKP10R_fields
0800ecdc g     O .rodata	00000048 CAN_MSR_fields
08012924 g     O .rodata	000000d0 RCC_registers
0800a88c g     F .text	00000000 _init
0800f9dc g     O .rodata	00000020 CAN_TDL0R_fields
08011e64 g     O .rodata	00000008 DAC_DHR8R2_fields
080132f4 g     O .rodata	00000090 RCC_APB1RSTR_fields
0800596c g     F .text	00000010 BSP_GYRO_GetXYZ
0800deac g     O .rodata	00000008 RTC_BKP0R_fields
08013724 g     O .rodata	00000590 CAN_registers
0801abd8 g       .parsetable	00000000 _parsetable_start
0800f894 g     O .rodata	00000060 DMA1_CCR5_fields
0800eedc g     O .rodata	00000008 RTC_BKP8R_fields
0800e54c g     O .rodata	00000110 TSC_registers
08011bac g     O .rodata	00000030 TIM2_CCMR2_Input_fields
08005254 g     F .text	0000000e USBD_LL_StallEP
0800d0b4 g     O .rodata	00000008 NVIC_ICER1_fields
080157d4 g     O .rodata	00000028 TIM16_EGR_fields
0801ac20 g     O .parsetable	0000000c CmdRE
08004504  w    F .text	00000002 HAL_SPI_MspInit
08013e2c g     O .rodata	00000100 CAN_F8R1_fields
08005e60  w    F .text	00000002 USART3_IRQHandler
0801125c g     O .rodata	00000100 CAN_F21R1_fields
0800eb5c g     O .rodata	00000050 RCC_CSR_fields
08005318 g     F .text	00000040 USBD_VCP_SerialStrDescriptor
0801172c g     O .rodata	00000080 GPIOA_OTYPER_fields
0801692c g     O .rodata	00000010 DAC_DHR12LD_fields
0800daa4 g     O .rodata	00000030 TIM16_SR_fields
08013384 g     O .rodata	000001a0 TIM1_registers
08005e7c g     F .text	0000002c __libc_fini_array
08015fec g     O .rodata	00000038 ADC1_JSQR_fields
20001d00 g       .bss	00000000 _ebss
080058a8 g     F .text	00000040 COMPASSACCELERO_IO_Read
200001d8 g     O .data	0000002c L3gd20Drv
08011bf4 g     O .rodata	00000050 FPU_CPACR_fields
08005e60  w    F .text	00000002 DMA1_Channel7_IRQHandler
0801206c g     O .rodata	00000020 CAN_TDL2R_fields
08004290 g     F .text	00000104 HAL_I2C_Mem_Read
0800d1c4 g     O .rodata	00000040 GPIOA_AFRL_fields
08005e10  w    F .text	00000038 Reset_Handler
20000020 g     O .data	00000043 USBD_CDC_CfgFSDesc
08019880 g     O .rodata	00000008 RTC_BKP29R_fields
08005928 g     F .text	00000044 BSP_GYRO_Init
0800cf94 g     O .rodata	00000020 NVIC_IPR0_fields
0801144c g     O .rodata	00000080 GPIOA_ODR_fields
08009b00 g     F .text	00000040 __hi0bits
0800f174 g     O .rodata	00000020 NVIC_IPR15_fields
0800d454 g     O .rodata	00000008 TIM1_CCR2_fields
0800e85c g     O .rodata	000000d0 EXTI_RTSR1_fields
0800f88c g     O .rodata	00000008 DAC_DOR2_fields
08011394 g     O .rodata	00000008 CRC_DR_fields
08000cb0 g     F .text	0000004e .hidden __fixdfsi
0800cfdc g     O .rodata	00000080 GPIOB_OSPEEDR_fields
0801ac14 g     O .parsetable	0000000c CmdLEDE
08005e60  w    F .text	00000002 UART5_IRQHandler
08001d98 g     F .text	00000050 DecodePeripheral
080157a4 g     O .rodata	00000020 SYSCFG_EXTICR1_fields
0800e324 g     O .rodata	00000100 CAN_F11R2_fields
08005e60  w    F .text	00000002 ADC3_IRQHandler
080111d4 g     O .rodata	00000038 RTC_TSTR_fields
080122cc g     O .rodata	00000048 TIM2_CR1_fields
08002ad4 g     F .text	00000024 HAL_Init
08010e5c g     O .rodata	00000100 CAN_F1R2_fields
0800a008 g     F .text	00000058 _putc_r
08004e22 g     F .text	00000020 USBD_CtlPrepareRx
08010a2c g     O .rodata	00000008 RTC_BKP17R_fields
08013524 g     O .rodata	00000020 CAN_RDL1R_fields
0801459c g     O .rodata	00000100 CAN_F23R1_fields
080045ae g     F .text	0000002e HAL_SPI_DeInit
08005e60  w    F .text	00000002 TIM4_IRQHandler
0800f784 g     O .rodata	00000100 CAN_F18R1_fields
08016614 g     O .rodata	000000d0 USB_FS_registers
08000418 g     F .text	00000276 .hidden __aeabi_dadd
080168ec g     O .rodata	00000008 TIM8_CCR3_fields
08000ba8 g     F .text	00000082 .hidden __ledf2
080143dc g     O .rodata	00000100 CAN_F13R2_fields
0800af2f g     O .rodata	00000008 LEDs
080129f4 g     O .rodata	00000030 TIM2_CCMR1_Input_fields
08019c90 g     O .rodata	00000008 DAC_DHR12R1_fields
08016b5c g     O .rodata	00000028 I2C1_OAR1_fields
080052cc g     F .text	00000008 USBD_static_malloc
0800d0c4 g     O .rodata	00000020 CAN_RF0R_fields
08005e60  w    F .text	00000002 CAN_RX1_IRQHandler
08005e60  w    F .text	00000002 DMA2_Channel1_IRQHandler
0800d0bc g     O .rodata	00000008 RTC_BKP7R_fields
08009ce4 g     F .text	000000a0 __pow5mult
080117ac g     O .rodata	00000010 ADC1_TR1_fields
0801650c g     O .rodata	00000008 DMA1_CNDTR7_fields
08000710 g     F .text	0000006a .hidden __aeabi_ul2d
0800505e g     F .text	0000002e USBD_CDC_TransmitPacket
20000188 g     O .data	00000004 I2cxTimeout
0800f884 g     O .rodata	00000008 TSC_IOG5CR_fields
0801013c g     O .rodata	00000008 DAC_DHR12R2_fields
08011e74 g     O .rodata	00000008 RTC_BKP18R_fields
0800022c g     F .text	00000016 mytest
0800e31c g     O .rodata	00000008 DMA1_CMAR6_fields
0801010c g     O .rodata	00000030 TIM15_CCMR1_Input_fields
08001374 g     F .text	0000002c CmdButton
00000000  w      *UND*	00000000 __deregister_frame_info
08004e6a g     F .text	00000016 USBD_CtlReceiveStatus
0800f6bc g     O .rodata	00000010 TIM2_CCR4_fields
20001d00 g       ._user_heap_stack	00000000 end
20000168 g     O .data	00000008 LineCoding
0800ed6c g     O .rodata	00000070 SPI1_CR1_fields
08005e60  w    F .text	00000002 I2C1_EV_IRQHandler
08013694 g     O .rodata	00000090 SPI1_registers
08005232 g     F .text	00000014 USBD_LL_OpenEP
08012ce4 g     O .rodata	00000010 TIM8_DCR_fields
08001e30 g     F .text	00000058 DecodePrintRegisters
0801164c g     O .rodata	00000068 USB_FS_USB_CNTR_fields
0800fd2c g     O .rodata	000000b0 USART1_registers
08005ca0 g     F .text	0000003c L3GD20_DisableIT
0800d46c g     O .rodata	00000008 USART1_TDR_fields
0801321c g     O .rodata	00000078 RCC_APB1ENR_fields
080045ac  w    F .text	00000002 HAL_SPI_MspDeInit
08016b84 g     O .rodata	00000008 DMA1_CNDTR2_fields
080149ec g     O .rodata	00000070 CAN_IER_fields
08015de4 g     O .rodata	00000060 DMA1_CCR1_fields
080161bc g     O .rodata	00000008 NVIC_ICER0_fields
00000000  w      *UND*	00000000 _ITM_registerTMCloneTable
0801124c g     O .rodata	00000008 NVIC_ISER1_fields
0800499c g     F .text	00000088 USBD_LL_DataInStage
08019878 g     O .rodata	00000008 RTC_BKP31R_fields
08011604 g     O .rodata	00000048 TIM1_EGR_fields
0801560c g     O .rodata	00000060 TIM2_CCMR1_Output_fields
080147dc g     O .rodata	00000010 DAC_SR_fields
08012634 g     O .rodata	00000010 TIM2_CCR2_fields
080051a8 g     F .text	0000007c USBD_LL_Init
08014c24 g     O .rodata	00000008 RTC_BKP3R_fields
080055f0 g     F .text	0000001c BSP_LED_On
08005b8a g     F .text	00000032 L3GD20_Init
08000c9c g     F .text	00000012 .hidden __aeabi_dcmpgt
08005e60  w    F .text	00000002 DMA1_Channel6_IRQHandler
08004aa8 g     F .text	00000016 USBD_CtlError
20000064 g     O .data	00000038 USBD_CDC
080048d4 g     F .text	0000000e USBD_ClrClassConfig
080196b8 g     O .rodata	00000008 RTC_BKP5R_fields
08005e60  w    F .text	00000002 UART4_IRQHandler
08005e60  w    F .text	00000002 DMA2_Channel4_IRQHandler
08005034 g     F .text	0000000e USBD_CDC_RegisterInterface
08008cc8 g     F .text	00000002 __sfp_lock_acquire
080098b8 g     F .text	00000092 memchr
08008d6c g     F .text	000001b0 _free_r
08005e60  w    F .text	00000002 TIM3_IRQHandler
08005e60  w    F .text	00000002 RCC_IRQHandler
0800c294 g     O .rodata	00000020 RTC_CALR_fields
08009290 g     F .text	0000000c __locale_mb_cur_max
08000c88 g     F .text	00000012 .hidden __aeabi_dcmpge
0800ed24 g     O .rodata	00000008 DAC_DHR12L1_fields
0800c374 g     O .rodata	00000030 TIM17_SR_fields
00001000 g       *ABS*	00000000 _Min_Heap_Size
0801154c g     O .rodata	00000080 GPIOB_OTYPER_fields
08005e60  w    F .text	00000002 DMA1_Channel1_IRQHandler
0801594c g     O .rodata	00000008 RTC_BKP9R_fields
0801673c g     O .rodata	00000100 CAN_F14R2_fields
08000414 g     F .text	0000027a .hidden __aeabi_dsub
0800515e g     F .text	00000012 HAL_PCD_DataOutStageCallback
08005e60 g       .text	00000002 Default_Handler
20000a9c g     O .data	00000004 __malloc_sbrk_base
08005374 g     F .text	0000001c USBD_VCP_ManufacturerStrDescriptor
08012c3c g     O .rodata	00000088 GPIOA_LCKR_fields
0800fef4 g     O .rodata	00000090 RTC_TAFCR_fields
20000170 g     O .data	00000010 USBD_CDC_fops
0801683c g     O .rodata	000000b0 GPIOA_registers
0800f6ac g     O .rodata	00000008 NVIC_ISPR2_fields
08005e60  w    F .text	00000002 USBWakeUp_RMP_IRQHandler
08013f54 g     O .rodata	00000060 TIM2_CCMR2_Output_fields
0800d364 g     O .rodata	00000088 GPIOB_LCKR_fields
0800cddc g     O .rodata	00000078 TIM8_CR2_fields
0800344c g     F .text	00000010 HAL_PCD_EP_GetRxCount
0800c98c g     O .rodata	00000030 CAN_BTR_fields
08000710 g     F .text	0000006a .hidden __floatundidf
080196c0 g     O .rodata	00000060 DMA1_CCR4_fields
0800d90c g     O .rodata	00000020 NVIC_IPR10_fields
0800ff84 g     O .rodata	00000008 TIM17_ARR_fields
0800fdec g     O .rodata	00000100 CAN_F12R2_fields
08009d84 g     F .text	000000aa __lshift
0801422c g     O .rodata	00000028 USART1_RQR_fields
080128dc g     O .rodata	00000048 TIM17_DIER_fields
0800bd6c g     O .rodata	00000008 RTC_BKP22R_fields
08014254 g     O .rodata	00000020 CAN_TDH2R_fields
08011964 g     O .rodata	00000008 TIM1_RCR_fields
08005262 g     F .text	0000000e USBD_LL_ClearStallEP
08019bf8 g     O .rodata	00000020 NVIC_IPR5_fields
0800d7cc g     O .rodata	00000058 Flash_OBR_fields
08005e60  w    F .text	00000002 EXTI15_10_IRQHandler
0800e0f4 g     O .rodata	00000018 CAN_TDT1R_fields
08005d38 g     F .text	000000d8 L3GD20_ReadXYZAngRate
080123ec g     O .rodata	00000038 RTC_TR_fields
08012e5c g     O .rodata	00000020 NVIC_IPR17_fields
080079b4 g     F .text	000000a4 __register_exitproc
0800d6f4 g     O .rodata	00000058 Flash_CR_fields
0800f1f4 g     O .rodata	00000058 SPI1_SR_fields
0800ee9c g     O .rodata	00000040 USB_FS_DADDR_fields
0800f8fc g     O .rodata	00000010 EXTI_SWIER2_fields
08002e44 g     F .text	0000002c HAL_PCD_SetAddress
080113d4 g     O .rodata	00000020 NVIC_IPR19_fields
080103bc g     O .rodata	00000008 TIM6_SR_fields
0800c3bc g     O .rodata	00000100 CAN_F1R1_fields
08014e0c g     O .rodata	00000008 TIM17_PSC_fields
0800c304 g     O .rodata	00000020 SYSCFG_EXTICR2_fields
08009bb0 g     F .text	00000134 __multiply
08016d14 g     O .rodata	00000008 SPI1_CRCPR_fields
080059ca g     F .text	0000001e LSM303DLHC_AccFilterConfig
0800273c g     F .text	000002cc HAL_RCC_ClockConfig
08002b30 g     F .text	00000024 HAL_NVIC_SetPriorityGrouping
20000010 g     O .data	00000004 Commands
080162c4 g     O .rodata	00000010 ADC1_TR2_fields
20000eec g     O .bss	00000028 __malloc_current_mallinfo
08005aec g     F .text	0000001e LSM303DLHC_AccFilterClickCmd
08011ecc g     O .rodata	00000008 RTC_TSSSR_fields
080015a0 g     F .text	0000012c TaskInput
0800fc04 g     O .rodata	00000008 TIM6_CR2_fields
08014544 g     O .rodata	00000050 RCC_CR_fields
080117bc g     O .rodata	000000e0 CAN_FM1R_fields
08012244 g     O .rodata	00000008 TIM1_CCR6_fields
08009f4c g     F .text	000000ba __d2b
08016514 g     O .rodata	00000098 USART1_CR2_fields
0801412c g     O .rodata	00000060 TIM1_BDTR_fields
0800613c g     F .text	00000044 strcasecmp
0800c16c g     O .rodata	00000008 IWDG_WINR_fields
0801189c g     O .rodata	00000048 ADC1_SMPR1_fields
08005778 g     F .text	00000048 GYRO_IO_Read
080002c8 g     F .text	00000004 my_Init
0800f26c g     O .rodata	00000018 I2C1_OAR2_fields
08016034 g     O .rodata	00000100 CAN_F26R1_fields
0800630c g     F .text	00000128 _strtoul_r
080127bc g     O .rodata	00000008 CRC_POL_fields
08019888 g     O .rodata	00000008 DMA1_CMAR4_fields
08005e60  w    F .text	00000002 TIM7_IRQHandler
08005c04 g     F .text	0000005c L3GD20_INT1InterruptConfig
080051a2 g     F .text	00000002 HAL_PCD_SuspendCallback
0801427c g     O .rodata	00000008 DMA1_CPAR3_fields
080101b4 g     O .rodata	00000008 RTC_BKP14R_fields
08004ee0 g     F .text	0000000c USBD_CDC_GetDeviceQualifierDescriptor
08001850 g     F .text	00000006 _close_r
0800ba0c g     O .rodata	00000008 SPI1_DR_fields
0800cdb4 g     O .rodata	00000018 RCC_CFGR2_fields
080006b0 g     F .text	00000022 .hidden __aeabi_i2d
0800c954 g     O .rodata	00000010 TIM15_DCR_fields
0800ca2c g     O .rodata	00000018 Flash_ACR_fields
08019990 g     O .rodata	00000008 CRC_IDR_fields
200001ac g     O .data	0000002c Lsm303dlhcDrv
0800f6b4 g     O .rodata	00000008 DMA1_CPAR5_fields
08015bdc g     O .rodata	00000100 CAN_F18R2_fields
080140dc g     O .rodata	00000050 IWDG_registers
08006298 g     F .text	00000010 strtok
0801ac08 g     O .parsetable	0000000c CmdGyroE
08011254 g     O .rodata	00000008 IWDG_PR_fields
0801256c g     O .rodata	00000020 NVIC_IPR11_fields
0801196c g     O .rodata	00000050 COMP_COMP7_CSR_fields
0800c274 g     O .rodata	00000020 CAN_RF1R_fields
0800193c g     F .text	0000007c TerminalInit
080078f0 g     F .text	000000c4 __swsetup_r
0800e854 g     O .rodata	00000008 TIM8_ARR_fields
08000d90  w    F .text	00000002 .hidden __aeabi_ldiv0
08005e60  w    F .text	00000002 EXTI9_5_IRQHandler
08004876 g     F .text	00000006 HAL_SPI_GetState
080009d0 g     F .text	000001d0 .hidden __divdf3
0800e444 g     O .rodata	00000008 ADC1_DR_fields
08005e60  w    F .text	00000002 RTC_WKUP_IRQHandler
08019868 g     O .rodata	00000010 USART1_BRR_fields
08015d8c g     O .rodata	00000050 TIM15_CCMR1_Output_fields
20000690 g     O .data	00000408 __malloc_av_
08012b2c g     O .rodata	00000088 SYSCFG_CFGR1_fields
08001a0e g     F .text	00000010 TerminalReadNonBlock
0800077c g     F .text	00000254 .hidden __muldf3
08016944 g     O .rodata	00000018 CAN_TDT0R_fields
080017c8 g     F .text	00000054 CmdDump
0800a4a8 g     F .text	00000022 __sread
08011424 g     O .rodata	00000028 TIM16_CCMR1_Output_fields
080147bc g     O .rodata	00000018 WWDG_CFR_fields
08014f9c g     O .rodata	00000370 Peripherals
20000008 g       .data	00000000 LEDsAddress
080158cc g     O .rodata	00000080 GPIOB_ODR_fields
08002b08  w    F .text	0000000c HAL_GetTick
080127cc g     O .rodata	00000050 USB_FS_USB_EP5R_fields
0800fb04 g     O .rodata	00000100 CAN_F11R1_fields
08009a14 g     F .text	00000002 __malloc_lock
08014274 g     O .rodata	00000008 NVIC_ISPR0_fields
00000000  w      *UND*	00000000 _ITM_deregisterTMCloneTable
0800d05c g     O .rodata	00000058 ADC1_ISR_fields
0800d5b4 g     O .rodata	00000048 FPU_FPCCR_fields
080166e4 g     O .rodata	00000010 TSC_ICR_fields
08005a06 g     F .text	000000e6 LSM303DLHC_AccReadXYZ
0800dc24 g     O .rodata	00000008 NVIC_IABR2_fields
08008b94 g     F .text	0000002c _fflush_r
08001a1e g     F .text	00000012 TerminalReadAnyNonBlock
08005358 g     F .text	0000001c USBD_VCP_ProductStrDescriptor
0800a664 g     F .text	0000005e _calloc_r
08016c8c g     O .rodata	00000080 GPIOA_PUPDR_fields
08005e60  w    F .text	00000002 SPI2_IRQHandler
08014c74 g     O .rodata	00000008 RTC_BKP21R_fields
08019e69 g     O .rodata	00000012 hUSBDDeviceDesc
0800bd44 g     O .rodata	00000028 RTC_TSDR_fields
08001bc0 g     F .text	0000000c USB_LP_CAN_RX0_IRQHandler
0801484c g     O .rodata	00000048 RCC_CFGR3_fields
08005ef8 g     F .text	0000009a memset
08005e60  w    F .text	00000002 MemManage_Handler
080013a0 g     F .text	000000b0 main
08014284 g     O .rodata	00000100 TSC_IOSCR_fields
0800b82c g     O .rodata	000001e0 DMA1_registers
080056b8 g     F .text	00000014 BSP_PB_GetState
08012594 g     O .rodata	00000020 SYSCFG_EXTICR3_fields
20000ee0 g     O .bss	00000004 __malloc_max_total_mem
20000004 g       .data	00000000 ledCounter
0800f24c g     O .rodata	00000008 ADC1_JDR3_fields
08012564 g     O .rodata	00000008 SPI1_TXCRCR_fields
080045dc g     F .text	0000029a HAL_SPI_TransmitReceive
20000180 g     O .data	00000004 SpixTimeout
0801abd8 g       *ABS*	00000000 _siccmram
08019a20 g     O .rodata	00000050 COMP_COMP3_CSR_fields
0801046c g     O .rodata	00000020 NVIC_IPR9_fields
0801070c g     O .rodata	00000040 DBGMCU_registers
08014c04 g     O .rodata	00000020 NVIC_IPR16_fields
0800f5ac g     O .rodata	00000100 CAN_F2R2_fields
08005e60  w    F .text	00000002 SVC_Handler
0800a524 g     F .text	00000008 __sclose
08005e60  w    F .text	00000002 DMA2_Channel5_IRQHandler
0800dfb4 g     O .rodata	000000e0 DMA1_IFCR_fields
0800cf14 g     O .rodata	00000080 TSC_IOGCSR_fields
08001b50 g     F .text	00000070 TerminalInputBufferWrite
0801691c g     O .rodata	00000008 DMA1_CPAR1_fields
08007b98 g     F .text	00000ea2 _dtoa_r
08009394 g     F .text	00000524 _malloc_r
080123ac g     O .rodata	00000040 GPIOB_AFRL_fields
0800a870 g     F .text	0000001a __ascii_wctomb
0800cb54 g     O .rodata	00000058 ADC1_IER_fields
08000720 g     F .text	0000005a .hidden __aeabi_l2d
0800d3ec g     O .rodata	00000008 DAC_DHR8R1_fields
08013cb4 g     O .rodata	00000030 TIM1_CCMR1_Input_fields
0800ccb4 g     O .rodata	00000100 TSC_IOASCR_fields
0800e424 g     O .rodata	00000020 NVIC_IPR20_fields
08004a24 g     F .text	0000003e USBD_LL_Reset
08013544 g     O .rodata	00000018 CAN_RDT1R_fields
080109ac g     O .rodata	00000080 GPIOA_BRR_fields
08014e9c g     O .rodata	00000100 CAN_F20R2_fields
08011954 g     O .rodata	00000010 TSC_ISR_fields
00000000  w      *UND*	00000000 __libc_fini
080052c0 g     F .text	0000000c USBD_LL_GetRxDataSize
08005e60  w    F .text	00000002 DMA1_Channel5_IRQHandler
0800597c g     F .text	00000020 LSM303DLHC_AccInit
08005e60  w    F .text	00000002 USB_LP_IRQHandler
200014c4 g     O .bss	00000800 UserRxBuffer
08012524 g     O .rodata	00000040 SPI1_I2SCFGR_fields
08019e18 g     O .rodata	00000004 USBD_LangIDDesc
0800d234 g     O .rodata	00000100 CAN_F15R2_fields
08005e60  w    F .text	00000002 EXTI4_IRQHandler
08014764 g     O .rodata	00000050 USB_FS_USB_EP2R_fields
2000018c g     O .data	00000020 LED_PORT
0800c00c g     O .rodata	00000008 TIM8_CCR6_fields
08005b28 g     F .text	00000046 LSM303DLHC_AccClickITEnable
0800493c g     F .text	00000060 USBD_LL_DataOutStage
0800feec g     O .rodata	00000008 RTC_BKP4R_fields
08008cd0 g     F .text	0000009c _malloc_trim_r
0801579c g     O .rodata	00000008 TSC_IOG7CR_fields
080143c4 g     O .rodata	00000008 RTC_BKP16R_fields
080115cc g     O .rodata	00000028 DBGMCU_CR_fields
08011eb4 g     O .rodata	00000018 CAN_RDT0R_fields
0800d824 g     O .rodata	00000008 ADC1_AWD2CR_fields
08016134 g     O .rodata	00000008 DMA1_CMAR5_fields
0800fd0c g     O .rodata	00000020 CAN_RDL0R_fields
08016d1c g     O .rodata	00000008 DMA1_CPAR4_fields
08014a5c g     O .rodata	00000080 TIM6_registers
080012f8 g     F .text	00000028 CmdAccel
08011bec g     O .rodata	00000008 RTC_BKP11R_fields
08004394 g     F .text	00000006 HAL_I2C_GetState
08002100 g     F .text	00000068 SystemInit
08012cf4 g     O .rodata	00000048 TIM16_BDTR_fields
08000bb0 g     F .text	0000007a .hidden __nedf2
080116bc g     O .rodata	00000070 RTC_ALRMBR_fields
0801205c g     O .rodata	00000010 TIM2_DCR_fields
08019d98 g     O .rodata	00000050 ADC1_CR_fields
0800a898 g     F .text	00000000 _fini
0800145e g     F .text	0000001c CmdW
08002e38 g     F .text	0000000c HAL_PCD_Start
08005e60  w    F .text	00000002 TIM1_TRG_COM_TIM17_IRQHandler
0801074c g     O .rodata	00000020 EXTI_EMR2_fields
0800599c g     F .text	00000012 LSM303DLHC_AccReadID
0800cfd4 g     O .rodata	00000008 RTC_WUTR_fields
08014594 g     O .rodata	00000008 DMA1_CPAR6_fields
08015fe4 g     O .rodata	00000008 CRC_INIT_fields
0800bf7c g     O .rodata	00000088 RTC_ISR_fields
0800cb1c g     O .rodata	00000010 TIM1_DCR_fields
0800c604 g     O .rodata	00000038 PWR_CR_fields
0800ebb4 g     O .rodata	00000030 TIM2_EGR_fields
08005e64 g     F .text	0000000c atexit
0801613c g     O .rodata	00000080 OPAMP_OPAMP1_CR_fields
0800d82c g     O .rodata	00000060 FPU_registers
0800cbb4 g     O .rodata	00000100 EXTI_IMR1_fields
08001b18 g     F .text	00000038 _write_r
0800d4cc g     O .rodata	00000010 ADC1_SQR4_fields
10000000 g       .ccmram	00000000 _eccmram
080165ac g     O .rodata	00000028 ADC1_SQR3_fields
08005e60  w    F .text	00000002 DMA1_Channel3_IRQHandler
08016adc g     O .rodata	00000080 DBGMCU_APB1FZ_fields
0801226c g     O .rodata	00000060 SPI1_CR2_fields
080165f4 g     O .rodata	00000010 ADC1_CALFACT_fields
08014e04 g     O .rodata	00000008 RTC_BKP28R_fields
08002aae  w    F .text	00000024 HAL_InitTick
0800d674 g     O .rodata	00000020 TIM1_CCR5_fields
08005296 g     F .text	0000000e USBD_LL_SetUSBAddress
08015e44 g     O .rodata	00000020 NVIC_IPR12_fields
08019e7c g     O .rodata	00000010 LED_PIN
20000630 g     O .data	00000004 _impure_ptr
08011b34 g     O .rodata	00000018 CAN_TDT2R_fields
080143cc g     O .rodata	00000008 ADC1_JDR4_fields
08014384 g     O .rodata	00000040 TIM15_CR2_fields
08008a40 g     F .text	00000154 __sflush_r
0800c5a4 g     O .rodata	00000060 RCC_CFGR_fields
08002af8  w    F .text	00000010 HAL_IncTick
0800ceec g     O .rodata	00000028 TIM17_EGR_fields
08005246 g     F .text	0000000e USBD_LL_CloseEP
08005e60  w    F .text	00000002 ADC4_IRQHandler
0801418c g     O .rodata	000000a0 RTC_CR_fields
08004e10 g     F .text	00000012 USBD_CtlContinueSendData
08015954 g     O .rodata	000000e0 DMA1_ISR_fields
0800dad4 g     O .rodata	00000100 CAN_F6R1_fields
08005bbc g     F .text	0000001c L3GD20_ReadID
08005e60  w    F .text	00000002 WWDG_IRQHandler
080040d6  w    F .text	00000002 HAL_I2C_MspInit
0800bddc g     O .rodata	00000100 EXTI_EMR1_fields
080100ec g     O .rodata	00000020 NVIC_IPR6_fields
08016d24 g     O .rodata	00000010 TIM2_CCR3_fields
080147ec g     O .rodata	00000060 DMA1_CCR6_fields
080114cc g     O .rodata	00000080 GPIOA_MODER_fields
0801489c g     O .rodata	00000080 OPAMP_OPAMP2_CR_fields
08012ab4 g     O .rodata	00000078 TIM1_CR2_fields
0800f0e4 g     O .rodata	00000010 RTC_PRER_fields
080052a4 g     F .text	0000000e USBD_LL_Transmit
08005e60  w    F .text	00000002 TIM2_IRQHandler
080002c4 g     F .text	00000004 my_Loop
08015fb4 g     O .rodata	00000020 TIM16_CCER_fields
08002d9e g     F .text	0000009a HAL_PCD_Init
200000ec g     O .data	00000043 USBD_CDC_CfgHSDesc
0801abfc g     O .parsetable	0000000c CmdDecodeE
0800e214 g     O .rodata	00000100 CAN_F26R2_fields
08012644 g     O .rodata	00000100 CAN_F6R2_fields
20000000 g       .data	00000000 myTickCount
0800e44c g     O .rodata	00000100 CAN_F16R1_fields
0800c004 g     O .rodata	00000008 RTC_BKP27R_fields
08011bdc g     O .rodata	00000010 EXTI_RTSR2_fields
080166fc g     O .rodata	00000028 TIM16_CR2_fields
0800d934 g     O .rodata	00000070 RTC_ALRMAR_fields
08014aec g     O .rodata	00000008 TIM1_ARR_fields
08004dba g     F .text	0000003a USBD_GetString
08005628 g     F .text	0000001c BSP_LED_Toggle
0800dcac g     O .rodata	00000100 CAN_F22R2_fields
0800bc44 g     O .rodata	00000100 CAN_F24R1_fields
08005150 g     F .text	0000000e HAL_PCD_SetupStageCallback
08019890 g     O .rodata	00000100 CAN_F5R1_fields
08005e60  w    F .text	00000002 COMP7_IRQHandler
20008000 g       *ABS*	00000000 _estack
0800149c g     F .text	00000104 parse
08013214 g     O .rodata	00000008 RTC_BKP2R_fields
08005e60  w    F .text	00000002 COMP1_2_3_IRQHandler
08012424 g     O .rodata	00000100 CAN_F17R1_fields
08005e60  w    F .text	00000002 EXTI1_IRQHandler
0800d694 g     O .rodata	00000060 TIM8_BDTR_fields
08000c4c g     F .text	00000012 .hidden __aeabi_dcmpeq
08012a24 g     O .rodata	00000050 USB_FS_USB_EP1R_fields
0800ba14 g     O .rodata	000000b0 ADC1_2_CSR_fields
080128d4 g     O .rodata	00000008 FPU_FPCAR_fields
20000aa4 g       .data	00000000 _edata
08010f5c g     O .rodata	000001a0 TIM8_registers
0800f25c g     O .rodata	00000008 RTC_BKP30R_fields
08012744 g     O .rodata	00000018 TIM17_CCMR1_Input_fields
10000000 g       .ccmram	00000000 _sccmram
08011f24 g     O .rodata	00000038 TIM16_CR1_fields
08019ab0 g     O .rodata	00000100 CAN_F17R2_fields
0800dbec g     O .rodata	00000038 TIM15_CR1_fields
0800a748 g     F .text	000000b0 __fputwc
08001e88 g     F .text	00000278 CmdDecode
08011b4c g     O .rodata	00000008 TIM15_RCR_fields
0800f6cc g     O .rodata	00000080 GPIOB_IDR_fields
0800bb9c g     O .rodata	00000050 TIM1_CCMR3_Output_fields
080116b4 g     O .rodata	00000008 TIM8_DMAR_fields
0800ca7c g     O .rodata	00000080 Flash_registers
080108bc g     O .rodata	00000010 TIM16_DCR_fields
08019828 g     O .rodata	00000040 RCC_APB2RSTR_fields
080016cc g     F .text	00000028 fetch_uint32_arg
08014adc g     O .rodata	00000010 RTC_ALRMBSSR_fields
08014924 g     O .rodata	00000040 SYSCFG_RCR_fields
08005e60  w    F .text	00000002 USART2_IRQHandler
080162dc g     O .rodata	00000038 TIM17_CR1_fields
08012eac g     O .rodata	00000260 NVIC_registers
08005e60  w    F .text	00000002 COMP4_5_6_IRQHandler
0800a4cc g     F .text	00000038 __swrite
08002168 g     F .text	000005d4 HAL_RCC_OscConfig
20000a98 g     O .data	00000004 __malloc_trim_threshold
08011ae4 g     O .rodata	00000008 TIM17_CCR1_fields
0800e98c g     O .rodata	00000028 I2C1_TIMINGR_fields
08014e94 g     O .rodata	00000008 USB_FS_BTABLE_fields
0801044c g     O .rodata	00000020 CAN_TDH1R_fields
0801208c g     O .rodata	000000a8 I2C1_CR1_fields
08000000 g     O .isr_vector	00000000 g_pfnVectors
08004df4 g     F .text	0000001c USBD_CtlSendData
08015374 g     O .rodata	00000100 CAN_F15R1_fields
080146a4 g     O .rodata	00000010 ADC1_2_CDR_fields
08009234 g     F .text	00000052 _fwalk_reent
08009e78 g     F .text	000000d2 __mdiff
080162d4 g     O .rodata	00000008 TIM6_PSC_fields
08000cb0 g     F .text	0000004e .hidden __aeabi_d2iz
08013f4c g     O .rodata	00000008 RTC_BKP15R_fields
0800e834 g     O .rodata	00000020 PWR_registers
08003c74 g     F .text	000001d4 HAL_RCCEx_PeriphCLKConfig
08015354 g     O .rodata	00000020 Flash_SR_fields
0801693c g     O .rodata	00000008 ADC1_JDR2_fields
0801136c g     O .rodata	00000008 RTC_BKP20R_fields
20000204 g     O .data	00000004 __ctype_ptr__
0800f8f4 g     O .rodata	00000008 DMA1_CNDTR6_fields
0800c174 g     O .rodata	00000100 CAN_F19R2_fields
08005e60  w    F .text	00000002 I2C2_ER_IRQHandler
080108cc g     O .rodata	00000040 ADC1_2_CCR_fields
08005e60  w    F .text	00000002 DMA1_Channel2_IRQHandler
0800c08c g     O .rodata	000000e0 DAC_registers
08016a5c g     O .rodata	00000080 GPIOA_OSPEEDR_fields
080197f8 g     O .rodata	00000030 TIM8_CCMR2_Input_fields
08008ccc g     F .text	00000002 __sfp_lock_release
0800c014 g     O .rodata	00000048 TIM17_BDTR_fields
08012e8c g     O .rodata	00000020 CAN_RDH1R_fields
08012344 g     O .rodata	00000060 TIM2_CCER_fields
08015fd4 g     O .rodata	00000010 DAC_DHR8RD_fields
080016f4 g     F .text	00000020 fetch_string_arg
08005588 g     F .text	00000068 BSP_LED_Init
08010b34 g     O .rodata	00000080 GPIOB_MODER_fields
0801abf0 g     O .parsetable	0000000c CmdDumpE
08019e08 g     O .rodata	00000010 PLLMULFactorTable
0800ebe4 g     O .rodata	00000098 USART1_CR3_fields
08001cf0 g     F .text	0000004c DecodeField
08015b94 g     O .rodata	00000020 CAN_RI0R_fields
08005e60  w    F .text	00000002 TIM8_BRK_IRQHandler
0800d5fc g     O .rodata	00000020 DBGMCU_APB2FZ_fields
0800cdcc g     O .rodata	00000008 TIM1_PSC_fields
08001de8 g     F .text	00000048 DecodePrintPeripherals
0801090c g     O .rodata	00000038 TIM15_CCER_fields
08019e8c g     O .rodata	00000101 _ctype_
08012bb4 g     O .rodata	00000008 DMA1_CMAR7_fields
08000d90  w    F .text	00000002 .hidden __aeabi_idiv0
0800f764 g     O .rodata	00000020 CAN_RI1R_fields
080163cc g     O .rodata	00000028 SYSCFG_CFGR2_fields
080103c4 g     O .rodata	00000088 RCC_CIR_fields
0801ac2c g     O .parsetable	0000000c CmdStatsE
08005e60  w    F .text	00000002 FLASH_IRQHandler
08010704 g     O .rodata	00000008 TIM15_DMAR_fields
080163f4 g     O .rodata	00000010 EXTI_FTSR2_fields
080107b4 g     O .rodata	00000100 CAN_F10R2_fields
0800e96c g     O .rodata	00000020 NVIC_IPR3_fields
080165ec g     O .rodata	00000008 DMA1_CNDTR1_fields
0800d33c g     O .rodata	00000028 I2C1_TIMEOUTR_fields
0800c9bc g     O .rodata	00000048 TIM15_BDTR_fields
080052e4 g     F .text	0000000c USBD_VCP_LangIDStrDescriptor
20001354 g     O .bss	00000100 USBD_StrDesc
08001a30 g     F .text	000000e8 TerminalOutputBufferWrite
08005e60  w    F .text	00000002 BusFault_Handler
08005e60  w    F .text	00000002 USART1_IRQHandler
08010944 g     O .rodata	00000050 COMP_COMP1_CSR_fields
08019bb0 g     O .rodata	00000048 TIM8_EGR_fields
080092a4 g     F .text	000000e0 __smakebuf_r
0801120c g     O .rodata	00000040 TIM15_SR_fields
0800623c g     F .text	0000005c strlen
0800e92c g     O .rodata	00000040 RCC_APB2ENR_fields
08005e60  w    F .text	00000002 SPI3_IRQHandler
08000c3c g     F .text	00000010 .hidden __aeabi_cdcmpeq
08000ba0 g     F .text	0000008a .hidden __gedf2
20001cc4 g     O .bss	0000003c TimHandle
0801281c g     O .rodata	00000060 DMA1_CCR3_fields
0800e1cc g     O .rodata	00000048 TIM1_CR1_fields
080155f4 g     O .rodata	00000018 IWDG_SR_fields
0801635c g     O .rodata	00000050 USB_FS_USB_EP6R_fields
0801355c g     O .rodata	00000110 TIM16_registers
08003c72  w    F .text	00000002 HAL_PCDEx_SetConnectionState
08010604 g     O .rodata	00000100 TIM17_registers
08004198 g     F .text	000000f8 HAL_I2C_Mem_Write
0800f03c g     O .rodata	00000098 TIM1_CCER_fields
20000aa0 g     O .data	00000004 __wctomb
08011c44 g     O .rodata	00000100 CAN_F3R2_fields
08000d30 g     F .text	0000002e .hidden __gnu_ldivmod_helper
0800d88c g     O .rodata	00000080 DAC_CR_fields
08005e60  w    F .text	00000002 I2C1_ER_IRQHandler
0800a5a4 g     F .text	00000018 __sprint_r
0800d47c g     O .rodata	00000050 USB_FS_USB_EP7R_fields
08010dd4 g     O .rodata	00000088 I2C1_ISR_fields
0800bd74 g     O .rodata	00000060 TIM1_CCMR2_Output_fields
0800cfb4 g     O .rodata	00000020 NVIC_IPR8_fields
08019df8 g     O .rodata	00000010 PredivFactorTable
08016404 g     O .rodata	00000008 TSC_IOG3CR_fields
080006d4 g     F .text	0000003a .hidden __aeabi_f2d
080052b2 g     F .text	0000000e USBD_LL_PrepareReceive
0800f284 g     O .rodata	00000008 DMA1_CNDTR3_fields
08005bd8 g     F .text	0000002c L3GD20_RebootCmd
0800c74c g     O .rodata	00000100 CAN_F27R1_fields
080115f4 g     O .rodata	00000010 TSC_IER_fields
08010524 g     O .rodata	000000e0 CAN_FFA1R_fields
0800f0d4 g     O .rodata	00000010 TIM8_CNT_fields
080108b4 g     O .rodata	00000008 ADC1_AWD3CR_fields
00000000  w      *UND*	00000000 _Jv_RegisterClasses
080165d4 g     O .rodata	00000008 RTC_BKP25R_fields
080119dc g     O .rodata	00000100 TSC_IOCCR_fields
080125b4 g     O .rodata	00000080 OPAMP_OPAMP3_CR_fields
08005052 g     F .text	0000000c USBD_CDC_SetRxBuffer
08019728 g     O .rodata	000000d0 EXTI_SWIER1_fields
08000414 g     F .text	0000027a .hidden __subdf3
0800bf74 g     O .rodata	00000008 TIM16_ARR_fields
0801135c g     O .rodata	00000010 DBGMCU_IDCODE_fields
08006450 g     F .text	00001424 _vfprintf_r
08009b40 g     F .text	0000005a __lo0bits
08013294 g     O .rodata	00000020 EXTI_IMR2_fields
08014894 g     O .rodata	00000008 TIM6_EGR_fields
08012c04 g     O .rodata	00000008 SPI1_RXCRCR_fields
08019a18 g     O .rodata	00000008 I2C1_PECR_fields
08003358 g     F .text	000000f4 HAL_PCD_EP_Receive
080195f0 g     O .rodata	00000018 ADC1_OFR3_fields
0800e10c g     O .rodata	00000058 COMP_COMP6_CSR_fields
08011e6c g     O .rodata	00000008 RTC_BKP1R_fields
080144e4 g     O .rodata	00000060 TIM8_CCMR1_Output_fields
0801400c g     O .rodata	000000b0 GPIOB_registers
08001d3c g     F .text	0000005c DecodeRegister
0801076c g     O .rodata	00000048 TIM8_SMCR_fields
08001c44 g     F .text	00000058 DecodeReadRegister
00000000  w      *UND*	00000000 __register_frame_info
0800c324 g     O .rodata	00000050 CAN_MCR_fields
0800c3b4 g     O .rodata	00000008 DAC_DOR1_fields
080019b8 g     F .text	0000004c TerminalRead
0800f194 g     O .rodata	00000060 TSC_CR_fields
0800d334 g     O .rodata	00000008 TIM2_DMAR_fields
0800c05c g     O .rodata	00000030 TIM8_CCMR1_Input_fields
08005b0a g     F .text	0000001e LSM303DLHC_AccIT1Enable
0800c854 g     O .rodata	00000100 CAN_F12R1_fields
08005e60  w    F .text	00000002 USBWakeUp_IRQHandler
08019998 g     O .rodata	00000008 TIM16_PSC_fields
0800ea54 g     O .rodata	00000008 USART1_RDR_fields
08012bcc g     O .rodata	00000038 RCC_BDCR_fields
08014c7c g     O .rodata	00000010 TIM17_DCR_fields
08016d0c g     O .rodata	00000008 NVIC_ISPR1_fields
0800cbac g     O .rodata	00000008 NVIC_ICPR2_fields
080002a0 g     F .text	00000022 my_LED_Function
0801abd8 g     O .parsetable	0000000c CmdAccelE
0801640c g     O .rodata	00000100 CAN_F21R2_fields
08005042 g     F .text	00000010 USBD_CDC_SetTxBuffer
0800d4dc g     O .rodata	00000070 SYSCFG_registers
08010bb4 g     O .rodata	00000080 OPAMP_OPAMP4_CR_fields
08005e60  w    F .text	00000002 DMA2_Channel3_IRQHandler
080110fc g     O .rodata	000000d0 EXTI_FTSR1_fields
080053ac g     F .text	0000001c USBD_VCP_InterfaceStrDescriptor
08010a34 g     O .rodata	00000100 CAN_F7R1_fields
08009a7c g     F .text	00000082 __multadd
080048e2 g     F .text	0000005a USBD_LL_SetupStage
08009a68 g     F .text	00000012 _Bfree
080155dc g     O .rodata	00000010 WWDG_CR_fields
08005e60  w    F .text	00000002 EXTI2_TSC_IRQHandler
0800d474 g     O .rodata	00000008 NVIC_STIR_fields
08005e60  w    F .text	00000002 TIM1_BRK_TIM15_IRQHandler
08013fbc g     O .rodata	00000050 TIM8_CCMR3_Output_fields



Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4b04      	ldr	r3, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018a:	4805      	ldr	r0, [pc, #20]	; (80001a0 <deregister_tm_clones+0x18>)
 800018c:	1a1b      	subs	r3, r3, r0
 800018e:	2b06      	cmp	r3, #6
 8000190:	d902      	bls.n	8000198 <deregister_tm_clones+0x10>
 8000192:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <deregister_tm_clones+0x1c>)
 8000194:	b103      	cbz	r3, 8000198 <deregister_tm_clones+0x10>
 8000196:	4718      	bx	r3
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	20000aa7 	.word	0x20000aa7
 80001a0:	20000aa4 	.word	0x20000aa4
 80001a4:	00000000 	.word	0x00000000

080001a8 <register_tm_clones>:
 80001a8:	4905      	ldr	r1, [pc, #20]	; (80001c0 <register_tm_clones+0x18>)
 80001aa:	4806      	ldr	r0, [pc, #24]	; (80001c4 <register_tm_clones+0x1c>)
 80001ac:	1a09      	subs	r1, r1, r0
 80001ae:	1089      	asrs	r1, r1, #2
 80001b0:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 80001b4:	1049      	asrs	r1, r1, #1
 80001b6:	d002      	beq.n	80001be <register_tm_clones+0x16>
 80001b8:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <register_tm_clones+0x20>)
 80001ba:	b103      	cbz	r3, 80001be <register_tm_clones+0x16>
 80001bc:	4718      	bx	r3
 80001be:	4770      	bx	lr
 80001c0:	20000aa4 	.word	0x20000aa4
 80001c4:	20000aa4 	.word	0x20000aa4
 80001c8:	00000000 	.word	0x00000000

080001cc <__do_global_dtors_aux>:
 80001cc:	b510      	push	{r4, lr}
 80001ce:	4c06      	ldr	r4, [pc, #24]	; (80001e8 <__do_global_dtors_aux+0x1c>)
 80001d0:	7823      	ldrb	r3, [r4, #0]
 80001d2:	b943      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x1a>
 80001d4:	f7ff ffd8 	bl	8000188 <deregister_tm_clones>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x20>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x16>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x24>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000aa4 	.word	0x20000aa4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a88c 	.word	0x0800a88c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b08      	ldr	r3, [pc, #32]	; (8000218 <frame_dummy+0x24>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4808      	ldr	r0, [pc, #32]	; (800021c <frame_dummy+0x28>)
 80001fc:	4908      	ldr	r1, [pc, #32]	; (8000220 <frame_dummy+0x2c>)
 80001fe:	f3af 8000 	nop.w
 8000202:	4808      	ldr	r0, [pc, #32]	; (8000224 <frame_dummy+0x30>)
 8000204:	6803      	ldr	r3, [r0, #0]
 8000206:	b913      	cbnz	r3, 800020e <frame_dummy+0x1a>
 8000208:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800020c:	e7cc      	b.n	80001a8 <register_tm_clones>
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <frame_dummy+0x34>)
 8000210:	2b00      	cmp	r3, #0
 8000212:	d0f9      	beq.n	8000208 <frame_dummy+0x14>
 8000214:	4798      	blx	r3
 8000216:	e7f7      	b.n	8000208 <frame_dummy+0x14>
 8000218:	00000000 	.word	0x00000000
 800021c:	0800a88c 	.word	0x0800a88c
 8000220:	20000aa8 	.word	0x20000aa8
 8000224:	20000aa4 	.word	0x20000aa4
 8000228:	00000000 	.word	0x00000000

0800022c <mytest>:
    .type   mytest, %function   @@ - symbol type (not req)
@@ Declaration : int mytest(int x)
@@ Uses r0 for param 0
@@   r0: x
mytest:
    push {lr}
 800022c:	b500      	push	{lr}
    push {r1}
 800022e:	b402      	push	{r1}
    push {r0-r7}
 8000230:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
    ldr  r0, =7
 8000232:	2007      	movs	r0, #7
    bl   BSP_LED_Toggle           @@ call BSP function
 8000234:	f005 f9f8 	bl	8005628 <BSP_LED_Toggle>
    pop  {r0-r7}
 8000238:	bcff      	pop	{r0, r1, r2, r3, r4, r5, r6, r7}
    ldr  r1, =myTickCount
 800023a:	4924      	ldr	r1, [pc, #144]	; (80002cc <my_Init+0x4>)
    ldr  r0, [r1]
 800023c:	6808      	ldr	r0, [r1, #0]
    pop  {r1} 
 800023e:	bc02      	pop	{r1}
    pop  {pc}
 8000240:	bd00      	pop	{pc}
 8000242:	bf00      	nop

08000244 <my_Tick>:
    .thumb_func             @@ /
    .type   my_Tick, %function   @@ - symbol type (not req)
@@ Declaration : void my_Tick( void )
@@ Uses nothing
my_Tick:
    push {lr}
 8000244:	b500      	push	{lr}
    push {r4-r11}
 8000246:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    ldr  r1,=myTickCount
 800024a:	4920      	ldr	r1, [pc, #128]	; (80002cc <my_Init+0x4>)
    ldr  r0, [r1]
 800024c:	6808      	ldr	r0, [r1, #0]
	ldr  r3,=ledCounter
 800024e:	4b20      	ldr	r3, [pc, #128]	; (80002d0 <my_Init+0x8>)
	cmp  r0,#0
 8000250:	2800      	cmp	r0, #0
	beq	 turnOnLed
 8000252:	d003      	beq.n	800025c <turnOnLed>
	cmp  r0,#500
 8000254:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
	beq  resetCounter
 8000258:	d006      	beq.n	8000268 <resetCounter>
	b    continue
 800025a:	e01b      	b.n	8000294 <continue>

0800025c <turnOnLed>:
turnOnLed:						  @@Turn on LED[x] at 0 ms
	push {r0,r1,r3}
 800025c:	b40b      	push	{r0, r1, r3}
	ldr  r0,[r3]
 800025e:	6818      	ldr	r0, [r3, #0]
    bl   my_LED_Function         @@ turn off LED[x] after 500 ms
 8000260:	f000 f81e 	bl	80002a0 <my_LED_Function>
    pop  {r0,r1,r3}
 8000264:	bc0b      	pop	{r0, r1, r3}
	b    continue
 8000266:	e015      	b.n	8000294 <continue>

08000268 <resetCounter>:
resetCounter:
	mov r0,#0
 8000268:	f04f 0000 	mov.w	r0, #0
	str r0,[r1]					  @@ reset myTickCount to zero
 800026c:	6008      	str	r0, [r1, #0]
	push {r0,r1,r3}
 800026e:	b40b      	push	{r0, r1, r3}
	ldr  r0,[r3]
 8000270:	6818      	ldr	r0, [r3, #0]
    bl   my_LED_Function         @@ turn off LED[x] after 500 ms
 8000272:	f000 f815 	bl	80002a0 <my_LED_Function>
    pop  {r0,r1,r3}
 8000276:	bc0b      	pop	{r0, r1, r3}
	ldr r3,=ledCounter
 8000278:	4b15      	ldr	r3, [pc, #84]	; (80002d0 <my_Init+0x8>)
	ldr r3,[r3]
 800027a:	681b      	ldr	r3, [r3, #0]
	add r3,r3,#1
 800027c:	f103 0301 	add.w	r3, r3, #1
	ldr r4,=ledCounter
 8000280:	4c13      	ldr	r4, [pc, #76]	; (80002d0 <my_Init+0x8>)
	str r3,[r4]					  @@ increment Led index
 8000282:	6023      	str	r3, [r4, #0]
	cmp r3,#7
 8000284:	2b07      	cmp	r3, #7
	bgt resetLED				  @@ branch to resetLED when led index is >7
 8000286:	dc00      	bgt.n	800028a <resetLED>
	b	skip
 8000288:	e007      	b.n	800029a <skip>

0800028a <resetLED>:
resetLED:
	mov r3,#0				
 800028a:	f04f 0300 	mov.w	r3, #0
	ldr r4,=ledCounter
 800028e:	4c10      	ldr	r4, [pc, #64]	; (80002d0 <my_Init+0x8>)
	str r3,[r4]					  @@ reset led index to 0
 8000290:	6023      	str	r3, [r4, #0]
	b skip
 8000292:	e002      	b.n	800029a <skip>

08000294 <continue>:
continue:	
	add  r0, r0, #1				  @@ increment myTickCount by 1
 8000294:	f100 0001 	add.w	r0, r0, #1
    str  r0, [r1]
 8000298:	6008      	str	r0, [r1, #0]

0800029a <skip>:
skip:
    pop  {r4-r11}
 800029a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    pop  {pc}
 800029e:	bd00      	pop	{pc}

080002a0 <my_LED_Function>:
    .global my_LED_Function          @@ - Symbol name for function
    .code   16              @@ - 16bit THUMB code (BOTH are required!)
    .thumb_func             @@ /
    .type   my_LED_Function, %function   @@ - symbol type (not req)
my_LED_Function:      @@ This function replaces BSP_LEDToggle function for toggling on board leds
	push {r4-r12,lr}
 80002a0:	e92d 5ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	ldr r1,=LEDsAddress
 80002a4:	490b      	ldr	r1, [pc, #44]	; (80002d4 <my_Init+0xc>)
	ldr r1,[r1]
 80002a6:	6809      	ldr	r1, [r1, #0]
	ldrh r3,[r1] 
 80002a8:	880b      	ldrh	r3, [r1, #0]
	mov r2,#0x1     
 80002aa:	f04f 0201 	mov.w	r2, #1
	add r0,#8			   @@ add offset to the LED wants to be toggled by 8
 80002ae:	f100 0008 	add.w	r0, r0, #8
	lsl r2,r2,r0		   @@ shift r0 to the left by led place + offset
 80002b2:	fa02 f200 	lsl.w	r2, r2, r0

	eor r3,r3,r2           @@ toggle LED
 80002b6:	ea83 0302 	eor.w	r3, r3, r2
	strh r3,[r1]		   @@ store xored value into LEDsAddress register	
 80002ba:	800b      	strh	r3, [r1, #0]
	pop {r4-r12,lr}
 80002bc:	e8bd 5ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	bx lr	
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop

080002c4 <my_Loop>:
    .thumb_func             @@ /
    .type   my_Loop, %function   @@ - symbol type (not req)
@@ Declaration : void my_Loop( void )
@@ Uses nothing
my_Loop:
    push {lr}
 80002c4:	b500      	push	{lr}
    pop  {pc}
 80002c6:	bd00      	pop	{pc}

080002c8 <my_Init>:
    .thumb_func             @@ /
    .type   my_Init, %function   @@ - symbol type (not req)
@@ Declaration : void my_Init( void )
@@ Uses nothing
my_Init:
    push {lr}
 80002c8:	b500      	push	{lr}
    pop  {pc}
 80002ca:	bd00      	pop	{pc}
    push {r1}
    push {r0-r7}
    ldr  r0, =7
    bl   BSP_LED_Toggle           @@ call BSP function
    pop  {r0-r7}
    ldr  r1, =myTickCount
 80002cc:	20000000 	.word	0x20000000
my_Tick:
    push {lr}
    push {r4-r11}
    ldr  r1,=myTickCount
    ldr  r0, [r1]
	ldr  r3,=ledCounter
 80002d0:	20000004 	.word	0x20000004
    .code   16              @@ - 16bit THUMB code (BOTH are required!)
    .thumb_func             @@ /
    .type   my_LED_Function, %function   @@ - symbol type (not req)
my_LED_Function:      @@ This function replaces BSP_LEDToggle function for toggling on board leds
	push {r4-r12,lr}
	ldr r1,=LEDsAddress
 80002d4:	20000008 	.word	0x20000008

080002d8 <memcpy>:
 80002d8:	4684      	mov	ip, r0
 80002da:	ea41 0300 	orr.w	r3, r1, r0
 80002de:	f013 0303 	ands.w	r3, r3, #3
 80002e2:	d16d      	bne.n	80003c0 <memcpy+0xe8>
 80002e4:	3a40      	subs	r2, #64	; 0x40
 80002e6:	d341      	bcc.n	800036c <memcpy+0x94>
 80002e8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002ec:	f840 3b04 	str.w	r3, [r0], #4
 80002f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002f4:	f840 3b04 	str.w	r3, [r0], #4
 80002f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002fc:	f840 3b04 	str.w	r3, [r0], #4
 8000300:	f851 3b04 	ldr.w	r3, [r1], #4
 8000304:	f840 3b04 	str.w	r3, [r0], #4
 8000308:	f851 3b04 	ldr.w	r3, [r1], #4
 800030c:	f840 3b04 	str.w	r3, [r0], #4
 8000310:	f851 3b04 	ldr.w	r3, [r1], #4
 8000314:	f840 3b04 	str.w	r3, [r0], #4
 8000318:	f851 3b04 	ldr.w	r3, [r1], #4
 800031c:	f840 3b04 	str.w	r3, [r0], #4
 8000320:	f851 3b04 	ldr.w	r3, [r1], #4
 8000324:	f840 3b04 	str.w	r3, [r0], #4
 8000328:	f851 3b04 	ldr.w	r3, [r1], #4
 800032c:	f840 3b04 	str.w	r3, [r0], #4
 8000330:	f851 3b04 	ldr.w	r3, [r1], #4
 8000334:	f840 3b04 	str.w	r3, [r0], #4
 8000338:	f851 3b04 	ldr.w	r3, [r1], #4
 800033c:	f840 3b04 	str.w	r3, [r0], #4
 8000340:	f851 3b04 	ldr.w	r3, [r1], #4
 8000344:	f840 3b04 	str.w	r3, [r0], #4
 8000348:	f851 3b04 	ldr.w	r3, [r1], #4
 800034c:	f840 3b04 	str.w	r3, [r0], #4
 8000350:	f851 3b04 	ldr.w	r3, [r1], #4
 8000354:	f840 3b04 	str.w	r3, [r0], #4
 8000358:	f851 3b04 	ldr.w	r3, [r1], #4
 800035c:	f840 3b04 	str.w	r3, [r0], #4
 8000360:	f851 3b04 	ldr.w	r3, [r1], #4
 8000364:	f840 3b04 	str.w	r3, [r0], #4
 8000368:	3a40      	subs	r2, #64	; 0x40
 800036a:	d2bd      	bcs.n	80002e8 <memcpy+0x10>
 800036c:	3230      	adds	r2, #48	; 0x30
 800036e:	d311      	bcc.n	8000394 <memcpy+0xbc>
 8000370:	f851 3b04 	ldr.w	r3, [r1], #4
 8000374:	f840 3b04 	str.w	r3, [r0], #4
 8000378:	f851 3b04 	ldr.w	r3, [r1], #4
 800037c:	f840 3b04 	str.w	r3, [r0], #4
 8000380:	f851 3b04 	ldr.w	r3, [r1], #4
 8000384:	f840 3b04 	str.w	r3, [r0], #4
 8000388:	f851 3b04 	ldr.w	r3, [r1], #4
 800038c:	f840 3b04 	str.w	r3, [r0], #4
 8000390:	3a10      	subs	r2, #16
 8000392:	d2ed      	bcs.n	8000370 <memcpy+0x98>
 8000394:	320c      	adds	r2, #12
 8000396:	d305      	bcc.n	80003a4 <memcpy+0xcc>
 8000398:	f851 3b04 	ldr.w	r3, [r1], #4
 800039c:	f840 3b04 	str.w	r3, [r0], #4
 80003a0:	3a04      	subs	r2, #4
 80003a2:	d2f9      	bcs.n	8000398 <memcpy+0xc0>
 80003a4:	3204      	adds	r2, #4
 80003a6:	d008      	beq.n	80003ba <memcpy+0xe2>
 80003a8:	07d2      	lsls	r2, r2, #31
 80003aa:	bf1c      	itt	ne
 80003ac:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80003b0:	f800 3b01 	strbne.w	r3, [r0], #1
 80003b4:	d301      	bcc.n	80003ba <memcpy+0xe2>
 80003b6:	880b      	ldrh	r3, [r1, #0]
 80003b8:	8003      	strh	r3, [r0, #0]
 80003ba:	4660      	mov	r0, ip
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	2a08      	cmp	r2, #8
 80003c2:	d313      	bcc.n	80003ec <memcpy+0x114>
 80003c4:	078b      	lsls	r3, r1, #30
 80003c6:	d08d      	beq.n	80002e4 <memcpy+0xc>
 80003c8:	f010 0303 	ands.w	r3, r0, #3
 80003cc:	d08a      	beq.n	80002e4 <memcpy+0xc>
 80003ce:	f1c3 0304 	rsb	r3, r3, #4
 80003d2:	1ad2      	subs	r2, r2, r3
 80003d4:	07db      	lsls	r3, r3, #31
 80003d6:	bf1c      	itt	ne
 80003d8:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80003dc:	f800 3b01 	strbne.w	r3, [r0], #1
 80003e0:	d380      	bcc.n	80002e4 <memcpy+0xc>
 80003e2:	f831 3b02 	ldrh.w	r3, [r1], #2
 80003e6:	f820 3b02 	strh.w	r3, [r0], #2
 80003ea:	e77b      	b.n	80002e4 <memcpy+0xc>
 80003ec:	3a04      	subs	r2, #4
 80003ee:	d3d9      	bcc.n	80003a4 <memcpy+0xcc>
 80003f0:	3a01      	subs	r2, #1
 80003f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80003f6:	f800 3b01 	strb.w	r3, [r0], #1
 80003fa:	d2f9      	bcs.n	80003f0 <memcpy+0x118>
 80003fc:	780b      	ldrb	r3, [r1, #0]
 80003fe:	7003      	strb	r3, [r0, #0]
 8000400:	784b      	ldrb	r3, [r1, #1]
 8000402:	7043      	strb	r3, [r0, #1]
 8000404:	788b      	ldrb	r3, [r1, #2]
 8000406:	7083      	strb	r3, [r0, #2]
 8000408:	4660      	mov	r0, ip
 800040a:	4770      	bx	lr

0800040c <__aeabi_drsub>:
 800040c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000410:	e002      	b.n	8000418 <__adddf3>
 8000412:	bf00      	nop

08000414 <__aeabi_dsub>:
 8000414:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000418 <__adddf3>:
 8000418:	b530      	push	{r4, r5, lr}
 800041a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800041e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000422:	ea94 0f05 	teq	r4, r5
 8000426:	bf08      	it	eq
 8000428:	ea90 0f02 	teqeq	r0, r2
 800042c:	bf1f      	itttt	ne
 800042e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000432:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000436:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800043a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043e:	f000 80e2 	beq.w	8000606 <__adddf3+0x1ee>
 8000442:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000446:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800044a:	bfb8      	it	lt
 800044c:	426d      	neglt	r5, r5
 800044e:	dd0c      	ble.n	800046a <__adddf3+0x52>
 8000450:	442c      	add	r4, r5
 8000452:	ea80 0202 	eor.w	r2, r0, r2
 8000456:	ea81 0303 	eor.w	r3, r1, r3
 800045a:	ea82 0000 	eor.w	r0, r2, r0
 800045e:	ea83 0101 	eor.w	r1, r3, r1
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	2d36      	cmp	r5, #54	; 0x36
 800046c:	bf88      	it	hi
 800046e:	bd30      	pophi	{r4, r5, pc}
 8000470:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000474:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000478:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800047c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000480:	d002      	beq.n	8000488 <__adddf3+0x70>
 8000482:	4240      	negs	r0, r0
 8000484:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000488:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800048c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000490:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000494:	d002      	beq.n	800049c <__adddf3+0x84>
 8000496:	4252      	negs	r2, r2
 8000498:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800049c:	ea94 0f05 	teq	r4, r5
 80004a0:	f000 80a7 	beq.w	80005f2 <__adddf3+0x1da>
 80004a4:	f1a4 0401 	sub.w	r4, r4, #1
 80004a8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004ac:	db0d      	blt.n	80004ca <__adddf3+0xb2>
 80004ae:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004b2:	fa22 f205 	lsr.w	r2, r2, r5
 80004b6:	1880      	adds	r0, r0, r2
 80004b8:	f141 0100 	adc.w	r1, r1, #0
 80004bc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004c0:	1880      	adds	r0, r0, r2
 80004c2:	fa43 f305 	asr.w	r3, r3, r5
 80004c6:	4159      	adcs	r1, r3
 80004c8:	e00e      	b.n	80004e8 <__adddf3+0xd0>
 80004ca:	f1a5 0520 	sub.w	r5, r5, #32
 80004ce:	f10e 0e20 	add.w	lr, lr, #32
 80004d2:	2a01      	cmp	r2, #1
 80004d4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004d8:	bf28      	it	cs
 80004da:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004de:	fa43 f305 	asr.w	r3, r3, r5
 80004e2:	18c0      	adds	r0, r0, r3
 80004e4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	d507      	bpl.n	80004fe <__adddf3+0xe6>
 80004ee:	f04f 0e00 	mov.w	lr, #0
 80004f2:	f1dc 0c00 	rsbs	ip, ip, #0
 80004f6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004fa:	eb6e 0101 	sbc.w	r1, lr, r1
 80004fe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000502:	d31b      	bcc.n	800053c <__adddf3+0x124>
 8000504:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000508:	d30c      	bcc.n	8000524 <__adddf3+0x10c>
 800050a:	0849      	lsrs	r1, r1, #1
 800050c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000510:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000514:	f104 0401 	add.w	r4, r4, #1
 8000518:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800051c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000520:	f080 809a 	bcs.w	8000658 <__adddf3+0x240>
 8000524:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000528:	bf08      	it	eq
 800052a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800052e:	f150 0000 	adcs.w	r0, r0, #0
 8000532:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000536:	ea41 0105 	orr.w	r1, r1, r5
 800053a:	bd30      	pop	{r4, r5, pc}
 800053c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000540:	4140      	adcs	r0, r0
 8000542:	eb41 0101 	adc.w	r1, r1, r1
 8000546:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800054a:	f1a4 0401 	sub.w	r4, r4, #1
 800054e:	d1e9      	bne.n	8000524 <__adddf3+0x10c>
 8000550:	f091 0f00 	teq	r1, #0
 8000554:	bf04      	itt	eq
 8000556:	4601      	moveq	r1, r0
 8000558:	2000      	moveq	r0, #0
 800055a:	fab1 f381 	clz	r3, r1
 800055e:	bf08      	it	eq
 8000560:	3320      	addeq	r3, #32
 8000562:	f1a3 030b 	sub.w	r3, r3, #11
 8000566:	f1b3 0220 	subs.w	r2, r3, #32
 800056a:	da0c      	bge.n	8000586 <__adddf3+0x16e>
 800056c:	320c      	adds	r2, #12
 800056e:	dd08      	ble.n	8000582 <__adddf3+0x16a>
 8000570:	f102 0c14 	add.w	ip, r2, #20
 8000574:	f1c2 020c 	rsb	r2, r2, #12
 8000578:	fa01 f00c 	lsl.w	r0, r1, ip
 800057c:	fa21 f102 	lsr.w	r1, r1, r2
 8000580:	e00c      	b.n	800059c <__adddf3+0x184>
 8000582:	f102 0214 	add.w	r2, r2, #20
 8000586:	bfd8      	it	le
 8000588:	f1c2 0c20 	rsble	ip, r2, #32
 800058c:	fa01 f102 	lsl.w	r1, r1, r2
 8000590:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000594:	bfdc      	itt	le
 8000596:	ea41 010c 	orrle.w	r1, r1, ip
 800059a:	4090      	lslle	r0, r2
 800059c:	1ae4      	subs	r4, r4, r3
 800059e:	bfa2      	ittt	ge
 80005a0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005a4:	4329      	orrge	r1, r5
 80005a6:	bd30      	popge	{r4, r5, pc}
 80005a8:	ea6f 0404 	mvn.w	r4, r4
 80005ac:	3c1f      	subs	r4, #31
 80005ae:	da1c      	bge.n	80005ea <__adddf3+0x1d2>
 80005b0:	340c      	adds	r4, #12
 80005b2:	dc0e      	bgt.n	80005d2 <__adddf3+0x1ba>
 80005b4:	f104 0414 	add.w	r4, r4, #20
 80005b8:	f1c4 0220 	rsb	r2, r4, #32
 80005bc:	fa20 f004 	lsr.w	r0, r0, r4
 80005c0:	fa01 f302 	lsl.w	r3, r1, r2
 80005c4:	ea40 0003 	orr.w	r0, r0, r3
 80005c8:	fa21 f304 	lsr.w	r3, r1, r4
 80005cc:	ea45 0103 	orr.w	r1, r5, r3
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	f1c4 040c 	rsb	r4, r4, #12
 80005d6:	f1c4 0220 	rsb	r2, r4, #32
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 f304 	lsl.w	r3, r1, r4
 80005e2:	ea40 0003 	orr.w	r0, r0, r3
 80005e6:	4629      	mov	r1, r5
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	fa21 f004 	lsr.w	r0, r1, r4
 80005ee:	4629      	mov	r1, r5
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f094 0f00 	teq	r4, #0
 80005f6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005fa:	bf06      	itte	eq
 80005fc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000600:	3401      	addeq	r4, #1
 8000602:	3d01      	subne	r5, #1
 8000604:	e74e      	b.n	80004a4 <__adddf3+0x8c>
 8000606:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060a:	bf18      	it	ne
 800060c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000610:	d029      	beq.n	8000666 <__adddf3+0x24e>
 8000612:	ea94 0f05 	teq	r4, r5
 8000616:	bf08      	it	eq
 8000618:	ea90 0f02 	teqeq	r0, r2
 800061c:	d005      	beq.n	800062a <__adddf3+0x212>
 800061e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000622:	bf04      	itt	eq
 8000624:	4619      	moveq	r1, r3
 8000626:	4610      	moveq	r0, r2
 8000628:	bd30      	pop	{r4, r5, pc}
 800062a:	ea91 0f03 	teq	r1, r3
 800062e:	bf1e      	ittt	ne
 8000630:	2100      	movne	r1, #0
 8000632:	2000      	movne	r0, #0
 8000634:	bd30      	popne	{r4, r5, pc}
 8000636:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800063a:	d105      	bne.n	8000648 <__adddf3+0x230>
 800063c:	0040      	lsls	r0, r0, #1
 800063e:	4149      	adcs	r1, r1
 8000640:	bf28      	it	cs
 8000642:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd30      	pop	{r4, r5, pc}
 8000648:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800064c:	bf3c      	itt	cc
 800064e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000652:	bd30      	popcc	{r4, r5, pc}
 8000654:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000658:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800065c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	bd30      	pop	{r4, r5, pc}
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf1a      	itte	ne
 800066c:	4619      	movne	r1, r3
 800066e:	4610      	movne	r0, r2
 8000670:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000674:	bf1c      	itt	ne
 8000676:	460b      	movne	r3, r1
 8000678:	4602      	movne	r2, r0
 800067a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800067e:	bf06      	itte	eq
 8000680:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000684:	ea91 0f03 	teqeq	r1, r3
 8000688:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800068c:	bd30      	pop	{r4, r5, pc}
 800068e:	bf00      	nop

08000690 <__aeabi_ui2d>:
 8000690:	f090 0f00 	teq	r0, #0
 8000694:	bf04      	itt	eq
 8000696:	2100      	moveq	r1, #0
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006a4:	f04f 0500 	mov.w	r5, #0
 80006a8:	f04f 0100 	mov.w	r1, #0
 80006ac:	e750      	b.n	8000550 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_i2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006c8:	bf48      	it	mi
 80006ca:	4240      	negmi	r0, r0
 80006cc:	f04f 0100 	mov.w	r1, #0
 80006d0:	e73e      	b.n	8000550 <__adddf3+0x138>
 80006d2:	bf00      	nop

080006d4 <__aeabi_f2d>:
 80006d4:	0042      	lsls	r2, r0, #1
 80006d6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006da:	ea4f 0131 	mov.w	r1, r1, rrx
 80006de:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006e2:	bf1f      	itttt	ne
 80006e4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006ec:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80006f0:	4770      	bxne	lr
 80006f2:	f092 0f00 	teq	r2, #0
 80006f6:	bf14      	ite	ne
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	4770      	bxeq	lr
 80006fe:	b530      	push	{r4, r5, lr}
 8000700:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000704:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	e720      	b.n	8000550 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_ul2d>:
 8000710:	ea50 0201 	orrs.w	r2, r0, r1
 8000714:	bf08      	it	eq
 8000716:	4770      	bxeq	lr
 8000718:	b530      	push	{r4, r5, lr}
 800071a:	f04f 0500 	mov.w	r5, #0
 800071e:	e00a      	b.n	8000736 <__aeabi_l2d+0x16>

08000720 <__aeabi_l2d>:
 8000720:	ea50 0201 	orrs.w	r2, r0, r1
 8000724:	bf08      	it	eq
 8000726:	4770      	bxeq	lr
 8000728:	b530      	push	{r4, r5, lr}
 800072a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800072e:	d502      	bpl.n	8000736 <__aeabi_l2d+0x16>
 8000730:	4240      	negs	r0, r0
 8000732:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000736:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800073a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800073e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000742:	f43f aedc 	beq.w	80004fe <__adddf3+0xe6>
 8000746:	f04f 0203 	mov.w	r2, #3
 800074a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800074e:	bf18      	it	ne
 8000750:	3203      	addne	r2, #3
 8000752:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000756:	bf18      	it	ne
 8000758:	3203      	addne	r2, #3
 800075a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800075e:	f1c2 0320 	rsb	r3, r2, #32
 8000762:	fa00 fc03 	lsl.w	ip, r0, r3
 8000766:	fa20 f002 	lsr.w	r0, r0, r2
 800076a:	fa01 fe03 	lsl.w	lr, r1, r3
 800076e:	ea40 000e 	orr.w	r0, r0, lr
 8000772:	fa21 f102 	lsr.w	r1, r1, r2
 8000776:	4414      	add	r4, r2
 8000778:	e6c1      	b.n	80004fe <__adddf3+0xe6>
 800077a:	bf00      	nop

0800077c <__aeabi_dmul>:
 800077c:	b570      	push	{r4, r5, r6, lr}
 800077e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000782:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000786:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800078a:	bf1d      	ittte	ne
 800078c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000790:	ea94 0f0c 	teqne	r4, ip
 8000794:	ea95 0f0c 	teqne	r5, ip
 8000798:	f000 f8de 	bleq	8000958 <__aeabi_dmul+0x1dc>
 800079c:	442c      	add	r4, r5
 800079e:	ea81 0603 	eor.w	r6, r1, r3
 80007a2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80007a6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80007aa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80007ae:	bf18      	it	ne
 80007b0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80007b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80007bc:	d038      	beq.n	8000830 <__aeabi_dmul+0xb4>
 80007be:	fba0 ce02 	umull	ip, lr, r0, r2
 80007c2:	f04f 0500 	mov.w	r5, #0
 80007c6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80007ca:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80007ce:	fbe0 e503 	umlal	lr, r5, r0, r3
 80007d2:	f04f 0600 	mov.w	r6, #0
 80007d6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80007da:	f09c 0f00 	teq	ip, #0
 80007de:	bf18      	it	ne
 80007e0:	f04e 0e01 	orrne.w	lr, lr, #1
 80007e4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80007e8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80007ec:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80007f0:	d204      	bcs.n	80007fc <__aeabi_dmul+0x80>
 80007f2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80007f6:	416d      	adcs	r5, r5
 80007f8:	eb46 0606 	adc.w	r6, r6, r6
 80007fc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000800:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000804:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000808:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800080c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000810:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000814:	bf88      	it	hi
 8000816:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800081a:	d81e      	bhi.n	800085a <__aeabi_dmul+0xde>
 800081c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000820:	bf08      	it	eq
 8000822:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000826:	f150 0000 	adcs.w	r0, r0, #0
 800082a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800082e:	bd70      	pop	{r4, r5, r6, pc}
 8000830:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000834:	ea46 0101 	orr.w	r1, r6, r1
 8000838:	ea40 0002 	orr.w	r0, r0, r2
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000844:	bfc2      	ittt	gt
 8000846:	ebd4 050c 	rsbsgt	r5, r4, ip
 800084a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800084e:	bd70      	popgt	{r4, r5, r6, pc}
 8000850:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000854:	f04f 0e00 	mov.w	lr, #0
 8000858:	3c01      	subs	r4, #1
 800085a:	f300 80ab 	bgt.w	80009b4 <__aeabi_dmul+0x238>
 800085e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000862:	bfde      	ittt	le
 8000864:	2000      	movle	r0, #0
 8000866:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800086a:	bd70      	pople	{r4, r5, r6, pc}
 800086c:	f1c4 0400 	rsb	r4, r4, #0
 8000870:	3c20      	subs	r4, #32
 8000872:	da35      	bge.n	80008e0 <__aeabi_dmul+0x164>
 8000874:	340c      	adds	r4, #12
 8000876:	dc1b      	bgt.n	80008b0 <__aeabi_dmul+0x134>
 8000878:	f104 0414 	add.w	r4, r4, #20
 800087c:	f1c4 0520 	rsb	r5, r4, #32
 8000880:	fa00 f305 	lsl.w	r3, r0, r5
 8000884:	fa20 f004 	lsr.w	r0, r0, r4
 8000888:	fa01 f205 	lsl.w	r2, r1, r5
 800088c:	ea40 0002 	orr.w	r0, r0, r2
 8000890:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000894:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000898:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800089c:	fa21 f604 	lsr.w	r6, r1, r4
 80008a0:	eb42 0106 	adc.w	r1, r2, r6
 80008a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008a8:	bf08      	it	eq
 80008aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008ae:	bd70      	pop	{r4, r5, r6, pc}
 80008b0:	f1c4 040c 	rsb	r4, r4, #12
 80008b4:	f1c4 0520 	rsb	r5, r4, #32
 80008b8:	fa00 f304 	lsl.w	r3, r0, r4
 80008bc:	fa20 f005 	lsr.w	r0, r0, r5
 80008c0:	fa01 f204 	lsl.w	r2, r1, r4
 80008c4:	ea40 0002 	orr.w	r0, r0, r2
 80008c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80008d0:	f141 0100 	adc.w	r1, r1, #0
 80008d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008d8:	bf08      	it	eq
 80008da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f1c4 0520 	rsb	r5, r4, #32
 80008e4:	fa00 f205 	lsl.w	r2, r0, r5
 80008e8:	ea4e 0e02 	orr.w	lr, lr, r2
 80008ec:	fa20 f304 	lsr.w	r3, r0, r4
 80008f0:	fa01 f205 	lsl.w	r2, r1, r5
 80008f4:	ea43 0302 	orr.w	r3, r3, r2
 80008f8:	fa21 f004 	lsr.w	r0, r1, r4
 80008fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000900:	fa21 f204 	lsr.w	r2, r1, r4
 8000904:	ea20 0002 	bic.w	r0, r0, r2
 8000908:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800090c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000910:	bf08      	it	eq
 8000912:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f094 0f00 	teq	r4, #0
 800091c:	d10f      	bne.n	800093e <__aeabi_dmul+0x1c2>
 800091e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000922:	0040      	lsls	r0, r0, #1
 8000924:	eb41 0101 	adc.w	r1, r1, r1
 8000928:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800092c:	bf08      	it	eq
 800092e:	3c01      	subeq	r4, #1
 8000930:	d0f7      	beq.n	8000922 <__aeabi_dmul+0x1a6>
 8000932:	ea41 0106 	orr.w	r1, r1, r6
 8000936:	f095 0f00 	teq	r5, #0
 800093a:	bf18      	it	ne
 800093c:	4770      	bxne	lr
 800093e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000942:	0052      	lsls	r2, r2, #1
 8000944:	eb43 0303 	adc.w	r3, r3, r3
 8000948:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800094c:	bf08      	it	eq
 800094e:	3d01      	subeq	r5, #1
 8000950:	d0f7      	beq.n	8000942 <__aeabi_dmul+0x1c6>
 8000952:	ea43 0306 	orr.w	r3, r3, r6
 8000956:	4770      	bx	lr
 8000958:	ea94 0f0c 	teq	r4, ip
 800095c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000960:	bf18      	it	ne
 8000962:	ea95 0f0c 	teqne	r5, ip
 8000966:	d00c      	beq.n	8000982 <__aeabi_dmul+0x206>
 8000968:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800096c:	bf18      	it	ne
 800096e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000972:	d1d1      	bne.n	8000918 <__aeabi_dmul+0x19c>
 8000974:	ea81 0103 	eor.w	r1, r1, r3
 8000978:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800097c:	f04f 0000 	mov.w	r0, #0
 8000980:	bd70      	pop	{r4, r5, r6, pc}
 8000982:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000986:	bf06      	itte	eq
 8000988:	4610      	moveq	r0, r2
 800098a:	4619      	moveq	r1, r3
 800098c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000990:	d019      	beq.n	80009c6 <__aeabi_dmul+0x24a>
 8000992:	ea94 0f0c 	teq	r4, ip
 8000996:	d102      	bne.n	800099e <__aeabi_dmul+0x222>
 8000998:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800099c:	d113      	bne.n	80009c6 <__aeabi_dmul+0x24a>
 800099e:	ea95 0f0c 	teq	r5, ip
 80009a2:	d105      	bne.n	80009b0 <__aeabi_dmul+0x234>
 80009a4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80009a8:	bf1c      	itt	ne
 80009aa:	4610      	movne	r0, r2
 80009ac:	4619      	movne	r1, r3
 80009ae:	d10a      	bne.n	80009c6 <__aeabi_dmul+0x24a>
 80009b0:	ea81 0103 	eor.w	r1, r1, r3
 80009b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80009b8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80009bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80009c0:	f04f 0000 	mov.w	r0, #0
 80009c4:	bd70      	pop	{r4, r5, r6, pc}
 80009c6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80009ca:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80009ce:	bd70      	pop	{r4, r5, r6, pc}

080009d0 <__aeabi_ddiv>:
 80009d0:	b570      	push	{r4, r5, r6, lr}
 80009d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80009da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80009de:	bf1d      	ittte	ne
 80009e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80009e4:	ea94 0f0c 	teqne	r4, ip
 80009e8:	ea95 0f0c 	teqne	r5, ip
 80009ec:	f000 f8a7 	bleq	8000b3e <__aeabi_ddiv+0x16e>
 80009f0:	eba4 0405 	sub.w	r4, r4, r5
 80009f4:	ea81 0e03 	eor.w	lr, r1, r3
 80009f8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000a00:	f000 8088 	beq.w	8000b14 <__aeabi_ddiv+0x144>
 8000a04:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000a08:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000a0c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000a10:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000a14:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000a18:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000a1c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000a20:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000a24:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000a28:	429d      	cmp	r5, r3
 8000a2a:	bf08      	it	eq
 8000a2c:	4296      	cmpeq	r6, r2
 8000a2e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000a32:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000a36:	d202      	bcs.n	8000a3e <__aeabi_ddiv+0x6e>
 8000a38:	085b      	lsrs	r3, r3, #1
 8000a3a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a3e:	1ab6      	subs	r6, r6, r2
 8000a40:	eb65 0503 	sbc.w	r5, r5, r3
 8000a44:	085b      	lsrs	r3, r3, #1
 8000a46:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a4a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000a4e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000a52:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a56:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a5a:	bf22      	ittt	cs
 8000a5c:	1ab6      	subcs	r6, r6, r2
 8000a5e:	4675      	movcs	r5, lr
 8000a60:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a64:	085b      	lsrs	r3, r3, #1
 8000a66:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a6a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a6e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a72:	bf22      	ittt	cs
 8000a74:	1ab6      	subcs	r6, r6, r2
 8000a76:	4675      	movcs	r5, lr
 8000a78:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a7c:	085b      	lsrs	r3, r3, #1
 8000a7e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a82:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a86:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a8a:	bf22      	ittt	cs
 8000a8c:	1ab6      	subcs	r6, r6, r2
 8000a8e:	4675      	movcs	r5, lr
 8000a90:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a94:	085b      	lsrs	r3, r3, #1
 8000a96:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a9a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a9e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000aa2:	bf22      	ittt	cs
 8000aa4:	1ab6      	subcs	r6, r6, r2
 8000aa6:	4675      	movcs	r5, lr
 8000aa8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000aac:	ea55 0e06 	orrs.w	lr, r5, r6
 8000ab0:	d018      	beq.n	8000ae4 <__aeabi_ddiv+0x114>
 8000ab2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000ab6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000aba:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000abe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000ac2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000ac6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000aca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000ace:	d1c0      	bne.n	8000a52 <__aeabi_ddiv+0x82>
 8000ad0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000ad4:	d10b      	bne.n	8000aee <__aeabi_ddiv+0x11e>
 8000ad6:	ea41 0100 	orr.w	r1, r1, r0
 8000ada:	f04f 0000 	mov.w	r0, #0
 8000ade:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000ae2:	e7b6      	b.n	8000a52 <__aeabi_ddiv+0x82>
 8000ae4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000ae8:	bf04      	itt	eq
 8000aea:	4301      	orreq	r1, r0
 8000aec:	2000      	moveq	r0, #0
 8000aee:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000af2:	bf88      	it	hi
 8000af4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000af8:	f63f aeaf 	bhi.w	800085a <__aeabi_dmul+0xde>
 8000afc:	ebb5 0c03 	subs.w	ip, r5, r3
 8000b00:	bf04      	itt	eq
 8000b02:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000b06:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000b0a:	f150 0000 	adcs.w	r0, r0, #0
 8000b0e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b12:	bd70      	pop	{r4, r5, r6, pc}
 8000b14:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000b18:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000b1c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000b20:	bfc2      	ittt	gt
 8000b22:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b26:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b2a:	bd70      	popgt	{r4, r5, r6, pc}
 8000b2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b30:	f04f 0e00 	mov.w	lr, #0
 8000b34:	3c01      	subs	r4, #1
 8000b36:	e690      	b.n	800085a <__aeabi_dmul+0xde>
 8000b38:	ea45 0e06 	orr.w	lr, r5, r6
 8000b3c:	e68d      	b.n	800085a <__aeabi_dmul+0xde>
 8000b3e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000b42:	ea94 0f0c 	teq	r4, ip
 8000b46:	bf08      	it	eq
 8000b48:	ea95 0f0c 	teqeq	r5, ip
 8000b4c:	f43f af3b 	beq.w	80009c6 <__aeabi_dmul+0x24a>
 8000b50:	ea94 0f0c 	teq	r4, ip
 8000b54:	d10a      	bne.n	8000b6c <__aeabi_ddiv+0x19c>
 8000b56:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000b5a:	f47f af34 	bne.w	80009c6 <__aeabi_dmul+0x24a>
 8000b5e:	ea95 0f0c 	teq	r5, ip
 8000b62:	f47f af25 	bne.w	80009b0 <__aeabi_dmul+0x234>
 8000b66:	4610      	mov	r0, r2
 8000b68:	4619      	mov	r1, r3
 8000b6a:	e72c      	b.n	80009c6 <__aeabi_dmul+0x24a>
 8000b6c:	ea95 0f0c 	teq	r5, ip
 8000b70:	d106      	bne.n	8000b80 <__aeabi_ddiv+0x1b0>
 8000b72:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b76:	f43f aefd 	beq.w	8000974 <__aeabi_dmul+0x1f8>
 8000b7a:	4610      	mov	r0, r2
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	e722      	b.n	80009c6 <__aeabi_dmul+0x24a>
 8000b80:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b84:	bf18      	it	ne
 8000b86:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b8a:	f47f aec5 	bne.w	8000918 <__aeabi_dmul+0x19c>
 8000b8e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b92:	f47f af0d 	bne.w	80009b0 <__aeabi_dmul+0x234>
 8000b96:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b9a:	f47f aeeb 	bne.w	8000974 <__aeabi_dmul+0x1f8>
 8000b9e:	e712      	b.n	80009c6 <__aeabi_dmul+0x24a>

08000ba0 <__gedf2>:
 8000ba0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000ba4:	e006      	b.n	8000bb4 <__cmpdf2+0x4>
 8000ba6:	bf00      	nop

08000ba8 <__ledf2>:
 8000ba8:	f04f 0c01 	mov.w	ip, #1
 8000bac:	e002      	b.n	8000bb4 <__cmpdf2+0x4>
 8000bae:	bf00      	nop

08000bb0 <__cmpdf2>:
 8000bb0:	f04f 0c01 	mov.w	ip, #1
 8000bb4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000bb8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bc4:	bf18      	it	ne
 8000bc6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000bca:	d01b      	beq.n	8000c04 <__cmpdf2+0x54>
 8000bcc:	b001      	add	sp, #4
 8000bce:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000bd2:	bf0c      	ite	eq
 8000bd4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000bd8:	ea91 0f03 	teqne	r1, r3
 8000bdc:	bf02      	ittt	eq
 8000bde:	ea90 0f02 	teqeq	r0, r2
 8000be2:	2000      	moveq	r0, #0
 8000be4:	4770      	bxeq	lr
 8000be6:	f110 0f00 	cmn.w	r0, #0
 8000bea:	ea91 0f03 	teq	r1, r3
 8000bee:	bf58      	it	pl
 8000bf0:	4299      	cmppl	r1, r3
 8000bf2:	bf08      	it	eq
 8000bf4:	4290      	cmpeq	r0, r2
 8000bf6:	bf2c      	ite	cs
 8000bf8:	17d8      	asrcs	r0, r3, #31
 8000bfa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000bfe:	f040 0001 	orr.w	r0, r0, #1
 8000c02:	4770      	bx	lr
 8000c04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c0c:	d102      	bne.n	8000c14 <__cmpdf2+0x64>
 8000c0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c12:	d107      	bne.n	8000c24 <__cmpdf2+0x74>
 8000c14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c1c:	d1d6      	bne.n	8000bcc <__cmpdf2+0x1c>
 8000c1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c22:	d0d3      	beq.n	8000bcc <__cmpdf2+0x1c>
 8000c24:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_cdrcmple>:
 8000c2c:	4684      	mov	ip, r0
 8000c2e:	4610      	mov	r0, r2
 8000c30:	4662      	mov	r2, ip
 8000c32:	468c      	mov	ip, r1
 8000c34:	4619      	mov	r1, r3
 8000c36:	4663      	mov	r3, ip
 8000c38:	e000      	b.n	8000c3c <__aeabi_cdcmpeq>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_cdcmpeq>:
 8000c3c:	b501      	push	{r0, lr}
 8000c3e:	f7ff ffb7 	bl	8000bb0 <__cmpdf2>
 8000c42:	2800      	cmp	r0, #0
 8000c44:	bf48      	it	mi
 8000c46:	f110 0f00 	cmnmi.w	r0, #0
 8000c4a:	bd01      	pop	{r0, pc}

08000c4c <__aeabi_dcmpeq>:
 8000c4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c50:	f7ff fff4 	bl	8000c3c <__aeabi_cdcmpeq>
 8000c54:	bf0c      	ite	eq
 8000c56:	2001      	moveq	r0, #1
 8000c58:	2000      	movne	r0, #0
 8000c5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c5e:	bf00      	nop

08000c60 <__aeabi_dcmplt>:
 8000c60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c64:	f7ff ffea 	bl	8000c3c <__aeabi_cdcmpeq>
 8000c68:	bf34      	ite	cc
 8000c6a:	2001      	movcc	r0, #1
 8000c6c:	2000      	movcs	r0, #0
 8000c6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c72:	bf00      	nop

08000c74 <__aeabi_dcmple>:
 8000c74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c78:	f7ff ffe0 	bl	8000c3c <__aeabi_cdcmpeq>
 8000c7c:	bf94      	ite	ls
 8000c7e:	2001      	movls	r0, #1
 8000c80:	2000      	movhi	r0, #0
 8000c82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c86:	bf00      	nop

08000c88 <__aeabi_dcmpge>:
 8000c88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c8c:	f7ff ffce 	bl	8000c2c <__aeabi_cdrcmple>
 8000c90:	bf94      	ite	ls
 8000c92:	2001      	movls	r0, #1
 8000c94:	2000      	movhi	r0, #0
 8000c96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c9a:	bf00      	nop

08000c9c <__aeabi_dcmpgt>:
 8000c9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ca0:	f7ff ffc4 	bl	8000c2c <__aeabi_cdrcmple>
 8000ca4:	bf34      	ite	cc
 8000ca6:	2001      	movcc	r0, #1
 8000ca8:	2000      	movcs	r0, #0
 8000caa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cae:	bf00      	nop

08000cb0 <__aeabi_d2iz>:
 8000cb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cb4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000cb8:	d215      	bcs.n	8000ce6 <__aeabi_d2iz+0x36>
 8000cba:	d511      	bpl.n	8000ce0 <__aeabi_d2iz+0x30>
 8000cbc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000cc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cc4:	d912      	bls.n	8000cec <__aeabi_d2iz+0x3c>
 8000cc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000cce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cd2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cd6:	fa23 f002 	lsr.w	r0, r3, r2
 8000cda:	bf18      	it	ne
 8000cdc:	4240      	negne	r0, r0
 8000cde:	4770      	bx	lr
 8000ce0:	f04f 0000 	mov.w	r0, #0
 8000ce4:	4770      	bx	lr
 8000ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cea:	d105      	bne.n	8000cf8 <__aeabi_d2iz+0x48>
 8000cec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000cf0:	bf08      	it	eq
 8000cf2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000cf6:	4770      	bx	lr
 8000cf8:	f04f 0000 	mov.w	r0, #0
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop

08000d00 <__aeabi_uldivmod>:
 8000d00:	b953      	cbnz	r3, 8000d18 <__aeabi_uldivmod+0x18>
 8000d02:	b94a      	cbnz	r2, 8000d18 <__aeabi_uldivmod+0x18>
 8000d04:	2900      	cmp	r1, #0
 8000d06:	bf08      	it	eq
 8000d08:	2800      	cmpeq	r0, #0
 8000d0a:	bf1c      	itt	ne
 8000d0c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d10:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d14:	f000 b83c 	b.w	8000d90 <__aeabi_idiv0>
 8000d18:	b082      	sub	sp, #8
 8000d1a:	46ec      	mov	ip, sp
 8000d1c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d20:	f000 f81e 	bl	8000d60 <__gnu_uldivmod_helper>
 8000d24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d28:	b002      	add	sp, #8
 8000d2a:	bc0c      	pop	{r2, r3}
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop

08000d30 <__gnu_ldivmod_helper>:
 8000d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d34:	9c06      	ldr	r4, [sp, #24]
 8000d36:	4615      	mov	r5, r2
 8000d38:	4606      	mov	r6, r0
 8000d3a:	460f      	mov	r7, r1
 8000d3c:	4698      	mov	r8, r3
 8000d3e:	f000 f829 	bl	8000d94 <__divdi3>
 8000d42:	fb05 f301 	mul.w	r3, r5, r1
 8000d46:	fb00 3808 	mla	r8, r0, r8, r3
 8000d4a:	fba5 2300 	umull	r2, r3, r5, r0
 8000d4e:	1ab2      	subs	r2, r6, r2
 8000d50:	4443      	add	r3, r8
 8000d52:	eb67 0303 	sbc.w	r3, r7, r3
 8000d56:	e9c4 2300 	strd	r2, r3, [r4]
 8000d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000d5e:	bf00      	nop

08000d60 <__gnu_uldivmod_helper>:
 8000d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d64:	9c06      	ldr	r4, [sp, #24]
 8000d66:	4690      	mov	r8, r2
 8000d68:	4606      	mov	r6, r0
 8000d6a:	460f      	mov	r7, r1
 8000d6c:	461d      	mov	r5, r3
 8000d6e:	f000 f95f 	bl	8001030 <__udivdi3>
 8000d72:	fb00 f505 	mul.w	r5, r0, r5
 8000d76:	fba0 2308 	umull	r2, r3, r0, r8
 8000d7a:	fb08 5501 	mla	r5, r8, r1, r5
 8000d7e:	1ab2      	subs	r2, r6, r2
 8000d80:	442b      	add	r3, r5
 8000d82:	eb67 0303 	sbc.w	r3, r7, r3
 8000d86:	e9c4 2300 	strd	r2, r3, [r4]
 8000d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000d8e:	bf00      	nop

08000d90 <__aeabi_idiv0>:
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop

08000d94 <__divdi3>:
 8000d94:	2900      	cmp	r1, #0
 8000d96:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d9a:	f2c0 80a6 	blt.w	8000eea <__divdi3+0x156>
 8000d9e:	2600      	movs	r6, #0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	f2c0 809c 	blt.w	8000ede <__divdi3+0x14a>
 8000da6:	4688      	mov	r8, r1
 8000da8:	4694      	mov	ip, r2
 8000daa:	469e      	mov	lr, r3
 8000dac:	4615      	mov	r5, r2
 8000dae:	4604      	mov	r4, r0
 8000db0:	460f      	mov	r7, r1
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d13d      	bne.n	8000e32 <__divdi3+0x9e>
 8000db6:	428a      	cmp	r2, r1
 8000db8:	d959      	bls.n	8000e6e <__divdi3+0xda>
 8000dba:	fab2 f382 	clz	r3, r2
 8000dbe:	b13b      	cbz	r3, 8000dd0 <__divdi3+0x3c>
 8000dc0:	f1c3 0220 	rsb	r2, r3, #32
 8000dc4:	409f      	lsls	r7, r3
 8000dc6:	fa20 f202 	lsr.w	r2, r0, r2
 8000dca:	409d      	lsls	r5, r3
 8000dcc:	4317      	orrs	r7, r2
 8000dce:	409c      	lsls	r4, r3
 8000dd0:	0c29      	lsrs	r1, r5, #16
 8000dd2:	0c22      	lsrs	r2, r4, #16
 8000dd4:	fbb7 fef1 	udiv	lr, r7, r1
 8000dd8:	b2a8      	uxth	r0, r5
 8000dda:	fb01 771e 	mls	r7, r1, lr, r7
 8000dde:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8000de2:	fb00 f30e 	mul.w	r3, r0, lr
 8000de6:	42bb      	cmp	r3, r7
 8000de8:	d90a      	bls.n	8000e00 <__divdi3+0x6c>
 8000dea:	197f      	adds	r7, r7, r5
 8000dec:	f10e 32ff 	add.w	r2, lr, #4294967295	; 0xffffffff
 8000df0:	f080 8105 	bcs.w	8000ffe <__divdi3+0x26a>
 8000df4:	42bb      	cmp	r3, r7
 8000df6:	f240 8102 	bls.w	8000ffe <__divdi3+0x26a>
 8000dfa:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dfe:	442f      	add	r7, r5
 8000e00:	1aff      	subs	r7, r7, r3
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb7 f3f1 	udiv	r3, r7, r1
 8000e08:	fb01 7713 	mls	r7, r1, r3, r7
 8000e0c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8000e10:	fb00 f003 	mul.w	r0, r0, r3
 8000e14:	42b8      	cmp	r0, r7
 8000e16:	d908      	bls.n	8000e2a <__divdi3+0x96>
 8000e18:	197f      	adds	r7, r7, r5
 8000e1a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8000e1e:	f080 80f0 	bcs.w	8001002 <__divdi3+0x26e>
 8000e22:	42b8      	cmp	r0, r7
 8000e24:	f240 80ed 	bls.w	8001002 <__divdi3+0x26e>
 8000e28:	3b02      	subs	r3, #2
 8000e2a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000e2e:	2200      	movs	r2, #0
 8000e30:	e003      	b.n	8000e3a <__divdi3+0xa6>
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d90f      	bls.n	8000e56 <__divdi3+0xc2>
 8000e36:	2200      	movs	r2, #0
 8000e38:	4613      	mov	r3, r2
 8000e3a:	1c34      	adds	r4, r6, #0
 8000e3c:	bf18      	it	ne
 8000e3e:	2401      	movne	r4, #1
 8000e40:	4260      	negs	r0, r4
 8000e42:	f04f 0500 	mov.w	r5, #0
 8000e46:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 8000e4a:	4058      	eors	r0, r3
 8000e4c:	4051      	eors	r1, r2
 8000e4e:	1900      	adds	r0, r0, r4
 8000e50:	4169      	adcs	r1, r5
 8000e52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000e56:	fab3 f283 	clz	r2, r3
 8000e5a:	2a00      	cmp	r2, #0
 8000e5c:	f040 8086 	bne.w	8000f6c <__divdi3+0x1d8>
 8000e60:	428b      	cmp	r3, r1
 8000e62:	d302      	bcc.n	8000e6a <__divdi3+0xd6>
 8000e64:	4584      	cmp	ip, r0
 8000e66:	f200 80db 	bhi.w	8001020 <__divdi3+0x28c>
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e7e5      	b.n	8000e3a <__divdi3+0xa6>
 8000e6e:	b912      	cbnz	r2, 8000e76 <__divdi3+0xe2>
 8000e70:	2301      	movs	r3, #1
 8000e72:	fbb3 f5f2 	udiv	r5, r3, r2
 8000e76:	fab5 f085 	clz	r0, r5
 8000e7a:	2800      	cmp	r0, #0
 8000e7c:	d13b      	bne.n	8000ef6 <__divdi3+0x162>
 8000e7e:	1b78      	subs	r0, r7, r5
 8000e80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e84:	fa1f fc85 	uxth.w	ip, r5
 8000e88:	2201      	movs	r2, #1
 8000e8a:	fbb0 f8fe 	udiv	r8, r0, lr
 8000e8e:	0c21      	lsrs	r1, r4, #16
 8000e90:	fb0e 0718 	mls	r7, lr, r8, r0
 8000e94:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8000e98:	fb0c f308 	mul.w	r3, ip, r8
 8000e9c:	42bb      	cmp	r3, r7
 8000e9e:	d907      	bls.n	8000eb0 <__divdi3+0x11c>
 8000ea0:	197f      	adds	r7, r7, r5
 8000ea2:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8000ea6:	d202      	bcs.n	8000eae <__divdi3+0x11a>
 8000ea8:	42bb      	cmp	r3, r7
 8000eaa:	f200 80bd 	bhi.w	8001028 <__divdi3+0x294>
 8000eae:	4688      	mov	r8, r1
 8000eb0:	1aff      	subs	r7, r7, r3
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb7 f3fe 	udiv	r3, r7, lr
 8000eb8:	fb0e 7713 	mls	r7, lr, r3, r7
 8000ebc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8000ec0:	fb0c fc03 	mul.w	ip, ip, r3
 8000ec4:	45bc      	cmp	ip, r7
 8000ec6:	d907      	bls.n	8000ed8 <__divdi3+0x144>
 8000ec8:	197f      	adds	r7, r7, r5
 8000eca:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8000ece:	d202      	bcs.n	8000ed6 <__divdi3+0x142>
 8000ed0:	45bc      	cmp	ip, r7
 8000ed2:	f200 80a7 	bhi.w	8001024 <__divdi3+0x290>
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000edc:	e7ad      	b.n	8000e3a <__divdi3+0xa6>
 8000ede:	4252      	negs	r2, r2
 8000ee0:	ea6f 0606 	mvn.w	r6, r6
 8000ee4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ee8:	e75d      	b.n	8000da6 <__divdi3+0x12>
 8000eea:	4240      	negs	r0, r0
 8000eec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ef0:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8000ef4:	e754      	b.n	8000da0 <__divdi3+0xc>
 8000ef6:	f1c0 0220 	rsb	r2, r0, #32
 8000efa:	fa24 f102 	lsr.w	r1, r4, r2
 8000efe:	fa07 f300 	lsl.w	r3, r7, r0
 8000f02:	4085      	lsls	r5, r0
 8000f04:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f08:	40d7      	lsrs	r7, r2
 8000f0a:	4319      	orrs	r1, r3
 8000f0c:	fbb7 f2fe 	udiv	r2, r7, lr
 8000f10:	0c0b      	lsrs	r3, r1, #16
 8000f12:	fb0e 7712 	mls	r7, lr, r2, r7
 8000f16:	fa1f fc85 	uxth.w	ip, r5
 8000f1a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8000f1e:	fb0c f702 	mul.w	r7, ip, r2
 8000f22:	429f      	cmp	r7, r3
 8000f24:	fa04 f400 	lsl.w	r4, r4, r0
 8000f28:	d907      	bls.n	8000f3a <__divdi3+0x1a6>
 8000f2a:	195b      	adds	r3, r3, r5
 8000f2c:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 8000f30:	d274      	bcs.n	800101c <__divdi3+0x288>
 8000f32:	429f      	cmp	r7, r3
 8000f34:	d972      	bls.n	800101c <__divdi3+0x288>
 8000f36:	3a02      	subs	r2, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	1bdf      	subs	r7, r3, r7
 8000f3c:	b289      	uxth	r1, r1
 8000f3e:	fbb7 f8fe 	udiv	r8, r7, lr
 8000f42:	fb0e 7318 	mls	r3, lr, r8, r7
 8000f46:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000f4a:	fb0c f708 	mul.w	r7, ip, r8
 8000f4e:	429f      	cmp	r7, r3
 8000f50:	d908      	bls.n	8000f64 <__divdi3+0x1d0>
 8000f52:	195b      	adds	r3, r3, r5
 8000f54:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8000f58:	d25c      	bcs.n	8001014 <__divdi3+0x280>
 8000f5a:	429f      	cmp	r7, r3
 8000f5c:	d95a      	bls.n	8001014 <__divdi3+0x280>
 8000f5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f62:	442b      	add	r3, r5
 8000f64:	1bd8      	subs	r0, r3, r7
 8000f66:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 8000f6a:	e78e      	b.n	8000e8a <__divdi3+0xf6>
 8000f6c:	f1c2 0320 	rsb	r3, r2, #32
 8000f70:	fa2c f103 	lsr.w	r1, ip, r3
 8000f74:	fa0e fe02 	lsl.w	lr, lr, r2
 8000f78:	fa20 f703 	lsr.w	r7, r0, r3
 8000f7c:	ea41 0e0e 	orr.w	lr, r1, lr
 8000f80:	fa08 f002 	lsl.w	r0, r8, r2
 8000f84:	fa28 f103 	lsr.w	r1, r8, r3
 8000f88:	ea4f 451e 	mov.w	r5, lr, lsr #16
 8000f8c:	4338      	orrs	r0, r7
 8000f8e:	fbb1 f8f5 	udiv	r8, r1, r5
 8000f92:	0c03      	lsrs	r3, r0, #16
 8000f94:	fb05 1118 	mls	r1, r5, r8, r1
 8000f98:	fa1f f78e 	uxth.w	r7, lr
 8000f9c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000fa0:	fb07 f308 	mul.w	r3, r7, r8
 8000fa4:	428b      	cmp	r3, r1
 8000fa6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000faa:	d909      	bls.n	8000fc0 <__divdi3+0x22c>
 8000fac:	eb11 010e 	adds.w	r1, r1, lr
 8000fb0:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
 8000fb4:	d230      	bcs.n	8001018 <__divdi3+0x284>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d92e      	bls.n	8001018 <__divdi3+0x284>
 8000fba:	f1a8 0802 	sub.w	r8, r8, #2
 8000fbe:	4471      	add	r1, lr
 8000fc0:	1ac9      	subs	r1, r1, r3
 8000fc2:	b280      	uxth	r0, r0
 8000fc4:	fbb1 f3f5 	udiv	r3, r1, r5
 8000fc8:	fb05 1113 	mls	r1, r5, r3, r1
 8000fcc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000fd0:	fb07 f703 	mul.w	r7, r7, r3
 8000fd4:	428f      	cmp	r7, r1
 8000fd6:	d908      	bls.n	8000fea <__divdi3+0x256>
 8000fd8:	eb11 010e 	adds.w	r1, r1, lr
 8000fdc:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 8000fe0:	d216      	bcs.n	8001010 <__divdi3+0x27c>
 8000fe2:	428f      	cmp	r7, r1
 8000fe4:	d914      	bls.n	8001010 <__divdi3+0x27c>
 8000fe6:	3b02      	subs	r3, #2
 8000fe8:	4471      	add	r1, lr
 8000fea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fee:	1bc9      	subs	r1, r1, r7
 8000ff0:	fba3 890c 	umull	r8, r9, r3, ip
 8000ff4:	4549      	cmp	r1, r9
 8000ff6:	d309      	bcc.n	800100c <__divdi3+0x278>
 8000ff8:	d005      	beq.n	8001006 <__divdi3+0x272>
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	e71d      	b.n	8000e3a <__divdi3+0xa6>
 8000ffe:	4696      	mov	lr, r2
 8001000:	e6fe      	b.n	8000e00 <__divdi3+0x6c>
 8001002:	4613      	mov	r3, r2
 8001004:	e711      	b.n	8000e2a <__divdi3+0x96>
 8001006:	4094      	lsls	r4, r2
 8001008:	4544      	cmp	r4, r8
 800100a:	d2f6      	bcs.n	8000ffa <__divdi3+0x266>
 800100c:	3b01      	subs	r3, #1
 800100e:	e7f4      	b.n	8000ffa <__divdi3+0x266>
 8001010:	4603      	mov	r3, r0
 8001012:	e7ea      	b.n	8000fea <__divdi3+0x256>
 8001014:	4688      	mov	r8, r1
 8001016:	e7a5      	b.n	8000f64 <__divdi3+0x1d0>
 8001018:	46c8      	mov	r8, r9
 800101a:	e7d1      	b.n	8000fc0 <__divdi3+0x22c>
 800101c:	4602      	mov	r2, r0
 800101e:	e78c      	b.n	8000f3a <__divdi3+0x1a6>
 8001020:	4613      	mov	r3, r2
 8001022:	e70a      	b.n	8000e3a <__divdi3+0xa6>
 8001024:	3b02      	subs	r3, #2
 8001026:	e757      	b.n	8000ed8 <__divdi3+0x144>
 8001028:	f1a8 0802 	sub.w	r8, r8, #2
 800102c:	442f      	add	r7, r5
 800102e:	e73f      	b.n	8000eb0 <__divdi3+0x11c>

08001030 <__udivdi3>:
 8001030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001034:	2b00      	cmp	r3, #0
 8001036:	d144      	bne.n	80010c2 <__udivdi3+0x92>
 8001038:	428a      	cmp	r2, r1
 800103a:	4615      	mov	r5, r2
 800103c:	4604      	mov	r4, r0
 800103e:	d94f      	bls.n	80010e0 <__udivdi3+0xb0>
 8001040:	fab2 f782 	clz	r7, r2
 8001044:	460e      	mov	r6, r1
 8001046:	b14f      	cbz	r7, 800105c <__udivdi3+0x2c>
 8001048:	f1c7 0320 	rsb	r3, r7, #32
 800104c:	40b9      	lsls	r1, r7
 800104e:	fa20 f603 	lsr.w	r6, r0, r3
 8001052:	fa02 f507 	lsl.w	r5, r2, r7
 8001056:	430e      	orrs	r6, r1
 8001058:	fa00 f407 	lsl.w	r4, r0, r7
 800105c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8001060:	0c23      	lsrs	r3, r4, #16
 8001062:	fbb6 f0fe 	udiv	r0, r6, lr
 8001066:	b2af      	uxth	r7, r5
 8001068:	fb0e 6110 	mls	r1, lr, r0, r6
 800106c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001070:	fb07 f100 	mul.w	r1, r7, r0
 8001074:	4299      	cmp	r1, r3
 8001076:	d909      	bls.n	800108c <__udivdi3+0x5c>
 8001078:	195b      	adds	r3, r3, r5
 800107a:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800107e:	f080 80ec 	bcs.w	800125a <__udivdi3+0x22a>
 8001082:	4299      	cmp	r1, r3
 8001084:	f240 80e9 	bls.w	800125a <__udivdi3+0x22a>
 8001088:	3802      	subs	r0, #2
 800108a:	442b      	add	r3, r5
 800108c:	1a5a      	subs	r2, r3, r1
 800108e:	b2a4      	uxth	r4, r4
 8001090:	fbb2 f3fe 	udiv	r3, r2, lr
 8001094:	fb0e 2213 	mls	r2, lr, r3, r2
 8001098:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800109c:	fb07 f703 	mul.w	r7, r7, r3
 80010a0:	4297      	cmp	r7, r2
 80010a2:	d908      	bls.n	80010b6 <__udivdi3+0x86>
 80010a4:	1952      	adds	r2, r2, r5
 80010a6:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 80010aa:	f080 80d8 	bcs.w	800125e <__udivdi3+0x22e>
 80010ae:	4297      	cmp	r7, r2
 80010b0:	f240 80d5 	bls.w	800125e <__udivdi3+0x22e>
 80010b4:	3b02      	subs	r3, #2
 80010b6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80010ba:	2600      	movs	r6, #0
 80010bc:	4631      	mov	r1, r6
 80010be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010c2:	428b      	cmp	r3, r1
 80010c4:	d847      	bhi.n	8001156 <__udivdi3+0x126>
 80010c6:	fab3 f683 	clz	r6, r3
 80010ca:	2e00      	cmp	r6, #0
 80010cc:	d148      	bne.n	8001160 <__udivdi3+0x130>
 80010ce:	428b      	cmp	r3, r1
 80010d0:	d302      	bcc.n	80010d8 <__udivdi3+0xa8>
 80010d2:	4282      	cmp	r2, r0
 80010d4:	f200 80cd 	bhi.w	8001272 <__udivdi3+0x242>
 80010d8:	2001      	movs	r0, #1
 80010da:	4631      	mov	r1, r6
 80010dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010e0:	b912      	cbnz	r2, 80010e8 <__udivdi3+0xb8>
 80010e2:	2501      	movs	r5, #1
 80010e4:	fbb5 f5f2 	udiv	r5, r5, r2
 80010e8:	fab5 f885 	clz	r8, r5
 80010ec:	f1b8 0f00 	cmp.w	r8, #0
 80010f0:	d177      	bne.n	80011e2 <__udivdi3+0x1b2>
 80010f2:	1b4a      	subs	r2, r1, r5
 80010f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80010f8:	b2af      	uxth	r7, r5
 80010fa:	2601      	movs	r6, #1
 80010fc:	fbb2 f0fe 	udiv	r0, r2, lr
 8001100:	0c23      	lsrs	r3, r4, #16
 8001102:	fb0e 2110 	mls	r1, lr, r0, r2
 8001106:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800110a:	fb07 f300 	mul.w	r3, r7, r0
 800110e:	428b      	cmp	r3, r1
 8001110:	d907      	bls.n	8001122 <__udivdi3+0xf2>
 8001112:	1949      	adds	r1, r1, r5
 8001114:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8001118:	d202      	bcs.n	8001120 <__udivdi3+0xf0>
 800111a:	428b      	cmp	r3, r1
 800111c:	f200 80ba 	bhi.w	8001294 <__udivdi3+0x264>
 8001120:	4610      	mov	r0, r2
 8001122:	1ac9      	subs	r1, r1, r3
 8001124:	b2a4      	uxth	r4, r4
 8001126:	fbb1 f3fe 	udiv	r3, r1, lr
 800112a:	fb0e 1113 	mls	r1, lr, r3, r1
 800112e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8001132:	fb07 f703 	mul.w	r7, r7, r3
 8001136:	42a7      	cmp	r7, r4
 8001138:	d908      	bls.n	800114c <__udivdi3+0x11c>
 800113a:	1964      	adds	r4, r4, r5
 800113c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8001140:	f080 808f 	bcs.w	8001262 <__udivdi3+0x232>
 8001144:	42a7      	cmp	r7, r4
 8001146:	f240 808c 	bls.w	8001262 <__udivdi3+0x232>
 800114a:	3b02      	subs	r3, #2
 800114c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001150:	4631      	mov	r1, r6
 8001152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001156:	2600      	movs	r6, #0
 8001158:	4630      	mov	r0, r6
 800115a:	4631      	mov	r1, r6
 800115c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001160:	f1c6 0420 	rsb	r4, r6, #32
 8001164:	fa22 f504 	lsr.w	r5, r2, r4
 8001168:	40b3      	lsls	r3, r6
 800116a:	432b      	orrs	r3, r5
 800116c:	fa20 fc04 	lsr.w	ip, r0, r4
 8001170:	fa01 f706 	lsl.w	r7, r1, r6
 8001174:	fa21 f504 	lsr.w	r5, r1, r4
 8001178:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800117c:	ea4c 0707 	orr.w	r7, ip, r7
 8001180:	fbb5 f8fe 	udiv	r8, r5, lr
 8001184:	0c39      	lsrs	r1, r7, #16
 8001186:	fb0e 5518 	mls	r5, lr, r8, r5
 800118a:	fa1f fc83 	uxth.w	ip, r3
 800118e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 8001192:	fb0c f108 	mul.w	r1, ip, r8
 8001196:	42a9      	cmp	r1, r5
 8001198:	fa02 f206 	lsl.w	r2, r2, r6
 800119c:	d904      	bls.n	80011a8 <__udivdi3+0x178>
 800119e:	18ed      	adds	r5, r5, r3
 80011a0:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 80011a4:	d367      	bcc.n	8001276 <__udivdi3+0x246>
 80011a6:	46a0      	mov	r8, r4
 80011a8:	1a6d      	subs	r5, r5, r1
 80011aa:	b2bf      	uxth	r7, r7
 80011ac:	fbb5 f4fe 	udiv	r4, r5, lr
 80011b0:	fb0e 5514 	mls	r5, lr, r4, r5
 80011b4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 80011b8:	fb0c fc04 	mul.w	ip, ip, r4
 80011bc:	458c      	cmp	ip, r1
 80011be:	d904      	bls.n	80011ca <__udivdi3+0x19a>
 80011c0:	18c9      	adds	r1, r1, r3
 80011c2:	f104 35ff 	add.w	r5, r4, #4294967295	; 0xffffffff
 80011c6:	d35c      	bcc.n	8001282 <__udivdi3+0x252>
 80011c8:	462c      	mov	r4, r5
 80011ca:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 80011ce:	ebcc 0101 	rsb	r1, ip, r1
 80011d2:	fba4 2302 	umull	r2, r3, r4, r2
 80011d6:	4299      	cmp	r1, r3
 80011d8:	d348      	bcc.n	800126c <__udivdi3+0x23c>
 80011da:	d044      	beq.n	8001266 <__udivdi3+0x236>
 80011dc:	4620      	mov	r0, r4
 80011de:	2600      	movs	r6, #0
 80011e0:	e76c      	b.n	80010bc <__udivdi3+0x8c>
 80011e2:	f1c8 0420 	rsb	r4, r8, #32
 80011e6:	fa01 f308 	lsl.w	r3, r1, r8
 80011ea:	fa05 f508 	lsl.w	r5, r5, r8
 80011ee:	fa20 f704 	lsr.w	r7, r0, r4
 80011f2:	40e1      	lsrs	r1, r4
 80011f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80011f8:	431f      	orrs	r7, r3
 80011fa:	fbb1 f6fe 	udiv	r6, r1, lr
 80011fe:	0c3a      	lsrs	r2, r7, #16
 8001200:	fb0e 1116 	mls	r1, lr, r6, r1
 8001204:	fa1f fc85 	uxth.w	ip, r5
 8001208:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 800120c:	fb0c f206 	mul.w	r2, ip, r6
 8001210:	429a      	cmp	r2, r3
 8001212:	fa00 f408 	lsl.w	r4, r0, r8
 8001216:	d907      	bls.n	8001228 <__udivdi3+0x1f8>
 8001218:	195b      	adds	r3, r3, r5
 800121a:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 800121e:	d237      	bcs.n	8001290 <__udivdi3+0x260>
 8001220:	429a      	cmp	r2, r3
 8001222:	d935      	bls.n	8001290 <__udivdi3+0x260>
 8001224:	3e02      	subs	r6, #2
 8001226:	442b      	add	r3, r5
 8001228:	1a9b      	subs	r3, r3, r2
 800122a:	b2bf      	uxth	r7, r7
 800122c:	fbb3 f0fe 	udiv	r0, r3, lr
 8001230:	fb0e 3310 	mls	r3, lr, r0, r3
 8001234:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8001238:	fb0c f100 	mul.w	r1, ip, r0
 800123c:	4299      	cmp	r1, r3
 800123e:	d907      	bls.n	8001250 <__udivdi3+0x220>
 8001240:	195b      	adds	r3, r3, r5
 8001242:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8001246:	d221      	bcs.n	800128c <__udivdi3+0x25c>
 8001248:	4299      	cmp	r1, r3
 800124a:	d91f      	bls.n	800128c <__udivdi3+0x25c>
 800124c:	3802      	subs	r0, #2
 800124e:	442b      	add	r3, r5
 8001250:	1a5a      	subs	r2, r3, r1
 8001252:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8001256:	4667      	mov	r7, ip
 8001258:	e750      	b.n	80010fc <__udivdi3+0xcc>
 800125a:	4610      	mov	r0, r2
 800125c:	e716      	b.n	800108c <__udivdi3+0x5c>
 800125e:	460b      	mov	r3, r1
 8001260:	e729      	b.n	80010b6 <__udivdi3+0x86>
 8001262:	4613      	mov	r3, r2
 8001264:	e772      	b.n	800114c <__udivdi3+0x11c>
 8001266:	40b0      	lsls	r0, r6
 8001268:	4290      	cmp	r0, r2
 800126a:	d2b7      	bcs.n	80011dc <__udivdi3+0x1ac>
 800126c:	1e60      	subs	r0, r4, #1
 800126e:	2600      	movs	r6, #0
 8001270:	e724      	b.n	80010bc <__udivdi3+0x8c>
 8001272:	4630      	mov	r0, r6
 8001274:	e722      	b.n	80010bc <__udivdi3+0x8c>
 8001276:	42a9      	cmp	r1, r5
 8001278:	d995      	bls.n	80011a6 <__udivdi3+0x176>
 800127a:	f1a8 0802 	sub.w	r8, r8, #2
 800127e:	441d      	add	r5, r3
 8001280:	e792      	b.n	80011a8 <__udivdi3+0x178>
 8001282:	458c      	cmp	ip, r1
 8001284:	d9a0      	bls.n	80011c8 <__udivdi3+0x198>
 8001286:	3c02      	subs	r4, #2
 8001288:	4419      	add	r1, r3
 800128a:	e79e      	b.n	80011ca <__udivdi3+0x19a>
 800128c:	4610      	mov	r0, r2
 800128e:	e7df      	b.n	8001250 <__udivdi3+0x220>
 8001290:	460e      	mov	r6, r1
 8001292:	e7c9      	b.n	8001228 <__udivdi3+0x1f8>
 8001294:	3802      	subs	r0, #2
 8001296:	4429      	add	r1, r5
 8001298:	e743      	b.n	8001122 <__udivdi3+0xf2>
 800129a:	bf00      	nop

0800129c <CmdLED>:
    HAL_IncTick();
    my_Tick();
}

void CmdLED(int mode)
{
 800129c:	b507      	push	{r0, r1, r2, lr}
  uint32_t led,val;
  int rc;
  if(mode != CMD_INTERACTIVE) {
 800129e:	b9f8      	cbnz	r0, 80012e0 <CmdLED+0x44>
    return;
  }

  rc = fetch_uint32_arg(&led);
 80012a0:	4668      	mov	r0, sp
 80012a2:	f000 fa13 	bl	80016cc <fetch_uint32_arg>
  if(rc) {
 80012a6:	b108      	cbz	r0, 80012ac <CmdLED+0x10>
    printf("Missing LED index\n");
 80012a8:	480f      	ldr	r0, [pc, #60]	; (80012e8 <CmdLED+0x4c>)
 80012aa:	e004      	b.n	80012b6 <CmdLED+0x1a>
    return;
  }
    
  rc = fetch_uint32_arg(&val);
 80012ac:	a801      	add	r0, sp, #4
 80012ae:	f000 fa0d 	bl	80016cc <fetch_uint32_arg>
  if(rc) {
 80012b2:	b118      	cbz	r0, 80012bc <CmdLED+0x20>
    printf("Missing state value, 0 for Off, 1 for On\n");
 80012b4:	480d      	ldr	r0, [pc, #52]	; (80012ec <CmdLED+0x50>)
 80012b6:	f004 febd 	bl	8006034 <puts>
    return;
 80012ba:	e011      	b.n	80012e0 <CmdLED+0x44>
  }
  
  if((led < 3) || (led > 10)) {
 80012bc:	9900      	ldr	r1, [sp, #0]
 80012be:	1ecb      	subs	r3, r1, #3
 80012c0:	2b07      	cmp	r3, #7
 80012c2:	d903      	bls.n	80012cc <CmdLED+0x30>
    printf("Led index of %u is out of the range (3..10)\n",
 80012c4:	480a      	ldr	r0, [pc, #40]	; (80012f0 <CmdLED+0x54>)
 80012c6:	f004 fe65 	bl	8005f94 <printf>
	   (unsigned int)led);
    return;
 80012ca:	e009      	b.n	80012e0 <CmdLED+0x44>
 80012cc:	4a09      	ldr	r2, [pc, #36]	; (80012f4 <CmdLED+0x58>)
  }

  led -= 3;
  if(val) {
 80012ce:	9901      	ldr	r1, [sp, #4]
    printf("Led index of %u is out of the range (3..10)\n",
	   (unsigned int)led);
    return;
  }

  led -= 3;
 80012d0:	9300      	str	r3, [sp, #0]
  if(val) {
    BSP_LED_On(LEDs[led]);
 80012d2:	5cd0      	ldrb	r0, [r2, r3]
	   (unsigned int)led);
    return;
  }

  led -= 3;
  if(val) {
 80012d4:	b111      	cbz	r1, 80012dc <CmdLED+0x40>
    BSP_LED_On(LEDs[led]);
 80012d6:	f004 f98b 	bl	80055f0 <BSP_LED_On>
 80012da:	e001      	b.n	80012e0 <CmdLED+0x44>
  } else {
    BSP_LED_Off(LEDs[led]);
 80012dc:	f004 f996 	bl	800560c <BSP_LED_Off>
  }

} 
 80012e0:	b003      	add	sp, #12
 80012e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012e6:	bf00      	nop
 80012e8:	0800ad3c 	.word	0x0800ad3c
 80012ec:	0800ad4e 	.word	0x0800ad4e
 80012f0:	0800ad77 	.word	0x0800ad77
 80012f4:	0800af2f 	.word	0x0800af2f

080012f8 <CmdAccel>:

ADD_CMD("led",CmdLED,"<index> <state> Turn off/on LED")

void CmdAccel(int mode)
{
 80012f8:	b507      	push	{r0, r1, r2, lr}
  int16_t xyz[3];

  if(mode != CMD_INTERACTIVE) {
 80012fa:	b958      	cbnz	r0, 8001314 <CmdAccel+0x1c>
    return;
  }

  BSP_ACCELERO_GetXYZ(xyz);
 80012fc:	4668      	mov	r0, sp
 80012fe:	f004 fb0b 	bl	8005918 <BSP_ACCELERO_GetXYZ>

  printf("Accelerometer returns:\n"
 8001302:	4806      	ldr	r0, [pc, #24]	; (800131c <CmdAccel+0x24>)
 8001304:	f9bd 1000 	ldrsh.w	r1, [sp]
 8001308:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 800130c:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 8001310:	f004 fe40 	bl	8005f94 <printf>
	 "   Y: %d\n"
	 "   Z: %d\n",
	 xyz[0],xyz[1],xyz[2]);


}
 8001314:	b003      	add	sp, #12
 8001316:	f85d fb04 	ldr.w	pc, [sp], #4
 800131a:	bf00      	nop
 800131c:	0800ada4 	.word	0x0800ada4

08001320 <CmdGyro>:

ADD_CMD("accel", CmdAccel,"                Read Accelerometer");

void CmdGyro(int mode)
{
 8001320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  float xyz[3];

  if(mode != CMD_INTERACTIVE) {
 8001322:	b9f8      	cbnz	r0, 8001364 <CmdGyro+0x44>
    return;
  }

  BSP_GYRO_GetXYZ(xyz);
 8001324:	a801      	add	r0, sp, #4
 8001326:	f004 fb21 	bl	800596c <BSP_GYRO_GetXYZ>

  printf("Gyroscope returns:\n"
	 "   X: %d\n"
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
 800132a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800136c <CmdGyro+0x4c>
 800132e:	eddd 6a01 	vldr	s13, [sp, #4]
	 (int)(xyz[1]*256),
 8001332:	ed9d 7a02 	vldr	s14, [sp, #8]
	 (int)(xyz[2]*256));
 8001336:	eddd 7a03 	vldr	s15, [sp, #12]
    return;
  }

  BSP_GYRO_GetXYZ(xyz);

  printf("Gyroscope returns:\n"
 800133a:	480d      	ldr	r0, [pc, #52]	; (8001370 <CmdGyro+0x50>)
	 "   X: %d\n"
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
 800133c:	ee66 6a86 	vmul.f32	s13, s13, s12
	 (int)(xyz[1]*256),
 8001340:	ee27 7a06 	vmul.f32	s14, s14, s12
	 (int)(xyz[2]*256));
 8001344:	ee67 7a86 	vmul.f32	s15, s15, s12
    return;
  }

  BSP_GYRO_GetXYZ(xyz);

  printf("Gyroscope returns:\n"
 8001348:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 800134c:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8001350:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001354:	ee16 1a90 	vmov	r1, s13
 8001358:	ee17 2a10 	vmov	r2, s14
 800135c:	ee17 3a90 	vmov	r3, s15
 8001360:	f004 fe18 	bl	8005f94 <printf>
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
	 (int)(xyz[1]*256),
	 (int)(xyz[2]*256));
}
 8001364:	b005      	add	sp, #20
 8001366:	f85d fb04 	ldr.w	pc, [sp], #4
 800136a:	bf00      	nop
 800136c:	43800000 	.word	0x43800000
 8001370:	0800add7 	.word	0x0800add7

08001374 <CmdButton>:

ADD_CMD("gyro", CmdGyro,"                Read Gyroscope");

void CmdButton(int mode)
{
 8001374:	b508      	push	{r3, lr}
  uint32_t button;

  if(mode != CMD_INTERACTIVE) {
 8001376:	b958      	cbnz	r0, 8001390 <CmdButton+0x1c>
    return;
  }

  button = BSP_PB_GetState(BUTTON_USER);
 8001378:	f004 f99e 	bl	80056b8 <BSP_PB_GetState>
  
  printf("Button is currently: %s\n",
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <CmdButton+0x20>)
 800137e:	4906      	ldr	r1, [pc, #24]	; (8001398 <CmdButton+0x24>)
 8001380:	2800      	cmp	r0, #0
 8001382:	bf18      	it	ne
 8001384:	4619      	movne	r1, r3
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <CmdButton+0x28>)
	 button ? "Pressed" : "Released");

  return;
}
 8001388:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    return;
  }

  button = BSP_PB_GetState(BUTTON_USER);
  
  printf("Button is currently: %s\n",
 800138c:	f004 be02 	b.w	8005f94 <printf>
 8001390:	bd08      	pop	{r3, pc}
 8001392:	bf00      	nop
 8001394:	0800ae06 	.word	0x0800ae06
 8001398:	0800ae0e 	.word	0x0800ae0e
 800139c:	0800ae17 	.word	0x0800ae17

080013a0 <main>:

/* Private function prototypes -----------------------------------------------*/
static void SystemClock_Config(void);
extern void my_LED_Function(uint8_t);
int main(int argc, char **argv)
{
 80013a0:	b510      	push	{r4, lr}
 80013a2:	b09e      	sub	sp, #120	; 0x78
{
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013a4:	2301      	movs	r3, #1
 80013a6:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013a8:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_PeriphCLKInitTypeDef PeriphClkInit;
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b2:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013b4:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 80013b6:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013b8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_PeriphCLKInitTypeDef PeriphClkInit;
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013bc:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013be:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 80013c0:	f000 fed2 	bl	8002168 <HAL_RCC_OscConfig>
 80013c4:	b100      	cbz	r0, 80013c8 <main+0x28>
 80013c6:	e7fe      	b.n	80013c6 <main+0x26>
    Error_Handler();
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80013c8:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ca:	e88d 0018 	stmia.w	sp, {r3, r4}
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ce:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 80013d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013d4:	9004      	str	r0, [sp, #16]
  
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 80013d6:	4621      	mov	r1, r4
 80013d8:	4668      	mov	r0, sp
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 80013da:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 80013dc:	f001 f9ae 	bl	800273c <HAL_RCC_ClockConfig>
 80013e0:	b100      	cbz	r0, 80013e4 <main+0x44>
 80013e2:	e7fe      	b.n	80013e2 <main+0x42>
  {
    Error_Handler();
  }

  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 80013e4:	2320      	movs	r3, #32
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) !=HAL_OK)
 80013e6:	a80f      	add	r0, sp, #60	; 0x3c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 80013e8:	9317      	str	r3, [sp, #92]	; 0x5c
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) !=HAL_OK)
 80013ea:	f002 fc43 	bl	8003c74 <HAL_RCCEx_PeriphCLKConfig>
 80013ee:	b110      	cbz	r0, 80013f6 <main+0x56>
  {
    
    printf("Error in I2C clock intialization\n");
 80013f0:	4813      	ldr	r0, [pc, #76]	; (8001440 <main+0xa0>)
 80013f2:	f004 fe1f 	bl	8006034 <puts>
  uint32_t i;
  uint8_t accelRc, gyroRc;
  /* Configure the system clock */
  SystemClock_Config();

  HAL_Init();
 80013f6:	f001 fb6d 	bl	8002ad4 <HAL_Init>

  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
 80013fa:	f000 fa9f 	bl	800193c <TerminalInit>
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 80013fe:	2400      	movs	r4, #0
    BSP_LED_Init(LEDs[i]);
 8001400:	4b10      	ldr	r3, [pc, #64]	; (8001444 <main+0xa4>)
 8001402:	5d18      	ldrb	r0, [r3, r4]
  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 8001404:	3401      	adds	r4, #1
    BSP_LED_Init(LEDs[i]);
 8001406:	f004 f8bf 	bl	8005588 <BSP_LED_Init>
  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 800140a:	2c08      	cmp	r4, #8
 800140c:	d1f8      	bne.n	8001400 <main+0x60>
    BSP_LED_Init(LEDs[i]);
  }

  /* Initialize the pushbutton */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 800140e:	2000      	movs	r0, #0
 8001410:	4601      	mov	r1, r0
 8001412:	f004 f917 	bl	8005644 <BSP_PB_Init>

  /* Initialize the Accelerometer */
  accelRc = BSP_ACCELERO_Init();
 8001416:	f004 fa67 	bl	80058e8 <BSP_ACCELERO_Init>
  if(accelRc != ACCELERO_OK) {
 800141a:	b118      	cbz	r0, 8001424 <main+0x84>
    printf("Failed to initialize acceleromter\n");
 800141c:	480a      	ldr	r0, [pc, #40]	; (8001448 <main+0xa8>)
 800141e:	f004 fe09 	bl	8006034 <puts>
 8001422:	e7fe      	b.n	8001422 <main+0x82>
    Error_Handler();
  }

  /* Initialize the Gyroscope */
  gyroRc = BSP_GYRO_Init();
 8001424:	f004 fa80 	bl	8005928 <BSP_GYRO_Init>
  if(gyroRc != GYRO_OK) {
 8001428:	b118      	cbz	r0, 8001432 <main+0x92>
    printf("Failed to initialize Gyroscope\n");
 800142a:	4808      	ldr	r0, [pc, #32]	; (800144c <main+0xac>)
 800142c:	f004 fe02 	bl	8006034 <puts>
 8001430:	e7fe      	b.n	8001430 <main+0x90>
    Error_Handler();
  }

  my_Init();
 8001432:	f7fe ff49 	bl	80002c8 <my_Init>
  
  while(1) {
   TaskInput();
 8001436:	f000 f8b3 	bl	80015a0 <TaskInput>
    my_Loop();
 800143a:	f7fe ff43 	bl	80002c4 <my_Loop>
	//my_LED_Function(1);
    /* Tickle the watchdog */
  }
 800143e:	e7fa      	b.n	8001436 <main+0x96>
 8001440:	0800ae30 	.word	0x0800ae30
 8001444:	0800af2f 	.word	0x0800af2f
 8001448:	0800ae51 	.word	0x0800ae51
 800144c:	0800ae73 	.word	0x0800ae73

08001450 <SysTick_Handler>:
  {
  }
}

void SysTick_Handler(void)
{
 8001450:	b508      	push	{r3, lr}
    HAL_IncTick();
 8001452:	f001 fb51 	bl	8002af8 <HAL_IncTick>
    my_Tick();
}
 8001456:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void SysTick_Handler(void)
{
    HAL_IncTick();
    my_Tick();
 800145a:	f7fe bef3 	b.w	8000244 <my_Tick>

0800145e <CmdW>:
	 (unsigned int)(*((uint32_t *)addr)));
}


void CmdW(int mode)
{
 800145e:	b507      	push	{r0, r1, r2, lr}
  uint32_t addr,data;

  if(mode != CMD_INTERACTIVE) return;
 8001460:	b940      	cbnz	r0, 8001474 <CmdW+0x16>

  fetch_uint32_arg(&addr);
 8001462:	4668      	mov	r0, sp
 8001464:	f000 f932 	bl	80016cc <fetch_uint32_arg>
  fetch_uint32_arg(&data);
 8001468:	a801      	add	r0, sp, #4
 800146a:	f000 f92f 	bl	80016cc <fetch_uint32_arg>

  *((uint32_t *)addr) = data;
 800146e:	9b00      	ldr	r3, [sp, #0]
 8001470:	9a01      	ldr	r2, [sp, #4]
 8001472:	601a      	str	r2, [r3, #0]
}
 8001474:	b003      	add	sp, #12
 8001476:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800147c <CmdR>:
#include "common.h"



void CmdR(int mode)
{
 800147c:	b507      	push	{r0, r1, r2, lr}
  uint32_t addr;

  if(mode != CMD_INTERACTIVE) return;
 800147e:	b938      	cbnz	r0, 8001490 <CmdR+0x14>

  fetch_uint32_arg(&addr);
 8001480:	a801      	add	r0, sp, #4
 8001482:	f000 f923 	bl	80016cc <fetch_uint32_arg>

  printf("0x%08X: 0x%08X\n",(unsigned int)addr, 
 8001486:	9901      	ldr	r1, [sp, #4]
 8001488:	4803      	ldr	r0, [pc, #12]	; (8001498 <CmdR+0x1c>)
 800148a:	680a      	ldr	r2, [r1, #0]
 800148c:	f004 fd82 	bl	8005f94 <printf>
	 (unsigned int)(*((uint32_t *)addr)));
}
 8001490:	b003      	add	sp, #12
 8001492:	f85d fb04 	ldr.w	pc, [sp], #4
 8001496:	bf00      	nop
 8001498:	0800af37 	.word	0x0800af37

0800149c <parse>:

#define SEPS " \t\n\v\f\r"

/* Parse the buffer and call commands */ 
int parse(char *buf, int len, const parse_table *table)
{
 800149c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014a0:	4615      	mov	r5, r2
  char *p;
  int i,arg;
  const parse_table *t;
  
  /* Check for silly things */
  if(buf == NULL) {
 80014a2:	b908      	cbnz	r0, 80014a8 <parse+0xc>
    printf("NULL buf pointer passed to %s()\n",__FUNCTION__);
 80014a4:	4833      	ldr	r0, [pc, #204]	; (8001574 <parse+0xd8>)
 80014a6:	e020      	b.n	80014ea <parse+0x4e>
    return -1;
  }

  if(len==0) {
 80014a8:	b909      	cbnz	r1, 80014ae <parse+0x12>
    printf("len == 0 in %s\n",__FUNCTION__);
 80014aa:	4833      	ldr	r0, [pc, #204]	; (8001578 <parse+0xdc>)
 80014ac:	e01d      	b.n	80014ea <parse+0x4e>
    return -1;
  }

  if(table == NULL) {
 80014ae:	b122      	cbz	r2, 80014ba <parse+0x1e>
  }


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
 80014b0:	4b32      	ldr	r3, [pc, #200]	; (800157c <parse+0xe0>)
 80014b2:	1e4c      	subs	r4, r1, #1
 80014b4:	681e      	ldr	r6, [r3, #0]
 80014b6:	4603      	mov	r3, r0
 80014b8:	e00a      	b.n	80014d0 <parse+0x34>
    printf("len == 0 in %s\n",__FUNCTION__);
    return -1;
  }

  if(table == NULL) {
    printf("NULL table pointer passed to %s()\n",__FUNCTION__);
 80014ba:	4831      	ldr	r0, [pc, #196]	; (8001580 <parse+0xe4>)
 80014bc:	e015      	b.n	80014ea <parse+0x4e>
  }


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
 80014be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80014c2:	2a00      	cmp	r2, #0
 80014c4:	d04d      	beq.n	8001562 <parse+0xc6>
 80014c6:	4432      	add	r2, r6
 80014c8:	3c01      	subs	r4, #1
 80014ca:	7852      	ldrb	r2, [r2, #1]
 80014cc:	0712      	lsls	r2, r2, #28
 80014ce:	d54b      	bpl.n	8001568 <parse+0xcc>
 80014d0:	1c67      	adds	r7, r4, #1
 80014d2:	4618      	mov	r0, r3
 80014d4:	4621      	mov	r1, r4
 80014d6:	d1f2      	bne.n	80014be <parse+0x22>
  if((i==0) || (*buf==0)) {
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d047      	beq.n	800156e <parse+0xd2>
       __FUNCTION__);
#endif
    return -1;
  }
	
  p = strtok(buf,SEPS);
 80014de:	4929      	ldr	r1, [pc, #164]	; (8001584 <parse+0xe8>)
 80014e0:	f004 feda 	bl	8006298 <strtok>
  if(p==NULL) {
 80014e4:	4606      	mov	r6, r0
 80014e6:	b910      	cbnz	r0, 80014ee <parse+0x52>
    /* No token found */
    printf("Unable to find a command in the buffer in %s()\n",__FUNCTION__);
 80014e8:	4827      	ldr	r0, [pc, #156]	; (8001588 <parse+0xec>)
 80014ea:	4928      	ldr	r1, [pc, #160]	; (800158c <parse+0xf0>)
 80014ec:	e037      	b.n	800155e <parse+0xc2>
    return -1;
  }

  arg = CMD_INTERACTIVE;  /* Default to calling action part of function */
  /* Check to see if the user is asking for help */
  if(strcasecmp(p,"help") == 0) {
 80014ee:	4928      	ldr	r1, [pc, #160]	; (8001590 <parse+0xf4>)
 80014f0:	f004 fe24 	bl	800613c <strcasecmp>
 80014f4:	4604      	mov	r4, r0
 80014f6:	b9a0      	cbnz	r0, 8001522 <parse+0x86>
    /* Check to see if the user is asking for more help */
    p = strtok(NULL,SEPS);
 80014f8:	4922      	ldr	r1, [pc, #136]	; (8001584 <parse+0xe8>)
 80014fa:	f004 fecd 	bl	8006298 <strtok>
    if(p == NULL) {
 80014fe:	4606      	mov	r6, r0
 8001500:	b990      	cbnz	r0, 8001528 <parse+0x8c>
 8001502:	350c      	adds	r5, #12
      /* If we don't get any more tokens the user is asking for short
       * help */
      /* Loop over the commands defined and print help for them */
      for(t=table; t->cmdname!=NULL; t++) {
 8001504:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 8001508:	b389      	cbz	r1, 800156e <parse+0xd2>
	if(t->help != NULL) {
 800150a:	f855 2c04 	ldr.w	r2, [r5, #-4]
 800150e:	b11a      	cbz	r2, 8001518 <parse+0x7c>
	  printf("%12s -- %s\n",t->cmdname,t->help);
 8001510:	4820      	ldr	r0, [pc, #128]	; (8001594 <parse+0xf8>)
 8001512:	f004 fd3f 	bl	8005f94 <printf>
 8001516:	e7f4      	b.n	8001502 <parse+0x66>
	} else {
	  t->func(CMD_SHORT_HELP);  /* Call the function for short help */
 8001518:	f855 3c08 	ldr.w	r3, [r5, #-8]
 800151c:	2001      	movs	r0, #1
 800151e:	4798      	blx	r3
 8001520:	e7ef      	b.n	8001502 <parse+0x66>
    /* No token found */
    printf("Unable to find a command in the buffer in %s()\n",__FUNCTION__);
    return -1;
  }

  arg = CMD_INTERACTIVE;  /* Default to calling action part of function */
 8001522:	f04f 0800 	mov.w	r8, #0
 8001526:	e009      	b.n	800153c <parse+0xa0>
      }
      return 0;
    } else {
      /* The user has asked for long help, call the function
       * for help */
      arg = CMD_LONG_HELP;
 8001528:	f04f 0802 	mov.w	r8, #2
    }
  }

  /* Now search for token in the table */
  for(t=table; t->cmdname!=NULL; t++) {
 800152c:	e006      	b.n	800153c <parse+0xa0>
    if(strcasecmp(p,t->cmdname) == 0) {
 800152e:	4630      	mov	r0, r6
 8001530:	4639      	mov	r1, r7
 8001532:	f004 fe03 	bl	800613c <strcasecmp>
 8001536:	4604      	mov	r4, r0
 8001538:	b120      	cbz	r0, 8001544 <parse+0xa8>
      arg = CMD_LONG_HELP;
    }
  }

  /* Now search for token in the table */
  for(t=table; t->cmdname!=NULL; t++) {
 800153a:	350c      	adds	r5, #12
 800153c:	682f      	ldr	r7, [r5, #0]
 800153e:	2f00      	cmp	r7, #0
 8001540:	d1f5      	bne.n	800152e <parse+0x92>
 8001542:	e00a      	b.n	800155a <parse+0xbe>
    if(strcasecmp(p,t->cmdname) == 0) {
      /* Got a match, call the function */
      if(arg == CMD_LONG_HELP) {	
 8001544:	f1b8 0f00 	cmp.w	r8, #0
 8001548:	d003      	beq.n	8001552 <parse+0xb6>
	printf("%s:\n",t->cmdname);
 800154a:	4813      	ldr	r0, [pc, #76]	; (8001598 <parse+0xfc>)
 800154c:	4639      	mov	r1, r7
 800154e:	f004 fd21 	bl	8005f94 <printf>
      }
      t->func(arg);
 8001552:	686b      	ldr	r3, [r5, #4]
 8001554:	4640      	mov	r0, r8
 8001556:	4798      	blx	r3
      return 0;
 8001558:	e009      	b.n	800156e <parse+0xd2>
    }
  }

  printf("Command `%s' not found. Type `help' for online help\n",p);
 800155a:	4810      	ldr	r0, [pc, #64]	; (800159c <parse+0x100>)
 800155c:	4631      	mov	r1, r6
 800155e:	f004 fd19 	bl	8005f94 <printf>
  if((i==0) || (*buf==0)) {
#if 0
    printf("End of buffer reached while discarding whitespace in %s()\n",
       __FUNCTION__);
#endif
    return -1;
 8001562:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8001566:	e002      	b.n	800156e <parse+0xd2>


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
  if((i==0) || (*buf==0)) {
 8001568:	2900      	cmp	r1, #0
 800156a:	d1b8      	bne.n	80014de <parse+0x42>
 800156c:	e7f9      	b.n	8001562 <parse+0xc6>
    }
  }

  printf("Command `%s' not found. Type `help' for online help\n",p);
  return -1;
}
 800156e:	4620      	mov	r0, r4
 8001570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001574:	0800af88 	.word	0x0800af88
 8001578:	0800afa9 	.word	0x0800afa9
 800157c:	20000204 	.word	0x20000204
 8001580:	0800afb9 	.word	0x0800afb9
 8001584:	0800afdc 	.word	0x0800afdc
 8001588:	0800afe3 	.word	0x0800afe3
 800158c:	0800af82 	.word	0x0800af82
 8001590:	0800b013 	.word	0x0800b013
 8001594:	0800b018 	.word	0x0800b018
 8001598:	0800b024 	.word	0x0800b024
 800159c:	0800b029 	.word	0x0800b029

080015a0 <TaskInput>:
char input[BUFFER_LEN];
char input_b[BUFFER_LEN];

/* Task to handle input */
void TaskInput(void)
{
 80015a0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  static unsigned int saved = 0;
  static char *buf = input;
  static uint32_t printPrompt = 1;

  /* Do we have to print the prompt? */
  if(printPrompt) {
 80015a2:	4d3f      	ldr	r5, [pc, #252]	; (80016a0 <TaskInput+0x100>)
 80015a4:	682b      	ldr	r3, [r5, #0]
 80015a6:	b123      	cbz	r3, 80015b2 <TaskInput+0x12>
    printf("ARMON>");
 80015a8:	483e      	ldr	r0, [pc, #248]	; (80016a4 <TaskInput+0x104>)
 80015aa:	f004 fcf3 	bl	8005f94 <printf>
    printPrompt = 0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	602b      	str	r3, [r5, #0]
  }

  /* Get the next character */
  rc = TerminalReadAnyNonBlock(&c);
 80015b2:	f10d 0007 	add.w	r0, sp, #7
 80015b6:	f000 fa32 	bl	8001a1e <TerminalReadAnyNonBlock>
  if(rc) {
 80015ba:	2800      	cmp	r0, #0
 80015bc:	d16e      	bne.n	800169c <TaskInput+0xfc>
  }

  /* We have a character to process */
  /* printf("Got:'%c' %d\n",c,c); */
  /* Check for simple line control characters */
  if(((c == 010) || (c == 0x7f)) && count) {
 80015be:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80015c2:	2b08      	cmp	r3, #8
 80015c4:	d001      	beq.n	80015ca <TaskInput+0x2a>
 80015c6:	2b7f      	cmp	r3, #127	; 0x7f
 80015c8:	d10d      	bne.n	80015e6 <TaskInput+0x46>
 80015ca:	4c37      	ldr	r4, [pc, #220]	; (80016a8 <TaskInput+0x108>)
 80015cc:	6822      	ldr	r2, [r4, #0]
 80015ce:	b152      	cbz	r2, 80015e6 <TaskInput+0x46>
    /* User pressed backspace */
    printf("\010 \010"); /* Obliterate character */
 80015d0:	4836      	ldr	r0, [pc, #216]	; (80016ac <TaskInput+0x10c>)
 80015d2:	f004 fcdf 	bl	8005f94 <printf>
    buf--;     /* Then remove it from the buffer */
 80015d6:	4a36      	ldr	r2, [pc, #216]	; (80016b0 <TaskInput+0x110>)
 80015d8:	6813      	ldr	r3, [r2, #0]
 80015da:	3b01      	subs	r3, #1
 80015dc:	6013      	str	r3, [r2, #0]
    count--;   /* Then keep track of how many are left */
 80015de:	6823      	ldr	r3, [r4, #0]
 80015e0:	3b01      	subs	r3, #1
 80015e2:	6023      	str	r3, [r4, #0]
 80015e4:	e05a      	b.n	800169c <TaskInput+0xfc>
  } else if(c == '!') { /* '!' repeats the last command */
 80015e6:	2b21      	cmp	r3, #33	; 0x21
 80015e8:	d115      	bne.n	8001616 <TaskInput+0x76>
    if(saved) {  /* But only if we have something saved */
 80015ea:	4b32      	ldr	r3, [pc, #200]	; (80016b4 <TaskInput+0x114>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d054      	beq.n	800169c <TaskInput+0xfc>
      strcpy(input,input_b);  /* Restore the command */
 80015f2:	4c31      	ldr	r4, [pc, #196]	; (80016b8 <TaskInput+0x118>)
 80015f4:	4931      	ldr	r1, [pc, #196]	; (80016bc <TaskInput+0x11c>)
 80015f6:	4620      	mov	r0, r4
 80015f8:	f004 fdc2 	bl	8006180 <strcpy>
      printf("%s",input);
 80015fc:	4621      	mov	r1, r4
 80015fe:	4830      	ldr	r0, [pc, #192]	; (80016c0 <TaskInput+0x120>)
 8001600:	f004 fcc8 	bl	8005f94 <printf>
      count = strlen(input);
 8001604:	4620      	mov	r0, r4
 8001606:	f004 fe19 	bl	800623c <strlen>
 800160a:	4b27      	ldr	r3, [pc, #156]	; (80016a8 <TaskInput+0x108>)
 800160c:	6018      	str	r0, [r3, #0]
      buf = input+count;
 800160e:	4b28      	ldr	r3, [pc, #160]	; (80016b0 <TaskInput+0x110>)
 8001610:	4404      	add	r4, r0
 8001612:	601c      	str	r4, [r3, #0]
      goto parseme;
 8001614:	e025      	b.n	8001662 <TaskInput+0xc2>
    }
  } else if(isprint((unsigned int)c)) {
 8001616:	4a2b      	ldr	r2, [pc, #172]	; (80016c4 <TaskInput+0x124>)
 8001618:	6812      	ldr	r2, [r2, #0]
 800161a:	441a      	add	r2, r3
 800161c:	7852      	ldrb	r2, [r2, #1]
 800161e:	f012 0297 	ands.w	r2, r2, #151	; 0x97
 8001622:	d012      	beq.n	800164a <TaskInput+0xaa>
    /* We are only going to save printable characters */
    if(count >= sizeof(input)) {
 8001624:	4920      	ldr	r1, [pc, #128]	; (80016a8 <TaskInput+0x108>)
 8001626:	680a      	ldr	r2, [r1, #0]
 8001628:	2a4f      	cmp	r2, #79	; 0x4f
      /* We are out of space */
      printf("\x07"); /* Beep */
      return;
    } else {
      *buf++ = c;
 800162a:	bf9f      	itttt	ls
 800162c:	4c20      	ldrls	r4, [pc, #128]	; (80016b0 <TaskInput+0x110>)
 800162e:	6820      	ldrls	r0, [r4, #0]
 8001630:	7003      	strbls	r3, [r0, #0]
 8001632:	1c45      	addls	r5, r0, #1
      count++;
 8001634:	bf97      	itett	ls
 8001636:	3201      	addls	r2, #1
    }
  } else if(isprint((unsigned int)c)) {
    /* We are only going to save printable characters */
    if(count >= sizeof(input)) {
      /* We are out of space */
      printf("\x07"); /* Beep */
 8001638:	2007      	movhi	r0, #7
      return;
    } else {
      *buf++ = c;
      count++;
      /* Echo it back to the user */
      printf("%c",c);
 800163a:	f89d 0007 	ldrbls.w	r0, [sp, #7]
    if(count >= sizeof(input)) {
      /* We are out of space */
      printf("\x07"); /* Beep */
      return;
    } else {
      *buf++ = c;
 800163e:	6025      	strls	r5, [r4, #0]
      count++;
 8001640:	bf98      	it	ls
 8001642:	600a      	strls	r2, [r1, #0]
      /* Echo it back to the user */
      printf("%c",c);
 8001644:	f004 fcba 	bl	8005fbc <putchar>
 8001648:	e028      	b.n	800169c <TaskInput+0xfc>
    }
  } else if(c == '\r') {
 800164a:	2b0d      	cmp	r3, #13
 800164c:	d126      	bne.n	800169c <TaskInput+0xfc>
    /* NULL Terminate anything we have received */
    *buf = '\0';
 800164e:	4b18      	ldr	r3, [pc, #96]	; (80016b0 <TaskInput+0x110>)
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 8001650:	481a      	ldr	r0, [pc, #104]	; (80016bc <TaskInput+0x11c>)
      /* Echo it back to the user */
      printf("%c",c);
    }
  } else if(c == '\r') {
    /* NULL Terminate anything we have received */
    *buf = '\0';
 8001652:	681b      	ldr	r3, [r3, #0]
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 8001654:	4918      	ldr	r1, [pc, #96]	; (80016b8 <TaskInput+0x118>)
      /* Echo it back to the user */
      printf("%c",c);
    }
  } else if(c == '\r') {
    /* NULL Terminate anything we have received */
    *buf = '\0';
 8001656:	701a      	strb	r2, [r3, #0]
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 8001658:	f004 fd92 	bl	8006180 <strcpy>
    saved = 1;
 800165c:	4b15      	ldr	r3, [pc, #84]	; (80016b4 <TaskInput+0x114>)
 800165e:	2201      	movs	r2, #1
 8001660:	601a      	str	r2, [r3, #0]
  parseme:
    /* The user pressed enter, parse the command */
    printf("\n");
 8001662:	200a      	movs	r0, #10
 8001664:	4c12      	ldr	r4, [pc, #72]	; (80016b0 <TaskInput+0x110>)
 8001666:	f004 fca9 	bl	8005fbc <putchar>
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
 800166a:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <TaskInput+0x108>)
 800166c:	6820      	ldr	r0, [r4, #0]
 800166e:	681e      	ldr	r6, [r3, #0]
 8001670:	4602      	mov	r2, r0
 8001672:	1a31      	subs	r1, r6, r0
 8001674:	4411      	add	r1, r2
 8001676:	294f      	cmp	r1, #79	; 0x4f
 8001678:	f04f 0100 	mov.w	r1, #0
 800167c:	d802      	bhi.n	8001684 <TaskInput+0xe4>
 800167e:	f802 1b01 	strb.w	r1, [r2], #1
 8001682:	e7f6      	b.n	8001672 <TaskInput+0xd2>
    count = 0;
 8001684:	6019      	str	r1, [r3, #0]
    parse(input, sizeof(input), Commands);
 8001686:	4e0c      	ldr	r6, [pc, #48]	; (80016b8 <TaskInput+0x118>)
 8001688:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <TaskInput+0x128>)
 800168a:	6022      	str	r2, [r4, #0]
 800168c:	4630      	mov	r0, r6
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	2150      	movs	r1, #80	; 0x50
 8001692:	f7ff ff03 	bl	800149c <parse>
    buf = input;
    printPrompt = 1;
 8001696:	2301      	movs	r3, #1
    printf("\n");
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
    count = 0;
    parse(input, sizeof(input), Commands);
    buf = input;
 8001698:	6026      	str	r6, [r4, #0]
    printPrompt = 1;
 800169a:	602b      	str	r3, [r5, #0]
  }
}
 800169c:	b002      	add	sp, #8
 800169e:	bd70      	pop	{r4, r5, r6, pc}
 80016a0:	20000014 	.word	0x20000014
 80016a4:	0800b05e 	.word	0x0800b05e
 80016a8:	20000ac4 	.word	0x20000ac4
 80016ac:	0800b065 	.word	0x0800b065
 80016b0:	2000000c 	.word	0x2000000c
 80016b4:	20000ac0 	.word	0x20000ac0
 80016b8:	20000f64 	.word	0x20000f64
 80016bc:	20000f14 	.word	0x20000f14
 80016c0:	0800b354 	.word	0x0800b354
 80016c4:	20000204 	.word	0x20000204
 80016c8:	20000010 	.word	0x20000010

080016cc <fetch_uint32_arg>:
  return 0;
}     

/* Fetch an integer argument */
int fetch_uint32_arg(uint32_t *dest)
{
 80016cc:	b510      	push	{r4, lr}
  char *p;
  p = strtok(NULL,SEPS);
 80016ce:	4908      	ldr	r1, [pc, #32]	; (80016f0 <fetch_uint32_arg+0x24>)
  return 0;
}     

/* Fetch an integer argument */
int fetch_uint32_arg(uint32_t *dest)
{
 80016d0:	4604      	mov	r4, r0
  char *p;
  p = strtok(NULL,SEPS);
 80016d2:	2000      	movs	r0, #0
 80016d4:	f004 fde0 	bl	8006298 <strtok>
  if(p == NULL) {
 80016d8:	b130      	cbz	r0, 80016e8 <fetch_uint32_arg+0x1c>
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
  }
  
  *dest = (uint32_t)strtoul(p,NULL,0);
 80016da:	2100      	movs	r1, #0
 80016dc:	460a      	mov	r2, r1
 80016de:	f004 fea9 	bl	8006434 <strtoul>
 80016e2:	6020      	str	r0, [r4, #0]
  return 0;
 80016e4:	2000      	movs	r0, #0
 80016e6:	bd10      	pop	{r4, pc}
{
  char *p;
  p = strtok(NULL,SEPS);
  if(p == NULL) {
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
 80016e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
  
  *dest = (uint32_t)strtoul(p,NULL,0);
  return 0;
}     
 80016ec:	bd10      	pop	{r4, pc}
 80016ee:	bf00      	nop
 80016f0:	0800afdc 	.word	0x0800afdc

080016f4 <fetch_string_arg>:

/* Fetch a string argument */
int fetch_string_arg(char **dest)
{
 80016f4:	b510      	push	{r4, lr}
  char *p;
  p = strtok(NULL,SEPS);
 80016f6:	4906      	ldr	r1, [pc, #24]	; (8001710 <fetch_string_arg+0x1c>)
  return 0;
}     

/* Fetch a string argument */
int fetch_string_arg(char **dest)
{
 80016f8:	4604      	mov	r4, r0
  char *p;
  p = strtok(NULL,SEPS);
 80016fa:	2000      	movs	r0, #0
 80016fc:	f004 fdcc 	bl	8006298 <strtok>
  if(p == NULL) {
 8001700:	b110      	cbz	r0, 8001708 <fetch_string_arg+0x14>
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
  }
  
  *dest = p;
 8001702:	6020      	str	r0, [r4, #0]
  return 0;
 8001704:	2000      	movs	r0, #0
 8001706:	bd10      	pop	{r4, pc}
{
  char *p;
  p = strtok(NULL,SEPS);
  if(p == NULL) {
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
 8001708:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
  
  *dest = p;
  return 0;
}
 800170c:	bd10      	pop	{r4, pc}
 800170e:	bf00      	nop
 8001710:	0800afdc 	.word	0x0800afdc

08001714 <DumpBuffer>:

#define BYTES_PER_LINE 16

/* Dump a buffer in HEX with the address as given */
void DumpBuffer(uint8_t *buffer, uint32_t count, uint32_t address)
{
 8001714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001718:	4680      	mov	r8, r0
 800171a:	b089      	sub	sp, #36	; 0x24
 800171c:	4692      	mov	sl, r2
  uint32_t i;
  uint8_t buf[BYTES_PER_LINE+1],*bufp;   /* Buffer to assemble printed chars */
  uint8_t *p,c;

  if(count == 0) return;
 800171e:	460d      	mov	r5, r1
 8001720:	2900      	cmp	r1, #0
 8001722:	d044      	beq.n	80017ae <DumpBuffer+0x9a>
 8001724:	ac03      	add	r4, sp, #12
 8001726:	eb00 0901 	add.w	r9, r0, r1
 800172a:	4606      	mov	r6, r0
 800172c:	4627      	mov	r7, r4
 800172e:	ebc8 010a 	rsb	r1, r8, sl

  p = buffer;
  bufp = buf;
  /* dump the requested number of bytes in hex. */
  for(i=0; i<count; i++) {
 8001732:	454e      	cmp	r6, r9
 8001734:	4431      	add	r1, r6
 8001736:	ebc8 0306 	rsb	r3, r8, r6
 800173a:	d025      	beq.n	8001788 <DumpBuffer+0x74>
    if((i% BYTES_PER_LINE) == 0) {
 800173c:	f013 0b0f 	ands.w	fp, r3, #15
 8001740:	d103      	bne.n	800174a <DumpBuffer+0x36>
      printf("%08x:",(unsigned int)address);
 8001742:	481c      	ldr	r0, [pc, #112]	; (80017b4 <DumpBuffer+0xa0>)
 8001744:	f004 fc26 	bl	8005f94 <printf>
      bufp = buf;
 8001748:	463c      	mov	r4, r7
    /* Read the value to print */
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 800174a:	4b1b      	ldr	r3, [pc, #108]	; (80017b8 <DumpBuffer+0xa4>)
    if((i% BYTES_PER_LINE) == 0) {
      printf("%08x:",(unsigned int)address);
      bufp = buf;
    }
    /* Read the value to print */
    c = *p++;
 800174c:	f816 1b01 	ldrb.w	r1, [r6], #1
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 8001750:	681b      	ldr	r3, [r3, #0]
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
    }

    printf(" %02x",((unsigned int)c) & 0xff);
 8001752:	481a      	ldr	r0, [pc, #104]	; (80017bc <DumpBuffer+0xa8>)
    /* Read the value to print */
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 8001754:	440b      	add	r3, r1
 8001756:	785b      	ldrb	r3, [r3, #1]
 8001758:	f013 0f97 	tst.w	r3, #151	; 0x97
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
 800175c:	bf08      	it	eq
 800175e:	222e      	moveq	r2, #46	; 0x2e
 8001760:	f104 0301 	add.w	r3, r4, #1
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
      *bufp++ = c; /* Stick in the character */
 8001764:	bf14      	ite	ne
 8001766:	7021      	strbne	r1, [r4, #0]
    } else {
      *bufp++ = '.';
 8001768:	7022      	strbeq	r2, [r4, #0]
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	461c      	mov	r4, r3
    }

    printf(" %02x",((unsigned int)c) & 0xff);
 800176e:	f004 fc11 	bl	8005f94 <printf>
    
    /* At end of line ? */
    if((i % BYTES_PER_LINE) == (BYTES_PER_LINE-1)) {
 8001772:	f1bb 0f0f 	cmp.w	fp, #15
 8001776:	9b01      	ldr	r3, [sp, #4]
 8001778:	d1d9      	bne.n	800172e <DumpBuffer+0x1a>
      *bufp = '\0';  /* NULL terminate buffer */
 800177a:	2200      	movs	r2, #0
 800177c:	701a      	strb	r2, [r3, #0]

      /* Yes, print buffer */
      printf("  %s\n",buf);
 800177e:	4639      	mov	r1, r7
 8001780:	480f      	ldr	r0, [pc, #60]	; (80017c0 <DumpBuffer+0xac>)
 8001782:	f004 fc07 	bl	8005f94 <printf>
 8001786:	e7d2      	b.n	800172e <DumpBuffer+0x1a>
    }

  }

  /* dump out to EOL */
  *bufp='\0';
 8001788:	2300      	movs	r3, #0
  if(count % BYTES_PER_LINE) {
 800178a:	f015 050f 	ands.w	r5, r5, #15
    }

  }

  /* dump out to EOL */
  *bufp='\0';
 800178e:	7023      	strb	r3, [r4, #0]
  if(count % BYTES_PER_LINE) {
 8001790:	d00d      	beq.n	80017ae <DumpBuffer+0x9a>
 8001792:	461c      	mov	r4, r3
    for(i=0; i<(BYTES_PER_LINE - (count % BYTES_PER_LINE)); i++) {
 8001794:	f1c5 0310 	rsb	r3, r5, #16
 8001798:	429c      	cmp	r4, r3
 800179a:	d204      	bcs.n	80017a6 <DumpBuffer+0x92>
      printf("   ");
 800179c:	4809      	ldr	r0, [pc, #36]	; (80017c4 <DumpBuffer+0xb0>)
 800179e:	f004 fbf9 	bl	8005f94 <printf>
  }

  /* dump out to EOL */
  *bufp='\0';
  if(count % BYTES_PER_LINE) {
    for(i=0; i<(BYTES_PER_LINE - (count % BYTES_PER_LINE)); i++) {
 80017a2:	3401      	adds	r4, #1
 80017a4:	e7f6      	b.n	8001794 <DumpBuffer+0x80>
      printf("   ");
    }
    /* Yes, print buffer */
    printf("  %s\n",buf);
 80017a6:	4806      	ldr	r0, [pc, #24]	; (80017c0 <DumpBuffer+0xac>)
 80017a8:	4639      	mov	r1, r7
 80017aa:	f004 fbf3 	bl	8005f94 <printf>
  }



}
 80017ae:	b009      	add	sp, #36	; 0x24
 80017b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017b4:	0800b069 	.word	0x0800b069
 80017b8:	20000204 	.word	0x20000204
 80017bc:	0800b06f 	.word	0x0800b06f
 80017c0:	0800b075 	.word	0x0800b075
 80017c4:	0800b07b 	.word	0x0800b07b

080017c8 <CmdDump>:
void CmdDump(int action)
{
  int rc;
  static uint32_t address=0, count=0x100;

  if(action==CMD_SHORT_HELP) return;
 80017c8:	2801      	cmp	r0, #1


}

void CmdDump(int action)
{
 80017ca:	b538      	push	{r3, r4, r5, lr}
  int rc;
  static uint32_t address=0, count=0x100;

  if(action==CMD_SHORT_HELP) return;
 80017cc:	d01d      	beq.n	800180a <CmdDump+0x42>
  if(action==CMD_LONG_HELP) {
 80017ce:	2802      	cmp	r0, #2
 80017d0:	4c0e      	ldr	r4, [pc, #56]	; (800180c <CmdDump+0x44>)
 80017d2:	4d0f      	ldr	r5, [pc, #60]	; (8001810 <CmdDump+0x48>)
 80017d4:	d109      	bne.n	80017ea <CmdDump+0x22>
    printf("dump {<address> {<count>}}\n\n"
 80017d6:	480f      	ldr	r0, [pc, #60]	; (8001814 <CmdDump+0x4c>)
 80017d8:	f004 fc2c 	bl	8006034 <puts>
	   "\n"
	   "<count> is the number of bytes to dump to the terminal.\n"
	   "If the count is unspecified uses last count. The default\n"
	   "count is 0x100 bytes.\n\n");

    printf("Current address is 0x%08x, current count is 0x%x\n",
 80017dc:	6821      	ldr	r1, [r4, #0]
 80017de:	682a      	ldr	r2, [r5, #0]
 80017e0:	480d      	ldr	r0, [pc, #52]	; (8001818 <CmdDump+0x50>)
  }

  DumpBuffer((uint8_t *)address, count, address);
  /* Update parameters for next time */
  address = address+count;
}
 80017e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	   "\n"
	   "<count> is the number of bytes to dump to the terminal.\n"
	   "If the count is unspecified uses last count. The default\n"
	   "count is 0x100 bytes.\n\n");

    printf("Current address is 0x%08x, current count is 0x%x\n",
 80017e6:	f004 bbd5 	b.w	8005f94 <printf>
	   (unsigned int)address, (unsigned int)count);
    return;
  }

  /* Fetch address, defaut to last address if missing */
  rc = fetch_uint32_arg(&address);
 80017ea:	4620      	mov	r0, r4
 80017ec:	f7ff ff6e 	bl	80016cc <fetch_uint32_arg>
  if(rc == 0) {
 80017f0:	b910      	cbnz	r0, 80017f8 <CmdDump+0x30>
    /* Fetch count, default to last count if missing */
    fetch_uint32_arg(&count);
 80017f2:	4628      	mov	r0, r5
 80017f4:	f7ff ff6a 	bl	80016cc <fetch_uint32_arg>
  }

  DumpBuffer((uint8_t *)address, count, address);
 80017f8:	6820      	ldr	r0, [r4, #0]
 80017fa:	6829      	ldr	r1, [r5, #0]
 80017fc:	4602      	mov	r2, r0
 80017fe:	f7ff ff89 	bl	8001714 <DumpBuffer>
  /* Update parameters for next time */
  address = address+count;
 8001802:	6823      	ldr	r3, [r4, #0]
 8001804:	682a      	ldr	r2, [r5, #0]
 8001806:	4413      	add	r3, r2
 8001808:	6023      	str	r3, [r4, #0]
 800180a:	bd38      	pop	{r3, r4, r5, pc}
 800180c:	20000ac8 	.word	0x20000ac8
 8001810:	20000018 	.word	0x20000018
 8001814:	0800b07f 	.word	0x0800b07f
 8001818:	0800b217 	.word	0x0800b217

0800181c <_sbrk_r>:
#include <reent.h>

register char *stack_ptr asm("sp");

void *_sbrk_r(struct _reent *ptr, int incr)
{
 800181c:	b508      	push	{r3, lr}
        extern char end asm("end");
        static char *heap_end;
        char *prev_heap_end;

        if (heap_end == 0)
 800181e:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <_sbrk_r+0x2c>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	b90a      	cbnz	r2, 8001828 <_sbrk_r+0xc>
                heap_end = &end;
 8001824:	4a09      	ldr	r2, [pc, #36]	; (800184c <_sbrk_r+0x30>)
 8001826:	601a      	str	r2, [r3, #0]

        prev_heap_end = heap_end;
 8001828:	6818      	ldr	r0, [r3, #0]
        if (heap_end + incr > stack_ptr)
 800182a:	466b      	mov	r3, sp
 800182c:	4401      	add	r1, r0
 800182e:	4299      	cmp	r1, r3
 8001830:	d906      	bls.n	8001840 <_sbrk_r+0x24>
        {
//              write(1, "Heap and stack collision\n", 25);
//              abort();
                errno = ENOMEM;
 8001832:	f004 fb1d 	bl	8005e70 <__errno>
 8001836:	230c      	movs	r3, #12
 8001838:	6003      	str	r3, [r0, #0]
                return (caddr_t) -1;
 800183a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800183e:	bd08      	pop	{r3, pc}
        }

        heap_end += incr;
 8001840:	4b01      	ldr	r3, [pc, #4]	; (8001848 <_sbrk_r+0x2c>)
 8001842:	6019      	str	r1, [r3, #0]

        return (caddr_t) prev_heap_end;
}
 8001844:	bd08      	pop	{r3, pc}
 8001846:	bf00      	nop
 8001848:	20000acc 	.word	0x20000acc
 800184c:	20001d00 	.word	0x20001d00

08001850 <_close_r>:

int _close_r(struct _reent *ptr, int file)
{
        return -1;
}
 8001850:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001854:	4770      	bx	lr

08001856 <_fstat_r>:

int _fstat_r(struct _reent *ptr, int file, struct stat *st)
{
        st->st_mode = S_IFCHR;
 8001856:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800185a:	6053      	str	r3, [r2, #4]
        return 0;
}
 800185c:	2000      	movs	r0, #0
 800185e:	4770      	bx	lr

08001860 <_isatty_r>:
int _isatty_r(struct _reent *ptr, int file)
{
        return 1;
}
 8001860:	2001      	movs	r0, #1
 8001862:	4770      	bx	lr

08001864 <_lseek_r>:
_off_t _lseek_r(struct _reent *ptr, int i, off_t j, int p)
{
        return 0;
}
 8001864:	2000      	movs	r0, #0
 8001866:	4770      	bx	lr

08001868 <USBD_CDC_DataIn>:
{
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8001868:	4b1c      	ldr	r3, [pc, #112]	; (80018dc <USBD_CDC_DataIn+0x74>)
#endif

#ifdef USE_USB
/* USB IN endpoint Transmission complete Callback */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800186a:	b570      	push	{r4, r5, r6, lr}
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 800186c:	681b      	ldr	r3, [r3, #0]
#endif

#ifdef USE_USB
/* USB IN endpoint Transmission complete Callback */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800186e:	4604      	mov	r4, r0
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8001870:	4798      	blx	r3

  if(pdev == &hUSBDDevice) {
 8001872:	4b1b      	ldr	r3, [pc, #108]	; (80018e0 <USBD_CDC_DataIn+0x78>)
 8001874:	429c      	cmp	r4, r3
{
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8001876:	4606      	mov	r6, r0

  if(pdev == &hUSBDDevice) {
 8001878:	d12d      	bne.n	80018d6 <USBD_CDC_DataIn+0x6e>
    /* Update head and tail pointers, we just sent outSending bytes */
    tail = TerminalState[index].outTail;
 800187a:	4b1a      	ldr	r3, [pc, #104]	; (80018e4 <USBD_CDC_DataIn+0x7c>)
 800187c:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
    count = TerminalState[index].outSending;
 8001880:	f8b3 210c 	ldrh.w	r2, [r3, #268]	; 0x10c
 8001884:	b292      	uxth	r2, r2
    TerminalState[index].outTail = TERMINALINCRBY(tail,count);
 8001886:	fa12 f181 	uxtah	r1, r2, r1
 800188a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800188e:	f8a3 1108 	strh.w	r1, [r3, #264]	; 0x108
    TerminalState[index].outCount -= count;
 8001892:	f8b3 110a 	ldrh.w	r1, [r3, #266]	; 0x10a
 8001896:	1a8a      	subs	r2, r1, r2
 8001898:	b292      	uxth	r2, r2
 800189a:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
    TerminalState[index].outSending = 0;
 800189e:	2200      	movs	r2, #0
 80018a0:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c

    /* Re - Trigger output from this buffer */
    tail = TerminalState[index].outTail;
 80018a4:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
    count = TerminalState[index].outCount;
 80018a8:	f8b3 210a 	ldrh.w	r2, [r3, #266]	; 0x10a
 80018ac:	b292      	uxth	r2, r2
    TerminalState[index].outTail = TERMINALINCRBY(tail,count);
    TerminalState[index].outCount -= count;
    TerminalState[index].outSending = 0;

    /* Re - Trigger output from this buffer */
    tail = TerminalState[index].outTail;
 80018ae:	b289      	uxth	r1, r1
 80018b0:	461c      	mov	r4, r3
    count = TerminalState[index].outCount;
    if(count != 0) {
 80018b2:	b182      	cbz	r2, 80018d6 <USBD_CDC_DataIn+0x6e>
      /* Only allow a transfer to the end of the buffer */
      if((count + tail) >= TERMINALBUFFERSIZE) {
 80018b4:	188b      	adds	r3, r1, r2
 80018b6:	2b7f      	cmp	r3, #127	; 0x7f
	count = TERMINALBUFFERSIZE - tail;
 80018b8:	bf88      	it	hi
 80018ba:	f1c1 0280 	rsbhi	r2, r1, #128	; 0x80
      }
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 80018be:	b295      	uxth	r5, r2
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
 80018c0:	4421      	add	r1, r4
    if(count != 0) {
      /* Only allow a transfer to the end of the buffer */
      if((count + tail) >= TERMINALBUFFERSIZE) {
	count = TERMINALBUFFERSIZE - tail;
      }
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 80018c2:	3186      	adds	r1, #134	; 0x86
 80018c4:	462a      	mov	r2, r5
 80018c6:	4806      	ldr	r0, [pc, #24]	; (80018e0 <USBD_CDC_DataIn+0x78>)
 80018c8:	f003 fbbb 	bl	8005042 <USBD_CDC_SetTxBuffer>
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
			   count);
      USBD_CDC_TransmitPacket(&hUSBDDevice);
 80018cc:	4804      	ldr	r0, [pc, #16]	; (80018e0 <USBD_CDC_DataIn+0x78>)
 80018ce:	f003 fbc6 	bl	800505e <USBD_CDC_TransmitPacket>
      TerminalState[index].outSending = count;
 80018d2:	f8a4 510c 	strh.w	r5, [r4, #268]	; 0x10c
    }
  }
    
  return rc;
}
 80018d6:	4630      	mov	r0, r6
 80018d8:	bd70      	pop	{r4, r5, r6, pc}
 80018da:	bf00      	nop
 80018dc:	200011d8 	.word	0x200011d8
 80018e0:	20000fb4 	.word	0x20000fb4
 80018e4:	20000ad0 	.word	0x20000ad0

080018e8 <CmdStats>:

#endif

/* Dump the terminal statistics */
void CmdStats(int mode)
{
 80018e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t i;
  TerminalStats_t s[INDEX_MAX];

  if(mode != CMD_INTERACTIVE) return;
 80018ec:	4604      	mov	r4, r0

#endif

/* Dump the terminal statistics */
void CmdStats(int mode)
{
 80018ee:	b085      	sub	sp, #20
  uint32_t i;
  TerminalStats_t s[INDEX_MAX];

  if(mode != CMD_INTERACTIVE) return;
 80018f0:	b9e8      	cbnz	r0, 800192e <CmdStats+0x46>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018f2:	b672      	cpsid	i

  /* Copy terminal stats to local storage, and reset counters atomincally */
  __disable_irq();
  for(i=0; i<INDEX_MAX; i++) {
    s[i] = TerminalState[i].stats;
 80018f4:	480f      	ldr	r0, [pc, #60]	; (8001934 <CmdStats+0x4c>)
    bzero(&TerminalState[i].stats, sizeof(TerminalState[i].stats));
 80018f6:	4621      	mov	r1, r4
  if(mode != CMD_INTERACTIVE) return;

  /* Copy terminal stats to local storage, and reset counters atomincally */
  __disable_irq();
  for(i=0; i<INDEX_MAX; i++) {
    s[i] = TerminalState[i].stats;
 80018f8:	f8d0 6110 	ldr.w	r6, [r0, #272]	; 0x110
 80018fc:	f8d0 5114 	ldr.w	r5, [r0, #276]	; 0x114
 8001900:	f8d0 9118 	ldr.w	r9, [r0, #280]	; 0x118
 8001904:	f8d0 811c 	ldr.w	r8, [r0, #284]	; 0x11c
 8001908:	f8d0 7120 	ldr.w	r7, [r0, #288]	; 0x120
    bzero(&TerminalState[i].stats, sizeof(TerminalState[i].stats));
 800190c:	2214      	movs	r2, #20
 800190e:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8001912:	f004 faf1 	bl	8005ef8 <memset>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001916:	b662      	cpsie	i
  }
  __enable_irq();

  /* Display stats for the user */
  for(i=0; i<INDEX_MAX; i++) {
    printf("Terminal #%u:\n"
 8001918:	4807      	ldr	r0, [pc, #28]	; (8001938 <CmdStats+0x50>)
 800191a:	f8cd 9000 	str.w	r9, [sp]
 800191e:	f8cd 8004 	str.w	r8, [sp, #4]
 8001922:	9702      	str	r7, [sp, #8]
 8001924:	4621      	mov	r1, r4
 8001926:	4632      	mov	r2, r6
 8001928:	462b      	mov	r3, r5
 800192a:	f004 fb33 	bl	8005f94 <printf>
	   (unsigned int)(s[i].written),
	   (unsigned int)(s[i].receiveTooBig),
	   (unsigned int)(s[i].received));
  }

}
 800192e:	b005      	add	sp, #20
 8001930:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001934:	20000ad0 	.word	0x20000ad0
 8001938:	0800b265 	.word	0x0800b265

0800193c <TerminalInit>:
/* Private functions */
uint32_t TerminalOutputBufferWrite(uint32_t index, char *p, uint32_t len);
uint32_t TerminalInputBufferWrite(uint32_t index, char *p, uint32_t len);

void TerminalInit(void)
{
 800193c:	b510      	push	{r4, lr}
#ifdef USE_UART
  GPIO_InitTypeDef  GPIO_InitStruct;
#endif

  /* Set all stream I/O to non-buffered */
  setvbuf(stdin, NULL, _IONBF, 0);
 800193e:	4c17      	ldr	r4, [pc, #92]	; (800199c <TerminalInit+0x60>)
 8001940:	6823      	ldr	r3, [r4, #0]
 8001942:	2100      	movs	r1, #0
 8001944:	6858      	ldr	r0, [r3, #4]
 8001946:	2202      	movs	r2, #2
 8001948:	460b      	mov	r3, r1
 800194a:	f004 fb7b 	bl	8006044 <setvbuf>
  setvbuf(stdout, NULL, _IONBF, 0);
 800194e:	6823      	ldr	r3, [r4, #0]
 8001950:	2100      	movs	r1, #0
 8001952:	6898      	ldr	r0, [r3, #8]
 8001954:	2202      	movs	r2, #2
 8001956:	460b      	mov	r3, r1
 8001958:	f004 fb74 	bl	8006044 <setvbuf>
  setvbuf(stderr, NULL, _IONBF, 0);
 800195c:	6823      	ldr	r3, [r4, #0]
#endif

#ifdef USE_USB
  /* Initialize USB interface */
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
 800195e:	4c10      	ldr	r4, [pc, #64]	; (80019a0 <TerminalInit+0x64>)
#endif

  /* Set all stream I/O to non-buffered */
  setvbuf(stdin, NULL, _IONBF, 0);
  setvbuf(stdout, NULL, _IONBF, 0);
  setvbuf(stderr, NULL, _IONBF, 0);
 8001960:	68d8      	ldr	r0, [r3, #12]
 8001962:	2100      	movs	r1, #0
 8001964:	460b      	mov	r3, r1
 8001966:	2202      	movs	r2, #2
 8001968:	f004 fb6c 	bl	8006044 <setvbuf>
#endif

#ifdef USE_USB
  /* Initialize USB interface */
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
 800196c:	4620      	mov	r0, r4
 800196e:	490d      	ldr	r1, [pc, #52]	; (80019a4 <TerminalInit+0x68>)
 8001970:	2200      	movs	r2, #0
 8001972:	f002 ff83 	bl	800487c <USBD_Init>
  
  /* Add Supported Class */
  /* Save, and replace DataIn callback with our own...*/
  USBDDataIn = USBD_CDC.DataIn;
 8001976:	490c      	ldr	r1, [pc, #48]	; (80019a8 <TerminalInit+0x6c>)
 8001978:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <TerminalInit+0x70>)
 800197a:	694a      	ldr	r2, [r1, #20]
 800197c:	601a      	str	r2, [r3, #0]
  USBD_CDC.DataIn = USBD_CDC_DataIn;
  USBD_RegisterClass(&hUSBDDevice, &USBD_CDC);
 800197e:	4620      	mov	r0, r4
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
  
  /* Add Supported Class */
  /* Save, and replace DataIn callback with our own...*/
  USBDDataIn = USBD_CDC.DataIn;
  USBD_CDC.DataIn = USBD_CDC_DataIn;
 8001980:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <TerminalInit+0x74>)
 8001982:	614b      	str	r3, [r1, #20]
  USBD_RegisterClass(&hUSBDDevice, &USBD_CDC);
 8001984:	f002 ff8f 	bl	80048a6 <USBD_RegisterClass>
  
  /* Add CDC Interface Class */
  USBD_CDC_RegisterInterface(&hUSBDDevice, &USBD_CDC_fops);
 8001988:	4620      	mov	r0, r4
 800198a:	490a      	ldr	r1, [pc, #40]	; (80019b4 <TerminalInit+0x78>)
 800198c:	f003 fb52 	bl	8005034 <USBD_CDC_RegisterInterface>
  
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8001990:	4620      	mov	r0, r4
#endif

}
 8001992:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  /* Add CDC Interface Class */
  USBD_CDC_RegisterInterface(&hUSBDDevice, &USBD_CDC_fops);
  
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8001996:	f002 bf8d 	b.w	80048b4 <USBD_Start>
 800199a:	bf00      	nop
 800199c:	20000630 	.word	0x20000630
 80019a0:	20000fb4 	.word	0x20000fb4
 80019a4:	20000130 	.word	0x20000130
 80019a8:	20000064 	.word	0x20000064
 80019ac:	200011d8 	.word	0x200011d8
 80019b0:	08001869 	.word	0x08001869
 80019b4:	20000170 	.word	0x20000170

080019b8 <TerminalRead>:

/* Attempt to read a block of data from the Terminal buffer
 * return the actual number of bytes read.
 */
uint32_t TerminalRead(uint32_t index, uint8_t *ptr, uint32_t len)
{
 80019b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019ba:	b672      	cpsid	i
 80019bc:	440a      	add	r2, r1
  /* try to read len characters from the input buffer */

  /* Crticial section begin */
  __disable_irq();
  count = 0;
  while(TerminalState[index].inCount && (count < len)) {
 80019be:	460e      	mov	r6, r1
 80019c0:	4f0f      	ldr	r7, [pc, #60]	; (8001a00 <TerminalRead+0x48>)
 80019c2:	f44f 7592 	mov.w	r5, #292	; 0x124
 80019c6:	4345      	muls	r5, r0
 80019c8:	197c      	adds	r4, r7, r5
 80019ca:	3480      	adds	r4, #128	; 0x80
 80019cc:	88a3      	ldrh	r3, [r4, #4]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	ebc1 0e06 	rsb	lr, r1, r6
 80019d4:	b183      	cbz	r3, 80019f8 <TerminalRead+0x40>
 80019d6:	4296      	cmp	r6, r2
 80019d8:	d00e      	beq.n	80019f8 <TerminalRead+0x40>
    tail   = TerminalState[index].inTail;
 80019da:	8863      	ldrh	r3, [r4, #2]
 80019dc:	b29b      	uxth	r3, r3
    *ptr++ = TerminalState[index].inBuffer[tail];
 80019de:	441d      	add	r5, r3
    TerminalState[index].inTail = TERMINALINCR(tail);
 80019e0:	3301      	adds	r3, #1
  /* Crticial section begin */
  __disable_irq();
  count = 0;
  while(TerminalState[index].inCount && (count < len)) {
    tail   = TerminalState[index].inTail;
    *ptr++ = TerminalState[index].inBuffer[tail];
 80019e2:	5d7d      	ldrb	r5, [r7, r5]
 80019e4:	f806 5b01 	strb.w	r5, [r6], #1
    TerminalState[index].inTail = TERMINALINCR(tail);
 80019e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80019ec:	8063      	strh	r3, [r4, #2]
    TerminalState[index].inCount--;
 80019ee:	88a3      	ldrh	r3, [r4, #4]
 80019f0:	3b01      	subs	r3, #1
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	80a3      	strh	r3, [r4, #4]
 80019f6:	e7e3      	b.n	80019c0 <TerminalRead+0x8>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80019f8:	b662      	cpsie	i
  /* Critical section end */
  __enable_irq();

  return count;

}
 80019fa:	4670      	mov	r0, lr
 80019fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000ad0 	.word	0x20000ad0

08001a04 <_read_r>:
}

int _read_r( void *r, int fd, char *ptr, int len )
{
  uint32_t count;
  count = TerminalRead(0, (uint8_t *)ptr, len);
 8001a04:	4611      	mov	r1, r2
 8001a06:	2000      	movs	r0, #0
 8001a08:	461a      	mov	r2, r3
 8001a0a:	f7ff bfd5 	b.w	80019b8 <TerminalRead>

08001a0e <TerminalReadNonBlock>:

/* Attempt to read a single character from the Terminal buffer(s), return 1
 * if none are available. Return 0 if there is a character available.
 */
int TerminalReadNonBlock(uint32_t index, char *c)
{
 8001a0e:	b508      	push	{r3, lr}
  /* Check for a character to be ready */
  if(TerminalRead(index,(uint8_t*)c,1) == 0) {
 8001a10:	2201      	movs	r2, #1
 8001a12:	f7ff ffd1 	bl	80019b8 <TerminalRead>
    /* Nope, just return */
    return 1;
  }
  return 0;
}
 8001a16:	fab0 f080 	clz	r0, r0
 8001a1a:	0940      	lsrs	r0, r0, #5
 8001a1c:	bd08      	pop	{r3, pc}

08001a1e <TerminalReadAnyNonBlock>:

/* Scan through all possible terminal input buffers and return if
 * there is a character available.
 */
int TerminalReadAnyNonBlock(char *c)
{
 8001a1e:	4601      	mov	r1, r0
 8001a20:	b508      	push	{r3, lr}
  uint32_t i;
  int rc;

  for(i=0; i<INDEX_MAX; i++) {
    rc = TerminalReadNonBlock(i, c);
 8001a22:	2000      	movs	r0, #0
 8001a24:	f7ff fff3 	bl	8001a0e <TerminalReadNonBlock>
    if(rc==0) {
      return rc;
    }
  }
  return 1;
}
 8001a28:	3000      	adds	r0, #0
 8001a2a:	bf18      	it	ne
 8001a2c:	2001      	movne	r0, #1
 8001a2e:	bd08      	pop	{r3, pc}

08001a30 <TerminalOutputBufferWrite>:

/* Write a block to the given terminal buffer, assume interrupts can
 * be disabled.
 */
 uint32_t TerminalOutputBufferWrite(uint32_t index, char *p, uint32_t len)
{
 8001a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a32:	4e37      	ldr	r6, [pc, #220]	; (8001b10 <TerminalOutputBufferWrite+0xe0>)
 8001a34:	f44f 7392 	mov.w	r3, #292	; 0x124
#ifdef USE_USB
  uint8_t cdcRc;
#endif
  uint32_t head, tail, count;
  /* Check that our block will ever fit, if not, return fail */
  if(len >= TERMINALBUFFERSIZE) {
 8001a38:	2a7f      	cmp	r2, #127	; 0x7f
    /* Keep track of how many times this happens */
    TerminalState[index].stats.writeTooBig++;
 8001a3a:	fb03 6300 	mla	r3, r3, r0, r6
#ifdef USE_USB
  uint8_t cdcRc;
#endif
  uint32_t head, tail, count;
  /* Check that our block will ever fit, if not, return fail */
  if(len >= TERMINALBUFFERSIZE) {
 8001a3e:	d906      	bls.n	8001a4e <TerminalOutputBufferWrite+0x1e>
    /* Keep track of how many times this happens */
    TerminalState[index].stats.writeTooBig++;
 8001a40:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8001a44:	3201      	adds	r2, #1
 8001a46:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    return 1;
 8001a4a:	2001      	movs	r0, #1
 8001a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }

  if((TerminalState[index].outCount+len) >= TERMINALBUFFERSIZE) {
 8001a4e:	f8b3 410a 	ldrh.w	r4, [r3, #266]	; 0x10a
 8001a52:	fa12 f484 	uxtah	r4, r2, r4
 8001a56:	2c7f      	cmp	r4, #127	; 0x7f
    /* Keep track of how many times we block */
    TerminalState[index].stats.writeBlocked++;
 8001a58:	bf82      	ittt	hi
 8001a5a:	f8d3 4114 	ldrhi.w	r4, [r3, #276]	; 0x114
 8001a5e:	3401      	addhi	r4, #1
 8001a60:	f8c3 4114 	strhi.w	r4, [r3, #276]	; 0x114
  }

  /* Block until there is room in the buffer */
  while((TerminalState[index].outCount+len) >= TERMINALBUFFERSIZE) {} 
 8001a64:	f44f 7392 	mov.w	r3, #292	; 0x124
 8001a68:	fb03 6300 	mla	r3, r3, r0, r6
 8001a6c:	f8b3 410a 	ldrh.w	r4, [r3, #266]	; 0x10a
 8001a70:	fa12 f484 	uxtah	r4, r2, r4
 8001a74:	2c7f      	cmp	r4, #127	; 0x7f
 8001a76:	d8f5      	bhi.n	8001a64 <TerminalOutputBufferWrite+0x34>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a78:	b672      	cpsid	i

  /* Critical section begin */
  __disable_irq();
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
 8001a7a:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8001a7e:	4414      	add	r4, r2
 8001a80:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
 8001a84:	440a      	add	r2, r1
  while((len != 0) 
 8001a86:	4291      	cmp	r1, r2
 8001a88:	d01c      	beq.n	8001ac4 <TerminalOutputBufferWrite+0x94>
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
 8001a8a:	f44f 7392 	mov.w	r3, #292	; 0x124
 8001a8e:	fb03 6300 	mla	r3, r3, r0, r6
 8001a92:	f503 7584 	add.w	r5, r3, #264	; 0x108
 8001a96:	886c      	ldrh	r4, [r5, #2]
 8001a98:	b2a4      	uxth	r4, r4
 8001a9a:	2c7f      	cmp	r4, #127	; 0x7f
 8001a9c:	d812      	bhi.n	8001ac4 <TerminalOutputBufferWrite+0x94>
    head = TerminalState[index].outHead;
 8001a9e:	f8b3 4106 	ldrh.w	r4, [r3, #262]	; 0x106
    TerminalState[index].outBuffer[head] = *p++;
 8001aa2:	f811 eb01 	ldrb.w	lr, [r1], #1
  __disable_irq();
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
  while((len != 0) 
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
    head = TerminalState[index].outHead;
 8001aa6:	b2a4      	uxth	r4, r4
 8001aa8:	f503 7780 	add.w	r7, r3, #256	; 0x100
    TerminalState[index].outBuffer[head] = *p++;
 8001aac:	4423      	add	r3, r4
    TerminalState[index].outHead = TERMINALINCR(head);
 8001aae:	3401      	adds	r4, #1
 8001ab0:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 8001ab4:	80fc      	strh	r4, [r7, #6]
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
  while((len != 0) 
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
    head = TerminalState[index].outHead;
    TerminalState[index].outBuffer[head] = *p++;
 8001ab6:	f883 e086 	strb.w	lr, [r3, #134]	; 0x86
    TerminalState[index].outHead = TERMINALINCR(head);
    TerminalState[index].outCount++;
 8001aba:	886b      	ldrh	r3, [r5, #2]
 8001abc:	3301      	adds	r3, #1
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	806b      	strh	r3, [r5, #2]
 8001ac2:	e7e0      	b.n	8001a86 <TerminalOutputBufferWrite+0x56>
    len--;
  }
  
  /* Trigger output from this buffer */
  tail = TerminalState[index].outTail;
 8001ac4:	f44f 7392 	mov.w	r3, #292	; 0x124
 8001ac8:	fb03 6300 	mla	r3, r3, r0, r6
 8001acc:	f8b3 2108 	ldrh.w	r2, [r3, #264]	; 0x108
 8001ad0:	b295      	uxth	r5, r2
  count = TerminalState[index].outCount;
 8001ad2:	f8b3 210a 	ldrh.w	r2, [r3, #266]	; 0x10a
 8001ad6:	b292      	uxth	r2, r2
  /* Only allow a transfer to the end of the buffer */
  if((count + tail) >= TERMINALBUFFERSIZE) {
 8001ad8:	1953      	adds	r3, r2, r5
 8001ada:	2b7f      	cmp	r3, #127	; 0x7f
    count = TERMINALBUFFERSIZE - tail;
 8001adc:	bf88      	it	hi
 8001ade:	f1c5 0280 	rsbhi	r2, r5, #128	; 0x80
  }
  switch(index) {
 8001ae2:	b990      	cbnz	r0, 8001b0a <TerminalOutputBufferWrite+0xda>
    }
    break;
#endif
#ifdef USE_USB
  case INDEX_USB: /* USB */
    if(hUSBDDevice.dev_state == USBD_STATE_CONFIGURED) {
 8001ae4:	4f0b      	ldr	r7, [pc, #44]	; (8001b14 <TerminalOutputBufferWrite+0xe4>)
 8001ae6:	f897 31fc 	ldrb.w	r3, [r7, #508]	; 0x1fc
 8001aea:	2b03      	cmp	r3, #3
 8001aec:	d10d      	bne.n	8001b0a <TerminalOutputBufferWrite+0xda>
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 8001aee:	b294      	uxth	r4, r2
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
 8001af0:	1971      	adds	r1, r6, r5
    break;
#endif
#ifdef USE_USB
  case INDEX_USB: /* USB */
    if(hUSBDDevice.dev_state == USBD_STATE_CONFIGURED) {
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 8001af2:	4638      	mov	r0, r7
 8001af4:	3186      	adds	r1, #134	; 0x86
 8001af6:	4622      	mov	r2, r4
 8001af8:	f003 faa3 	bl	8005042 <USBD_CDC_SetTxBuffer>
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
			   count);
      cdcRc = USBD_CDC_TransmitPacket(&hUSBDDevice);
 8001afc:	4638      	mov	r0, r7
 8001afe:	f003 faae 	bl	800505e <USBD_CDC_TransmitPacket>
      if(cdcRc == USBD_OK) {
 8001b02:	b910      	cbnz	r0, 8001b0a <TerminalOutputBufferWrite+0xda>
	/* CDC was not busy, and we are now sending */
	TerminalState[index].outSending = count;
 8001b04:	4b02      	ldr	r3, [pc, #8]	; (8001b10 <TerminalOutputBufferWrite+0xe0>)
 8001b06:	f8a3 410c 	strh.w	r4, [r3, #268]	; 0x10c
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001b0a:	b662      	cpsie	i
 8001b0c:	2000      	movs	r0, #0
    

  /* Critical section end */
  __enable_irq();
  return 0;
}
 8001b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b10:	20000ad0 	.word	0x20000ad0
 8001b14:	20000fb4 	.word	0x20000fb4

08001b18 <_write_r>:
#endif

}

int _write_r(void *reent, int fd, char *ptr, size_t len)
{
 8001b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b1a:	461d      	mov	r5, r3
 8001b1c:	4614      	mov	r4, r2
 8001b1e:	18d7      	adds	r7, r2, r3
  uint32_t count;
  /* Frob buffer to add appropriate carriage returns and newlines */
  count = len;
  while(count != 0) {
 8001b20:	42bc      	cmp	r4, r7
 8001b22:	4626      	mov	r6, r4
 8001b24:	d00f      	beq.n	8001b46 <_write_r+0x2e>
    if(*ptr == '\n') {
 8001b26:	7833      	ldrb	r3, [r6, #0]
 8001b28:	2b0a      	cmp	r3, #10
 8001b2a:	f104 0401 	add.w	r4, r4, #1
 8001b2e:	d104      	bne.n	8001b3a <_write_r+0x22>
      /* XXX handle buffer overflow */
#ifdef USE_UART
      TerminalOutputBufferWrite(INDEX_UART,"\r",1);
#endif
#ifdef USE_USB
      TerminalOutputBufferWrite(INDEX_USB,"\r",1);
 8001b30:	2000      	movs	r0, #0
 8001b32:	4906      	ldr	r1, [pc, #24]	; (8001b4c <_write_r+0x34>)
 8001b34:	2201      	movs	r2, #1
 8001b36:	f7ff ff7b 	bl	8001a30 <TerminalOutputBufferWrite>
    }
#ifdef USE_UART
    TerminalOutputBufferWrite(INDEX_UART,ptr,1);
#endif
#ifdef USE_USB
    TerminalOutputBufferWrite(INDEX_USB,ptr,1);
 8001b3a:	4631      	mov	r1, r6
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	2000      	movs	r0, #0
 8001b40:	f7ff ff76 	bl	8001a30 <TerminalOutputBufferWrite>
 8001b44:	e7ec      	b.n	8001b20 <_write_r+0x8>
    /* Transfer error in transmission process */
    Error_Handler();
  }
#endif
  return len;
}
 8001b46:	4628      	mov	r0, r5
 8001b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	0800afe1 	.word	0x0800afe1

08001b50 <TerminalInputBufferWrite>:
  __enable_irq();
  return 0;
}

uint32_t TerminalInputBufferWrite(uint32_t index, char *p, uint32_t len)
{
 8001b50:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t head;

  /* Critical Section begin */
  //__disable_irq();
  /* Check that our block will fit, if not, return fail */
  if((TerminalState[index].inCount + len) >= TERMINALBUFFERSIZE) {
 8001b52:	4d1a      	ldr	r5, [pc, #104]	; (8001bbc <TerminalInputBufferWrite+0x6c>)
 8001b54:	f44f 7392 	mov.w	r3, #292	; 0x124
 8001b58:	fb03 5300 	mla	r3, r3, r0, r5
 8001b5c:	f8b3 4084 	ldrh.w	r4, [r3, #132]	; 0x84
 8001b60:	fa12 f484 	uxtah	r4, r2, r4
 8001b64:	2c7f      	cmp	r4, #127	; 0x7f
 8001b66:	d906      	bls.n	8001b76 <TerminalInputBufferWrite+0x26>
    //__enable_irq();
    TerminalState[index].stats.receiveTooBig++;
 8001b68:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8001b6c:	3201      	adds	r2, #1
 8001b6e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    return 1;
 8001b72:	2001      	movs	r0, #1
 8001b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
 8001b76:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 8001b7a:	4414      	add	r4, r2
 8001b7c:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
 8001b80:	440a      	add	r2, r1
  while(len != 0) {
 8001b82:	4291      	cmp	r1, r2
 8001b84:	d017      	beq.n	8001bb6 <TerminalInputBufferWrite+0x66>
    head = TerminalState[index].inHead;
 8001b86:	f44f 7492 	mov.w	r4, #292	; 0x124
 8001b8a:	4344      	muls	r4, r0
 8001b8c:	192f      	adds	r7, r5, r4
    TerminalState[index].inBuffer[head] = *p++;
 8001b8e:	f811 eb01 	ldrb.w	lr, [r1], #1
    return 1;
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
 8001b92:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8001b96:	b29b      	uxth	r3, r3
    TerminalState[index].inBuffer[head] = *p++;
 8001b98:	441c      	add	r4, r3
    TerminalState[index].inHead = TERMINALINCR(head);
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ba0:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
    TerminalState[index].inCount++;
 8001ba4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
    TerminalState[index].inBuffer[head] = *p++;
 8001ba8:	f805 e004 	strb.w	lr, [r5, r4]
    TerminalState[index].inHead = TERMINALINCR(head);
    TerminalState[index].inCount++;
 8001bac:	3301      	adds	r3, #1
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 8001bb4:	e7e5      	b.n	8001b82 <TerminalInputBufferWrite+0x32>
    len--;
  }
  
  /* Critical section end */
  //__enable_irq();
  return 0;
 8001bb6:	2000      	movs	r0, #0
}
 8001bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000ad0 	.word	0x20000ad0

08001bc0 <USB_LP_CAN_RX0_IRQHandler>:
void USB_LP_CAN_RX0_IRQHandler(void)
#elif defined (USE_USB_INTERRUPT_REMAPPED)
void USB_LP_IRQHandler(void)
#endif
{
  HAL_PCD_IRQHandler(&hpcd);
 8001bc0:	4801      	ldr	r0, [pc, #4]	; (8001bc8 <USB_LP_CAN_RX0_IRQHandler+0x8>)
 8001bc2:	f001 bd0c 	b.w	80035de <HAL_PCD_IRQHandler>
 8001bc6:	bf00      	nop
 8001bc8:	200011dc 	.word	0x200011dc

08001bcc <Uncompress>:

/* Uncompress a name, and return a pointer to a static buffer
   containging the name.
*/
static const char *Uncompress(char *str)
{
 8001bcc:	b570      	push	{r4, r5, r6, lr}
  const char decoderRing[]="ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789_";
 8001bce:	4b1b      	ldr	r3, [pc, #108]	; (8001c3c <Uncompress+0x70>)

/* Uncompress a name, and return a pointer to a static buffer
   containging the name.
*/
static const char *Uncompress(char *str)
{
 8001bd0:	b08a      	sub	sp, #40	; 0x28
 8001bd2:	4605      	mov	r5, r0
  const char decoderRing[]="ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789_";
 8001bd4:	466a      	mov	r2, sp
 8001bd6:	f103 0620 	add.w	r6, r3, #32
 8001bda:	6818      	ldr	r0, [r3, #0]
 8001bdc:	6859      	ldr	r1, [r3, #4]
 8001bde:	4614      	mov	r4, r2
 8001be0:	c403      	stmia	r4!, {r0, r1}
 8001be2:	3308      	adds	r3, #8
 8001be4:	42b3      	cmp	r3, r6
 8001be6:	4622      	mov	r2, r4
 8001be8:	d1f7      	bne.n	8001bda <Uncompress+0xe>
 8001bea:	6818      	ldr	r0, [r3, #0]
 8001bec:	889b      	ldrh	r3, [r3, #4]
 8001bee:	6020      	str	r0, [r4, #0]
  uint32_t i,bits;
  uint32_t data;
  char c;

  /* Prime the data pump */
  data = (uint8_t)(*str++);
 8001bf0:	4629      	mov	r1, r5
/* Uncompress a name, and return a pointer to a static buffer
   containging the name.
*/
static const char *Uncompress(char *str)
{
  const char decoderRing[]="ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789_";
 8001bf2:	80a3      	strh	r3, [r4, #4]
  uint32_t i,bits;
  uint32_t data;
  char c;

  /* Prime the data pump */
  data = (uint8_t)(*str++);
 8001bf4:	f811 2b02 	ldrb.w	r2, [r1], #2
  data <<= 8;
  data |= (uint8_t)(*str++);
 8001bf8:	786b      	ldrb	r3, [r5, #1]
 8001bfa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  bits = 0;
  i = 0;
  //printf("bits: %u, data: %06x\n",(unsigned)bits, (unsigned)data);
  while((data & (0x3f << 10)) != 0) {
 8001bfe:	2200      	movs	r2, #0

  /* Prime the data pump */
  data = (uint8_t)(*str++);
  data <<= 8;
  data |= (uint8_t)(*str++);
  bits = 0;
 8001c00:	4614      	mov	r4, r2
  i = 0;
  //printf("bits: %u, data: %06x\n",(unsigned)bits, (unsigned)data);
  while((data & (0x3f << 10)) != 0) {
 8001c02:	f413 457c 	ands.w	r5, r3, #64512	; 0xfc00
 8001c06:	480e      	ldr	r0, [pc, #56]	; (8001c40 <Uncompress+0x74>)
 8001c08:	d014      	beq.n	8001c34 <Uncompress+0x68>
    data <<= 6;
 8001c0a:	019b      	lsls	r3, r3, #6
    data &= 0x3fffff;
 8001c0c:	f3c3 0315 	ubfx	r3, r3, #0, #22
    c = decoderRing[(data>>16)-1];
 8001c10:	ad0a      	add	r5, sp, #40	; 0x28
 8001c12:	eb05 4513 	add.w	r5, r5, r3, lsr #16
    buf[i++] = c;
 8001c16:	f815 5c29 	ldrb.w	r5, [r5, #-41]
 8001c1a:	5485      	strb	r5, [r0, r2]
    /* keep track of how many bits we have used */
    bits += 6;
 8001c1c:	1da0      	adds	r0, r4, #6
    //printf("bits: %u, data: %06x\n",(unsigned)bits, (unsigned)data);
    /* Once we have consumed at least 8 bits, fill in the bottom */
    if(bits >= 8) {
 8001c1e:	2807      	cmp	r0, #7
      bits -= 8;
 8001c20:	bf81      	itttt	hi
 8001c22:	1ea0      	subhi	r0, r4, #2
      data |= ((uint32_t)(*str++)) << bits; 
 8001c24:	780c      	ldrbhi	r4, [r1, #0]
 8001c26:	4084      	lslhi	r4, r0
 8001c28:	4323      	orrhi	r3, r4
 8001c2a:	bf88      	it	hi
 8001c2c:	3101      	addhi	r1, #1
 8001c2e:	3201      	adds	r2, #1
 8001c30:	4604      	mov	r4, r0
 8001c32:	e7e6      	b.n	8001c02 <Uncompress+0x36>
    }
  }
  buf[i]='\0';
 8001c34:	5485      	strb	r5, [r0, r2]
  return buf;
}
 8001c36:	b00a      	add	sp, #40	; 0x28
 8001c38:	bd70      	pop	{r4, r5, r6, pc}
 8001c3a:	bf00      	nop
 8001c3c:	0800b30f 	.word	0x0800b30f
 8001c40:	20000bf4 	.word	0x20000bf4

08001c44 <DecodeReadRegister>:


/* Read a specific register from memory */
uint32_t DecodeReadRegister(const Peripheral_t *p, const Register_t *r)
{
 8001c44:	b538      	push	{r3, r4, r5, lr}
  uint32_t address, val;

  if(p == NULL) return 0;
 8001c46:	4604      	mov	r4, r0
 8001c48:	b300      	cbz	r0, 8001c8c <DecodeReadRegister+0x48>
  if(r == NULL) return 0;
 8001c4a:	b301      	cbz	r1, 8001c8e <DecodeReadRegister+0x4a>
  
  /* Calculate effective address */
  address = p->base + r->offset;

  /* read register according to size */
  switch(r->size) {
 8001c4c:	798d      	ldrb	r5, [r1, #6]

  if(p == NULL) return 0;
  if(r == NULL) return 0;
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8001c4e:	888a      	ldrh	r2, [r1, #4]
 8001c50:	6843      	ldr	r3, [r0, #4]

  /* read register according to size */
  switch(r->size) {
 8001c52:	2d10      	cmp	r5, #16
 8001c54:	d005      	beq.n	8001c62 <DecodeReadRegister+0x1e>
 8001c56:	2d20      	cmp	r5, #32
 8001c58:	d005      	beq.n	8001c66 <DecodeReadRegister+0x22>
 8001c5a:	2d08      	cmp	r5, #8
 8001c5c:	d105      	bne.n	8001c6a <DecodeReadRegister+0x26>
  case 8:
    val = *(uint8_t *)address;
 8001c5e:	5cd0      	ldrb	r0, [r2, r3]
    break;
 8001c60:	bd38      	pop	{r3, r4, r5, pc}
  case 16:
    val = *(uint16_t *)address;
 8001c62:	5ad0      	ldrh	r0, [r2, r3]
    break;  
 8001c64:	bd38      	pop	{r3, r4, r5, pc}
  case 32:
    val = *(uint32_t *)address;
 8001c66:	58d0      	ldr	r0, [r2, r3]
    break;
 8001c68:	bd38      	pop	{r3, r4, r5, pc}
  default:
    printf("Invalid size 0x%x for register %s",
 8001c6a:	6808      	ldr	r0, [r1, #0]
 8001c6c:	f7ff ffae 	bl	8001bcc <Uncompress>
 8001c70:	4629      	mov	r1, r5
 8001c72:	4602      	mov	r2, r0
 8001c74:	4807      	ldr	r0, [pc, #28]	; (8001c94 <DecodeReadRegister+0x50>)
 8001c76:	f004 f98d 	bl	8005f94 <printf>
	   (unsigned int)r->size,
	   Uncompress(r->name));
    printf(" in periphral %s!\n",
 8001c7a:	6820      	ldr	r0, [r4, #0]
 8001c7c:	f7ff ffa6 	bl	8001bcc <Uncompress>
 8001c80:	4601      	mov	r1, r0
 8001c82:	4805      	ldr	r0, [pc, #20]	; (8001c98 <DecodeReadRegister+0x54>)
 8001c84:	f004 f986 	bl	8005f94 <printf>
	   Uncompress(p->name));
    return 0;
 8001c88:	2000      	movs	r0, #0
 8001c8a:	bd38      	pop	{r3, r4, r5, pc}
 8001c8c:	bd38      	pop	{r3, r4, r5, pc}
/* Read a specific register from memory */
uint32_t DecodeReadRegister(const Peripheral_t *p, const Register_t *r)
{
  uint32_t address, val;

  if(p == NULL) return 0;
 8001c8e:	4608      	mov	r0, r1
    printf(" in periphral %s!\n",
	   Uncompress(p->name));
    return 0;
  }
  return val;
}
 8001c90:	bd38      	pop	{r3, r4, r5, pc}
 8001c92:	bf00      	nop
 8001c94:	0800b335 	.word	0x0800b335
 8001c98:	0800b357 	.word	0x0800b357

08001c9c <DecodeWriteRegister>:

/* Read a specific register from memory */
uint32_t DecodeWriteRegister(const Peripheral_t *p, const Register_t *r,
			     uint32_t val)
{
 8001c9c:	b538      	push	{r3, r4, r5, lr}
  uint32_t address;

  if(p == NULL) return 1;
 8001c9e:	4605      	mov	r5, r0
 8001ca0:	b1f8      	cbz	r0, 8001ce2 <DecodeWriteRegister+0x46>
  if(r == NULL) return 1;
 8001ca2:	b1f1      	cbz	r1, 8001ce2 <DecodeWriteRegister+0x46>
  
  /* Calculate effective address */
  address = p->base + r->offset;

  /* read register according to size */
  switch(r->size) {
 8001ca4:	798c      	ldrb	r4, [r1, #6]

  if(p == NULL) return 1;
  if(r == NULL) return 1;
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8001ca6:	8888      	ldrh	r0, [r1, #4]
 8001ca8:	686b      	ldr	r3, [r5, #4]

  /* read register according to size */
  switch(r->size) {
 8001caa:	2c10      	cmp	r4, #16
 8001cac:	d005      	beq.n	8001cba <DecodeWriteRegister+0x1e>
 8001cae:	2c20      	cmp	r4, #32
 8001cb0:	d005      	beq.n	8001cbe <DecodeWriteRegister+0x22>
 8001cb2:	2c08      	cmp	r4, #8
 8001cb4:	d106      	bne.n	8001cc4 <DecodeWriteRegister+0x28>
  case 8:
    *(uint8_t *)address = val;
 8001cb6:	54c2      	strb	r2, [r0, r3]
 8001cb8:	e002      	b.n	8001cc0 <DecodeWriteRegister+0x24>
    break;
  case 16:
    *(uint16_t *)address = val;
 8001cba:	52c2      	strh	r2, [r0, r3]
 8001cbc:	e000      	b.n	8001cc0 <DecodeWriteRegister+0x24>
    break;  
  case 32:
    *(uint32_t *)address = val;
 8001cbe:	50c2      	str	r2, [r0, r3]
	   Uncompress(r->name));
    printf(" in periphral %s!\n",
	   Uncompress(p->name));
    return 1;
  }
  return 0;
 8001cc0:	2000      	movs	r0, #0
  case 16:
    *(uint16_t *)address = val;
    break;  
  case 32:
    *(uint32_t *)address = val;
    break;
 8001cc2:	bd38      	pop	{r3, r4, r5, pc}
  default:
    printf("Invalid size 0x%x for register %s",
 8001cc4:	6808      	ldr	r0, [r1, #0]
 8001cc6:	f7ff ff81 	bl	8001bcc <Uncompress>
 8001cca:	4621      	mov	r1, r4
 8001ccc:	4602      	mov	r2, r0
 8001cce:	4806      	ldr	r0, [pc, #24]	; (8001ce8 <DecodeWriteRegister+0x4c>)
 8001cd0:	f004 f960 	bl	8005f94 <printf>
	   (unsigned int)r->size,
	   Uncompress(r->name));
    printf(" in periphral %s!\n",
 8001cd4:	6828      	ldr	r0, [r5, #0]
 8001cd6:	f7ff ff79 	bl	8001bcc <Uncompress>
 8001cda:	4601      	mov	r1, r0
 8001cdc:	4803      	ldr	r0, [pc, #12]	; (8001cec <DecodeWriteRegister+0x50>)
 8001cde:	f004 f959 	bl	8005f94 <printf>
uint32_t DecodeWriteRegister(const Peripheral_t *p, const Register_t *r,
			     uint32_t val)
{
  uint32_t address;

  if(p == NULL) return 1;
 8001ce2:	2001      	movs	r0, #1
    printf(" in periphral %s!\n",
	   Uncompress(p->name));
    return 1;
  }
  return 0;
}
 8001ce4:	bd38      	pop	{r3, r4, r5, pc}
 8001ce6:	bf00      	nop
 8001ce8:	0800b335 	.word	0x0800b335
 8001cec:	0800b357 	.word	0x0800b357

08001cf0 <DecodeField>:

/* Decode a field */
void DecodeField(const Field_t *f, uint32_t val)
{
 8001cf0:	b530      	push	{r4, r5, lr}
  uint32_t v;
  if(f == NULL) return;
 8001cf2:	4604      	mov	r4, r0
  return 0;
}

/* Decode a field */
void DecodeField(const Field_t *f, uint32_t val)
{
 8001cf4:	b085      	sub	sp, #20
  uint32_t v;
  if(f == NULL) return;
 8001cf6:	b1c8      	cbz	r0, 8001d2c <DecodeField+0x3c>

  v = (val >> (f->offset)) & ((1<<f->width)-1);
 8001cf8:	7943      	ldrb	r3, [r0, #5]
 8001cfa:	2501      	movs	r5, #1
 8001cfc:	409d      	lsls	r5, r3
 8001cfe:	7903      	ldrb	r3, [r0, #4]
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8001d00:	6800      	ldr	r0, [r0, #0]
void DecodeField(const Field_t *f, uint32_t val)
{
  uint32_t v;
  if(f == NULL) return;

  v = (val >> (f->offset)) & ((1<<f->width)-1);
 8001d02:	40d9      	lsrs	r1, r3
 8001d04:	3d01      	subs	r5, #1
 8001d06:	400d      	ands	r5, r1
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8001d08:	f7ff ff60 	bl	8001bcc <Uncompress>
	 Uncompress(f->name),  
	 (unsigned int)v,
	 (unsigned int)v,
	 (unsigned int)(f->width),
 8001d0c:	7962      	ldrb	r2, [r4, #5]
{
  uint32_t v;
  if(f == NULL) return;

  v = (val >> (f->offset)) & ((1<<f->width)-1);
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8001d0e:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <DecodeField+0x40>)
 8001d10:	4601      	mov	r1, r0
 8001d12:	4808      	ldr	r0, [pc, #32]	; (8001d34 <DecodeField+0x44>)
 8001d14:	2a01      	cmp	r2, #1
 8001d16:	bf98      	it	ls
 8001d18:	4603      	movls	r3, r0
 8001d1a:	e88d 000c 	stmia.w	sp, {r2, r3}
 8001d1e:	7923      	ldrb	r3, [r4, #4]
 8001d20:	9302      	str	r3, [sp, #8]
 8001d22:	4805      	ldr	r0, [pc, #20]	; (8001d38 <DecodeField+0x48>)
 8001d24:	462a      	mov	r2, r5
 8001d26:	462b      	mov	r3, r5
 8001d28:	f004 f934 	bl	8005f94 <printf>
	 (unsigned int)v,
	 (unsigned int)v,
	 (unsigned int)(f->width),
	 (f->width > 1 ) ? "bits," : "bit, ",
	 (unsigned int)(f->offset));
}
 8001d2c:	b005      	add	sp, #20
 8001d2e:	bd30      	pop	{r4, r5, pc}
 8001d30:	0800b36a 	.word	0x0800b36a
 8001d34:	0800b370 	.word	0x0800b370
 8001d38:	0800b376 	.word	0x0800b376

08001d3c <DecodeRegister>:

/* Decode a register */
void DecodeRegister(const Register_t *r, uint32_t base, uint32_t val,
		    uint32_t decodeFields)
{
 8001d3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001d3e:	460f      	mov	r7, r1
 8001d40:	4616      	mov	r6, r2
 8001d42:	461d      	mov	r5, r3
  Field_t const *f;
  uint32_t i;
  
  if(r == NULL) return;
 8001d44:	4604      	mov	r4, r0
 8001d46:	b310      	cbz	r0, 8001d8e <DecodeRegister+0x52>

  //  printf("\tRegister :\n");
  printf(" Register %-13s : 0x%08x (%10u) Size: %2u Address: 0x%08x\n",
 8001d48:	6800      	ldr	r0, [r0, #0]
 8001d4a:	f7ff ff3f 	bl	8001bcc <Uncompress>
 8001d4e:	79a3      	ldrb	r3, [r4, #6]
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	88a3      	ldrh	r3, [r4, #4]
	 Uncompress(r->name),
	 (unsigned int)val,
	 (unsigned int)val,
	 (unsigned int)r->size,
	 (unsigned int)(base + r->offset)
 8001d54:	443b      	add	r3, r7
  uint32_t i;
  
  if(r == NULL) return;

  //  printf("\tRegister :\n");
  printf(" Register %-13s : 0x%08x (%10u) Size: %2u Address: 0x%08x\n",
 8001d56:	4601      	mov	r1, r0
 8001d58:	9301      	str	r3, [sp, #4]
 8001d5a:	480e      	ldr	r0, [pc, #56]	; (8001d94 <DecodeRegister+0x58>)
 8001d5c:	4632      	mov	r2, r6
 8001d5e:	4633      	mov	r3, r6
 8001d60:	f004 f918 	bl	8005f94 <printf>
	 (unsigned int)r->size,
	 (unsigned int)(base + r->offset)
	 );

  /* Dump out fields */
  if(r->fields != NULL && decodeFields) {
 8001d64:	68a7      	ldr	r7, [r4, #8]
 8001d66:	b15f      	cbz	r7, 8001d80 <DecodeRegister+0x44>
 8001d68:	b18d      	cbz	r5, 8001d8e <DecodeRegister+0x52>
 8001d6a:	2500      	movs	r5, #0
    f = r->fields;
    for(i=0; i<r->numFields; i++) {
 8001d6c:	89a3      	ldrh	r3, [r4, #12]
 8001d6e:	429d      	cmp	r5, r3
 8001d70:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8001d74:	d205      	bcs.n	8001d82 <DecodeRegister+0x46>
      DecodeField(f,val);
 8001d76:	4631      	mov	r1, r6
 8001d78:	f7ff ffba 	bl	8001cf0 <DecodeField>
	 );

  /* Dump out fields */
  if(r->fields != NULL && decodeFields) {
    f = r->fields;
    for(i=0; i<r->numFields; i++) {
 8001d7c:	3501      	adds	r5, #1
 8001d7e:	e7f5      	b.n	8001d6c <DecodeRegister+0x30>
      DecodeField(f,val);
      f++;
    }
  }
  if(decodeFields) {
 8001d80:	b12d      	cbz	r5, 8001d8e <DecodeRegister+0x52>
    printf("\n");
 8001d82:	200a      	movs	r0, #10
  }

}
 8001d84:	b003      	add	sp, #12
 8001d86:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      DecodeField(f,val);
      f++;
    }
  }
  if(decodeFields) {
    printf("\n");
 8001d8a:	f004 b917 	b.w	8005fbc <putchar>
  }

}
 8001d8e:	b003      	add	sp, #12
 8001d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d92:	bf00      	nop
 8001d94:	0800b39f 	.word	0x0800b39f

08001d98 <DecodePeripheral>:

/* Decode a peripheral */
void DecodePeripheral(const Peripheral_t *p, uint32_t decodeFields)
{
 8001d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d9c:	4688      	mov	r8, r1
  Register_t const *r;
  uint32_t val;
  uint32_t i;

  if(p == NULL) return;
 8001d9e:	4604      	mov	r4, r0
 8001da0:	b1e8      	cbz	r0, 8001dde <DecodePeripheral+0x46>
  
  printf("Peripheral %-13s: Base address: 0x%08x\n",
 8001da2:	6800      	ldr	r0, [r0, #0]
 8001da4:	f7ff ff12 	bl	8001bcc <Uncompress>
 8001da8:	6862      	ldr	r2, [r4, #4]
 8001daa:	4601      	mov	r1, r0
 8001dac:	480d      	ldr	r0, [pc, #52]	; (8001de4 <DecodePeripheral+0x4c>)
 8001dae:	f004 f8f1 	bl	8005f94 <printf>
	 Uncompress(p->name),  (unsigned int)p->base);

  /* Dump out registers */
  if(p->registers != NULL) {
 8001db2:	68a7      	ldr	r7, [r4, #8]
 8001db4:	b90f      	cbnz	r7, 8001dba <DecodePeripheral+0x22>
 8001db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001dba:	2500      	movs	r5, #0
    r = p->registers;
    for(i=0; i<p->numRegisters; i++) {
 8001dbc:	89a3      	ldrh	r3, [r4, #12]
 8001dbe:	429d      	cmp	r5, r3
 8001dc0:	eb07 1605 	add.w	r6, r7, r5, lsl #4
 8001dc4:	d20b      	bcs.n	8001dde <DecodePeripheral+0x46>
      /* Read value */
      val = DecodeReadRegister(p,r);
 8001dc6:	4631      	mov	r1, r6
 8001dc8:	4620      	mov	r0, r4
 8001dca:	f7ff ff3b 	bl	8001c44 <DecodeReadRegister>
      /* Decode Register, but don't dump fields */
      DecodeRegister(r, p->base, val, decodeFields);
 8001dce:	6861      	ldr	r1, [r4, #4]
  /* Dump out registers */
  if(p->registers != NULL) {
    r = p->registers;
    for(i=0; i<p->numRegisters; i++) {
      /* Read value */
      val = DecodeReadRegister(p,r);
 8001dd0:	4602      	mov	r2, r0
      /* Decode Register, but don't dump fields */
      DecodeRegister(r, p->base, val, decodeFields);
 8001dd2:	4643      	mov	r3, r8
 8001dd4:	4630      	mov	r0, r6
 8001dd6:	f7ff ffb1 	bl	8001d3c <DecodeRegister>
	 Uncompress(p->name),  (unsigned int)p->base);

  /* Dump out registers */
  if(p->registers != NULL) {
    r = p->registers;
    for(i=0; i<p->numRegisters; i++) {
 8001dda:	3501      	adds	r5, #1
 8001ddc:	e7ee      	b.n	8001dbc <DecodePeripheral+0x24>
 8001dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001de2:	bf00      	nop
 8001de4:	0800b3da 	.word	0x0800b3da

08001de8 <DecodePrintPeripherals>:
  }
}

/* Pretty print the names of all the peripherals */
void DecodePrintPeripherals(const Peripheral_t *p)
{
 8001de8:	b538      	push	{r3, r4, r5, lr}
 8001dea:	4605      	mov	r5, r0
  uint32_t col;
  col = 8;
  printf("\t");
 8001dec:	2009      	movs	r0, #9
 8001dee:	f004 f8e5 	bl	8005fbc <putchar>

/* Pretty print the names of all the peripherals */
void DecodePrintPeripherals(const Peripheral_t *p)
{
  uint32_t col;
  col = 8;
 8001df2:	2408      	movs	r4, #8
  printf("\t");
  for(; p->name != NULL; p++) {
 8001df4:	6828      	ldr	r0, [r5, #0]
 8001df6:	b1a0      	cbz	r0, 8001e22 <DecodePrintPeripherals+0x3a>
    col += printf("%s",Uncompress(p->name));
 8001df8:	f7ff fee8 	bl	8001bcc <Uncompress>
 8001dfc:	4601      	mov	r1, r0
 8001dfe:	4809      	ldr	r0, [pc, #36]	; (8001e24 <DecodePrintPeripherals+0x3c>)
 8001e00:	f004 f8c8 	bl	8005f94 <printf>
    if((p+1)->name != NULL) {
 8001e04:	692b      	ldr	r3, [r5, #16]
{
  uint32_t col;
  col = 8;
  printf("\t");
  for(; p->name != NULL; p++) {
    col += printf("%s",Uncompress(p->name));
 8001e06:	4404      	add	r4, r0
    if((p+1)->name != NULL) {
 8001e08:	b14b      	cbz	r3, 8001e1e <DecodePrintPeripherals+0x36>
      col += printf(", ");
 8001e0a:	4807      	ldr	r0, [pc, #28]	; (8001e28 <DecodePrintPeripherals+0x40>)
 8001e0c:	f004 f8c2 	bl	8005f94 <printf>
 8001e10:	4404      	add	r4, r0
      if(col > 70) {
 8001e12:	2c46      	cmp	r4, #70	; 0x46
 8001e14:	d903      	bls.n	8001e1e <DecodePrintPeripherals+0x36>
	col = 8;
	printf("\n\t");
 8001e16:	4805      	ldr	r0, [pc, #20]	; (8001e2c <DecodePrintPeripherals+0x44>)
 8001e18:	f004 f8bc 	bl	8005f94 <printf>
  for(; p->name != NULL; p++) {
    col += printf("%s",Uncompress(p->name));
    if((p+1)->name != NULL) {
      col += printf(", ");
      if(col > 70) {
	col = 8;
 8001e1c:	2408      	movs	r4, #8
void DecodePrintPeripherals(const Peripheral_t *p)
{
  uint32_t col;
  col = 8;
  printf("\t");
  for(; p->name != NULL; p++) {
 8001e1e:	3510      	adds	r5, #16
 8001e20:	e7e8      	b.n	8001df4 <DecodePrintPeripherals+0xc>
	col = 8;
	printf("\n\t");
      }
    }
  }
}
 8001e22:	bd38      	pop	{r3, r4, r5, pc}
 8001e24:	0800b354 	.word	0x0800b354
 8001e28:	0800b373 	.word	0x0800b373
 8001e2c:	0800b402 	.word	0x0800b402

08001e30 <DecodePrintRegisters>:

void DecodePrintRegisters(const Register_t *r,uint32_t count) {
 8001e30:	b570      	push	{r4, r5, r6, lr}
 8001e32:	4606      	mov	r6, r0
  uint8_t col;
  col = 8;
  printf("\t");
 8001e34:	2009      	movs	r0, #9
      }
    }
  }
}

void DecodePrintRegisters(const Register_t *r,uint32_t count) {
 8001e36:	460d      	mov	r5, r1
  uint8_t col;
  col = 8;
  printf("\t");
 8001e38:	f004 f8c0 	bl	8005fbc <putchar>
 8001e3c:	3d01      	subs	r5, #1
 8001e3e:	3610      	adds	r6, #16
  }
}

void DecodePrintRegisters(const Register_t *r,uint32_t count) {
  uint8_t col;
  col = 8;
 8001e40:	2408      	movs	r4, #8
  printf("\t");
  while(count--) {
 8001e42:	1c6b      	adds	r3, r5, #1
 8001e44:	d018      	beq.n	8001e78 <DecodePrintRegisters+0x48>
    col += printf("%s",Uncompress(r->name));
 8001e46:	f856 0c10 	ldr.w	r0, [r6, #-16]
 8001e4a:	f7ff febf 	bl	8001bcc <Uncompress>
 8001e4e:	4601      	mov	r1, r0
 8001e50:	480a      	ldr	r0, [pc, #40]	; (8001e7c <DecodePrintRegisters+0x4c>)
 8001e52:	f004 f89f 	bl	8005f94 <printf>
 8001e56:	4420      	add	r0, r4
 8001e58:	b2c4      	uxtb	r4, r0
    if(count) {
 8001e5a:	b155      	cbz	r5, 8001e72 <DecodePrintRegisters+0x42>
      col += printf(", ");
 8001e5c:	4808      	ldr	r0, [pc, #32]	; (8001e80 <DecodePrintRegisters+0x50>)
 8001e5e:	f004 f899 	bl	8005f94 <printf>
 8001e62:	4420      	add	r0, r4
 8001e64:	b2c4      	uxtb	r4, r0
      if(col > 70) {
 8001e66:	2c46      	cmp	r4, #70	; 0x46
 8001e68:	d903      	bls.n	8001e72 <DecodePrintRegisters+0x42>
	col = 8;
	printf("\n\t");
 8001e6a:	4806      	ldr	r0, [pc, #24]	; (8001e84 <DecodePrintRegisters+0x54>)
 8001e6c:	f004 f892 	bl	8005f94 <printf>
  while(count--) {
    col += printf("%s",Uncompress(r->name));
    if(count) {
      col += printf(", ");
      if(col > 70) {
	col = 8;
 8001e70:	2408      	movs	r4, #8
 8001e72:	3d01      	subs	r5, #1
 8001e74:	3610      	adds	r6, #16
 8001e76:	e7e4      	b.n	8001e42 <DecodePrintRegisters+0x12>
	printf("\n\t");
      }
    }
    r++;
  }
}
 8001e78:	bd70      	pop	{r4, r5, r6, pc}
 8001e7a:	bf00      	nop
 8001e7c:	0800b354 	.word	0x0800b354
 8001e80:	0800b373 	.word	0x0800b373
 8001e84:	0800b402 	.word	0x0800b402

08001e88 <CmdDecode>:

void CmdDecode(int mode)
{
 8001e88:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t val,oval,t,m,i;
  Peripheral_t const *p;
  Register_t const *r;
  Field_t const *f;

  if(mode == CMD_LONG_HELP) {
 8001e8a:	2802      	cmp	r0, #2
    r++;
  }
}

void CmdDecode(int mode)
{
 8001e8c:	b085      	sub	sp, #20
  uint32_t val,oval,t,m,i;
  Peripheral_t const *p;
  Register_t const *r;
  Field_t const *f;

  if(mode == CMD_LONG_HELP) {
 8001e8e:	d131      	bne.n	8001ef4 <CmdDecode+0x6c>
    /* Try to fetch a peripheral name, then just give general help */
    rc = fetch_string_arg(&n);
 8001e90:	a803      	add	r0, sp, #12
 8001e92:	f7ff fc2f 	bl	80016f4 <fetch_string_arg>
    if(rc) {
 8001e96:	b138      	cbz	r0, 8001ea8 <CmdDecode+0x20>
      /* nothing to fetch, general help */
      printf("decode {<periph> {<reg>}|full}\n"
 8001e98:	4888      	ldr	r0, [pc, #544]	; (80020bc <CmdDecode+0x234>)
 8001e9a:	f004 f8cb 	bl	8006034 <puts>
	     "The forms with <val> on the end allow you to set the\n"
	     "selected register/field value\n"
	     "\n"
	     "Valid peripherals are:\n"
	     "\n");
      DecodePrintPeripherals(Peripherals);
 8001e9e:	4888      	ldr	r0, [pc, #544]	; (80020c0 <CmdDecode+0x238>)
 8001ea0:	f7ff ffa2 	bl	8001de8 <DecodePrintPeripherals>
      printf("\n\n"
 8001ea4:	4887      	ldr	r0, [pc, #540]	; (80020c4 <CmdDecode+0x23c>)
 8001ea6:	e022      	b.n	8001eee <CmdDecode+0x66>
 8001ea8:	4c85      	ldr	r4, [pc, #532]	; (80020c0 <CmdDecode+0x238>)
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,Uncompress(p->name))) {
 8001eaa:	6820      	ldr	r0, [r4, #0]
 8001eac:	b948      	cbnz	r0, 8001ec2 <CmdDecode+0x3a>
	p++;
      }

      if(p->name == NULL) {
 8001eae:	6820      	ldr	r0, [r4, #0]
 8001eb0:	b990      	cbnz	r0, 8001ed8 <CmdDecode+0x50>
	/* No valid peripheral name found */
	printf("%s is not a valid peripheral name\n"
 8001eb2:	9903      	ldr	r1, [sp, #12]
 8001eb4:	4884      	ldr	r0, [pc, #528]	; (80020c8 <CmdDecode+0x240>)
 8001eb6:	f004 f86d 	bl	8005f94 <printf>
	       "Valid peripherals are:\n"
	       "\n",
	       n);
	DecodePrintPeripherals(Peripherals);
 8001eba:	4881      	ldr	r0, [pc, #516]	; (80020c0 <CmdDecode+0x238>)
 8001ebc:	f7ff ff94 	bl	8001de8 <DecodePrintPeripherals>
	return;
 8001ec0:	e0f9      	b.n	80020b6 <CmdDecode+0x22e>
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,Uncompress(p->name))) {
 8001ec2:	9d03      	ldr	r5, [sp, #12]
 8001ec4:	f7ff fe82 	bl	8001bcc <Uncompress>
 8001ec8:	4601      	mov	r1, r0
 8001eca:	4628      	mov	r0, r5
 8001ecc:	f004 f936 	bl	800613c <strcasecmp>
 8001ed0:	2800      	cmp	r0, #0
 8001ed2:	d0ec      	beq.n	8001eae <CmdDecode+0x26>
	p++;
 8001ed4:	3410      	adds	r4, #16
 8001ed6:	e7e8      	b.n	8001eaa <CmdDecode+0x22>
	       "\n",
	       n);
	DecodePrintPeripherals(Peripherals);
	return;
      }
      printf("Valid registers for peripheral %s:\n"
 8001ed8:	f7ff fe78 	bl	8001bcc <Uncompress>
 8001edc:	4601      	mov	r1, r0
 8001ede:	487b      	ldr	r0, [pc, #492]	; (80020cc <CmdDecode+0x244>)
 8001ee0:	f004 f858 	bl	8005f94 <printf>
	     "\n",
	     Uncompress(p->name));
      DecodePrintRegisters(p->registers,p->numRegisters);
 8001ee4:	68a0      	ldr	r0, [r4, #8]
 8001ee6:	89a1      	ldrh	r1, [r4, #12]
 8001ee8:	f7ff ffa2 	bl	8001e30 <DecodePrintRegisters>
      printf("\n\n");
 8001eec:	4878      	ldr	r0, [pc, #480]	; (80020d0 <CmdDecode+0x248>)
 8001eee:	f004 f8a1 	bl	8006034 <puts>
 8001ef2:	e0e0      	b.n	80020b6 <CmdDecode+0x22e>
    }
    
    return;
  }
  /* User is requesting to decode something */
  rc = fetch_string_arg(&pname);
 8001ef4:	4668      	mov	r0, sp
 8001ef6:	f7ff fbfd 	bl	80016f4 <fetch_string_arg>
  if(rc) {
 8001efa:	b118      	cbz	r0, 8001f04 <CmdDecode+0x7c>
    /* User did not specify a peripheral name */
    printf("Missing peripheral name, please chose one of:\n\n");
 8001efc:	4875      	ldr	r0, [pc, #468]	; (80020d4 <CmdDecode+0x24c>)
 8001efe:	f004 f899 	bl	8006034 <puts>
 8001f02:	e014      	b.n	8001f2e <CmdDecode+0xa6>
 8001f04:	4c6e      	ldr	r4, [pc, #440]	; (80020c0 <CmdDecode+0x238>)
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,Uncompress(p->name))) {
 8001f06:	6820      	ldr	r0, [r4, #0]
 8001f08:	b930      	cbnz	r0, 8001f18 <CmdDecode+0x90>
    p++;
  }

  if(p->name == NULL) {
 8001f0a:	6823      	ldr	r3, [r4, #0]
 8001f0c:	b99b      	cbnz	r3, 8001f36 <CmdDecode+0xae>
    /* No valid peripheral name found */
    printf("'%s' is not a valid peripheral name, valid names for are:\n\n",
 8001f0e:	9900      	ldr	r1, [sp, #0]
 8001f10:	4871      	ldr	r0, [pc, #452]	; (80020d8 <CmdDecode+0x250>)
 8001f12:	f004 f83f 	bl	8005f94 <printf>
 8001f16:	e00a      	b.n	8001f2e <CmdDecode+0xa6>
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,Uncompress(p->name))) {
 8001f18:	9d00      	ldr	r5, [sp, #0]
 8001f1a:	f7ff fe57 	bl	8001bcc <Uncompress>
 8001f1e:	4601      	mov	r1, r0
 8001f20:	4628      	mov	r0, r5
 8001f22:	f004 f90b 	bl	800613c <strcasecmp>
 8001f26:	2800      	cmp	r0, #0
 8001f28:	d0ef      	beq.n	8001f0a <CmdDecode+0x82>
    p++;
 8001f2a:	3410      	adds	r4, #16
 8001f2c:	e7eb      	b.n	8001f06 <CmdDecode+0x7e>

  if(p->name == NULL) {
    /* No valid peripheral name found */
    printf("'%s' is not a valid peripheral name, valid names for are:\n\n",
	   pname);
    DecodePrintPeripherals(Peripherals);
 8001f2e:	4864      	ldr	r0, [pc, #400]	; (80020c0 <CmdDecode+0x238>)
 8001f30:	f7ff ff5a 	bl	8001de8 <DecodePrintPeripherals>
 8001f34:	e7da      	b.n	8001eec <CmdDecode+0x64>
    printf("\n\n");
    return;
  }
  
  /* See if the user is specifying a register */
  rc = fetch_string_arg(&rname);
 8001f36:	a801      	add	r0, sp, #4
 8001f38:	f7ff fbdc 	bl	80016f4 <fetch_string_arg>
  if(rc) {
 8001f3c:	b110      	cbz	r0, 8001f44 <CmdDecode+0xbc>
    /* No register name specified, dump whole peripheral */
    DecodePeripheral(p,0);
 8001f3e:	4620      	mov	r0, r4
 8001f40:	2100      	movs	r1, #0
 8001f42:	e017      	b.n	8001f74 <CmdDecode+0xec>
    return;
  }

  /* See if we can find the register in the list. */
  r = p->registers;
 8001f44:	68a5      	ldr	r5, [r4, #8]
  i = p->numRegisters;
 8001f46:	89a7      	ldrh	r7, [r4, #12]
 8001f48:	9e01      	ldr	r6, [sp, #4]
  while((i--) && strcasecmp(rname,Uncompress(r->name))) {
 8001f4a:	b157      	cbz	r7, 8001f62 <CmdDecode+0xda>
 8001f4c:	6828      	ldr	r0, [r5, #0]
 8001f4e:	f7ff fe3d 	bl	8001bcc <Uncompress>
 8001f52:	4601      	mov	r1, r0
 8001f54:	4630      	mov	r0, r6
 8001f56:	f004 f8f1 	bl	800613c <strcasecmp>
 8001f5a:	3f01      	subs	r7, #1
 8001f5c:	b168      	cbz	r0, 8001f7a <CmdDecode+0xf2>
    r++;
 8001f5e:	3510      	adds	r5, #16
 8001f60:	e7f2      	b.n	8001f48 <CmdDecode+0xc0>
  }

  if(i == -1) {
    /* if the user says 'full' do a full decode */
    if(strcasecmp(rname,"full") == 0) {
 8001f62:	4630      	mov	r0, r6
 8001f64:	495d      	ldr	r1, [pc, #372]	; (80020dc <CmdDecode+0x254>)
 8001f66:	f004 f8e9 	bl	800613c <strcasecmp>
 8001f6a:	2800      	cmp	r0, #0
 8001f6c:	f040 809a 	bne.w	80020a4 <CmdDecode+0x21c>
      DecodePeripheral(p,1);
 8001f70:	4620      	mov	r0, r4
 8001f72:	2101      	movs	r1, #1
 8001f74:	f7ff ff10 	bl	8001d98 <DecodePeripheral>
      return;
 8001f78:	e09d      	b.n	80020b6 <CmdDecode+0x22e>
    printf("\n\n");
    return;
  }    

  /* Check to see if there is a field name, or integer value to program */
  rc = fetch_string_arg(&fname);
 8001f7a:	a802      	add	r0, sp, #8
 8001f7c:	f7ff fbba 	bl	80016f4 <fetch_string_arg>
  if(rc == 0) {
 8001f80:	2800      	cmp	r0, #0
 8001f82:	f040 8083 	bne.w	800208c <CmdDecode+0x204>
    /* if the user says 'val', decode the value given, as if it came
     * from the named register.
     */
    if(strcasecmp(fname,"val") == 0) {
 8001f86:	9802      	ldr	r0, [sp, #8]
 8001f88:	4955      	ldr	r1, [pc, #340]	; (80020e0 <CmdDecode+0x258>)
 8001f8a:	f004 f8d7 	bl	800613c <strcasecmp>
 8001f8e:	b948      	cbnz	r0, 8001fa4 <CmdDecode+0x11c>
      rc = fetch_uint32_arg(&val);
 8001f90:	a803      	add	r0, sp, #12
 8001f92:	f7ff fb9b 	bl	80016cc <fetch_uint32_arg>
      if(rc) {
 8001f96:	b108      	cbz	r0, 8001f9c <CmdDecode+0x114>
	printf("Missing value to use in decode\n");
 8001f98:	4852      	ldr	r0, [pc, #328]	; (80020e4 <CmdDecode+0x25c>)
 8001f9a:	e7a8      	b.n	8001eee <CmdDecode+0x66>
	return;
      }
      DecodeRegister(r,p->base,val,1);
 8001f9c:	4628      	mov	r0, r5
 8001f9e:	6861      	ldr	r1, [r4, #4]
 8001fa0:	9a03      	ldr	r2, [sp, #12]
 8001fa2:	e07b      	b.n	800209c <CmdDecode+0x214>
      return;
    }

    /* There was something... see if it matches a field name */
    f = r->fields;
 8001fa4:	68ae      	ldr	r6, [r5, #8]
    while((f->name != NULL) && strcasecmp(fname,Uncompress(f->name))) {
 8001fa6:	6830      	ldr	r0, [r6, #0]
 8001fa8:	b910      	cbnz	r0, 8001fb0 <CmdDecode+0x128>
      f++;
    }
    if(f->name != NULL) {
 8001faa:	6837      	ldr	r7, [r6, #0]
 8001fac:	b95f      	cbnz	r7, 8001fc6 <CmdDecode+0x13e>
 8001fae:	e046      	b.n	800203e <CmdDecode+0x1b6>
      return;
    }

    /* There was something... see if it matches a field name */
    f = r->fields;
    while((f->name != NULL) && strcasecmp(fname,Uncompress(f->name))) {
 8001fb0:	9f02      	ldr	r7, [sp, #8]
 8001fb2:	f7ff fe0b 	bl	8001bcc <Uncompress>
 8001fb6:	4601      	mov	r1, r0
 8001fb8:	4638      	mov	r0, r7
 8001fba:	f004 f8bf 	bl	800613c <strcasecmp>
 8001fbe:	2800      	cmp	r0, #0
 8001fc0:	d0f3      	beq.n	8001faa <CmdDecode+0x122>
      f++;
 8001fc2:	3608      	adds	r6, #8
 8001fc4:	e7ef      	b.n	8001fa6 <CmdDecode+0x11e>
    }
    if(f->name != NULL) {
      /* Matched a field name, look for the value */
      rc = fetch_uint32_arg(&val);
 8001fc6:	a803      	add	r0, sp, #12
 8001fc8:	f7ff fb80 	bl	80016cc <fetch_uint32_arg>
      if(rc) {
 8001fcc:	b128      	cbz	r0, 8001fda <CmdDecode+0x152>
	/* Unable to locate a value */
	printf("Missing Value to program into register %s\n",
 8001fce:	6828      	ldr	r0, [r5, #0]
 8001fd0:	f7ff fdfc 	bl	8001bcc <Uncompress>
 8001fd4:	4601      	mov	r1, r0
 8001fd6:	4844      	ldr	r0, [pc, #272]	; (80020e8 <CmdDecode+0x260>)
 8001fd8:	e040      	b.n	800205c <CmdDecode+0x1d4>
	       Uncompress(r->name));
	return;
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
 8001fda:	4629      	mov	r1, r5
 8001fdc:	4620      	mov	r0, r4
 8001fde:	f7ff fe31 	bl	8001c44 <DecodeReadRegister>
      /* Create mask */
      m = (1<<f->width)-1;
 8001fe2:	7972      	ldrb	r2, [r6, #5]

      oval = (t >> f->offset) & m; /* Save old value */
 8001fe4:	f896 e004 	ldrb.w	lr, [r6, #4]

      t &= ~(m << f->offset);
      t |= (val & m) << f->offset;
 8001fe8:	9903      	ldr	r1, [sp, #12]
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;
 8001fea:	2301      	movs	r3, #1
 8001fec:	4093      	lsls	r3, r2

      oval = (t >> f->offset) & m; /* Save old value */
 8001fee:	fa20 f70e 	lsr.w	r7, r0, lr
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;
 8001ff2:	3b01      	subs	r3, #1

      oval = (t >> f->offset) & m; /* Save old value */

      t &= ~(m << f->offset);
 8001ff4:	fa03 f20e 	lsl.w	r2, r3, lr
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;

      oval = (t >> f->offset) & m; /* Save old value */
 8001ff8:	401f      	ands	r7, r3

      t &= ~(m << f->offset);
      t |= (val & m) << f->offset;
 8001ffa:	400b      	ands	r3, r1
 8001ffc:	fa03 f30e 	lsl.w	r3, r3, lr
      /* Create mask */
      m = (1<<f->width)-1;

      oval = (t >> f->offset) & m; /* Save old value */

      t &= ~(m << f->offset);
 8002000:	ea20 0202 	bic.w	r2, r0, r2
      t |= (val & m) << f->offset;
      DecodeWriteRegister(p,r,t);
 8002004:	431a      	orrs	r2, r3
 8002006:	4629      	mov	r1, r5
 8002008:	4620      	mov	r0, r4
 800200a:	f7ff fe47 	bl	8001c9c <DecodeWriteRegister>
      printf("%s.",
 800200e:	6820      	ldr	r0, [r4, #0]
 8002010:	f7ff fddc 	bl	8001bcc <Uncompress>
 8002014:	4601      	mov	r1, r0
 8002016:	4835      	ldr	r0, [pc, #212]	; (80020ec <CmdDecode+0x264>)
 8002018:	f003 ffbc 	bl	8005f94 <printf>
	     Uncompress(p->name));
      printf("%s.",
 800201c:	6828      	ldr	r0, [r5, #0]
 800201e:	f7ff fdd5 	bl	8001bcc <Uncompress>
 8002022:	4601      	mov	r1, r0
 8002024:	4831      	ldr	r0, [pc, #196]	; (80020ec <CmdDecode+0x264>)
 8002026:	f003 ffb5 	bl	8005f94 <printf>
	     Uncompress(r->name));
      printf("%s (%d) -> (%d)\n",
 800202a:	6830      	ldr	r0, [r6, #0]
 800202c:	f7ff fdce 	bl	8001bcc <Uncompress>
 8002030:	463a      	mov	r2, r7
 8002032:	4601      	mov	r1, r0
 8002034:	9b03      	ldr	r3, [sp, #12]
 8002036:	482e      	ldr	r0, [pc, #184]	; (80020f0 <CmdDecode+0x268>)
 8002038:	f003 ffac 	bl	8005f94 <printf>
	     Uncompress(f->name),
	     (unsigned)oval, (unsigned)val);
      return;
 800203c:	e03b      	b.n	80020b6 <CmdDecode+0x22e>

    }
    
    /* No matching register name, check if this is an integer */
    errno = 0;
 800203e:	f003 ff17 	bl	8005e70 <__errno>
    val = strtoul(fname,NULL,0);
 8002042:	4639      	mov	r1, r7
      return;

    }
    
    /* No matching register name, check if this is an integer */
    errno = 0;
 8002044:	6007      	str	r7, [r0, #0]
    val = strtoul(fname,NULL,0);
 8002046:	463a      	mov	r2, r7
 8002048:	9802      	ldr	r0, [sp, #8]
 800204a:	f004 f9f3 	bl	8006434 <strtoul>
 800204e:	9003      	str	r0, [sp, #12]
    if(errno != 0) {
 8002050:	f003 ff0e 	bl	8005e70 <__errno>
 8002054:	6803      	ldr	r3, [r0, #0]
 8002056:	b123      	cbz	r3, 8002062 <CmdDecode+0x1da>
      /* Unable to do conversion */
      printf("Invalid number '%s' entered.\n",
 8002058:	4826      	ldr	r0, [pc, #152]	; (80020f4 <CmdDecode+0x26c>)
 800205a:	9902      	ldr	r1, [sp, #8]
 800205c:	f003 ff9a 	bl	8005f94 <printf>
	     fname);
      return;
 8002060:	e029      	b.n	80020b6 <CmdDecode+0x22e>
    }
    /* Write to register */
    DecodeWriteRegister(p,r,val);
 8002062:	9a03      	ldr	r2, [sp, #12]
 8002064:	4629      	mov	r1, r5
 8002066:	4620      	mov	r0, r4
 8002068:	f7ff fe18 	bl	8001c9c <DecodeWriteRegister>
    printf("%s.",
 800206c:	6820      	ldr	r0, [r4, #0]
 800206e:	f7ff fdad 	bl	8001bcc <Uncompress>
 8002072:	4601      	mov	r1, r0
 8002074:	481d      	ldr	r0, [pc, #116]	; (80020ec <CmdDecode+0x264>)
 8002076:	f003 ff8d 	bl	8005f94 <printf>
	   Uncompress(p->name));
    printf("%s = 0x%08x\n",
 800207a:	6828      	ldr	r0, [r5, #0]
 800207c:	f7ff fda6 	bl	8001bcc <Uncompress>
 8002080:	9a03      	ldr	r2, [sp, #12]
 8002082:	4601      	mov	r1, r0
 8002084:	481c      	ldr	r0, [pc, #112]	; (80020f8 <CmdDecode+0x270>)
 8002086:	f003 ff85 	bl	8005f94 <printf>
	   Uncompress(r->name),
	   (unsigned)val);
    return;
 800208a:	e014      	b.n	80020b6 <CmdDecode+0x22e>

  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
 800208c:	4629      	mov	r1, r5
 800208e:	4620      	mov	r0, r4
 8002090:	f7ff fdd8 	bl	8001c44 <DecodeReadRegister>
  DecodeRegister(r,p->base, val,1);
 8002094:	6861      	ldr	r1, [r4, #4]
	   (unsigned)val);
    return;

  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
 8002096:	9003      	str	r0, [sp, #12]
 8002098:	4602      	mov	r2, r0
  DecodeRegister(r,p->base, val,1);
 800209a:	4628      	mov	r0, r5
 800209c:	2301      	movs	r3, #1
 800209e:	f7ff fe4d 	bl	8001d3c <DecodeRegister>

  return;
 80020a2:	e008      	b.n	80020b6 <CmdDecode+0x22e>
      DecodePeripheral(p,1);
      return;
    }

    /* No valid register name found */
    printf("'%s' is not a valid register name, valid names for %s are:\n\n",
 80020a4:	6820      	ldr	r0, [r4, #0]
 80020a6:	f7ff fd91 	bl	8001bcc <Uncompress>
 80020aa:	4631      	mov	r1, r6
 80020ac:	4602      	mov	r2, r0
 80020ae:	4813      	ldr	r0, [pc, #76]	; (80020fc <CmdDecode+0x274>)
 80020b0:	f003 ff70 	bl	8005f94 <printf>
 80020b4:	e716      	b.n	8001ee4 <CmdDecode+0x5c>
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
  DecodeRegister(r,p->base, val,1);

  return;
}
 80020b6:	b005      	add	sp, #20
 80020b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020ba:	bf00      	nop
 80020bc:	0800b405 	.word	0x0800b405
 80020c0:	08014f9c 	.word	0x08014f9c
 80020c4:	0800b618 	.word	0x0800b618
 80020c8:	0800b66d 	.word	0x0800b66d
 80020cc:	0800b6a8 	.word	0x0800b6a8
 80020d0:	0800b736 	.word	0x0800b736
 80020d4:	0800b6cd 	.word	0x0800b6cd
 80020d8:	0800b6fc 	.word	0x0800b6fc
 80020dc:	0800b803 	.word	0x0800b803
 80020e0:	0800b775 	.word	0x0800b775
 80020e4:	0800b779 	.word	0x0800b779
 80020e8:	0800b798 	.word	0x0800b798
 80020ec:	0800b7c3 	.word	0x0800b7c3
 80020f0:	0800b7c7 	.word	0x0800b7c7
 80020f4:	0800b7d8 	.word	0x0800b7d8
 80020f8:	0800b7f6 	.word	0x0800b7f6
 80020fc:	0800b738 	.word	0x0800b738

08002100 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002100:	4915      	ldr	r1, [pc, #84]	; (8002158 <SystemInit+0x58>)
 8002102:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002106:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800210a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800210e:	4b13      	ldr	r3, [pc, #76]	; (800215c <SystemInit+0x5c>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	f042 0201 	orr.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8002118:	6858      	ldr	r0, [r3, #4]
 800211a:	4a11      	ldr	r2, [pc, #68]	; (8002160 <SystemInit+0x60>)
 800211c:	4002      	ands	r2, r0
 800211e:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002126:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800212a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002132:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800213a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800213c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800213e:	f022 020f 	bic.w	r2, r2, #15
 8002142:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8002144:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002146:	4a07      	ldr	r2, [pc, #28]	; (8002164 <SystemInit+0x64>)
 8002148:	4002      	ands	r2, r0
 800214a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800214c:	2200      	movs	r2, #0
 800214e:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002150:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002154:	608b      	str	r3, [r1, #8]
 8002156:	4770      	bx	lr
 8002158:	e000ed00 	.word	0xe000ed00
 800215c:	40021000 	.word	0x40021000
 8002160:	f87fc00c 	.word	0xf87fc00c
 8002164:	ff00fccc 	.word	0xff00fccc

08002168 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800216a:	6803      	ldr	r3, [r0, #0]
 800216c:	07db      	lsls	r3, r3, #31
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800216e:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002170:	d404      	bmi.n	800217c <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002172:	6823      	ldr	r3, [r4, #0]
 8002174:	079f      	lsls	r7, r3, #30
 8002176:	f100 80c6 	bmi.w	8002306 <HAL_RCC_OscConfig+0x19e>
 800217a:	e157      	b.n	800242c <HAL_RCC_OscConfig+0x2c4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800217c:	4dc1      	ldr	r5, [pc, #772]	; (8002484 <HAL_RCC_OscConfig+0x31c>)
 800217e:	686b      	ldr	r3, [r5, #4]
 8002180:	f003 030c 	and.w	r3, r3, #12
 8002184:	2b04      	cmp	r3, #4
 8002186:	d007      	beq.n	8002198 <HAL_RCC_OscConfig+0x30>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002188:	686b      	ldr	r3, [r5, #4]
 800218a:	f003 030c 	and.w	r3, r3, #12
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800218e:	2b08      	cmp	r3, #8
 8002190:	d127      	bne.n	80021e2 <HAL_RCC_OscConfig+0x7a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002192:	686b      	ldr	r3, [r5, #4]
 8002194:	03de      	lsls	r6, r3, #15
 8002196:	d524      	bpl.n	80021e2 <HAL_RCC_OscConfig+0x7a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002198:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800219c:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80021a0:	fab3 f383 	clz	r3, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
 80021a4:	f043 0320 	orr.w	r3, r3, #32
 80021a8:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d101      	bne.n	80021b4 <HAL_RCC_OscConfig+0x4c>
 80021b0:	6829      	ldr	r1, [r5, #0]
 80021b2:	e004      	b.n	80021be <HAL_RCC_OscConfig+0x56>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b4:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80021b8:	fab2 f282 	clz	r2, r2
 80021bc:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021c2:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80021c6:	fab3 f383 	clz	r3, r3
 80021ca:	2201      	movs	r2, #1
 80021cc:	f003 031f 	and.w	r3, r3, #31
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	420b      	tst	r3, r1
 80021d6:	d0cc      	beq.n	8002172 <HAL_RCC_OscConfig+0xa>
 80021d8:	6863      	ldr	r3, [r4, #4]
 80021da:	4293      	cmp	r3, r2
 80021dc:	d0c9      	beq.n	8002172 <HAL_RCC_OscConfig+0xa>
      {
        return HAL_ERROR;
 80021de:	2001      	movs	r0, #1
 80021e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 80021e2:	4ea9      	ldr	r6, [pc, #676]	; (8002488 <HAL_RCC_OscConfig+0x320>)
 80021e4:	2300      	movs	r3, #0
 80021e6:	7033      	strb	r3, [r6, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 80021e8:	f000 fc8e 	bl	8002b08 <HAL_GetTick>
 80021ec:	4607      	mov	r7, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021f2:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80021f6:	fab3 f383 	clz	r3, r3
      
      /* Wait till HSE is bypassed or disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021fa:	f043 0320 	orr.w	r3, r3, #32
 80021fe:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002202:	2b01      	cmp	r3, #1
 8002204:	d101      	bne.n	800220a <HAL_RCC_OscConfig+0xa2>
 8002206:	6829      	ldr	r1, [r5, #0]
 8002208:	e004      	b.n	8002214 <HAL_RCC_OscConfig+0xac>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800220e:	fab2 f282 	clz	r2, r2
 8002212:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002214:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002218:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800221c:	fab3 f383 	clz	r3, r3
 8002220:	2201      	movs	r2, #1
 8002222:	f003 031f 	and.w	r3, r3, #31
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	420b      	tst	r3, r1
 800222c:	d008      	beq.n	8002240 <HAL_RCC_OscConfig+0xd8>
      {
        if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 800222e:	f000 fc6b 	bl	8002b08 <HAL_GetTick>
 8002232:	f241 3388 	movw	r3, #5000	; 0x1388
 8002236:	1bc0      	subs	r0, r0, r7
 8002238:	4298      	cmp	r0, r3
 800223a:	d9d8      	bls.n	80021ee <HAL_RCC_OscConfig+0x86>
        {
          return HAL_TIMEOUT;
 800223c:	2003      	movs	r0, #3
 800223e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        }
      }

      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002240:	7923      	ldrb	r3, [r4, #4]
 8002242:	7033      	strb	r3, [r6, #0]

      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002244:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002246:	f023 020f 	bic.w	r2, r3, #15
 800224a:	68a3      	ldr	r3, [r4, #8]
 800224c:	4313      	orrs	r3, r2
 800224e:	62eb      	str	r3, [r5, #44]	; 0x2c

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState == RCC_HSE_ON)
 8002250:	6863      	ldr	r3, [r4, #4]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d12b      	bne.n	80022ae <HAL_RCC_OscConfig+0x146>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 8002256:	f000 fc57 	bl	8002b08 <HAL_GetTick>
 800225a:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002260:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002264:	fab3 f383 	clz	r3, r3

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002268:	f043 0320 	orr.w	r3, r3, #32
 800226c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002270:	2b01      	cmp	r3, #1
 8002272:	d101      	bne.n	8002278 <HAL_RCC_OscConfig+0x110>
 8002274:	6829      	ldr	r1, [r5, #0]
 8002276:	e004      	b.n	8002282 <HAL_RCC_OscConfig+0x11a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002278:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800227c:	fab2 f282 	clz	r2, r2
 8002280:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002282:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002286:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800228a:	fab3 f383 	clz	r3, r3
 800228e:	2201      	movs	r2, #1
 8002290:	f003 031f 	and.w	r3, r3, #31
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	420b      	tst	r3, r1
 800229a:	f47f af6a 	bne.w	8002172 <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 800229e:	f000 fc33 	bl	8002b08 <HAL_GetTick>
 80022a2:	f241 3388 	movw	r3, #5000	; 0x1388
 80022a6:	1b80      	subs	r0, r0, r6
 80022a8:	4298      	cmp	r0, r3
 80022aa:	d9d7      	bls.n	800225c <HAL_RCC_OscConfig+0xf4>
 80022ac:	e7c6      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
        }
      }
      else
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 80022ae:	f000 fc2b 	bl	8002b08 <HAL_GetTick>
 80022b2:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022b8:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80022bc:	fab3 f383 	clz	r3, r3

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022c0:	f043 0320 	orr.w	r3, r3, #32
 80022c4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d101      	bne.n	80022d0 <HAL_RCC_OscConfig+0x168>
 80022cc:	6829      	ldr	r1, [r5, #0]
 80022ce:	e004      	b.n	80022da <HAL_RCC_OscConfig+0x172>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d0:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80022d4:	fab2 f282 	clz	r2, r2
 80022d8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022de:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80022e2:	fab3 f383 	clz	r3, r3
 80022e6:	2201      	movs	r2, #1
 80022e8:	f003 031f 	and.w	r3, r3, #31
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	420b      	tst	r3, r1
 80022f2:	f43f af3e 	beq.w	8002172 <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 80022f6:	f000 fc07 	bl	8002b08 <HAL_GetTick>
 80022fa:	f241 3388 	movw	r3, #5000	; 0x1388
 80022fe:	1b80      	subs	r0, r0, r6
 8002300:	4298      	cmp	r0, r3
 8002302:	d9d7      	bls.n	80022b4 <HAL_RCC_OscConfig+0x14c>
 8002304:	e79a      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */    
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002306:	4d5f      	ldr	r5, [pc, #380]	; (8002484 <HAL_RCC_OscConfig+0x31c>)
 8002308:	686b      	ldr	r3, [r5, #4]
 800230a:	f013 0f0c 	tst.w	r3, #12
 800230e:	d007      	beq.n	8002320 <HAL_RCC_OscConfig+0x1b8>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002310:	686b      	ldr	r3, [r5, #4]
 8002312:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */    
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002316:	2b08      	cmp	r3, #8
 8002318:	d125      	bne.n	8002366 <HAL_RCC_OscConfig+0x1fe>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800231a:	686b      	ldr	r3, [r5, #4]
 800231c:	03d8      	lsls	r0, r3, #15
 800231e:	d422      	bmi.n	8002366 <HAL_RCC_OscConfig+0x1fe>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002320:	2202      	movs	r2, #2
 8002322:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002326:	fab3 f383 	clz	r3, r3
    {
      /* When the HSI is used as system clock it is not allowed to be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800232a:	f043 0320 	orr.w	r3, r3, #32
 800232e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_RCC_OscConfig+0x1d2>
 8002336:	6829      	ldr	r1, [r5, #0]
 8002338:	e004      	b.n	8002344 <HAL_RCC_OscConfig+0x1dc>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800233e:	fab2 f282 	clz	r2, r2
 8002342:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002344:	2302      	movs	r3, #2
 8002346:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800234a:	fab3 f383 	clz	r3, r3
 800234e:	2201      	movs	r2, #1
 8002350:	f003 031f 	and.w	r3, r3, #31
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	420b      	tst	r3, r1
 800235a:	d030      	beq.n	80023be <HAL_RCC_OscConfig+0x256>
 800235c:	6923      	ldr	r3, [r4, #16]
 800235e:	4293      	cmp	r3, r2
 8002360:	f47f af3d 	bne.w	80021de <HAL_RCC_OscConfig+0x76>
 8002364:	e02b      	b.n	80023be <HAL_RCC_OscConfig+0x256>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002366:	6922      	ldr	r2, [r4, #16]
 8002368:	4b48      	ldr	r3, [pc, #288]	; (800248c <HAL_RCC_OscConfig+0x324>)
 800236a:	b3ba      	cbz	r2, 80023dc <HAL_RCC_OscConfig+0x274>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800236c:	2201      	movs	r2, #1
 800236e:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002370:	f000 fbca 	bl	8002b08 <HAL_GetTick>
 8002374:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002376:	2202      	movs	r2, #2
 8002378:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800237c:	fab3 f383 	clz	r3, r3

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002380:	f043 0320 	orr.w	r3, r3, #32
 8002384:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002388:	2b01      	cmp	r3, #1
 800238a:	d101      	bne.n	8002390 <HAL_RCC_OscConfig+0x228>
 800238c:	6829      	ldr	r1, [r5, #0]
 800238e:	e004      	b.n	800239a <HAL_RCC_OscConfig+0x232>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002390:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002394:	fab2 f282 	clz	r2, r2
 8002398:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239a:	2302      	movs	r3, #2
 800239c:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80023a0:	fab3 f383 	clz	r3, r3
 80023a4:	2201      	movs	r2, #1
 80023a6:	f003 031f 	and.w	r3, r3, #31
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	420b      	tst	r3, r1
 80023b0:	d105      	bne.n	80023be <HAL_RCC_OscConfig+0x256>
        {
          if((HAL_GetTick()-tickstart) > HSI_TIMEOUT_VALUE)
 80023b2:	f000 fba9 	bl	8002b08 <HAL_GetTick>
 80023b6:	1b80      	subs	r0, r0, r6
 80023b8:	2864      	cmp	r0, #100	; 0x64
 80023ba:	d9dc      	bls.n	8002376 <HAL_RCC_OscConfig+0x20e>
 80023bc:	e73e      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
            return HAL_TIMEOUT;
          }      
        } 

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023be:	682a      	ldr	r2, [r5, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c0:	23f8      	movs	r3, #248	; 0xf8
 80023c2:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80023c6:	fab3 f383 	clz	r3, r3
 80023ca:	6961      	ldr	r1, [r4, #20]
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	4099      	lsls	r1, r3
 80023d0:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80023d4:	ea41 0302 	orr.w	r3, r1, r2
 80023d8:	602b      	str	r3, [r5, #0]
 80023da:	e027      	b.n	800242c <HAL_RCC_OscConfig+0x2c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023dc:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023de:	f000 fb93 	bl	8002b08 <HAL_GetTick>
 80023e2:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e4:	2202      	movs	r2, #2
 80023e6:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80023ea:	fab3 f383 	clz	r3, r3
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ee:	f043 0320 	orr.w	r3, r3, #32
 80023f2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d101      	bne.n	80023fe <HAL_RCC_OscConfig+0x296>
 80023fa:	6829      	ldr	r1, [r5, #0]
 80023fc:	e004      	b.n	8002408 <HAL_RCC_OscConfig+0x2a0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fe:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002402:	fab2 f282 	clz	r2, r2
 8002406:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002408:	2302      	movs	r3, #2
 800240a:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800240e:	fab3 f383 	clz	r3, r3
 8002412:	2201      	movs	r2, #1
 8002414:	f003 031f 	and.w	r3, r3, #31
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	420b      	tst	r3, r1
 800241e:	d005      	beq.n	800242c <HAL_RCC_OscConfig+0x2c4>
        {
          if((HAL_GetTick()-tickstart) > HSI_TIMEOUT_VALUE)
 8002420:	f000 fb72 	bl	8002b08 <HAL_GetTick>
 8002424:	1b80      	subs	r0, r0, r6
 8002426:	2864      	cmp	r0, #100	; 0x64
 8002428:	d9dc      	bls.n	80023e4 <HAL_RCC_OscConfig+0x27c>
 800242a:	e707      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800242c:	6823      	ldr	r3, [r4, #0]
 800242e:	0719      	lsls	r1, r3, #28
 8002430:	d404      	bmi.n	800243c <HAL_RCC_OscConfig+0x2d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002432:	6823      	ldr	r3, [r4, #0]
 8002434:	075a      	lsls	r2, r3, #29
 8002436:	f140 80a7 	bpl.w	8002588 <HAL_RCC_OscConfig+0x420>
 800243a:	e04a      	b.n	80024d2 <HAL_RCC_OscConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800243c:	69a2      	ldr	r2, [r4, #24]
 800243e:	4d11      	ldr	r5, [pc, #68]	; (8002484 <HAL_RCC_OscConfig+0x31c>)
 8002440:	4b13      	ldr	r3, [pc, #76]	; (8002490 <HAL_RCC_OscConfig+0x328>)
 8002442:	b33a      	cbz	r2, 8002494 <HAL_RCC_OscConfig+0x32c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002444:	2201      	movs	r2, #1
 8002446:	601a      	str	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8002448:	f000 fb5e 	bl	8002b08 <HAL_GetTick>
 800244c:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244e:	2302      	movs	r3, #2
 8002450:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002454:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002458:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800245c:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002460:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002462:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002466:	fab3 f383 	clz	r3, r3
 800246a:	2201      	movs	r2, #1
 800246c:	f003 031f 	and.w	r3, r3, #31
 8002470:	fa02 f303 	lsl.w	r3, r2, r3
 8002474:	420b      	tst	r3, r1
 8002476:	d1dc      	bne.n	8002432 <HAL_RCC_OscConfig+0x2ca>
      {
        if((HAL_GetTick()-tickstart) > LSI_TIMEOUT_VALUE)
 8002478:	f000 fb46 	bl	8002b08 <HAL_GetTick>
 800247c:	1b80      	subs	r0, r0, r6
 800247e:	2864      	cmp	r0, #100	; 0x64
 8002480:	d9e5      	bls.n	800244e <HAL_RCC_OscConfig+0x2e6>
 8002482:	e6db      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
 8002484:	40021000 	.word	0x40021000
 8002488:	40021002 	.word	0x40021002
 800248c:	42420000 	.word	0x42420000
 8002490:	42420480 	.word	0x42420480
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002494:	601a      	str	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8002496:	f000 fb37 	bl	8002b08 <HAL_GetTick>
 800249a:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800249c:	2302      	movs	r3, #2
 800249e:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80024a2:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a6:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80024aa:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ae:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b0:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80024b4:	fab3 f383 	clz	r3, r3
 80024b8:	2201      	movs	r2, #1
 80024ba:	f003 031f 	and.w	r3, r3, #31
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	420b      	tst	r3, r1
 80024c4:	d0b5      	beq.n	8002432 <HAL_RCC_OscConfig+0x2ca>
      {
        if((HAL_GetTick()-tickstart) > LSI_TIMEOUT_VALUE)
 80024c6:	f000 fb1f 	bl	8002b08 <HAL_GetTick>
 80024ca:	1b80      	subs	r0, r0, r6
 80024cc:	2864      	cmp	r0, #100	; 0x64
 80024ce:	d9e5      	bls.n	800249c <HAL_RCC_OscConfig+0x334>
 80024d0:	e6b4      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock */
    __PWR_CLK_ENABLE();
 80024d2:	4d97      	ldr	r5, [pc, #604]	; (8002730 <HAL_RCC_OscConfig+0x5c8>)

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 80024d4:	4a97      	ldr	r2, [pc, #604]	; (8002734 <HAL_RCC_OscConfig+0x5cc>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock */
    __PWR_CLK_ENABLE();
 80024d6:	69eb      	ldr	r3, [r5, #28]
 80024d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024dc:	61eb      	str	r3, [r5, #28]

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 80024de:	6813      	ldr	r3, [r2, #0]
 80024e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80024e6:	f000 fb0f 	bl	8002b08 <HAL_GetTick>
 80024ea:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80024ec:	4b91      	ldr	r3, [pc, #580]	; (8002734 <HAL_RCC_OscConfig+0x5cc>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	05db      	lsls	r3, r3, #23
 80024f2:	d54d      	bpl.n	8002590 <HAL_RCC_OscConfig+0x428>
        return HAL_TIMEOUT;
      }      
    }

    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 80024f4:	6a2b      	ldr	r3, [r5, #32]
 80024f6:	f023 0305 	bic.w	r3, r3, #5
 80024fa:	622b      	str	r3, [r5, #32]
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 80024fc:	f000 fb04 	bl	8002b08 <HAL_GetTick>
 8002500:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	2302      	movs	r3, #2
 8002504:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002508:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250c:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002510:	fab2 f282 	clz	r2, r2
      
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002514:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002518:	f3c2 1242 	ubfx	r2, r2, #5, #3
 800251c:	429a      	cmp	r2, r3
 800251e:	bf0c      	ite	eq
 8002520:	6a29      	ldreq	r1, [r5, #32]
 8002522:	6a69      	ldrne	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002528:	fab3 f383 	clz	r3, r3
 800252c:	2201      	movs	r2, #1
 800252e:	f003 031f 	and.w	r3, r3, #31
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	420b      	tst	r3, r1
 8002538:	d130      	bne.n	800259c <HAL_RCC_OscConfig+0x434>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800253a:	6a2b      	ldr	r3, [r5, #32]
 800253c:	68e2      	ldr	r2, [r4, #12]
 800253e:	f023 0305 	bic.w	r3, r3, #5
 8002542:	4313      	orrs	r3, r2
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002544:	2a01      	cmp	r2, #1
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002546:	622b      	str	r3, [r5, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002548:	d138      	bne.n	80025bc <HAL_RCC_OscConfig+0x454>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800254a:	f000 fadd 	bl	8002b08 <HAL_GetTick>
 800254e:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002550:	2302      	movs	r3, #2
 8002552:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002556:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255a:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800255e:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002562:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002566:	f3c2 1242 	ubfx	r2, r2, #5, #3
 800256a:	429a      	cmp	r2, r3
 800256c:	bf0c      	ite	eq
 800256e:	6a29      	ldreq	r1, [r5, #32]
 8002570:	6a69      	ldrne	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002572:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002576:	fab3 f383 	clz	r3, r3
 800257a:	2201      	movs	r2, #1
 800257c:	f003 031f 	and.w	r3, r3, #31
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	420b      	tst	r3, r1
 8002586:	d011      	beq.n	80025ac <HAL_RCC_OscConfig+0x444>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002588:	69e2      	ldr	r2, [r4, #28]
 800258a:	2a00      	cmp	r2, #0
 800258c:	d13d      	bne.n	800260a <HAL_RCC_OscConfig+0x4a2>
 800258e:	e08b      	b.n	80026a8 <HAL_RCC_OscConfig+0x540>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick()-tickstart) > DBP_TIMEOUT_VALUE)
 8002590:	f000 faba 	bl	8002b08 <HAL_GetTick>
 8002594:	1b80      	subs	r0, r0, r6
 8002596:	2864      	cmp	r0, #100	; 0x64
 8002598:	d9a8      	bls.n	80024ec <HAL_RCC_OscConfig+0x384>
 800259a:	e64f      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
    tickstart = HAL_GetTick();
      
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    {
      if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 800259c:	f000 fab4 	bl	8002b08 <HAL_GetTick>
 80025a0:	f241 3388 	movw	r3, #5000	; 0x1388
 80025a4:	1b80      	subs	r0, r0, r6
 80025a6:	4298      	cmp	r0, r3
 80025a8:	d9ab      	bls.n	8002502 <HAL_RCC_OscConfig+0x39a>
 80025aa:	e647      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 80025ac:	f000 faac 	bl	8002b08 <HAL_GetTick>
 80025b0:	f241 3388 	movw	r3, #5000	; 0x1388
 80025b4:	1b80      	subs	r0, r0, r6
 80025b6:	4298      	cmp	r0, r3
 80025b8:	d9ca      	bls.n	8002550 <HAL_RCC_OscConfig+0x3e8>
 80025ba:	e63f      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
      }
    }
    else
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 80025bc:	f000 faa4 	bl	8002b08 <HAL_GetTick>
 80025c0:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c2:	2302      	movs	r3, #2
 80025c4:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80025c8:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025cc:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80025d0:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025d8:	f3c2 1242 	ubfx	r2, r2, #5, #3
 80025dc:	429a      	cmp	r2, r3
 80025de:	bf0c      	ite	eq
 80025e0:	6a29      	ldreq	r1, [r5, #32]
 80025e2:	6a69      	ldrne	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e4:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80025e8:	fab3 f383 	clz	r3, r3
 80025ec:	2201      	movs	r2, #1
 80025ee:	f003 031f 	and.w	r3, r3, #31
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	420b      	tst	r3, r1
 80025f8:	d0c6      	beq.n	8002588 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 80025fa:	f000 fa85 	bl	8002b08 <HAL_GetTick>
 80025fe:	f241 3388 	movw	r3, #5000	; 0x1388
 8002602:	1b80      	subs	r0, r0, r6
 8002604:	4298      	cmp	r0, r3
 8002606:	d9dc      	bls.n	80025c2 <HAL_RCC_OscConfig+0x45a>
 8002608:	e618      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800260a:	4d49      	ldr	r5, [pc, #292]	; (8002730 <HAL_RCC_OscConfig+0x5c8>)
 800260c:	686b      	ldr	r3, [r5, #4]
 800260e:	f003 030c 	and.w	r3, r3, #12
 8002612:	2b08      	cmp	r3, #8
 8002614:	f43f ade3 	beq.w	80021de <HAL_RCC_OscConfig+0x76>
 8002618:	4e47      	ldr	r6, [pc, #284]	; (8002738 <HAL_RCC_OscConfig+0x5d0>)
 800261a:	2300      	movs	r3, #0
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800261c:	2a02      	cmp	r2, #2
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800261e:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002620:	d15c      	bne.n	80026dc <HAL_RCC_OscConfig+0x574>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002622:	f000 fa71 	bl	8002b08 <HAL_GetTick>
 8002626:	4607      	mov	r7, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002628:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800262c:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002630:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002634:	f043 0320 	orr.w	r3, r3, #32
 8002638:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800263c:	2b01      	cmp	r3, #1
 800263e:	d135      	bne.n	80026ac <HAL_RCC_OscConfig+0x544>
 8002640:	682a      	ldr	r2, [r5, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002642:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002646:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800264a:	fab3 f383 	clz	r3, r3
 800264e:	2101      	movs	r1, #1
 8002650:	f003 031f 	and.w	r3, r3, #31
 8002654:	fa01 f303 	lsl.w	r3, r1, r3
 8002658:	4213      	tst	r3, r2
 800265a:	d12d      	bne.n	80026b8 <HAL_RCC_OscConfig+0x550>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800265c:	6a20      	ldr	r0, [r4, #32]
 800265e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002660:	686b      	ldr	r3, [r5, #4]
 8002662:	4302      	orrs	r2, r0
 8002664:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8002668:	4313      	orrs	r3, r2
 800266a:	606b      	str	r3, [r5, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800266c:	6031      	str	r1, [r6, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800266e:	f000 fa4b 	bl	8002b08 <HAL_GetTick>
 8002672:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002674:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002678:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800267c:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002680:	f043 0320 	orr.w	r3, r3, #32
 8002684:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002688:	2b01      	cmp	r3, #1
 800268a:	d11b      	bne.n	80026c4 <HAL_RCC_OscConfig+0x55c>
 800268c:	6829      	ldr	r1, [r5, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002692:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002696:	fab3 f383 	clz	r3, r3
 800269a:	2201      	movs	r2, #1
 800269c:	f003 031f 	and.w	r3, r3, #31
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	420b      	tst	r3, r1
 80026a6:	d013      	beq.n	80026d0 <HAL_RCC_OscConfig+0x568>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80026a8:	2000      	movs	r0, #0
 80026aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ac:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80026b0:	fab2 f282 	clz	r2, r2

        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80026b6:	e7c4      	b.n	8002642 <HAL_RCC_OscConfig+0x4da>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 80026b8:	f000 fa26 	bl	8002b08 <HAL_GetTick>
 80026bc:	1bc0      	subs	r0, r0, r7
 80026be:	2864      	cmp	r0, #100	; 0x64
 80026c0:	d9b2      	bls.n	8002628 <HAL_RCC_OscConfig+0x4c0>
 80026c2:	e5bb      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c4:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80026c8:	fab2 f282 	clz	r2, r2

        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026cc:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80026ce:	e7de      	b.n	800268e <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 80026d0:	f000 fa1a 	bl	8002b08 <HAL_GetTick>
 80026d4:	1b00      	subs	r0, r0, r4
 80026d6:	2864      	cmp	r0, #100	; 0x64
 80026d8:	d9cc      	bls.n	8002674 <HAL_RCC_OscConfig+0x50c>
 80026da:	e5af      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        /* Get timeout */
        tickstart = HAL_GetTick();
 80026dc:	f000 fa14 	bl	8002b08 <HAL_GetTick>
 80026e0:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026e6:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80026ea:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ee:	f043 0320 	orr.w	r3, r3, #32
 80026f2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d101      	bne.n	80026fe <HAL_RCC_OscConfig+0x596>
 80026fa:	6829      	ldr	r1, [r5, #0]
 80026fc:	e004      	b.n	8002708 <HAL_RCC_OscConfig+0x5a0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fe:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002702:	fab2 f282 	clz	r2, r2
 8002706:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002708:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800270c:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002710:	fab3 f383 	clz	r3, r3
 8002714:	2201      	movs	r2, #1
 8002716:	f003 031f 	and.w	r3, r3, #31
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	420b      	tst	r3, r1
 8002720:	d0c2      	beq.n	80026a8 <HAL_RCC_OscConfig+0x540>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 8002722:	f000 f9f1 	bl	8002b08 <HAL_GetTick>
 8002726:	1b00      	subs	r0, r0, r4
 8002728:	2864      	cmp	r0, #100	; 0x64
 800272a:	d9da      	bls.n	80026e2 <HAL_RCC_OscConfig+0x57a>
 800272c:	e586      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
 800272e:	bf00      	nop
 8002730:	40021000 	.word	0x40021000
 8002734:	40007000 	.word	0x40007000
 8002738:	42420060 	.word	0x42420060

0800273c <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800273c:	4ab0      	ldr	r2, [pc, #704]	; (8002a00 <HAL_RCC_ClockConfig+0x2c4>)
  *         If a clock source which is not yet ready is selected, the switch will
  *         occur when the clock source will be ready.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800273e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002740:	6813      	ldr	r3, [r2, #0]
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	4299      	cmp	r1, r3
  *         If a clock source which is not yet ready is selected, the switch will
  *         occur when the clock source will be ready.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002748:	4604      	mov	r4, r0
 800274a:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800274c:	f240 80a9 	bls.w	80028a2 <HAL_RCC_ClockConfig+0x166>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002750:	6813      	ldr	r3, [r2, #0]
 8002752:	f023 0307 	bic.w	r3, r3, #7
 8002756:	430b      	orrs	r3, r1
 8002758:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800275a:	6813      	ldr	r3, [r2, #0]
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	428b      	cmp	r3, r1
 8002762:	d001      	beq.n	8002768 <HAL_RCC_ClockConfig+0x2c>
    {
      return HAL_ERROR;
 8002764:	2001      	movs	r0, #1
 8002766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }

    /*-------------------------- HCLK Configuration ----------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002768:	6801      	ldr	r1, [r0, #0]
 800276a:	078f      	lsls	r7, r1, #30
    {
      assert_param(IS_RCC_SYSCLK_DIV(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800276c:	bf41      	itttt	mi
 800276e:	48a5      	ldrmi	r0, [pc, #660]	; (8002a04 <HAL_RCC_ClockConfig+0x2c8>)
 8002770:	6843      	ldrmi	r3, [r0, #4]
 8002772:	f023 02f0 	bicmi.w	r2, r3, #240	; 0xf0
 8002776:	68a3      	ldrmi	r3, [r4, #8]
 8002778:	bf44      	itt	mi
 800277a:	4313      	orrmi	r3, r2
 800277c:	6043      	strmi	r3, [r0, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800277e:	07ce      	lsls	r6, r1, #31
 8002780:	d40b      	bmi.n	800279a <HAL_RCC_ClockConfig+0x5e>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002782:	6821      	ldr	r1, [r4, #0]
 8002784:	074d      	lsls	r5, r1, #29
 8002786:	f140 812b 	bpl.w	80029e0 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800278a:	489e      	ldr	r0, [pc, #632]	; (8002a04 <HAL_RCC_ClockConfig+0x2c8>)
 800278c:	6843      	ldr	r3, [r0, #4]
 800278e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002792:	68e3      	ldr	r3, [r4, #12]
 8002794:	4313      	orrs	r3, r2
 8002796:	6043      	str	r3, [r0, #4]
 8002798:	e122      	b.n	80029e0 <HAL_RCC_ClockConfig+0x2a4>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800279a:	6862      	ldr	r2, [r4, #4]
 800279c:	4d99      	ldr	r5, [pc, #612]	; (8002a04 <HAL_RCC_ClockConfig+0x2c8>)
 800279e:	2a01      	cmp	r2, #1
 80027a0:	d115      	bne.n	80027ce <HAL_RCC_ClockConfig+0x92>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a2:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80027a6:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80027aa:	fab3 f383 	clz	r3, r3
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ae:	f043 0320 	orr.w	r3, r3, #32
 80027b2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_RCC_ClockConfig+0x82>
 80027ba:	6828      	ldr	r0, [r5, #0]
 80027bc:	e004      	b.n	80027c8 <HAL_RCC_ClockConfig+0x8c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027be:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80027c2:	fab1 f181 	clz	r1, r1
 80027c6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027cc:	e02a      	b.n	8002824 <HAL_RCC_ClockConfig+0xe8>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ce:	2a02      	cmp	r2, #2
 80027d0:	d115      	bne.n	80027fe <HAL_RCC_ClockConfig+0xc2>
 80027d2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80027d6:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80027da:	fab3 f383 	clz	r3, r3
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027de:	f043 0320 	orr.w	r3, r3, #32
 80027e2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d101      	bne.n	80027ee <HAL_RCC_ClockConfig+0xb2>
 80027ea:	6828      	ldr	r0, [r5, #0]
 80027ec:	e004      	b.n	80027f8 <HAL_RCC_ClockConfig+0xbc>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ee:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80027f2:	fab1 f181 	clz	r1, r1
 80027f6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027fc:	e012      	b.n	8002824 <HAL_RCC_ClockConfig+0xe8>
 80027fe:	2102      	movs	r1, #2
 8002800:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002804:	fab3 f383 	clz	r3, r3
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002808:	f043 0320 	orr.w	r3, r3, #32
 800280c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002810:	2b01      	cmp	r3, #1
 8002812:	d101      	bne.n	8002818 <HAL_RCC_ClockConfig+0xdc>
 8002814:	6828      	ldr	r0, [r5, #0]
 8002816:	e004      	b.n	8002822 <HAL_RCC_ClockConfig+0xe6>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002818:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800281c:	fab1 f181 	clz	r1, r1
 8002820:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002822:	2302      	movs	r3, #2
 8002824:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002828:	fab3 f383 	clz	r3, r3
 800282c:	2101      	movs	r1, #1
 800282e:	f003 031f 	and.w	r3, r3, #31
 8002832:	fa01 f303 	lsl.w	r3, r1, r3
 8002836:	4203      	tst	r3, r0
 8002838:	d094      	beq.n	8002764 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800283a:	686b      	ldr	r3, [r5, #4]
 800283c:	f023 0303 	bic.w	r3, r3, #3
 8002840:	431a      	orrs	r2, r3
 8002842:	606a      	str	r2, [r5, #4]

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002844:	f000 f960 	bl	8002b08 <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002848:	6863      	ldr	r3, [r4, #4]
 800284a:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

      /* Get timeout */
      tickstart = HAL_GetTick();
 800284c:	4606      	mov	r6, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800284e:	d10d      	bne.n	800286c <HAL_RCC_ClockConfig+0x130>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002850:	686b      	ldr	r3, [r5, #4]
 8002852:	f003 030c 	and.w	r3, r3, #12
 8002856:	2b04      	cmp	r3, #4
 8002858:	d093      	beq.n	8002782 <HAL_RCC_ClockConfig+0x46>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800285a:	f000 f955 	bl	8002b08 <HAL_GetTick>
 800285e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002862:	1b80      	subs	r0, r0, r6
 8002864:	4298      	cmp	r0, r3
 8002866:	d9f3      	bls.n	8002850 <HAL_RCC_ClockConfig+0x114>
          {
            return HAL_TIMEOUT;
 8002868:	2003      	movs	r0, #3
 800286a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800286c:	2b02      	cmp	r3, #2
 800286e:	d113      	bne.n	8002898 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002870:	686b      	ldr	r3, [r5, #4]
 8002872:	f003 030c 	and.w	r3, r3, #12
 8002876:	2b08      	cmp	r3, #8
 8002878:	d083      	beq.n	8002782 <HAL_RCC_ClockConfig+0x46>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800287a:	f000 f945 	bl	8002b08 <HAL_GetTick>
 800287e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002882:	1b80      	subs	r0, r0, r6
 8002884:	4298      	cmp	r0, r3
 8002886:	d9f3      	bls.n	8002870 <HAL_RCC_ClockConfig+0x134>
 8002888:	e7ee      	b.n	8002868 <HAL_RCC_ClockConfig+0x12c>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800288a:	f000 f93d 	bl	8002b08 <HAL_GetTick>
 800288e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002892:	1b80      	subs	r0, r0, r6
 8002894:	4298      	cmp	r0, r3
 8002896:	d8e7      	bhi.n	8002868 <HAL_RCC_ClockConfig+0x12c>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002898:	686b      	ldr	r3, [r5, #4]
 800289a:	f013 0f0c 	tst.w	r3, #12
 800289e:	d1f4      	bne.n	800288a <HAL_RCC_ClockConfig+0x14e>
 80028a0:	e76f      	b.n	8002782 <HAL_RCC_ClockConfig+0x46>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration ----------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028a2:	6801      	ldr	r1, [r0, #0]
 80028a4:	0788      	lsls	r0, r1, #30
    {
      assert_param(IS_RCC_SYSCLK_DIV(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028a6:	bf41      	itttt	mi
 80028a8:	4856      	ldrmi	r0, [pc, #344]	; (8002a04 <HAL_RCC_ClockConfig+0x2c8>)
 80028aa:	6843      	ldrmi	r3, [r0, #4]
 80028ac:	f023 02f0 	bicmi.w	r2, r3, #240	; 0xf0
 80028b0:	68a3      	ldrmi	r3, [r4, #8]
 80028b2:	bf44      	itt	mi
 80028b4:	4313      	orrmi	r3, r2
 80028b6:	6043      	strmi	r3, [r0, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028b8:	07ca      	lsls	r2, r1, #31
 80028ba:	d40c      	bmi.n	80028d6 <HAL_RCC_ClockConfig+0x19a>
        }
      }
    }

    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028bc:	4a50      	ldr	r2, [pc, #320]	; (8002a00 <HAL_RCC_ClockConfig+0x2c4>)
 80028be:	6813      	ldr	r3, [r2, #0]
 80028c0:	f023 0307 	bic.w	r3, r3, #7
 80028c4:	4333      	orrs	r3, r6
 80028c6:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028c8:	6813      	ldr	r3, [r2, #0]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	42b3      	cmp	r3, r6
 80028d0:	f47f af48 	bne.w	8002764 <HAL_RCC_ClockConfig+0x28>
 80028d4:	e755      	b.n	8002782 <HAL_RCC_ClockConfig+0x46>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028d6:	6862      	ldr	r2, [r4, #4]
 80028d8:	4d4a      	ldr	r5, [pc, #296]	; (8002a04 <HAL_RCC_ClockConfig+0x2c8>)
 80028da:	2a01      	cmp	r2, #1
 80028dc:	d115      	bne.n	800290a <HAL_RCC_ClockConfig+0x1ce>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028de:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80028e2:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80028e6:	fab3 f383 	clz	r3, r3
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ea:	f043 0320 	orr.w	r3, r3, #32
 80028ee:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d101      	bne.n	80028fa <HAL_RCC_ClockConfig+0x1be>
 80028f6:	6828      	ldr	r0, [r5, #0]
 80028f8:	e004      	b.n	8002904 <HAL_RCC_ClockConfig+0x1c8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fa:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80028fe:	fab1 f181 	clz	r1, r1
 8002902:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002904:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002908:	e02a      	b.n	8002960 <HAL_RCC_ClockConfig+0x224>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800290a:	2a02      	cmp	r2, #2
 800290c:	d115      	bne.n	800293a <HAL_RCC_ClockConfig+0x1fe>
 800290e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002912:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002916:	fab3 f383 	clz	r3, r3
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800291a:	f043 0320 	orr.w	r3, r3, #32
 800291e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002922:	2b01      	cmp	r3, #1
 8002924:	d101      	bne.n	800292a <HAL_RCC_ClockConfig+0x1ee>
 8002926:	6828      	ldr	r0, [r5, #0]
 8002928:	e004      	b.n	8002934 <HAL_RCC_ClockConfig+0x1f8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292a:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800292e:	fab1 f181 	clz	r1, r1
 8002932:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002934:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002938:	e012      	b.n	8002960 <HAL_RCC_ClockConfig+0x224>
 800293a:	2102      	movs	r1, #2
 800293c:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002940:	fab3 f383 	clz	r3, r3
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002944:	f043 0320 	orr.w	r3, r3, #32
 8002948:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800294c:	2b01      	cmp	r3, #1
 800294e:	d101      	bne.n	8002954 <HAL_RCC_ClockConfig+0x218>
 8002950:	6828      	ldr	r0, [r5, #0]
 8002952:	e004      	b.n	800295e <HAL_RCC_ClockConfig+0x222>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002954:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002958:	fab1 f181 	clz	r1, r1
 800295c:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295e:	2302      	movs	r3, #2
 8002960:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002964:	fab3 f383 	clz	r3, r3
 8002968:	2101      	movs	r1, #1
 800296a:	f003 031f 	and.w	r3, r3, #31
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	4203      	tst	r3, r0
 8002974:	f43f aef6 	beq.w	8002764 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002978:	686b      	ldr	r3, [r5, #4]
 800297a:	f023 0303 	bic.w	r3, r3, #3
 800297e:	431a      	orrs	r2, r3
 8002980:	606a      	str	r2, [r5, #4]

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002982:	f000 f8c1 	bl	8002b08 <HAL_GetTick>

      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002986:	6863      	ldr	r3, [r4, #4]
 8002988:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

      /* Get timeout */
      tickstart = HAL_GetTick();
 800298a:	4607      	mov	r7, r0

      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800298c:	d10c      	bne.n	80029a8 <HAL_RCC_ClockConfig+0x26c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800298e:	686b      	ldr	r3, [r5, #4]
 8002990:	f003 030c 	and.w	r3, r3, #12
 8002994:	2b04      	cmp	r3, #4
 8002996:	d091      	beq.n	80028bc <HAL_RCC_ClockConfig+0x180>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002998:	f000 f8b6 	bl	8002b08 <HAL_GetTick>
 800299c:	f241 3388 	movw	r3, #5000	; 0x1388
 80029a0:	1bc0      	subs	r0, r0, r7
 80029a2:	4298      	cmp	r0, r3
 80029a4:	d9f3      	bls.n	800298e <HAL_RCC_ClockConfig+0x252>
 80029a6:	e75f      	b.n	8002868 <HAL_RCC_ClockConfig+0x12c>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d114      	bne.n	80029d6 <HAL_RCC_ClockConfig+0x29a>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029ac:	686b      	ldr	r3, [r5, #4]
 80029ae:	f003 030c 	and.w	r3, r3, #12
 80029b2:	2b08      	cmp	r3, #8
 80029b4:	d082      	beq.n	80028bc <HAL_RCC_ClockConfig+0x180>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029b6:	f000 f8a7 	bl	8002b08 <HAL_GetTick>
 80029ba:	f241 3388 	movw	r3, #5000	; 0x1388
 80029be:	1bc0      	subs	r0, r0, r7
 80029c0:	4298      	cmp	r0, r3
 80029c2:	d9f3      	bls.n	80029ac <HAL_RCC_ClockConfig+0x270>
 80029c4:	e750      	b.n	8002868 <HAL_RCC_ClockConfig+0x12c>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c6:	f000 f89f 	bl	8002b08 <HAL_GetTick>
 80029ca:	f241 3388 	movw	r3, #5000	; 0x1388
 80029ce:	1bc0      	subs	r0, r0, r7
 80029d0:	4298      	cmp	r0, r3
 80029d2:	f63f af49 	bhi.w	8002868 <HAL_RCC_ClockConfig+0x12c>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80029d6:	686b      	ldr	r3, [r5, #4]
 80029d8:	f013 0f0c 	tst.w	r3, #12
 80029dc:	d1f3      	bne.n	80029c6 <HAL_RCC_ClockConfig+0x28a>
 80029de:	e76d      	b.n	80028bc <HAL_RCC_ClockConfig+0x180>
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029e0:	070b      	lsls	r3, r1, #28
  {
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029e2:	bf41      	itttt	mi
 80029e4:	4a07      	ldrmi	r2, [pc, #28]	; (8002a04 <HAL_RCC_ClockConfig+0x2c8>)
 80029e6:	6921      	ldrmi	r1, [r4, #16]
 80029e8:	6853      	ldrmi	r3, [r2, #4]
 80029ea:	f423 5360 	bicmi.w	r3, r3, #14336	; 0x3800
 80029ee:	bf44      	itt	mi
 80029f0:	ea43 03c1 	orrmi.w	r3, r3, r1, lsl #3
 80029f4:	6053      	strmi	r3, [r2, #4]
  }

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80029f6:	200f      	movs	r0, #15
 80029f8:	f000 f859 	bl	8002aae <HAL_InitTick>

  return HAL_OK;
 80029fc:	2000      	movs	r0, #0
}
 80029fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a00:	40022000 	.word	0x40022000
 8002a04:	40021000 	.word	0x40021000

08002a08 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0, prediv = 0, pllmul = 0, pllclk = 0;
  uint32_t sysclockfreq = 0;

  tmpreg = RCC->CFGR;
 8002a08:	4915      	ldr	r1, [pc, #84]	; (8002a60 <HAL_RCC_GetSysClockFreq+0x58>)
  *
  * @param  None
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a0a:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0, prediv = 0, pllmul = 0, pllclk = 0;
  uint32_t sysclockfreq = 0;

  tmpreg = RCC->CFGR;
 8002a0c:	684c      	ldr	r4, [r1, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a0e:	f004 030c 	and.w	r3, r4, #12
 8002a12:	2b08      	cmp	r3, #8
 8002a14:	d121      	bne.n	8002a5a <HAL_RCC_GetSysClockFreq+0x52>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a16:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002a1a:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a1e:	fab3 f383 	clz	r3, r3
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
    break;

  case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002a22:	f404 1270 	and.w	r2, r4, #3932160	; 0x3c0000
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2c:	4a0d      	ldr	r2, [pc, #52]	; (8002a64 <HAL_RCC_GetSysClockFreq+0x5c>)
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002a2e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
    break;

  case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002a30:	5cd2      	ldrb	r2, [r2, r3]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	230f      	movs	r3, #15
 8002a34:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a38:	fab3 f383 	clz	r3, r3
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002a3c:	f001 010f 	and.w	r1, r1, #15
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	fa21 f303 	lsr.w	r3, r1, r3
 8002a46:	4908      	ldr	r1, [pc, #32]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x60>)
 8002a48:	5cc8      	ldrb	r0, [r1, r3]
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002a4a:	03e3      	lsls	r3, r4, #15
      pllclk = (HSE_VALUE/prediv) * pllmul;
    }
    else
    {
      /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
      pllclk = (HSI_VALUE >> 1) * pllmul;
 8002a4c:	bf52      	itee	pl
 8002a4e:	4807      	ldrpl	r0, [pc, #28]	; (8002a6c <HAL_RCC_GetSysClockFreq+0x64>)
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
    {
      /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
      pllclk = (HSE_VALUE/prediv) * pllmul;
 8002a50:	4b07      	ldrmi	r3, [pc, #28]	; (8002a70 <HAL_RCC_GetSysClockFreq+0x68>)
 8002a52:	fbb3 f0f0 	udivmi	r0, r3, r0
    }
    else
    {
      /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
      pllclk = (HSI_VALUE >> 1) * pllmul;
 8002a56:	4350      	muls	r0, r2
 8002a58:	bd10      	pop	{r4, pc}

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002a5a:	4805      	ldr	r0, [pc, #20]	; (8002a70 <HAL_RCC_GetSysClockFreq+0x68>)
  default:
    sysclockfreq = HSI_VALUE;
    break;
  }
  return sysclockfreq;
}
 8002a5c:	bd10      	pop	{r4, pc}
 8002a5e:	bf00      	nop
 8002a60:	40021000 	.word	0x40021000
 8002a64:	08019e08 	.word	0x08019e08
 8002a68:	08019df8 	.word	0x08019df8
 8002a6c:	003d0900 	.word	0x003d0900
 8002a70:	007a1200 	.word	0x007a1200

08002a74 <HAL_RCC_GetHCLKFreq>:
  *                       
  * @param  None
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a74:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002a76:	f7ff ffc7 	bl	8002a08 <HAL_RCC_GetSysClockFreq>
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002a7c:	685a      	ldr	r2, [r3, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7e:	23f0      	movs	r3, #240	; 0xf0
 8002a80:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a84:	fab3 f383 	clz	r3, r3
 8002a88:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a92:	4a04      	ldr	r2, [pc, #16]	; (8002aa4 <HAL_RCC_GetHCLKFreq+0x30>)
 8002a94:	5cd3      	ldrb	r3, [r2, r3]
 8002a96:	40d8      	lsrs	r0, r3
 8002a98:	4b03      	ldr	r3, [pc, #12]	; (8002aa8 <HAL_RCC_GetHCLKFreq+0x34>)
 8002a9a:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8002a9c:	bd08      	pop	{r3, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	08019de8 	.word	0x08019de8
 8002aa8:	2000001c 	.word	0x2000001c

08002aac <HAL_MspInit>:
  * @brief  Initializes the MSP.
  * @param  None
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8002aac:	4770      	bx	lr

08002aae <HAL_InitTick>:
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)

{
 8002aae:	b510      	push	{r4, lr}
 8002ab0:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002ab2:	f7ff ffdf 	bl	8002a74 <HAL_RCC_GetHCLKFreq>
 8002ab6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002aba:	fbb0 f0f3 	udiv	r0, r0, r3
 8002abe:	f000 f885 	bl	8002bcc <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8002ac2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ac6:	4621      	mov	r1, r4
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f000 f843 	bl	8002b54 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8002ace:	2000      	movs	r0, #0
 8002ad0:	bd10      	pop	{r4, pc}
	...

08002ad4 <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ad4:	4a07      	ldr	r2, [pc, #28]	; (8002af4 <HAL_Init+0x20>)
  * @note                  
  * @param  None
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ad6:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ad8:	6813      	ldr	r3, [r2, #0]
 8002ada:	f043 0310 	orr.w	r3, r3, #16
 8002ade:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ae0:	2003      	movs	r0, #3
 8002ae2:	f000 f825 	bl	8002b30 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ae6:	200f      	movs	r0, #15
 8002ae8:	f7ff ffe1 	bl	8002aae <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002aec:	f7ff ffde 	bl	8002aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002af0:	2000      	movs	r0, #0
 8002af2:	bd08      	pop	{r3, pc}
 8002af4:	40022000 	.word	0x40022000

08002af8 <HAL_IncTick>:
  * @param  None
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8002af8:	4a02      	ldr	r2, [pc, #8]	; (8002b04 <HAL_IncTick+0xc>)
 8002afa:	6813      	ldr	r3, [r2, #0]
 8002afc:	3301      	adds	r3, #1
 8002afe:	6013      	str	r3, [r2, #0]
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	20000c08 	.word	0x20000c08

08002b08 <HAL_GetTick>:
  * @param  None
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8002b08:	4b01      	ldr	r3, [pc, #4]	; (8002b10 <HAL_GetTick+0x8>)
 8002b0a:	6818      	ldr	r0, [r3, #0]
}
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	20000c08 	.word	0x20000c08

08002b14 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002b14:	b513      	push	{r0, r1, r4, lr}
 8002b16:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b18:	f7ff fff6 	bl	8002b08 <HAL_GetTick>
 8002b1c:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8002b1e:	f7ff fff3 	bl	8002b08 <HAL_GetTick>
 8002b22:	9b01      	ldr	r3, [sp, #4]
 8002b24:	1b00      	subs	r0, r0, r4
 8002b26:	4298      	cmp	r0, r3
 8002b28:	d3f9      	bcc.n	8002b1e <HAL_Delay+0xa>
  {
  }
}
 8002b2a:	b002      	add	sp, #8
 8002b2c:	bd10      	pop	{r4, pc}
	...

08002b30 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b30:	4a07      	ldr	r2, [pc, #28]	; (8002b50 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002b32:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8002b34:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b38:	041b      	lsls	r3, r3, #16
 8002b3a:	0c1b      	lsrs	r3, r3, #16
 8002b3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8002b44:	f000 0007 	and.w	r0, r0, #7

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8002b48:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8002b4c:	60d3      	str	r3, [r2, #12]
 8002b4e:	4770      	bx	lr
 8002b50:	e000ed00 	.word	0xe000ed00

08002b54 <HAL_NVIC_SetPriority>:

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8002b54:	4b15      	ldr	r3, [pc, #84]	; (8002bac <HAL_NVIC_SetPriority+0x58>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b5c:	b570      	push	{r4, r5, r6, lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002b5e:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8002b62:	1d1c      	adds	r4, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002b64:	2d04      	cmp	r5, #4
 8002b66:	bf28      	it	cs
 8002b68:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8002b6a:	2c06      	cmp	r4, #6
 8002b6c:	bf8c      	ite	hi
 8002b6e:	3b03      	subhi	r3, #3
 8002b70:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002b72:	2401      	movs	r4, #1
 8002b74:	fa04 f603 	lsl.w	r6, r4, r3

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002b78:	40ac      	lsls	r4, r5
 8002b7a:	3c01      	subs	r4, #1
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002b7c:	3e01      	subs	r6, #1

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002b7e:	4021      	ands	r1, r4
 8002b80:	4099      	lsls	r1, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002b82:	4032      	ands	r2, r6
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
 8002b84:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8002b86:	ea42 0201 	orr.w	r2, r2, r1
 8002b8a:	ea4f 1202 	mov.w	r2, r2, lsl #4
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002b8e:	bfaf      	iteee	ge
 8002b90:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002b94:	f000 000f 	andlt.w	r0, r0, #15
 8002b98:	4b05      	ldrlt	r3, [pc, #20]	; (8002bb0 <HAL_NVIC_SetPriority+0x5c>)
 8002b9a:	b2d2      	uxtblt	r2, r2
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002b9c:	bfa5      	ittet	ge
 8002b9e:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8002ba2:	b2d2      	uxtbge	r2, r2
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002ba4:	541a      	strblt	r2, [r3, r0]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002ba6:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8002baa:	bd70      	pop	{r4, r5, r6, pc}
 8002bac:	e000ed00 	.word	0xe000ed00
 8002bb0:	e000ed14 	.word	0xe000ed14

08002bb4 <HAL_NVIC_EnableIRQ>:
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8002bb4:	0941      	lsrs	r1, r0, #5
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	f000 001f 	and.w	r0, r0, #31
 8002bbc:	4a02      	ldr	r2, [pc, #8]	; (8002bc8 <HAL_NVIC_EnableIRQ+0x14>)
 8002bbe:	4083      	lsls	r3, r0
 8002bc0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	e000e100 	.word	0xe000e100

08002bcc <HAL_SYSTICK_Config>:
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8002bcc:	3801      	subs	r0, #1
 8002bce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8002bd2:	bf3f      	itttt	cc
 8002bd4:	4b06      	ldrcc	r3, [pc, #24]	; (8002bf0 <HAL_SYSTICK_Config+0x24>)
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002bd6:	4a07      	ldrcc	r2, [pc, #28]	; (8002bf4 <HAL_SYSTICK_Config+0x28>)
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8002bd8:	6058      	strcc	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002bda:	21f0      	movcc	r1, #240	; 0xf0
 8002bdc:	bf3f      	itttt	cc
 8002bde:	f882 1023 	strbcc.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002be2:	2000      	movcc	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002be4:	2207      	movcc	r2, #7
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002be6:	6098      	strcc	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002be8:	bf34      	ite	cc
 8002bea:	601a      	strcc	r2, [r3, #0]
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8002bec:	2001      	movcs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002bee:	4770      	bx	lr
 8002bf0:	e000e010 	.word	0xe000e010
 8002bf4:	e000ed00 	.word	0xe000ed00

08002bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bfc:	680f      	ldr	r7, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002bfe:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002c00:	2201      	movs	r2, #1
 8002c02:	409a      	lsls	r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c04:	ea02 0507 	and.w	r5, r2, r7
 
    if (iocurrent == ioposition)
 8002c08:	4295      	cmp	r5, r2
 8002c0a:	f040 80ac 	bne.w	8002d66 <HAL_GPIO_Init+0x16e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/ 
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002c0e:	684c      	ldr	r4, [r1, #4]
 8002c10:	f024 0c10 	bic.w	ip, r4, #16
 8002c14:	f1bc 0f02 	cmp.w	ip, #2
 8002c18:	d114      	bne.n	8002c44 <HAL_GPIO_Init+0x4c>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8002c1a:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8002c1e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002c22:	f003 0607 	and.w	r6, r3, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8002c26:	f8de 2020 	ldr.w	r2, [lr, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002c2a:	00b6      	lsls	r6, r6, #2
 8002c2c:	f04f 080f 	mov.w	r8, #15
 8002c30:	fa08 f806 	lsl.w	r8, r8, r6
 8002c34:	ea22 0808 	bic.w	r8, r2, r8
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002c38:	690a      	ldr	r2, [r1, #16]
 8002c3a:	40b2      	lsls	r2, r6
 8002c3c:	ea48 0202 	orr.w	r2, r8, r2
        GPIOx->AFR[position >> 3] = temp;
 8002c40:	f8ce 2020 	str.w	r2, [lr, #32]
 8002c44:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002c48:	2203      	movs	r2, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c4a:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002c4c:	fa02 f20e 	lsl.w	r2, r2, lr
 8002c50:	43d2      	mvns	r2, r2
 8002c52:	ea02 0806 	and.w	r8, r2, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002c56:	f004 0603 	and.w	r6, r4, #3
 8002c5a:	fa06 f60e 	lsl.w	r6, r6, lr
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c5e:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002c62:	ea48 0606 	orr.w	r6, r8, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c66:	f1bc 0f01 	cmp.w	ip, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;
 8002c6a:	6006      	str	r6, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c6c:	d811      	bhi.n	8002c92 <HAL_GPIO_Init+0x9a>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c6e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002c70:	ea02 0c06 	and.w	ip, r2, r6
        temp |= (GPIO_Init->Speed << (position * 2));
 8002c74:	68ce      	ldr	r6, [r1, #12]
 8002c76:	fa06 f60e 	lsl.w	r6, r6, lr
 8002c7a:	ea4c 0606 	orr.w	r6, ip, r6
        GPIOx->OSPEEDR = temp;
 8002c7e:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c80:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c82:	ea26 0c05 	bic.w	ip, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002c86:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8002c8a:	409e      	lsls	r6, r3
 8002c8c:	ea4c 0606 	orr.w	r6, ip, r6
        GPIOx->OTYPER = temp;
 8002c90:	6046      	str	r6, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c92:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002c94:	ea02 0c06 	and.w	ip, r2, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002c98:	688a      	ldr	r2, [r1, #8]
 8002c9a:	fa02 f60e 	lsl.w	r6, r2, lr
 8002c9e:	ea4c 0206 	orr.w	r2, ip, r6
      GPIOx->PUPDR = temp;
 8002ca2:	60c2      	str	r2, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002ca4:	00e2      	lsls	r2, r4, #3
 8002ca6:	d55e      	bpl.n	8002d66 <HAL_GPIO_Init+0x16e>
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
 8002ca8:	4e32      	ldr	r6, [pc, #200]	; (8002d74 <HAL_GPIO_Init+0x17c>)
 8002caa:	69b2      	ldr	r2, [r6, #24]
 8002cac:	f042 0201 	orr.w	r2, r2, #1
 8002cb0:	61b2      	str	r2, [r6, #24]
 8002cb2:	f023 0603 	bic.w	r6, r3, #3
 8002cb6:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002cba:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
  
        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002cbe:	f003 0c03 	and.w	ip, r3, #3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
 8002cc2:	f8d6 e008 	ldr.w	lr, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002cc6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002cca:	220f      	movs	r2, #15
 8002ccc:	fa02 f20c 	lsl.w	r2, r2, ip
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
 8002cd0:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002cd4:	ea2e 0e02 	bic.w	lr, lr, r2
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
 8002cd8:	d015      	beq.n	8002d06 <HAL_GPIO_Init+0x10e>
 8002cda:	4a27      	ldr	r2, [pc, #156]	; (8002d78 <HAL_GPIO_Init+0x180>)
 8002cdc:	4290      	cmp	r0, r2
 8002cde:	d014      	beq.n	8002d0a <HAL_GPIO_Init+0x112>
 8002ce0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ce4:	4290      	cmp	r0, r2
 8002ce6:	d012      	beq.n	8002d0e <HAL_GPIO_Init+0x116>
 8002ce8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002cec:	4290      	cmp	r0, r2
 8002cee:	d010      	beq.n	8002d12 <HAL_GPIO_Init+0x11a>
 8002cf0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002cf4:	4290      	cmp	r0, r2
 8002cf6:	d00e      	beq.n	8002d16 <HAL_GPIO_Init+0x11e>
 8002cf8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002cfc:	4290      	cmp	r0, r2
 8002cfe:	bf0c      	ite	eq
 8002d00:	2205      	moveq	r2, #5
 8002d02:	2206      	movne	r2, #6
 8002d04:	e008      	b.n	8002d18 <HAL_GPIO_Init+0x120>
 8002d06:	2200      	movs	r2, #0
 8002d08:	e006      	b.n	8002d18 <HAL_GPIO_Init+0x120>
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	e004      	b.n	8002d18 <HAL_GPIO_Init+0x120>
 8002d0e:	2202      	movs	r2, #2
 8002d10:	e002      	b.n	8002d18 <HAL_GPIO_Init+0x120>
 8002d12:	2203      	movs	r2, #3
 8002d14:	e000      	b.n	8002d18 <HAL_GPIO_Init+0x120>
 8002d16:	2204      	movs	r2, #4
 8002d18:	fa02 f20c 	lsl.w	r2, r2, ip
 8002d1c:	ea42 020e 	orr.w	r2, r2, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8002d20:	60b2      	str	r2, [r6, #8]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d22:	4a16      	ldr	r2, [pc, #88]	; (8002d7c <HAL_GPIO_Init+0x184>)
 8002d24:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002d26:	ea6f 0e05 	mvn.w	lr, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d2a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        {
          temp |= iocurrent;
 8002d2e:	bf14      	ite	ne
 8002d30:	432e      	orrne	r6, r5
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8002d32:	ea0e 0606 	andeq.w	r6, lr, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8002d36:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8002d38:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d3a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        { 
          temp |= iocurrent;
 8002d3e:	bf14      	ite	ne
 8002d40:	432e      	orrne	r6, r5
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8002d42:	ea0e 0606 	andeq.w	r6, lr, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        { 
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8002d46:	6056      	str	r6, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d48:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d4a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        {
          temp |= iocurrent;
 8002d4e:	bf14      	ite	ne
 8002d50:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8002d52:	ea0e 0606 	andeq.w	r6, lr, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8002d56:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8002d58:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d5a:	02a4      	lsls	r4, r4, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8002d5c:	bf54      	ite	pl
 8002d5e:	ea0e 0506 	andpl.w	r5, lr, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8002d62:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8002d64:	60d5      	str	r5, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002d66:	3301      	adds	r3, #1
 8002d68:	2b10      	cmp	r3, #16
 8002d6a:	f47f af49 	bne.w	8002c00 <HAL_GPIO_Init+0x8>
        }
        EXTI->FTSR = temp;
      }
    }
  } 
}
 8002d6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d72:	bf00      	nop
 8002d74:	40021000 	.word	0x40021000
 8002d78:	48000400 	.word	0x48000400
 8002d7c:	40010400 	.word	0x40010400

08002d80 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d80:	6903      	ldr	r3, [r0, #16]
 8002d82:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
  }
 8002d84:	bf14      	ite	ne
 8002d86:	2001      	movne	r0, #1
 8002d88:	2000      	moveq	r0, #0
 8002d8a:	4770      	bx	lr

08002d8c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d8c:	b10a      	cbz	r2, 8002d92 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8002d8e:	8301      	strh	r1, [r0, #24]
 8002d90:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8002d92:	8341      	strh	r1, [r0, #26]
 8002d94:	4770      	bx	lr

08002d96 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8002d96:	6943      	ldr	r3, [r0, #20]
 8002d98:	4059      	eors	r1, r3
 8002d9a:	6141      	str	r1, [r0, #20]
 8002d9c:	4770      	bx	lr

08002d9e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8002d9e:	b538      	push	{r3, r4, r5, lr}
  uint32_t i = 0;

  uint32_t wInterrupt_Mask = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8002da0:	4604      	mov	r4, r0
 8002da2:	2800      	cmp	r0, #0
 8002da4:	d046      	beq.n	8002e34 <HAL_PCD_Init+0x96>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = PCD_BUSY;
 8002da6:	2302      	movs	r3, #2
 8002da8:	f880 3141 	strb.w	r3, [r0, #321]	; 0x141
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);
 8002dac:	f002 f982 	bl	80050b4 <HAL_PCD_MspInit>

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8002db0:	6865      	ldr	r5, [r4, #4]
 8002db2:	f104 0229 	add.w	r2, r4, #41	; 0x29
 8002db6:	2100      	movs	r1, #0
 8002db8:	42a9      	cmp	r1, r5
 8002dba:	f102 021c 	add.w	r2, r2, #28
 8002dbe:	f04f 0300 	mov.w	r3, #0
 8002dc2:	d00e      	beq.n	8002de2 <HAL_PCD_Init+0x44>
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 8002dc4:	2001      	movs	r0, #1
   hpcd->IN_ep[i].num = i;
 8002dc6:	f802 1c1d 	strb.w	r1, [r2, #-29]

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 8002dca:	f802 0c1c 	strb.w	r0, [r2, #-28]
   hpcd->IN_ep[i].num = i;
   /* Control until ep is actvated */
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 8002dce:	f802 3c1a 	strb.w	r3, [r2, #-26]
   hpcd->IN_ep[i].maxpacket =  0;
 8002dd2:	f842 3c11 	str.w	r3, [r2, #-17]
   hpcd->IN_ep[i].xfer_buff = 0;
 8002dd6:	f842 3c0d 	str.w	r3, [r2, #-13]
   hpcd->IN_ep[i].xfer_len = 0;
 8002dda:	f842 3c09 	str.w	r3, [r2, #-9]
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8002dde:	4401      	add	r1, r0
 8002de0:	e7ea      	b.n	8002db8 <HAL_PCD_Init+0x1a>
 8002de2:	f104 02b5 	add.w	r2, r4, #181	; 0xb5
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8002de6:	42ab      	cmp	r3, r5
 8002de8:	f102 021c 	add.w	r2, r2, #28
 8002dec:	f04f 0000 	mov.w	r0, #0
 8002df0:	d00d      	beq.n	8002e0e <HAL_PCD_Init+0x70>
 {
   hpcd->OUT_ep[i].is_in = 0;
   hpcd->OUT_ep[i].num = i;
 8002df2:	f802 3c1d 	strb.w	r3, [r2, #-29]
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 {
   hpcd->OUT_ep[i].is_in = 0;
 8002df6:	f802 0c1c 	strb.w	r0, [r2, #-28]
   hpcd->OUT_ep[i].num = i;
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 8002dfa:	f802 0c1a 	strb.w	r0, [r2, #-26]
   hpcd->OUT_ep[i].maxpacket = 0;
 8002dfe:	f842 0c11 	str.w	r0, [r2, #-17]
   hpcd->OUT_ep[i].xfer_buff = 0;
 8002e02:	f842 0c0d 	str.w	r0, [r2, #-13]
   hpcd->OUT_ep[i].xfer_len = 0;
 8002e06:	f842 0c09 	str.w	r0, [r2, #-9]
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	e7eb      	b.n	8002de6 <HAL_PCD_Init+0x48>
   hpcd->OUT_ep[i].xfer_len = 0;
 }
  
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8002e16:	f44f 423d 	mov.w	r2, #48384	; 0xbd00
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 
 /*CNTR_FRES = 0*/
 hpcd->Instance->CNTR = 0;
 8002e1a:	f8a3 0040 	strh.w	r0, [r3, #64]	; 0x40
 
 /*Clear pending interrupts*/
 hpcd->Instance->ISTR = 0;
 8002e1e:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
 
  /*Set Btable Adress*/
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 8002e22:	f8a3 0050 	strh.w	r0, [r3, #80]	; 0x50
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8002e26:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  hpcd->USB_Address = 0;
 8002e2a:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  hpcd->State= PCD_READY;
 8002e2e:	f884 0141 	strb.w	r0, [r4, #321]	; 0x141

 return HAL_OK;
 8002e32:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t wInterrupt_Mask = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
  {
    return HAL_ERROR;
 8002e34:	2001      	movs	r0, #1
  
  hpcd->USB_Address = 0;
  hpcd->State= PCD_READY;

 return HAL_OK;
}
 8002e36:	bd38      	pop	{r3, r4, r5, pc}

08002e38 <HAL_PCD_Start>:
  * @brief  Start The USB OTG Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 8002e38:	b508      	push	{r3, lr}
  /*  DP Pull-Down is external */
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	f000 ff19 	bl	8003c72 <HAL_PCDEx_SetConnectionState>
  
  return HAL_OK;
}
 8002e40:	2000      	movs	r0, #0
 8002e42:	bd08      	pop	{r3, pc}

08002e44 <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 8002e44:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d00f      	beq.n	8002e6c <HAL_PCD_SetAddress+0x28>
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

   if(address == 0) 
 8002e52:	b921      	cbnz	r1, 8002e5e <HAL_PCD_SetAddress+0x1a>
   {
     /* set device address and enable function */
     hpcd->Instance->DADDR = USB_DADDR_EF;
 8002e54:	6803      	ldr	r3, [r0, #0]
 8002e56:	2280      	movs	r2, #128	; 0x80
 8002e58:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 8002e5c:	e001      	b.n	8002e62 <HAL_PCD_SetAddress+0x1e>
   }
   else /* USB Address will be applied later */
   {
     hpcd->USB_Address = address;
 8002e5e:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
   }

  __HAL_UNLOCK(hpcd);   
 8002e62:	2300      	movs	r3, #0
 8002e64:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8002e68:	4618      	mov	r0, r3
 8002e6a:	4770      	bx	lr
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 8002e6c:	2002      	movs	r0, #2
     hpcd->USB_Address = address;
   }

  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 8002e6e:	4770      	bx	lr

08002e70 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packert size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002e70:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 8002e72:	b2cc      	uxtb	r4, r1
 8002e74:	f014 0f80 	tst.w	r4, #128	; 0x80
 8002e78:	f001 067f 	and.w	r6, r1, #127	; 0x7f
 8002e7c:	f04f 051c 	mov.w	r5, #28
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e80:	bf15      	itete	ne
 8002e82:	fb05 0106 	mlane	r1, r5, r6, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002e86:	fb05 0101 	mlaeq	r1, r5, r1, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e8a:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002e8c:	31b4      	addeq	r1, #180	; 0xb4
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8002e8e:	09e4      	lsrs	r4, r4, #7
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 8002e90:	700e      	strb	r6, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8002e92:	704c      	strb	r4, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 8002e94:	70cb      	strb	r3, [r1, #3]
  
  __HAL_LOCK(hpcd); 
 8002e96:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 8002e9a:	60ca      	str	r2, [r1, #12]
  ep->type = ep_type;
  
  __HAL_LOCK(hpcd); 
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	f000 8181 	beq.w	80031a4 <HAL_PCD_EP_Open+0x334>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

/* initialize Endpoint */
  switch (ep->type)
 8002ea8:	78cc      	ldrb	r4, [r1, #3]
 8002eaa:	780a      	ldrb	r2, [r1, #0]
 8002eac:	6803      	ldr	r3, [r0, #0]
 8002eae:	2c03      	cmp	r4, #3
 8002eb0:	d82f      	bhi.n	8002f12 <HAL_PCD_EP_Open+0xa2>
 8002eb2:	e8df f004 	tbb	[pc, r4]
 8002eb6:	2202      	.short	0x2202
 8002eb8:	170d      	.short	0x170d
  {
  case PCD_EP_TYPE_CTRL:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_CONTROL);
 8002eba:	b212      	sxth	r2, r2
 8002ebc:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002ec0:	b2a4      	uxth	r4, r4
 8002ec2:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 8002ec6:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8002eca:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8002ece:	e01e      	b.n	8002f0e <HAL_PCD_EP_Open+0x9e>
    break;
  case PCD_EP_TYPE_BULK:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
 8002ed0:	b212      	sxth	r2, r2
 8002ed2:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002ed6:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 8002eda:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8002ede:	0424      	lsls	r4, r4, #16
 8002ee0:	0c24      	lsrs	r4, r4, #16
 8002ee2:	e014      	b.n	8002f0e <HAL_PCD_EP_Open+0x9e>
    break;
  case PCD_EP_TYPE_INTR:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 8002ee4:	b212      	sxth	r2, r2
 8002ee6:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002eea:	b2a4      	uxth	r4, r4
 8002eec:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 8002ef0:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8002ef4:	f444 64c0 	orr.w	r4, r4, #1536	; 0x600
 8002ef8:	e009      	b.n	8002f0e <HAL_PCD_EP_Open+0x9e>
    break;
  case PCD_EP_TYPE_ISOC:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8002efa:	b212      	sxth	r2, r2
 8002efc:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002f00:	b2a4      	uxth	r4, r4
 8002f02:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 8002f06:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8002f0a:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8002f0e:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    break;
  } 
  
  PCD_SET_EP_ADDRESS(hpcd->Instance, ep->num, ep->num);
 8002f12:	780a      	ldrb	r2, [r1, #0]
 8002f14:	b216      	sxth	r6, r2
 8002f16:	f442 4500 	orr.w	r5, r2, #32768	; 0x8000
 8002f1a:	f833 4026 	ldrh.w	r4, [r3, r6, lsl #2]
 8002f1e:	f024 02f0 	bic.w	r2, r4, #240	; 0xf0
 8002f22:	0512      	lsls	r2, r2, #20
 8002f24:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8002f28:	0d12      	lsrs	r2, r2, #20
 8002f2a:	432a      	orrs	r2, r5
 8002f2c:	f823 2026 	strh.w	r2, [r3, r6, lsl #2]
  
  if (ep->doublebuffer == 0) 
 8002f30:	7a8c      	ldrb	r4, [r1, #10]
 8002f32:	780a      	ldrb	r2, [r1, #0]
 8002f34:	2c00      	cmp	r4, #0
 8002f36:	d175      	bne.n	8003024 <HAL_PCD_EP_Open+0x1b4>
  {
    if (ep->is_in)
 8002f38:	784d      	ldrb	r5, [r1, #1]
 8002f3a:	888c      	ldrh	r4, [r1, #4]
 8002f3c:	2608      	movs	r6, #8
 8002f3e:	b33d      	cbz	r5, 8002f90 <HAL_PCD_EP_Open+0x120>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8002f40:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 8002f44:	b2ad      	uxth	r5, r5
 8002f46:	fb16 5202 	smlabb	r2, r6, r2, r5
 8002f4a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8002f4e:	0864      	lsrs	r4, r4, #1
 8002f50:	0064      	lsls	r4, r4, #1
 8002f52:	f8c2 4400 	str.w	r4, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002f56:	780c      	ldrb	r4, [r1, #0]
 8002f58:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002f5c:	0652      	lsls	r2, r2, #25
 8002f5e:	d50b      	bpl.n	8002f78 <HAL_PCD_EP_Open+0x108>
 8002f60:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002f64:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002f68:	0512      	lsls	r2, r2, #20
 8002f6a:	0d12      	lsrs	r2, r2, #20
 8002f6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f70:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002f74:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK); 
 8002f78:	7809      	ldrb	r1, [r1, #0]
 8002f7a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002f7e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8002f82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f86:	0412      	lsls	r2, r2, #16
 8002f88:	0c12      	lsrs	r2, r2, #16
 8002f8a:	f082 0220 	eor.w	r2, r2, #32
 8002f8e:	e0fe      	b.n	800318e <HAL_PCD_EP_Open+0x31e>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8002f90:	f8b3 7050 	ldrh.w	r7, [r3, #80]	; 0x50
 8002f94:	b2bf      	uxth	r7, r7
 8002f96:	fb16 7202 	smlabb	r2, r6, r2, r7
 8002f9a:	3204      	adds	r2, #4
 8002f9c:	f503 6580 	add.w	r5, r3, #1024	; 0x400
 8002fa0:	0864      	lsrs	r4, r4, #1
 8002fa2:	0064      	lsls	r4, r4, #1
 8002fa4:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket);
 8002fa8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8002fac:	780c      	ldrb	r4, [r1, #0]
 8002fae:	b292      	uxth	r2, r2
 8002fb0:	fb16 2204 	smlabb	r2, r6, r4, r2
 8002fb4:	68ce      	ldr	r6, [r1, #12]
 8002fb6:	2e3e      	cmp	r6, #62	; 0x3e
 8002fb8:	f102 0206 	add.w	r2, r2, #6
 8002fbc:	d90b      	bls.n	8002fd6 <HAL_PCD_EP_Open+0x166>
 8002fbe:	f3c6 144f 	ubfx	r4, r6, #5, #16
 8002fc2:	06f7      	lsls	r7, r6, #27
 8002fc4:	bf04      	itt	eq
 8002fc6:	f104 34ff 	addeq.w	r4, r4, #4294967295	; 0xffffffff
 8002fca:	b2a4      	uxtheq	r4, r4
 8002fcc:	ea6f 64c4 	mvn.w	r4, r4, lsl #27
 8002fd0:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8002fd4:	e006      	b.n	8002fe4 <HAL_PCD_EP_Open+0x174>
 8002fd6:	f3c6 044f 	ubfx	r4, r6, #1, #16
 8002fda:	07f6      	lsls	r6, r6, #31
 8002fdc:	bf44      	itt	mi
 8002fde:	3401      	addmi	r4, #1
 8002fe0:	b2a4      	uxthmi	r4, r4
 8002fe2:	02a4      	lsls	r4, r4, #10
 8002fe4:	b2a4      	uxth	r4, r4
 8002fe6:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002fea:	780c      	ldrb	r4, [r1, #0]
 8002fec:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002ff0:	0452      	lsls	r2, r2, #17
 8002ff2:	d50b      	bpl.n	800300c <HAL_PCD_EP_Open+0x19c>
 8002ff4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002ff8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002ffc:	0512      	lsls	r2, r2, #20
 8002ffe:	0d12      	lsrs	r2, r2, #20
 8003000:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003004:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003008:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 800300c:	7809      	ldrb	r1, [r1, #0]
 800300e:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003012:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003016:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800301a:	0412      	lsls	r2, r2, #16
 800301c:	0c12      	lsrs	r2, r2, #16
 800301e:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003022:	e0b4      	b.n	800318e <HAL_PCD_EP_Open+0x31e>
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 8003024:	b212      	sxth	r2, r2
 8003026:	f503 6580 	add.w	r5, r3, #1024	; 0x400
 800302a:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800302e:	f424 74f8 	bic.w	r4, r4, #496	; 0x1f0
 8003032:	0524      	lsls	r4, r4, #20
 8003034:	0d24      	lsrs	r4, r4, #20
 8003036:	f444 4401 	orr.w	r4, r4, #33024	; 0x8100
 800303a:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800303e:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8003042:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8003046:	780c      	ldrb	r4, [r1, #0]
 8003048:	2208      	movs	r2, #8
 800304a:	b2b6      	uxth	r6, r6
 800304c:	fb12 6604 	smlabb	r6, r2, r4, r6
 8003050:	88cc      	ldrh	r4, [r1, #6]
 8003052:	0864      	lsrs	r4, r4, #1
 8003054:	0064      	lsls	r4, r4, #1
 8003056:	f845 4016 	str.w	r4, [r5, r6, lsl #1]
 800305a:	f8b3 4050 	ldrh.w	r4, [r3, #80]	; 0x50
 800305e:	780e      	ldrb	r6, [r1, #0]
 8003060:	b2a4      	uxth	r4, r4
 8003062:	fb12 4206 	smlabb	r2, r2, r6, r4
 8003066:	890c      	ldrh	r4, [r1, #8]
 8003068:	3204      	adds	r2, #4
 800306a:	0864      	lsrs	r4, r4, #1
 800306c:	0064      	lsls	r4, r4, #1
 800306e:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
 8003072:	780c      	ldrb	r4, [r1, #0]
    
    if (ep->is_in==0)
 8003074:	784a      	ldrb	r2, [r1, #1]
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8003076:	b224      	sxth	r4, r4
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
    
    if (ep->is_in==0)
 8003078:	2a00      	cmp	r2, #0
 800307a:	d146      	bne.n	800310a <HAL_PCD_EP_Open+0x29a>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 800307c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003080:	0457      	lsls	r7, r2, #17
 8003082:	d50b      	bpl.n	800309c <HAL_PCD_EP_Open+0x22c>
 8003084:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003088:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800308c:	0512      	lsls	r2, r2, #20
 800308e:	0d12      	lsrs	r2, r2, #20
 8003090:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003094:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003098:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 800309c:	780c      	ldrb	r4, [r1, #0]
 800309e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80030a2:	0656      	lsls	r6, r2, #25
 80030a4:	d50b      	bpl.n	80030be <HAL_PCD_EP_Open+0x24e>
 80030a6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80030aa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80030ae:	0512      	lsls	r2, r2, #20
 80030b0:	0d12      	lsrs	r2, r2, #20
 80030b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030b6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80030ba:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 80030be:	780c      	ldrb	r4, [r1, #0]
 80030c0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80030c4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80030c8:	0512      	lsls	r2, r2, #20
 80030ca:	0d12      	lsrs	r2, r2, #20
 80030cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030d0:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80030d4:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 80030d8:	780c      	ldrb	r4, [r1, #0]
 80030da:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80030de:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80030e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80030e6:	0412      	lsls	r2, r2, #16
 80030e8:	0c12      	lsrs	r2, r2, #16
 80030ea:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 80030ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80030f6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 80030fa:	7809      	ldrb	r1, [r1, #0]
 80030fc:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003100:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003104:	0512      	lsls	r2, r2, #20
 8003106:	0d12      	lsrs	r2, r2, #20
 8003108:	e041      	b.n	800318e <HAL_PCD_EP_Open+0x31e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 800310a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800310e:	0455      	lsls	r5, r2, #17
 8003110:	d50b      	bpl.n	800312a <HAL_PCD_EP_Open+0x2ba>
 8003112:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003116:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800311a:	0512      	lsls	r2, r2, #20
 800311c:	0d12      	lsrs	r2, r2, #20
 800311e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003122:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003126:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 800312a:	780c      	ldrb	r4, [r1, #0]
 800312c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003130:	0652      	lsls	r2, r2, #25
 8003132:	d50b      	bpl.n	800314c <HAL_PCD_EP_Open+0x2dc>
 8003134:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003138:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800313c:	0512      	lsls	r2, r2, #20
 800313e:	0d12      	lsrs	r2, r2, #20
 8003140:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003144:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003148:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 800314c:	780c      	ldrb	r4, [r1, #0]
 800314e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003152:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003156:	0512      	lsls	r2, r2, #20
 8003158:	0d12      	lsrs	r2, r2, #20
 800315a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800315e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003162:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8003166:	780c      	ldrb	r4, [r1, #0]
 8003168:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800316c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003170:	0512      	lsls	r2, r2, #20
 8003172:	0d12      	lsrs	r2, r2, #20
 8003174:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003178:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800317c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 8003180:	7809      	ldrb	r1, [r1, #0]
 8003182:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003186:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800318a:	0492      	lsls	r2, r2, #18
 800318c:	0c92      	lsrs	r2, r2, #18
 800318e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003192:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003196:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 800319a:	2300      	movs	r3, #0
 800319c:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return ret;
 80031a0:	4618      	mov	r0, r3
 80031a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
  
  __HAL_LOCK(hpcd); 
 80031a4:	2002      	movs	r0, #2
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
  return ret;
}
 80031a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031a8 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 80031a8:	b2cb      	uxtb	r3, r1
 80031aa:	f013 0f80 	tst.w	r3, #128	; 0x80
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 80031ae:	b530      	push	{r4, r5, lr}
 80031b0:	f04f 021c 	mov.w	r2, #28
 80031b4:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80031b8:	bf15      	itete	ne
 80031ba:	fb02 0104 	mlane	r1, r2, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80031be:	fb02 0101 	mlaeq	r1, r2, r1, r0
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80031c2:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80031c4:	31b4      	addeq	r1, #180	; 0xb4
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80031c6:	09db      	lsrs	r3, r3, #7
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 80031c8:	700c      	strb	r4, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80031ca:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 80031cc:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	f000 80bf 	beq.w	8003354 <HAL_PCD_EP_Close+0x1ac>
 80031d6:	2301      	movs	r3, #1
 80031d8:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 80031dc:	780a      	ldrb	r2, [r1, #0]

  if (ep->doublebuffer == 0) 
 80031de:	7a8d      	ldrb	r5, [r1, #10]
 80031e0:	784c      	ldrb	r4, [r1, #1]
 80031e2:	6803      	ldr	r3, [r0, #0]
  {
    if (ep->is_in)
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80031e4:	b212      	sxth	r2, r2
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd); 

  if (ep->doublebuffer == 0) 
 80031e6:	bb1d      	cbnz	r5, 8003230 <HAL_PCD_EP_Close+0x88>
  {
    if (ep->is_in)
 80031e8:	b184      	cbz	r4, 800320c <HAL_PCD_EP_Close+0x64>
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80031ea:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80031ee:	0664      	lsls	r4, r4, #25
 80031f0:	d55b      	bpl.n	80032aa <HAL_PCD_EP_Close+0x102>
 80031f2:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80031f6:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 80031fa:	0524      	lsls	r4, r4, #20
 80031fc:	0d24      	lsrs	r4, r4, #20
 80031fe:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8003202:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
 8003206:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
 800320a:	e04e      	b.n	80032aa <HAL_PCD_EP_Close+0x102>
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS); 
    }
    else
    {
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 800320c:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8003210:	0465      	lsls	r5, r4, #17
 8003212:	f140 808d 	bpl.w	8003330 <HAL_PCD_EP_Close+0x188>
 8003216:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800321a:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 800321e:	0524      	lsls	r4, r4, #20
 8003220:	0d24      	lsrs	r4, r4, #20
 8003222:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8003226:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800322a:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
 800322e:	e07f      	b.n	8003330 <HAL_PCD_EP_Close+0x188>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 8003230:	2c00      	cmp	r4, #0
 8003232:	d142      	bne.n	80032ba <HAL_PCD_EP_Close+0x112>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8003234:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8003238:	0464      	lsls	r4, r4, #17
 800323a:	d50b      	bpl.n	8003254 <HAL_PCD_EP_Close+0xac>
 800323c:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8003240:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 8003244:	0524      	lsls	r4, r4, #20
 8003246:	0d24      	lsrs	r4, r4, #20
 8003248:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 800324c:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8003250:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8003254:	780c      	ldrb	r4, [r1, #0]
 8003256:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800325a:	0655      	lsls	r5, r2, #25
 800325c:	d50b      	bpl.n	8003276 <HAL_PCD_EP_Close+0xce>
 800325e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003262:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003266:	0512      	lsls	r2, r2, #20
 8003268:	0d12      	lsrs	r2, r2, #20
 800326a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800326e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003272:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 8003276:	780c      	ldrb	r4, [r1, #0]
 8003278:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800327c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003280:	0512      	lsls	r2, r2, #20
 8003282:	0d12      	lsrs	r2, r2, #20
 8003284:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003288:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800328c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 8003290:	780c      	ldrb	r4, [r1, #0]
 8003292:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003296:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800329a:	0492      	lsls	r2, r2, #18
 800329c:	0c92      	lsrs	r2, r2, #18
 800329e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80032a6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 80032aa:	7809      	ldrb	r1, [r1, #0]
 80032ac:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80032b0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80032b4:	0512      	lsls	r2, r2, #20
 80032b6:	0d12      	lsrs	r2, r2, #20
 80032b8:	e041      	b.n	800333e <HAL_PCD_EP_Close+0x196>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80032ba:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80032be:	0464      	lsls	r4, r4, #17
 80032c0:	d50b      	bpl.n	80032da <HAL_PCD_EP_Close+0x132>
 80032c2:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80032c6:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 80032ca:	0524      	lsls	r4, r4, #20
 80032cc:	0d24      	lsrs	r4, r4, #20
 80032ce:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 80032d2:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80032d6:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80032da:	780c      	ldrb	r4, [r1, #0]
 80032dc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80032e0:	0652      	lsls	r2, r2, #25
 80032e2:	d50b      	bpl.n	80032fc <HAL_PCD_EP_Close+0x154>
 80032e4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80032e8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80032ec:	0512      	lsls	r2, r2, #20
 80032ee:	0d12      	lsrs	r2, r2, #20
 80032f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032f4:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80032f8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 80032fc:	780c      	ldrb	r4, [r1, #0]
 80032fe:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003302:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003306:	0512      	lsls	r2, r2, #20
 8003308:	0d12      	lsrs	r2, r2, #20
 800330a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800330e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003312:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8003316:	780c      	ldrb	r4, [r1, #0]
 8003318:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800331c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003320:	0512      	lsls	r2, r2, #20
 8003322:	0d12      	lsrs	r2, r2, #20
 8003324:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003328:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800332c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 8003330:	7809      	ldrb	r1, [r1, #0]
 8003332:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003336:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800333a:	0492      	lsls	r2, r2, #18
 800333c:	0c92      	lsrs	r2, r2, #18
 800333e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003342:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003346:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 800334a:	2300      	movs	r3, #0
 800334c:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return HAL_OK;
 8003350:	4618      	mov	r0, r3
 8003352:	bd30      	pop	{r4, r5, pc}
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd); 
 8003354:	2002      	movs	r0, #2
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 8003356:	bd30      	pop	{r4, r5, pc}

08003358 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003358:	b570      	push	{r4, r5, r6, lr}
  
 PCD_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800335a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800335e:	241c      	movs	r4, #28
 8003360:	fb04 0401 	mla	r4, r4, r1, r0
 8003364:	f104 05c0 	add.w	r5, r4, #192	; 0xc0
 8003368:	606a      	str	r2, [r5, #4]
  ep->xfer_len = len;
  ep->xfer_count = 0;
 800336a:	2200      	movs	r2, #0
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
 800336c:	60ab      	str	r3, [r5, #8]
  ep->xfer_count = 0;
 800336e:	f8c4 20cc 	str.w	r2, [r4, #204]	; 0xcc
  ep->is_in = 0;
 8003372:	f884 20b5 	strb.w	r2, [r4, #181]	; 0xb5
  ep->num = ep_addr & 0x7F;
 8003376:	f884 10b4 	strb.w	r1, [r4, #180]	; 0xb4
   
  __HAL_LOCK(hpcd); 
 800337a:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 800337e:	2b01      	cmp	r3, #1
 8003380:	d062      	beq.n	8003448 <HAL_PCD_EP_Receive+0xf0>
 8003382:	2301      	movs	r3, #1
 8003384:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8003388:	68ab      	ldr	r3, [r5, #8]
 800338a:	f8d4 40c0 	ldr.w	r4, [r4, #192]	; 0xc0
 800338e:	42a3      	cmp	r3, r4
    ep->xfer_len-=len; 
  }
  else
  {
    len=ep->xfer_len;
    ep->xfer_len =0;
 8003390:	bf98      	it	ls
 8003392:	60aa      	strls	r2, [r5, #8]
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 8003394:	f04f 021c 	mov.w	r2, #28
 8003398:	fb02 0201 	mla	r2, r2, r1, r0
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 800339c:	bf84      	itt	hi
 800339e:	1b1b      	subhi	r3, r3, r4
 80033a0:	60ab      	strhi	r3, [r5, #8]
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 80033a2:	f892 50be 	ldrb.w	r5, [r2, #190]	; 0xbe
 80033a6:	bf88      	it	hi
 80033a8:	4623      	movhi	r3, r4
 80033aa:	32b0      	adds	r2, #176	; 0xb0
 80033ac:	6804      	ldr	r4, [r0, #0]
 80033ae:	b10d      	cbz	r5, 80033b4 <HAL_PCD_EP_Receive+0x5c>
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len);
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80033b0:	7955      	ldrb	r5, [r2, #5]
 80033b2:	bb15      	cbnz	r5, 80033fa <HAL_PCD_EP_Receive+0xa2>
 80033b4:	f8b4 5050 	ldrh.w	r5, [r4, #80]	; 0x50
 80033b8:	7912      	ldrb	r2, [r2, #4]
 80033ba:	b2ad      	uxth	r5, r5
 80033bc:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
 80033c0:	2b3e      	cmp	r3, #62	; 0x3e
 80033c2:	f504 6680 	add.w	r6, r4, #1024	; 0x400
 80033c6:	f105 0506 	add.w	r5, r5, #6
 80033ca:	d90b      	bls.n	80033e4 <HAL_PCD_EP_Receive+0x8c>
 80033cc:	f3c3 124f 	ubfx	r2, r3, #5, #16
 80033d0:	06db      	lsls	r3, r3, #27
 80033d2:	bf04      	itt	eq
 80033d4:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 80033d8:	b292      	uxtheq	r2, r2
 80033da:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 80033de:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80033e2:	e006      	b.n	80033f2 <HAL_PCD_EP_Receive+0x9a>
 80033e4:	f3c3 024f 	ubfx	r2, r3, #1, #16
 80033e8:	07db      	lsls	r3, r3, #31
 80033ea:	bf44      	itt	mi
 80033ec:	3201      	addmi	r2, #1
 80033ee:	b292      	uxthmi	r2, r2
 80033f0:	0292      	lsls	r2, r2, #10
 80033f2:	b292      	uxth	r2, r2
 80033f4:	f846 2015 	str.w	r2, [r6, r5, lsl #1]
 80033f8:	e00c      	b.n	8003414 <HAL_PCD_EP_Receive+0xbc>
 80033fa:	2d01      	cmp	r5, #1
 80033fc:	bf01      	itttt	eq
 80033fe:	f8b4 5050 	ldrheq.w	r5, [r4, #80]	; 0x50
 8003402:	7912      	ldrbeq	r2, [r2, #4]
 8003404:	b2ad      	uxtheq	r5, r5
 8003406:	eb05 02c2 	addeq.w	r2, r5, r2, lsl #3
 800340a:	bf04      	itt	eq
 800340c:	eb04 0242 	addeq.w	r2, r4, r2, lsl #1
 8003410:	f8c2 340c 	streq.w	r3, [r2, #1036]	; 0x40c
  } 
  
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8003414:	231c      	movs	r3, #28
 8003416:	fb03 0101 	mla	r1, r3, r1, r0
 800341a:	f891 20b4 	ldrb.w	r2, [r1, #180]	; 0xb4
 800341e:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003422:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800342a:	041b      	lsls	r3, r3, #16
 800342c:	0c1b      	lsrs	r3, r3, #16
 800342e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003432:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003436:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800343a:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
  
  __HAL_UNLOCK(hpcd); 
 800343e:	2300      	movs	r3, #0
 8003440:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  
  return HAL_OK;
 8003444:	4618      	mov	r0, r3
 8003446:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
   
  __HAL_LOCK(hpcd); 
 8003448:	2002      	movs	r0, #2
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
  
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 800344a:	bd70      	pop	{r4, r5, r6, pc}

0800344c <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 800344c:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8003450:	231c      	movs	r3, #28
 8003452:	fb03 0001 	mla	r0, r3, r1, r0
}
 8003456:	f8b0 00cc 	ldrh.w	r0, [r0, #204]	; 0xcc
 800345a:	4770      	bx	lr

0800345c <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800345c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  PCD_EPTypeDef *ep;
  uint16_t pmabuffer = 0;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800345e:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8003462:	211c      	movs	r1, #28
 8003464:	fb01 0106 	mla	r1, r1, r6, r0
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003468:	4604      	mov	r4, r0
  uint16_t pmabuffer = 0;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800346a:	f101 0038 	add.w	r0, r1, #56	; 0x38
 800346e:	638a      	str	r2, [r1, #56]	; 0x38
  ep->xfer_len = len;
 8003470:	6043      	str	r3, [r0, #4]
  ep->xfer_count = 0;
 8003472:	2200      	movs	r2, #0
  ep->is_in = 1;
 8003474:	2301      	movs	r3, #1
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
  ep->xfer_count = 0;
 8003476:	640a      	str	r2, [r1, #64]	; 0x40
  ep->is_in = 1;
 8003478:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  ep->num = ep_addr & 0x7F;
 800347c:	f881 6028 	strb.w	r6, [r1, #40]	; 0x28
  
  __HAL_LOCK(hpcd); 
 8003480:	f894 5140 	ldrb.w	r5, [r4, #320]	; 0x140
 8003484:	429d      	cmp	r5, r3
 8003486:	f000 80a8 	beq.w	80035da <HAL_PCD_EP_Transmit+0x17e>
 800348a:	f884 3140 	strb.w	r3, [r4, #320]	; 0x140
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 800348e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8003490:	6845      	ldr	r5, [r0, #4]
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 8003492:	271c      	movs	r7, #28
 8003494:	fb07 4706 	mla	r7, r7, r6, r4
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd); 
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8003498:	429d      	cmp	r5, r3
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 800349a:	bf88      	it	hi
 800349c:	1aed      	subhi	r5, r5, r3
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 800349e:	f897 1032 	ldrb.w	r1, [r7, #50]	; 0x32
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 80034a2:	bf86      	itte	hi
 80034a4:	6045      	strhi	r5, [r0, #4]
 80034a6:	461d      	movhi	r5, r3
  }
  else
  {  
    len=ep->xfer_len;
    ep->xfer_len =0;
 80034a8:	6042      	strls	r2, [r0, #4]
 80034aa:	b2ab      	uxth	r3, r5
 80034ac:	f107 0228 	add.w	r2, r7, #40	; 0x28
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 80034b0:	b989      	cbnz	r1, 80034d6 <HAL_PCD_EP_Transmit+0x7a>
  {
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, len);
 80034b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034b4:	8892      	ldrh	r2, [r2, #4]
 80034b6:	6820      	ldr	r0, [r4, #0]
 80034b8:	f000 fbb3 	bl	8003c22 <PCD_WritePMA>
    PCD_SET_EP_TX_CNT(hpcd->Instance, ep->num, len);
 80034bc:	6821      	ldr	r1, [r4, #0]
 80034be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80034c2:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 80034c6:	b292      	uxth	r2, r2
 80034c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80034cc:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80034d0:	f8c3 5404 	str.w	r5, [r3, #1028]	; 0x404
 80034d4:	e067      	b.n	80035a6 <HAL_PCD_EP_Transmit+0x14a>
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80034d6:	7852      	ldrb	r2, [r2, #1]
 80034d8:	6820      	ldr	r0, [r4, #0]
 80034da:	bb1a      	cbnz	r2, 8003524 <HAL_PCD_EP_Transmit+0xc8>
 80034dc:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 80034e0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80034e4:	b289      	uxth	r1, r1
 80034e6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80034ea:	2d3e      	cmp	r5, #62	; 0x3e
 80034ec:	f500 6780 	add.w	r7, r0, #1024	; 0x400
 80034f0:	f101 0106 	add.w	r1, r1, #6
 80034f4:	d90b      	bls.n	800350e <HAL_PCD_EP_Transmit+0xb2>
 80034f6:	f3c5 124f 	ubfx	r2, r5, #5, #16
 80034fa:	06ed      	lsls	r5, r5, #27
 80034fc:	bf04      	itt	eq
 80034fe:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 8003502:	b292      	uxtheq	r2, r2
 8003504:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8003508:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800350c:	e006      	b.n	800351c <HAL_PCD_EP_Transmit+0xc0>
 800350e:	f3c5 024f 	ubfx	r2, r5, #1, #16
 8003512:	07ed      	lsls	r5, r5, #31
 8003514:	bf44      	itt	mi
 8003516:	3201      	addmi	r2, #1
 8003518:	b292      	uxthmi	r2, r2
 800351a:	0292      	lsls	r2, r2, #10
 800351c:	b292      	uxth	r2, r2
 800351e:	f847 2011 	str.w	r2, [r7, r1, lsl #1]
 8003522:	e00d      	b.n	8003540 <HAL_PCD_EP_Transmit+0xe4>
 8003524:	2a01      	cmp	r2, #1
 8003526:	bf01      	itttt	eq
 8003528:	f8b0 2050 	ldrheq.w	r2, [r0, #80]	; 0x50
 800352c:	f897 1028 	ldrbeq.w	r1, [r7, #40]	; 0x28
 8003530:	b292      	uxtheq	r2, r2
 8003532:	eb02 02c1 	addeq.w	r2, r2, r1, lsl #3
 8003536:	bf04      	itt	eq
 8003538:	eb00 0242 	addeq.w	r2, r0, r2, lsl #1
 800353c:	f8c2 540c 	streq.w	r5, [r2, #1036]	; 0x40c
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
 8003540:	251c      	movs	r5, #28
 8003542:	fb05 4206 	mla	r2, r5, r6, r4
 8003546:	f102 0128 	add.w	r1, r2, #40	; 0x28
 800354a:	f892 7028 	ldrb.w	r7, [r2, #40]	; 0x28
 800354e:	f830 7027 	ldrh.w	r7, [r0, r7, lsl #2]
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 8003552:	fb05 4506 	mla	r5, r5, r6, r4
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
 8003556:	067f      	lsls	r7, r7, #25
    {
      pmabuffer = ep->pmaaddr1;
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
 8003558:	bf54      	ite	pl
 800355a:	88ca      	ldrhpl	r2, [r1, #6]
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
    {
      pmabuffer = ep->pmaaddr1;
 800355c:	8e12      	ldrhmi	r2, [r2, #48]	; 0x30
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 800355e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8003560:	f000 fb5f 	bl	8003c22 <PCD_WritePMA>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
 8003564:	f895 3029 	ldrb.w	r3, [r5, #41]	; 0x29
 8003568:	6822      	ldr	r2, [r4, #0]
 800356a:	b963      	cbnz	r3, 8003586 <HAL_PCD_EP_Transmit+0x12a>
 800356c:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 8003570:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003574:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003578:	051b      	lsls	r3, r3, #20
 800357a:	0d1b      	lsrs	r3, r3, #20
 800357c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003580:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003584:	e00d      	b.n	80035a2 <HAL_PCD_EP_Transmit+0x146>
 8003586:	2b01      	cmp	r3, #1
 8003588:	d10d      	bne.n	80035a6 <HAL_PCD_EP_Transmit+0x14a>
 800358a:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 800358e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003592:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003596:	051b      	lsls	r3, r3, #20
 8003598:	0d1b      	lsrs	r3, r3, #20
 800359a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800359e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035a2:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80035a6:	231c      	movs	r3, #28
 80035a8:	fb03 4606 	mla	r6, r3, r6, r4
 80035ac:	6822      	ldr	r2, [r4, #0]
 80035ae:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 80035b2:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80035b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035be:	041b      	lsls	r3, r3, #16
 80035c0:	0c1b      	lsrs	r3, r3, #16
 80035c2:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 80035c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  
  __HAL_UNLOCK(hpcd);
 80035ce:	2000      	movs	r0, #0
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80035d0:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  
  __HAL_UNLOCK(hpcd);
 80035d4:	f884 0140 	strb.w	r0, [r4, #320]	; 0x140
     
  return HAL_OK;
 80035d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd); 
 80035da:	2002      	movs	r0, #2
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
  
  __HAL_UNLOCK(hpcd);
     
  return HAL_OK;
}
 80035dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080035de <HAL_PCD_IRQHandler>:
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80035de:	6803      	ldr	r3, [r0, #0]
 80035e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80035e4:	b21b      	sxth	r3, r3
 80035e6:	2b00      	cmp	r3, #0
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80035e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035ea:	4604      	mov	r4, r0
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80035ec:	db11      	blt.n	8003612 <HAL_PCD_IRQHandler+0x34>
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 80035ee:	6823      	ldr	r3, [r4, #0]
 80035f0:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80035f4:	0552      	lsls	r2, r2, #21
 80035f6:	f140 81e7 	bpl.w	80039c8 <HAL_PCD_IRQHandler+0x3ea>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80035fa:	f64f 32ff 	movw	r2, #64511	; 0xfbff
    HAL_PCD_ResetCallback(hpcd);
 80035fe:	4620      	mov	r0, r4
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003600:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8003604:	f001 fdc0 	bl	8005188 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 8003608:	4620      	mov	r0, r4
 800360a:	2100      	movs	r1, #0
 800360c:	f7ff fc1a 	bl	8002e44 <HAL_PCD_SetAddress>
 8003610:	e1da      	b.n	80039c8 <HAL_PCD_IRQHandler+0x3ea>
{
  PCD_EPTypeDef *ep;
  uint16_t count=0;
  uint8_t EPindex;
  __IO uint16_t wIstr;  
  __IO uint16_t wEPVal = 0;
 8003612:	2300      	movs	r3, #0
 8003614:	f8ad 3006 	strh.w	r3, [sp, #6]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8003618:	6820      	ldr	r0, [r4, #0]
 800361a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 800361e:	b29b      	uxth	r3, r3
 8003620:	0419      	lsls	r1, r3, #16
 8003622:	f8ad 3004 	strh.w	r3, [sp, #4]
 8003626:	d5e2      	bpl.n	80035ee <HAL_PCD_IRQHandler+0x10>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003628:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    
    if (EPindex == 0)
 800362c:	f015 050f 	ands.w	r5, r5, #15
 8003630:	f040 80b7 	bne.w	80037a2 <HAL_PCD_IRQHandler+0x1c4>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 8003634:	f8bd 1004 	ldrh.w	r1, [sp, #4]
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003638:	8803      	ldrh	r3, [r0, #0]
    if (EPindex == 0)
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 800363a:	f001 0110 	and.w	r1, r1, #16
 800363e:	b289      	uxth	r1, r1
 8003640:	bb59      	cbnz	r1, 800369a <HAL_PCD_IRQHandler+0xbc>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003642:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800364a:	041b      	lsls	r3, r3, #16
 800364c:	0c1b      	lsrs	r3, r3, #16
 800364e:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003650:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8003654:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8003658:	b29b      	uxth	r3, r3
 800365a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800365e:	eb00 0043 	add.w	r0, r0, r3, lsl #1
        ep->xfer_buff += ep->xfer_count;
 8003662:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003664:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
 8003668:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800366c:	6423      	str	r3, [r4, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 800366e:	4413      	add	r3, r2
 8003670:	63a3      	str	r3, [r4, #56]	; 0x38
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 8003672:	4620      	mov	r0, r4
 8003674:	f001 fd7c 	bl	8005170 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 8003678:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800367c:	2b00      	cmp	r3, #0
 800367e:	d0cb      	beq.n	8003618 <HAL_PCD_IRQHandler+0x3a>
 8003680:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003682:	2a00      	cmp	r2, #0
 8003684:	d1c8      	bne.n	8003618 <HAL_PCD_IRQHandler+0x3a>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8003686:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800368a:	6821      	ldr	r1, [r4, #0]
 800368c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003690:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0;
 8003694:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 8003698:	e7be      	b.n	8003618 <HAL_PCD_IRQHandler+0x3a>
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800369a:	b29b      	uxth	r3, r3
 800369c:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 80036a0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80036a4:	051f      	lsls	r7, r3, #20
 80036a6:	d51f      	bpl.n	80036e8 <HAL_PCD_IRQHandler+0x10a>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80036a8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80036ac:	f894 20b4 	ldrb.w	r2, [r4, #180]	; 0xb4
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80036b6:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 80036ba:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	; 0xb8
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80036be:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80036c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036c6:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 80036ca:	f504 71a2 	add.w	r1, r4, #324	; 0x144
 80036ce:	f000 fabf 	bl	8003c50 <PCD_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 80036d2:	6822      	ldr	r2, [r4, #0]
 80036d4:	8813      	ldrh	r3, [r2, #0]
 80036d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036da:	051b      	lsls	r3, r3, #20
 80036dc:	0d1b      	lsrs	r3, r3, #20
 80036de:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 80036e0:	4620      	mov	r0, r4
 80036e2:	f001 fd35 	bl	8005150 <HAL_PCD_SetupStageCallback>
 80036e6:	e797      	b.n	8003618 <HAL_PCD_IRQHandler+0x3a>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 80036e8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80036ec:	b21b      	sxth	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	da92      	bge.n	8003618 <HAL_PCD_IRQHandler+0x3a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80036f2:	8803      	ldrh	r3, [r0, #0]
 80036f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036f8:	051b      	lsls	r3, r3, #20
 80036fa:	0d1b      	lsrs	r3, r3, #20
 80036fc:	8003      	strh	r3, [r0, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80036fe:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8003702:	f894 20b4 	ldrb.w	r2, [r4, #180]	; 0xb4
 8003706:	b29b      	uxth	r3, r3
 8003708:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800370c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8003710:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003714:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003718:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
          
          if (ep->xfer_count != 0)
 800371c:	b163      	cbz	r3, 8003738 <HAL_PCD_IRQHandler+0x15a>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 800371e:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	; 0xb8
 8003722:	f8d4 10c4 	ldr.w	r1, [r4, #196]	; 0xc4
 8003726:	f000 fa93 	bl	8003c50 <PCD_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 800372a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 800372e:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8003732:	4413      	add	r3, r2
 8003734:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 8003738:	4620      	mov	r0, r4
 800373a:	2100      	movs	r1, #0
 800373c:	f001 fd0f 	bl	800515e <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003740:	6822      	ldr	r2, [r4, #0]
 8003742:	f8d4 50c0 	ldr.w	r5, [r4, #192]	; 0xc0
 8003746:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 800374a:	2d3e      	cmp	r5, #62	; 0x3e
 800374c:	b289      	uxth	r1, r1
 800374e:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8003752:	f101 0106 	add.w	r1, r1, #6
 8003756:	d90b      	bls.n	8003770 <HAL_PCD_IRQHandler+0x192>
 8003758:	f3c5 134f 	ubfx	r3, r5, #5, #16
 800375c:	06ee      	lsls	r6, r5, #27
 800375e:	bf04      	itt	eq
 8003760:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 8003764:	b29b      	uxtheq	r3, r3
 8003766:	ea6f 63c3 	mvn.w	r3, r3, lsl #27
 800376a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800376e:	e006      	b.n	800377e <HAL_PCD_IRQHandler+0x1a0>
 8003770:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8003774:	07ed      	lsls	r5, r5, #31
 8003776:	bf44      	itt	mi
 8003778:	3301      	addmi	r3, #1
 800377a:	b29b      	uxthmi	r3, r3
 800377c:	029b      	lsls	r3, r3, #10
 800377e:	b29b      	uxth	r3, r3
 8003780:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003784:	8813      	ldrh	r3, [r2, #0]
 8003786:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800378a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800378e:	041b      	lsls	r3, r3, #16
 8003790:	0c1b      	lsrs	r3, r3, #16
 8003792:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003796:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800379a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800379e:	8013      	strh	r3, [r2, #0]
 80037a0:	e73a      	b.n	8003618 <HAL_PCD_IRQHandler+0x3a>
    {
      
      /* Decode and service non control endpoints interrupt  */
      
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
 80037a2:	b22f      	sxth	r7, r5
 80037a4:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 80037ae:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80037b2:	b21b      	sxth	r3, r3
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	f280 8084 	bge.w	80038c2 <HAL_PCD_IRQHandler+0x2e4>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 80037ba:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 80037be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037c2:	051b      	lsls	r3, r3, #20
        ep = &hpcd->OUT_ep[EPindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 80037c4:	221c      	movs	r2, #28
 80037c6:	fb02 4205 	mla	r2, r2, r5, r4
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 80037ca:	0d1b      	lsrs	r3, r3, #20
 80037cc:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        ep = &hpcd->OUT_ep[EPindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 80037d0:	f102 0cb8 	add.w	ip, r2, #184	; 0xb8
 80037d4:	f89c 3006 	ldrb.w	r3, [ip, #6]
 80037d8:	f102 0eb0 	add.w	lr, r2, #176	; 0xb0
 80037dc:	b9b3      	cbnz	r3, 800380c <HAL_PCD_IRQHandler+0x22e>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80037de:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80037e2:	f89e 1004 	ldrb.w	r1, [lr, #4]
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80037ec:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80037f0:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 80037f4:	f3c6 0609 	ubfx	r6, r6, #0, #10
          if (count != 0)
 80037f8:	2e00      	cmp	r6, #0
 80037fa:	d040      	beq.n	800387e <HAL_PCD_IRQHandler+0x2a0>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80037fc:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 8003800:	f8be 2008 	ldrh.w	r2, [lr, #8]
 8003804:	4633      	mov	r3, r6
 8003806:	f000 fa23 	bl	8003c50 <PCD_ReadPMA>
 800380a:	e038      	b.n	800387e <HAL_PCD_IRQHandler+0x2a0>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 800380c:	f89e 6004 	ldrb.w	r6, [lr, #4]
 8003810:	b233      	sxth	r3, r6
 8003812:	f830 3023 	ldrh.w	r3, [r0, r3, lsl #2]
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003816:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 800381a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800381e:	b289      	uxth	r1, r1
 8003820:	f04f 0308 	mov.w	r3, #8
 8003824:	fb13 1306 	smlabb	r3, r3, r6, r1
 8003828:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 800382c:	d009      	beq.n	8003842 <HAL_PCD_IRQHandler+0x264>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800382e:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
 8003832:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 8003836:	b186      	cbz	r6, 800385a <HAL_PCD_IRQHandler+0x27c>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003838:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 800383c:	f8be 200a 	ldrh.w	r2, [lr, #10]
 8003840:	e008      	b.n	8003854 <HAL_PCD_IRQHandler+0x276>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003842:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8003846:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 800384a:	b136      	cbz	r6, 800385a <HAL_PCD_IRQHandler+0x27c>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800384c:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 8003850:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8003854:	4633      	mov	r3, r6
 8003856:	f000 f9fb 	bl	8003c50 <PCD_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 800385a:	231c      	movs	r3, #28
 800385c:	fb03 4305 	mla	r3, r3, r5, r4
 8003860:	6822      	ldr	r2, [r4, #0]
 8003862:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
 8003866:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800386a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800386e:	051b      	lsls	r3, r3, #20
 8003870:	0d1b      	lsrs	r3, r3, #20
 8003872:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003876:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800387a:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 800387e:	211c      	movs	r1, #28
 8003880:	fb01 4105 	mla	r1, r1, r5, r4
 8003884:	f8d1 30cc 	ldr.w	r3, [r1, #204]	; 0xcc
        ep->xfer_buff+=count;
 8003888:	f8d1 20c4 	ldr.w	r2, [r1, #196]	; 0xc4
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 800388c:	4433      	add	r3, r6
 800388e:	f8c1 30cc 	str.w	r3, [r1, #204]	; 0xcc
        ep->xfer_buff+=count;
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8003892:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
        ep->xfer_buff+=count;
 8003896:	4432      	add	r2, r6
 8003898:	f8c1 20c4 	str.w	r2, [r1, #196]	; 0xc4
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 800389c:	b11b      	cbz	r3, 80038a6 <HAL_PCD_IRQHandler+0x2c8>
 800389e:	f8d1 00c0 	ldr.w	r0, [r1, #192]	; 0xc0
 80038a2:	4286      	cmp	r6, r0
 80038a4:	d208      	bcs.n	80038b8 <HAL_PCD_IRQHandler+0x2da>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80038a6:	231c      	movs	r3, #28
 80038a8:	fb03 4305 	mla	r3, r3, r5, r4
 80038ac:	4620      	mov	r0, r4
 80038ae:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
 80038b2:	f001 fc54 	bl	800515e <HAL_PCD_DataOutStageCallback>
 80038b6:	e004      	b.n	80038c2 <HAL_PCD_IRQHandler+0x2e4>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80038b8:	4620      	mov	r0, r4
 80038ba:	f891 10b4 	ldrb.w	r1, [r1, #180]	; 0xb4
 80038be:	f7ff fd4b 	bl	8003358 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 80038c2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80038c6:	0618      	lsls	r0, r3, #24
 80038c8:	f57f aea6 	bpl.w	8003618 <HAL_PCD_IRQHandler+0x3a>
      {
        ep = &hpcd->IN_ep[EPindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 80038cc:	6820      	ldr	r0, [r4, #0]
 80038ce:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 80038d2:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80038d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038da:	041b      	lsls	r3, r3, #16
 80038dc:	0c1b      	lsrs	r3, r3, #16
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 80038de:	221c      	movs	r2, #28
 80038e0:	fb02 4205 	mla	r2, r2, r5, r4
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 80038e4:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 80038e8:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 80038ec:	f102 0628 	add.w	r6, r2, #40	; 0x28
 80038f0:	b9a3      	cbnz	r3, 800391c <HAL_PCD_IRQHandler+0x33e>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80038f2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80038f6:	f892 1028 	ldrb.w	r1, [r2, #40]	; 0x28
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003900:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8003904:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003908:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800390c:	6413      	str	r3, [r2, #64]	; 0x40
          if (ep->xfer_count != 0)
 800390e:	2b00      	cmp	r3, #0
 8003910:	d03a      	beq.n	8003988 <HAL_PCD_IRQHandler+0x3aa>
          {
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8003912:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003914:	88b2      	ldrh	r2, [r6, #4]
 8003916:	f000 f984 	bl	8003c22 <PCD_WritePMA>
 800391a:	e035      	b.n	8003988 <HAL_PCD_IRQHandler+0x3aa>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 800391c:	f892 7028 	ldrb.w	r7, [r2, #40]	; 0x28
 8003920:	b23b      	sxth	r3, r7
 8003922:	f830 3023 	ldrh.w	r3, [r0, r3, lsl #2]
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003926:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 800392a:	f013 0f40 	tst.w	r3, #64	; 0x40
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800392e:	b289      	uxth	r1, r1
 8003930:	f04f 0308 	mov.w	r3, #8
 8003934:	fb13 1307 	smlabb	r3, r3, r7, r1
 8003938:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 800393c:	d008      	beq.n	8003950 <HAL_PCD_IRQHandler+0x372>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800393e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003942:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003946:	6413      	str	r3, [r2, #64]	; 0x40
            if (ep->xfer_count != 0)
 8003948:	b163      	cbz	r3, 8003964 <HAL_PCD_IRQHandler+0x386>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 800394a:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800394c:	88f2      	ldrh	r2, [r6, #6]
 800394e:	e007      	b.n	8003960 <HAL_PCD_IRQHandler+0x382>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003950:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003954:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003958:	6413      	str	r3, [r2, #64]	; 0x40
            if (ep->xfer_count != 0)
 800395a:	b11b      	cbz	r3, 8003964 <HAL_PCD_IRQHandler+0x386>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 800395c:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800395e:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8003960:	f000 f95f 	bl	8003c22 <PCD_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8003964:	231c      	movs	r3, #28
 8003966:	fb03 4305 	mla	r3, r3, r5, r4
 800396a:	6822      	ldr	r2, [r4, #0]
 800396c:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8003970:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003974:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003978:	051b      	lsls	r3, r3, #20
 800397a:	0d1b      	lsrs	r3, r3, #20
 800397c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003980:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003984:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003988:	6821      	ldr	r1, [r4, #0]
 800398a:	231c      	movs	r3, #28
 800398c:	fb03 4505 	mla	r5, r3, r5, r4
 8003990:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8003994:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8003998:	b292      	uxth	r2, r2
 800399a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800399e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80039a2:	4620      	mov	r0, r4
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80039a4:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 80039a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80039aa:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80039ae:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80039b2:	642a      	str	r2, [r5, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 80039b4:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 80039b6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
 80039b8:	63aa      	str	r2, [r5, #56]	; 0x38
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 80039ba:	b913      	cbnz	r3, 80039c2 <HAL_PCD_IRQHandler+0x3e4>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80039bc:	f001 fbd8 	bl	8005170 <HAL_PCD_DataInStageCallback>
 80039c0:	e62a      	b.n	8003618 <HAL_PCD_IRQHandler+0x3a>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80039c2:	f7ff fd4b 	bl	800345c <HAL_PCD_EP_Transmit>
 80039c6:	e627      	b.n	8003618 <HAL_PCD_IRQHandler+0x3a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
    HAL_PCD_ResetCallback(hpcd);
    HAL_PCD_SetAddress(hpcd, 0);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVRM))
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80039ce:	0452      	lsls	r2, r2, #17
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVRM);    
 80039d0:	bf44      	itt	mi
 80039d2:	f64b 72ff 	movwmi	r2, #49151	; 0xbfff
 80039d6:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 80039da:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80039de:	0497      	lsls	r7, r2, #18
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 80039e0:	bf44      	itt	mi
 80039e2:	f64d 72ff 	movwmi	r2, #57343	; 0xdfff
 80039e6:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 80039ea:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80039ee:	04d6      	lsls	r6, r2, #19
 80039f0:	d513      	bpl.n	8003a1a <HAL_PCD_IRQHandler+0x43c>
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 80039f2:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 80039f6:	f022 0204 	bic.w	r2, r2, #4
 80039fa:	0412      	lsls	r2, r2, #16
 80039fc:	0c12      	lsrs	r2, r2, #16
 80039fe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8003a02:	f44f 423d 	mov.w	r2, #48384	; 0xbd00
 8003a06:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	f001 fbca 	bl	80051a4 <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8003a10:	6823      	ldr	r3, [r4, #0]
 8003a12:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8003a16:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8003a1a:	6823      	ldr	r3, [r4, #0]
 8003a1c:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8003a20:	0515      	lsls	r5, r2, #20
 8003a22:	d518      	bpl.n	8003a56 <HAL_PCD_IRQHandler+0x478>
  {    
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8003a24:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 8003a28:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8003a2c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8003a30:	b292      	uxth	r2, r2
 8003a32:	f042 0208 	orr.w	r2, r2, #8
 8003a36:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8003a3a:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8003a3e:	b292      	uxth	r2, r2
 8003a40:	f042 0204 	orr.w	r2, r2, #4
 8003a44:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8003a48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003a4c:	04d8      	lsls	r0, r3, #19
 8003a4e:	d402      	bmi.n	8003a56 <HAL_PCD_IRQHandler+0x478>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8003a50:	4620      	mov	r0, r4
 8003a52:	f001 fba6 	bl	80051a2 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8003a56:	6823      	ldr	r3, [r4, #0]
 8003a58:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8003a5c:	0591      	lsls	r1, r2, #22
 8003a5e:	d506      	bpl.n	8003a6e <HAL_PCD_IRQHandler+0x490>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8003a60:	f64f 52ff 	movw	r2, #65023	; 0xfdff
 8003a64:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8003a68:	4620      	mov	r0, r4
 8003a6a:	f001 fb89 	bl	8005180 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8003a6e:	6823      	ldr	r3, [r4, #0]
 8003a70:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8003a74:	05d2      	lsls	r2, r2, #23
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8003a76:	bf44      	itt	mi
 8003a78:	f64f 62ff 	movwmi	r2, #65279	; 0xfeff
 8003a7c:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }
}
 8003a80:	b003      	add	sp, #12
 8003a82:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a84 <HAL_PCD_EP_SetStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8003a84:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8003a88:	2b01      	cmp	r3, #1
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a8a:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8003a8c:	d049      	beq.n	8003b22 <HAL_PCD_EP_SetStall+0x9e>
   
  if ((0x80 & ep_addr) == 0x80)
 8003a8e:	b2cc      	uxtb	r4, r1
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8003a90:	2301      	movs	r3, #1
 8003a92:	221c      	movs	r2, #28
 8003a94:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
   
  if ((0x80 & ep_addr) == 0x80)
 8003a98:	f014 0f80 	tst.w	r4, #128	; 0x80
 8003a9c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003aa0:	bf15      	itete	ne
 8003aa2:	fb02 0203 	mlane	r2, r2, r3, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003aa6:	fb02 0201 	mlaeq	r2, r2, r1, r0
   
  __HAL_LOCK(hpcd); 
   
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003aaa:	3228      	addne	r2, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003aac:	32b4      	addeq	r2, #180	; 0xb4
  }
  
  ep->is_stall = 1;
 8003aae:	2101      	movs	r1, #1
 8003ab0:	7091      	strb	r1, [r2, #2]
  ep->num   = ep_addr & 0x7F;
 8003ab2:	b2d9      	uxtb	r1, r3
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8003ab4:	09e3      	lsrs	r3, r4, #7
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
 8003ab6:	7011      	strb	r1, [r2, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8003ab8:	7053      	strb	r3, [r2, #1]
 8003aba:	6802      	ldr	r2, [r0, #0]
  
  if (ep->num == 0)
 8003abc:	b979      	cbnz	r1, 8003ade <HAL_PCD_EP_SetStall+0x5a>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8003abe:	8813      	ldrh	r3, [r2, #0]
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ac6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003aca:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003ace:	f083 0310 	eor.w	r3, r3, #16
 8003ad2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ad6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ada:	8013      	strh	r3, [r2, #0]
 8003adc:	e01c      	b.n	8003b18 <HAL_PCD_EP_SetStall+0x94>
 8003ade:	b209      	sxth	r1, r1
  }
  else
  {
    if (ep->is_in)
 8003ae0:	b153      	cbz	r3, 8003af8 <HAL_PCD_EP_SetStall+0x74>
    {
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL); 
 8003ae2:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003ae6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003aea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003aee:	041b      	lsls	r3, r3, #16
 8003af0:	0c1b      	lsrs	r3, r3, #16
 8003af2:	f083 0310 	eor.w	r3, r3, #16
 8003af6:	e009      	b.n	8003b0c <HAL_PCD_EP_SetStall+0x88>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL);
 8003af8:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003afc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b04:	041b      	lsls	r3, r3, #16
 8003b06:	0c1b      	lsrs	r3, r3, #16
 8003b08:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003b0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b14:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
    }
  }
  __HAL_UNLOCK(hpcd); 
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  
  return HAL_OK;
 8003b1e:	4618      	mov	r0, r3
 8003b20:	bd10      	pop	{r4, pc}
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8003b22:	2002      	movs	r0, #2
    }
  }
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8003b24:	bd10      	pop	{r4, pc}

08003b26 <HAL_PCD_EP_ClrStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
 8003b26:	b2cb      	uxtb	r3, r1
 8003b28:	f013 0f80 	tst.w	r3, #128	; 0x80
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b2c:	b510      	push	{r4, lr}
 8003b2e:	f04f 021c 	mov.w	r2, #28
 8003b32:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003b36:	bf15      	itete	ne
 8003b38:	fb02 0104 	mlane	r1, r2, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b3c:	fb02 0101 	mlaeq	r1, r2, r1, r0
{
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003b40:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b42:	31b4      	addeq	r1, #180	; 0xb4
  }
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8003b44:	09db      	lsrs	r3, r3, #7
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 0;
 8003b46:	2200      	movs	r2, #0
 8003b48:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8003b4a:	700c      	strb	r4, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8003b4c:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8003b4e:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d049      	beq.n	8003bea <HAL_PCD_EP_ClrStall+0xc4>
 8003b56:	2301      	movs	r3, #1
 8003b58:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8003b5c:	780c      	ldrb	r4, [r1, #0]
  
  if (ep->is_in)
 8003b5e:	784b      	ldrb	r3, [r1, #1]
 8003b60:	6802      	ldr	r2, [r0, #0]
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8003b62:	b224      	sxth	r4, r4
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
  
  if (ep->is_in)
 8003b64:	b1db      	cbz	r3, 8003b9e <HAL_PCD_EP_ClrStall+0x78>
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8003b66:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8003b6a:	065b      	lsls	r3, r3, #25
 8003b6c:	d50b      	bpl.n	8003b86 <HAL_PCD_EP_ClrStall+0x60>
 8003b6e:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8003b72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b76:	051b      	lsls	r3, r3, #20
 8003b78:	0d1b      	lsrs	r3, r3, #20
 8003b7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b7e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b82:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
    PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003b86:	7809      	ldrb	r1, [r1, #0]
 8003b88:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003b8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b94:	041b      	lsls	r3, r3, #16
 8003b96:	0c1b      	lsrs	r3, r3, #16
 8003b98:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8003b9c:	e01a      	b.n	8003bd4 <HAL_PCD_EP_ClrStall+0xae>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8003b9e:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8003ba2:	045b      	lsls	r3, r3, #17
 8003ba4:	d50b      	bpl.n	8003bbe <HAL_PCD_EP_ClrStall+0x98>
 8003ba6:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8003baa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bae:	051b      	lsls	r3, r3, #20
 8003bb0:	0d1b      	lsrs	r3, r3, #20
 8003bb2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003bb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bba:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8003bbe:	7809      	ldrb	r1, [r1, #0]
 8003bc0:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003bc4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bcc:	041b      	lsls	r3, r3, #16
 8003bce:	0c1b      	lsrs	r3, r3, #16
 8003bd0:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003bd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bdc:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  }
  __HAL_UNLOCK(hpcd); 
 8003be0:	2300      	movs	r3, #0
 8003be2:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
    
  return HAL_OK;
 8003be6:	4618      	mov	r0, r3
 8003be8:	bd10      	pop	{r4, pc}
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 8003bea:	2002      	movs	r0, #2
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
  }
  __HAL_UNLOCK(hpcd); 
    
  return HAL_OK;
}
 8003bec:	bd10      	pop	{r4, pc}

08003bee <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8003bee:	f011 0f80 	tst.w	r1, #128	; 0x80
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                        uint16_t ep_addr,
                        uint16_t ep_kind,
                        uint32_t pmaadress)

{
 8003bf2:	b530      	push	{r4, r5, lr}
 8003bf4:	f04f 051c 	mov.w	r5, #28
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003bf8:	bf1b      	ittet	ne
 8003bfa:	f001 047f 	andne.w	r4, r1, #127	; 0x7f
 8003bfe:	fb05 0004 	mlane	r0, r5, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003c02:	fb05 0001 	mlaeq	r0, r5, r1, r0
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003c06:	3028      	addne	r0, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003c08:	bf08      	it	eq
 8003c0a:	30b4      	addeq	r0, #180	; 0xb4
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003c0c:	b912      	cbnz	r2, 8003c14 <HAL_PCDEx_PMAConfig+0x26>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 8003c0e:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8003c10:	8083      	strh	r3, [r0, #4]
 8003c12:	e004      	b.n	8003c1e <HAL_PCDEx_PMAConfig+0x30>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8003c14:	2201      	movs	r2, #1
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 8003c16:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8003c18:	0c1b      	lsrs	r3, r3, #16
    ep->pmaadress = (uint16_t)pmaadress;
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8003c1a:	7282      	strb	r2, [r0, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8003c1c:	8103      	strh	r3, [r0, #8]
  }
  
  return HAL_OK; 
}
 8003c1e:	2000      	movs	r0, #0
 8003c20:	bd30      	pop	{r4, r5, pc}

08003c22 <PCD_WritePMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8003c22:	3301      	adds	r3, #1
 8003c24:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8003c28:	b530      	push	{r4, r5, lr}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8003c2a:	105b      	asrs	r3, r3, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003c2c:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (i = n; i != 0; i--)
 8003c30:	2400      	movs	r4, #0
 8003c32:	429c      	cmp	r4, r3
 8003c34:	f101 0102 	add.w	r1, r1, #2
 8003c38:	d009      	beq.n	8003c4e <PCD_WritePMA+0x2c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8003c3a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8003c3e:	f811 0c02 	ldrb.w	r0, [r1, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8003c42:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
    *pdwVal++ = temp2;
 8003c46:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 8003c4a:	3401      	adds	r4, #1
 8003c4c:	e7f1      	b.n	8003c32 <PCD_WritePMA+0x10>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8003c4e:	bd30      	pop	{r4, r5, pc}

08003c50 <PCD_ReadPMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8003c50:	3301      	adds	r3, #1
 8003c52:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8003c56:	b510      	push	{r4, lr}
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8003c58:	105b      	asrs	r3, r3, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003c5a:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (i = n; i != 0; i--)
 8003c5e:	2400      	movs	r4, #0
 8003c60:	429c      	cmp	r4, r3
 8003c62:	d005      	beq.n	8003c70 <PCD_ReadPMA+0x20>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8003c64:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8003c68:	f821 0014 	strh.w	r0, [r1, r4, lsl #1]
 8003c6c:	3401      	adds	r4, #1
 8003c6e:	e7f7      	b.n	8003c60 <PCD_ReadPMA+0x10>
    pbUsrBuf++;
  }
}
 8003c70:	bd10      	pop	{r4, pc}

08003c72 <HAL_PCDEx_SetConnectionState>:
  * @param  hpcd: PCD handle
  * @param  state: Device state
  * @retval None
  */
 __weak void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8003c72:	4770      	bx	lr

08003c74 <HAL_RCCEx_PeriphCLKConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLK(PeriphClkInit->PeriphClockSelection));
  
   
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c74:	6803      	ldr	r3, [r0, #0]
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c76:	b570      	push	{r4, r5, r6, lr}
 8003c78:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLK(PeriphClkInit->PeriphClockSelection));
  
   
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c7a:	03d8      	lsls	r0, r3, #15
 8003c7c:	d559      	bpl.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Enable Power Clock*/
    __PWR_CLK_ENABLE();
 8003c7e:	4d6f      	ldr	r5, [pc, #444]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c80:	4a6f      	ldr	r2, [pc, #444]	; (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
   
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* Enable Power Clock*/
    __PWR_CLK_ENABLE();
 8003c82:	69eb      	ldr	r3, [r5, #28]
 8003c84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c88:	61eb      	str	r3, [r5, #28]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c8a:	6813      	ldr	r3, [r2, #0]
 8003c8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c90:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c92:	f7fe ff39 	bl	8002b08 <HAL_GetTick>
 8003c96:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003c98:	4b69      	ldr	r3, [pc, #420]	; (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	05d9      	lsls	r1, r3, #23
 8003c9e:	d406      	bmi.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick()-tickstart) > DBP_TIMEOUT_VALUE)
 8003ca0:	f7fe ff32 	bl	8002b08 <HAL_GetTick>
 8003ca4:	1b80      	subs	r0, r0, r6
 8003ca6:	2864      	cmp	r0, #100	; 0x64
 8003ca8:	d9f6      	bls.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x24>
      {
        return HAL_TIMEOUT;
 8003caa:	2003      	movs	r0, #3
 8003cac:	bd70      	pop	{r4, r5, r6, pc}
      }      
    }
    
    /* Reset the Backup domain only if the RTC Clock source selction is modified */ 
    if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003cae:	6a29      	ldr	r1, [r5, #32]
 8003cb0:	6863      	ldr	r3, [r4, #4]
 8003cb2:	4a62      	ldr	r2, [pc, #392]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003cb4:	404b      	eors	r3, r1
 8003cb6:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003cba:	d008      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003cbc:	6a13      	ldr	r3, [r2, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003cbe:	4961      	ldr	r1, [pc, #388]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cc0:	2001      	movs	r0, #1
 8003cc2:	6008      	str	r0, [r1, #0]
    
    /* Reset the Backup domain only if the RTC Clock source selction is modified */ 
    if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003cc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003cc8:	2000      	movs	r0, #0
 8003cca:	6008      	str	r0, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg;
 8003ccc:	6213      	str	r3, [r2, #32]
    }
    
    /* If LSE is selected as RTC clock source, wait for LSE reactivation */
    if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003cce:	6863      	ldr	r3, [r4, #4]
 8003cd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cd4:	d006      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x70>
        {
          return HAL_TIMEOUT;
        }      
      }  
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003cd6:	6a2b      	ldr	r3, [r5, #32]
 8003cd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cdc:	6863      	ldr	r3, [r4, #4]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	622b      	str	r3, [r5, #32]
 8003ce2:	e026      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* If LSE is selected as RTC clock source, wait for LSE reactivation */
    if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8003ce4:	f7fe ff10 	bl	8002b08 <HAL_GetTick>
 8003ce8:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cea:	2302      	movs	r3, #2
 8003cec:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003cf0:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf4:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003cf8:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d00:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8003d04:	429a      	cmp	r2, r3
 8003d06:	bf0c      	ite	eq
 8003d08:	6a29      	ldreq	r1, [r5, #32]
 8003d0a:	6a69      	ldrne	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0c:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003d10:	fab3 f383 	clz	r3, r3
 8003d14:	2201      	movs	r2, #1
 8003d16:	f003 031f 	and.w	r3, r3, #31
 8003d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1e:	420b      	tst	r3, r1
 8003d20:	d1d9      	bne.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x62>
      {
      if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 8003d22:	f7fe fef1 	bl	8002b08 <HAL_GetTick>
 8003d26:	f241 3388 	movw	r3, #5000	; 0x1388
 8003d2a:	1b80      	subs	r0, r0, r6
 8003d2c:	4298      	cmp	r0, r3
 8003d2e:	d9dc      	bls.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d30:	e7bb      	b.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x36>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
  }
  
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d32:	6820      	ldr	r0, [r4, #0]
 8003d34:	07c2      	lsls	r2, r0, #31
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d36:	bf41      	itttt	mi
 8003d38:	4940      	ldrmi	r1, [pc, #256]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003d3a:	6b0b      	ldrmi	r3, [r1, #48]	; 0x30
 8003d3c:	f023 0203 	bicmi.w	r2, r3, #3
 8003d40:	68a3      	ldrmi	r3, [r4, #8]
 8003d42:	bf44      	itt	mi
 8003d44:	4313      	orrmi	r3, r2
 8003d46:	630b      	strmi	r3, [r1, #48]	; 0x30
  }
  
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d48:	0783      	lsls	r3, r0, #30
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d4a:	bf41      	itttt	mi
 8003d4c:	493b      	ldrmi	r1, [pc, #236]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003d4e:	6b0b      	ldrmi	r3, [r1, #48]	; 0x30
 8003d50:	f423 3240 	bicmi.w	r2, r3, #196608	; 0x30000
 8003d54:	68e3      	ldrmi	r3, [r4, #12]
 8003d56:	bf44      	itt	mi
 8003d58:	4313      	orrmi	r3, r2
 8003d5a:	630b      	strmi	r3, [r1, #48]	; 0x30
  }
  
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d5c:	0746      	lsls	r6, r0, #29
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d5e:	bf41      	itttt	mi
 8003d60:	4936      	ldrmi	r1, [pc, #216]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003d62:	6b0b      	ldrmi	r3, [r1, #48]	; 0x30
 8003d64:	f423 2240 	bicmi.w	r2, r3, #786432	; 0xc0000
 8003d68:	6923      	ldrmi	r3, [r4, #16]
 8003d6a:	bf44      	itt	mi
 8003d6c:	4313      	orrmi	r3, r2
 8003d6e:	630b      	strmi	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d70:	0685      	lsls	r5, r0, #26
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d72:	bf41      	itttt	mi
 8003d74:	4931      	ldrmi	r1, [pc, #196]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003d76:	6b0b      	ldrmi	r3, [r1, #48]	; 0x30
 8003d78:	f023 0210 	bicmi.w	r2, r3, #16
 8003d7c:	69e3      	ldrmi	r3, [r4, #28]
 8003d7e:	bf44      	itt	mi
 8003d80:	4313      	orrmi	r3, r2
 8003d82:	630b      	strmi	r3, [r1, #48]	; 0x30

#if defined(STM32F302x8) || defined(STM32F302xC) || \
    defined(STM32F303xC) || defined(STM32F373xC)

  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d84:	0381      	lsls	r1, r0, #14
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003d86:	bf41      	itttt	mi
 8003d88:	492c      	ldrmi	r1, [pc, #176]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003d8a:	684b      	ldrmi	r3, [r1, #4]
 8003d8c:	f423 0280 	bicmi.w	r2, r3, #4194304	; 0x400000
 8003d90:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8003d92:	bf44      	itt	mi
 8003d94:	4313      	orrmi	r3, r2
 8003d96:	604b      	strmi	r3, [r1, #4]
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || \
    defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d98:	0642      	lsls	r2, r0, #25
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d9a:	bf41      	itttt	mi
 8003d9c:	4927      	ldrmi	r1, [pc, #156]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003d9e:	6b0b      	ldrmi	r3, [r1, #48]	; 0x30
 8003da0:	f023 0220 	bicmi.w	r2, r3, #32
 8003da4:	6a23      	ldrmi	r3, [r4, #32]
 8003da6:	bf44      	itt	mi
 8003da8:	4313      	orrmi	r3, r2
 8003daa:	630b      	strmi	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */
  
#if defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003dac:	0703      	lsls	r3, r0, #28
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003dae:	bf41      	itttt	mi
 8003db0:	4922      	ldrmi	r1, [pc, #136]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003db2:	6b0b      	ldrmi	r3, [r1, #48]	; 0x30
 8003db4:	f423 1240 	bicmi.w	r2, r3, #3145728	; 0x300000
 8003db8:	6963      	ldrmi	r3, [r4, #20]
 8003dba:	bf44      	itt	mi
 8003dbc:	4313      	orrmi	r3, r2
 8003dbe:	630b      	strmi	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003dc0:	06c6      	lsls	r6, r0, #27
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003dc2:	bf41      	itttt	mi
 8003dc4:	491d      	ldrmi	r1, [pc, #116]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003dc6:	6b0b      	ldrmi	r3, [r1, #48]	; 0x30
 8003dc8:	f423 0240 	bicmi.w	r2, r3, #12582912	; 0xc00000
 8003dcc:	69a3      	ldrmi	r3, [r4, #24]
 8003dce:	bf44      	itt	mi
 8003dd0:	4313      	orrmi	r3, r2
 8003dd2:	630b      	strmi	r3, [r1, #48]	; 0x30

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || \
    defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003dd4:	0585      	lsls	r5, r0, #22
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003dd6:	bf41      	itttt	mi
 8003dd8:	4918      	ldrmi	r1, [pc, #96]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003dda:	684b      	ldrmi	r3, [r1, #4]
 8003ddc:	f423 0200 	bicmi.w	r2, r3, #8388608	; 0x800000
 8003de0:	6ae3      	ldrmi	r3, [r4, #44]	; 0x2c
 8003de2:	bf44      	itt	mi
 8003de4:	4313      	orrmi	r3, r2
 8003de6:	604b      	strmi	r3, [r1, #4]
  
#if defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx) || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003de8:	0601      	lsls	r1, r0, #24
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003dea:	bf41      	itttt	mi
 8003dec:	4913      	ldrmi	r1, [pc, #76]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003dee:	6acb      	ldrmi	r3, [r1, #44]	; 0x2c
 8003df0:	f423 72f8 	bicmi.w	r2, r3, #496	; 0x1f0
 8003df4:	6a63      	ldrmi	r3, [r4, #36]	; 0x24
 8003df6:	bf44      	itt	mi
 8003df8:	4313      	orrmi	r3, r2
 8003dfa:	62cb      	strmi	r3, [r1, #44]	; 0x2c
       /* STM32F303x8 || STM32F334x8 || STM32F328xx */    
  
#if defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003dfc:	05c2      	lsls	r2, r0, #23
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003dfe:	bf41      	itttt	mi
 8003e00:	490e      	ldrmi	r1, [pc, #56]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003e02:	6acb      	ldrmi	r3, [r1, #44]	; 0x2c
 8003e04:	f423 5278 	bicmi.w	r2, r3, #15872	; 0x3e00
 8003e08:	6aa3      	ldrmi	r3, [r4, #40]	; 0x28
 8003e0a:	bf44      	itt	mi
 8003e0c:	4313      	orrmi	r3, r2
 8003e0e:	62cb      	strmi	r3, [r1, #44]	; 0x2c
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || \
    defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx) || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003e10:	04c3      	lsls	r3, r0, #19
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003e12:	bf41      	itttt	mi
 8003e14:	4909      	ldrmi	r1, [pc, #36]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003e16:	6b0b      	ldrmi	r3, [r1, #48]	; 0x30
 8003e18:	f423 7280 	bicmi.w	r2, r3, #256	; 0x100
 8003e1c:	6b23      	ldrmi	r3, [r4, #48]	; 0x30
 8003e1e:	bf44      	itt	mi
 8003e20:	4313      	orrmi	r3, r2
 8003e22:	630b      	strmi	r3, [r1, #48]	; 0x30
       /* STM32F303x8 || STM32F334x8 || STM32F328xx    */

#if defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003e24:	f410 5000 	ands.w	r0, r0, #8192	; 0x2000
 8003e28:	d007      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003e2a:	4904      	ldr	r1, [pc, #16]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003e2c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8003e2e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003e32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e34:	4313      	orrs	r3, r2
 8003e36:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
  }

#endif /* STM32F373xC || STM32F378xx */
  
  return HAL_OK;
 8003e38:	2000      	movs	r0, #0
}
 8003e3a:	bd70      	pop	{r4, r5, r6, pc}
 8003e3c:	40021000 	.word	0x40021000
 8003e40:	40007000 	.word	0x40007000
 8003e44:	42420440 	.word	0x42420440

08003e48 <I2C_TransferConfig>:
  *     @arg I2C_GENERATE_START_READ: Generate Restart for read request.
  *     @arg I2C_GENERATE_START_WRITE: Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003e48:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));
    
  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8003e4a:	6804      	ldr	r4, [r0, #0]
 8003e4c:	9d03      	ldr	r5, [sp, #12]
 8003e4e:	6860      	ldr	r0, [r4, #4]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8003e50:	f020 707f 	bic.w	r0, r0, #66846720	; 0x3fc0000
 8003e54:	f420 3059 	bic.w	r0, r0, #222208	; 0x36400
 8003e58:	f420 707f 	bic.w	r0, r0, #1020	; 0x3fc
 8003e5c:	f020 0003 	bic.w	r0, r0, #3
 8003e60:	4328      	orrs	r0, r5
 8003e62:	4303      	orrs	r3, r0
  
  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 8003e64:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8003e68:	430b      	orrs	r3, r1
 8003e6a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
            (uint32_t)Mode | (uint32_t)Request);
  
  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;  
 8003e6e:	6062      	str	r2, [r4, #4]
 8003e70:	bd30      	pop	{r4, r5, pc}
	...

08003e74 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
 8003e74:	b570      	push	{r4, r5, r6, lr}
 8003e76:	4604      	mov	r4, r0
 8003e78:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8003e7a:	f7fe fe45 	bl	8002b08 <HAL_GetTick>

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e7e:	6823      	ldr	r3, [r4, #0]
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8003e80:	4606      	mov	r6, r0

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e82:	6998      	ldr	r0, [r3, #24]
 8003e84:	f010 0010 	ands.w	r0, r0, #16
 8003e88:	d039      	beq.n	8003efe <I2C_IsAcknowledgeFailed+0x8a>
  {
    /* Generate stop if necessary only in case of I2C peripheral in MASTER mode */
    if((hi2c->State == HAL_I2C_STATE_MASTER_BUSY_TX) || (hi2c->State == HAL_I2C_STATE_MEM_BUSY_TX)
 8003e8a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8003e8e:	2a12      	cmp	r2, #18
 8003e90:	d007      	beq.n	8003ea2 <I2C_IsAcknowledgeFailed+0x2e>
 8003e92:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8003e96:	2a52      	cmp	r2, #82	; 0x52
 8003e98:	d003      	beq.n	8003ea2 <I2C_IsAcknowledgeFailed+0x2e>
       || (hi2c->State == HAL_I2C_STATE_MEM_BUSY_RX))
 8003e9a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8003e9e:	2a62      	cmp	r2, #98	; 0x62
 8003ea0:	d112      	bne.n	8003ec8 <I2C_IsAcknowledgeFailed+0x54>
    {
      /* No need to generate the STOP condition if AUTOEND mode is enabled */
      /* Generate the STOP condition only in case of SOFTEND mode is enabled */
      if((hi2c->Instance->CR2 & I2C_AUTOEND_MODE) != I2C_AUTOEND_MODE)
 8003ea2:	685a      	ldr	r2, [r3, #4]
 8003ea4:	0190      	lsls	r0, r2, #6
 8003ea6:	d40f      	bmi.n	8003ec8 <I2C_IsAcknowledgeFailed+0x54>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003eae:	605a      	str	r2, [r3, #4]
 8003eb0:	e00a      	b.n	8003ec8 <I2C_IsAcknowledgeFailed+0x54>
      }
    }
		
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003eb2:	699a      	ldr	r2, [r3, #24]
 8003eb4:	0692      	lsls	r2, r2, #26
 8003eb6:	d411      	bmi.n	8003edc <I2C_IsAcknowledgeFailed+0x68>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003eb8:	1c69      	adds	r1, r5, #1
 8003eba:	d0fa      	beq.n	8003eb2 <I2C_IsAcknowledgeFailed+0x3e>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003ebc:	b135      	cbz	r5, 8003ecc <I2C_IsAcknowledgeFailed+0x58>
 8003ebe:	f7fe fe23 	bl	8002b08 <HAL_GetTick>
 8003ec2:	1b80      	subs	r0, r0, r6
 8003ec4:	42a8      	cmp	r0, r5
 8003ec6:	d801      	bhi.n	8003ecc <I2C_IsAcknowledgeFailed+0x58>
      }
    }
		
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ec8:	6823      	ldr	r3, [r4, #0]
 8003eca:	e7f2      	b.n	8003eb2 <I2C_IsAcknowledgeFailed+0x3e>
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8003ed8:	2003      	movs	r0, #3
 8003eda:	bd70      	pop	{r4, r5, r6, pc}
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003edc:	2210      	movs	r2, #16
 8003ede:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ee0:	2220      	movs	r2, #32
 8003ee2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 8003ee4:	6859      	ldr	r1, [r3, #4]
 8003ee6:	4a06      	ldr	r2, [pc, #24]	; (8003f00 <I2C_IsAcknowledgeFailed+0x8c>)
 8003ee8:	400a      	ands	r2, r1
 8003eea:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003eec:	2304      	movs	r3, #4
 8003eee:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    hi2c->State= HAL_I2C_STATE_READY;
 8003ef2:	2001      	movs	r0, #1

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ef4:	2300      	movs	r3, #0

    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->State= HAL_I2C_STATE_READY;
 8003ef6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003efa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

    return HAL_ERROR;
  }
  return HAL_OK;
}
 8003efe:	bd70      	pop	{r4, r5, r6, pc}
 8003f00:	fe00e800 	.word	0xfe00e800

08003f04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{  
 8003f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f08:	4604      	mov	r4, r0
 8003f0a:	460e      	mov	r6, r1
 8003f0c:	4690      	mov	r8, r2
 8003f0e:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8003f10:	f7fe fdfa 	bl	8002b08 <HAL_GetTick>
 8003f14:	4607      	mov	r7, r0
     
  /* Wait until flag is set */
  if(Status == RESET)
 8003f16:	f1b8 0f00 	cmp.w	r8, #0
 8003f1a:	d125      	bne.n	8003f68 <I2C_WaitOnFlagUntilTimeout+0x64>
  {    
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f1c:	6822      	ldr	r2, [r4, #0]
 8003f1e:	6993      	ldr	r3, [r2, #24]
 8003f20:	4033      	ands	r3, r6
 8003f22:	42b3      	cmp	r3, r6
 8003f24:	d00e      	beq.n	8003f44 <I2C_WaitOnFlagUntilTimeout+0x40>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003f26:	1c69      	adds	r1, r5, #1
 8003f28:	d0f9      	beq.n	8003f1e <I2C_WaitOnFlagUntilTimeout+0x1a>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003f2a:	b17d      	cbz	r5, 8003f4c <I2C_WaitOnFlagUntilTimeout+0x48>
 8003f2c:	f7fe fdec 	bl	8002b08 <HAL_GetTick>
 8003f30:	1bc0      	subs	r0, r0, r7
 8003f32:	42a8      	cmp	r0, r5
 8003f34:	d9f2      	bls.n	8003f1c <I2C_WaitOnFlagUntilTimeout+0x18>
 8003f36:	e009      	b.n	8003f4c <I2C_WaitOnFlagUntilTimeout+0x48>
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003f38:	1c6b      	adds	r3, r5, #1
 8003f3a:	d106      	bne.n	8003f4a <I2C_WaitOnFlagUntilTimeout+0x46>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8003f3c:	6993      	ldr	r3, [r2, #24]
 8003f3e:	4033      	ands	r3, r6
 8003f40:	42b3      	cmp	r3, r6
 8003f42:	d0f9      	beq.n	8003f38 <I2C_WaitOnFlagUntilTimeout+0x34>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8003f44:	2000      	movs	r0, #0
 8003f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003f4a:	b945      	cbnz	r5, 8003f5e <I2C_WaitOnFlagUntilTimeout+0x5a>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f52:	2300      	movs	r3, #0
 8003f54:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8003f58:	2003      	movs	r0, #3
 8003f5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003f5e:	f7fe fdd3 	bl	8002b08 <HAL_GetTick>
 8003f62:	1bc0      	subs	r0, r0, r7
 8003f64:	42a8      	cmp	r0, r5
 8003f66:	d8f1      	bhi.n	8003f4c <I2C_WaitOnFlagUntilTimeout+0x48>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8003f68:	6822      	ldr	r2, [r4, #0]
 8003f6a:	e7e7      	b.n	8003f3c <I2C_WaitOnFlagUntilTimeout+0x38>

08003f6c <I2C_WaitOnTXISFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)  
{  
 8003f6c:	b570      	push	{r4, r5, r6, lr}
 8003f6e:	4604      	mov	r4, r0
 8003f70:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 8003f72:	f7fe fdc9 	bl	8002b08 <HAL_GetTick>
 8003f76:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f78:	6823      	ldr	r3, [r4, #0]
 8003f7a:	699b      	ldr	r3, [r3, #24]
 8003f7c:	079b      	lsls	r3, r3, #30
 8003f7e:	d41b      	bmi.n	8003fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 8003f80:	4620      	mov	r0, r4
 8003f82:	4629      	mov	r1, r5
 8003f84:	f7ff ff76 	bl	8003e74 <I2C_IsAcknowledgeFailed>
 8003f88:	b9c0      	cbnz	r0, 8003fbc <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003f8a:	1c6a      	adds	r2, r5, #1
 8003f8c:	d0f4      	beq.n	8003f78 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003f8e:	b96d      	cbnz	r5, 8003fac <I2C_WaitOnTXISFlagUntilTimeout+0x40>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f90:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003f94:	f043 0320 	orr.w	r3, r3, #32
 8003f98:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
        hi2c->State= HAL_I2C_STATE_READY;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8003fa8:	2003      	movs	r0, #3
 8003faa:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003fac:	f7fe fdac 	bl	8002b08 <HAL_GetTick>
 8003fb0:	1b80      	subs	r0, r0, r6
 8003fb2:	42a8      	cmp	r0, r5
 8003fb4:	d9e0      	bls.n	8003f78 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
 8003fb6:	e7eb      	b.n	8003f90 <I2C_WaitOnTXISFlagUntilTimeout+0x24>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 8003fb8:	2000      	movs	r0, #0
 8003fba:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 8003fbc:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 8003fbe:	bd70      	pop	{r4, r5, r6, pc}

08003fc0 <I2C_RequestMemoryWrite>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003fc0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003fc2:	461e      	mov	r6, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003fc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003fc8:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003fca:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003fcc:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003fce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fd2:	b2f2      	uxtb	r2, r6
 8003fd4:	f7ff ff38 	bl	8003e48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003fd8:	4620      	mov	r0, r4
 8003fda:	9906      	ldr	r1, [sp, #24]
 8003fdc:	f7ff ffc6 	bl	8003f6c <I2C_WaitOnTXISFlagUntilTimeout>
 8003fe0:	b130      	cbz	r0, 8003ff0 <I2C_RequestMemoryWrite+0x30>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fe2:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003fe6:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 8003fe8:	bf0c      	ite	eq
 8003fea:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 8003fec:	2003      	movne	r0, #3
 8003fee:	e017      	b.n	8004020 <I2C_RequestMemoryWrite+0x60>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ff0:	2e01      	cmp	r6, #1
 8003ff2:	6823      	ldr	r3, [r4, #0]
 8003ff4:	d008      	beq.n	8004008 <I2C_RequestMemoryWrite+0x48>
  }      
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_MSB(MemAddress); 
 8003ff6:	0a2a      	lsrs	r2, r5, #8
 8003ff8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003ffa:	4620      	mov	r0, r4
 8003ffc:	9906      	ldr	r1, [sp, #24]
 8003ffe:	f7ff ffb5 	bl	8003f6c <I2C_WaitOnTXISFlagUntilTimeout>
 8004002:	2800      	cmp	r0, #0
 8004004:	d1ed      	bne.n	8003fe2 <I2C_RequestMemoryWrite+0x22>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_LSB(MemAddress);  
 8004006:	6823      	ldr	r3, [r4, #0]
 8004008:	b2ed      	uxtb	r5, r5
 800400a:	629d      	str	r5, [r3, #40]	; 0x28
  }
  
  /* Wait until TCR flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 800400c:	4620      	mov	r0, r4
 800400e:	2180      	movs	r1, #128	; 0x80
 8004010:	2200      	movs	r2, #0
 8004012:	9b06      	ldr	r3, [sp, #24]
 8004014:	f7ff ff76 	bl	8003f04 <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 8004018:	2800      	cmp	r0, #0
 800401a:	bf14      	ite	ne
 800401c:	2003      	movne	r0, #3
 800401e:	2000      	moveq	r0, #0
  }

return HAL_OK;
}
 8004020:	b002      	add	sp, #8
 8004022:	bd70      	pop	{r4, r5, r6, pc}

08004024 <I2C_RequestMemoryRead>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 8004024:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004026:	461e      	mov	r6, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004028:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 800402c:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800402e:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 8004030:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004032:	2300      	movs	r3, #0
 8004034:	b2f2      	uxtb	r2, r6
 8004036:	f7ff ff07 	bl	8003e48 <I2C_TransferConfig>
  
  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800403a:	4620      	mov	r0, r4
 800403c:	9906      	ldr	r1, [sp, #24]
 800403e:	f7ff ff95 	bl	8003f6c <I2C_WaitOnTXISFlagUntilTimeout>
 8004042:	b130      	cbz	r0, 8004052 <I2C_RequestMemoryRead+0x2e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004044:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8004048:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 800404a:	bf0c      	ite	eq
 800404c:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 800404e:	2003      	movne	r0, #3
 8004050:	e017      	b.n	8004082 <I2C_RequestMemoryRead+0x5e>
    }
  }
  
  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004052:	2e01      	cmp	r6, #1
 8004054:	6823      	ldr	r3, [r4, #0]
 8004056:	d008      	beq.n	800406a <I2C_RequestMemoryRead+0x46>
  }      
  /* If Mememory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_MSB(MemAddress); 
 8004058:	0a2a      	lsrs	r2, r5, #8
 800405a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800405c:	4620      	mov	r0, r4
 800405e:	9906      	ldr	r1, [sp, #24]
 8004060:	f7ff ff84 	bl	8003f6c <I2C_WaitOnTXISFlagUntilTimeout>
 8004064:	2800      	cmp	r0, #0
 8004066:	d1ed      	bne.n	8004044 <I2C_RequestMemoryRead+0x20>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_LSB(MemAddress);  
 8004068:	6823      	ldr	r3, [r4, #0]
 800406a:	b2ed      	uxtb	r5, r5
 800406c:	629d      	str	r5, [r3, #40]	; 0x28
  }
  
  /* Wait until TC flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout) != HAL_OK)      
 800406e:	4620      	mov	r0, r4
 8004070:	2140      	movs	r1, #64	; 0x40
 8004072:	2200      	movs	r2, #0
 8004074:	9b06      	ldr	r3, [sp, #24]
 8004076:	f7ff ff45 	bl	8003f04 <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 800407a:	2800      	cmp	r0, #0
 800407c:	bf14      	ite	ne
 800407e:	2003      	movne	r0, #3
 8004080:	2000      	moveq	r0, #0
  }
  
  return HAL_OK;
}
 8004082:	b002      	add	sp, #8
 8004084:	bd70      	pop	{r4, r5, r6, pc}

08004086 <I2C_WaitOnSTOPFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{  
 8004086:	b570      	push	{r4, r5, r6, lr}
 8004088:	4604      	mov	r4, r0
 800408a:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 800408c:	f7fe fd3c 	bl	8002b08 <HAL_GetTick>
 8004090:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004092:	6823      	ldr	r3, [r4, #0]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	069b      	lsls	r3, r3, #26
 8004098:	d419      	bmi.n	80040ce <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 800409a:	4620      	mov	r0, r4
 800409c:	4629      	mov	r1, r5
 800409e:	f7ff fee9 	bl	8003e74 <I2C_IsAcknowledgeFailed>
 80040a2:	b9b0      	cbnz	r0, 80040d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80040a4:	b96d      	cbnz	r5, 80040c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x3c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040a6:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80040aa:	f043 0320 	orr.w	r3, r3, #32
 80040ae:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
      hi2c->State= HAL_I2C_STATE_READY;
 80040b2:	2301      	movs	r3, #1
 80040b4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040b8:	2300      	movs	r3, #0
 80040ba:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80040be:	2003      	movs	r0, #3
 80040c0:	bd70      	pop	{r4, r5, r6, pc}
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80040c2:	f7fe fd21 	bl	8002b08 <HAL_GetTick>
 80040c6:	1b80      	subs	r0, r0, r6
 80040c8:	42a8      	cmp	r0, r5
 80040ca:	d9e2      	bls.n	8004092 <I2C_WaitOnSTOPFlagUntilTimeout+0xc>
 80040cc:	e7eb      	b.n	80040a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80040ce:	2000      	movs	r0, #0
 80040d0:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 80040d2:	2001      	movs	r0, #1

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 80040d4:	bd70      	pop	{r4, r5, r6, pc}

080040d6 <HAL_I2C_MspInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80040d6:	4770      	bx	lr

080040d8 <HAL_I2C_Init>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
 80040d8:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80040da:	4604      	mov	r4, r0
 80040dc:	2800      	cmp	r0, #0
 80040de:	d041      	beq.n	8004164 <HAL_I2C_Init+0x8c>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80040e0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80040e4:	b90b      	cbnz	r3, 80040ea <HAL_I2C_Init+0x12>
  {
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80040e6:	f7ff fff6 	bl	80040d6 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80040ea:	2302      	movs	r3, #2
 80040ec:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040f0:	6823      	ldr	r3, [r4, #0]
 80040f2:	68e1      	ldr	r1, [r4, #12]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	f022 0201 	bic.w	r2, r2, #1
 80040fa:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80040fc:	6862      	ldr	r2, [r4, #4]
 80040fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004102:	611a      	str	r2, [r3, #16]
  
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800410a:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.OwnAddress1 != 0)
 800410c:	68a2      	ldr	r2, [r4, #8]
 800410e:	b142      	cbz	r2, 8004122 <HAL_I2C_Init+0x4a>
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004110:	2901      	cmp	r1, #1
 8004112:	d103      	bne.n	800411c <HAL_I2C_Init+0x44>
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004114:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004118:	609a      	str	r2, [r3, #8]
 800411a:	e007      	b.n	800412c <HAL_I2C_Init+0x54>
    }
    else /* I2C_ADDRESSINGMODE_10BIT */
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800411c:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004120:	609a      	str	r2, [r3, #8]
    }
  }
  
  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004122:	2902      	cmp	r1, #2
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004124:	bf04      	itt	eq
 8004126:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800412a:	605a      	streq	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800412c:	685a      	ldr	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800412e:	6961      	ldr	r1, [r4, #20]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004130:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004134:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004138:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800413a:	6922      	ldr	r2, [r4, #16]
 800413c:	430a      	orrs	r2, r1
 800413e:	69a1      	ldr	r1, [r4, #24]
 8004140:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004144:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004146:	6a21      	ldr	r1, [r4, #32]
 8004148:	69e2      	ldr	r2, [r4, #28]
 800414a:	430a      	orrs	r2, r1
 800414c:	601a      	str	r2, [r3, #0]
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	f042 0201 	orr.w	r2, r2, #1
 8004154:	601a      	str	r2, [r3, #0]
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004156:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8004158:	2301      	movs	r3, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800415a:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  hi2c->State = HAL_I2C_STATE_READY;
 800415e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  return HAL_OK;
 8004162:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8004164:	2001      	movs	r0, #1
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  
  return HAL_OK;
}
 8004166:	bd10      	pop	{r4, pc}

08004168 <HAL_I2C_MspDeInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8004168:	4770      	bx	lr

0800416a <HAL_I2C_DeInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800416a:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 800416c:	4604      	mov	r4, r0
 800416e:	b188      	cbz	r0, 8004194 <HAL_I2C_DeInit+0x2a>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  
  hi2c->State = HAL_I2C_STATE_BUSY;
  
  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004170:	6802      	ldr	r2, [r0, #0]
  }
  
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004172:	2302      	movs	r3, #2
 8004174:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  
  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004178:	6813      	ldr	r3, [r2, #0]
 800417a:	f023 0301 	bic.w	r3, r3, #1
 800417e:	6013      	str	r3, [r2, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004180:	f7ff fff2 	bl	8004168 <HAL_I2C_MspDeInit>
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004184:	2000      	movs	r0, #0
 8004186:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  hi2c->State = HAL_I2C_STATE_RESET;
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800418a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_RESET;
 800418e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
 8004192:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8004194:	2001      	movs	r0, #1
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
}
 8004196:	bd10      	pop	{r4, pc}

08004198 <HAL_I2C_Mem_Write>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004198:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 800419c:	f890 5035 	ldrb.w	r5, [r0, #53]	; 0x35
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041a0:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 80041a4:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
 80041a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80041ac:	b2ed      	uxtb	r5, r5
 80041ae:	2d01      	cmp	r5, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041b0:	4604      	mov	r4, r0
 80041b2:	4688      	mov	r8, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80041b4:	d164      	bne.n	8004280 <HAL_I2C_Mem_Write+0xe8>
  { 
    if((pData == NULL) || (Size == 0)) 
 80041b6:	f1b9 0f00 	cmp.w	r9, #0
 80041ba:	d101      	bne.n	80041c0 <HAL_I2C_Mem_Write+0x28>
    {
      return  HAL_ERROR;                                    
 80041bc:	2001      	movs	r0, #1
 80041be:	e062      	b.n	8004286 <HAL_I2C_Mem_Write+0xee>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  { 
    if((pData == NULL) || (Size == 0)) 
 80041c0:	2e00      	cmp	r6, #0
 80041c2:	d0fb      	beq.n	80041bc <HAL_I2C_Mem_Write+0x24>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80041c4:	6807      	ldr	r7, [r0, #0]
 80041c6:	69bf      	ldr	r7, [r7, #24]
 80041c8:	f417 4700 	ands.w	r7, r7, #32768	; 0x8000
 80041cc:	d158      	bne.n	8004280 <HAL_I2C_Mem_Write+0xe8>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041ce:	f890 e034 	ldrb.w	lr, [r0, #52]	; 0x34
 80041d2:	f1be 0f01 	cmp.w	lr, #1
 80041d6:	d053      	beq.n	8004280 <HAL_I2C_Mem_Write+0xe8>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 80041d8:	f04f 0e52 	mov.w	lr, #82	; 0x52
 80041dc:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041e0:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041e4:	f880 7036 	strb.w	r7, [r0, #54]	; 0x36
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 80041e8:	f8cd a000 	str.w	sl, [sp]
 80041ec:	f7ff fee8 	bl	8003fc0 <I2C_RequestMemoryWrite>
 80041f0:	b120      	cbz	r0, 80041fc <HAL_I2C_Mem_Write+0x64>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041f2:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041f6:	f884 7034 	strb.w	r7, [r4, #52]	; 0x34
 80041fa:	e031      	b.n	8004260 <HAL_I2C_Mem_Write+0xc8>

    /* Set NBYTES to write and reload if size > 255 */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80041fc:	9000      	str	r0, [sp, #0]
        {
          return HAL_TIMEOUT;
        }

        
        if(Size > 255)
 80041fe:	2eff      	cmp	r6, #255	; 0xff
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004200:	4620      	mov	r0, r4
 8004202:	4641      	mov	r1, r8
        {
          return HAL_TIMEOUT;
        }

        
        if(Size > 255)
 8004204:	d81c      	bhi.n	8004240 <HAL_I2C_Mem_Write+0xa8>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004206:	b2f2      	uxtb	r2, r6
 8004208:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800420c:	f7ff fe1c 	bl	8003e48 <I2C_TransferConfig>
      Sizetmp = Size;
 8004210:	4635      	mov	r5, r6
    }
    
    do
    {
      /* Wait until TXIS flag is set */
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8004212:	4620      	mov	r0, r4
 8004214:	4651      	mov	r1, sl
 8004216:	f7ff fea9 	bl	8003f6c <I2C_WaitOnTXISFlagUntilTimeout>
 800421a:	b9f8      	cbnz	r0, 800425c <HAL_I2C_Mem_Write+0xc4>
          return HAL_TIMEOUT;
        }
      }
     
      /* Write data to DR */
      hi2c->Instance->TXDR = (*pData++);
 800421c:	6823      	ldr	r3, [r4, #0]
 800421e:	f819 2b01 	ldrb.w	r2, [r9], #1
 8004222:	629a      	str	r2, [r3, #40]	; 0x28
      Sizetmp--;
      Size--;
 8004224:	3e01      	subs	r6, #1

      if((Sizetmp == 0)&&(Size!=0))
 8004226:	3d01      	subs	r5, #1
      }
     
      /* Write data to DR */
      hi2c->Instance->TXDR = (*pData++);
      Sizetmp--;
      Size--;
 8004228:	b2b6      	uxth	r6, r6

      if((Sizetmp == 0)&&(Size!=0))
 800422a:	d110      	bne.n	800424e <HAL_I2C_Mem_Write+0xb6>
 800422c:	b18e      	cbz	r6, 8004252 <HAL_I2C_Mem_Write+0xba>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 800422e:	4620      	mov	r0, r4
 8004230:	2180      	movs	r1, #128	; 0x80
 8004232:	462a      	mov	r2, r5
 8004234:	4653      	mov	r3, sl
 8004236:	f7ff fe65 	bl	8003f04 <I2C_WaitOnFlagUntilTimeout>
 800423a:	bb18      	cbnz	r0, 8004284 <HAL_I2C_Mem_Write+0xec>
        }

        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800423c:	9500      	str	r5, [sp, #0]
 800423e:	e7de      	b.n	80041fe <HAL_I2C_Mem_Write+0x66>
 8004240:	22ff      	movs	r2, #255	; 0xff
 8004242:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004246:	f7ff fdff 	bl	8003e48 <I2C_TransferConfig>
          Sizetmp = 255;
 800424a:	25ff      	movs	r5, #255	; 0xff
 800424c:	e7e1      	b.n	8004212 <HAL_I2C_Mem_Write+0x7a>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }
      
    }while(Size > 0);
 800424e:	2e00      	cmp	r6, #0
 8004250:	d1df      	bne.n	8004212 <HAL_I2C_Mem_Write+0x7a>
    
    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 8004252:	4620      	mov	r0, r4
 8004254:	2119      	movs	r1, #25
 8004256:	f7ff ff16 	bl	8004086 <I2C_WaitOnSTOPFlagUntilTimeout>
 800425a:	b120      	cbz	r0, 8004266 <HAL_I2C_Mem_Write+0xce>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800425c:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8004260:	2b04      	cmp	r3, #4
 8004262:	d10f      	bne.n	8004284 <HAL_I2C_Mem_Write+0xec>
 8004264:	e7aa      	b.n	80041bc <HAL_I2C_Mem_Write+0x24>
        return HAL_TIMEOUT;
      }
    }
    
    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	2220      	movs	r2, #32
 800426a:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 800426c:	6859      	ldr	r1, [r3, #4]
 800426e:	4a07      	ldr	r2, [pc, #28]	; (800428c <HAL_I2C_Mem_Write+0xf4>)
 8004270:	400a      	ands	r2, r1
 8004272:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY; 	  
 8004274:	2301      	movs	r3, #1
 8004276:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800427a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 800427e:	e002      	b.n	8004286 <HAL_I2C_Mem_Write+0xee>
  }
  else
  {
    return HAL_BUSY;
 8004280:	2002      	movs	r0, #2
 8004282:	e000      	b.n	8004286 <HAL_I2C_Mem_Write+0xee>
      if((Sizetmp == 0)&&(Size!=0))
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
 8004284:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8004286:	b002      	add	sp, #8
 8004288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800428c:	fe00e800 	.word	0xfe00e800

08004290 <HAL_I2C_Mem_Read>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004290:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8004294:	f890 5035 	ldrb.w	r5, [r0, #53]	; 0x35
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004298:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 800429c:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
 80042a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80042a4:	b2ed      	uxtb	r5, r5
 80042a6:	2d01      	cmp	r5, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042a8:	4604      	mov	r4, r0
 80042aa:	4688      	mov	r8, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80042ac:	d16c      	bne.n	8004388 <HAL_I2C_Mem_Read+0xf8>
  {    
    if((pData == NULL) || (Size == 0)) 
 80042ae:	f1b9 0f00 	cmp.w	r9, #0
 80042b2:	d101      	bne.n	80042b8 <HAL_I2C_Mem_Read+0x28>
    {
      return  HAL_ERROR;                                    
 80042b4:	2001      	movs	r0, #1
 80042b6:	e068      	b.n	800438a <HAL_I2C_Mem_Read+0xfa>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {    
    if((pData == NULL) || (Size == 0)) 
 80042b8:	2e00      	cmp	r6, #0
 80042ba:	d0fb      	beq.n	80042b4 <HAL_I2C_Mem_Read+0x24>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80042bc:	6807      	ldr	r7, [r0, #0]
 80042be:	69bf      	ldr	r7, [r7, #24]
 80042c0:	f417 4700 	ands.w	r7, r7, #32768	; 0x8000
 80042c4:	d160      	bne.n	8004388 <HAL_I2C_Mem_Read+0xf8>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042c6:	f890 e034 	ldrb.w	lr, [r0, #52]	; 0x34
 80042ca:	f1be 0f01 	cmp.w	lr, #1
 80042ce:	d05b      	beq.n	8004388 <HAL_I2C_Mem_Read+0xf8>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
 80042d0:	f04f 0e62 	mov.w	lr, #98	; 0x62
 80042d4:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042d8:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042dc:	f880 7036 	strb.w	r7, [r0, #54]	; 0x36
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 80042e0:	f8cd a000 	str.w	sl, [sp]
 80042e4:	f7ff fe9e 	bl	8004024 <I2C_RequestMemoryRead>
 80042e8:	b120      	cbz	r0, 80042f4 <HAL_I2C_Mem_Read+0x64>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042ea:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042ee:	f884 7034 	strb.w	r7, [r4, #52]	; 0x34
 80042f2:	e038      	b.n	8004366 <HAL_I2C_Mem_Read+0xd6>
 80042f4:	f44f 5310 	mov.w	r3, #9216	; 0x2400
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if size > 255 and generate RESTART */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
 80042f8:	2eff      	cmp	r6, #255	; 0xff
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80042fa:	9300      	str	r3, [sp, #0]
 80042fc:	4620      	mov	r0, r4
 80042fe:	4641      	mov	r1, r8
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 8004300:	d821      	bhi.n	8004346 <HAL_I2C_Mem_Read+0xb6>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004302:	b2f2      	uxtb	r2, r6
 8004304:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004308:	f7ff fd9e 	bl	8003e48 <I2C_TransferConfig>
      Sizetmp = Size;
 800430c:	4635      	mov	r5, r6
    }
    
    do
    {  
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout) != HAL_OK)      
 800430e:	4620      	mov	r0, r4
 8004310:	2104      	movs	r1, #4
 8004312:	2200      	movs	r2, #0
 8004314:	4653      	mov	r3, sl
 8004316:	f7ff fdf5 	bl	8003f04 <I2C_WaitOnFlagUntilTimeout>
 800431a:	bb30      	cbnz	r0, 800436a <HAL_I2C_Mem_Read+0xda>
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 800431c:	6823      	ldr	r3, [r4, #0]

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 800431e:	3e01      	subs	r6, #1
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 8004320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004322:	f809 3b01 	strb.w	r3, [r9], #1

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   

      if((Sizetmp == 0)&&(Size!=0))
 8004326:	3d01      	subs	r5, #1
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 8004328:	b2b6      	uxth	r6, r6

      if((Sizetmp == 0)&&(Size!=0))
 800432a:	d113      	bne.n	8004354 <HAL_I2C_Mem_Read+0xc4>
 800432c:	b1a6      	cbz	r6, 8004358 <HAL_I2C_Mem_Read+0xc8>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 800432e:	4620      	mov	r0, r4
 8004330:	2180      	movs	r1, #128	; 0x80
 8004332:	462a      	mov	r2, r5
 8004334:	4653      	mov	r3, sl
 8004336:	f7ff fde5 	bl	8003f04 <I2C_WaitOnFlagUntilTimeout>
 800433a:	b9b0      	cbnz	r0, 800436a <HAL_I2C_Mem_Read+0xda>
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800433c:	9500      	str	r5, [sp, #0]
 800433e:	4620      	mov	r0, r4
 8004340:	4641      	mov	r1, r8
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 8004342:	2eff      	cmp	r6, #255	; 0xff
 8004344:	e7dc      	b.n	8004300 <HAL_I2C_Mem_Read+0x70>
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004346:	22ff      	movs	r2, #255	; 0xff
 8004348:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800434c:	f7ff fd7c 	bl	8003e48 <I2C_TransferConfig>
          Sizetmp = 255;
 8004350:	25ff      	movs	r5, #255	; 0xff
 8004352:	e7dc      	b.n	800430e <HAL_I2C_Mem_Read+0x7e>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }

    }while(Size > 0);
 8004354:	2e00      	cmp	r6, #0
 8004356:	d1da      	bne.n	800430e <HAL_I2C_Mem_Read+0x7e>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 8004358:	4620      	mov	r0, r4
 800435a:	2119      	movs	r1, #25
 800435c:	f7ff fe93 	bl	8004086 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004360:	b128      	cbz	r0, 800436e <HAL_I2C_Mem_Read+0xde>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004362:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8004366:	2b04      	cmp	r3, #4
 8004368:	d0a4      	beq.n	80042b4 <HAL_I2C_Mem_Read+0x24>
      {
        return HAL_ERROR;
      }
      else
      {
        return HAL_TIMEOUT;
 800436a:	2003      	movs	r0, #3
 800436c:	e00d      	b.n	800438a <HAL_I2C_Mem_Read+0xfa>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800436e:	6823      	ldr	r3, [r4, #0]
 8004370:	2220      	movs	r2, #32
 8004372:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 8004374:	6859      	ldr	r1, [r3, #4]
 8004376:	4a06      	ldr	r2, [pc, #24]	; (8004390 <HAL_I2C_Mem_Read+0x100>)
 8004378:	400a      	ands	r2, r1
 800437a:	605a      	str	r2, [r3, #4]
    
    hi2c->State = HAL_I2C_STATE_READY;
 800437c:	2301      	movs	r3, #1
 800437e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004382:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 8004386:	e000      	b.n	800438a <HAL_I2C_Mem_Read+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004388:	2002      	movs	r0, #2
  }
}
 800438a:	b002      	add	sp, #8
 800438c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004390:	fe00e800 	.word	0xfe00e800

08004394 <HAL_I2C_GetState>:
  * @param  hi2c : I2C handle
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
  return hi2c->State;
 8004394:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8004398:	4770      	bx	lr

0800439a <SPI_WaitFlagStateUntilTimeout>:
  * @param State : flag state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 800439a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800439e:	4604      	mov	r4, r0
 80043a0:	460f      	mov	r7, r1
 80043a2:	4616      	mov	r6, r2
 80043a4:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 80043a6:	f7fe fbaf 	bl	8002b08 <HAL_GetTick>
 80043aa:	4680      	mov	r8, r0
     
  while((hspi->Instance->SR & Flag) != State)
 80043ac:	6823      	ldr	r3, [r4, #0]
 80043ae:	689a      	ldr	r2, [r3, #8]
 80043b0:	403a      	ands	r2, r7
 80043b2:	42b2      	cmp	r2, r6
 80043b4:	d034      	beq.n	8004420 <SPI_WaitFlagStateUntilTimeout+0x86>
  {
    if(Timeout != HAL_MAX_DELAY)
 80043b6:	1c6a      	adds	r2, r5, #1
 80043b8:	d0f9      	beq.n	80043ae <SPI_WaitFlagStateUntilTimeout+0x14>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80043ba:	b94d      	cbnz	r5, 80043d0 <SPI_WaitFlagStateUntilTimeout+0x36>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043bc:	6823      	ldr	r3, [r4, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80043c4:	605a      	str	r2, [r3, #4]
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043c6:	6862      	ldr	r2, [r4, #4]
 80043c8:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80043cc:	d112      	bne.n	80043f4 <SPI_WaitFlagStateUntilTimeout+0x5a>
 80043ce:	e006      	b.n	80043de <SPI_WaitFlagStateUntilTimeout+0x44>
     
  while((hspi->Instance->SR & Flag) != State)
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80043d0:	f7fe fb9a 	bl	8002b08 <HAL_GetTick>
 80043d4:	ebc8 0000 	rsb	r0, r8, r0
 80043d8:	42a8      	cmp	r0, r5
 80043da:	d9e7      	bls.n	80043ac <SPI_WaitFlagStateUntilTimeout+0x12>
 80043dc:	e7ee      	b.n	80043bc <SPI_WaitFlagStateUntilTimeout+0x22>
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043de:	68a2      	ldr	r2, [r4, #8]
 80043e0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80043e4:	d002      	beq.n	80043ec <SPI_WaitFlagStateUntilTimeout+0x52>
 80043e6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80043ea:	d103      	bne.n	80043f4 <SPI_WaitFlagStateUntilTimeout+0x5a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043f2:	601a      	str	r2, [r3, #0]
        }
        
        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 80043f4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80043f6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
        {
          __HAL_SPI_RESET_CRC(hspi);
 80043fa:	bf01      	itttt	eq
 80043fc:	681a      	ldreq	r2, [r3, #0]
 80043fe:	f422 5200 	biceq.w	r2, r2, #8192	; 0x2000
 8004402:	601a      	streq	r2, [r3, #0]
 8004404:	681a      	ldreq	r2, [r3, #0]
 8004406:	bf04      	itt	eq
 8004408:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
 800440c:	601a      	streq	r2, [r3, #0]
        }
        
        hspi->State= HAL_SPI_STATE_READY;
 800440e:	2301      	movs	r3, #1
 8004410:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004414:	2300      	movs	r3, #0
 8004416:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 800441a:	2003      	movs	r0, #3
 800441c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;      
 8004420:	2000      	movs	r0, #0
}
 8004422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004426 <SPI_WaitFifoStateUntilTimeout>:
  * @param State: Fifo state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 8004426:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800442a:	4604      	mov	r4, r0
 800442c:	460f      	mov	r7, r1
 800442e:	4616      	mov	r6, r2
 8004430:	461d      	mov	r5, r3
  __IO uint8_t tmpreg __attribute((unused));
  uint32_t tickstart = HAL_GetTick();
 8004432:	f7fe fb69 	bl	8002b08 <HAL_GetTick>
 8004436:	4680      	mov	r8, r0

  while((hspi->Instance->SR & Flag) != State)
 8004438:	6821      	ldr	r1, [r4, #0]
 800443a:	688a      	ldr	r2, [r1, #8]
 800443c:	403a      	ands	r2, r7
 800443e:	42b2      	cmp	r2, r6
 8004440:	d03b      	beq.n	80044ba <SPI_WaitFifoStateUntilTimeout+0x94>
  {
    if((Flag == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004442:	f5b7 6fc0 	cmp.w	r7, #1536	; 0x600
 8004446:	d104      	bne.n	8004452 <SPI_WaitFifoStateUntilTimeout+0x2c>
 8004448:	b91e      	cbnz	r6, 8004452 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
 800444a:	7b0b      	ldrb	r3, [r1, #12]
 800444c:	b2db      	uxtb	r3, r3
 800444e:	f88d 3007 	strb.w	r3, [sp, #7]
    }
    if(Timeout != HAL_MAX_DELAY)
 8004452:	1c6b      	adds	r3, r5, #1
 8004454:	d0f1      	beq.n	800443a <SPI_WaitFifoStateUntilTimeout+0x14>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8004456:	b94d      	cbnz	r5, 800446c <SPI_WaitFifoStateUntilTimeout+0x46>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004458:	6823      	ldr	r3, [r4, #0]
 800445a:	685a      	ldr	r2, [r3, #4]
 800445c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004460:	605a      	str	r2, [r3, #4]
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004462:	6862      	ldr	r2, [r4, #4]
 8004464:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8004468:	d112      	bne.n	8004490 <SPI_WaitFifoStateUntilTimeout+0x6a>
 800446a:	e006      	b.n	800447a <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
    }
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800446c:	f7fe fb4c 	bl	8002b08 <HAL_GetTick>
 8004470:	ebc8 0000 	rsb	r0, r8, r0
 8004474:	42a8      	cmp	r0, r5
 8004476:	d9df      	bls.n	8004438 <SPI_WaitFifoStateUntilTimeout+0x12>
 8004478:	e7ee      	b.n	8004458 <SPI_WaitFifoStateUntilTimeout+0x32>
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800447a:	68a2      	ldr	r2, [r4, #8]
 800447c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004480:	d002      	beq.n	8004488 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004482:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004486:	d103      	bne.n	8004490 <SPI_WaitFifoStateUntilTimeout+0x6a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800448e:	601a      	str	r2, [r3, #0]
        }
        
        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 8004490:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004492:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
        {
          __HAL_SPI_RESET_CRC(hspi);
 8004496:	bf01      	itttt	eq
 8004498:	681a      	ldreq	r2, [r3, #0]
 800449a:	f422 5200 	biceq.w	r2, r2, #8192	; 0x2000
 800449e:	601a      	streq	r2, [r3, #0]
 80044a0:	681a      	ldreq	r2, [r3, #0]
 80044a2:	bf04      	itt	eq
 80044a4:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
 80044a8:	601a      	streq	r2, [r3, #0]
        }
        
        hspi->State = HAL_SPI_STATE_READY;
 80044aa:	2301      	movs	r3, #1
 80044ac:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044b0:	2300      	movs	r3, #0
 80044b2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 80044b6:	2003      	movs	r0, #3
 80044b8:	e000      	b.n	80044bc <SPI_WaitFifoStateUntilTimeout+0x96>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;      
 80044ba:	2000      	movs	r0, #0
}
 80044bc:	b002      	add	sp, #8
 80044be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080044c2 <SPI_EndRxTxTransaction>:
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 80044c2:	b538      	push	{r3, r4, r5, lr}
 80044c4:	460d      	mov	r5, r1
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 80044c6:	2200      	movs	r2, #0
 80044c8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80044cc:	462b      	mov	r3, r5
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 80044ce:	4604      	mov	r4, r0
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 80044d0:	f7ff ffa9 	bl	8004426 <SPI_WaitFifoStateUntilTimeout>
 80044d4:	4602      	mov	r2, r0
 80044d6:	b968      	cbnz	r0, 80044f4 <SPI_EndRxTxTransaction+0x32>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout) != HAL_OK)
 80044d8:	4620      	mov	r0, r4
 80044da:	2180      	movs	r1, #128	; 0x80
 80044dc:	462b      	mov	r3, r5
 80044de:	f7ff ff5c 	bl	800439a <SPI_WaitFlagStateUntilTimeout>
 80044e2:	4602      	mov	r2, r0
 80044e4:	b930      	cbnz	r0, 80044f4 <SPI_EndRxTxTransaction+0x32>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout) != HAL_OK)
 80044e6:	4620      	mov	r0, r4
 80044e8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80044ec:	462b      	mov	r3, r5
 80044ee:	f7ff ff9a 	bl	8004426 <SPI_WaitFifoStateUntilTimeout>
 80044f2:	b130      	cbz	r0, 8004502 <SPI_EndRxTxTransaction+0x40>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 80044f4:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 80044f8:	f043 0320 	orr.w	r3, r3, #32
 80044fc:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    return HAL_TIMEOUT;
 8004500:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8004502:	bd38      	pop	{r3, r4, r5, pc}

08004504 <HAL_SPI_MspInit>:
  * @brief SPI MSP Init
  * @param hspi: SPI handle
  * @retval None
  */
 __weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8004504:	4770      	bx	lr

08004506 <HAL_SPI_Init>:
  *         in the SPI_InitTypeDef and create the associated handle.
  * @param  hspi: SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004506:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;
  
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8004508:	4604      	mov	r4, r0
 800450a:	2800      	cmp	r0, #0
 800450c:	d04c      	beq.n	80045a8 <HAL_SPI_Init+0xa2>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  
  hspi->State = HAL_SPI_STATE_BUSY;
 800450e:	2302      	movs	r3, #2
 8004510:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
 8004514:	f7ff fff6 	bl	8004504 <HAL_SPI_MspInit>
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004518:	6821      	ldr	r1, [r4, #0]
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800451a:	68e2      	ldr	r2, [r4, #12]
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800451c:	680b      	ldr	r3, [r1, #0]
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800451e:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004526:	600b      	str	r3, [r1, #0]
 8004528:	f04f 0300 	mov.w	r3, #0
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800452c:	d903      	bls.n	8004536 <HAL_SPI_Init+0x30>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800452e:	4618      	mov	r0, r3
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }
  
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 8004530:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8004534:	e001      	b.n	800453a <HAL_SPI_Init+0x34>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004536:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800453a:	bf18      	it	ne
 800453c:	62a3      	strne	r3, [r4, #40]	; 0x28
  }
  
  /* Align the CRC Length on the data size */
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800453e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004540:	b92b      	cbnz	r3, 800454e <HAL_SPI_Init+0x48>
  {
    /* CRC Lengtht aligned on the data size : value set by default */
    if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004542:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004546:	bf8c      	ite	hi
 8004548:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800454a:	2301      	movls	r3, #1
 800454c:	6323      	str	r3, [r4, #48]	; 0x30
 800454e:	6865      	ldr	r5, [r4, #4]
 8004550:	68a6      	ldr	r6, [r4, #8]
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 8004552:	69a3      	ldr	r3, [r4, #24]
 8004554:	432e      	orrs	r6, r5
 8004556:	6925      	ldr	r5, [r4, #16]
 8004558:	432e      	orrs	r6, r5
 800455a:	6965      	ldr	r5, [r4, #20]
 800455c:	432e      	orrs	r6, r5
 800455e:	69e5      	ldr	r5, [r4, #28]
 8004560:	432e      	orrs	r6, r5
 8004562:	6a25      	ldr	r5, [r4, #32]
 8004564:	432e      	orrs	r6, r5
 8004566:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8004568:	432e      	orrs	r6, r5
 800456a:	f403 7500 	and.w	r5, r3, #512	; 0x200
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 800456e:	4335      	orrs	r5, r6
  }
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
 8004570:	600d      	str	r5, [r1, #0]
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
  
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8004572:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8004574:	2d02      	cmp	r5, #2
  {
    hspi->Instance->CR1|= SPI_CR1_CRCL;
 8004576:	bf02      	ittt	eq
 8004578:	680d      	ldreq	r5, [r1, #0]
 800457a:	f445 6500 	orreq.w	r5, r5, #2048	; 0x800
 800457e:	600d      	streq	r5, [r1, #0]
 8004580:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004582:	432a      	orrs	r2, r5
 8004584:	6b65      	ldr	r5, [r4, #52]	; 0x34
  }
  
  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 8004586:	0c1b      	lsrs	r3, r3, #16
 8004588:	4315      	orrs	r5, r2
 800458a:	f003 0204 	and.w	r2, r3, #4
 800458e:	ea45 0302 	orr.w	r3, r5, r2
                         hspi->Init.DataSize ) | frxth;
 8004592:	4303      	orrs	r3, r0
    hspi->Instance->CR1|= SPI_CR1_CRCL;
  }
  
  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 8004594:	604b      	str	r3, [r1, #4]
                         hspi->Init.DataSize ) | frxth;
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 8004596:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004598:	610b      	str	r3, [r1, #16]
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800459a:	2000      	movs	r0, #0
  hspi->State= HAL_SPI_STATE_READY;
 800459c:	2301      	movs	r3, #1
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800459e:	f884 005e 	strb.w	r0, [r4, #94]	; 0x5e
  hspi->State= HAL_SPI_STATE_READY;
 80045a2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  
  return HAL_OK;
 80045a6:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t frxth;
  
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  { 
    return HAL_ERROR;
 80045a8:	2001      	movs	r0, #1
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State= HAL_SPI_STATE_READY;
  
  return HAL_OK;
}
 80045aa:	bd70      	pop	{r4, r5, r6, pc}

080045ac <HAL_SPI_MspDeInit>:
  * @brief SPI MSP DeInit
  * @param hspi: SPI handle
  * @retval None
  */
 __weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 80045ac:	4770      	bx	lr

080045ae <HAL_SPI_DeInit>:
  * @brief  DeInitializes the SPI peripheral 
  * @param  hspi: SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80045ae:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80045b0:	4604      	mov	r4, r0
 80045b2:	b188      	cbz	r0, 80045d8 <HAL_SPI_DeInit+0x2a>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
  
  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80045b4:	6802      	ldr	r2, [r0, #0]
  if(hspi == NULL)
  {
     return HAL_ERROR;
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045b6:	2302      	movs	r3, #2
 80045b8:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  
  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80045bc:	6813      	ldr	r3, [r2, #0]
 80045be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045c2:	6013      	str	r3, [r2, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80045c4:	f7ff fff2 	bl	80045ac <HAL_SPI_MspDeInit>
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045c8:	2000      	movs	r0, #0
 80045ca:	f884 005e 	strb.w	r0, [r4, #94]	; 0x5e
  hspi->State = HAL_SPI_STATE_RESET;
 80045ce:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
  
  __HAL_UNLOCK(hspi);
 80045d2:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
    
  return HAL_OK;
 80045d6:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
     return HAL_ERROR;
 80045d8:	2001      	movs	r0, #1
  hspi->State = HAL_SPI_STATE_RESET;
  
  __HAL_UNLOCK(hspi);
    
  return HAL_OK;
}
 80045da:	bd10      	pop	{r4, pc}

080045dc <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80045dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __IO uint16_t tmpreg __attribute((unused)) = 0;
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 80045e0:	f890 505d 	ldrb.w	r5, [r0, #93]	; 0x5d
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80045e4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  __IO uint16_t tmpreg __attribute((unused)) = 0;
 80045e6:	f04f 0b00 	mov.w	fp, #0
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 80045ea:	2d01      	cmp	r5, #1
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80045ec:	4604      	mov	r4, r0
 80045ee:	4689      	mov	r9, r1
 80045f0:	4692      	mov	sl, r2
 80045f2:	4698      	mov	r8, r3
  __IO uint16_t tmpreg __attribute((unused)) = 0;
 80045f4:	f8ad b006 	strh.w	fp, [sp, #6]
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 80045f8:	d001      	beq.n	80045fe <HAL_SPI_TransmitReceive+0x22>
  {
    return HAL_BUSY;
 80045fa:	2002      	movs	r0, #2
 80045fc:	e138      	b.n	8004870 <HAL_SPI_TransmitReceive+0x294>
  }
  
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 80045fe:	2900      	cmp	r1, #0
 8004600:	f000 8133 	beq.w	800486a <HAL_SPI_TransmitReceive+0x28e>
 8004604:	2a00      	cmp	r2, #0
 8004606:	f000 8130 	beq.w	800486a <HAL_SPI_TransmitReceive+0x28e>
 800460a:	2b00      	cmp	r3, #0
 800460c:	f000 812d 	beq.w	800486a <HAL_SPI_TransmitReceive+0x28e>
  {
    return HAL_ERROR;
  }

  tickstart = HAL_GetTick();
 8004610:	f7fe fa7a 	bl	8002b08 <HAL_GetTick>
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 8004614:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 8004618:	2b01      	cmp	r3, #1
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
  {
    return HAL_ERROR;
  }

  tickstart = HAL_GetTick();
 800461a:	4607      	mov	r7, r0
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 800461c:	d0ed      	beq.n	80045fa <HAL_SPI_TransmitReceive+0x1e>
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800461e:	2305      	movs	r3, #5
 8004620:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->pTxBuffPtr  = pTxData;
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 8004624:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004626:	6822      	ldr	r2, [r4, #0]
  }

  tickstart = HAL_GetTick();
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 8004628:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
  hspi->pTxBuffPtr  = pTxData;
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 800462c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  {
    __HAL_SPI_RESET_CRC(hspi);
 8004630:	bf08      	it	eq
 8004632:	6813      	ldreq	r3, [r2, #0]
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004634:	f884 b05e 	strb.w	fp, [r4, #94]	; 0x5e
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    __HAL_SPI_RESET_CRC(hspi);
 8004638:	bf08      	it	eq
 800463a:	f423 5300 	biceq.w	r3, r3, #8192	; 0x2000
  /* Process Locked */
  __HAL_LOCK(hspi); 
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = pRxData;
 800463e:	f8c4 a040 	str.w	sl, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004642:	f8a4 8046 	strh.w	r8, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004646:	f8a4 8044 	strh.w	r8, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = pTxData;
 800464a:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800464e:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size; 
 8004652:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    __HAL_SPI_RESET_CRC(hspi);
 8004656:	bf04      	itt	eq
 8004658:	6013      	streq	r3, [r2, #0]
 800465a:	6813      	ldreq	r3, [r2, #0]
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800465c:	68e1      	ldr	r1, [r4, #12]
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    __HAL_SPI_RESET_CRC(hspi);
 800465e:	bf04      	itt	eq
 8004660:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
 8004664:	6013      	streq	r3, [r2, #0]
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 8004666:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  {
    /* set fiforxthreshold according the reception data lenght: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800466a:	6853      	ldr	r3, [r2, #4]
  {
    __HAL_SPI_RESET_CRC(hspi);
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800466c:	d802      	bhi.n	8004674 <HAL_SPI_TransmitReceive+0x98>
 800466e:	f1b8 0f01 	cmp.w	r8, #1
 8004672:	d902      	bls.n	800467a <HAL_SPI_TransmitReceive+0x9e>
  {
    /* set fiforxthreshold according the reception data lenght: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004674:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004678:	e001      	b.n	800467e <HAL_SPI_TransmitReceive+0xa2>
  }
  else
  {
    /* set fiforxthreshold according the reception data lenght: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800467a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800467e:	6053      	str	r3, [r2, #4]
  }
  
  /* Check if the SPI is already enabled */ 
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8004680:	6813      	ldr	r3, [r2, #0]
 8004682:	0658      	lsls	r0, r3, #25
  {
    /* Enable SPI peripheral */    
    __HAL_SPI_ENABLE(hspi);
 8004684:	bf5e      	ittt	pl
 8004686:	6813      	ldrpl	r3, [r2, #0]
 8004688:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 800468c:	6013      	strpl	r3, [r2, #0]
  }
  
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800468e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004692:	d94b      	bls.n	800472c <HAL_SPI_TransmitReceive+0x150>
  {  
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 8004694:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004696:	f8b4 0046 	ldrh.w	r0, [r4, #70]	; 0x46
 800469a:	2b00      	cmp	r3, #0
 800469c:	d034      	beq.n	8004708 <HAL_SPI_TransmitReceive+0x12c>
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 800469e:	6822      	ldr	r2, [r4, #0]
 80046a0:	6891      	ldr	r1, [r2, #8]
 80046a2:	0789      	lsls	r1, r1, #30
 80046a4:	d511      	bpl.n	80046ca <HAL_SPI_TransmitReceive+0xee>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80046a8:	8809      	ldrh	r1, [r1, #0]
 80046aa:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ac:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80046ae:	3b01      	subs	r3, #1
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046b0:	3102      	adds	r1, #2
        hspi->TxXferCount--;
 80046b2:	b29b      	uxth	r3, r3
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046b4:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80046b6:	87e3      	strh	r3, [r4, #62]	; 0x3e
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 80046b8:	b93b      	cbnz	r3, 80046ca <HAL_SPI_TransmitReceive+0xee>
 80046ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80046bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80046c0:	bf02      	ittt	eq
 80046c2:	6813      	ldreq	r3, [r2, #0]
 80046c4:	f443 5380 	orreq.w	r3, r3, #4096	; 0x1000
 80046c8:	6013      	streq	r3, [r2, #0]
        } 
      }
      
      /* Wait until RXNE flag */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 80046ca:	b168      	cbz	r0, 80046e8 <HAL_SPI_TransmitReceive+0x10c>
 80046cc:	6823      	ldr	r3, [r4, #0]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	07d2      	lsls	r2, r2, #31
 80046d2:	d509      	bpl.n	80046e8 <HAL_SPI_TransmitReceive+0x10c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046d8:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046dc:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 80046de:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80046e2:	3b01      	subs	r3, #1
 80046e4:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      }
      if(Timeout != HAL_MAX_DELAY)
 80046e8:	1c75      	adds	r5, r6, #1
 80046ea:	d0d3      	beq.n	8004694 <HAL_SPI_TransmitReceive+0xb8>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout)) 
 80046ec:	b936      	cbnz	r6, 80046fc <HAL_SPI_TransmitReceive+0x120>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046ee:	2301      	movs	r3, #1
 80046f0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
          __HAL_UNLOCK(hspi);
 80046f4:	2300      	movs	r3, #0
 80046f6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 80046fa:	e0b8      	b.n	800486e <HAL_SPI_TransmitReceive+0x292>
        hspi->pRxBuffPtr += sizeof(uint16_t);
        hspi->RxXferCount--;
      }
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout)) 
 80046fc:	f7fe fa04 	bl	8002b08 <HAL_GetTick>
 8004700:	1bc0      	subs	r0, r0, r7
 8004702:	42b0      	cmp	r0, r6
 8004704:	d9c6      	bls.n	8004694 <HAL_SPI_TransmitReceive+0xb8>
 8004706:	e7f2      	b.n	80046ee <HAL_SPI_TransmitReceive+0x112>
  }
  
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
  {  
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 8004708:	2800      	cmp	r0, #0
 800470a:	d1de      	bne.n	80046ca <HAL_SPI_TransmitReceive+0xee>
      }
    }
  }
  
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 800470c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800470e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004712:	f040 808a 	bne.w	800482a <HAL_SPI_TransmitReceive+0x24e>
 8004716:	e05d      	b.n	80047d4 <HAL_SPI_TransmitReceive+0x1f8>
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
    {
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 8004718:	6822      	ldr	r2, [r4, #0]
 800471a:	6891      	ldr	r1, [r2, #8]
 800471c:	0788      	lsls	r0, r1, #30
 800471e:	d409      	bmi.n	8004734 <HAL_SPI_TransmitReceive+0x158>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
      }
            
      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 8004720:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004724:	2b00      	cmp	r3, #0
 8004726:	d126      	bne.n	8004776 <HAL_SPI_TransmitReceive+0x19a>
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
          hspi->RxXferCount--;
        }
      }
      if(Timeout != HAL_MAX_DELAY)
 8004728:	1c73      	adds	r3, r6, #1
 800472a:	d146      	bne.n	80047ba <HAL_SPI_TransmitReceive+0x1de>
    }  
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 800472c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1f2      	bne.n	8004718 <HAL_SPI_TransmitReceive+0x13c>
 8004732:	e04a      	b.n	80047ca <HAL_SPI_TransmitReceive+0x1ee>
 8004734:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    {
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
 8004736:	2b02      	cmp	r3, #2
          hspi->pTxBuffPtr += sizeof(uint16_t);
          hspi->TxXferCount -= 2;
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8004738:	bf9f      	itttt	ls
 800473a:	1c4b      	addls	r3, r1, #1
 800473c:	63a3      	strls	r3, [r4, #56]	; 0x38
 800473e:	780b      	ldrbls	r3, [r1, #0]
 8004740:	7313      	strbls	r3, [r2, #12]
          hspi->TxXferCount--;
 8004742:	bf91      	iteee	ls
 8004744:	8fe3      	ldrhls	r3, [r4, #62]	; 0x3e
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8004746:	8809      	ldrhhi	r1, [r1, #0]
 8004748:	60d1      	strhi	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
          hspi->TxXferCount -= 2;
 800474a:	3b02      	subhi	r3, #2
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
          hspi->TxXferCount--;
 800474c:	bf94      	ite	ls
 800474e:	f103 33ff 	addls.w	r3, r3, #4294967295	; 0xffffffff
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004752:	6ba2      	ldrhi	r2, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2;
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
          hspi->TxXferCount--;
 8004754:	87e3      	strh	r3, [r4, #62]	; 0x3e
        }
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 8004756:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004758:	bf84      	itt	hi
 800475a:	3202      	addhi	r2, #2
 800475c:	63a2      	strhi	r2, [r4, #56]	; 0x38
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
          hspi->TxXferCount--;
        }
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1de      	bne.n	8004720 <HAL_SPI_TransmitReceive+0x144>
 8004762:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004764:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004768:	bf01      	itttt	eq
 800476a:	6822      	ldreq	r2, [r4, #0]
 800476c:	6813      	ldreq	r3, [r2, #0]
 800476e:	f443 5380 	orreq.w	r3, r3, #4096	; 0x1000
 8004772:	6013      	streq	r3, [r2, #0]
 8004774:	e7d4      	b.n	8004720 <HAL_SPI_TransmitReceive+0x144>
        }
      }
            
      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 8004776:	6822      	ldr	r2, [r4, #0]
 8004778:	6891      	ldr	r1, [r2, #8]
 800477a:	07c9      	lsls	r1, r1, #31
 800477c:	d5d4      	bpl.n	8004728 <HAL_SPI_TransmitReceive+0x14c>
      {
        if(hspi->RxXferCount > 1)
 800477e:	2b01      	cmp	r3, #1
 8004780:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004782:	d910      	bls.n	80047a6 <HAL_SPI_TransmitReceive+0x1ca>
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004784:	68d1      	ldr	r1, [r2, #12]
 8004786:	f823 1b02 	strh.w	r1, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800478a:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2;
 800478c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004790:	3b02      	subs	r3, #2
 8004792:	b29b      	uxth	r3, r3
          if(hspi->RxXferCount <= 1)
 8004794:	2b01      	cmp	r3, #1
      {
        if(hspi->RxXferCount > 1)
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
          hspi->pRxBuffPtr += sizeof(uint16_t);
          hspi->RxXferCount -= 2;
 8004796:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if(hspi->RxXferCount <= 1)
 800479a:	d8c5      	bhi.n	8004728 <HAL_SPI_TransmitReceive+0x14c>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800479c:	6853      	ldr	r3, [r2, #4]
 800479e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80047a2:	6053      	str	r3, [r2, #4]
 80047a4:	e7c0      	b.n	8004728 <HAL_SPI_TransmitReceive+0x14c>
          }
        }
        else
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
 80047a6:	1c59      	adds	r1, r3, #1
 80047a8:	6421      	str	r1, [r4, #64]	; 0x40
 80047aa:	7b12      	ldrb	r2, [r2, #12]
 80047ac:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 80047ae:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80047b2:	3b01      	subs	r3, #1
 80047b4:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 80047b8:	e7b6      	b.n	8004728 <HAL_SPI_TransmitReceive+0x14c>
        }
      }
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80047ba:	2e00      	cmp	r6, #0
 80047bc:	d097      	beq.n	80046ee <HAL_SPI_TransmitReceive+0x112>
 80047be:	f7fe f9a3 	bl	8002b08 <HAL_GetTick>
 80047c2:	1bc0      	subs	r0, r0, r7
 80047c4:	42b0      	cmp	r0, r6
 80047c6:	d9b1      	bls.n	800472c <HAL_SPI_TransmitReceive+0x150>
 80047c8:	e791      	b.n	80046ee <HAL_SPI_TransmitReceive+0x112>
    }  
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 80047ca:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1a6      	bne.n	8004720 <HAL_SPI_TransmitReceive+0x144>
 80047d2:	e79b      	b.n	800470c <HAL_SPI_TransmitReceive+0x130>
  
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SPI_FLAG_TXE, Timeout) != HAL_OK)
 80047d4:	2102      	movs	r1, #2
 80047d6:	4620      	mov	r0, r4
 80047d8:	460a      	mov	r2, r1
 80047da:	4633      	mov	r3, r6
 80047dc:	f7ff fddd 	bl	800439a <SPI_WaitFlagStateUntilTimeout>
 80047e0:	b128      	cbz	r0, 80047ee <HAL_SPI_TransmitReceive+0x212>
    {  
      /* Erreur on the CRC reception */
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 80047e2:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 80047e6:	f043 0302 	orr.w	r3, r3, #2
 80047ea:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    }
    
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80047ee:	68e3      	ldr	r3, [r4, #12]
 80047f0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80047f4:	6823      	ldr	r3, [r4, #0]
 80047f6:	d102      	bne.n	80047fe <HAL_SPI_TransmitReceive+0x222>
    {
      tmpreg = hspi->Instance->DR;
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	e013      	b.n	8004826 <HAL_SPI_TransmitReceive+0x24a>
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80047fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
    {
      tmpreg = hspi->Instance->DR;
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 8004800:	7b1b      	ldrb	r3, [r3, #12]
 8004802:	f8ad 3006 	strh.w	r3, [sp, #6]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8004806:	2902      	cmp	r1, #2
 8004808:	d10f      	bne.n	800482a <HAL_SPI_TransmitReceive+0x24e>
      {
        if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SPI_FLAG_TXE, Timeout) != HAL_OK) 
 800480a:	4620      	mov	r0, r4
 800480c:	460a      	mov	r2, r1
 800480e:	4633      	mov	r3, r6
 8004810:	f7ff fdc3 	bl	800439a <SPI_WaitFlagStateUntilTimeout>
 8004814:	b128      	cbz	r0, 8004822 <HAL_SPI_TransmitReceive+0x246>
        {  
          /* Erreur on the CRC reception */
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 8004816:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 800481a:	f043 0302 	orr.w	r3, r3, #2
 800481e:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
        }    
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 8004822:	6823      	ldr	r3, [r4, #0]
 8004824:	7b1b      	ldrb	r3, [r3, #12]
 8004826:	f8ad 3006 	strh.w	r3, [sp, #6]
      }
    }
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 800482a:	4620      	mov	r0, r4
 800482c:	4631      	mov	r1, r6
 800482e:	f7ff fe48 	bl	80044c2 <SPI_EndRxTxTransaction>
 8004832:	b9e0      	cbnz	r0, 800486e <HAL_SPI_TransmitReceive+0x292>
  }

  hspi->State = HAL_SPI_STATE_READY;
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8004834:	6825      	ldr	r5, [r4, #0]
 8004836:	68aa      	ldr	r2, [r5, #8]
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004838:	2301      	movs	r3, #1
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800483a:	f012 0110 	ands.w	r1, r2, #16
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  hspi->State = HAL_SPI_STATE_READY;
 800483e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
 8004842:	f894 205e 	ldrb.w	r2, [r4, #94]	; 0x5e
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8004846:	d00a      	beq.n	800485e <HAL_SPI_TransmitReceive+0x282>
  {
    hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 8004848:	f042 0202 	orr.w	r2, r2, #2
 800484c:	f884 205e 	strb.w	r2, [r4, #94]	; 0x5e
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8004850:	f06f 0210 	mvn.w	r2, #16
 8004854:	60aa      	str	r2, [r5, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004856:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
    
    return HAL_ERROR;
 800485a:	4618      	mov	r0, r3
 800485c:	e008      	b.n	8004870 <HAL_SPI_TransmitReceive+0x294>
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
  {
    return HAL_BUSY;
 800485e:	1c10      	adds	r0, r2, #0
    
    return HAL_ERROR;
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004860:	f884 105c 	strb.w	r1, [r4, #92]	; 0x5c
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
  {
    return HAL_BUSY;
 8004864:	bf18      	it	ne
 8004866:	2001      	movne	r0, #1
 8004868:	e002      	b.n	8004870 <HAL_SPI_TransmitReceive+0x294>
  }
  
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
  {
    return HAL_ERROR;
 800486a:	4628      	mov	r0, r5
 800486c:	e000      	b.n	8004870 <HAL_SPI_TransmitReceive+0x294>
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
 800486e:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_OK;
  }
}
 8004870:	b003      	add	sp, #12
 8004872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004876 <HAL_SPI_GetState>:
  * @retval HAL state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
  return hspi->State;
}
 8004876:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
 800487a:	4770      	bx	lr

0800487c <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800487c:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800487e:	b180      	cbz	r0, 80048a2 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8004880:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004884:	b113      	cbz	r3, 800488c <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8004886:	2300      	movs	r3, #0
 8004888:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800488c:	b109      	cbz	r1, 8004892 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800488e:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8004892:	2301      	movs	r3, #1
 8004894:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8004898:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800489a:	f000 fc85 	bl	80051a8 <USBD_LL_Init>
  
  return USBD_OK; 
 800489e:	2000      	movs	r0, #0
 80048a0:	bd08      	pop	{r3, pc}
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 80048a2:	2002      	movs	r0, #2
  pdev->id = id;
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
  
  return USBD_OK; 
}
 80048a4:	bd08      	pop	{r3, pc}

080048a6 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 80048a6:	b119      	cbz	r1, 80048b0 <USBD_RegisterClass+0xa>
  {
    /* link the class tgo the USB Device handle */
    pdev->pClass = pclass;
 80048a8:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 80048ac:	2000      	movs	r0, #0
 80048ae:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80048b0:	2002      	movs	r0, #2
  }
  
  return status;
}
 80048b2:	4770      	bx	lr

080048b4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80048b4:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80048b6:	f000 fcb5 	bl	8005224 <USBD_LL_Start>
  
  return USBD_OK;  
}
 80048ba:	2000      	movs	r0, #0
 80048bc:	bd08      	pop	{r3, pc}

080048be <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80048be:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80048c0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80048c4:	b90b      	cbnz	r3, 80048ca <USBD_SetClassConfig+0xc>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80048c6:	2002      	movs	r0, #2
 80048c8:	bd08      	pop	{r3, pc}
  
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4798      	blx	r3
 80048ce:	2800      	cmp	r0, #0
 80048d0:	d1f9      	bne.n	80048c6 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 80048d2:	bd08      	pop	{r3, pc}

080048d4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80048d4:	b508      	push	{r3, lr}
  /* Clear configuration  and Deinitialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80048d6:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	4798      	blx	r3
  return USBD_OK;
}
 80048de:	2000      	movs	r0, #0
 80048e0:	bd08      	pop	{r3, pc}

080048e2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80048e2:	b538      	push	{r3, r4, r5, lr}
 80048e4:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80048e6:	f500 7502 	add.w	r5, r0, #520	; 0x208
 80048ea:	4628      	mov	r0, r5
 80048ec:	f000 f8c8 	bl	8004a80 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80048f0:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 80048f2:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{

  USBD_ParseSetupRequest(&pdev->request, psetup);
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80048f6:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 80048fa:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 80048fe:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8004902:	f001 031f 	and.w	r3, r1, #31
 8004906:	2b01      	cmp	r3, #1
 8004908:	d00c      	beq.n	8004924 <USBD_LL_SetupStage+0x42>
 800490a:	d306      	bcc.n	800491a <USBD_LL_SetupStage+0x38>
 800490c:	2b02      	cmp	r3, #2
 800490e:	d10e      	bne.n	800492e <USBD_LL_SetupStage+0x4c>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8004910:	4620      	mov	r0, r4
 8004912:	4629      	mov	r1, r5
 8004914:	f000 f9f8 	bl	8004d08 <USBD_StdEPReq>
    break;
 8004918:	e00e      	b.n	8004938 <USBD_LL_SetupStage+0x56>
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 800491a:	4620      	mov	r0, r4
 800491c:	4629      	mov	r1, r5
 800491e:	f000 f8cf 	bl	8004ac0 <USBD_StdDevReq>
    break;
 8004922:	e009      	b.n	8004938 <USBD_LL_SetupStage+0x56>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8004924:	4620      	mov	r0, r4
 8004926:	4629      	mov	r1, r5
 8004928:	f000 f9d6 	bl	8004cd8 <USBD_StdItfReq>
    break;
 800492c:	e004      	b.n	8004938 <USBD_LL_SetupStage+0x56>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 800492e:	4620      	mov	r0, r4
 8004930:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004934:	f000 fc8e 	bl	8005254 <USBD_LL_StallEP>
    break;
  }  
  return USBD_OK;  
}
 8004938:	2000      	movs	r0, #0
 800493a:	bd38      	pop	{r3, r4, r5, pc}

0800493c <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800493c:	b510      	push	{r4, lr}
 800493e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8004940:	bb09      	cbnz	r1, 8004986 <USBD_LL_DataOutStage+0x4a>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8004942:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8004946:	2b03      	cmp	r3, #3
 8004948:	d126      	bne.n	8004998 <USBD_LL_DataOutStage+0x5c>
    {
      if(pep->rem_length > pep->maxpacket)
 800494a:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
 800494e:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 8004952:	4299      	cmp	r1, r3
 8004954:	d90a      	bls.n	800496c <USBD_LL_DataOutStage+0x30>
      {
        pep->rem_length -=  pep->maxpacket;
 8004956:	1ac9      	subs	r1, r1, r3
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8004958:	428b      	cmp	r3, r1
 800495a:	bf28      	it	cs
 800495c:	460b      	movcs	r3, r1
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 800495e:	f8c0 110c 	str.w	r1, [r0, #268]	; 0x10c
       
        USBD_CtlContinueRx (pdev, 
 8004962:	4611      	mov	r1, r2
 8004964:	b29a      	uxth	r2, r3
 8004966:	f000 fa6c 	bl	8004e42 <USBD_CtlContinueRx>
 800496a:	e015      	b.n	8004998 <USBD_LL_DataOutStage+0x5c>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800496c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	b123      	cbz	r3, 800497e <USBD_LL_DataOutStage+0x42>
 8004974:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004978:	2a03      	cmp	r2, #3
 800497a:	d100      	bne.n	800497e <USBD_LL_DataOutStage+0x42>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev); 
 800497c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800497e:	4620      	mov	r0, r4
 8004980:	f000 fa68 	bl	8004e54 <USBD_CtlSendStatus>
 8004984:	e008      	b.n	8004998 <USBD_LL_DataOutStage+0x5c>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8004986:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	b123      	cbz	r3, 8004998 <USBD_LL_DataOutStage+0x5c>
 800498e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004992:	2a03      	cmp	r2, #3
 8004994:	d100      	bne.n	8004998 <USBD_LL_DataOutStage+0x5c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8004996:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8004998:	2000      	movs	r0, #0
 800499a:	bd10      	pop	{r4, pc}

0800499c <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 800499c:	b538      	push	{r3, r4, r5, lr}
 800499e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80049a0:	bba9      	cbnz	r1, 8004a0e <USBD_LL_DataInStage+0x72>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80049a2:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d129      	bne.n	80049fe <USBD_LL_DataInStage+0x62>
    {
      if(pep->rem_length > pep->maxpacket)
 80049aa:	69c5      	ldr	r5, [r0, #28]
 80049ac:	6a03      	ldr	r3, [r0, #32]
 80049ae:	429d      	cmp	r5, r3
 80049b0:	d906      	bls.n	80049c0 <USBD_LL_DataInStage+0x24>
      {
        pep->rem_length -=  pep->maxpacket;
 80049b2:	1aeb      	subs	r3, r5, r3
        
        USBD_CtlContinueSendData (pdev, 
 80049b4:	4611      	mov	r1, r2
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 80049b6:	61c3      	str	r3, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	f000 fa29 	bl	8004e10 <USBD_CtlContinueSendData>
 80049be:	e01e      	b.n	80049fe <USBD_LL_DataInStage+0x62>
                                  pdata, 
                                  pep->rem_length);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 80049c0:	6982      	ldr	r2, [r0, #24]
 80049c2:	fbb2 f5f3 	udiv	r5, r2, r3
 80049c6:	fb03 2515 	mls	r5, r3, r5, r2
 80049ca:	b95d      	cbnz	r5, 80049e4 <USBD_LL_DataInStage+0x48>
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d309      	bcc.n	80049e4 <USBD_LL_DataInStage+0x48>
           (pep->total_length >= pep->maxpacket) &&
 80049d0:	f8d0 31f8 	ldr.w	r3, [r0, #504]	; 0x1f8
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d205      	bcs.n	80049e4 <USBD_LL_DataInStage+0x48>
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80049d8:	462a      	mov	r2, r5
 80049da:	f000 fa19 	bl	8004e10 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 80049de:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
 80049e2:	e00c      	b.n	80049fe <USBD_LL_DataInStage+0x62>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80049e4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	b12b      	cbz	r3, 80049f8 <USBD_LL_DataInStage+0x5c>
 80049ec:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 80049f0:	2a03      	cmp	r2, #3
 80049f2:	d101      	bne.n	80049f8 <USBD_LL_DataInStage+0x5c>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev); 
 80049f4:	4620      	mov	r0, r4
 80049f6:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 80049f8:	4620      	mov	r0, r4
 80049fa:	f000 fa36 	bl	8004e6a <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 80049fe:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d10c      	bne.n	8004a20 <USBD_LL_DataInStage+0x84>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8004a06:	2300      	movs	r3, #0
 8004a08:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
 8004a0c:	e008      	b.n	8004a20 <USBD_LL_DataInStage+0x84>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8004a0e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	b123      	cbz	r3, 8004a20 <USBD_LL_DataInStage+0x84>
 8004a16:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004a1a:	2a03      	cmp	r2, #3
 8004a1c:	d100      	bne.n	8004a20 <USBD_LL_DataInStage+0x84>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8004a1e:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8004a20:	2000      	movs	r0, #0
 8004a22:	bd38      	pop	{r3, r4, r5, pc}

08004a24 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8004a24:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8004a26:	2100      	movs	r1, #0
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8004a28:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8004a2a:	460a      	mov	r2, r1
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004a2c:	2540      	movs	r5, #64	; 0x40
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8004a2e:	2340      	movs	r3, #64	; 0x40
 8004a30:	f000 fbff 	bl	8005232 <USBD_LL_OpenEP>
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8004a34:	462b      	mov	r3, r5
  USBD_LL_OpenEP(pdev,
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004a36:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	2180      	movs	r1, #128	; 0x80
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f000 fbf7 	bl	8005232 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call usr call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004a44:	2301      	movs	r3, #1
 8004a46:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8004a4a:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  USBD_LL_OpenEP(pdev,
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8004a4e:	6225      	str	r5, [r4, #32]
  /* Upon Reset call usr call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  
  if (pdev->pClassData) 
 8004a50:	b12b      	cbz	r3, 8004a5e <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8004a52:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004a56:	7921      	ldrb	r1, [r4, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	4620      	mov	r0, r4
 8004a5c:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8004a5e:	2000      	movs	r0, #0
 8004a60:	bd38      	pop	{r3, r4, r5, pc}

08004a62 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8004a62:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8004a64:	2000      	movs	r0, #0
 8004a66:	4770      	bx	lr

08004a68 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8004a68:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8004a6a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004a6e:	2a03      	cmp	r2, #3
 8004a70:	d104      	bne.n	8004a7c <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8004a72:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004a76:	69db      	ldr	r3, [r3, #28]
 8004a78:	b103      	cbz	r3, 8004a7c <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8004a7a:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	bd08      	pop	{r3, pc}

08004a80 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 8004a80:	780b      	ldrb	r3, [r1, #0]
 8004a82:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8004a84:	784b      	ldrb	r3, [r1, #1]
 8004a86:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8004a88:	78ca      	ldrb	r2, [r1, #3]
 8004a8a:	788b      	ldrb	r3, [r1, #2]
 8004a8c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004a90:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8004a92:	794a      	ldrb	r2, [r1, #5]
 8004a94:	790b      	ldrb	r3, [r1, #4]
 8004a96:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004a9a:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8004a9c:	79ca      	ldrb	r2, [r1, #7]
 8004a9e:	798b      	ldrb	r3, [r1, #6]
 8004aa0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004aa4:	80c3      	strh	r3, [r0, #6]
 8004aa6:	4770      	bx	lr

08004aa8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8004aa8:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80);
 8004aaa:	2180      	movs	r1, #128	; 0x80
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8004aac:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8004aae:	f000 fbd1 	bl	8005254 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8004ab2:	4620      	mov	r0, r4
 8004ab4:	2100      	movs	r1, #0
}
 8004ab6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
  USBD_LL_StallEP(pdev , 0);
 8004aba:	f000 bbcb 	b.w	8005254 <USBD_LL_StallEP>
	...

08004ac0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8004ac0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8004ac2:	784b      	ldrb	r3, [r1, #1]
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8004ac4:	4604      	mov	r4, r0
 8004ac6:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8004ac8:	2b09      	cmp	r3, #9
 8004aca:	f200 80fc 	bhi.w	8004cc6 <USBD_StdDevReq+0x206>
 8004ace:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004ad2:	00ce      	.short	0x00ce
 8004ad4:	00fa00e5 	.word	0x00fa00e5
 8004ad8:	00fa00e1 	.word	0x00fa00e1
 8004adc:	000a0077 	.word	0x000a0077
 8004ae0:	00bd00fa 	.word	0x00bd00fa
 8004ae4:	0093      	.short	0x0093
{
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8004ae6:	884b      	ldrh	r3, [r1, #2]
 8004ae8:	0a1a      	lsrs	r2, r3, #8
 8004aea:	3a01      	subs	r2, #1
 8004aec:	2a06      	cmp	r2, #6
 8004aee:	f200 80ea 	bhi.w	8004cc6 <USBD_StdDevReq+0x206>
 8004af2:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004af6:	0007      	.short	0x0007
 8004af8:	0018000b 	.word	0x0018000b
 8004afc:	00e800e8 	.word	0x00e800e8
 8004b00:	0049003d 	.word	0x0049003d
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8004b04:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	e02c      	b.n	8004b66 <USBD_StdDevReq+0xa6>
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8004b0c:	7c02      	ldrb	r2, [r0, #16]
 8004b0e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004b12:	b90a      	cbnz	r2, 8004b18 <USBD_StdDevReq+0x58>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8004b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b16:	e000      	b.n	8004b1a <USBD_StdDevReq+0x5a>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8004b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1a:	f10d 0006 	add.w	r0, sp, #6
 8004b1e:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004b20:	2302      	movs	r3, #2
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8004b22:	4601      	mov	r1, r0
 8004b24:	e03c      	b.n	8004ba0 <USBD_StdDevReq+0xe0>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b05      	cmp	r3, #5
 8004b2a:	f200 80cc 	bhi.w	8004cc6 <USBD_StdDevReq+0x206>
 8004b2e:	e8df f003 	tbb	[pc, r3]
 8004b32:	0703      	.short	0x0703
 8004b34:	17130f0b 	.word	0x17130f0b
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8004b38:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	e012      	b.n	8004b66 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8004b40:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	e00e      	b.n	8004b66 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8004b48:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	e00a      	b.n	8004b66 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8004b50:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	e006      	b.n	8004b66 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8004b58:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	e002      	b.n	8004b66 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8004b60:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	7c20      	ldrb	r0, [r4, #16]
 8004b68:	f10d 0106 	add.w	r1, sp, #6
 8004b6c:	4798      	blx	r3
 8004b6e:	e009      	b.n	8004b84 <USBD_StdDevReq+0xc4>
#endif   
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8004b70:	7c03      	ldrb	r3, [r0, #16]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	f040 80a7 	bne.w	8004cc6 <USBD_StdDevReq+0x206>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004b78:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004b7c:	f10d 0006 	add.w	r0, sp, #6
 8004b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b82:	4798      	blx	r3
 8004b84:	4601      	mov	r1, r0
 8004b86:	e00c      	b.n	8004ba2 <USBD_StdDevReq+0xe2>
      USBD_CtlError(pdev , req);
      return;
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8004b88:	7c03      	ldrb	r3, [r0, #16]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	f040 809b 	bne.w	8004cc6 <USBD_StdDevReq+0x206>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004b90:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004b94:	f10d 0006 	add.w	r0, sp, #6
 8004b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004b9c:	2307      	movs	r3, #7
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004b9e:	4601      	mov	r1, r0
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004ba0:	704b      	strb	r3, [r1, #1]
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8004ba2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f000 8091 	beq.w	8004cce <USBD_StdDevReq+0x20e>
 8004bac:	88ea      	ldrh	r2, [r5, #6]
 8004bae:	2a00      	cmp	r2, #0
 8004bb0:	f000 808d 	beq.w	8004cce <USBD_StdDevReq+0x20e>
  {
    
    len = MIN(len , req->wLength);
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	bf28      	it	cs
 8004bb8:	461a      	movcs	r2, r3
 8004bba:	f8ad 2006 	strh.w	r2, [sp, #6]
 8004bbe:	e054      	b.n	8004c6a <USBD_StdDevReq+0x1aa>
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8004bc0:	888b      	ldrh	r3, [r1, #4]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d17f      	bne.n	8004cc6 <USBD_StdDevReq+0x206>
 8004bc6:	88cb      	ldrh	r3, [r1, #6]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d17c      	bne.n	8004cc6 <USBD_StdDevReq+0x206>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004bcc:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8004bd0:	788e      	ldrb	r6, [r1, #2]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004bd2:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8004bd4:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004bd8:	d075      	beq.n	8004cc6 <USBD_StdDevReq+0x206>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8004bda:	f880 61fe 	strb.w	r6, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8004bde:	4631      	mov	r1, r6
 8004be0:	f000 fb59 	bl	8005296 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8004be4:	4620      	mov	r0, r4
 8004be6:	f000 f935 	bl	8004e54 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8004bea:	b10e      	cbz	r6, 8004bf0 <USBD_StdDevReq+0x130>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8004bec:	2302      	movs	r3, #2
 8004bee:	e000      	b.n	8004bf2 <USBD_StdDevReq+0x132>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 8004bf6:	e06a      	b.n	8004cce <USBD_StdDevReq+0x20e>
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8004bf8:	7889      	ldrb	r1, [r1, #2]
 8004bfa:	4e36      	ldr	r6, [pc, #216]	; (8004cd4 <USBD_StdDevReq+0x214>)
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004bfc:	2901      	cmp	r1, #1
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8004bfe:	7031      	strb	r1, [r6, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004c00:	d861      	bhi.n	8004cc6 <USBD_StdDevReq+0x206>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev_state) 
 8004c02:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d002      	beq.n	8004c10 <USBD_StdDevReq+0x150>
 8004c0a:	2b03      	cmp	r3, #3
 8004c0c:	d008      	beq.n	8004c20 <USBD_StdDevReq+0x160>
 8004c0e:	e05a      	b.n	8004cc6 <USBD_StdDevReq+0x206>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8004c10:	2900      	cmp	r1, #0
 8004c12:	d054      	beq.n	8004cbe <USBD_StdDevReq+0x1fe>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8004c14:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004c16:	2303      	movs	r3, #3
    switch (pdev->dev_state) 
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8004c18:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004c1a:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
 8004c1e:	e00f      	b.n	8004c40 <USBD_StdDevReq+0x180>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8004c20:	b931      	cbnz	r1, 8004c30 <USBD_StdDevReq+0x170>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004c22:	2302      	movs	r3, #2
 8004c24:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8004c28:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8004c2a:	f7ff fe53 	bl	80048d4 <USBD_ClrClassConfig>
 8004c2e:	e046      	b.n	8004cbe <USBD_StdDevReq+0x1fe>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev_config) 
 8004c30:	6841      	ldr	r1, [r0, #4]
 8004c32:	2901      	cmp	r1, #1
 8004c34:	d043      	beq.n	8004cbe <USBD_StdDevReq+0x1fe>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8004c36:	b2c9      	uxtb	r1, r1
 8004c38:	f7ff fe4c 	bl	80048d4 <USBD_ClrClassConfig>
        
        /* set new configuration */
        pdev->dev_config = cfgidx;
 8004c3c:	7831      	ldrb	r1, [r6, #0]
 8004c3e:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8004c40:	4620      	mov	r0, r4
 8004c42:	f7ff fe3c 	bl	80048be <USBD_SetClassConfig>
 8004c46:	2802      	cmp	r0, #2
 8004c48:	d139      	bne.n	8004cbe <USBD_StdDevReq+0x1fe>
 8004c4a:	e03c      	b.n	8004cc6 <USBD_StdDevReq+0x206>
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{

  if (req->wLength != 1) 
 8004c4c:	88ca      	ldrh	r2, [r1, #6]
 8004c4e:	2a01      	cmp	r2, #1
 8004c50:	d139      	bne.n	8004cc6 <USBD_StdDevReq+0x206>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev_state )  
 8004c52:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d003      	beq.n	8004c62 <USBD_StdDevReq+0x1a2>
 8004c5a:	2b03      	cmp	r3, #3
 8004c5c:	d133      	bne.n	8004cc6 <USBD_StdDevReq+0x206>
                        1);
      break;
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
 8004c5e:	1d01      	adds	r1, r0, #4
 8004c60:	e015      	b.n	8004c8e <USBD_StdDevReq+0x1ce>
  else 
  {
    switch (pdev->dev_state )  
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
 8004c62:	4601      	mov	r1, r0
 8004c64:	2300      	movs	r3, #0
 8004c66:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData (pdev, 
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	e00f      	b.n	8004c8e <USBD_StdDevReq+0x1ce>
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
  
    
  switch (pdev->dev_state) 
 8004c6e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004c72:	3b02      	subs	r3, #2
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d826      	bhi.n	8004cc6 <USBD_StdDevReq+0x206>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8004c78:	2301      	movs	r3, #1
 8004c7a:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8004c7c:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8004c80:	b10b      	cbz	r3, 8004c86 <USBD_StdDevReq+0x1c6>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8004c82:	2303      	movs	r3, #3
 8004c84:	60c3      	str	r3, [r0, #12]
    }
    
    USBD_CtlSendData (pdev, 
 8004c86:	4620      	mov	r0, r4
 8004c88:	f104 010c 	add.w	r1, r4, #12
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	f000 f8b1 	bl	8004df4 <USBD_CtlSendData>
 8004c92:	e01c      	b.n	8004cce <USBD_StdDevReq+0x20e>
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004c94:	884b      	ldrh	r3, [r1, #2]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d119      	bne.n	8004cce <USBD_StdDevReq+0x20e>
 8004c9a:	e008      	b.n	8004cae <USBD_StdDevReq+0x1ee>
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 8004c9c:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004ca0:	3b02      	subs	r3, #2
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d80f      	bhi.n	8004cc6 <USBD_StdDevReq+0x206>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8004ca6:	884b      	ldrh	r3, [r1, #2]
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d110      	bne.n	8004cce <USBD_StdDevReq+0x20e>
    {
      pdev->dev_remote_wakeup = 0; 
 8004cac:	2300      	movs	r3, #0
 8004cae:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8004cb2:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004cb6:	4620      	mov	r0, r4
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	4629      	mov	r1, r5
 8004cbc:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	f000 f8c8 	bl	8004e54 <USBD_CtlSendStatus>
 8004cc4:	e003      	b.n	8004cce <USBD_StdDevReq+0x20e>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	4629      	mov	r1, r5
 8004cca:	f7ff feed 	bl	8004aa8 <USBD_CtlError>
    break;
  }
  
  return ret;
}
 8004cce:	2000      	movs	r0, #0
 8004cd0:	b002      	add	sp, #8
 8004cd2:	bd70      	pop	{r4, r5, r6, pc}
 8004cd4:	20000c0c 	.word	0x20000c0c

08004cd8 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8004cd8:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8004cda:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004cde:	2b03      	cmp	r3, #3
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8004ce0:	4604      	mov	r4, r0
 8004ce2:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8004ce4:	d10c      	bne.n	8004d00 <USBD_StdItfReq+0x28>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8004ce6:	790b      	ldrb	r3, [r1, #4]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d809      	bhi.n	8004d00 <USBD_StdItfReq+0x28>
    {
      pdev->pClass->Setup (pdev, req); 
 8004cec:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8004cf4:	88eb      	ldrh	r3, [r5, #6]
 8004cf6:	b92b      	cbnz	r3, 8004d04 <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	f000 f8ab 	bl	8004e54 <USBD_CtlSendStatus>
 8004cfe:	e001      	b.n	8004d04 <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8004d00:	f7ff fed2 	bl	8004aa8 <USBD_CtlError>
    break;
  }
  return USBD_OK;
}
 8004d04:	2000      	movs	r0, #0
 8004d06:	bd38      	pop	{r3, r4, r5, pc}

08004d08 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8004d08:	b570      	push	{r4, r5, r6, lr}
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
  
  switch (req->bRequest) 
 8004d0a:	784e      	ldrb	r6, [r1, #1]
{
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8004d0c:	888a      	ldrh	r2, [r1, #4]
  
  switch (req->bRequest) 
 8004d0e:	2e01      	cmp	r6, #1
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8004d10:	4604      	mov	r4, r0
 8004d12:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8004d14:	b2d3      	uxtb	r3, r2
  
  switch (req->bRequest) 
 8004d16:	d010      	beq.n	8004d3a <USBD_StdEPReq+0x32>
 8004d18:	d326      	bcc.n	8004d68 <USBD_StdEPReq+0x60>
 8004d1a:	2e03      	cmp	r6, #3
 8004d1c:	d14b      	bne.n	8004db6 <USBD_StdEPReq+0xae>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev_state) 
 8004d1e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004d22:	2a02      	cmp	r2, #2
 8004d24:	d027      	beq.n	8004d76 <USBD_StdEPReq+0x6e>
 8004d26:	2a03      	cmp	r2, #3
 8004d28:	d143      	bne.n	8004db2 <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004d2a:	884a      	ldrh	r2, [r1, #2]
 8004d2c:	b992      	cbnz	r2, 8004d54 <USBD_StdEPReq+0x4c>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8004d2e:	065e      	lsls	r6, r3, #25
 8004d30:	d010      	beq.n	8004d54 <USBD_StdEPReq+0x4c>
        { 
          USBD_LL_StallEP(pdev , ep_addr);
 8004d32:	4619      	mov	r1, r3
 8004d34:	f000 fa8e 	bl	8005254 <USBD_LL_StallEP>
 8004d38:	e00c      	b.n	8004d54 <USBD_StdEPReq+0x4c>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev_state) 
 8004d3a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004d3e:	2a02      	cmp	r2, #2
 8004d40:	d019      	beq.n	8004d76 <USBD_StdEPReq+0x6e>
 8004d42:	2a03      	cmp	r2, #3
 8004d44:	d135      	bne.n	8004db2 <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004d46:	884a      	ldrh	r2, [r1, #2]
 8004d48:	bbaa      	cbnz	r2, 8004db6 <USBD_StdEPReq+0xae>
      {
        if ((ep_addr & 0x7F) != 0x00) 
 8004d4a:	0659      	lsls	r1, r3, #25
 8004d4c:	d008      	beq.n	8004d60 <USBD_StdEPReq+0x58>
        {        
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8004d4e:	4619      	mov	r1, r3
 8004d50:	f000 fa87 	bl	8005262 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8004d54:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004d58:	4620      	mov	r0, r4
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	4629      	mov	r1, r5
 8004d5e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8004d60:	4620      	mov	r0, r4
 8004d62:	f000 f877 	bl	8004e54 <USBD_CtlSendStatus>
 8004d66:	e026      	b.n	8004db6 <USBD_StdEPReq+0xae>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev_state) 
 8004d68:	f890 51fc 	ldrb.w	r5, [r0, #508]	; 0x1fc
 8004d6c:	2d02      	cmp	r5, #2
 8004d6e:	d002      	beq.n	8004d76 <USBD_StdEPReq+0x6e>
 8004d70:	2d03      	cmp	r5, #3
 8004d72:	d006      	beq.n	8004d82 <USBD_StdEPReq+0x7a>
 8004d74:	e01d      	b.n	8004db2 <USBD_StdEPReq+0xaa>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
 8004d76:	065a      	lsls	r2, r3, #25
 8004d78:	d01d      	beq.n	8004db6 <USBD_StdEPReq+0xae>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	f000 fa6a 	bl	8005254 <USBD_LL_StallEP>
 8004d80:	e019      	b.n	8004db6 <USBD_StdEPReq+0xae>
 8004d82:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004d86:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004d8a:	eb00 1505 	add.w	r5, r0, r5, lsl #4
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004d8e:	4619      	mov	r1, r3
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004d90:	bf14      	ite	ne
 8004d92:	3514      	addne	r5, #20
 8004d94:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004d98:	f000 fa6a 	bl	8005270 <USBD_LL_IsStallEP>
 8004d9c:	b110      	cbz	r0, 8004da4 <USBD_StdEPReq+0x9c>
      {
        pep->status = 0x0001;     
 8004d9e:	2301      	movs	r3, #1
 8004da0:	602b      	str	r3, [r5, #0]
 8004da2:	e000      	b.n	8004da6 <USBD_StdEPReq+0x9e>
      }
      else
      {
        pep->status = 0x0000;  
 8004da4:	6028      	str	r0, [r5, #0]
      }
      
      USBD_CtlSendData (pdev,
 8004da6:	4620      	mov	r0, r4
 8004da8:	4629      	mov	r1, r5
 8004daa:	2202      	movs	r2, #2
 8004dac:	f000 f822 	bl	8004df4 <USBD_CtlSendData>
                        (uint8_t *)&pep->status,
                        2);
      break;
 8004db0:	e001      	b.n	8004db6 <USBD_StdEPReq+0xae>
      
    default:                         
      USBD_CtlError(pdev , req);
 8004db2:	f7ff fe79 	bl	8004aa8 <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 8004db6:	2000      	movs	r0, #0
 8004db8:	bd70      	pop	{r4, r5, r6, pc}

08004dba <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8004dba:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8004dbc:	b1c8      	cbz	r0, 8004df2 <USBD_GetString+0x38>
 8004dbe:	4604      	mov	r4, r0
 8004dc0:	1a23      	subs	r3, r4, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8004dc2:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2d00      	cmp	r5, #0
 8004dca:	d1f9      	bne.n	8004dc0 <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8004dcc:	005b      	lsls	r3, r3, #1
 8004dce:	3302      	adds	r3, #2
 8004dd0:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8004dd2:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	704b      	strb	r3, [r1, #1]
 8004dd8:	3801      	subs	r0, #1
 8004dda:	2302      	movs	r3, #2
    
    while (*desc != '\0') 
 8004ddc:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8004de0:	b13c      	cbz	r4, 8004df2 <USBD_GetString+0x38>
    {
      unicode[idx++] = *desc++;
 8004de2:	1c5a      	adds	r2, r3, #1
 8004de4:	b2d2      	uxtb	r2, r2
 8004de6:	54cc      	strb	r4, [r1, r3]
      unicode[idx++] =  0x00;
 8004de8:	3302      	adds	r3, #2
 8004dea:	2400      	movs	r4, #0
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	548c      	strb	r4, [r1, r2]
 8004df0:	e7f4      	b.n	8004ddc <USBD_GetString+0x22>
 8004df2:	bd30      	pop	{r4, r5, pc}

08004df4 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8004df4:	b538      	push	{r3, r4, r5, lr}
 8004df6:	4613      	mov	r3, r2
 8004df8:	460d      	mov	r5, r1
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8004dfa:	2202      	movs	r2, #2
 8004dfc:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8004e00:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 8004e02:	61c3      	str	r3, [r0, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004e04:	2100      	movs	r1, #0
 8004e06:	462a      	mov	r2, r5
 8004e08:	f000 fa4c 	bl	80052a4 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004e0c:	2000      	movs	r0, #0
 8004e0e:	bd38      	pop	{r3, r4, r5, pc}

08004e10 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8004e10:	b510      	push	{r4, lr}
 8004e12:	460c      	mov	r4, r1
 8004e14:	4613      	mov	r3, r2
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8004e16:	2100      	movs	r1, #0
 8004e18:	4622      	mov	r2, r4
 8004e1a:	f000 fa43 	bl	80052a4 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004e1e:	2000      	movs	r0, #0
 8004e20:	bd10      	pop	{r4, pc}

08004e22 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8004e22:	b538      	push	{r3, r4, r5, lr}
 8004e24:	4613      	mov	r3, r2
 8004e26:	460d      	mov	r5, r1
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8004e28:	2203      	movs	r2, #3
 8004e2a:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8004e2e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 8004e32:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8004e36:	2100      	movs	r1, #0
 8004e38:	462a      	mov	r2, r5
 8004e3a:	f000 fa3a 	bl	80052b2 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8004e3e:	2000      	movs	r0, #0
 8004e40:	bd38      	pop	{r3, r4, r5, pc}

08004e42 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8004e42:	b510      	push	{r4, lr}
 8004e44:	460c      	mov	r4, r1
 8004e46:	4613      	mov	r3, r2

  USBD_LL_PrepareReceive (pdev,
 8004e48:	2100      	movs	r1, #0
 8004e4a:	4622      	mov	r2, r4
 8004e4c:	f000 fa31 	bl	80052b2 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8004e50:	2000      	movs	r0, #0
 8004e52:	bd10      	pop	{r4, pc}

08004e54 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8004e54:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8004e56:	2100      	movs	r1, #0
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004e58:	2304      	movs	r3, #4
 8004e5a:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8004e5e:	460a      	mov	r2, r1
 8004e60:	460b      	mov	r3, r1
 8004e62:	f000 fa1f 	bl	80052a4 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004e66:	2000      	movs	r0, #0
 8004e68:	bd08      	pop	{r3, pc}

08004e6a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8004e6a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8004e6c:	2100      	movs	r1, #0
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8004e6e:	2305      	movs	r3, #5
 8004e70:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8004e74:	460a      	mov	r2, r1
 8004e76:	460b      	mov	r3, r1
 8004e78:	f000 fa1b 	bl	80052b2 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8004e7c:	2000      	movs	r0, #0
 8004e7e:	bd08      	pop	{r3, pc}

08004e80 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004e80:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8004e84:	b11b      	cbz	r3, 8004e8e <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8004e86:	2000      	movs	r0, #0
 8004e88:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8004e8c:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8004e8e:	2002      	movs	r0, #2
  }
}
 8004e90:	4770      	bx	lr

08004e92 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8004e92:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8004e96:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004e98:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8004e9c:	b15b      	cbz	r3, 8004eb6 <USBD_CDC_EP0_RxReady+0x24>
 8004e9e:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8004ea2:	28ff      	cmp	r0, #255	; 0xff
 8004ea4:	d007      	beq.n	8004eb6 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8004eac:	4621      	mov	r1, r4
 8004eae:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8004eb0:	23ff      	movs	r3, #255	; 0xff
 8004eb2:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8004eb6:	2000      	movs	r0, #0
 8004eb8:	bd10      	pop	{r4, pc}
	...

08004ebc <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8004ebc:	2343      	movs	r3, #67	; 0x43
 8004ebe:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8004ec0:	4800      	ldr	r0, [pc, #0]	; (8004ec4 <USBD_CDC_GetFSCfgDesc+0x8>)
 8004ec2:	4770      	bx	lr
 8004ec4:	20000020 	.word	0x20000020

08004ec8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8004ec8:	2343      	movs	r3, #67	; 0x43
 8004eca:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8004ecc:	4800      	ldr	r0, [pc, #0]	; (8004ed0 <USBD_CDC_GetHSCfgDesc+0x8>)
 8004ece:	4770      	bx	lr
 8004ed0:	200000ec 	.word	0x200000ec

08004ed4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8004ed4:	2343      	movs	r3, #67	; 0x43
 8004ed6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8004ed8:	4800      	ldr	r0, [pc, #0]	; (8004edc <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8004eda:	4770      	bx	lr
 8004edc:	200000a8 	.word	0x200000a8

08004ee0 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8004ee0:	230a      	movs	r3, #10
 8004ee2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8004ee4:	4800      	ldr	r0, [pc, #0]	; (8004ee8 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8004ee6:	4770      	bx	lr
 8004ee8:	2000009c 	.word	0x2000009c

08004eec <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8004eec:	b538      	push	{r3, r4, r5, lr}
 8004eee:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004ef0:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8004ef4:	f000 f9e4 	bl	80052c0 <USBD_LL_GetRxDataSize>
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8004ef8:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8004efc:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8004f00:	b14b      	cbz	r3, 8004f16 <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004f02:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8004f06:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8004f10:	4798      	blx	r3

    return USBD_OK;
 8004f12:	2000      	movs	r0, #0
 8004f14:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8004f16:	2002      	movs	r0, #2
  }
}
 8004f18:	bd38      	pop	{r3, r4, r5, pc}

08004f1a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8004f1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f1c:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004f1e:	7809      	ldrb	r1, [r1, #0]
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004f20:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004f24:	f001 0360 	and.w	r3, r1, #96	; 0x60
 8004f28:	2b20      	cmp	r3, #32
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8004f2a:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004f2c:	d120      	bne.n	8004f70 <USBD_CDC_Setup+0x56>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 8004f2e:	88e2      	ldrh	r2, [r4, #6]
 8004f30:	7863      	ldrb	r3, [r4, #1]
 8004f32:	b1ba      	cbz	r2, 8004f64 <USBD_CDC_Setup+0x4a>
    {
      if (req->bmRequest & 0x80)
 8004f34:	0609      	lsls	r1, r1, #24
 8004f36:	d50b      	bpl.n	8004f50 <USBD_CDC_Setup+0x36>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004f38:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	688f      	ldr	r7, [r1, #8]
 8004f40:	4629      	mov	r1, r5
 8004f42:	47b8      	blx	r7
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
 8004f44:	4630      	mov	r0, r6
 8004f46:	4629      	mov	r1, r5
 8004f48:	88e2      	ldrh	r2, [r4, #6]
 8004f4a:	f7ff ff53 	bl	8004df4 <USBD_CtlSendData>
 8004f4e:	e00f      	b.n	8004f70 <USBD_CDC_Setup+0x56>
                            (uint8_t *)hcdc->data,
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 8004f50:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8004f54:	88e3      	ldrh	r3, [r4, #6]
 8004f56:	f885 3201 	strb.w	r3, [r5, #513]	; 0x201
        
        USBD_CtlPrepareRx (pdev, 
 8004f5a:	4629      	mov	r1, r5
 8004f5c:	88e2      	ldrh	r2, [r4, #6]
 8004f5e:	f7ff ff60 	bl	8004e22 <USBD_CtlPrepareRx>
 8004f62:	e005      	b.n	8004f70 <USBD_CDC_Setup+0x56>
      }
      
    }
    else
    {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004f64:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8004f68:	4618      	mov	r0, r3
 8004f6a:	688c      	ldr	r4, [r1, #8]
 8004f6c:	4611      	mov	r1, r2
 8004f6e:	47a0      	blx	r4
 
  default: 
    break;
  }
  return USBD_OK;
}
 8004f70:	2000      	movs	r0, #0
 8004f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004f74 <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8004f74:	b510      	push	{r4, lr}
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8004f76:	2181      	movs	r1, #129	; 0x81
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8004f78:	4604      	mov	r4, r0
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8004f7a:	f000 f964 	bl	8005246 <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 8004f7e:	2101      	movs	r1, #1
 8004f80:	4620      	mov	r0, r4
 8004f82:	f000 f960 	bl	8005246 <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8004f86:	4620      	mov	r0, r4
 8004f88:	2182      	movs	r1, #130	; 0x82
 8004f8a:	f000 f95c 	bl	8005246 <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8004f8e:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8004f92:	b153      	cbz	r3, 8004faa <USBD_CDC_DeInit+0x36>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004f94:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004f9c:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8004fa0:	f000 f998 	bl	80052d4 <USBD_static_free>
    pdev->pClassData = NULL;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
  }
  
  return ret;
}
 8004faa:	2000      	movs	r0, #0
 8004fac:	bd10      	pop	{r4, pc}

08004fae <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8004fae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004fb0:	7c03      	ldrb	r3, [r0, #16]
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8004fb2:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004fb4:	2181      	movs	r1, #129	; 0x81
 8004fb6:	2202      	movs	r2, #2
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004fb8:	b94b      	cbnz	r3, 8004fce <USBD_CDC_Init+0x20>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004fba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fbe:	f000 f938 	bl	8005232 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8004fc2:	4620      	mov	r0, r4
 8004fc4:	2101      	movs	r1, #1
 8004fc6:	2202      	movs	r2, #2
 8004fc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fcc:	e006      	b.n	8004fdc <USBD_CDC_Init+0x2e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004fce:	2340      	movs	r3, #64	; 0x40
 8004fd0:	f000 f92f 	bl	8005232 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8004fd4:	4620      	mov	r0, r4
 8004fd6:	2101      	movs	r1, #1
 8004fd8:	2202      	movs	r2, #2
 8004fda:	2340      	movs	r3, #64	; 0x40
 8004fdc:	f000 f929 	bl	8005232 <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 8004fe0:	2182      	movs	r1, #130	; 0x82
 8004fe2:	2203      	movs	r2, #3
 8004fe4:	2308      	movs	r3, #8
 8004fe6:	4620      	mov	r0, r4
 8004fe8:	f000 f923 	bl	8005232 <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8004fec:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004ff0:	f000 f96c 	bl	80052cc <USBD_static_malloc>
 8004ff4:	4606      	mov	r6, r0
 8004ff6:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8004ffa:	b1c8      	cbz	r0, 8005030 <USBD_CDC_Init+0x82>
  else
  {
    hcdc = pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004ffc:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8005004:	7c27      	ldrb	r7, [r4, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005006:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
 800500a:	2500      	movs	r5, #0
 800500c:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005010:	4620      	mov	r0, r4
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
 8005012:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005016:	2101      	movs	r1, #1
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8005018:	b92f      	cbnz	r7, 8005026 <USBD_CDC_Init+0x78>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800501a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800501e:	f000 f948 	bl	80052b2 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 8005022:	4638      	mov	r0, r7
 8005024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005026:	2340      	movs	r3, #64	; 0x40
 8005028:	f000 f943 	bl	80052b2 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 800502c:	4628      	mov	r0, r5
 800502e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
  
  if(pdev->pClassData == NULL)
  {
    ret = 1; 
 8005030:	2001      	movs	r0, #1
    }
    
    
  }
  return ret;
}
 8005032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005034 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8005034:	b119      	cbz	r1, 800503e <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8005036:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 800503a:	2000      	movs	r0, #0
 800503c:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 800503e:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;    
  }
  
  return ret;
}
 8005040:	4770      	bx	lr

08005042 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8005042:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8005046:	2000      	movs	r0, #0
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->TxBuffer = pbuff;
 8005048:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 800504c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
}
 8005050:	4770      	bx	lr

08005052 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8005052:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8005056:	2000      	movs	r0, #0
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8005058:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  
  return USBD_OK;
}
 800505c:	4770      	bx	lr

0800505e <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 800505e:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8005060:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8005064:	b175      	cbz	r5, 8005084 <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 8005066:	f8d5 4214 	ldr.w	r4, [r5, #532]	; 0x214
 800506a:	b96c      	cbnz	r4, 8005088 <USBD_CDC_TransmitPacket+0x2a>
    {
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 800506c:	f8b5 3210 	ldrh.w	r3, [r5, #528]	; 0x210
 8005070:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
 8005074:	2181      	movs	r1, #129	; 0x81
 8005076:	f000 f915 	bl	80052a4 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 800507a:	2301      	movs	r3, #1
 800507c:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
      return USBD_OK;
 8005080:	4620      	mov	r0, r4
 8005082:	bd38      	pop	{r3, r4, r5, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8005084:	2002      	movs	r0, #2
 8005086:	bd38      	pop	{r3, r4, r5, pc}
      hcdc->TxState = 1;
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8005088:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 800508a:	bd38      	pop	{r3, r4, r5, pc}

0800508c <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 800508c:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8005090:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8005092:	b163      	cbz	r3, 80050ae <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8005094:	7c04      	ldrb	r4, [r0, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005096:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800509a:	2101      	movs	r1, #1
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800509c:	b914      	cbnz	r4, 80050a4 <USBD_CDC_ReceivePacket+0x18>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800509e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050a2:	e000      	b.n	80050a6 <USBD_CDC_ReceivePacket+0x1a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80050a4:	2340      	movs	r3, #64	; 0x40
 80050a6:	f000 f904 	bl	80052b2 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80050aa:	2000      	movs	r0, #0
 80050ac:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 80050ae:	2002      	movs	r0, #2
  }
}
 80050b0:	bd10      	pop	{r4, pc}
	...

080050b4 <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 80050b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIOA clock for USB DataLines */
  __GPIOA_CLK_ENABLE();
 80050b8:	4c24      	ldr	r4, [pc, #144]	; (800514c <HAL_PCD_MspInit+0x98>)
 80050ba:	6963      	ldr	r3, [r4, #20]
 80050bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050c0:	6163      	str	r3, [r4, #20]
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();
 80050c2:	6963      	ldr	r3, [r4, #20]
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 80050c4:	b086      	sub	sp, #24
  
  /* Enable the GPIOA clock for USB DataLines */
  __GPIOA_CLK_ENABLE();
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();
 80050c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050ca:	6163      	str	r3, [r4, #20]

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 80050cc:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80050d0:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050d2:	2500      	movs	r5, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80050d4:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80050d8:	270e      	movs	r7, #14
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 80050da:	a901      	add	r1, sp, #4
 80050dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80050e0:	9302      	str	r3, [sp, #8]
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 80050e2:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050e4:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80050e6:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80050ea:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 80050ec:	f7fd fd84 	bl	8002bf8 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),0);
 80050f0:	4631      	mov	r1, r6
 80050f2:	462a      	mov	r2, r5
 80050f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80050f8:	f7fd fe48 	bl	8002d8c <HAL_GPIO_WritePin>
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBD_LL_Delay(uint32_t Delay)
{
  HAL_Delay(Delay);
 80050fc:	2001      	movs	r0, #1
 80050fe:	f7fd fd09 	bl	8002b14 <HAL_Delay>
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 

  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),0);
  USBD_LL_Delay(1);
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);
 8005102:	4631      	mov	r1, r6
 8005104:	2201      	movs	r2, #1
 8005106:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800510a:	f7fd fe3f 	bl	8002d8c <HAL_GPIO_WritePin>

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800510e:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8005110:	a901      	add	r1, sp, #4
 8005112:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005116:	9302      	str	r3, [sp, #8]
  USBD_LL_Delay(1);
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8005118:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800511a:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800511c:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8005120:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8005122:	f7fd fd69 	bl	8002bf8 <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
  HAL_GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStruct); 
#endif  

  /* Enable USB FS Clock */
  __USB_CLK_ENABLE();
 8005126:	69e3      	ldr	r3, [r4, #28]
 8005128:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800512c:	61e3      	str	r3, [r4, #28]
  
  /* Enable SYSCFG Clock */
  __SYSCFG_CLK_ENABLE();
 800512e:	69a3      	ldr	r3, [r4, #24]
 8005130:	f043 0301 	orr.w	r3, r3, #1
 8005134:	61a3      	str	r3, [r4, #24]
#endif
  
#if defined (USE_USB_INTERRUPT_DEFAULT)
  
  /* Set USB Default FS Interrupt priority */
  HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 5, 0);
 8005136:	2105      	movs	r1, #5
 8005138:	462a      	mov	r2, r5
 800513a:	2014      	movs	r0, #20
 800513c:	f7fd fd0a 	bl	8002b54 <HAL_NVIC_SetPriority>
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn); 
 8005140:	2014      	movs	r0, #20
 8005142:	f7fd fd37 	bl	8002bb4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(USB_LP_IRQn); 
#endif
}
 8005146:	b006      	add	sp, #24
 8005148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800514c:	40021000 	.word	0x40021000

08005150 <HAL_PCD_SetupStageCallback>:
  * @brief  SetupStage callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8005150:	4601      	mov	r1, r0
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 8005152:	f501 71a2 	add.w	r1, r1, #324	; 0x144
 8005156:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 800515a:	f7ff bbc2 	b.w	80048e2 <USBD_LL_SetupStage>

0800515e <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800515e:	231c      	movs	r3, #28
 8005160:	fb03 0301 	mla	r3, r3, r1, r0
 8005164:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 8005168:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800516c:	f7ff bbe6 	b.w	800493c <USBD_LL_DataOutStage>

08005170 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005170:	231c      	movs	r3, #28
 8005172:	fb03 0301 	mla	r3, r3, r1, r0
 8005176:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 800517a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800517c:	f7ff bc0e 	b.w	800499c <USBD_LL_DataInStage>

08005180 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF(hpcd->pData);
 8005180:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 8005184:	f7ff bc70 	b.w	8004a68 <USBD_LL_SOF>

08005188 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
 8005188:	b510      	push	{r4, lr}
 800518a:	4604      	mov	r4, r0
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 800518c:	2101      	movs	r1, #1
 800518e:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 8005192:	f7ff fc66 	bl	8004a62 <USBD_LL_SetSpeed>
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 8005196:	f8d4 0174 	ldr.w	r0, [r4, #372]	; 0x174
}
 800519a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 800519e:	f7ff bc41 	b.w	8004a24 <USBD_LL_Reset>

080051a2 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80051a2:	4770      	bx	lr

080051a4 <HAL_PCD_ResumeCallback>:
  * @brief  Resume callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 80051a4:	4770      	bx	lr
	...

080051a8 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
 80051a8:	b538      	push	{r3, r4, r5, lr}
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 80051aa:	4a1c      	ldr	r2, [pc, #112]	; (800521c <USBD_LL_Init+0x74>)
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
 80051ac:	4605      	mov	r5, r0
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
 80051ae:	481c      	ldr	r0, [pc, #112]	; (8005220 <USBD_LL_Init+0x78>)
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd.Init.speed = PCD_SPEED_FULL;
  /* Link The driver to the stack */
  hpcd.pData = pdev;
  pdev->pData = &hpcd;
 80051b0:	f8c5 0220 	str.w	r0, [r5, #544]	; 0x220
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 80051b4:	2308      	movs	r3, #8
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
 80051b6:	2400      	movs	r4, #0
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 80051b8:	e880 000c 	stmia.w	r0, {r2, r3}
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 80051bc:	2302      	movs	r3, #2
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
 80051be:	60c4      	str	r4, [r0, #12]
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 80051c0:	6103      	str	r3, [r0, #16]
  hpcd.Init.speed = PCD_SPEED_FULL;
 80051c2:	6083      	str	r3, [r0, #8]
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 80051c4:	f8c0 5174 	str.w	r5, [r0, #372]	; 0x174
  pdev->pData = &hpcd;
  /* Initialize LL Driver */
  HAL_PCD_Init(pdev->pData);
 80051c8:	f7fd fde9 	bl	8002d9e <HAL_PCD_Init>
  
  HAL_PCDEx_PMAConfig(pdev->pData , 0x00 , PCD_SNG_BUF, 0x40);
 80051cc:	4621      	mov	r1, r4
 80051ce:	4622      	mov	r2, r4
 80051d0:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 80051d4:	2340      	movs	r3, #64	; 0x40
 80051d6:	f7fe fd0a 	bl	8003bee <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , 0x80 , PCD_SNG_BUF, 0x80);
 80051da:	2180      	movs	r1, #128	; 0x80
 80051dc:	4622      	mov	r2, r4
 80051de:	460b      	mov	r3, r1
 80051e0:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 80051e4:	f7fe fd03 	bl	8003bee <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_IN_EP , PCD_SNG_BUF, 0xC0);  
 80051e8:	4622      	mov	r2, r4
 80051ea:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 80051ee:	2181      	movs	r1, #129	; 0x81
 80051f0:	23c0      	movs	r3, #192	; 0xc0
 80051f2:	f7fe fcfc 	bl	8003bee <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_OUT_EP , PCD_SNG_BUF, 0x110);
 80051f6:	4622      	mov	r2, r4
 80051f8:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 80051fc:	2101      	movs	r1, #1
 80051fe:	f44f 7388 	mov.w	r3, #272	; 0x110
 8005202:	f7fe fcf4 	bl	8003bee <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_CMD_EP , PCD_SNG_BUF, 0x100); 
 8005206:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 800520a:	2182      	movs	r1, #130	; 0x82
 800520c:	4622      	mov	r2, r4
 800520e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005212:	f7fe fcec 	bl	8003bee <HAL_PCDEx_PMAConfig>
    
  return USBD_OK;
}
 8005216:	4620      	mov	r0, r4
 8005218:	bd38      	pop	{r3, r4, r5, pc}
 800521a:	bf00      	nop
 800521c:	40005c00 	.word	0x40005c00
 8005220:	200011dc 	.word	0x200011dc

08005224 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8005224:	b508      	push	{r3, lr}
  HAL_PCD_Start(pdev->pData);
 8005226:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800522a:	f7fd fe05 	bl	8002e38 <HAL_PCD_Start>
  return USBD_OK;
}
 800522e:	2000      	movs	r0, #0
 8005230:	bd08      	pop	{r3, pc}

08005232 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev,
                                  uint8_t ep_addr,
                                  uint8_t ep_type,
                                  uint16_t ep_mps)
{
 8005232:	b510      	push	{r4, lr}
 8005234:	4614      	mov	r4, r2
  HAL_PCD_EP_Open(pdev->pData,
 8005236:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800523a:	461a      	mov	r2, r3
 800523c:	4623      	mov	r3, r4
 800523e:	f7fd fe17 	bl	8002e70 <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK;
}
 8005242:	2000      	movs	r0, #0
 8005244:	bd10      	pop	{r4, pc}

08005246 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005246:	b508      	push	{r3, lr}
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005248:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800524c:	f7fd ffac 	bl	80031a8 <HAL_PCD_EP_Close>
  return USBD_OK;
}
 8005250:	2000      	movs	r0, #0
 8005252:	bd08      	pop	{r3, pc}

08005254 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005254:	b508      	push	{r3, lr}
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005256:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800525a:	f7fe fc13 	bl	8003a84 <HAL_PCD_EP_SetStall>
  return USBD_OK;
}
 800525e:	2000      	movs	r0, #0
 8005260:	bd08      	pop	{r3, pc}

08005262 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005262:	b508      	push	{r3, lr}
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8005264:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005268:	f7fe fc5d 	bl	8003b26 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
}
 800526c:	2000      	movs	r0, #0
 800526e:	bd08      	pop	{r3, pc}

08005270 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8005270:	f011 0f80 	tst.w	r1, #128	; 0x80
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005274:	f8d0 2220 	ldr.w	r2, [r0, #544]	; 0x220
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8005278:	bf18      	it	ne
 800527a:	f001 037f 	andne.w	r3, r1, #127	; 0x7f
 800527e:	f04f 001c 	mov.w	r0, #28
 8005282:	bf15      	itete	ne
 8005284:	fb00 2103 	mlane	r1, r0, r3, r2
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8005288:	fb00 2101 	mlaeq	r1, r0, r1, r2
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800528c:	f891 002a 	ldrbne.w	r0, [r1, #42]	; 0x2a
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8005290:	f891 00b6 	ldrbeq.w	r0, [r1, #182]	; 0xb6
  }
}
 8005294:	4770      	bx	lr

08005296 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8005296:	b508      	push	{r3, lr}
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005298:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800529c:	f7fd fdd2 	bl	8002e44 <HAL_PCD_SetAddress>
  return USBD_OK; 
}
 80052a0:	2000      	movs	r0, #0
 80052a2:	bd08      	pop	{r3, pc}

080052a4 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, 
                                    uint8_t ep_addr,
                                    uint8_t *pbuf,
                                    uint16_t size)
{
 80052a4:	b508      	push	{r3, lr}
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80052a6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80052aa:	f7fe f8d7 	bl	800345c <HAL_PCD_EP_Transmit>
  return USBD_OK;
}
 80052ae:	2000      	movs	r0, #0
 80052b0:	bd08      	pop	{r3, pc}

080052b2 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                          uint8_t ep_addr,
                                          uint8_t *pbuf,
                                          uint16_t size)
{
 80052b2:	b508      	push	{r3, lr}
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80052b4:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80052b8:	f7fe f84e 	bl	8003358 <HAL_PCD_EP_Receive>
  return USBD_OK;
}
 80052bc:	2000      	movs	r0, #0
 80052be:	bd08      	pop	{r3, pc}

080052c0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80052c0:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 80052c2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80052c6:	f7fe f8c1 	bl	800344c <HAL_PCD_EP_GetRxCount>
}
 80052ca:	bd08      	pop	{r3, pc}

080052cc <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[MAX_STATIC_ALLOC_SIZE];
  return mem;
}
 80052cc:	4800      	ldr	r0, [pc, #0]	; (80052d0 <USBD_static_malloc+0x4>)
 80052ce:	4770      	bx	lr
 80052d0:	20000c10 	.word	0x20000c10

080052d4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80052d4:	4770      	bx	lr
	...

080052d8 <USBD_VCP_DeviceDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(hUSBDDeviceDesc);
 80052d8:	2312      	movs	r3, #18
 80052da:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)hUSBDDeviceDesc;
}
 80052dc:	4800      	ldr	r0, [pc, #0]	; (80052e0 <USBD_VCP_DeviceDescriptor+0x8>)
 80052de:	4770      	bx	lr
 80052e0:	08019e69 	.word	0x08019e69

080052e4 <USBD_VCP_LangIDStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);  
 80052e4:	2304      	movs	r3, #4
 80052e6:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_LangIDDesc;
}
 80052e8:	4800      	ldr	r0, [pc, #0]	; (80052ec <USBD_VCP_LangIDStrDescriptor+0x8>)
 80052ea:	4770      	bx	lr
 80052ec:	08019e18 	.word	0x08019e18

080052f0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 80052f0:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80052f2:	2400      	movs	r4, #0
 80052f4:	b2e3      	uxtb	r3, r4
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d20d      	bcs.n	8005316 <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 80052fa:	0f03      	lsrs	r3, r0, #28
 80052fc:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 80052fe:	bf94      	ite	ls
 8005300:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 8005302:	3337      	addhi	r3, #55	; 0x37
 8005304:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
 8005308:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 800530c:	2500      	movs	r5, #0
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
 800530e:	0100      	lsls	r0, r0, #4
    
    pbuf[ 2* idx + 1] = 0;
 8005310:	705d      	strb	r5, [r3, #1]
 8005312:	3401      	adds	r4, #1
 8005314:	e7ee      	b.n	80052f4 <IntToUnicode+0x4>
  }
}
 8005316:	bd30      	pop	{r4, r5, pc}

08005318 <USBD_VCP_SerialStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = USB_SIZ_STRING_SERIAL;
 8005318:	231a      	movs	r3, #26
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800531a:	b510      	push	{r4, lr}
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 800531c:	4a09      	ldr	r2, [pc, #36]	; (8005344 <USBD_VCP_SerialStrDescriptor+0x2c>)
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = USB_SIZ_STRING_SERIAL;
 800531e:	800b      	strh	r3, [r1, #0]
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8005320:	4b09      	ldr	r3, [pc, #36]	; (8005348 <USBD_VCP_SerialStrDescriptor+0x30>)
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
  
  deviceserial0 += deviceserial2;
 8005322:	6850      	ldr	r0, [r2, #4]
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8005324:	681b      	ldr	r3, [r3, #0]
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 8005326:	6814      	ldr	r4, [r2, #0]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
  
  deviceserial0 += deviceserial2;
  
  if (deviceserial0 != 0)
 8005328:	1818      	adds	r0, r3, r0
 800532a:	d008      	beq.n	800533e <USBD_VCP_SerialStrDescriptor+0x26>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 800532c:	4907      	ldr	r1, [pc, #28]	; (800534c <USBD_VCP_SerialStrDescriptor+0x34>)
 800532e:	2208      	movs	r2, #8
 8005330:	f7ff ffde 	bl	80052f0 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 8005334:	4620      	mov	r0, r4
 8005336:	4906      	ldr	r1, [pc, #24]	; (8005350 <USBD_VCP_SerialStrDescriptor+0x38>)
 8005338:	2204      	movs	r2, #4
 800533a:	f7ff ffd9 	bl	80052f0 <IntToUnicode>
  
  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
  
  return USBD_StringSerial;
}
 800533e:	4805      	ldr	r0, [pc, #20]	; (8005354 <USBD_VCP_SerialStrDescriptor+0x3c>)
 8005340:	bd10      	pop	{r4, pc}
 8005342:	bf00      	nop
 8005344:	1ffff7b0 	.word	0x1ffff7b0
 8005348:	1ffff7ac 	.word	0x1ffff7ac
 800534c:	2000014e 	.word	0x2000014e
 8005350:	2000015e 	.word	0x2000015e
 8005354:	2000014c 	.word	0x2000014c

08005358 <USBD_VCP_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005358:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 800535a:	4c04      	ldr	r4, [pc, #16]	; (800536c <USBD_VCP_ProductStrDescriptor+0x14>)
 800535c:	4804      	ldr	r0, [pc, #16]	; (8005370 <USBD_VCP_ProductStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800535e:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 8005360:	4621      	mov	r1, r4
 8005362:	f7ff fd2a 	bl	8004dba <USBD_GetString>
  return USBD_StrDesc;
}
 8005366:	4620      	mov	r0, r4
 8005368:	bd10      	pop	{r4, pc}
 800536a:	bf00      	nop
 800536c:	20001354 	.word	0x20001354
 8005370:	08019e1c 	.word	0x08019e1c

08005374 <USBD_VCP_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005374:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005376:	4c04      	ldr	r4, [pc, #16]	; (8005388 <USBD_VCP_ManufacturerStrDescriptor+0x14>)
 8005378:	4804      	ldr	r0, [pc, #16]	; (800538c <USBD_VCP_ManufacturerStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800537a:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800537c:	4621      	mov	r1, r4
 800537e:	f7ff fd1c 	bl	8004dba <USBD_GetString>
  return USBD_StrDesc;
}
 8005382:	4620      	mov	r0, r4
 8005384:	bd10      	pop	{r4, pc}
 8005386:	bf00      	nop
 8005388:	20001354 	.word	0x20001354
 800538c:	08019e3d 	.word	0x08019e3d

08005390 <USBD_VCP_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005390:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 8005392:	4c04      	ldr	r4, [pc, #16]	; (80053a4 <USBD_VCP_ConfigStrDescriptor+0x14>)
 8005394:	4804      	ldr	r0, [pc, #16]	; (80053a8 <USBD_VCP_ConfigStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005396:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 8005398:	4621      	mov	r1, r4
 800539a:	f7ff fd0e 	bl	8004dba <USBD_GetString>
  return USBD_StrDesc;  
}
 800539e:	4620      	mov	r0, r4
 80053a0:	bd10      	pop	{r4, pc}
 80053a2:	bf00      	nop
 80053a4:	20001354 	.word	0x20001354
 80053a8:	08019e50 	.word	0x08019e50

080053ac <USBD_VCP_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80053ac:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 80053ae:	4c04      	ldr	r4, [pc, #16]	; (80053c0 <USBD_VCP_InterfaceStrDescriptor+0x14>)
 80053b0:	4804      	ldr	r0, [pc, #16]	; (80053c4 <USBD_VCP_InterfaceStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80053b2:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 80053b4:	4621      	mov	r1, r4
 80053b6:	f7ff fd00 	bl	8004dba <USBD_GetString>
  return USBD_StrDesc;  
}
 80053ba:	4620      	mov	r0, r4
 80053bc:	bd10      	pop	{r4, pc}
 80053be:	bf00      	nop
 80053c0:	20001354 	.word	0x20001354
 80053c4:	08019e5b 	.word	0x08019e5b

080053c8 <CDC_Itf_DeInit>:
  */
static int8_t CDC_Itf_DeInit(void)
{

  return (USBD_OK);
}
 80053c8:	2000      	movs	r0, #0
 80053ca:	4770      	bx	lr

080053cc <CDC_Itf_Receive>:
  * @param  Buf: Buffer of data to be transmitted
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Receive(uint8_t* Buf, uint32_t *Len)
{
 80053cc:	b508      	push	{r3, lr}
 80053ce:	460b      	mov	r3, r1
 80053d0:	4602      	mov	r2, r0
  /* Write data into Terminal Rx buffer */
  TerminalInputBufferWrite(INDEX_USB, (char *)Buf, *Len);
 80053d2:	4611      	mov	r1, r2
 80053d4:	2000      	movs	r0, #0
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	f7fc fbba 	bl	8001b50 <TerminalInputBufferWrite>
  USBD_CDC_ReceivePacket(&hUSBDDevice);  /* Reset for next packet */
 80053dc:	4802      	ldr	r0, [pc, #8]	; (80053e8 <CDC_Itf_Receive+0x1c>)
 80053de:	f7ff fe55 	bl	800508c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
}
 80053e2:	2000      	movs	r0, #0
 80053e4:	bd08      	pop	{r3, pc}
 80053e6:	bf00      	nop
 80053e8:	20000fb4 	.word	0x20000fb4

080053ec <CDC_Itf_Init>:
  *         Initializes the CDC media low layer
  * @param  None
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Init(void)
{
 80053ec:	b508      	push	{r3, lr}
  //  USBD_CDC_SetTxBuffer(&hUSBDDevice, NULL, 0);
  USBD_CDC_SetRxBuffer(&hUSBDDevice, UserRxBuffer);
 80053ee:	4903      	ldr	r1, [pc, #12]	; (80053fc <CDC_Itf_Init+0x10>)
 80053f0:	4803      	ldr	r0, [pc, #12]	; (8005400 <CDC_Itf_Init+0x14>)
 80053f2:	f7ff fe2e 	bl	8005052 <USBD_CDC_SetRxBuffer>


  return (USBD_OK);
}
 80053f6:	2000      	movs	r0, #0
 80053f8:	bd08      	pop	{r3, pc}
 80053fa:	bf00      	nop
 80053fc:	200014c4 	.word	0x200014c4
 8005400:	20000fb4 	.word	0x20000fb4

08005404 <CDC_Itf_Control>:
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Control (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
  switch (cmd)
 8005404:	2820      	cmp	r0, #32
 8005406:	d012      	beq.n	800542e <CDC_Itf_Control+0x2a>
 8005408:	2821      	cmp	r0, #33	; 0x21
 800540a:	d122      	bne.n	8005452 <CDC_Itf_Control+0x4e>
    /* Set the new configuration */

    break;

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800540c:	4b12      	ldr	r3, [pc, #72]	; (8005458 <CDC_Itf_Control+0x54>)
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	700a      	strb	r2, [r1, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	0a12      	lsrs	r2, r2, #8
 8005416:	704a      	strb	r2, [r1, #1]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8005418:	885a      	ldrh	r2, [r3, #2]
 800541a:	708a      	strb	r2, [r1, #2]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800541c:	78da      	ldrb	r2, [r3, #3]
 800541e:	70ca      	strb	r2, [r1, #3]
    pbuf[4] = LineCoding.format;
 8005420:	791a      	ldrb	r2, [r3, #4]
 8005422:	710a      	strb	r2, [r1, #4]
    pbuf[5] = LineCoding.paritytype;
 8005424:	795a      	ldrb	r2, [r3, #5]
 8005426:	714a      	strb	r2, [r1, #5]
    pbuf[6] = LineCoding.datatype;     
 8005428:	799b      	ldrb	r3, [r3, #6]
 800542a:	718b      	strb	r3, [r1, #6]
    
    /* Add your code here */
    break;
 800542c:	e011      	b.n	8005452 <CDC_Itf_Control+0x4e>
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 800542e:	788b      	ldrb	r3, [r1, #2]
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005430:	784a      	ldrb	r2, [r1, #1]
 8005432:	4809      	ldr	r0, [pc, #36]	; (8005458 <CDC_Itf_Control+0x54>)
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 8005434:	041b      	lsls	r3, r3, #16
 8005436:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800543a:	780a      	ldrb	r2, [r1, #0]
 800543c:	4313      	orrs	r3, r2
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 800543e:	78ca      	ldrb	r2, [r1, #3]
 8005440:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005444:	6003      	str	r3, [r0, #0]
                            (pbuf[2] << 16) | (pbuf[3] << 24));
    LineCoding.format     = pbuf[4];
 8005446:	790b      	ldrb	r3, [r1, #4]
 8005448:	7103      	strb	r3, [r0, #4]
    LineCoding.paritytype = pbuf[5];
 800544a:	794b      	ldrb	r3, [r1, #5]
 800544c:	7143      	strb	r3, [r0, #5]
    LineCoding.datatype   = pbuf[6];
 800544e:	798b      	ldrb	r3, [r1, #6]
 8005450:	7183      	strb	r3, [r0, #6]
  default:
    break;
  }
  
  return (USBD_OK);
}
 8005452:	2000      	movs	r0, #0
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	20000168 	.word	0x20000168

0800545c <SPIx_Init>:
  * @brief SPIx Bus initialization
  * @param None
  * @retval None
  */
static void SPIx_Init(void)
{
 800545c:	b510      	push	{r4, lr}
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800545e:	4c1c      	ldr	r4, [pc, #112]	; (80054d0 <SPIx_Init+0x74>)
  * @brief SPIx Bus initialization
  * @param None
  * @retval None
  */
static void SPIx_Init(void)
{
 8005460:	b086      	sub	sp, #24
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8005462:	4620      	mov	r0, r4
 8005464:	f7ff fa07 	bl	8004876 <HAL_SPI_GetState>
 8005468:	2800      	cmp	r0, #0
 800546a:	d12e      	bne.n	80054ca <SPIx_Init+0x6e>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 800546c:	4b19      	ldr	r3, [pc, #100]	; (80054d4 <SPIx_Init+0x78>)
 800546e:	6023      	str	r3, [r4, #0]
      to verify these constraints:
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8005470:	2318      	movs	r3, #24
 8005472:	61e3      	str	r3, [r4, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
    SpiHandle.Init.CRCPolynomial = 7;
 8005474:	2307      	movs	r3, #7
 8005476:	62e3      	str	r3, [r4, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8005478:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800547c:	60e3      	str	r3, [r4, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 800547e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005482:	61a3      	str	r3, [r4, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8005484:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005488:	6063      	str	r3, [r4, #4]
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 800548a:	4b13      	ldr	r3, [pc, #76]	; (80054d8 <SPIx_Init+0x7c>)
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
 800548c:	60a0      	str	r0, [r4, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800548e:	6160      	str	r0, [r4, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005490:	6120      	str	r0, [r4, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8005492:	62a0      	str	r0, [r4, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005494:	6220      	str	r0, [r4, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 8005496:	6260      	str	r0, [r4, #36]	; 0x24
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 8005498:	699a      	ldr	r2, [r3, #24]
 800549a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800549e:	619a      	str	r2, [r3, #24]

  /* enable SPI1 gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80054a0:	695a      	ldr	r2, [r3, #20]
 80054a2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80054a6:	615a      	str	r2, [r3, #20]

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80054a8:	23e0      	movs	r3, #224	; 0xe0
 80054aa:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80054ac:	2302      	movs	r3, #2
 80054ae:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80054b0:	2303      	movs	r3, #3
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
 80054b2:	9003      	str	r0, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80054b4:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80054b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80054ba:	2305      	movs	r3, #5
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80054bc:	a901      	add	r1, sp, #4
  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80054be:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80054c0:	f7fd fb9a 	bl	8002bf8 <HAL_GPIO_Init>
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode = SPI_MODE_MASTER;

    SPIx_MspInit(&SpiHandle);
    HAL_SPI_Init(&SpiHandle);
 80054c4:	4620      	mov	r0, r4
 80054c6:	f7ff f81e 	bl	8004506 <HAL_SPI_Init>
  }
}
 80054ca:	b006      	add	sp, #24
 80054cc:	bd10      	pop	{r4, pc}
 80054ce:	bf00      	nop
 80054d0:	20000e40 	.word	0x20000e40
 80054d4:	40013000 	.word	0x40013000
 80054d8:	40021000 	.word	0x40021000

080054dc <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80054dc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  uint8_t receivedbyte = 0;
 80054de:	2300      	movs	r3, #0
 80054e0:	f88d 3017 	strb.w	r3, [sp, #23]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 80054e4:	4b0b      	ldr	r3, [pc, #44]	; (8005514 <SPIx_WriteRead+0x38>)
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80054e6:	f88d 000f 	strb.w	r0, [sp, #15]

  uint8_t receivedbyte = 0;
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	480a      	ldr	r0, [pc, #40]	; (8005518 <SPIx_WriteRead+0x3c>)
 80054f0:	f10d 010f 	add.w	r1, sp, #15
 80054f4:	f10d 0217 	add.w	r2, sp, #23
 80054f8:	2301      	movs	r3, #1
 80054fa:	f7ff f86f 	bl	80045dc <HAL_SPI_TransmitReceive>
 80054fe:	b120      	cbz	r0, 800550a <SPIx_WriteRead+0x2e>
  * @retval None
  */
static void SPIx_Error (void)
{
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8005500:	4805      	ldr	r0, [pc, #20]	; (8005518 <SPIx_WriteRead+0x3c>)
 8005502:	f7ff f854 	bl	80045ae <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI comunication BUS */
  SPIx_Init();
 8005506:	f7ff ffa9 	bl	800545c <SPIx_Init>
  {
    SPIx_Error();
  }
  
  return receivedbyte;
}
 800550a:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800550e:	b007      	add	sp, #28
 8005510:	f85d fb04 	ldr.w	pc, [sp], #4
 8005514:	20000180 	.word	0x20000180
 8005518:	20000e40 	.word	0x20000e40

0800551c <I2Cx_Init>:
  * @brief Discovery I2Cx Bus initialization
  * @param None
  * @retval None
  */
static void I2Cx_Init(void)
{
 800551c:	b530      	push	{r4, r5, lr}
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800551e:	4c16      	ldr	r4, [pc, #88]	; (8005578 <I2Cx_Init+0x5c>)
  * @brief Discovery I2Cx Bus initialization
  * @param None
  * @retval None
  */
static void I2Cx_Init(void)
{
 8005520:	b087      	sub	sp, #28
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8005522:	4620      	mov	r0, r4
 8005524:	f7fe ff36 	bl	8004394 <HAL_I2C_GetState>
 8005528:	bb18      	cbnz	r0, 8005572 <I2Cx_Init+0x56>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 800552a:	4b14      	ldr	r3, [pc, #80]	; (800557c <I2Cx_Init+0x60>)
 800552c:	6023      	str	r3, [r4, #0]
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
 800552e:	2332      	movs	r3, #50	; 0x32
 8005530:	60a3      	str	r3, [r4, #8]
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 8005532:	4d13      	ldr	r5, [pc, #76]	; (8005580 <I2Cx_Init+0x64>)
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 8005534:	6120      	str	r0, [r4, #16]
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005536:	2301      	movs	r3, #1
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
    I2cHandle.Init.OwnAddress2 = 0;
 8005538:	6160      	str	r0, [r4, #20]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 800553a:	61e0      	str	r0, [r4, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	
 800553c:	6220      	str	r0, [r4, #32]
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800553e:	60e3      	str	r3, [r4, #12]
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 8005540:	696b      	ldr	r3, [r5, #20]
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8005542:	4810      	ldr	r0, [pc, #64]	; (8005584 <I2Cx_Init+0x68>)
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 8005544:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005548:	616b      	str	r3, [r5, #20]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
 800554a:	23c0      	movs	r3, #192	; 0xc0
 800554c:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800554e:	2302      	movs	r3, #2
 8005550:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8005552:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8005554:	2303      	movs	r3, #3
 8005556:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 8005558:	2304      	movs	r3, #4
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 800555a:	eb0d 0103 	add.w	r1, sp, r3
  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 800555e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8005560:	f7fd fb4a 	bl	8002bf8 <HAL_GPIO_Init>

  /* Enable the I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8005564:	69eb      	ldr	r3, [r5, #28]
 8005566:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800556a:	61eb      	str	r3, [r5, #28]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
    HAL_I2C_Init(&I2cHandle);
 800556c:	4620      	mov	r0, r4
 800556e:	f7fe fdb3 	bl	80040d8 <HAL_I2C_Init>
  }
}
 8005572:	b007      	add	sp, #28
 8005574:	bd30      	pop	{r4, r5, pc}
 8005576:	bf00      	nop
 8005578:	20000ea0 	.word	0x20000ea0
 800557c:	40005400 	.word	0x40005400
 8005580:	40021000 	.word	0x40021000
 8005584:	48000400 	.word	0x48000400

08005588 <BSP_LED_Init>:
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8005588:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800558a:	4604      	mov	r4, r0
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 800558c:	b086      	sub	sp, #24
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800558e:	b168      	cbz	r0, 80055ac <BSP_LED_Init+0x24>
 8005590:	2801      	cmp	r0, #1
 8005592:	d00b      	beq.n	80055ac <BSP_LED_Init+0x24>
 8005594:	2802      	cmp	r0, #2
 8005596:	d009      	beq.n	80055ac <BSP_LED_Init+0x24>
 8005598:	2803      	cmp	r0, #3
 800559a:	d007      	beq.n	80055ac <BSP_LED_Init+0x24>
 800559c:	2804      	cmp	r0, #4
 800559e:	d005      	beq.n	80055ac <BSP_LED_Init+0x24>
 80055a0:	2805      	cmp	r0, #5
 80055a2:	d003      	beq.n	80055ac <BSP_LED_Init+0x24>
 80055a4:	2806      	cmp	r0, #6
 80055a6:	d001      	beq.n	80055ac <BSP_LED_Init+0x24>
 80055a8:	2807      	cmp	r0, #7
 80055aa:	d104      	bne.n	80055b6 <BSP_LED_Init+0x2e>
 80055ac:	4a0d      	ldr	r2, [pc, #52]	; (80055e4 <BSP_LED_Init+0x5c>)
 80055ae:	6953      	ldr	r3, [r2, #20]
 80055b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80055b4:	6153      	str	r3, [r2, #20]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 80055b6:	4b0c      	ldr	r3, [pc, #48]	; (80055e8 <BSP_LED_Init+0x60>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80055b8:	4e0c      	ldr	r6, [pc, #48]	; (80055ec <BSP_LED_Init+0x64>)
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 80055ba:	f833 5014 	ldrh.w	r5, [r3, r4, lsl #1]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80055be:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 80055c2:	9501      	str	r5, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80055c4:	2301      	movs	r3, #1
 80055c6:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80055c8:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80055ca:	a901      	add	r1, sp, #4

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80055cc:	2303      	movs	r3, #3
 80055ce:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80055d0:	f7fd fb12 	bl	8002bf8 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80055d4:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80055d8:	4629      	mov	r1, r5
 80055da:	2200      	movs	r2, #0
 80055dc:	f7fd fbd6 	bl	8002d8c <HAL_GPIO_WritePin>
}
 80055e0:	b006      	add	sp, #24
 80055e2:	bd70      	pop	{r4, r5, r6, pc}
 80055e4:	40021000 	.word	0x40021000
 80055e8:	08019e7c 	.word	0x08019e7c
 80055ec:	2000018c 	.word	0x2000018c

080055f0 <BSP_LED_On>:
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 80055f0:	4a04      	ldr	r2, [pc, #16]	; (8005604 <BSP_LED_On+0x14>)
  *     @arg LED9
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80055f2:	4603      	mov	r3, r0
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 80055f4:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80055f8:	4a03      	ldr	r2, [pc, #12]	; (8005608 <BSP_LED_On+0x18>)
 80055fa:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80055fe:	2201      	movs	r2, #1
 8005600:	f7fd bbc4 	b.w	8002d8c <HAL_GPIO_WritePin>
 8005604:	2000018c 	.word	0x2000018c
 8005608:	08019e7c 	.word	0x08019e7c

0800560c <BSP_LED_Off>:
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 800560c:	4a04      	ldr	r2, [pc, #16]	; (8005620 <BSP_LED_Off+0x14>)
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 800560e:	4603      	mov	r3, r0
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8005610:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8005614:	4a03      	ldr	r2, [pc, #12]	; (8005624 <BSP_LED_Off+0x18>)
 8005616:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800561a:	2200      	movs	r2, #0
 800561c:	f7fd bbb6 	b.w	8002d8c <HAL_GPIO_WritePin>
 8005620:	2000018c 	.word	0x2000018c
 8005624:	08019e7c 	.word	0x08019e7c

08005628 <BSP_LED_Toggle>:
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8005628:	4a04      	ldr	r2, [pc, #16]	; (800563c <BSP_LED_Toggle+0x14>)
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 800562a:	4603      	mov	r3, r0
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800562c:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8005630:	4a03      	ldr	r2, [pc, #12]	; (8005640 <BSP_LED_Toggle+0x18>)
 8005632:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8005636:	f7fd bbae 	b.w	8002d96 <HAL_GPIO_TogglePin>
 800563a:	bf00      	nop
 800563c:	2000018c 	.word	0x2000018c
 8005640:	08019e7c 	.word	0x08019e7c

08005644 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8005644:	b510      	push	{r4, lr}
 8005646:	4b19      	ldr	r3, [pc, #100]	; (80056ac <BSP_PB_Init+0x68>)
 8005648:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 800564a:	b918      	cbnz	r0, 8005654 <BSP_PB_Init+0x10>
 800564c:	695a      	ldr	r2, [r3, #20]
 800564e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005652:	615a      	str	r2, [r3, #20]
  __SYSCFG_CLK_ENABLE();
 8005654:	699a      	ldr	r2, [r3, #24]
 8005656:	f042 0201 	orr.w	r2, r2, #1
 800565a:	619a      	str	r2, [r3, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 800565c:	b969      	cbnz	r1, 800567a <BSP_PB_Init+0x36>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800565e:	2301      	movs	r3, #1
 8005660:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005662:	2302      	movs	r3, #2
 8005664:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005666:	2303      	movs	r3, #3
 8005668:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800566a:	4b11      	ldr	r3, [pc, #68]	; (80056b0 <BSP_PB_Init+0x6c>)

  if (ButtonMode == BUTTON_MODE_GPIO)
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800566c:	9102      	str	r1, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800566e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8005672:	a901      	add	r1, sp, #4
 8005674:	f7fd fac0 	bl	8002bf8 <HAL_GPIO_Init>
 8005678:	e016      	b.n	80056a8 <BSP_PB_Init+0x64>
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
 800567a:	2901      	cmp	r1, #1
 800567c:	d114      	bne.n	80056a8 <BSP_PB_Init+0x64>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800567e:	2303      	movs	r3, #3
 8005680:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 8005682:	4b0c      	ldr	r3, [pc, #48]	; (80056b4 <BSP_PB_Init+0x70>)
 8005684:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8005686:	4b0a      	ldr	r3, [pc, #40]	; (80056b0 <BSP_PB_Init+0x6c>)
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8005688:	9101      	str	r1, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800568a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800568e:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8005690:	a901      	add	r1, sp, #4

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005692:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8005694:	f7fd fab0 	bl	8002bf8 <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8005698:	2006      	movs	r0, #6
 800569a:	210f      	movs	r1, #15
 800569c:	4622      	mov	r2, r4
 800569e:	f7fd fa59 	bl	8002b54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80056a2:	2006      	movs	r0, #6
 80056a4:	f7fd fa86 	bl	8002bb4 <HAL_NVIC_EnableIRQ>
  }
}
 80056a8:	b006      	add	sp, #24
 80056aa:	bd10      	pop	{r4, pc}
 80056ac:	40021000 	.word	0x40021000
 80056b0:	20000184 	.word	0x20000184
 80056b4:	10110000 	.word	0x10110000

080056b8 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 80056b8:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 80056ba:	4b03      	ldr	r3, [pc, #12]	; (80056c8 <BSP_PB_GetState+0x10>)
 80056bc:	2101      	movs	r1, #1
 80056be:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80056c2:	f7fd fb5d 	bl	8002d80 <HAL_GPIO_ReadPin>
}
 80056c6:	bd08      	pop	{r3, pc}
 80056c8:	20000184 	.word	0x20000184

080056cc <GYRO_IO_Init>:
  * @brief  Configures the GYROSCOPE SPI interface.
  * @param  None
  * @retval None
  */
void GYRO_IO_Init(void)
{
 80056cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 80056d0:	4c16      	ldr	r4, [pc, #88]	; (800572c <GYRO_IO_Init+0x60>)
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80056d2:	4d17      	ldr	r5, [pc, #92]	; (8005730 <GYRO_IO_Init+0x64>)
{
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 80056d4:	6963      	ldr	r3, [r4, #20]
  * @brief  Configures the GYROSCOPE SPI interface.
  * @param  None
  * @retval None
  */
void GYRO_IO_Init(void)
{
 80056d6:	b087      	sub	sp, #28
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 80056d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80056dc:	6163      	str	r3, [r4, #20]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80056de:	2600      	movs	r6, #0
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 80056e0:	f04f 0908 	mov.w	r9, #8
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80056e4:	f04f 0801 	mov.w	r8, #1
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80056e8:	2703      	movs	r7, #3
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80056ea:	4628      	mov	r0, r5
 80056ec:	a901      	add	r1, sp, #4
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 80056ee:	f8cd 9004 	str.w	r9, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80056f2:	f8cd 8008 	str.w	r8, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80056f6:	9603      	str	r6, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80056f8:	9704      	str	r7, [sp, #16]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80056fa:	f7fd fa7d 	bl	8002bf8 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 80056fe:	4642      	mov	r2, r8
 8005700:	4628      	mov	r0, r5
 8005702:	4649      	mov	r1, r9
 8005704:	f7fd fb42 	bl	8002d8c <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8005708:	6963      	ldr	r3, [r4, #20]
 800570a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800570e:	6163      	str	r3, [r4, #20]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8005710:	4628      	mov	r0, r5
  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8005712:	2306      	movs	r3, #6
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8005714:	a901      	add	r1, sp, #4
  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8005716:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8005718:	9602      	str	r6, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800571a:	9704      	str	r7, [sp, #16]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 800571c:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 800571e:	f7fd fa6b 	bl	8002bf8 <HAL_GPIO_Init>
  
  SPIx_Init();
 8005722:	f7ff fe9b 	bl	800545c <SPIx_Init>
}
 8005726:	b007      	add	sp, #28
 8005728:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800572c:	40021000 	.word	0x40021000
 8005730:	48001000 	.word	0x48001000

08005734 <GYRO_IO_Write>:
{
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8005734:	2a01      	cmp	r2, #1
  * @param  WriteAddr : GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8005736:	b570      	push	{r4, r5, r6, lr}
 8005738:	460d      	mov	r5, r1
 800573a:	4606      	mov	r6, r0
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 800573c:	bf88      	it	hi
 800573e:	f041 0540 	orrhi.w	r5, r1, #64	; 0x40
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8005742:	480c      	ldr	r0, [pc, #48]	; (8005774 <GYRO_IO_Write+0x40>)
  * @param  WriteAddr : GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8005744:	4614      	mov	r4, r2
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8005746:	2108      	movs	r1, #8
 8005748:	2200      	movs	r2, #0
 800574a:	f7fd fb1f 	bl	8002d8c <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 800574e:	4628      	mov	r0, r5
 8005750:	f7ff fec4 	bl	80054dc <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8005754:	b134      	cbz	r4, 8005764 <GYRO_IO_Write+0x30>
  {
    SPIx_WriteRead(*pBuffer);
 8005756:	f816 0b01 	ldrb.w	r0, [r6], #1
    NumByteToWrite--;
 800575a:	3c01      	subs	r4, #1
  SPIx_WriteRead(WriteAddr);
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
  {
    SPIx_WriteRead(*pBuffer);
 800575c:	f7ff febe 	bl	80054dc <SPIx_WriteRead>
    NumByteToWrite--;
 8005760:	b2a4      	uxth	r4, r4
 8005762:	e7f7      	b.n	8005754 <GYRO_IO_Write+0x20>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8005764:	4803      	ldr	r0, [pc, #12]	; (8005774 <GYRO_IO_Write+0x40>)
 8005766:	2108      	movs	r1, #8
 8005768:	2201      	movs	r2, #1
}
 800576a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToWrite--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 800576e:	f7fd bb0d 	b.w	8002d8c <HAL_GPIO_WritePin>
 8005772:	bf00      	nop
 8005774:	48001000 	.word	0x48001000

08005778 <GYRO_IO_Read>:
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
  if(NumByteToRead > 0x01)
 8005778:	2a01      	cmp	r2, #1
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 800577a:	b570      	push	{r4, r5, r6, lr}
  if(NumByteToRead > 0x01)
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 800577c:	bf8c      	ite	hi
 800577e:	f041 05c0 	orrhi.w	r5, r1, #192	; 0xc0
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8005782:	f041 0580 	orrls.w	r5, r1, #128	; 0x80
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8005786:	4606      	mov	r6, r0
 8005788:	4614      	mov	r4, r2
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 800578a:	480c      	ldr	r0, [pc, #48]	; (80057bc <GYRO_IO_Read+0x44>)
 800578c:	2108      	movs	r1, #8
 800578e:	2200      	movs	r2, #0
 8005790:	f7fd fafc 	bl	8002d8c <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8005794:	4628      	mov	r0, r5
 8005796:	f7ff fea1 	bl	80054dc <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 800579a:	b13c      	cbz	r4, 80057ac <GYRO_IO_Read+0x34>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 800579c:	2000      	movs	r0, #0
 800579e:	f7ff fe9d 	bl	80054dc <SPIx_WriteRead>
    NumByteToRead--;
 80057a2:	3c01      	subs	r4, #1
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 80057a4:	f806 0b01 	strb.w	r0, [r6], #1
    NumByteToRead--;
 80057a8:	b2a4      	uxth	r4, r4
 80057aa:	e7f6      	b.n	800579a <GYRO_IO_Read+0x22>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80057ac:	4803      	ldr	r0, [pc, #12]	; (80057bc <GYRO_IO_Read+0x44>)
 80057ae:	2108      	movs	r1, #8
 80057b0:	2201      	movs	r2, #1
}  
 80057b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToRead--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80057b6:	f7fd bae9 	b.w	8002d8c <HAL_GPIO_WritePin>
 80057ba:	bf00      	nop
 80057bc:	48001000 	.word	0x48001000

080057c0 <COMPASSACCELERO_IO_Init>:
void COMPASSACCELERO_IO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 80057c0:	4b16      	ldr	r3, [pc, #88]	; (800581c <COMPASSACCELERO_IO_Init+0x5c>)
 80057c2:	695a      	ldr	r2, [r3, #20]
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 80057c4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 80057c6:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80057ca:	615a      	str	r2, [r3, #20]
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 80057cc:	695a      	ldr	r2, [r3, #20]
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80057ce:	4d14      	ldr	r5, [pc, #80]	; (8005820 <COMPASSACCELERO_IO_Init+0x60>)
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 80057d0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 80057d4:	b086      	sub	sp, #24
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 80057d6:	615a      	str	r2, [r3, #20]
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 80057d8:	2304      	movs	r3, #4
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80057da:	2400      	movs	r4, #0
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80057dc:	eb0d 0103 	add.w	r1, sp, r3
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80057e0:	2603      	movs	r6, #3
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80057e2:	4628      	mov	r0, r5
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 80057e4:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80057e6:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80057e8:	9403      	str	r4, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80057ea:	9604      	str	r6, [sp, #16]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80057ec:	f7fd fa04 	bl	8002bf8 <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x00, 0x00);
 80057f0:	4622      	mov	r2, r4
 80057f2:	4621      	mov	r1, r4
 80057f4:	2008      	movs	r0, #8
 80057f6:	f7fd f9ad 	bl	8002b54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
 80057fa:	2008      	movs	r0, #8
 80057fc:	f7fd f9da 	bl	8002bb4 <HAL_NVIC_EnableIRQ>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8005800:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8005802:	4628      	mov	r0, r5
 8005804:	a901      	add	r1, sp, #4
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x00, 0x00);
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8005806:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8005808:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800580a:	9604      	str	r6, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800580c:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 800580e:	f7fd f9f3 	bl	8002bf8 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8005812:	f7ff fe83 	bl	800551c <I2Cx_Init>
}
 8005816:	b006      	add	sp, #24
 8005818:	bd70      	pop	{r4, r5, r6, pc}
 800581a:	bf00      	nop
 800581c:	40021000 	.word	0x40021000
 8005820:	48001000 	.word	0x48001000

08005824 <COMPASSACCELERO_IO_ITConfig>:
  * @brief  Configures COMPASS / ACCELERO click IT
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 8005824:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8005826:	4a0e      	ldr	r2, [pc, #56]	; (8005860 <COMPASSACCELERO_IO_ITConfig+0x3c>)
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8005828:	480e      	ldr	r0, [pc, #56]	; (8005864 <COMPASSACCELERO_IO_ITConfig+0x40>)
void COMPASSACCELERO_IO_ITConfig(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800582a:	6953      	ldr	r3, [r2, #20]
  * @brief  Configures COMPASS / ACCELERO click IT
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 800582c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800582e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005832:	6153      	str	r3, [r2, #20]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8005834:	2330      	movs	r3, #48	; 0x30
 8005836:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8005838:	4b0b      	ldr	r3, [pc, #44]	; (8005868 <COMPASSACCELERO_IO_ITConfig+0x44>)
 800583a:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800583c:	2400      	movs	r4, #0
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800583e:	2303      	movs	r3, #3
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8005840:	a901      	add	r1, sp, #4
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8005842:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8005844:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8005846:	f7fd f9d7 	bl	8002bf8 <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x00, 0x00);
 800584a:	4621      	mov	r1, r4
 800584c:	4622      	mov	r2, r4
 800584e:	200a      	movs	r0, #10
 8005850:	f7fd f980 	bl	8002b54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 8005854:	200a      	movs	r0, #10
 8005856:	f7fd f9ad 	bl	8002bb4 <HAL_NVIC_EnableIRQ>
  
}
 800585a:	b006      	add	sp, #24
 800585c:	bd10      	pop	{r4, pc}
 800585e:	bf00      	nop
 8005860:	40021000 	.word	0x40021000
 8005864:	48001000 	.word	0x48001000
 8005868:	10110000 	.word	0x10110000

0800586c <COMPASSACCELERO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 800586c:	b510      	push	{r4, lr}
 800586e:	b086      	sub	sp, #24
 8005870:	ab06      	add	r3, sp, #24
 8005872:	4604      	mov	r4, r0
 8005874:	f803 2d01 	strb.w	r2, [r3, #-1]!
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8005878:	460a      	mov	r2, r1
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	4908      	ldr	r1, [pc, #32]	; (80058a0 <COMPASSACCELERO_IO_Write+0x34>)
 800587e:	4809      	ldr	r0, [pc, #36]	; (80058a4 <COMPASSACCELERO_IO_Write+0x38>)
 8005880:	2301      	movs	r3, #1
 8005882:	9301      	str	r3, [sp, #4]
 8005884:	6809      	ldr	r1, [r1, #0]
 8005886:	9102      	str	r1, [sp, #8]
 8005888:	4621      	mov	r1, r4
 800588a:	f7fe fc85 	bl	8004198 <HAL_I2C_Mem_Write>
  
  /* Check the communication status */
  if(status != HAL_OK)
 800588e:	b120      	cbz	r0, 800589a <COMPASSACCELERO_IO_Write+0x2e>
  * @retval None
  */
static void I2Cx_Error (void)
{
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8005890:	4804      	ldr	r0, [pc, #16]	; (80058a4 <COMPASSACCELERO_IO_Write+0x38>)
 8005892:	f7fe fc6a 	bl	800416a <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8005896:	f7ff fe41 	bl	800551c <I2Cx_Init>
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
  /* call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
}
 800589a:	b006      	add	sp, #24
 800589c:	bd10      	pop	{r4, pc}
 800589e:	bf00      	nop
 80058a0:	20000188 	.word	0x20000188
 80058a4:	20000ea0 	.word	0x20000ea0

080058a8 <COMPASSACCELERO_IO_Read>:
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 80058a8:	b510      	push	{r4, lr}
 80058aa:	b086      	sub	sp, #24
  * @retval Data read at register @
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
 80058ac:	ab06      	add	r3, sp, #24
 80058ae:	2200      	movs	r2, #0
 80058b0:	f803 2d01 	strb.w	r2, [r3, #-1]!
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 80058b4:	460a      	mov	r2, r1
 80058b6:	9300      	str	r3, [sp, #0]
 80058b8:	4909      	ldr	r1, [pc, #36]	; (80058e0 <COMPASSACCELERO_IO_Read+0x38>)
 80058ba:	2301      	movs	r3, #1
 80058bc:	9301      	str	r3, [sp, #4]
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 80058be:	4604      	mov	r4, r0
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 80058c0:	6809      	ldr	r1, [r1, #0]
 80058c2:	9102      	str	r1, [sp, #8]
 80058c4:	4807      	ldr	r0, [pc, #28]	; (80058e4 <COMPASSACCELERO_IO_Read+0x3c>)
 80058c6:	4621      	mov	r1, r4
 80058c8:	f7fe fce2 	bl	8004290 <HAL_I2C_Mem_Read>
 
  /* Check the communication status */
  if(status != HAL_OK)
 80058cc:	b120      	cbz	r0, 80058d8 <COMPASSACCELERO_IO_Read+0x30>
  * @retval None
  */
static void I2Cx_Error (void)
{
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80058ce:	4805      	ldr	r0, [pc, #20]	; (80058e4 <COMPASSACCELERO_IO_Read+0x3c>)
 80058d0:	f7fe fc4b 	bl	800416a <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 80058d4:	f7ff fe22 	bl	800551c <I2Cx_Init>
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
  /* call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
}
 80058d8:	f89d 0017 	ldrb.w	r0, [sp, #23]
 80058dc:	b006      	add	sp, #24
 80058de:	bd10      	pop	{r4, pc}
 80058e0:	20000188 	.word	0x20000188
 80058e4:	20000ea0 	.word	0x20000ea0

080058e8 <BSP_ACCELERO_Init>:
  * @brief  Set ACCELEROMETER Initialization.
  * @param  None
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{  
 80058e8:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = ACCELERO_ERROR;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef LSM303DLHC_InitStructure;
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure;
 
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 80058ea:	4c09      	ldr	r4, [pc, #36]	; (8005910 <BSP_ACCELERO_Init+0x28>)
 80058ec:	6863      	ldr	r3, [r4, #4]
 80058ee:	4798      	blx	r3
 80058f0:	2833      	cmp	r0, #51	; 0x33
 80058f2:	d10b      	bne.n	800590c <BSP_ACCELERO_Init+0x24>
  {
    /* Initialize the gyroscope driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 80058f4:	4d07      	ldr	r5, [pc, #28]	; (8005914 <BSP_ACCELERO_Init+0x2c>)
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
  /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80058f6:	6823      	ldr	r3, [r4, #0]
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure;
 
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
  {
    /* Initialize the gyroscope driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 80058f8:	602c      	str	r4, [r5, #0]
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
  /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80058fa:	f640 0047 	movw	r0, #2119	; 0x847
 80058fe:	4798      	blx	r3
                      LSM303DLHC_FilterStructure.HighPassFilter_CutOff_Frequency|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI1|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI2);

  /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8005900:	682b      	ldr	r3, [r5, #0]
 8005902:	2090      	movs	r0, #144	; 0x90
 8005904:	6a1b      	ldr	r3, [r3, #32]
 8005906:	4798      	blx	r3

    ret = ACCELERO_OK;
 8005908:	2000      	movs	r0, #0
 800590a:	bd38      	pop	{r3, r4, r5, pc}
  }  
  else
  {
    ret = ACCELERO_ERROR;
 800590c:	2001      	movs	r0, #1
  }

  return ret;
}
 800590e:	bd38      	pop	{r3, r4, r5, pc}
 8005910:	200001ac 	.word	0x200001ac
 8005914:	20000ed8 	.word	0x20000ed8

08005918 <BSP_ACCELERO_GetXYZ>:
  *                 pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
* @retval None
*/
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
  if(AccelerometerDrv->GetXYZ!= NULL)
 8005918:	4b02      	ldr	r3, [pc, #8]	; (8005924 <BSP_ACCELERO_GetXYZ+0xc>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800591e:	b103      	cbz	r3, 8005922 <BSP_ACCELERO_GetXYZ+0xa>
  {   
    AccelerometerDrv->GetXYZ(pDataXYZ);
 8005920:	4718      	bx	r3
 8005922:	4770      	bx	lr
 8005924:	20000ed8 	.word	0x20000ed8

08005928 <BSP_GYRO_Init>:
  * @brief  Set GYROSCOPE Initialization.
  * @param  None
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 8005928:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 800592a:	4c0e      	ldr	r4, [pc, #56]	; (8005964 <BSP_GYRO_Init+0x3c>)
 800592c:	6863      	ldr	r3, [r4, #4]
 800592e:	4798      	blx	r3
 8005930:	28d4      	cmp	r0, #212	; 0xd4
 8005932:	4625      	mov	r5, r4
 8005934:	d10f      	bne.n	8005956 <BSP_GYRO_Init+0x2e>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8005936:	4c0c      	ldr	r4, [pc, #48]	; (8005968 <BSP_GYRO_Init+0x40>)
	
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
                        L3GD20_InitStructure.Full_Scale) << 8);

    /* L3gd20 Init */	 
    GyroscopeDrv->Init(ctrl);
 8005938:	682b      	ldr	r3, [r5, #0]
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 800593a:	6025      	str	r5, [r4, #0]
	
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
                        L3GD20_InitStructure.Full_Scale) << 8);

    /* L3gd20 Init */	 
    GyroscopeDrv->Init(ctrl);
 800593c:	f241 003f 	movw	r0, #4159	; 0x103f
 8005940:	4798      	blx	r3
    L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
	
    ctrl = (uint8_t) ((L3GD20_FilterStructure.HighPassFilter_Mode_Selection |\
                       L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency));		
	
    GyroscopeDrv->FilterConfig(ctrl) ;
 8005942:	6823      	ldr	r3, [r4, #0]
 8005944:	2000      	movs	r0, #0
 8005946:	6a1b      	ldr	r3, [r3, #32]
 8005948:	4798      	blx	r3
  
    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 800594a:	6823      	ldr	r3, [r4, #0]
 800594c:	2010      	movs	r0, #16
 800594e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005950:	4798      	blx	r3
	
    ret = GYRO_OK;
 8005952:	2000      	movs	r0, #0
 8005954:	bd38      	pop	{r3, r4, r5, pc}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8005956:	6863      	ldr	r3, [r4, #4]
 8005958:	4798      	blx	r3
 800595a:	28d5      	cmp	r0, #213	; 0xd5
 800595c:	d0eb      	beq.n	8005936 <BSP_GYRO_Init+0xe>
	
    ret = GYRO_OK;
  }
  else
  {
    ret = GYRO_ERROR;
 800595e:	2001      	movs	r0, #1
  }
  
  return ret;
}
 8005960:	bd38      	pop	{r3, r4, r5, pc}
 8005962:	bf00      	nop
 8005964:	200001d8 	.word	0x200001d8
 8005968:	20000edc 	.word	0x20000edc

0800596c <BSP_GYRO_GetXYZ>:
  * @param pfData: pointer on floating array         
  * @retval None
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
  if(GyroscopeDrv->GetXYZ!= NULL)
 800596c:	4b02      	ldr	r3, [pc, #8]	; (8005978 <BSP_GYRO_GetXYZ+0xc>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005972:	b103      	cbz	r3, 8005976 <BSP_GYRO_GetXYZ+0xa>
  {
	GyroscopeDrv->GetXYZ(pfData);
 8005974:	4718      	bx	r3
 8005976:	4770      	bx	lr
 8005978:	20000edc 	.word	0x20000edc

0800597c <LSM303DLHC_AccInit>:
  * @brief    Set LSM303DLHC Initialization.
  * @param  InitStruct: init parameters
  * @retval   None
  */
void LSM303DLHC_AccInit(uint16_t InitStruct)
{  
 800597c:	b510      	push	{r4, lr}
 800597e:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 8005980:	f7ff ff1e 	bl	80057c0 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 8005984:	b2e2      	uxtb	r2, r4
 8005986:	2032      	movs	r0, #50	; 0x32
 8005988:	2120      	movs	r1, #32
 800598a:	f7ff ff6f 	bl	800586c <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 800598e:	2032      	movs	r0, #50	; 0x32
 8005990:	2123      	movs	r1, #35	; 0x23
 8005992:	2200      	movs	r2, #0
}
 8005994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = (uint8_t) InitStruct;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8005998:	f7ff bf68 	b.w	800586c <COMPASSACCELERO_IO_Write>

0800599c <LSM303DLHC_AccReadID>:
/**
  * @brief     Read LSM303DLHC ID.
  * @retval   ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 800599c:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 800599e:	f7ff ff0f 	bl	80057c0 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address*/
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 80059a2:	2032      	movs	r0, #50	; 0x32
 80059a4:	210f      	movs	r1, #15

  return ctrl;
}
 80059a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
  
  /* Read value at Who am I register address*/
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 80059aa:	f7ff bf7d 	b.w	80058a8 <COMPASSACCELERO_IO_Read>

080059ae <LSM303DLHC_AccRebootCmd>:
/**
  * @brief     Reboot memory content of LSM303DLHC
  * @retval   None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 80059ae:	b508      	push	{r3, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 80059b0:	2124      	movs	r1, #36	; 0x24
 80059b2:	2032      	movs	r0, #50	; 0x32
 80059b4:	f7ff ff78 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 80059b8:	f060 027f 	orn	r2, r0, #127	; 0x7f
  
  /* Write value to ACC MEMS CTRL_REG5 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 80059bc:	2124      	movs	r1, #36	; 0x24
 80059be:	2032      	movs	r0, #50	; 0x32
 80059c0:	b2d2      	uxtb	r2, r2
}
 80059c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
  
  /* Write value to ACC MEMS CTRL_REG5 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 80059c6:	f7ff bf51 	b.w	800586c <COMPASSACCELERO_IO_Write>

080059ca <LSM303DLHC_AccFilterConfig>:
  * @brief     Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval   None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 80059ca:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80059cc:	2121      	movs	r1, #33	; 0x21
  * @brief     Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval   None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 80059ce:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80059d0:	2032      	movs	r0, #50	; 0x32
 80059d2:	f7ff ff69 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  
  tmpreg &= 0x0C;
 80059d6:	f000 020c 	and.w	r2, r0, #12
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80059da:	4322      	orrs	r2, r4
 80059dc:	2032      	movs	r0, #50	; 0x32
 80059de:	2121      	movs	r1, #33	; 0x21
}
 80059e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  tmpreg &= 0x0C;
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80059e4:	f7ff bf42 	b.w	800586c <COMPASSACCELERO_IO_Write>

080059e8 <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HighPassFilter_DISABLE 
  *         @arg: LSM303DLHC_HighPassFilter_ENABLE          
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
 {
 80059e8:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80059ea:	2121      	movs	r1, #33	; 0x21
  *         @arg: LSM303DLHC_HighPassFilter_DISABLE 
  *         @arg: LSM303DLHC_HighPassFilter_ENABLE          
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
 {
 80059ec:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80059ee:	2032      	movs	r0, #50	; 0x32
 80059f0:	f7ff ff5a 	bl	80058a8 <COMPASSACCELERO_IO_Read>
                  
  tmpreg &= 0xF7;
 80059f4:	f000 02f7 	and.w	r2, r0, #247	; 0xf7

  tmpreg |= HighPassFilterState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80059f8:	4322      	orrs	r2, r4
 80059fa:	2032      	movs	r0, #50	; 0x32
 80059fc:	2121      	movs	r1, #33	; 0x21
}
 80059fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tmpreg &= 0xF7;

  tmpreg |= HighPassFilterState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8005a02:	f7ff bf33 	b.w	800586c <COMPASSACCELERO_IO_Write>

08005a06 <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Accelration values 
* @param  pfData : Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8005a06:	b5f0      	push	{r4, r5, r6, r7, lr}
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8005a08:	2123      	movs	r1, #35	; 0x23
  * @brief  Read X, Y & Z Accelration values 
* @param  pfData : Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	4605      	mov	r5, r0
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8005a0e:	2032      	movs	r0, #50	; 0x32
 8005a10:	f7ff ff4a 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8005a14:	2124      	movs	r1, #36	; 0x24
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8005a16:	4604      	mov	r4, r0
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8005a18:	2032      	movs	r0, #50	; 0x32
 8005a1a:	f7ff ff45 	bl	80058a8 <COMPASSACCELERO_IO_Read>

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8005a1e:	2128      	movs	r1, #40	; 0x28
 8005a20:	2032      	movs	r0, #50	; 0x32
 8005a22:	f7ff ff41 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8005a26:	2129      	movs	r1, #41	; 0x29
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8005a28:	f88d 0008 	strb.w	r0, [sp, #8]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8005a2c:	2032      	movs	r0, #50	; 0x32
 8005a2e:	f7ff ff3b 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8005a32:	212a      	movs	r1, #42	; 0x2a
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8005a34:	f88d 0009 	strb.w	r0, [sp, #9]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8005a38:	2032      	movs	r0, #50	; 0x32
 8005a3a:	f7ff ff35 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8005a3e:	212b      	movs	r1, #43	; 0x2b
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8005a40:	f88d 000a 	strb.w	r0, [sp, #10]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8005a44:	2032      	movs	r0, #50	; 0x32
 8005a46:	f7ff ff2f 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8005a4a:	212c      	movs	r1, #44	; 0x2c

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8005a4c:	f88d 000b 	strb.w	r0, [sp, #11]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8005a50:	2032      	movs	r0, #50	; 0x32
 8005a52:	f7ff ff29 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8005a56:	212d      	movs	r1, #45	; 0x2d
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8005a58:	f88d 000c 	strb.w	r0, [sp, #12]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8005a5c:	2032      	movs	r0, #50	; 0x32
 8005a5e:	f7ff ff23 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  
  /* check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 8005a62:	f014 0f40 	tst.w	r4, #64	; 0x40
 8005a66:	f99d 6009 	ldrsb.w	r6, [sp, #9]
 8005a6a:	f99d 7008 	ldrsb.w	r7, [sp, #8]
 8005a6e:	f99d 200b 	ldrsb.w	r2, [sp, #11]
 8005a72:	f99d 100a 	ldrsb.w	r1, [sp, #10]
 8005a76:	f99d 300c 	ldrsb.w	r3, [sp, #12]
 8005a7a:	b240      	sxtb	r0, r0
 8005a7c:	d116      	bne.n	8005aac <LSM303DLHC_AccReadXYZ+0xa6>
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8005a7e:	eb07 2606 	add.w	r6, r7, r6, lsl #8
 8005a82:	eb01 2202 	add.w	r2, r1, r2, lsl #8
 8005a86:	f8ad 6000 	strh.w	r6, [sp]
 8005a8a:	f8ad 2002 	strh.w	r2, [sp, #2]
 8005a8e:	eb03 2000 	add.w	r0, r3, r0, lsl #8
    }
  }

  /* normal mode */
  /* switch the sensitivity value set in the CRTL4*/
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8005a92:	f004 0430 	and.w	r4, r4, #48	; 0x30
 8005a96:	2c20      	cmp	r4, #32
  /* check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8005a98:	f8ad 0004 	strh.w	r0, [sp, #4]
    }
  }

  /* normal mode */
  /* switch the sensitivity value set in the CRTL4*/
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8005a9c:	d011      	beq.n	8005ac2 <LSM303DLHC_AccReadXYZ+0xbc>
 8005a9e:	2c30      	cmp	r4, #48	; 0x30
 8005aa0:	d011      	beq.n	8005ac6 <LSM303DLHC_AccReadXYZ+0xc0>
 8005aa2:	2c10      	cmp	r4, #16
{
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8005aa4:	bf0c      	ite	eq
 8005aa6:	2302      	moveq	r3, #2
 8005aa8:	2301      	movne	r3, #1
 8005aaa:	e00d      	b.n	8005ac8 <LSM303DLHC_AccReadXYZ+0xc2>
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8005aac:	eb06 2607 	add.w	r6, r6, r7, lsl #8
 8005ab0:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8005ab4:	f8ad 6000 	strh.w	r6, [sp]
 8005ab8:	f8ad 2002 	strh.w	r2, [sp, #2]
 8005abc:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8005ac0:	e7e7      	b.n	8005a92 <LSM303DLHC_AccReadXYZ+0x8c>
    break;
  case LSM303DLHC_FULLSCALE_4G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_4G;
    break;
  case LSM303DLHC_FULLSCALE_8G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 8005ac2:	2304      	movs	r3, #4
    break;
 8005ac4:	e000      	b.n	8005ac8 <LSM303DLHC_AccReadXYZ+0xc2>
  case LSM303DLHC_FULLSCALE_16G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 8005ac6:	230c      	movs	r3, #12
  }

  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8005ac8:	f8bd 2000 	ldrh.w	r2, [sp]
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	fb12 f203 	smulbb	r2, r2, r3
 8005ad2:	802a      	strh	r2, [r5, #0]
 8005ad4:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8005ad8:	fb12 f203 	smulbb	r2, r2, r3
 8005adc:	806a      	strh	r2, [r5, #2]
 8005ade:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8005ae2:	fb12 f303 	smulbb	r3, r2, r3
 8005ae6:	80ab      	strh	r3, [r5, #4]
  }

}
 8005ae8:	b005      	add	sp, #20
 8005aea:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005aec <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
 {
 8005aec:	b510      	push	{r4, lr}
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8005aee:	2121      	movs	r1, #33	; 0x21
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
 {
 8005af0:	4604      	mov	r4, r0
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8005af2:	2032      	movs	r0, #50	; 0x32
 8005af4:	f7ff fed8 	bl	80058a8 <COMPASSACCELERO_IO_Read>

  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 8005af8:	f000 02fb 	and.w	r2, r0, #251	; 0xfb

  tmpreg |= HighPassFilterClickState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8005afc:	4322      	orrs	r2, r4
 8005afe:	2032      	movs	r0, #50	; 0x32
 8005b00:	2121      	movs	r1, #33	; 0x21
}
 8005b02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);

  tmpreg |= HighPassFilterClickState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8005b06:	f7ff beb1 	b.w	800586c <COMPASSACCELERO_IO_Write>

08005b0a <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN              
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8005b0a:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8005b0c:	2122      	movs	r1, #34	; 0x22
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN              
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8005b0e:	4604      	mov	r4, r0
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8005b10:	2032      	movs	r0, #50	; 0x32
 8005b12:	f7ff fec9 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 8005b16:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8005b1a:	2122      	movs	r1, #34	; 0x22
 8005b1c:	2032      	movs	r0, #50	; 0x32
 8005b1e:	b2d2      	uxtb	r2, r2
}
 8005b20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8005b24:	f7ff bea2 	b.w	800586c <COMPASSACCELERO_IO_Write>

08005b28 <LSM303DLHC_AccClickITEnable>:
  * @param  ITCombination: Or or And combination
  *         ITAxes: axes to be enabled 
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8005b28:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8005b2a:	2138      	movs	r1, #56	; 0x38
  * @param  ITCombination: Or or And combination
  *         ITAxes: axes to be enabled 
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8005b2c:	4604      	mov	r4, r0
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8005b2e:	2032      	movs	r0, #50	; 0x32
 8005b30:	f7ff feba 	bl	80058a8 <COMPASSACCELERO_IO_Read>
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8005b34:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 8005b38:	2138      	movs	r1, #56	; 0x38
 8005b3a:	2032      	movs	r0, #50	; 0x32
 8005b3c:	b2d2      	uxtb	r2, r2
 8005b3e:	f7ff fe95 	bl	800586c <COMPASSACCELERO_IO_Write>

  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 8005b42:	2032      	movs	r0, #50	; 0x32
 8005b44:	213a      	movs	r1, #58	; 0x3a
 8005b46:	220a      	movs	r2, #10
 8005b48:	f7ff fe90 	bl	800586c <COMPASSACCELERO_IO_Write>

  /* Configure Time Limit */
  tmpval = 0x05;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 8005b4c:	2032      	movs	r0, #50	; 0x32
 8005b4e:	213b      	movs	r1, #59	; 0x3b
 8005b50:	2205      	movs	r2, #5
 8005b52:	f7ff fe8b 	bl	800586c <COMPASSACCELERO_IO_Write>

  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 8005b56:	2032      	movs	r0, #50	; 0x32
 8005b58:	213c      	movs	r1, #60	; 0x3c
 8005b5a:	2205      	movs	r2, #5
 8005b5c:	f7ff fe86 	bl	800586c <COMPASSACCELERO_IO_Write>

  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8005b60:	2032      	movs	r0, #50	; 0x32
 8005b62:	213d      	movs	r1, #61	; 0x3d
 8005b64:	4602      	mov	r2, r0

}
 8005b66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);

  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8005b6a:	f7ff be7f 	b.w	800586c <COMPASSACCELERO_IO_Write>

08005b6e <LSM303DLHC_AccZClickITConfig>:
  * @brief  click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 8005b6e:	b508      	push	{r3, lr}
  /* configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8005b70:	f7ff fe58 	bl	8005824 <COMPASSACCELERO_IO_ITConfig>
  
  /* select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 8005b74:	2080      	movs	r0, #128	; 0x80
 8005b76:	f7ff ffc8 	bl	8005b0a <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 8005b7a:	2004      	movs	r0, #4
 8005b7c:	f7ff ffb6 	bl	8005aec <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8005b80:	2010      	movs	r0, #16
  
}
 8005b82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8005b86:	f7ff bfcf 	b.w	8005b28 <LSM303DLHC_AccClickITEnable>

08005b8a <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8005b8a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  
  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();

  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
 8005b8c:	ac02      	add	r4, sp, #8
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
  uint8_t ctrl = 0x00;
 8005b8e:	2300      	movs	r3, #0
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8005b90:	4605      	mov	r5, r0
  uint8_t ctrl = 0x00;
 8005b92:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();
 8005b96:	f7ff fd99 	bl	80056cc <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
 8005b9a:	f804 5d01 	strb.w	r5, [r4, #-1]!
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8005b9e:	2120      	movs	r1, #32
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f7ff fdc6 	bl	8005734 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 regsister */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8005ba8:	0a2d      	lsrs	r5, r5, #8
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8005baa:	4620      	mov	r0, r4
 8005bac:	2123      	movs	r1, #35	; 0x23
 8005bae:	2201      	movs	r2, #1
  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
  
  /* Write value to MEMS CTRL_REG4 regsister */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8005bb0:	f88d 5007 	strb.w	r5, [sp, #7]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8005bb4:	f7ff fdbe 	bl	8005734 <GYRO_IO_Write>
}
 8005bb8:	b003      	add	sp, #12
 8005bba:	bd30      	pop	{r4, r5, pc}

08005bbc <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  Device ID address
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8005bbc:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmp;

  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();
 8005bbe:	f7ff fd85 	bl	80056cc <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8005bc2:	f10d 0007 	add.w	r0, sp, #7
 8005bc6:	210f      	movs	r1, #15
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f7ff fdd5 	bl	8005778 <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
}
 8005bce:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8005bd2:	b003      	add	sp, #12
 8005bd4:	f85d fb04 	ldr.w	pc, [sp], #4

08005bd8 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8005bd8:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005bda:	2124      	movs	r1, #36	; 0x24
 8005bdc:	f10d 0007 	add.w	r0, sp, #7
 8005be0:	2201      	movs	r2, #1
 8005be2:	f7ff fdc9 	bl	8005778 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8005be6:	f89d 3007 	ldrb.w	r3, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005bea:	f10d 0007 	add.w	r0, sp, #7
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8005bee:	f063 037f 	orn	r3, r3, #127	; 0x7f
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005bf2:	2124      	movs	r1, #36	; 0x24
 8005bf4:	2201      	movs	r2, #1
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8005bf6:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005bfa:	f7ff fd9b 	bl	8005734 <GYRO_IO_Write>
}
 8005bfe:	b003      	add	sp, #12
 8005c00:	f85d fb04 	ldr.w	pc, [sp], #4

08005c04 <L3GD20_INT1InterruptConfig>:
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8005c04:	b513      	push	{r0, r1, r4, lr}
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8005c06:	2300      	movs	r3, #0
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8005c08:	4604      	mov	r4, r0
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005c0a:	2130      	movs	r1, #48	; 0x30
 8005c0c:	f10d 0006 	add.w	r0, sp, #6
 8005c10:	2201      	movs	r2, #1
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8005c12:	f88d 3006 	strb.w	r3, [sp, #6]
 8005c16:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005c1a:	f7ff fdad 	bl	8005778 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8005c1e:	f10d 0007 	add.w	r0, sp, #7
 8005c22:	2122      	movs	r1, #34	; 0x22
 8005c24:	2201      	movs	r2, #1
 8005c26:	f7ff fda7 	bl	8005778 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
 8005c2a:	f89d 0007 	ldrb.w	r0, [sp, #7]
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
  
  ctrl_cfr &= 0x80;
 8005c2e:	f89d 3006 	ldrb.w	r3, [sp, #6]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
 8005c32:	f020 0020 	bic.w	r0, r0, #32
  ctrl3 |= ((uint8_t) Int1Config);
 8005c36:	4320      	orrs	r0, r4
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
  
  ctrl_cfr &= 0x80;
 8005c38:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
  ctrl3 |= ((uint8_t) Int1Config);
 8005c3c:	f88d 0007 	strb.w	r0, [sp, #7]
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
*/  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005c40:	2130      	movs	r1, #48	; 0x30
 8005c42:	f10d 0006 	add.w	r0, sp, #6
 8005c46:	2201      	movs	r2, #1
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
  
  ctrl_cfr &= 0x80;
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8005c48:	f88d 3006 	strb.w	r3, [sp, #6]
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
*/  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005c4c:	f7ff fd72 	bl	8005734 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8005c50:	f10d 0007 	add.w	r0, sp, #7
 8005c54:	2122      	movs	r1, #34	; 0x22
 8005c56:	2201      	movs	r2, #1
 8005c58:	f7ff fd6c 	bl	8005734 <GYRO_IO_Write>
}
 8005c5c:	b002      	add	sp, #8
 8005c5e:	bd10      	pop	{r4, pc}

08005c60 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8005c60:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005c62:	2201      	movs	r2, #1
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8005c64:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005c66:	2122      	movs	r1, #34	; 0x22
 8005c68:	f10d 0007 	add.w	r0, sp, #7
 8005c6c:	f7ff fd84 	bl	8005778 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8005c70:	b924      	cbnz	r4, 8005c7c <L3GD20_EnableIT+0x1c>
  {
    tmpreg &= 0x7F;	
 8005c72:	f89d 3007 	ldrb.w	r3, [sp, #7]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8005c76:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005c7a:	e007      	b.n	8005c8c <L3GD20_EnableIT+0x2c>
  }
  else if(IntSel == L3GD20_INT2)
 8005c7c:	2c01      	cmp	r4, #1
 8005c7e:	d107      	bne.n	8005c90 <L3GD20_EnableIT+0x30>
  {
    tmpreg &= 0xF7;
 8005c80:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005c84:	f023 0308 	bic.w	r3, r3, #8
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8005c88:	f043 0308 	orr.w	r3, r3, #8
 8005c8c:	f88d 3007 	strb.w	r3, [sp, #7]
  }
  
  /* Write value to MEMS CTRL_REG3 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005c90:	f10d 0007 	add.w	r0, sp, #7
 8005c94:	2122      	movs	r1, #34	; 0x22
 8005c96:	2201      	movs	r2, #1
 8005c98:	f7ff fd4c 	bl	8005734 <GYRO_IO_Write>
}
 8005c9c:	b002      	add	sp, #8
 8005c9e:	bd10      	pop	{r4, pc}

08005ca0 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8005ca0:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005ca2:	2201      	movs	r2, #1
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8005ca4:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005ca6:	2122      	movs	r1, #34	; 0x22
 8005ca8:	f10d 0007 	add.w	r0, sp, #7
 8005cac:	f7ff fd64 	bl	8005778 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8005cb0:	b924      	cbnz	r4, 8005cbc <L3GD20_DisableIT+0x1c>
  {
    tmpreg &= 0x7F;	
 8005cb2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005cb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cba:	e005      	b.n	8005cc8 <L3GD20_DisableIT+0x28>
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
  }
  else if(IntSel == L3GD20_INT2)
 8005cbc:	2c01      	cmp	r4, #1
 8005cbe:	d105      	bne.n	8005ccc <L3GD20_DisableIT+0x2c>
  {
    tmpreg &= 0xF7;
 8005cc0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005cc4:	f023 0308 	bic.w	r3, r3, #8
 8005cc8:	f88d 3007 	strb.w	r3, [sp, #7]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
  }
  
  /* Write value to MEMS CTRL_REG3 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005ccc:	f10d 0007 	add.w	r0, sp, #7
 8005cd0:	2122      	movs	r1, #34	; 0x22
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f7ff fd2e 	bl	8005734 <GYRO_IO_Write>
}
 8005cd8:	b002      	add	sp, #8
 8005cda:	bd10      	pop	{r4, pc}

08005cdc <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8005cdc:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8005cde:	2201      	movs	r2, #1
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8005ce0:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8005ce2:	2121      	movs	r1, #33	; 0x21
 8005ce4:	f10d 0007 	add.w	r0, sp, #7
 8005ce8:	f7ff fd46 	bl	8005778 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8005cec:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8005cf0:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
  
  /* Configure MEMS: mode and cutoff frquency */
  tmpreg |= FilterStruct;
 8005cf4:	4320      	orrs	r0, r4
 8005cf6:	f88d 0007 	strb.w	r0, [sp, #7]

  /* Write value to MEMS CTRL_REG2 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8005cfa:	2121      	movs	r1, #33	; 0x21
 8005cfc:	f10d 0007 	add.w	r0, sp, #7
 8005d00:	2201      	movs	r2, #1
 8005d02:	f7ff fd17 	bl	8005734 <GYRO_IO_Write>
}
 8005d06:	b002      	add	sp, #8
 8005d08:	bd10      	pop	{r4, pc}

08005d0a <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8005d0a:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005d0c:	2201      	movs	r2, #1
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8005d0e:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005d10:	2124      	movs	r1, #36	; 0x24
 8005d12:	f10d 0007 	add.w	r0, sp, #7
 8005d16:	f7ff fd2f 	bl	8005778 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8005d1a:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8005d1e:	f020 0010 	bic.w	r0, r0, #16
  
  tmpreg |= HighPassFilterState;
 8005d22:	4320      	orrs	r0, r4
 8005d24:	f88d 0007 	strb.w	r0, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005d28:	2124      	movs	r1, #36	; 0x24
 8005d2a:	f10d 0007 	add.w	r0, sp, #7
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f7ff fd00 	bl	8005734 <GYRO_IO_Write>
}
 8005d34:	b002      	add	sp, #8
 8005d36:	bd10      	pop	{r4, pc}

08005d38 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
 8005d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d3a:	b087      	sub	sp, #28
 8005d3c:	4604      	mov	r4, r0
  uint8_t tmpbuffer[6] ={0};
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
 8005d3e:	a806      	add	r0, sp, #24
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
 8005d40:	2300      	movs	r3, #0
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
 8005d42:	f800 3d11 	strb.w	r3, [r0, #-17]!
  float sensitivity = 0;
  int i =0;
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8005d46:	2123      	movs	r1, #35	; 0x23
 8005d48:	2201      	movs	r2, #1
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
 8005d4a:	9302      	str	r3, [sp, #8]
 8005d4c:	f8ad 300c 	strh.w	r3, [sp, #12]
  int16_t RawData[3] = {0};
 8005d50:	9304      	str	r3, [sp, #16]
 8005d52:	f8ad 3014 	strh.w	r3, [sp, #20]
  uint8_t tmpreg = 0;
  float sensitivity = 0;
  int i =0;
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8005d56:	f7ff fd0f 	bl	8005778 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8005d5a:	a802      	add	r0, sp, #8
 8005d5c:	2128      	movs	r1, #40	; 0x28
 8005d5e:	2206      	movs	r2, #6
 8005d60:	f7ff fd0a 	bl	8005778 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8005d64:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005d68:	f89d 6009 	ldrb.w	r6, [sp, #9]
 8005d6c:	f89d 7008 	ldrb.w	r7, [sp, #8]
 8005d70:	f89d 000b 	ldrb.w	r0, [sp, #11]
 8005d74:	f89d 500a 	ldrb.w	r5, [sp, #10]
 8005d78:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8005d7c:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8005d80:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005d84:	d11a      	bne.n	8005dbc <L3GD20_ReadXYZAngRate+0x84>
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8005d86:	eb07 2606 	add.w	r6, r7, r6, lsl #8
 8005d8a:	eb05 2000 	add.w	r0, r5, r0, lsl #8
 8005d8e:	f8ad 6010 	strh.w	r6, [sp, #16]
 8005d92:	f8ad 0012 	strh.w	r0, [sp, #18]
 8005d96:	eb01 2202 	add.w	r2, r1, r2, lsl #8
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8005d9a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005d9e:	2b10      	cmp	r3, #16
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8005da0:	f8ad 2014 	strh.w	r2, [sp, #20]
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8005da4:	d015      	beq.n	8005dd2 <L3GD20_ReadXYZAngRate+0x9a>
 8005da6:	2b20      	cmp	r3, #32
 8005da8:	d016      	beq.n	8005dd8 <L3GD20_ReadXYZAngRate+0xa0>
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
  float sensitivity = 0;
 8005daa:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8005e00 <L3GD20_ReadXYZAngRate+0xc8>
 8005dae:	eddf 7a15 	vldr	s15, [pc, #84]	; 8005e04 <L3GD20_ReadXYZAngRate+0xcc>
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	bf08      	it	eq
 8005db6:	eeb0 7a67 	vmoveq.f32	s14, s15
 8005dba:	e00f      	b.n	8005ddc <L3GD20_ReadXYZAngRate+0xa4>
  }
  else
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8005dbc:	eb06 2607 	add.w	r6, r6, r7, lsl #8
 8005dc0:	eb00 2005 	add.w	r0, r0, r5, lsl #8
 8005dc4:	f8ad 6010 	strh.w	r6, [sp, #16]
 8005dc8:	f8ad 0012 	strh.w	r0, [sp, #18]
 8005dcc:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8005dd0:	e7e3      	b.n	8005d9a <L3GD20_ReadXYZAngRate+0x62>
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
    break;
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8005dd2:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8005e08 <L3GD20_ReadXYZAngRate+0xd0>
    break;
 8005dd6:	e001      	b.n	8005ddc <L3GD20_ReadXYZAngRate+0xa4>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8005dd8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8005e0c <L3GD20_ReadXYZAngRate+0xd4>
 8005ddc:	4620      	mov	r0, r4
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8005dde:	2300      	movs	r3, #0
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8005de0:	aa04      	add	r2, sp, #16
 8005de2:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8005de6:	ee07 2a90 	vmov	s15, r2
 8005dea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8005dee:	3301      	adds	r3, #1
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8005df0:	ee67 7a87 	vmul.f32	s15, s15, s14
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8005df4:	2b03      	cmp	r3, #3
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8005df6:	ece0 7a01 	vstmia	r0!, {s15}
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8005dfa:	d1f1      	bne.n	8005de0 <L3GD20_ReadXYZAngRate+0xa8>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
  }
}
 8005dfc:	b007      	add	sp, #28
 8005dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e00:	00000000 	.word	0x00000000
 8005e04:	410c0000 	.word	0x410c0000
 8005e08:	418c0000 	.word	0x418c0000
 8005e0c:	428c0000 	.word	0x428c0000

08005e10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005e10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005e48 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005e14:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005e16:	e003      	b.n	8005e20 <LoopCopyDataInit>

08005e18 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005e18:	4b0c      	ldr	r3, [pc, #48]	; (8005e4c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005e1a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005e1c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005e1e:	3104      	adds	r1, #4

08005e20 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005e20:	480b      	ldr	r0, [pc, #44]	; (8005e50 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005e22:	4b0c      	ldr	r3, [pc, #48]	; (8005e54 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005e24:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005e26:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005e28:	d3f6      	bcc.n	8005e18 <CopyDataInit>
	ldr	r2, =_sbss
 8005e2a:	4a0b      	ldr	r2, [pc, #44]	; (8005e58 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005e2c:	e002      	b.n	8005e34 <LoopFillZerobss>

08005e2e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005e2e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005e30:	f842 3b04 	str.w	r3, [r2], #4

08005e34 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005e34:	4b09      	ldr	r3, [pc, #36]	; (8005e5c <LoopForever+0x16>)
	cmp	r2, r3
 8005e36:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005e38:	d3f9      	bcc.n	8005e2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005e3a:	f7fc f961 	bl	8002100 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005e3e:	f000 f833 	bl	8005ea8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005e42:	f7fb faad 	bl	80013a0 <main>

08005e46 <LoopForever>:

LoopForever:
    b LoopForever
 8005e46:	e7fe      	b.n	8005e46 <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005e48:	20008000 	.word	0x20008000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8005e4c:	0801a134 	.word	0x0801a134
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005e50:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005e54:	20000aa4 	.word	0x20000aa4
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8005e58:	20000aa4 	.word	0x20000aa4
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8005e5c:	20001d00 	.word	0x20001d00

08005e60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005e60:	e7fe      	b.n	8005e60 <ADC1_2_IRQHandler>
	...

08005e64 <atexit>:
 8005e64:	4601      	mov	r1, r0
 8005e66:	2000      	movs	r0, #0
 8005e68:	4602      	mov	r2, r0
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	f001 bda2 	b.w	80079b4 <__register_exitproc>

08005e70 <__errno>:
 8005e70:	4b01      	ldr	r3, [pc, #4]	; (8005e78 <__errno+0x8>)
 8005e72:	6818      	ldr	r0, [r3, #0]
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop
 8005e78:	20000630 	.word	0x20000630

08005e7c <__libc_fini_array>:
 8005e7c:	b538      	push	{r3, r4, r5, lr}
 8005e7e:	4b08      	ldr	r3, [pc, #32]	; (8005ea0 <__libc_fini_array+0x24>)
 8005e80:	4d08      	ldr	r5, [pc, #32]	; (8005ea4 <__libc_fini_array+0x28>)
 8005e82:	1aed      	subs	r5, r5, r3
 8005e84:	10ac      	asrs	r4, r5, #2
 8005e86:	bf18      	it	ne
 8005e88:	18ed      	addne	r5, r5, r3
 8005e8a:	d005      	beq.n	8005e98 <__libc_fini_array+0x1c>
 8005e8c:	3c01      	subs	r4, #1
 8005e8e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005e92:	4798      	blx	r3
 8005e94:	2c00      	cmp	r4, #0
 8005e96:	d1f9      	bne.n	8005e8c <__libc_fini_array+0x10>
 8005e98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e9c:	f004 bcfc 	b.w	800a898 <_fini>
 8005ea0:	0801a130 	.word	0x0801a130
 8005ea4:	0801a134 	.word	0x0801a134

08005ea8 <__libc_init_array>:
 8005ea8:	b570      	push	{r4, r5, r6, lr}
 8005eaa:	4e0f      	ldr	r6, [pc, #60]	; (8005ee8 <__libc_init_array+0x40>)
 8005eac:	4d0f      	ldr	r5, [pc, #60]	; (8005eec <__libc_init_array+0x44>)
 8005eae:	1b76      	subs	r6, r6, r5
 8005eb0:	10b6      	asrs	r6, r6, #2
 8005eb2:	bf18      	it	ne
 8005eb4:	2400      	movne	r4, #0
 8005eb6:	d005      	beq.n	8005ec4 <__libc_init_array+0x1c>
 8005eb8:	3401      	adds	r4, #1
 8005eba:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ebe:	4798      	blx	r3
 8005ec0:	42a6      	cmp	r6, r4
 8005ec2:	d1f9      	bne.n	8005eb8 <__libc_init_array+0x10>
 8005ec4:	4e0a      	ldr	r6, [pc, #40]	; (8005ef0 <__libc_init_array+0x48>)
 8005ec6:	4d0b      	ldr	r5, [pc, #44]	; (8005ef4 <__libc_init_array+0x4c>)
 8005ec8:	1b76      	subs	r6, r6, r5
 8005eca:	f004 fcdf 	bl	800a88c <_init>
 8005ece:	10b6      	asrs	r6, r6, #2
 8005ed0:	bf18      	it	ne
 8005ed2:	2400      	movne	r4, #0
 8005ed4:	d006      	beq.n	8005ee4 <__libc_init_array+0x3c>
 8005ed6:	3401      	adds	r4, #1
 8005ed8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005edc:	4798      	blx	r3
 8005ede:	42a6      	cmp	r6, r4
 8005ee0:	d1f9      	bne.n	8005ed6 <__libc_init_array+0x2e>
 8005ee2:	bd70      	pop	{r4, r5, r6, pc}
 8005ee4:	bd70      	pop	{r4, r5, r6, pc}
 8005ee6:	bf00      	nop
 8005ee8:	0801a128 	.word	0x0801a128
 8005eec:	0801a128 	.word	0x0801a128
 8005ef0:	0801a130 	.word	0x0801a130
 8005ef4:	0801a128 	.word	0x0801a128

08005ef8 <memset>:
 8005ef8:	b470      	push	{r4, r5, r6}
 8005efa:	0784      	lsls	r4, r0, #30
 8005efc:	d046      	beq.n	8005f8c <memset+0x94>
 8005efe:	1e54      	subs	r4, r2, #1
 8005f00:	2a00      	cmp	r2, #0
 8005f02:	d041      	beq.n	8005f88 <memset+0x90>
 8005f04:	b2cd      	uxtb	r5, r1
 8005f06:	4603      	mov	r3, r0
 8005f08:	e002      	b.n	8005f10 <memset+0x18>
 8005f0a:	1e62      	subs	r2, r4, #1
 8005f0c:	b3e4      	cbz	r4, 8005f88 <memset+0x90>
 8005f0e:	4614      	mov	r4, r2
 8005f10:	f803 5b01 	strb.w	r5, [r3], #1
 8005f14:	079a      	lsls	r2, r3, #30
 8005f16:	d1f8      	bne.n	8005f0a <memset+0x12>
 8005f18:	2c03      	cmp	r4, #3
 8005f1a:	d92e      	bls.n	8005f7a <memset+0x82>
 8005f1c:	b2cd      	uxtb	r5, r1
 8005f1e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8005f22:	2c0f      	cmp	r4, #15
 8005f24:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8005f28:	d919      	bls.n	8005f5e <memset+0x66>
 8005f2a:	f103 0210 	add.w	r2, r3, #16
 8005f2e:	4626      	mov	r6, r4
 8005f30:	3e10      	subs	r6, #16
 8005f32:	2e0f      	cmp	r6, #15
 8005f34:	f842 5c10 	str.w	r5, [r2, #-16]
 8005f38:	f842 5c0c 	str.w	r5, [r2, #-12]
 8005f3c:	f842 5c08 	str.w	r5, [r2, #-8]
 8005f40:	f842 5c04 	str.w	r5, [r2, #-4]
 8005f44:	f102 0210 	add.w	r2, r2, #16
 8005f48:	d8f2      	bhi.n	8005f30 <memset+0x38>
 8005f4a:	f1a4 0210 	sub.w	r2, r4, #16
 8005f4e:	f022 020f 	bic.w	r2, r2, #15
 8005f52:	f004 040f 	and.w	r4, r4, #15
 8005f56:	3210      	adds	r2, #16
 8005f58:	2c03      	cmp	r4, #3
 8005f5a:	4413      	add	r3, r2
 8005f5c:	d90d      	bls.n	8005f7a <memset+0x82>
 8005f5e:	461e      	mov	r6, r3
 8005f60:	4622      	mov	r2, r4
 8005f62:	3a04      	subs	r2, #4
 8005f64:	2a03      	cmp	r2, #3
 8005f66:	f846 5b04 	str.w	r5, [r6], #4
 8005f6a:	d8fa      	bhi.n	8005f62 <memset+0x6a>
 8005f6c:	1f22      	subs	r2, r4, #4
 8005f6e:	f022 0203 	bic.w	r2, r2, #3
 8005f72:	3204      	adds	r2, #4
 8005f74:	4413      	add	r3, r2
 8005f76:	f004 0403 	and.w	r4, r4, #3
 8005f7a:	b12c      	cbz	r4, 8005f88 <memset+0x90>
 8005f7c:	b2c9      	uxtb	r1, r1
 8005f7e:	441c      	add	r4, r3
 8005f80:	f803 1b01 	strb.w	r1, [r3], #1
 8005f84:	42a3      	cmp	r3, r4
 8005f86:	d1fb      	bne.n	8005f80 <memset+0x88>
 8005f88:	bc70      	pop	{r4, r5, r6}
 8005f8a:	4770      	bx	lr
 8005f8c:	4614      	mov	r4, r2
 8005f8e:	4603      	mov	r3, r0
 8005f90:	e7c2      	b.n	8005f18 <memset+0x20>
 8005f92:	bf00      	nop

08005f94 <printf>:
 8005f94:	b40f      	push	{r0, r1, r2, r3}
 8005f96:	b500      	push	{lr}
 8005f98:	4907      	ldr	r1, [pc, #28]	; (8005fb8 <printf+0x24>)
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	ab04      	add	r3, sp, #16
 8005f9e:	6808      	ldr	r0, [r1, #0]
 8005fa0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fa4:	6881      	ldr	r1, [r0, #8]
 8005fa6:	9301      	str	r3, [sp, #4]
 8005fa8:	f000 fa52 	bl	8006450 <_vfprintf_r>
 8005fac:	b003      	add	sp, #12
 8005fae:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fb2:	b004      	add	sp, #16
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	20000630 	.word	0x20000630

08005fbc <putchar>:
 8005fbc:	4b03      	ldr	r3, [pc, #12]	; (8005fcc <putchar+0x10>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4601      	mov	r1, r0
 8005fc2:	689a      	ldr	r2, [r3, #8]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f004 b81f 	b.w	800a008 <_putc_r>
 8005fca:	bf00      	nop
 8005fcc:	20000630 	.word	0x20000630

08005fd0 <_puts_r>:
 8005fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	b089      	sub	sp, #36	; 0x24
 8005fd6:	4608      	mov	r0, r1
 8005fd8:	460c      	mov	r4, r1
 8005fda:	f000 f92f 	bl	800623c <strlen>
 8005fde:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005fe0:	4f13      	ldr	r7, [pc, #76]	; (8006030 <_puts_r+0x60>)
 8005fe2:	9404      	str	r4, [sp, #16]
 8005fe4:	2601      	movs	r6, #1
 8005fe6:	1c44      	adds	r4, r0, #1
 8005fe8:	a904      	add	r1, sp, #16
 8005fea:	2202      	movs	r2, #2
 8005fec:	9403      	str	r4, [sp, #12]
 8005fee:	9005      	str	r0, [sp, #20]
 8005ff0:	68ac      	ldr	r4, [r5, #8]
 8005ff2:	9706      	str	r7, [sp, #24]
 8005ff4:	9607      	str	r6, [sp, #28]
 8005ff6:	9101      	str	r1, [sp, #4]
 8005ff8:	9202      	str	r2, [sp, #8]
 8005ffa:	b1ab      	cbz	r3, 8006028 <_puts_r+0x58>
 8005ffc:	89a3      	ldrh	r3, [r4, #12]
 8005ffe:	049a      	lsls	r2, r3, #18
 8006000:	d406      	bmi.n	8006010 <_puts_r+0x40>
 8006002:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006004:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006008:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800600c:	81a3      	strh	r3, [r4, #12]
 800600e:	6662      	str	r2, [r4, #100]	; 0x64
 8006010:	4628      	mov	r0, r5
 8006012:	4621      	mov	r1, r4
 8006014:	aa01      	add	r2, sp, #4
 8006016:	f002 ff81 	bl	8008f1c <__sfvwrite_r>
 800601a:	2800      	cmp	r0, #0
 800601c:	bf14      	ite	ne
 800601e:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8006022:	200a      	moveq	r0, #10
 8006024:	b009      	add	sp, #36	; 0x24
 8006026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006028:	4628      	mov	r0, r5
 800602a:	f002 fe47 	bl	8008cbc <__sinit>
 800602e:	e7e5      	b.n	8005ffc <_puts_r+0x2c>
 8006030:	08019f98 	.word	0x08019f98

08006034 <puts>:
 8006034:	4b02      	ldr	r3, [pc, #8]	; (8006040 <puts+0xc>)
 8006036:	4601      	mov	r1, r0
 8006038:	6818      	ldr	r0, [r3, #0]
 800603a:	f7ff bfc9 	b.w	8005fd0 <_puts_r>
 800603e:	bf00      	nop
 8006040:	20000630 	.word	0x20000630

08006044 <setvbuf>:
 8006044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006048:	4c3a      	ldr	r4, [pc, #232]	; (8006134 <setvbuf+0xf0>)
 800604a:	6826      	ldr	r6, [r4, #0]
 800604c:	460d      	mov	r5, r1
 800604e:	4604      	mov	r4, r0
 8006050:	4690      	mov	r8, r2
 8006052:	461f      	mov	r7, r3
 8006054:	b116      	cbz	r6, 800605c <setvbuf+0x18>
 8006056:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8006058:	2b00      	cmp	r3, #0
 800605a:	d03c      	beq.n	80060d6 <setvbuf+0x92>
 800605c:	f1b8 0f02 	cmp.w	r8, #2
 8006060:	d82f      	bhi.n	80060c2 <setvbuf+0x7e>
 8006062:	2f00      	cmp	r7, #0
 8006064:	db2d      	blt.n	80060c2 <setvbuf+0x7e>
 8006066:	4621      	mov	r1, r4
 8006068:	4630      	mov	r0, r6
 800606a:	f002 fd93 	bl	8008b94 <_fflush_r>
 800606e:	89a1      	ldrh	r1, [r4, #12]
 8006070:	2300      	movs	r3, #0
 8006072:	6063      	str	r3, [r4, #4]
 8006074:	61a3      	str	r3, [r4, #24]
 8006076:	060b      	lsls	r3, r1, #24
 8006078:	d427      	bmi.n	80060ca <setvbuf+0x86>
 800607a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
 800607e:	b289      	uxth	r1, r1
 8006080:	f1b8 0f02 	cmp.w	r8, #2
 8006084:	81a1      	strh	r1, [r4, #12]
 8006086:	d02a      	beq.n	80060de <setvbuf+0x9a>
 8006088:	2d00      	cmp	r5, #0
 800608a:	d036      	beq.n	80060fa <setvbuf+0xb6>
 800608c:	f1b8 0f01 	cmp.w	r8, #1
 8006090:	d011      	beq.n	80060b6 <setvbuf+0x72>
 8006092:	b289      	uxth	r1, r1
 8006094:	f001 0008 	and.w	r0, r1, #8
 8006098:	4b27      	ldr	r3, [pc, #156]	; (8006138 <setvbuf+0xf4>)
 800609a:	63f3      	str	r3, [r6, #60]	; 0x3c
 800609c:	b280      	uxth	r0, r0
 800609e:	6025      	str	r5, [r4, #0]
 80060a0:	6125      	str	r5, [r4, #16]
 80060a2:	6167      	str	r7, [r4, #20]
 80060a4:	b178      	cbz	r0, 80060c6 <setvbuf+0x82>
 80060a6:	f011 0f03 	tst.w	r1, #3
 80060aa:	bf18      	it	ne
 80060ac:	2700      	movne	r7, #0
 80060ae:	60a7      	str	r7, [r4, #8]
 80060b0:	2000      	movs	r0, #0
 80060b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060b6:	f041 0101 	orr.w	r1, r1, #1
 80060ba:	427b      	negs	r3, r7
 80060bc:	81a1      	strh	r1, [r4, #12]
 80060be:	61a3      	str	r3, [r4, #24]
 80060c0:	e7e7      	b.n	8006092 <setvbuf+0x4e>
 80060c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060ca:	6921      	ldr	r1, [r4, #16]
 80060cc:	4630      	mov	r0, r6
 80060ce:	f002 fe4d 	bl	8008d6c <_free_r>
 80060d2:	89a1      	ldrh	r1, [r4, #12]
 80060d4:	e7d1      	b.n	800607a <setvbuf+0x36>
 80060d6:	4630      	mov	r0, r6
 80060d8:	f002 fdf0 	bl	8008cbc <__sinit>
 80060dc:	e7be      	b.n	800605c <setvbuf+0x18>
 80060de:	2000      	movs	r0, #0
 80060e0:	f104 0343 	add.w	r3, r4, #67	; 0x43
 80060e4:	f041 0102 	orr.w	r1, r1, #2
 80060e8:	2500      	movs	r5, #0
 80060ea:	2201      	movs	r2, #1
 80060ec:	81a1      	strh	r1, [r4, #12]
 80060ee:	60a5      	str	r5, [r4, #8]
 80060f0:	6023      	str	r3, [r4, #0]
 80060f2:	6123      	str	r3, [r4, #16]
 80060f4:	6162      	str	r2, [r4, #20]
 80060f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060fa:	2f00      	cmp	r7, #0
 80060fc:	bf08      	it	eq
 80060fe:	f44f 6780 	moveq.w	r7, #1024	; 0x400
 8006102:	4638      	mov	r0, r7
 8006104:	f003 f93e 	bl	8009384 <malloc>
 8006108:	4605      	mov	r5, r0
 800610a:	b128      	cbz	r0, 8006118 <setvbuf+0xd4>
 800610c:	89a1      	ldrh	r1, [r4, #12]
 800610e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8006112:	b289      	uxth	r1, r1
 8006114:	81a1      	strh	r1, [r4, #12]
 8006116:	e7b9      	b.n	800608c <setvbuf+0x48>
 8006118:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800611c:	f003 f932 	bl	8009384 <malloc>
 8006120:	4605      	mov	r5, r0
 8006122:	b918      	cbnz	r0, 800612c <setvbuf+0xe8>
 8006124:	89a1      	ldrh	r1, [r4, #12]
 8006126:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800612a:	e7d9      	b.n	80060e0 <setvbuf+0x9c>
 800612c:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8006130:	e7ec      	b.n	800610c <setvbuf+0xc8>
 8006132:	bf00      	nop
 8006134:	20000630 	.word	0x20000630
 8006138:	08008bc1 	.word	0x08008bc1

0800613c <strcasecmp>:
 800613c:	4b0f      	ldr	r3, [pc, #60]	; (800617c <strcasecmp+0x40>)
 800613e:	b430      	push	{r4, r5}
 8006140:	681d      	ldr	r5, [r3, #0]
 8006142:	e002      	b.n	800614a <strcasecmp+0xe>
 8006144:	1ad2      	subs	r2, r2, r3
 8006146:	d116      	bne.n	8006176 <strcasecmp+0x3a>
 8006148:	b1ab      	cbz	r3, 8006176 <strcasecmp+0x3a>
 800614a:	f810 4b01 	ldrb.w	r4, [r0], #1
 800614e:	192b      	adds	r3, r5, r4
 8006150:	4622      	mov	r2, r4
 8006152:	785b      	ldrb	r3, [r3, #1]
 8006154:	f003 0303 	and.w	r3, r3, #3
 8006158:	2b01      	cmp	r3, #1
 800615a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800615e:	bf08      	it	eq
 8006160:	f104 0220 	addeq.w	r2, r4, #32
 8006164:	18ec      	adds	r4, r5, r3
 8006166:	7864      	ldrb	r4, [r4, #1]
 8006168:	f004 0403 	and.w	r4, r4, #3
 800616c:	2c01      	cmp	r4, #1
 800616e:	d1e9      	bne.n	8006144 <strcasecmp+0x8>
 8006170:	3320      	adds	r3, #32
 8006172:	1ad2      	subs	r2, r2, r3
 8006174:	d0e9      	beq.n	800614a <strcasecmp+0xe>
 8006176:	4610      	mov	r0, r2
 8006178:	bc30      	pop	{r4, r5}
 800617a:	4770      	bx	lr
 800617c:	20000204 	.word	0x20000204

08006180 <strcpy>:
 8006180:	ea80 0201 	eor.w	r2, r0, r1
 8006184:	4684      	mov	ip, r0
 8006186:	f012 0f03 	tst.w	r2, #3
 800618a:	d14f      	bne.n	800622c <strcpy+0xac>
 800618c:	f011 0f03 	tst.w	r1, #3
 8006190:	d132      	bne.n	80061f8 <strcpy+0x78>
 8006192:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8006196:	f011 0f04 	tst.w	r1, #4
 800619a:	f851 3b04 	ldr.w	r3, [r1], #4
 800619e:	d00b      	beq.n	80061b8 <strcpy+0x38>
 80061a0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80061a4:	439a      	bics	r2, r3
 80061a6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80061aa:	bf04      	itt	eq
 80061ac:	f84c 3b04 	streq.w	r3, [ip], #4
 80061b0:	f851 3b04 	ldreq.w	r3, [r1], #4
 80061b4:	d116      	bne.n	80061e4 <strcpy+0x64>
 80061b6:	bf00      	nop
 80061b8:	f851 4b04 	ldr.w	r4, [r1], #4
 80061bc:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80061c0:	439a      	bics	r2, r3
 80061c2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80061c6:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 80061ca:	d10b      	bne.n	80061e4 <strcpy+0x64>
 80061cc:	f84c 3b04 	str.w	r3, [ip], #4
 80061d0:	43a2      	bics	r2, r4
 80061d2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80061d6:	bf04      	itt	eq
 80061d8:	f851 3b04 	ldreq.w	r3, [r1], #4
 80061dc:	f84c 4b04 	streq.w	r4, [ip], #4
 80061e0:	d0ea      	beq.n	80061b8 <strcpy+0x38>
 80061e2:	4623      	mov	r3, r4
 80061e4:	f80c 3b01 	strb.w	r3, [ip], #1
 80061e8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80061ec:	ea4f 2333 	mov.w	r3, r3, ror #8
 80061f0:	d1f8      	bne.n	80061e4 <strcpy+0x64>
 80061f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061f6:	4770      	bx	lr
 80061f8:	f011 0f01 	tst.w	r1, #1
 80061fc:	d006      	beq.n	800620c <strcpy+0x8c>
 80061fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006202:	f80c 2b01 	strb.w	r2, [ip], #1
 8006206:	2a00      	cmp	r2, #0
 8006208:	bf08      	it	eq
 800620a:	4770      	bxeq	lr
 800620c:	f011 0f02 	tst.w	r1, #2
 8006210:	d0bf      	beq.n	8006192 <strcpy+0x12>
 8006212:	f831 2b02 	ldrh.w	r2, [r1], #2
 8006216:	f012 0fff 	tst.w	r2, #255	; 0xff
 800621a:	bf16      	itet	ne
 800621c:	f82c 2b02 	strhne.w	r2, [ip], #2
 8006220:	f88c 2000 	strbeq.w	r2, [ip]
 8006224:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 8006228:	d1b3      	bne.n	8006192 <strcpy+0x12>
 800622a:	4770      	bx	lr
 800622c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006230:	f80c 2b01 	strb.w	r2, [ip], #1
 8006234:	2a00      	cmp	r2, #0
 8006236:	d1f9      	bne.n	800622c <strcpy+0xac>
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop

0800623c <strlen>:
 800623c:	f020 0103 	bic.w	r1, r0, #3
 8006240:	f010 0003 	ands.w	r0, r0, #3
 8006244:	f1c0 0000 	rsb	r0, r0, #0
 8006248:	f851 3b04 	ldr.w	r3, [r1], #4
 800624c:	f100 0c04 	add.w	ip, r0, #4
 8006250:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8006254:	f06f 0200 	mvn.w	r2, #0
 8006258:	bf1c      	itt	ne
 800625a:	fa22 f20c 	lsrne.w	r2, r2, ip
 800625e:	4313      	orrne	r3, r2
 8006260:	f04f 0c01 	mov.w	ip, #1
 8006264:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8006268:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800626c:	eba3 020c 	sub.w	r2, r3, ip
 8006270:	ea22 0203 	bic.w	r2, r2, r3
 8006274:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8006278:	bf04      	itt	eq
 800627a:	f851 3b04 	ldreq.w	r3, [r1], #4
 800627e:	3004      	addeq	r0, #4
 8006280:	d0f4      	beq.n	800626c <strlen+0x30>
 8006282:	f1c2 0100 	rsb	r1, r2, #0
 8006286:	ea02 0201 	and.w	r2, r2, r1
 800628a:	fab2 f282 	clz	r2, r2
 800628e:	f1c2 021f 	rsb	r2, r2, #31
 8006292:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8006296:	4770      	bx	lr

08006298 <strtok>:
 8006298:	4b02      	ldr	r3, [pc, #8]	; (80062a4 <strtok+0xc>)
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	2301      	movs	r3, #1
 800629e:	325c      	adds	r2, #92	; 0x5c
 80062a0:	f000 b802 	b.w	80062a8 <__strtok_r>
 80062a4:	20000630 	.word	0x20000630

080062a8 <__strtok_r>:
 80062a8:	b4f0      	push	{r4, r5, r6, r7}
 80062aa:	b320      	cbz	r0, 80062f6 <__strtok_r+0x4e>
 80062ac:	4607      	mov	r7, r0
 80062ae:	460d      	mov	r5, r1
 80062b0:	f817 6b01 	ldrb.w	r6, [r7], #1
 80062b4:	e001      	b.n	80062ba <__strtok_r+0x12>
 80062b6:	42a6      	cmp	r6, r4
 80062b8:	d016      	beq.n	80062e8 <__strtok_r+0x40>
 80062ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 80062be:	2c00      	cmp	r4, #0
 80062c0:	d1f9      	bne.n	80062b6 <__strtok_r+0xe>
 80062c2:	b1ee      	cbz	r6, 8006300 <__strtok_r+0x58>
 80062c4:	463e      	mov	r6, r7
 80062c6:	460c      	mov	r4, r1
 80062c8:	f816 5b01 	ldrb.w	r5, [r6], #1
 80062cc:	e000      	b.n	80062d0 <__strtok_r+0x28>
 80062ce:	b173      	cbz	r3, 80062ee <__strtok_r+0x46>
 80062d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80062d4:	42ab      	cmp	r3, r5
 80062d6:	d1fa      	bne.n	80062ce <__strtok_r+0x26>
 80062d8:	b15d      	cbz	r5, 80062f2 <__strtok_r+0x4a>
 80062da:	2300      	movs	r3, #0
 80062dc:	703b      	strb	r3, [r7, #0]
 80062de:	6016      	str	r6, [r2, #0]
 80062e0:	4606      	mov	r6, r0
 80062e2:	4630      	mov	r0, r6
 80062e4:	bcf0      	pop	{r4, r5, r6, r7}
 80062e6:	4770      	bx	lr
 80062e8:	b163      	cbz	r3, 8006304 <__strtok_r+0x5c>
 80062ea:	4638      	mov	r0, r7
 80062ec:	e7de      	b.n	80062ac <__strtok_r+0x4>
 80062ee:	4637      	mov	r7, r6
 80062f0:	e7e8      	b.n	80062c4 <__strtok_r+0x1c>
 80062f2:	462e      	mov	r6, r5
 80062f4:	e7f3      	b.n	80062de <__strtok_r+0x36>
 80062f6:	6810      	ldr	r0, [r2, #0]
 80062f8:	2800      	cmp	r0, #0
 80062fa:	d1d7      	bne.n	80062ac <__strtok_r+0x4>
 80062fc:	4606      	mov	r6, r0
 80062fe:	e7f0      	b.n	80062e2 <__strtok_r+0x3a>
 8006300:	6016      	str	r6, [r2, #0]
 8006302:	e7ee      	b.n	80062e2 <__strtok_r+0x3a>
 8006304:	6017      	str	r7, [r2, #0]
 8006306:	4606      	mov	r6, r0
 8006308:	7003      	strb	r3, [r0, #0]
 800630a:	e7ea      	b.n	80062e2 <__strtok_r+0x3a>

0800630c <_strtoul_r>:
 800630c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006310:	4c46      	ldr	r4, [pc, #280]	; (800642c <_strtoul_r+0x120>)
 8006312:	460f      	mov	r7, r1
 8006314:	f8d4 e000 	ldr.w	lr, [r4]
 8006318:	e000      	b.n	800631c <_strtoul_r+0x10>
 800631a:	4627      	mov	r7, r4
 800631c:	463c      	mov	r4, r7
 800631e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006322:	eb0e 0605 	add.w	r6, lr, r5
 8006326:	7876      	ldrb	r6, [r6, #1]
 8006328:	f006 0608 	and.w	r6, r6, #8
 800632c:	f006 08ff 	and.w	r8, r6, #255	; 0xff
 8006330:	2e00      	cmp	r6, #0
 8006332:	d1f2      	bne.n	800631a <_strtoul_r+0xe>
 8006334:	2d2d      	cmp	r5, #45	; 0x2d
 8006336:	d051      	beq.n	80063dc <_strtoul_r+0xd0>
 8006338:	2d2b      	cmp	r5, #43	; 0x2b
 800633a:	bf04      	itt	eq
 800633c:	787d      	ldrbeq	r5, [r7, #1]
 800633e:	1cbc      	addeq	r4, r7, #2
 8006340:	b15b      	cbz	r3, 800635a <_strtoul_r+0x4e>
 8006342:	2b10      	cmp	r3, #16
 8006344:	d05b      	beq.n	80063fe <_strtoul_r+0xf2>
 8006346:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800634a:	fbb9 f9f3 	udiv	r9, r9, r3
 800634e:	fb03 fb09 	mul.w	fp, r3, r9
 8006352:	ea6f 0b0b 	mvn.w	fp, fp
 8006356:	469a      	mov	sl, r3
 8006358:	e007      	b.n	800636a <_strtoul_r+0x5e>
 800635a:	2d30      	cmp	r5, #48	; 0x30
 800635c:	d043      	beq.n	80063e6 <_strtoul_r+0xda>
 800635e:	230a      	movs	r3, #10
 8006360:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8006430 <_strtoul_r+0x124>
 8006364:	469a      	mov	sl, r3
 8006366:	f04f 0b05 	mov.w	fp, #5
 800636a:	2700      	movs	r7, #0
 800636c:	46bc      	mov	ip, r7
 800636e:	e00c      	b.n	800638a <_strtoul_r+0x7e>
 8006370:	3d30      	subs	r5, #48	; 0x30
 8006372:	42ab      	cmp	r3, r5
 8006374:	dd19      	ble.n	80063aa <_strtoul_r+0x9e>
 8006376:	1c7e      	adds	r6, r7, #1
 8006378:	d005      	beq.n	8006386 <_strtoul_r+0x7a>
 800637a:	45cc      	cmp	ip, r9
 800637c:	d824      	bhi.n	80063c8 <_strtoul_r+0xbc>
 800637e:	d021      	beq.n	80063c4 <_strtoul_r+0xb8>
 8006380:	fb0a 5c0c 	mla	ip, sl, ip, r5
 8006384:	2701      	movs	r7, #1
 8006386:	f814 5b01 	ldrb.w	r5, [r4], #1
 800638a:	eb0e 0605 	add.w	r6, lr, r5
 800638e:	7876      	ldrb	r6, [r6, #1]
 8006390:	f016 0f04 	tst.w	r6, #4
 8006394:	d1ec      	bne.n	8006370 <_strtoul_r+0x64>
 8006396:	f016 0603 	ands.w	r6, r6, #3
 800639a:	d006      	beq.n	80063aa <_strtoul_r+0x9e>
 800639c:	2e01      	cmp	r6, #1
 800639e:	bf0c      	ite	eq
 80063a0:	2637      	moveq	r6, #55	; 0x37
 80063a2:	2657      	movne	r6, #87	; 0x57
 80063a4:	1bad      	subs	r5, r5, r6
 80063a6:	42ab      	cmp	r3, r5
 80063a8:	dce5      	bgt.n	8006376 <_strtoul_r+0x6a>
 80063aa:	2f00      	cmp	r7, #0
 80063ac:	db11      	blt.n	80063d2 <_strtoul_r+0xc6>
 80063ae:	f1c8 0000 	rsb	r0, r8, #0
 80063b2:	ea8c 0000 	eor.w	r0, ip, r0
 80063b6:	4440      	add	r0, r8
 80063b8:	b14a      	cbz	r2, 80063ce <_strtoul_r+0xc2>
 80063ba:	b107      	cbz	r7, 80063be <_strtoul_r+0xb2>
 80063bc:	1e61      	subs	r1, r4, #1
 80063be:	6011      	str	r1, [r2, #0]
 80063c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063c4:	455d      	cmp	r5, fp
 80063c6:	dddb      	ble.n	8006380 <_strtoul_r+0x74>
 80063c8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80063cc:	e7db      	b.n	8006386 <_strtoul_r+0x7a>
 80063ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063d2:	2322      	movs	r3, #34	; 0x22
 80063d4:	6003      	str	r3, [r0, #0]
 80063d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063da:	e7ed      	b.n	80063b8 <_strtoul_r+0xac>
 80063dc:	1cbc      	adds	r4, r7, #2
 80063de:	787d      	ldrb	r5, [r7, #1]
 80063e0:	f04f 0801 	mov.w	r8, #1
 80063e4:	e7ac      	b.n	8006340 <_strtoul_r+0x34>
 80063e6:	7823      	ldrb	r3, [r4, #0]
 80063e8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80063ec:	2b58      	cmp	r3, #88	; 0x58
 80063ee:	d013      	beq.n	8006418 <_strtoul_r+0x10c>
 80063f0:	2308      	movs	r3, #8
 80063f2:	469a      	mov	sl, r3
 80063f4:	f04f 0b07 	mov.w	fp, #7
 80063f8:	f06f 4960 	mvn.w	r9, #3758096384	; 0xe0000000
 80063fc:	e7b5      	b.n	800636a <_strtoul_r+0x5e>
 80063fe:	2d30      	cmp	r5, #48	; 0x30
 8006400:	d005      	beq.n	800640e <_strtoul_r+0x102>
 8006402:	f04f 0b0f 	mov.w	fp, #15
 8006406:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
 800640a:	469a      	mov	sl, r3
 800640c:	e7ad      	b.n	800636a <_strtoul_r+0x5e>
 800640e:	7826      	ldrb	r6, [r4, #0]
 8006410:	f006 06df 	and.w	r6, r6, #223	; 0xdf
 8006414:	2e58      	cmp	r6, #88	; 0x58
 8006416:	d1f4      	bne.n	8006402 <_strtoul_r+0xf6>
 8006418:	f04f 0a10 	mov.w	sl, #16
 800641c:	7865      	ldrb	r5, [r4, #1]
 800641e:	4653      	mov	r3, sl
 8006420:	f04f 0b0f 	mov.w	fp, #15
 8006424:	3402      	adds	r4, #2
 8006426:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
 800642a:	e79e      	b.n	800636a <_strtoul_r+0x5e>
 800642c:	20000204 	.word	0x20000204
 8006430:	19999999 	.word	0x19999999

08006434 <strtoul>:
 8006434:	b430      	push	{r4, r5}
 8006436:	4c04      	ldr	r4, [pc, #16]	; (8006448 <strtoul+0x14>)
 8006438:	460d      	mov	r5, r1
 800643a:	4613      	mov	r3, r2
 800643c:	4601      	mov	r1, r0
 800643e:	462a      	mov	r2, r5
 8006440:	6820      	ldr	r0, [r4, #0]
 8006442:	bc30      	pop	{r4, r5}
 8006444:	f7ff bf62 	b.w	800630c <_strtoul_r>
 8006448:	20000630 	.word	0x20000630
 800644c:	00000000 	.word	0x00000000

08006450 <_vfprintf_r>:
 8006450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006454:	b0bd      	sub	sp, #244	; 0xf4
 8006456:	461c      	mov	r4, r3
 8006458:	4689      	mov	r9, r1
 800645a:	9204      	str	r2, [sp, #16]
 800645c:	4607      	mov	r7, r0
 800645e:	f002 ff1d 	bl	800929c <_localeconv_r>
 8006462:	6803      	ldr	r3, [r0, #0]
 8006464:	9311      	str	r3, [sp, #68]	; 0x44
 8006466:	4618      	mov	r0, r3
 8006468:	f7ff fee8 	bl	800623c <strlen>
 800646c:	9408      	str	r4, [sp, #32]
 800646e:	9012      	str	r0, [sp, #72]	; 0x48
 8006470:	b11f      	cbz	r7, 800647a <_vfprintf_r+0x2a>
 8006472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006474:	2b00      	cmp	r3, #0
 8006476:	f000 80f3 	beq.w	8006660 <_vfprintf_r+0x210>
 800647a:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 800647e:	b293      	uxth	r3, r2
 8006480:	049e      	lsls	r6, r3, #18
 8006482:	d40a      	bmi.n	800649a <_vfprintf_r+0x4a>
 8006484:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
 8006488:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 800648c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8006490:	f8a9 300c 	strh.w	r3, [r9, #12]
 8006494:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
 8006498:	b29b      	uxth	r3, r3
 800649a:	071d      	lsls	r5, r3, #28
 800649c:	f140 80aa 	bpl.w	80065f4 <_vfprintf_r+0x1a4>
 80064a0:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80064a4:	2a00      	cmp	r2, #0
 80064a6:	f000 80a5 	beq.w	80065f4 <_vfprintf_r+0x1a4>
 80064aa:	f003 031a 	and.w	r3, r3, #26
 80064ae:	2b0a      	cmp	r3, #10
 80064b0:	f000 80ac 	beq.w	800660c <_vfprintf_r+0x1bc>
 80064b4:	ed9f 7b6e 	vldr	d7, [pc, #440]	; 8006670 <_vfprintf_r+0x220>
 80064b8:	2300      	movs	r3, #0
 80064ba:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80064be:	930d      	str	r3, [sp, #52]	; 0x34
 80064c0:	9321      	str	r3, [sp, #132]	; 0x84
 80064c2:	9320      	str	r3, [sp, #128]	; 0x80
 80064c4:	9310      	str	r3, [sp, #64]	; 0x40
 80064c6:	9313      	str	r3, [sp, #76]	; 0x4c
 80064c8:	9305      	str	r3, [sp, #20]
 80064ca:	ab2c      	add	r3, sp, #176	; 0xb0
 80064cc:	931f      	str	r3, [sp, #124]	; 0x7c
 80064ce:	461c      	mov	r4, r3
 80064d0:	46b8      	mov	r8, r7
 80064d2:	9d04      	ldr	r5, [sp, #16]
 80064d4:	782b      	ldrb	r3, [r5, #0]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	f000 80c6 	beq.w	8006668 <_vfprintf_r+0x218>
 80064dc:	2b25      	cmp	r3, #37	; 0x25
 80064de:	d102      	bne.n	80064e6 <_vfprintf_r+0x96>
 80064e0:	e0c2      	b.n	8006668 <_vfprintf_r+0x218>
 80064e2:	2b25      	cmp	r3, #37	; 0x25
 80064e4:	d003      	beq.n	80064ee <_vfprintf_r+0x9e>
 80064e6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1f9      	bne.n	80064e2 <_vfprintf_r+0x92>
 80064ee:	9b04      	ldr	r3, [sp, #16]
 80064f0:	1aee      	subs	r6, r5, r3
 80064f2:	b17e      	cbz	r6, 8006514 <_vfprintf_r+0xc4>
 80064f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064f6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80064f8:	9904      	ldr	r1, [sp, #16]
 80064fa:	6021      	str	r1, [r4, #0]
 80064fc:	3301      	adds	r3, #1
 80064fe:	4432      	add	r2, r6
 8006500:	2b07      	cmp	r3, #7
 8006502:	6066      	str	r6, [r4, #4]
 8006504:	9221      	str	r2, [sp, #132]	; 0x84
 8006506:	9320      	str	r3, [sp, #128]	; 0x80
 8006508:	f300 8093 	bgt.w	8006632 <_vfprintf_r+0x1e2>
 800650c:	3408      	adds	r4, #8
 800650e:	9b05      	ldr	r3, [sp, #20]
 8006510:	4433      	add	r3, r6
 8006512:	9305      	str	r3, [sp, #20]
 8006514:	782b      	ldrb	r3, [r5, #0]
 8006516:	2b00      	cmp	r3, #0
 8006518:	f000 8093 	beq.w	8006642 <_vfprintf_r+0x1f2>
 800651c:	2300      	movs	r3, #0
 800651e:	1c69      	adds	r1, r5, #1
 8006520:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006524:	786d      	ldrb	r5, [r5, #1]
 8006526:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800652a:	461a      	mov	r2, r3
 800652c:	9306      	str	r3, [sp, #24]
 800652e:	9302      	str	r3, [sp, #8]
 8006530:	4656      	mov	r6, sl
 8006532:	1c4b      	adds	r3, r1, #1
 8006534:	f1a5 0120 	sub.w	r1, r5, #32
 8006538:	2958      	cmp	r1, #88	; 0x58
 800653a:	f200 83cd 	bhi.w	8006cd8 <_vfprintf_r+0x888>
 800653e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8006542:	025c      	.short	0x025c
 8006544:	03cb03cb 	.word	0x03cb03cb
 8006548:	03cb0302 	.word	0x03cb0302
 800654c:	03cb03cb 	.word	0x03cb03cb
 8006550:	03cb03cb 	.word	0x03cb03cb
 8006554:	030903cb 	.word	0x030903cb
 8006558:	03cb02d2 	.word	0x03cb02d2
 800655c:	035301f8 	.word	0x035301f8
 8006560:	02d603cb 	.word	0x02d603cb
 8006564:	02dd02dd 	.word	0x02dd02dd
 8006568:	02dd02dd 	.word	0x02dd02dd
 800656c:	02dd02dd 	.word	0x02dd02dd
 8006570:	02dd02dd 	.word	0x02dd02dd
 8006574:	03cb02dd 	.word	0x03cb02dd
 8006578:	03cb03cb 	.word	0x03cb03cb
 800657c:	03cb03cb 	.word	0x03cb03cb
 8006580:	03cb03cb 	.word	0x03cb03cb
 8006584:	03cb03cb 	.word	0x03cb03cb
 8006588:	027103cb 	.word	0x027103cb
 800658c:	03cb0293 	.word	0x03cb0293
 8006590:	03cb0293 	.word	0x03cb0293
 8006594:	03cb03cb 	.word	0x03cb03cb
 8006598:	02cb03cb 	.word	0x02cb03cb
 800659c:	03cb03cb 	.word	0x03cb03cb
 80065a0:	03cb036e 	.word	0x03cb036e
 80065a4:	03cb03cb 	.word	0x03cb03cb
 80065a8:	03cb03cb 	.word	0x03cb03cb
 80065ac:	03cb03b5 	.word	0x03cb03b5
 80065b0:	038b03cb 	.word	0x038b03cb
 80065b4:	03cb03cb 	.word	0x03cb03cb
 80065b8:	03cb03cb 	.word	0x03cb03cb
 80065bc:	03cb03cb 	.word	0x03cb03cb
 80065c0:	03cb03cb 	.word	0x03cb03cb
 80065c4:	03cb03cb 	.word	0x03cb03cb
 80065c8:	031703a0 	.word	0x031703a0
 80065cc:	02930293 	.word	0x02930293
 80065d0:	03300293 	.word	0x03300293
 80065d4:	03cb0317 	.word	0x03cb0317
 80065d8:	033703cb 	.word	0x033703cb
 80065dc:	034103cb 	.word	0x034103cb
 80065e0:	02ec01ff 	.word	0x02ec01ff
 80065e4:	03cb0263 	.word	0x03cb0263
 80065e8:	03cb0211 	.word	0x03cb0211
 80065ec:	03cb009b 	.word	0x03cb009b
 80065f0:	023603cb 	.word	0x023603cb
 80065f4:	4638      	mov	r0, r7
 80065f6:	4649      	mov	r1, r9
 80065f8:	f001 f97a 	bl	80078f0 <__swsetup_r>
 80065fc:	b9a0      	cbnz	r0, 8006628 <_vfprintf_r+0x1d8>
 80065fe:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006602:	f003 031a 	and.w	r3, r3, #26
 8006606:	2b0a      	cmp	r3, #10
 8006608:	f47f af54 	bne.w	80064b4 <_vfprintf_r+0x64>
 800660c:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 8006610:	2b00      	cmp	r3, #0
 8006612:	f6ff af4f 	blt.w	80064b4 <_vfprintf_r+0x64>
 8006616:	4638      	mov	r0, r7
 8006618:	4649      	mov	r1, r9
 800661a:	9a04      	ldr	r2, [sp, #16]
 800661c:	4623      	mov	r3, r4
 800661e:	f001 f92b 	bl	8007878 <__sbprintf>
 8006622:	b03d      	add	sp, #244	; 0xf4
 8006624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006628:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800662c:	b03d      	add	sp, #244	; 0xf4
 800662e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006632:	4640      	mov	r0, r8
 8006634:	4649      	mov	r1, r9
 8006636:	aa1f      	add	r2, sp, #124	; 0x7c
 8006638:	f003 ffb4 	bl	800a5a4 <__sprint_r>
 800663c:	b940      	cbnz	r0, 8006650 <_vfprintf_r+0x200>
 800663e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006640:	e765      	b.n	800650e <_vfprintf_r+0xbe>
 8006642:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006644:	b123      	cbz	r3, 8006650 <_vfprintf_r+0x200>
 8006646:	4640      	mov	r0, r8
 8006648:	4649      	mov	r1, r9
 800664a:	aa1f      	add	r2, sp, #124	; 0x7c
 800664c:	f003 ffaa 	bl	800a5a4 <__sprint_r>
 8006650:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006654:	065a      	lsls	r2, r3, #25
 8006656:	d4e7      	bmi.n	8006628 <_vfprintf_r+0x1d8>
 8006658:	9805      	ldr	r0, [sp, #20]
 800665a:	b03d      	add	sp, #244	; 0xf4
 800665c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006660:	4638      	mov	r0, r7
 8006662:	f002 fb2b 	bl	8008cbc <__sinit>
 8006666:	e708      	b.n	800647a <_vfprintf_r+0x2a>
 8006668:	9d04      	ldr	r5, [sp, #16]
 800666a:	e753      	b.n	8006514 <_vfprintf_r+0xc4>
 800666c:	f3af 8000 	nop.w
	...
 8006678:	9304      	str	r3, [sp, #16]
 800667a:	9b02      	ldr	r3, [sp, #8]
 800667c:	46b2      	mov	sl, r6
 800667e:	069e      	lsls	r6, r3, #26
 8006680:	f140 831e 	bpl.w	8006cc0 <_vfprintf_r+0x870>
 8006684:	9f08      	ldr	r7, [sp, #32]
 8006686:	3707      	adds	r7, #7
 8006688:	f027 0307 	bic.w	r3, r7, #7
 800668c:	f103 0208 	add.w	r2, r3, #8
 8006690:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006694:	9208      	str	r2, [sp, #32]
 8006696:	2301      	movs	r3, #1
 8006698:	f04f 0c00 	mov.w	ip, #0
 800669c:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 80066a0:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80066a4:	f1ba 0f00 	cmp.w	sl, #0
 80066a8:	db03      	blt.n	80066b2 <_vfprintf_r+0x262>
 80066aa:	9a02      	ldr	r2, [sp, #8]
 80066ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066b0:	9202      	str	r2, [sp, #8]
 80066b2:	ea56 0207 	orrs.w	r2, r6, r7
 80066b6:	f040 831f 	bne.w	8006cf8 <_vfprintf_r+0x8a8>
 80066ba:	f1ba 0f00 	cmp.w	sl, #0
 80066be:	f000 841c 	beq.w	8006efa <_vfprintf_r+0xaaa>
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	f000 8320 	beq.w	8006d08 <_vfprintf_r+0x8b8>
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	f000 8452 	beq.w	8006f72 <_vfprintf_r+0xb22>
 80066ce:	a92c      	add	r1, sp, #176	; 0xb0
 80066d0:	08f2      	lsrs	r2, r6, #3
 80066d2:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80066d6:	08f8      	lsrs	r0, r7, #3
 80066d8:	f006 0307 	and.w	r3, r6, #7
 80066dc:	4607      	mov	r7, r0
 80066de:	4616      	mov	r6, r2
 80066e0:	3330      	adds	r3, #48	; 0x30
 80066e2:	ea56 0207 	orrs.w	r2, r6, r7
 80066e6:	f801 3d01 	strb.w	r3, [r1, #-1]!
 80066ea:	d1f1      	bne.n	80066d0 <_vfprintf_r+0x280>
 80066ec:	9a02      	ldr	r2, [sp, #8]
 80066ee:	910a      	str	r1, [sp, #40]	; 0x28
 80066f0:	07d0      	lsls	r0, r2, #31
 80066f2:	f100 84f9 	bmi.w	80070e8 <_vfprintf_r+0xc98>
 80066f6:	ab2c      	add	r3, sp, #176	; 0xb0
 80066f8:	1a5b      	subs	r3, r3, r1
 80066fa:	9307      	str	r3, [sp, #28]
 80066fc:	9a07      	ldr	r2, [sp, #28]
 80066fe:	4592      	cmp	sl, r2
 8006700:	4653      	mov	r3, sl
 8006702:	bfb8      	it	lt
 8006704:	4613      	movlt	r3, r2
 8006706:	9303      	str	r3, [sp, #12]
 8006708:	2300      	movs	r3, #0
 800670a:	930c      	str	r3, [sp, #48]	; 0x30
 800670c:	f1bc 0f00 	cmp.w	ip, #0
 8006710:	d002      	beq.n	8006718 <_vfprintf_r+0x2c8>
 8006712:	9b03      	ldr	r3, [sp, #12]
 8006714:	3301      	adds	r3, #1
 8006716:	9303      	str	r3, [sp, #12]
 8006718:	9b02      	ldr	r3, [sp, #8]
 800671a:	f013 0302 	ands.w	r3, r3, #2
 800671e:	9309      	str	r3, [sp, #36]	; 0x24
 8006720:	d002      	beq.n	8006728 <_vfprintf_r+0x2d8>
 8006722:	9b03      	ldr	r3, [sp, #12]
 8006724:	3302      	adds	r3, #2
 8006726:	9303      	str	r3, [sp, #12]
 8006728:	9b02      	ldr	r3, [sp, #8]
 800672a:	f013 0684 	ands.w	r6, r3, #132	; 0x84
 800672e:	f040 82e0 	bne.w	8006cf2 <_vfprintf_r+0x8a2>
 8006732:	9b06      	ldr	r3, [sp, #24]
 8006734:	9a03      	ldr	r2, [sp, #12]
 8006736:	ebc2 0a03 	rsb	sl, r2, r3
 800673a:	f1ba 0f00 	cmp.w	sl, #0
 800673e:	f340 82d8 	ble.w	8006cf2 <_vfprintf_r+0x8a2>
 8006742:	f1ba 0f10 	cmp.w	sl, #16
 8006746:	9921      	ldr	r1, [sp, #132]	; 0x84
 8006748:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800674a:	4fb3      	ldr	r7, [pc, #716]	; (8006a18 <_vfprintf_r+0x5c8>)
 800674c:	bfc8      	it	gt
 800674e:	f04f 0b10 	movgt.w	fp, #16
 8006752:	dc07      	bgt.n	8006764 <_vfprintf_r+0x314>
 8006754:	e01e      	b.n	8006794 <_vfprintf_r+0x344>
 8006756:	f1aa 0a10 	sub.w	sl, sl, #16
 800675a:	f1ba 0f10 	cmp.w	sl, #16
 800675e:	f104 0408 	add.w	r4, r4, #8
 8006762:	dd17      	ble.n	8006794 <_vfprintf_r+0x344>
 8006764:	3201      	adds	r2, #1
 8006766:	3110      	adds	r1, #16
 8006768:	2a07      	cmp	r2, #7
 800676a:	9121      	str	r1, [sp, #132]	; 0x84
 800676c:	9220      	str	r2, [sp, #128]	; 0x80
 800676e:	e884 0880 	stmia.w	r4, {r7, fp}
 8006772:	ddf0      	ble.n	8006756 <_vfprintf_r+0x306>
 8006774:	4640      	mov	r0, r8
 8006776:	4649      	mov	r1, r9
 8006778:	aa1f      	add	r2, sp, #124	; 0x7c
 800677a:	f003 ff13 	bl	800a5a4 <__sprint_r>
 800677e:	2800      	cmp	r0, #0
 8006780:	f47f af66 	bne.w	8006650 <_vfprintf_r+0x200>
 8006784:	f1aa 0a10 	sub.w	sl, sl, #16
 8006788:	f1ba 0f10 	cmp.w	sl, #16
 800678c:	9921      	ldr	r1, [sp, #132]	; 0x84
 800678e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006790:	ac2c      	add	r4, sp, #176	; 0xb0
 8006792:	dce7      	bgt.n	8006764 <_vfprintf_r+0x314>
 8006794:	3201      	adds	r2, #1
 8006796:	eb0a 0b01 	add.w	fp, sl, r1
 800679a:	2a07      	cmp	r2, #7
 800679c:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80067a0:	9220      	str	r2, [sp, #128]	; 0x80
 80067a2:	e884 0480 	stmia.w	r4, {r7, sl}
 80067a6:	f300 844a 	bgt.w	800703e <_vfprintf_r+0xbee>
 80067aa:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 80067ae:	3408      	adds	r4, #8
 80067b0:	f1bc 0f00 	cmp.w	ip, #0
 80067b4:	d00f      	beq.n	80067d6 <_vfprintf_r+0x386>
 80067b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067b8:	3301      	adds	r3, #1
 80067ba:	f10b 0b01 	add.w	fp, fp, #1
 80067be:	f10d 015f 	add.w	r1, sp, #95	; 0x5f
 80067c2:	2201      	movs	r2, #1
 80067c4:	2b07      	cmp	r3, #7
 80067c6:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80067ca:	9320      	str	r3, [sp, #128]	; 0x80
 80067cc:	e884 0006 	stmia.w	r4, {r1, r2}
 80067d0:	f300 83b1 	bgt.w	8006f36 <_vfprintf_r+0xae6>
 80067d4:	3408      	adds	r4, #8
 80067d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d8:	b173      	cbz	r3, 80067f8 <_vfprintf_r+0x3a8>
 80067da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067dc:	3301      	adds	r3, #1
 80067de:	f10b 0b02 	add.w	fp, fp, #2
 80067e2:	a918      	add	r1, sp, #96	; 0x60
 80067e4:	2202      	movs	r2, #2
 80067e6:	2b07      	cmp	r3, #7
 80067e8:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80067ec:	9320      	str	r3, [sp, #128]	; 0x80
 80067ee:	e884 0006 	stmia.w	r4, {r1, r2}
 80067f2:	f300 83ac 	bgt.w	8006f4e <_vfprintf_r+0xafe>
 80067f6:	3408      	adds	r4, #8
 80067f8:	2e80      	cmp	r6, #128	; 0x80
 80067fa:	f000 82f0 	beq.w	8006dde <_vfprintf_r+0x98e>
 80067fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006800:	9a07      	ldr	r2, [sp, #28]
 8006802:	ebc2 0a03 	rsb	sl, r2, r3
 8006806:	f1ba 0f00 	cmp.w	sl, #0
 800680a:	dd32      	ble.n	8006872 <_vfprintf_r+0x422>
 800680c:	f1ba 0f10 	cmp.w	sl, #16
 8006810:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006812:	4f82      	ldr	r7, [pc, #520]	; (8006a1c <_vfprintf_r+0x5cc>)
 8006814:	dd22      	ble.n	800685c <_vfprintf_r+0x40c>
 8006816:	2610      	movs	r6, #16
 8006818:	465b      	mov	r3, fp
 800681a:	e006      	b.n	800682a <_vfprintf_r+0x3da>
 800681c:	f1aa 0a10 	sub.w	sl, sl, #16
 8006820:	f1ba 0f10 	cmp.w	sl, #16
 8006824:	f104 0408 	add.w	r4, r4, #8
 8006828:	dd17      	ble.n	800685a <_vfprintf_r+0x40a>
 800682a:	3201      	adds	r2, #1
 800682c:	3310      	adds	r3, #16
 800682e:	2a07      	cmp	r2, #7
 8006830:	9321      	str	r3, [sp, #132]	; 0x84
 8006832:	9220      	str	r2, [sp, #128]	; 0x80
 8006834:	6027      	str	r7, [r4, #0]
 8006836:	6066      	str	r6, [r4, #4]
 8006838:	ddf0      	ble.n	800681c <_vfprintf_r+0x3cc>
 800683a:	4640      	mov	r0, r8
 800683c:	4649      	mov	r1, r9
 800683e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006840:	f003 feb0 	bl	800a5a4 <__sprint_r>
 8006844:	2800      	cmp	r0, #0
 8006846:	f47f af03 	bne.w	8006650 <_vfprintf_r+0x200>
 800684a:	f1aa 0a10 	sub.w	sl, sl, #16
 800684e:	f1ba 0f10 	cmp.w	sl, #16
 8006852:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006854:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006856:	ac2c      	add	r4, sp, #176	; 0xb0
 8006858:	dce7      	bgt.n	800682a <_vfprintf_r+0x3da>
 800685a:	469b      	mov	fp, r3
 800685c:	3201      	adds	r2, #1
 800685e:	44d3      	add	fp, sl
 8006860:	2a07      	cmp	r2, #7
 8006862:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006866:	9220      	str	r2, [sp, #128]	; 0x80
 8006868:	e884 0480 	stmia.w	r4, {r7, sl}
 800686c:	f300 8357 	bgt.w	8006f1e <_vfprintf_r+0xace>
 8006870:	3408      	adds	r4, #8
 8006872:	9b02      	ldr	r3, [sp, #8]
 8006874:	05db      	lsls	r3, r3, #23
 8006876:	f100 825b 	bmi.w	8006d30 <_vfprintf_r+0x8e0>
 800687a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800687c:	9907      	ldr	r1, [sp, #28]
 800687e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006880:	6022      	str	r2, [r4, #0]
 8006882:	3301      	adds	r3, #1
 8006884:	448b      	add	fp, r1
 8006886:	2b07      	cmp	r3, #7
 8006888:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 800688c:	6061      	str	r1, [r4, #4]
 800688e:	9320      	str	r3, [sp, #128]	; 0x80
 8006890:	f300 831d 	bgt.w	8006ece <_vfprintf_r+0xa7e>
 8006894:	3408      	adds	r4, #8
 8006896:	9b02      	ldr	r3, [sp, #8]
 8006898:	0759      	lsls	r1, r3, #29
 800689a:	d53a      	bpl.n	8006912 <_vfprintf_r+0x4c2>
 800689c:	9b06      	ldr	r3, [sp, #24]
 800689e:	9a03      	ldr	r2, [sp, #12]
 80068a0:	1a9d      	subs	r5, r3, r2
 80068a2:	2d00      	cmp	r5, #0
 80068a4:	dd35      	ble.n	8006912 <_vfprintf_r+0x4c2>
 80068a6:	2d10      	cmp	r5, #16
 80068a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068aa:	4f5b      	ldr	r7, [pc, #364]	; (8006a18 <_vfprintf_r+0x5c8>)
 80068ac:	dd1e      	ble.n	80068ec <_vfprintf_r+0x49c>
 80068ae:	2610      	movs	r6, #16
 80068b0:	465a      	mov	r2, fp
 80068b2:	e004      	b.n	80068be <_vfprintf_r+0x46e>
 80068b4:	3d10      	subs	r5, #16
 80068b6:	2d10      	cmp	r5, #16
 80068b8:	f104 0408 	add.w	r4, r4, #8
 80068bc:	dd15      	ble.n	80068ea <_vfprintf_r+0x49a>
 80068be:	3301      	adds	r3, #1
 80068c0:	3210      	adds	r2, #16
 80068c2:	2b07      	cmp	r3, #7
 80068c4:	9221      	str	r2, [sp, #132]	; 0x84
 80068c6:	9320      	str	r3, [sp, #128]	; 0x80
 80068c8:	6027      	str	r7, [r4, #0]
 80068ca:	6066      	str	r6, [r4, #4]
 80068cc:	ddf2      	ble.n	80068b4 <_vfprintf_r+0x464>
 80068ce:	4640      	mov	r0, r8
 80068d0:	4649      	mov	r1, r9
 80068d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80068d4:	f003 fe66 	bl	800a5a4 <__sprint_r>
 80068d8:	2800      	cmp	r0, #0
 80068da:	f47f aeb9 	bne.w	8006650 <_vfprintf_r+0x200>
 80068de:	3d10      	subs	r5, #16
 80068e0:	2d10      	cmp	r5, #16
 80068e2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80068e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80068e8:	dce9      	bgt.n	80068be <_vfprintf_r+0x46e>
 80068ea:	4693      	mov	fp, r2
 80068ec:	3301      	adds	r3, #1
 80068ee:	44ab      	add	fp, r5
 80068f0:	2b07      	cmp	r3, #7
 80068f2:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80068f6:	9320      	str	r3, [sp, #128]	; 0x80
 80068f8:	6027      	str	r7, [r4, #0]
 80068fa:	6065      	str	r5, [r4, #4]
 80068fc:	dd09      	ble.n	8006912 <_vfprintf_r+0x4c2>
 80068fe:	4640      	mov	r0, r8
 8006900:	4649      	mov	r1, r9
 8006902:	aa1f      	add	r2, sp, #124	; 0x7c
 8006904:	f003 fe4e 	bl	800a5a4 <__sprint_r>
 8006908:	2800      	cmp	r0, #0
 800690a:	f47f aea1 	bne.w	8006650 <_vfprintf_r+0x200>
 800690e:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006912:	9b05      	ldr	r3, [sp, #20]
 8006914:	9a03      	ldr	r2, [sp, #12]
 8006916:	9906      	ldr	r1, [sp, #24]
 8006918:	428a      	cmp	r2, r1
 800691a:	bfac      	ite	ge
 800691c:	189b      	addge	r3, r3, r2
 800691e:	185b      	addlt	r3, r3, r1
 8006920:	9305      	str	r3, [sp, #20]
 8006922:	f1bb 0f00 	cmp.w	fp, #0
 8006926:	f040 82de 	bne.w	8006ee6 <_vfprintf_r+0xa96>
 800692a:	2300      	movs	r3, #0
 800692c:	9320      	str	r3, [sp, #128]	; 0x80
 800692e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006930:	e5cf      	b.n	80064d2 <_vfprintf_r+0x82>
 8006932:	4619      	mov	r1, r3
 8006934:	9802      	ldr	r0, [sp, #8]
 8006936:	781d      	ldrb	r5, [r3, #0]
 8006938:	f040 0004 	orr.w	r0, r0, #4
 800693c:	9002      	str	r0, [sp, #8]
 800693e:	e5f8      	b.n	8006532 <_vfprintf_r+0xe2>
 8006940:	9304      	str	r3, [sp, #16]
 8006942:	9b02      	ldr	r3, [sp, #8]
 8006944:	f013 0320 	ands.w	r3, r3, #32
 8006948:	46b2      	mov	sl, r6
 800694a:	f000 8173 	beq.w	8006c34 <_vfprintf_r+0x7e4>
 800694e:	9f08      	ldr	r7, [sp, #32]
 8006950:	3707      	adds	r7, #7
 8006952:	f027 0307 	bic.w	r3, r7, #7
 8006956:	f103 0208 	add.w	r2, r3, #8
 800695a:	e9d3 6700 	ldrd	r6, r7, [r3]
 800695e:	9208      	str	r2, [sp, #32]
 8006960:	2300      	movs	r3, #0
 8006962:	e699      	b.n	8006698 <_vfprintf_r+0x248>
 8006964:	9a08      	ldr	r2, [sp, #32]
 8006966:	9304      	str	r3, [sp, #16]
 8006968:	6813      	ldr	r3, [r2, #0]
 800696a:	930a      	str	r3, [sp, #40]	; 0x28
 800696c:	f04f 0b00 	mov.w	fp, #0
 8006970:	f88d b05f 	strb.w	fp, [sp, #95]	; 0x5f
 8006974:	1d17      	adds	r7, r2, #4
 8006976:	2b00      	cmp	r3, #0
 8006978:	f000 865e 	beq.w	8007638 <_vfprintf_r+0x11e8>
 800697c:	2e00      	cmp	r6, #0
 800697e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006980:	f2c0 8612 	blt.w	80075a8 <_vfprintf_r+0x1158>
 8006984:	4659      	mov	r1, fp
 8006986:	4632      	mov	r2, r6
 8006988:	f002 ff96 	bl	80098b8 <memchr>
 800698c:	2800      	cmp	r0, #0
 800698e:	f000 868f 	beq.w	80076b0 <_vfprintf_r+0x1260>
 8006992:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006994:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006998:	1ac3      	subs	r3, r0, r3
 800699a:	9307      	str	r3, [sp, #28]
 800699c:	9708      	str	r7, [sp, #32]
 800699e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80069a2:	9303      	str	r3, [sp, #12]
 80069a4:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80069a8:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 80069ac:	e6ae      	b.n	800670c <_vfprintf_r+0x2bc>
 80069ae:	9304      	str	r3, [sp, #16]
 80069b0:	4b1b      	ldr	r3, [pc, #108]	; (8006a20 <_vfprintf_r+0x5d0>)
 80069b2:	9310      	str	r3, [sp, #64]	; 0x40
 80069b4:	9b02      	ldr	r3, [sp, #8]
 80069b6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80069ba:	0699      	lsls	r1, r3, #26
 80069bc:	46b2      	mov	sl, r6
 80069be:	f140 8155 	bpl.w	8006c6c <_vfprintf_r+0x81c>
 80069c2:	9f08      	ldr	r7, [sp, #32]
 80069c4:	3707      	adds	r7, #7
 80069c6:	f027 0307 	bic.w	r3, r7, #7
 80069ca:	e9d3 6700 	ldrd	r6, r7, [r3]
 80069ce:	f103 0208 	add.w	r2, r3, #8
 80069d2:	9208      	str	r2, [sp, #32]
 80069d4:	9b02      	ldr	r3, [sp, #8]
 80069d6:	07db      	lsls	r3, r3, #31
 80069d8:	f140 82e4 	bpl.w	8006fa4 <_vfprintf_r+0xb54>
 80069dc:	ea56 0307 	orrs.w	r3, r6, r7
 80069e0:	f000 82e0 	beq.w	8006fa4 <_vfprintf_r+0xb54>
 80069e4:	9a02      	ldr	r2, [sp, #8]
 80069e6:	f88d 5061 	strb.w	r5, [sp, #97]	; 0x61
 80069ea:	2330      	movs	r3, #48	; 0x30
 80069ec:	f042 0202 	orr.w	r2, r2, #2
 80069f0:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80069f4:	9202      	str	r2, [sp, #8]
 80069f6:	2302      	movs	r3, #2
 80069f8:	e64e      	b.n	8006698 <_vfprintf_r+0x248>
 80069fa:	781d      	ldrb	r5, [r3, #0]
 80069fc:	4619      	mov	r1, r3
 80069fe:	2a00      	cmp	r2, #0
 8006a00:	f47f ad97 	bne.w	8006532 <_vfprintf_r+0xe2>
 8006a04:	2220      	movs	r2, #32
 8006a06:	e594      	b.n	8006532 <_vfprintf_r+0xe2>
 8006a08:	9902      	ldr	r1, [sp, #8]
 8006a0a:	f041 0120 	orr.w	r1, r1, #32
 8006a0e:	9102      	str	r1, [sp, #8]
 8006a10:	781d      	ldrb	r5, [r3, #0]
 8006a12:	4619      	mov	r1, r3
 8006a14:	e58d      	b.n	8006532 <_vfprintf_r+0xe2>
 8006a16:	bf00      	nop
 8006a18:	08019ff0 	.word	0x08019ff0
 8006a1c:	08019f9c 	.word	0x08019f9c
 8006a20:	08019fd0 	.word	0x08019fd0
 8006a24:	9304      	str	r3, [sp, #16]
 8006a26:	9b02      	ldr	r3, [sp, #8]
 8006a28:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006a2c:	f043 0310 	orr.w	r3, r3, #16
 8006a30:	9302      	str	r3, [sp, #8]
 8006a32:	9b02      	ldr	r3, [sp, #8]
 8006a34:	0698      	lsls	r0, r3, #26
 8006a36:	46b2      	mov	sl, r6
 8006a38:	f140 80a2 	bpl.w	8006b80 <_vfprintf_r+0x730>
 8006a3c:	9f08      	ldr	r7, [sp, #32]
 8006a3e:	3707      	adds	r7, #7
 8006a40:	f027 0707 	bic.w	r7, r7, #7
 8006a44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a48:	f107 0108 	add.w	r1, r7, #8
 8006a4c:	9108      	str	r1, [sp, #32]
 8006a4e:	4616      	mov	r6, r2
 8006a50:	461f      	mov	r7, r3
 8006a52:	2a00      	cmp	r2, #0
 8006a54:	f173 0300 	sbcs.w	r3, r3, #0
 8006a58:	f2c0 841c 	blt.w	8007294 <_vfprintf_r+0xe44>
 8006a5c:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8006a60:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8006a64:	2301      	movs	r3, #1
 8006a66:	e61d      	b.n	80066a4 <_vfprintf_r+0x254>
 8006a68:	9304      	str	r3, [sp, #16]
 8006a6a:	9b02      	ldr	r3, [sp, #8]
 8006a6c:	9f08      	ldr	r7, [sp, #32]
 8006a6e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006a72:	071b      	lsls	r3, r3, #28
 8006a74:	46b2      	mov	sl, r6
 8006a76:	46b3      	mov	fp, r6
 8006a78:	f107 0707 	add.w	r7, r7, #7
 8006a7c:	f140 849b 	bpl.w	80073b6 <_vfprintf_r+0xf66>
 8006a80:	f027 0307 	bic.w	r3, r7, #7
 8006a84:	ed93 7b00 	vldr	d7, [r3]
 8006a88:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006a8c:	f103 0208 	add.w	r2, r3, #8
 8006a90:	9208      	str	r2, [sp, #32]
 8006a92:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8006a96:	f003 fcd9 	bl	800a44c <__fpclassifyd>
 8006a9a:	2801      	cmp	r0, #1
 8006a9c:	f040 8408 	bne.w	80072b0 <_vfprintf_r+0xe60>
 8006aa0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	f7fa f8da 	bl	8000c60 <__aeabi_dcmplt>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	f040 85ec 	bne.w	800768a <_vfprintf_r+0x123a>
 8006ab2:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8006ab6:	9e02      	ldr	r6, [sp, #8]
 8006ab8:	4a99      	ldr	r2, [pc, #612]	; (8006d20 <_vfprintf_r+0x8d0>)
 8006aba:	4b9a      	ldr	r3, [pc, #616]	; (8006d24 <_vfprintf_r+0x8d4>)
 8006abc:	2103      	movs	r1, #3
 8006abe:	2000      	movs	r0, #0
 8006ac0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8006ac4:	2d47      	cmp	r5, #71	; 0x47
 8006ac6:	bfd8      	it	le
 8006ac8:	461a      	movle	r2, r3
 8006aca:	9103      	str	r1, [sp, #12]
 8006acc:	900b      	str	r0, [sp, #44]	; 0x2c
 8006ace:	9602      	str	r6, [sp, #8]
 8006ad0:	920a      	str	r2, [sp, #40]	; 0x28
 8006ad2:	9107      	str	r1, [sp, #28]
 8006ad4:	900c      	str	r0, [sp, #48]	; 0x30
 8006ad6:	e619      	b.n	800670c <_vfprintf_r+0x2bc>
 8006ad8:	9902      	ldr	r1, [sp, #8]
 8006ada:	f041 0108 	orr.w	r1, r1, #8
 8006ade:	9102      	str	r1, [sp, #8]
 8006ae0:	781d      	ldrb	r5, [r3, #0]
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	e525      	b.n	8006532 <_vfprintf_r+0xe2>
 8006ae6:	781d      	ldrb	r5, [r3, #0]
 8006ae8:	4619      	mov	r1, r3
 8006aea:	222b      	movs	r2, #43	; 0x2b
 8006aec:	e521      	b.n	8006532 <_vfprintf_r+0xe2>
 8006aee:	9902      	ldr	r1, [sp, #8]
 8006af0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8006af4:	9102      	str	r1, [sp, #8]
 8006af6:	781d      	ldrb	r5, [r3, #0]
 8006af8:	4619      	mov	r1, r3
 8006afa:	e51a      	b.n	8006532 <_vfprintf_r+0xe2>
 8006afc:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8006b00:	2100      	movs	r1, #0
 8006b02:	f813 5b01 	ldrb.w	r5, [r3], #1
 8006b06:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8006b0a:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8006b0e:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8006b12:	2809      	cmp	r0, #9
 8006b14:	d9f5      	bls.n	8006b02 <_vfprintf_r+0x6b2>
 8006b16:	9106      	str	r1, [sp, #24]
 8006b18:	e50c      	b.n	8006534 <_vfprintf_r+0xe4>
 8006b1a:	9908      	ldr	r1, [sp, #32]
 8006b1c:	9304      	str	r3, [sp, #16]
 8006b1e:	2330      	movs	r3, #48	; 0x30
 8006b20:	9a02      	ldr	r2, [sp, #8]
 8006b22:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8006b26:	460b      	mov	r3, r1
 8006b28:	3304      	adds	r3, #4
 8006b2a:	2578      	movs	r5, #120	; 0x78
 8006b2c:	f042 0202 	orr.w	r2, r2, #2
 8006b30:	9308      	str	r3, [sp, #32]
 8006b32:	4b7d      	ldr	r3, [pc, #500]	; (8006d28 <_vfprintf_r+0x8d8>)
 8006b34:	9310      	str	r3, [sp, #64]	; 0x40
 8006b36:	46b2      	mov	sl, r6
 8006b38:	9202      	str	r2, [sp, #8]
 8006b3a:	680e      	ldr	r6, [r1, #0]
 8006b3c:	f88d 5061 	strb.w	r5, [sp, #97]	; 0x61
 8006b40:	2700      	movs	r7, #0
 8006b42:	2302      	movs	r3, #2
 8006b44:	e5a8      	b.n	8006698 <_vfprintf_r+0x248>
 8006b46:	9902      	ldr	r1, [sp, #8]
 8006b48:	f041 0101 	orr.w	r1, r1, #1
 8006b4c:	9102      	str	r1, [sp, #8]
 8006b4e:	781d      	ldrb	r5, [r3, #0]
 8006b50:	4619      	mov	r1, r3
 8006b52:	e4ee      	b.n	8006532 <_vfprintf_r+0xe2>
 8006b54:	9d08      	ldr	r5, [sp, #32]
 8006b56:	6829      	ldr	r1, [r5, #0]
 8006b58:	9106      	str	r1, [sp, #24]
 8006b5a:	4608      	mov	r0, r1
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	4629      	mov	r1, r5
 8006b60:	f101 0104 	add.w	r1, r1, #4
 8006b64:	f2c0 84ee 	blt.w	8007544 <_vfprintf_r+0x10f4>
 8006b68:	9108      	str	r1, [sp, #32]
 8006b6a:	781d      	ldrb	r5, [r3, #0]
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	e4e0      	b.n	8006532 <_vfprintf_r+0xe2>
 8006b70:	9304      	str	r3, [sp, #16]
 8006b72:	9b02      	ldr	r3, [sp, #8]
 8006b74:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006b78:	0698      	lsls	r0, r3, #26
 8006b7a:	46b2      	mov	sl, r6
 8006b7c:	f53f af5e 	bmi.w	8006a3c <_vfprintf_r+0x5ec>
 8006b80:	9b02      	ldr	r3, [sp, #8]
 8006b82:	06d9      	lsls	r1, r3, #27
 8006b84:	f100 829b 	bmi.w	80070be <_vfprintf_r+0xc6e>
 8006b88:	9b02      	ldr	r3, [sp, #8]
 8006b8a:	065a      	lsls	r2, r3, #25
 8006b8c:	f140 8297 	bpl.w	80070be <_vfprintf_r+0xc6e>
 8006b90:	9908      	ldr	r1, [sp, #32]
 8006b92:	f9b1 6000 	ldrsh.w	r6, [r1]
 8006b96:	3104      	adds	r1, #4
 8006b98:	17f7      	asrs	r7, r6, #31
 8006b9a:	4632      	mov	r2, r6
 8006b9c:	463b      	mov	r3, r7
 8006b9e:	9108      	str	r1, [sp, #32]
 8006ba0:	e757      	b.n	8006a52 <_vfprintf_r+0x602>
 8006ba2:	9902      	ldr	r1, [sp, #8]
 8006ba4:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8006ba8:	9102      	str	r1, [sp, #8]
 8006baa:	781d      	ldrb	r5, [r3, #0]
 8006bac:	4619      	mov	r1, r3
 8006bae:	e4c0      	b.n	8006532 <_vfprintf_r+0xe2>
 8006bb0:	781d      	ldrb	r5, [r3, #0]
 8006bb2:	9902      	ldr	r1, [sp, #8]
 8006bb4:	2d6c      	cmp	r5, #108	; 0x6c
 8006bb6:	f000 84be 	beq.w	8007536 <_vfprintf_r+0x10e6>
 8006bba:	f041 0110 	orr.w	r1, r1, #16
 8006bbe:	9102      	str	r1, [sp, #8]
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	e4b6      	b.n	8006532 <_vfprintf_r+0xe2>
 8006bc4:	9304      	str	r3, [sp, #16]
 8006bc6:	9b02      	ldr	r3, [sp, #8]
 8006bc8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006bcc:	069a      	lsls	r2, r3, #26
 8006bce:	f140 83fd 	bpl.w	80073cc <_vfprintf_r+0xf7c>
 8006bd2:	9a08      	ldr	r2, [sp, #32]
 8006bd4:	9905      	ldr	r1, [sp, #20]
 8006bd6:	6813      	ldr	r3, [r2, #0]
 8006bd8:	17cf      	asrs	r7, r1, #31
 8006bda:	4608      	mov	r0, r1
 8006bdc:	3204      	adds	r2, #4
 8006bde:	4639      	mov	r1, r7
 8006be0:	9208      	str	r2, [sp, #32]
 8006be2:	e9c3 0100 	strd	r0, r1, [r3]
 8006be6:	e474      	b.n	80064d2 <_vfprintf_r+0x82>
 8006be8:	781d      	ldrb	r5, [r3, #0]
 8006bea:	2d2a      	cmp	r5, #42	; 0x2a
 8006bec:	f103 0101 	add.w	r1, r3, #1
 8006bf0:	f000 862a 	beq.w	8007848 <_vfprintf_r+0x13f8>
 8006bf4:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8006bf8:	2809      	cmp	r0, #9
 8006bfa:	460b      	mov	r3, r1
 8006bfc:	f04f 0600 	mov.w	r6, #0
 8006c00:	f63f ac98 	bhi.w	8006534 <_vfprintf_r+0xe4>
 8006c04:	f813 5b01 	ldrb.w	r5, [r3], #1
 8006c08:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8006c0c:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 8006c10:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8006c14:	2809      	cmp	r0, #9
 8006c16:	d9f5      	bls.n	8006c04 <_vfprintf_r+0x7b4>
 8006c18:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 8006c1c:	e48a      	b.n	8006534 <_vfprintf_r+0xe4>
 8006c1e:	9304      	str	r3, [sp, #16]
 8006c20:	9b02      	ldr	r3, [sp, #8]
 8006c22:	f043 0310 	orr.w	r3, r3, #16
 8006c26:	9302      	str	r3, [sp, #8]
 8006c28:	9b02      	ldr	r3, [sp, #8]
 8006c2a:	f013 0320 	ands.w	r3, r3, #32
 8006c2e:	46b2      	mov	sl, r6
 8006c30:	f47f ae8d 	bne.w	800694e <_vfprintf_r+0x4fe>
 8006c34:	9a02      	ldr	r2, [sp, #8]
 8006c36:	f012 0210 	ands.w	r2, r2, #16
 8006c3a:	f040 8238 	bne.w	80070ae <_vfprintf_r+0xc5e>
 8006c3e:	9b02      	ldr	r3, [sp, #8]
 8006c40:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8006c44:	f000 8233 	beq.w	80070ae <_vfprintf_r+0xc5e>
 8006c48:	9908      	ldr	r1, [sp, #32]
 8006c4a:	4613      	mov	r3, r2
 8006c4c:	460a      	mov	r2, r1
 8006c4e:	3204      	adds	r2, #4
 8006c50:	880e      	ldrh	r6, [r1, #0]
 8006c52:	9208      	str	r2, [sp, #32]
 8006c54:	2700      	movs	r7, #0
 8006c56:	e51f      	b.n	8006698 <_vfprintf_r+0x248>
 8006c58:	9304      	str	r3, [sp, #16]
 8006c5a:	4b34      	ldr	r3, [pc, #208]	; (8006d2c <_vfprintf_r+0x8dc>)
 8006c5c:	9310      	str	r3, [sp, #64]	; 0x40
 8006c5e:	9b02      	ldr	r3, [sp, #8]
 8006c60:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006c64:	0699      	lsls	r1, r3, #26
 8006c66:	46b2      	mov	sl, r6
 8006c68:	f53f aeab 	bmi.w	80069c2 <_vfprintf_r+0x572>
 8006c6c:	9b02      	ldr	r3, [sp, #8]
 8006c6e:	06da      	lsls	r2, r3, #27
 8006c70:	f140 83d1 	bpl.w	8007416 <_vfprintf_r+0xfc6>
 8006c74:	9a08      	ldr	r2, [sp, #32]
 8006c76:	4613      	mov	r3, r2
 8006c78:	3304      	adds	r3, #4
 8006c7a:	6816      	ldr	r6, [r2, #0]
 8006c7c:	9308      	str	r3, [sp, #32]
 8006c7e:	2700      	movs	r7, #0
 8006c80:	e6a8      	b.n	80069d4 <_vfprintf_r+0x584>
 8006c82:	9908      	ldr	r1, [sp, #32]
 8006c84:	9304      	str	r3, [sp, #16]
 8006c86:	680a      	ldr	r2, [r1, #0]
 8006c88:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	2201      	movs	r2, #1
 8006c90:	3104      	adds	r1, #4
 8006c92:	469c      	mov	ip, r3
 8006c94:	9203      	str	r2, [sp, #12]
 8006c96:	9108      	str	r1, [sp, #32]
 8006c98:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006c9c:	ab22      	add	r3, sp, #136	; 0x88
 8006c9e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 8006ca2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 8006ca6:	9207      	str	r2, [sp, #28]
 8006ca8:	930a      	str	r3, [sp, #40]	; 0x28
 8006caa:	e535      	b.n	8006718 <_vfprintf_r+0x2c8>
 8006cac:	9304      	str	r3, [sp, #16]
 8006cae:	9b02      	ldr	r3, [sp, #8]
 8006cb0:	f043 0310 	orr.w	r3, r3, #16
 8006cb4:	9302      	str	r3, [sp, #8]
 8006cb6:	9b02      	ldr	r3, [sp, #8]
 8006cb8:	46b2      	mov	sl, r6
 8006cba:	069e      	lsls	r6, r3, #26
 8006cbc:	f53f ace2 	bmi.w	8006684 <_vfprintf_r+0x234>
 8006cc0:	9b02      	ldr	r3, [sp, #8]
 8006cc2:	06d8      	lsls	r0, r3, #27
 8006cc4:	f140 8399 	bpl.w	80073fa <_vfprintf_r+0xfaa>
 8006cc8:	9a08      	ldr	r2, [sp, #32]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	3204      	adds	r2, #4
 8006cce:	681e      	ldr	r6, [r3, #0]
 8006cd0:	9208      	str	r2, [sp, #32]
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	2700      	movs	r7, #0
 8006cd6:	e4df      	b.n	8006698 <_vfprintf_r+0x248>
 8006cd8:	9304      	str	r3, [sp, #16]
 8006cda:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006cde:	2d00      	cmp	r5, #0
 8006ce0:	f43f acaf 	beq.w	8006642 <_vfprintf_r+0x1f2>
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	469c      	mov	ip, r3
 8006cea:	9203      	str	r2, [sp, #12]
 8006cec:	f88d 5088 	strb.w	r5, [sp, #136]	; 0x88
 8006cf0:	e7d2      	b.n	8006c98 <_vfprintf_r+0x848>
 8006cf2:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006cf6:	e55b      	b.n	80067b0 <_vfprintf_r+0x360>
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	f47f ace5 	bne.w	80066c8 <_vfprintf_r+0x278>
 8006cfe:	2f00      	cmp	r7, #0
 8006d00:	bf08      	it	eq
 8006d02:	2e0a      	cmpeq	r6, #10
 8006d04:	f080 81ff 	bcs.w	8007106 <_vfprintf_r+0xcb6>
 8006d08:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8006d0c:	3630      	adds	r6, #48	; 0x30
 8006d0e:	f80b 6d41 	strb.w	r6, [fp, #-65]!
 8006d12:	ab2c      	add	r3, sp, #176	; 0xb0
 8006d14:	ebcb 0303 	rsb	r3, fp, r3
 8006d18:	9307      	str	r3, [sp, #28]
 8006d1a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006d1e:	e4ed      	b.n	80066fc <_vfprintf_r+0x2ac>
 8006d20:	08019fb0 	.word	0x08019fb0
 8006d24:	08019fac 	.word	0x08019fac
 8006d28:	08019fd0 	.word	0x08019fd0
 8006d2c:	08019fbc 	.word	0x08019fbc
 8006d30:	2d65      	cmp	r5, #101	; 0x65
 8006d32:	f340 808a 	ble.w	8006e4a <_vfprintf_r+0x9fa>
 8006d36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	f7f9 ff85 	bl	8000c4c <__aeabi_dcmpeq>
 8006d42:	2800      	cmp	r0, #0
 8006d44:	f000 8131 	beq.w	8006faa <_vfprintf_r+0xb5a>
 8006d48:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d4a:	4aae      	ldr	r2, [pc, #696]	; (8007004 <_vfprintf_r+0xbb4>)
 8006d4c:	6022      	str	r2, [r4, #0]
 8006d4e:	3301      	adds	r3, #1
 8006d50:	f10b 0b01 	add.w	fp, fp, #1
 8006d54:	2201      	movs	r2, #1
 8006d56:	2b07      	cmp	r3, #7
 8006d58:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006d5c:	9320      	str	r3, [sp, #128]	; 0x80
 8006d5e:	6062      	str	r2, [r4, #4]
 8006d60:	f300 8372 	bgt.w	8007448 <_vfprintf_r+0xff8>
 8006d64:	3408      	adds	r4, #8
 8006d66:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006d68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	db03      	blt.n	8006d76 <_vfprintf_r+0x926>
 8006d6e:	9b02      	ldr	r3, [sp, #8]
 8006d70:	07df      	lsls	r7, r3, #31
 8006d72:	f57f ad90 	bpl.w	8006896 <_vfprintf_r+0x446>
 8006d76:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d78:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006d7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006d7c:	6022      	str	r2, [r4, #0]
 8006d7e:	3301      	adds	r3, #1
 8006d80:	448b      	add	fp, r1
 8006d82:	2b07      	cmp	r3, #7
 8006d84:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006d88:	6061      	str	r1, [r4, #4]
 8006d8a:	9320      	str	r3, [sp, #128]	; 0x80
 8006d8c:	f300 83e1 	bgt.w	8007552 <_vfprintf_r+0x1102>
 8006d90:	3408      	adds	r4, #8
 8006d92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d94:	1e5d      	subs	r5, r3, #1
 8006d96:	2d00      	cmp	r5, #0
 8006d98:	f77f ad7d 	ble.w	8006896 <_vfprintf_r+0x446>
 8006d9c:	2d10      	cmp	r5, #16
 8006d9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006da0:	4f99      	ldr	r7, [pc, #612]	; (8007008 <_vfprintf_r+0xbb8>)
 8006da2:	f340 8196 	ble.w	80070d2 <_vfprintf_r+0xc82>
 8006da6:	2610      	movs	r6, #16
 8006da8:	465a      	mov	r2, fp
 8006daa:	e004      	b.n	8006db6 <_vfprintf_r+0x966>
 8006dac:	3408      	adds	r4, #8
 8006dae:	3d10      	subs	r5, #16
 8006db0:	2d10      	cmp	r5, #16
 8006db2:	f340 818d 	ble.w	80070d0 <_vfprintf_r+0xc80>
 8006db6:	3301      	adds	r3, #1
 8006db8:	3210      	adds	r2, #16
 8006dba:	2b07      	cmp	r3, #7
 8006dbc:	9221      	str	r2, [sp, #132]	; 0x84
 8006dbe:	9320      	str	r3, [sp, #128]	; 0x80
 8006dc0:	6027      	str	r7, [r4, #0]
 8006dc2:	6066      	str	r6, [r4, #4]
 8006dc4:	ddf2      	ble.n	8006dac <_vfprintf_r+0x95c>
 8006dc6:	4640      	mov	r0, r8
 8006dc8:	4649      	mov	r1, r9
 8006dca:	aa1f      	add	r2, sp, #124	; 0x7c
 8006dcc:	f003 fbea 	bl	800a5a4 <__sprint_r>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	f47f ac3d 	bne.w	8006650 <_vfprintf_r+0x200>
 8006dd6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006dd8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006dda:	ac2c      	add	r4, sp, #176	; 0xb0
 8006ddc:	e7e7      	b.n	8006dae <_vfprintf_r+0x95e>
 8006dde:	9b06      	ldr	r3, [sp, #24]
 8006de0:	9a03      	ldr	r2, [sp, #12]
 8006de2:	1a9e      	subs	r6, r3, r2
 8006de4:	2e00      	cmp	r6, #0
 8006de6:	f77f ad0a 	ble.w	80067fe <_vfprintf_r+0x3ae>
 8006dea:	2e10      	cmp	r6, #16
 8006dec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006dee:	4f86      	ldr	r7, [pc, #536]	; (8007008 <_vfprintf_r+0xbb8>)
 8006df0:	dd1f      	ble.n	8006e32 <_vfprintf_r+0x9e2>
 8006df2:	f04f 0a10 	mov.w	sl, #16
 8006df6:	465b      	mov	r3, fp
 8006df8:	e004      	b.n	8006e04 <_vfprintf_r+0x9b4>
 8006dfa:	3e10      	subs	r6, #16
 8006dfc:	2e10      	cmp	r6, #16
 8006dfe:	f104 0408 	add.w	r4, r4, #8
 8006e02:	dd15      	ble.n	8006e30 <_vfprintf_r+0x9e0>
 8006e04:	3201      	adds	r2, #1
 8006e06:	3310      	adds	r3, #16
 8006e08:	2a07      	cmp	r2, #7
 8006e0a:	9321      	str	r3, [sp, #132]	; 0x84
 8006e0c:	9220      	str	r2, [sp, #128]	; 0x80
 8006e0e:	e884 0480 	stmia.w	r4, {r7, sl}
 8006e12:	ddf2      	ble.n	8006dfa <_vfprintf_r+0x9aa>
 8006e14:	4640      	mov	r0, r8
 8006e16:	4649      	mov	r1, r9
 8006e18:	aa1f      	add	r2, sp, #124	; 0x7c
 8006e1a:	f003 fbc3 	bl	800a5a4 <__sprint_r>
 8006e1e:	2800      	cmp	r0, #0
 8006e20:	f47f ac16 	bne.w	8006650 <_vfprintf_r+0x200>
 8006e24:	3e10      	subs	r6, #16
 8006e26:	2e10      	cmp	r6, #16
 8006e28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e2a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006e2c:	ac2c      	add	r4, sp, #176	; 0xb0
 8006e2e:	dce9      	bgt.n	8006e04 <_vfprintf_r+0x9b4>
 8006e30:	469b      	mov	fp, r3
 8006e32:	3201      	adds	r2, #1
 8006e34:	44b3      	add	fp, r6
 8006e36:	2a07      	cmp	r2, #7
 8006e38:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006e3c:	9220      	str	r2, [sp, #128]	; 0x80
 8006e3e:	6027      	str	r7, [r4, #0]
 8006e40:	6066      	str	r6, [r4, #4]
 8006e42:	f300 821a 	bgt.w	800727a <_vfprintf_r+0xe2a>
 8006e46:	3408      	adds	r4, #8
 8006e48:	e4d9      	b.n	80067fe <_vfprintf_r+0x3ae>
 8006e4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e4c:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	f340 81d5 	ble.w	80071fe <_vfprintf_r+0xdae>
 8006e54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e56:	6023      	str	r3, [r4, #0]
 8006e58:	3501      	adds	r5, #1
 8006e5a:	f10b 0601 	add.w	r6, fp, #1
 8006e5e:	2301      	movs	r3, #1
 8006e60:	2d07      	cmp	r5, #7
 8006e62:	9621      	str	r6, [sp, #132]	; 0x84
 8006e64:	9520      	str	r5, [sp, #128]	; 0x80
 8006e66:	6063      	str	r3, [r4, #4]
 8006e68:	f300 81e5 	bgt.w	8007236 <_vfprintf_r+0xde6>
 8006e6c:	3408      	adds	r4, #8
 8006e6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e72:	6023      	str	r3, [r4, #0]
 8006e74:	3501      	adds	r5, #1
 8006e76:	4416      	add	r6, r2
 8006e78:	2d07      	cmp	r5, #7
 8006e7a:	9621      	str	r6, [sp, #132]	; 0x84
 8006e7c:	9520      	str	r5, [sp, #128]	; 0x80
 8006e7e:	6062      	str	r2, [r4, #4]
 8006e80:	f300 81ef 	bgt.w	8007262 <_vfprintf_r+0xe12>
 8006e84:	3408      	adds	r4, #8
 8006e86:	2300      	movs	r3, #0
 8006e88:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f7f9 fedd 	bl	8000c4c <__aeabi_dcmpeq>
 8006e92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e94:	2800      	cmp	r0, #0
 8006e96:	f040 80e1 	bne.w	800705c <_vfprintf_r+0xc0c>
 8006e9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	3501      	adds	r5, #1
 8006ea0:	3201      	adds	r2, #1
 8006ea2:	441e      	add	r6, r3
 8006ea4:	2d07      	cmp	r5, #7
 8006ea6:	9520      	str	r5, [sp, #128]	; 0x80
 8006ea8:	9621      	str	r6, [sp, #132]	; 0x84
 8006eaa:	6022      	str	r2, [r4, #0]
 8006eac:	6063      	str	r3, [r4, #4]
 8006eae:	f300 81b6 	bgt.w	800721e <_vfprintf_r+0xdce>
 8006eb2:	3408      	adds	r4, #8
 8006eb4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006eb6:	6062      	str	r2, [r4, #4]
 8006eb8:	3501      	adds	r5, #1
 8006eba:	eb06 0b02 	add.w	fp, r6, r2
 8006ebe:	ab1b      	add	r3, sp, #108	; 0x6c
 8006ec0:	2d07      	cmp	r5, #7
 8006ec2:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006ec6:	9520      	str	r5, [sp, #128]	; 0x80
 8006ec8:	6023      	str	r3, [r4, #0]
 8006eca:	f77f ace3 	ble.w	8006894 <_vfprintf_r+0x444>
 8006ece:	4640      	mov	r0, r8
 8006ed0:	4649      	mov	r1, r9
 8006ed2:	aa1f      	add	r2, sp, #124	; 0x7c
 8006ed4:	f003 fb66 	bl	800a5a4 <__sprint_r>
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	f47f abb9 	bne.w	8006650 <_vfprintf_r+0x200>
 8006ede:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006ee2:	ac2c      	add	r4, sp, #176	; 0xb0
 8006ee4:	e4d7      	b.n	8006896 <_vfprintf_r+0x446>
 8006ee6:	4640      	mov	r0, r8
 8006ee8:	4649      	mov	r1, r9
 8006eea:	aa1f      	add	r2, sp, #124	; 0x7c
 8006eec:	f003 fb5a 	bl	800a5a4 <__sprint_r>
 8006ef0:	2800      	cmp	r0, #0
 8006ef2:	f43f ad1a 	beq.w	800692a <_vfprintf_r+0x4da>
 8006ef6:	f7ff bbab 	b.w	8006650 <_vfprintf_r+0x200>
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d133      	bne.n	8006f66 <_vfprintf_r+0xb16>
 8006efe:	9b02      	ldr	r3, [sp, #8]
 8006f00:	07da      	lsls	r2, r3, #31
 8006f02:	d530      	bpl.n	8006f66 <_vfprintf_r+0xb16>
 8006f04:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8006f08:	2330      	movs	r3, #48	; 0x30
 8006f0a:	f80b 3d41 	strb.w	r3, [fp, #-65]!
 8006f0e:	ab2c      	add	r3, sp, #176	; 0xb0
 8006f10:	ebcb 0303 	rsb	r3, fp, r3
 8006f14:	9307      	str	r3, [sp, #28]
 8006f16:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006f1a:	f7ff bbef 	b.w	80066fc <_vfprintf_r+0x2ac>
 8006f1e:	4640      	mov	r0, r8
 8006f20:	4649      	mov	r1, r9
 8006f22:	aa1f      	add	r2, sp, #124	; 0x7c
 8006f24:	f003 fb3e 	bl	800a5a4 <__sprint_r>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	f47f ab91 	bne.w	8006650 <_vfprintf_r+0x200>
 8006f2e:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006f32:	ac2c      	add	r4, sp, #176	; 0xb0
 8006f34:	e49d      	b.n	8006872 <_vfprintf_r+0x422>
 8006f36:	4640      	mov	r0, r8
 8006f38:	4649      	mov	r1, r9
 8006f3a:	aa1f      	add	r2, sp, #124	; 0x7c
 8006f3c:	f003 fb32 	bl	800a5a4 <__sprint_r>
 8006f40:	2800      	cmp	r0, #0
 8006f42:	f47f ab85 	bne.w	8006650 <_vfprintf_r+0x200>
 8006f46:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006f4a:	ac2c      	add	r4, sp, #176	; 0xb0
 8006f4c:	e443      	b.n	80067d6 <_vfprintf_r+0x386>
 8006f4e:	4640      	mov	r0, r8
 8006f50:	4649      	mov	r1, r9
 8006f52:	aa1f      	add	r2, sp, #124	; 0x7c
 8006f54:	f003 fb26 	bl	800a5a4 <__sprint_r>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	f47f ab79 	bne.w	8006650 <_vfprintf_r+0x200>
 8006f5e:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006f62:	ac2c      	add	r4, sp, #176	; 0xb0
 8006f64:	e448      	b.n	80067f8 <_vfprintf_r+0x3a8>
 8006f66:	ab2c      	add	r3, sp, #176	; 0xb0
 8006f68:	f8cd a01c 	str.w	sl, [sp, #28]
 8006f6c:	930a      	str	r3, [sp, #40]	; 0x28
 8006f6e:	f7ff bbc5 	b.w	80066fc <_vfprintf_r+0x2ac>
 8006f72:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006f74:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
 8006f78:	0933      	lsrs	r3, r6, #4
 8006f7a:	f006 010f 	and.w	r1, r6, #15
 8006f7e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006f82:	093a      	lsrs	r2, r7, #4
 8006f84:	461e      	mov	r6, r3
 8006f86:	4617      	mov	r7, r2
 8006f88:	5c43      	ldrb	r3, [r0, r1]
 8006f8a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8006f8e:	ea56 0307 	orrs.w	r3, r6, r7
 8006f92:	d1f1      	bne.n	8006f78 <_vfprintf_r+0xb28>
 8006f94:	465a      	mov	r2, fp
 8006f96:	ab2c      	add	r3, sp, #176	; 0xb0
 8006f98:	1a9b      	subs	r3, r3, r2
 8006f9a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006f9e:	9307      	str	r3, [sp, #28]
 8006fa0:	f7ff bbac 	b.w	80066fc <_vfprintf_r+0x2ac>
 8006fa4:	2302      	movs	r3, #2
 8006fa6:	f7ff bb77 	b.w	8006698 <_vfprintf_r+0x248>
 8006faa:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8006fac:	2d00      	cmp	r5, #0
 8006fae:	f340 8257 	ble.w	8007460 <_vfprintf_r+0x1010>
 8006fb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fb4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006fb6:	428a      	cmp	r2, r1
 8006fb8:	4613      	mov	r3, r2
 8006fba:	bfa8      	it	ge
 8006fbc:	460b      	movge	r3, r1
 8006fbe:	461d      	mov	r5, r3
 8006fc0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006fc2:	2d00      	cmp	r5, #0
 8006fc4:	eb01 0a02 	add.w	sl, r1, r2
 8006fc8:	dd0b      	ble.n	8006fe2 <_vfprintf_r+0xb92>
 8006fca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006fcc:	6021      	str	r1, [r4, #0]
 8006fce:	3301      	adds	r3, #1
 8006fd0:	44ab      	add	fp, r5
 8006fd2:	2b07      	cmp	r3, #7
 8006fd4:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006fd8:	6065      	str	r5, [r4, #4]
 8006fda:	9320      	str	r3, [sp, #128]	; 0x80
 8006fdc:	f300 8309 	bgt.w	80075f2 <_vfprintf_r+0x11a2>
 8006fe0:	3408      	adds	r4, #8
 8006fe2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fe4:	2d00      	cmp	r5, #0
 8006fe6:	bfa8      	it	ge
 8006fe8:	1b5b      	subge	r3, r3, r5
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	461d      	mov	r5, r3
 8006fee:	f340 80b0 	ble.w	8007152 <_vfprintf_r+0xd02>
 8006ff2:	2d10      	cmp	r5, #16
 8006ff4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006ff6:	4f04      	ldr	r7, [pc, #16]	; (8007008 <_vfprintf_r+0xbb8>)
 8006ff8:	f340 821a 	ble.w	8007430 <_vfprintf_r+0xfe0>
 8006ffc:	2610      	movs	r6, #16
 8006ffe:	465a      	mov	r2, fp
 8007000:	e009      	b.n	8007016 <_vfprintf_r+0xbc6>
 8007002:	bf00      	nop
 8007004:	08019fec 	.word	0x08019fec
 8007008:	08019f9c 	.word	0x08019f9c
 800700c:	3408      	adds	r4, #8
 800700e:	3d10      	subs	r5, #16
 8007010:	2d10      	cmp	r5, #16
 8007012:	f340 820c 	ble.w	800742e <_vfprintf_r+0xfde>
 8007016:	3301      	adds	r3, #1
 8007018:	3210      	adds	r2, #16
 800701a:	2b07      	cmp	r3, #7
 800701c:	9221      	str	r2, [sp, #132]	; 0x84
 800701e:	9320      	str	r3, [sp, #128]	; 0x80
 8007020:	6027      	str	r7, [r4, #0]
 8007022:	6066      	str	r6, [r4, #4]
 8007024:	ddf2      	ble.n	800700c <_vfprintf_r+0xbbc>
 8007026:	4640      	mov	r0, r8
 8007028:	4649      	mov	r1, r9
 800702a:	aa1f      	add	r2, sp, #124	; 0x7c
 800702c:	f003 faba 	bl	800a5a4 <__sprint_r>
 8007030:	2800      	cmp	r0, #0
 8007032:	f47f ab0d 	bne.w	8006650 <_vfprintf_r+0x200>
 8007036:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007038:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800703a:	ac2c      	add	r4, sp, #176	; 0xb0
 800703c:	e7e7      	b.n	800700e <_vfprintf_r+0xbbe>
 800703e:	4640      	mov	r0, r8
 8007040:	4649      	mov	r1, r9
 8007042:	aa1f      	add	r2, sp, #124	; 0x7c
 8007044:	f003 faae 	bl	800a5a4 <__sprint_r>
 8007048:	2800      	cmp	r0, #0
 800704a:	f47f ab01 	bne.w	8006650 <_vfprintf_r+0x200>
 800704e:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8007052:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007056:	ac2c      	add	r4, sp, #176	; 0xb0
 8007058:	f7ff bbaa 	b.w	80067b0 <_vfprintf_r+0x360>
 800705c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8007060:	f1ba 0f00 	cmp.w	sl, #0
 8007064:	f77f af26 	ble.w	8006eb4 <_vfprintf_r+0xa64>
 8007068:	f1ba 0f10 	cmp.w	sl, #16
 800706c:	4f8f      	ldr	r7, [pc, #572]	; (80072ac <_vfprintf_r+0xe5c>)
 800706e:	bfc8      	it	gt
 8007070:	f04f 0b10 	movgt.w	fp, #16
 8007074:	dc07      	bgt.n	8007086 <_vfprintf_r+0xc36>
 8007076:	e0ea      	b.n	800724e <_vfprintf_r+0xdfe>
 8007078:	3408      	adds	r4, #8
 800707a:	f1aa 0a10 	sub.w	sl, sl, #16
 800707e:	f1ba 0f10 	cmp.w	sl, #16
 8007082:	f340 80e4 	ble.w	800724e <_vfprintf_r+0xdfe>
 8007086:	3501      	adds	r5, #1
 8007088:	3610      	adds	r6, #16
 800708a:	2d07      	cmp	r5, #7
 800708c:	9621      	str	r6, [sp, #132]	; 0x84
 800708e:	9520      	str	r5, [sp, #128]	; 0x80
 8007090:	e884 0880 	stmia.w	r4, {r7, fp}
 8007094:	ddf0      	ble.n	8007078 <_vfprintf_r+0xc28>
 8007096:	4640      	mov	r0, r8
 8007098:	4649      	mov	r1, r9
 800709a:	aa1f      	add	r2, sp, #124	; 0x7c
 800709c:	f003 fa82 	bl	800a5a4 <__sprint_r>
 80070a0:	2800      	cmp	r0, #0
 80070a2:	f47f aad5 	bne.w	8006650 <_vfprintf_r+0x200>
 80070a6:	9e21      	ldr	r6, [sp, #132]	; 0x84
 80070a8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80070aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80070ac:	e7e5      	b.n	800707a <_vfprintf_r+0xc2a>
 80070ae:	9908      	ldr	r1, [sp, #32]
 80070b0:	460a      	mov	r2, r1
 80070b2:	3204      	adds	r2, #4
 80070b4:	680e      	ldr	r6, [r1, #0]
 80070b6:	9208      	str	r2, [sp, #32]
 80070b8:	2700      	movs	r7, #0
 80070ba:	f7ff baed 	b.w	8006698 <_vfprintf_r+0x248>
 80070be:	9a08      	ldr	r2, [sp, #32]
 80070c0:	6816      	ldr	r6, [r2, #0]
 80070c2:	4613      	mov	r3, r2
 80070c4:	3304      	adds	r3, #4
 80070c6:	17f7      	asrs	r7, r6, #31
 80070c8:	9308      	str	r3, [sp, #32]
 80070ca:	4632      	mov	r2, r6
 80070cc:	463b      	mov	r3, r7
 80070ce:	e4c0      	b.n	8006a52 <_vfprintf_r+0x602>
 80070d0:	4693      	mov	fp, r2
 80070d2:	3301      	adds	r3, #1
 80070d4:	44ab      	add	fp, r5
 80070d6:	2b07      	cmp	r3, #7
 80070d8:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80070dc:	9320      	str	r3, [sp, #128]	; 0x80
 80070de:	6027      	str	r7, [r4, #0]
 80070e0:	6065      	str	r5, [r4, #4]
 80070e2:	f77f abd7 	ble.w	8006894 <_vfprintf_r+0x444>
 80070e6:	e6f2      	b.n	8006ece <_vfprintf_r+0xa7e>
 80070e8:	2b30      	cmp	r3, #48	; 0x30
 80070ea:	f000 823e 	beq.w	800756a <_vfprintf_r+0x111a>
 80070ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070f0:	3b01      	subs	r3, #1
 80070f2:	461a      	mov	r2, r3
 80070f4:	a82c      	add	r0, sp, #176	; 0xb0
 80070f6:	930a      	str	r3, [sp, #40]	; 0x28
 80070f8:	1a82      	subs	r2, r0, r2
 80070fa:	2330      	movs	r3, #48	; 0x30
 80070fc:	9207      	str	r2, [sp, #28]
 80070fe:	f801 3c01 	strb.w	r3, [r1, #-1]
 8007102:	f7ff bafb 	b.w	80066fc <_vfprintf_r+0x2ac>
 8007106:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
 800710a:	f8cd c00c 	str.w	ip, [sp, #12]
 800710e:	4630      	mov	r0, r6
 8007110:	4639      	mov	r1, r7
 8007112:	220a      	movs	r2, #10
 8007114:	2300      	movs	r3, #0
 8007116:	f7f9 fdf3 	bl	8000d00 <__aeabi_uldivmod>
 800711a:	3230      	adds	r2, #48	; 0x30
 800711c:	4630      	mov	r0, r6
 800711e:	4639      	mov	r1, r7
 8007120:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8007124:	2300      	movs	r3, #0
 8007126:	220a      	movs	r2, #10
 8007128:	f7f9 fdea 	bl	8000d00 <__aeabi_uldivmod>
 800712c:	4606      	mov	r6, r0
 800712e:	460f      	mov	r7, r1
 8007130:	ea56 0307 	orrs.w	r3, r6, r7
 8007134:	d1eb      	bne.n	800710e <_vfprintf_r+0xcbe>
 8007136:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800713a:	e72b      	b.n	8006f94 <_vfprintf_r+0xb44>
 800713c:	4640      	mov	r0, r8
 800713e:	4649      	mov	r1, r9
 8007140:	aa1f      	add	r2, sp, #124	; 0x7c
 8007142:	f003 fa2f 	bl	800a5a4 <__sprint_r>
 8007146:	2800      	cmp	r0, #0
 8007148:	f47f aa82 	bne.w	8006650 <_vfprintf_r+0x200>
 800714c:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007150:	ac2c      	add	r4, sp, #176	; 0xb0
 8007152:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007154:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007156:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007158:	440a      	add	r2, r1
 800715a:	4616      	mov	r6, r2
 800715c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800715e:	4293      	cmp	r3, r2
 8007160:	db3e      	blt.n	80071e0 <_vfprintf_r+0xd90>
 8007162:	9a02      	ldr	r2, [sp, #8]
 8007164:	07d5      	lsls	r5, r2, #31
 8007166:	d43b      	bmi.n	80071e0 <_vfprintf_r+0xd90>
 8007168:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800716a:	ebc6 050a 	rsb	r5, r6, sl
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	429d      	cmp	r5, r3
 8007172:	bfa8      	it	ge
 8007174:	461d      	movge	r5, r3
 8007176:	2d00      	cmp	r5, #0
 8007178:	462f      	mov	r7, r5
 800717a:	dd0b      	ble.n	8007194 <_vfprintf_r+0xd44>
 800717c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800717e:	6026      	str	r6, [r4, #0]
 8007180:	3201      	adds	r2, #1
 8007182:	44ab      	add	fp, r5
 8007184:	2a07      	cmp	r2, #7
 8007186:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 800718a:	6065      	str	r5, [r4, #4]
 800718c:	9220      	str	r2, [sp, #128]	; 0x80
 800718e:	f300 8266 	bgt.w	800765e <_vfprintf_r+0x120e>
 8007192:	3408      	adds	r4, #8
 8007194:	2f00      	cmp	r7, #0
 8007196:	bfac      	ite	ge
 8007198:	1bdd      	subge	r5, r3, r7
 800719a:	461d      	movlt	r5, r3
 800719c:	2d00      	cmp	r5, #0
 800719e:	f77f ab7a 	ble.w	8006896 <_vfprintf_r+0x446>
 80071a2:	2d10      	cmp	r5, #16
 80071a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80071a6:	4f41      	ldr	r7, [pc, #260]	; (80072ac <_vfprintf_r+0xe5c>)
 80071a8:	dd93      	ble.n	80070d2 <_vfprintf_r+0xc82>
 80071aa:	2610      	movs	r6, #16
 80071ac:	465a      	mov	r2, fp
 80071ae:	e003      	b.n	80071b8 <_vfprintf_r+0xd68>
 80071b0:	3408      	adds	r4, #8
 80071b2:	3d10      	subs	r5, #16
 80071b4:	2d10      	cmp	r5, #16
 80071b6:	dd8b      	ble.n	80070d0 <_vfprintf_r+0xc80>
 80071b8:	3301      	adds	r3, #1
 80071ba:	3210      	adds	r2, #16
 80071bc:	2b07      	cmp	r3, #7
 80071be:	9221      	str	r2, [sp, #132]	; 0x84
 80071c0:	9320      	str	r3, [sp, #128]	; 0x80
 80071c2:	6027      	str	r7, [r4, #0]
 80071c4:	6066      	str	r6, [r4, #4]
 80071c6:	ddf3      	ble.n	80071b0 <_vfprintf_r+0xd60>
 80071c8:	4640      	mov	r0, r8
 80071ca:	4649      	mov	r1, r9
 80071cc:	aa1f      	add	r2, sp, #124	; 0x7c
 80071ce:	f003 f9e9 	bl	800a5a4 <__sprint_r>
 80071d2:	2800      	cmp	r0, #0
 80071d4:	f47f aa3c 	bne.w	8006650 <_vfprintf_r+0x200>
 80071d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80071da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80071dc:	ac2c      	add	r4, sp, #176	; 0xb0
 80071de:	e7e8      	b.n	80071b2 <_vfprintf_r+0xd62>
 80071e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80071e2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80071e4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80071e6:	6021      	str	r1, [r4, #0]
 80071e8:	3201      	adds	r2, #1
 80071ea:	4483      	add	fp, r0
 80071ec:	2a07      	cmp	r2, #7
 80071ee:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80071f2:	6060      	str	r0, [r4, #4]
 80071f4:	9220      	str	r2, [sp, #128]	; 0x80
 80071f6:	f300 8208 	bgt.w	800760a <_vfprintf_r+0x11ba>
 80071fa:	3408      	adds	r4, #8
 80071fc:	e7b4      	b.n	8007168 <_vfprintf_r+0xd18>
 80071fe:	9b02      	ldr	r3, [sp, #8]
 8007200:	07d8      	lsls	r0, r3, #31
 8007202:	f53f ae27 	bmi.w	8006e54 <_vfprintf_r+0xa04>
 8007206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007208:	6023      	str	r3, [r4, #0]
 800720a:	3501      	adds	r5, #1
 800720c:	f10b 0601 	add.w	r6, fp, #1
 8007210:	2301      	movs	r3, #1
 8007212:	2d07      	cmp	r5, #7
 8007214:	9621      	str	r6, [sp, #132]	; 0x84
 8007216:	9520      	str	r5, [sp, #128]	; 0x80
 8007218:	6063      	str	r3, [r4, #4]
 800721a:	f77f ae4a 	ble.w	8006eb2 <_vfprintf_r+0xa62>
 800721e:	4640      	mov	r0, r8
 8007220:	4649      	mov	r1, r9
 8007222:	aa1f      	add	r2, sp, #124	; 0x7c
 8007224:	f003 f9be 	bl	800a5a4 <__sprint_r>
 8007228:	2800      	cmp	r0, #0
 800722a:	f47f aa11 	bne.w	8006650 <_vfprintf_r+0x200>
 800722e:	9e21      	ldr	r6, [sp, #132]	; 0x84
 8007230:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007232:	ac2c      	add	r4, sp, #176	; 0xb0
 8007234:	e63e      	b.n	8006eb4 <_vfprintf_r+0xa64>
 8007236:	4640      	mov	r0, r8
 8007238:	4649      	mov	r1, r9
 800723a:	aa1f      	add	r2, sp, #124	; 0x7c
 800723c:	f003 f9b2 	bl	800a5a4 <__sprint_r>
 8007240:	2800      	cmp	r0, #0
 8007242:	f47f aa05 	bne.w	8006650 <_vfprintf_r+0x200>
 8007246:	9e21      	ldr	r6, [sp, #132]	; 0x84
 8007248:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800724a:	ac2c      	add	r4, sp, #176	; 0xb0
 800724c:	e60f      	b.n	8006e6e <_vfprintf_r+0xa1e>
 800724e:	3501      	adds	r5, #1
 8007250:	4456      	add	r6, sl
 8007252:	2d07      	cmp	r5, #7
 8007254:	9621      	str	r6, [sp, #132]	; 0x84
 8007256:	9520      	str	r5, [sp, #128]	; 0x80
 8007258:	e884 0480 	stmia.w	r4, {r7, sl}
 800725c:	f77f ae29 	ble.w	8006eb2 <_vfprintf_r+0xa62>
 8007260:	e7dd      	b.n	800721e <_vfprintf_r+0xdce>
 8007262:	4640      	mov	r0, r8
 8007264:	4649      	mov	r1, r9
 8007266:	aa1f      	add	r2, sp, #124	; 0x7c
 8007268:	f003 f99c 	bl	800a5a4 <__sprint_r>
 800726c:	2800      	cmp	r0, #0
 800726e:	f47f a9ef 	bne.w	8006650 <_vfprintf_r+0x200>
 8007272:	9e21      	ldr	r6, [sp, #132]	; 0x84
 8007274:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007276:	ac2c      	add	r4, sp, #176	; 0xb0
 8007278:	e605      	b.n	8006e86 <_vfprintf_r+0xa36>
 800727a:	4640      	mov	r0, r8
 800727c:	4649      	mov	r1, r9
 800727e:	aa1f      	add	r2, sp, #124	; 0x7c
 8007280:	f003 f990 	bl	800a5a4 <__sprint_r>
 8007284:	2800      	cmp	r0, #0
 8007286:	f47f a9e3 	bne.w	8006650 <_vfprintf_r+0x200>
 800728a:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800728e:	ac2c      	add	r4, sp, #176	; 0xb0
 8007290:	f7ff bab5 	b.w	80067fe <_vfprintf_r+0x3ae>
 8007294:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8007298:	4276      	negs	r6, r6
 800729a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800729e:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 80072a2:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80072a6:	2301      	movs	r3, #1
 80072a8:	f7ff b9fc 	b.w	80066a4 <_vfprintf_r+0x254>
 80072ac:	08019f9c 	.word	0x08019f9c
 80072b0:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80072b4:	f003 f8ca 	bl	800a44c <__fpclassifyd>
 80072b8:	2800      	cmp	r0, #0
 80072ba:	f000 8116 	beq.w	80074ea <_vfprintf_r+0x109a>
 80072be:	f025 0320 	bic.w	r3, r5, #32
 80072c2:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 80072c6:	9303      	str	r3, [sp, #12]
 80072c8:	f000 8260 	beq.w	800778c <_vfprintf_r+0x133c>
 80072cc:	2b47      	cmp	r3, #71	; 0x47
 80072ce:	d105      	bne.n	80072dc <_vfprintf_r+0xe8c>
 80072d0:	f1ba 0f00 	cmp.w	sl, #0
 80072d4:	bf14      	ite	ne
 80072d6:	46d3      	movne	fp, sl
 80072d8:	f04f 0b01 	moveq.w	fp, #1
 80072dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072de:	9a02      	ldr	r2, [sp, #8]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072e6:	9209      	str	r2, [sp, #36]	; 0x24
 80072e8:	f2c0 8260 	blt.w	80077ac <_vfprintf_r+0x135c>
 80072ec:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 80072f0:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 80072f4:	f04f 0a00 	mov.w	sl, #0
 80072f8:	2d66      	cmp	r5, #102	; 0x66
 80072fa:	f000 815e 	beq.w	80075ba <_vfprintf_r+0x116a>
 80072fe:	2d46      	cmp	r5, #70	; 0x46
 8007300:	f000 815b 	beq.w	80075ba <_vfprintf_r+0x116a>
 8007304:	9b03      	ldr	r3, [sp, #12]
 8007306:	2b45      	cmp	r3, #69	; 0x45
 8007308:	bf0c      	ite	eq
 800730a:	f10b 0701 	addeq.w	r7, fp, #1
 800730e:	465f      	movne	r7, fp
 8007310:	aa1a      	add	r2, sp, #104	; 0x68
 8007312:	ab1d      	add	r3, sp, #116	; 0x74
 8007314:	e88d 000c 	stmia.w	sp, {r2, r3}
 8007318:	4640      	mov	r0, r8
 800731a:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 800731e:	2102      	movs	r1, #2
 8007320:	463a      	mov	r2, r7
 8007322:	ab19      	add	r3, sp, #100	; 0x64
 8007324:	f000 fc38 	bl	8007b98 <_dtoa_r>
 8007328:	2d67      	cmp	r5, #103	; 0x67
 800732a:	900a      	str	r0, [sp, #40]	; 0x28
 800732c:	d002      	beq.n	8007334 <_vfprintf_r+0xee4>
 800732e:	2d47      	cmp	r5, #71	; 0x47
 8007330:	f040 8151 	bne.w	80075d6 <_vfprintf_r+0x1186>
 8007334:	9b02      	ldr	r3, [sp, #8]
 8007336:	07db      	lsls	r3, r3, #31
 8007338:	f140 8241 	bpl.w	80077be <_vfprintf_r+0x136e>
 800733c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800733e:	19de      	adds	r6, r3, r7
 8007340:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8007344:	2200      	movs	r2, #0
 8007346:	2300      	movs	r3, #0
 8007348:	f7f9 fc80 	bl	8000c4c <__aeabi_dcmpeq>
 800734c:	2800      	cmp	r0, #0
 800734e:	f040 81ad 	bne.w	80076ac <_vfprintf_r+0x125c>
 8007352:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007354:	429e      	cmp	r6, r3
 8007356:	d906      	bls.n	8007366 <_vfprintf_r+0xf16>
 8007358:	2130      	movs	r1, #48	; 0x30
 800735a:	1c5a      	adds	r2, r3, #1
 800735c:	921d      	str	r2, [sp, #116]	; 0x74
 800735e:	7019      	strb	r1, [r3, #0]
 8007360:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007362:	429e      	cmp	r6, r3
 8007364:	d8f9      	bhi.n	800735a <_vfprintf_r+0xf0a>
 8007366:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007368:	1a9b      	subs	r3, r3, r2
 800736a:	930d      	str	r3, [sp, #52]	; 0x34
 800736c:	9b03      	ldr	r3, [sp, #12]
 800736e:	2b47      	cmp	r3, #71	; 0x47
 8007370:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007372:	f000 8183 	beq.w	800767c <_vfprintf_r+0x122c>
 8007376:	2d65      	cmp	r5, #101	; 0x65
 8007378:	f340 81a6 	ble.w	80076c8 <_vfprintf_r+0x1278>
 800737c:	2d66      	cmp	r5, #102	; 0x66
 800737e:	930c      	str	r3, [sp, #48]	; 0x30
 8007380:	f000 821f 	beq.w	80077c2 <_vfprintf_r+0x1372>
 8007384:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007386:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007388:	4293      	cmp	r3, r2
 800738a:	f300 8202 	bgt.w	8007792 <_vfprintf_r+0x1342>
 800738e:	9b02      	ldr	r3, [sp, #8]
 8007390:	07d9      	lsls	r1, r3, #31
 8007392:	f100 8239 	bmi.w	8007808 <_vfprintf_r+0x13b8>
 8007396:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800739a:	9207      	str	r2, [sp, #28]
 800739c:	f1ba 0f00 	cmp.w	sl, #0
 80073a0:	f040 8179 	bne.w	8007696 <_vfprintf_r+0x1246>
 80073a4:	9303      	str	r3, [sp, #12]
 80073a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073a8:	9302      	str	r3, [sp, #8]
 80073aa:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80073ae:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 80073b2:	f7ff b9ab 	b.w	800670c <_vfprintf_r+0x2bc>
 80073b6:	f027 0707 	bic.w	r7, r7, #7
 80073ba:	ed97 7b00 	vldr	d7, [r7]
 80073be:	f107 0308 	add.w	r3, r7, #8
 80073c2:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80073c6:	9308      	str	r3, [sp, #32]
 80073c8:	f7ff bb63 	b.w	8006a92 <_vfprintf_r+0x642>
 80073cc:	9b02      	ldr	r3, [sp, #8]
 80073ce:	06db      	lsls	r3, r3, #27
 80073d0:	d40b      	bmi.n	80073ea <_vfprintf_r+0xf9a>
 80073d2:	9b02      	ldr	r3, [sp, #8]
 80073d4:	065f      	lsls	r7, r3, #25
 80073d6:	d508      	bpl.n	80073ea <_vfprintf_r+0xf9a>
 80073d8:	9a08      	ldr	r2, [sp, #32]
 80073da:	6813      	ldr	r3, [r2, #0]
 80073dc:	3204      	adds	r2, #4
 80073de:	9208      	str	r2, [sp, #32]
 80073e0:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 80073e4:	801a      	strh	r2, [r3, #0]
 80073e6:	f7ff b874 	b.w	80064d2 <_vfprintf_r+0x82>
 80073ea:	9a08      	ldr	r2, [sp, #32]
 80073ec:	6813      	ldr	r3, [r2, #0]
 80073ee:	3204      	adds	r2, #4
 80073f0:	9208      	str	r2, [sp, #32]
 80073f2:	9a05      	ldr	r2, [sp, #20]
 80073f4:	601a      	str	r2, [r3, #0]
 80073f6:	f7ff b86c 	b.w	80064d2 <_vfprintf_r+0x82>
 80073fa:	9b02      	ldr	r3, [sp, #8]
 80073fc:	9a08      	ldr	r2, [sp, #32]
 80073fe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007402:	4613      	mov	r3, r2
 8007404:	f43f ac62 	beq.w	8006ccc <_vfprintf_r+0x87c>
 8007408:	8816      	ldrh	r6, [r2, #0]
 800740a:	3204      	adds	r2, #4
 800740c:	2700      	movs	r7, #0
 800740e:	2301      	movs	r3, #1
 8007410:	9208      	str	r2, [sp, #32]
 8007412:	f7ff b941 	b.w	8006698 <_vfprintf_r+0x248>
 8007416:	9b02      	ldr	r3, [sp, #8]
 8007418:	9a08      	ldr	r2, [sp, #32]
 800741a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800741e:	4613      	mov	r3, r2
 8007420:	d076      	beq.n	8007510 <_vfprintf_r+0x10c0>
 8007422:	3304      	adds	r3, #4
 8007424:	8816      	ldrh	r6, [r2, #0]
 8007426:	9308      	str	r3, [sp, #32]
 8007428:	2700      	movs	r7, #0
 800742a:	f7ff bad3 	b.w	80069d4 <_vfprintf_r+0x584>
 800742e:	4693      	mov	fp, r2
 8007430:	3301      	adds	r3, #1
 8007432:	44ab      	add	fp, r5
 8007434:	2b07      	cmp	r3, #7
 8007436:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 800743a:	9320      	str	r3, [sp, #128]	; 0x80
 800743c:	6027      	str	r7, [r4, #0]
 800743e:	6065      	str	r5, [r4, #4]
 8007440:	f73f ae7c 	bgt.w	800713c <_vfprintf_r+0xcec>
 8007444:	3408      	adds	r4, #8
 8007446:	e684      	b.n	8007152 <_vfprintf_r+0xd02>
 8007448:	4640      	mov	r0, r8
 800744a:	4649      	mov	r1, r9
 800744c:	aa1f      	add	r2, sp, #124	; 0x7c
 800744e:	f003 f8a9 	bl	800a5a4 <__sprint_r>
 8007452:	2800      	cmp	r0, #0
 8007454:	f47f a8fc 	bne.w	8006650 <_vfprintf_r+0x200>
 8007458:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800745c:	ac2c      	add	r4, sp, #176	; 0xb0
 800745e:	e482      	b.n	8006d66 <_vfprintf_r+0x916>
 8007460:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007462:	4ab0      	ldr	r2, [pc, #704]	; (8007724 <_vfprintf_r+0x12d4>)
 8007464:	6022      	str	r2, [r4, #0]
 8007466:	3301      	adds	r3, #1
 8007468:	f10b 0b01 	add.w	fp, fp, #1
 800746c:	2201      	movs	r2, #1
 800746e:	2b07      	cmp	r3, #7
 8007470:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8007474:	9320      	str	r3, [sp, #128]	; 0x80
 8007476:	6062      	str	r2, [r4, #4]
 8007478:	dc50      	bgt.n	800751c <_vfprintf_r+0x10cc>
 800747a:	3408      	adds	r4, #8
 800747c:	b92d      	cbnz	r5, 800748a <_vfprintf_r+0x103a>
 800747e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007480:	b91b      	cbnz	r3, 800748a <_vfprintf_r+0x103a>
 8007482:	9b02      	ldr	r3, [sp, #8]
 8007484:	07de      	lsls	r6, r3, #31
 8007486:	f57f aa06 	bpl.w	8006896 <_vfprintf_r+0x446>
 800748a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800748c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800748e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007490:	6022      	str	r2, [r4, #0]
 8007492:	3301      	adds	r3, #1
 8007494:	eb0b 0201 	add.w	r2, fp, r1
 8007498:	2b07      	cmp	r3, #7
 800749a:	9221      	str	r2, [sp, #132]	; 0x84
 800749c:	6061      	str	r1, [r4, #4]
 800749e:	9320      	str	r3, [sp, #128]	; 0x80
 80074a0:	f300 8167 	bgt.w	8007772 <_vfprintf_r+0x1322>
 80074a4:	3408      	adds	r4, #8
 80074a6:	426d      	negs	r5, r5
 80074a8:	2d00      	cmp	r5, #0
 80074aa:	dd6f      	ble.n	800758c <_vfprintf_r+0x113c>
 80074ac:	2d10      	cmp	r5, #16
 80074ae:	4f9e      	ldr	r7, [pc, #632]	; (8007728 <_vfprintf_r+0x12d8>)
 80074b0:	bfc8      	it	gt
 80074b2:	2610      	movgt	r6, #16
 80074b4:	dc05      	bgt.n	80074c2 <_vfprintf_r+0x1072>
 80074b6:	e0b5      	b.n	8007624 <_vfprintf_r+0x11d4>
 80074b8:	3408      	adds	r4, #8
 80074ba:	3d10      	subs	r5, #16
 80074bc:	2d10      	cmp	r5, #16
 80074be:	f340 80b1 	ble.w	8007624 <_vfprintf_r+0x11d4>
 80074c2:	3301      	adds	r3, #1
 80074c4:	3210      	adds	r2, #16
 80074c6:	2b07      	cmp	r3, #7
 80074c8:	9221      	str	r2, [sp, #132]	; 0x84
 80074ca:	9320      	str	r3, [sp, #128]	; 0x80
 80074cc:	6027      	str	r7, [r4, #0]
 80074ce:	6066      	str	r6, [r4, #4]
 80074d0:	ddf2      	ble.n	80074b8 <_vfprintf_r+0x1068>
 80074d2:	4640      	mov	r0, r8
 80074d4:	4649      	mov	r1, r9
 80074d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80074d8:	f003 f864 	bl	800a5a4 <__sprint_r>
 80074dc:	2800      	cmp	r0, #0
 80074de:	f47f a8b7 	bne.w	8006650 <_vfprintf_r+0x200>
 80074e2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80074e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80074e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80074e8:	e7e7      	b.n	80074ba <_vfprintf_r+0x106a>
 80074ea:	9e02      	ldr	r6, [sp, #8]
 80074ec:	4a8f      	ldr	r2, [pc, #572]	; (800772c <_vfprintf_r+0x12dc>)
 80074ee:	4b90      	ldr	r3, [pc, #576]	; (8007730 <_vfprintf_r+0x12e0>)
 80074f0:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 80074f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80074f6:	2103      	movs	r1, #3
 80074f8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 80074fc:	2d47      	cmp	r5, #71	; 0x47
 80074fe:	bfd8      	it	le
 8007500:	461a      	movle	r2, r3
 8007502:	9103      	str	r1, [sp, #12]
 8007504:	9602      	str	r6, [sp, #8]
 8007506:	900c      	str	r0, [sp, #48]	; 0x30
 8007508:	920a      	str	r2, [sp, #40]	; 0x28
 800750a:	9107      	str	r1, [sp, #28]
 800750c:	f7ff b8fe 	b.w	800670c <_vfprintf_r+0x2bc>
 8007510:	3304      	adds	r3, #4
 8007512:	6816      	ldr	r6, [r2, #0]
 8007514:	9308      	str	r3, [sp, #32]
 8007516:	2700      	movs	r7, #0
 8007518:	f7ff ba5c 	b.w	80069d4 <_vfprintf_r+0x584>
 800751c:	4640      	mov	r0, r8
 800751e:	4649      	mov	r1, r9
 8007520:	aa1f      	add	r2, sp, #124	; 0x7c
 8007522:	f003 f83f 	bl	800a5a4 <__sprint_r>
 8007526:	2800      	cmp	r0, #0
 8007528:	f47f a892 	bne.w	8006650 <_vfprintf_r+0x200>
 800752c:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800752e:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007532:	ac2c      	add	r4, sp, #176	; 0xb0
 8007534:	e7a2      	b.n	800747c <_vfprintf_r+0x102c>
 8007536:	f041 0120 	orr.w	r1, r1, #32
 800753a:	9102      	str	r1, [sp, #8]
 800753c:	785d      	ldrb	r5, [r3, #1]
 800753e:	1c59      	adds	r1, r3, #1
 8007540:	f7fe bff7 	b.w	8006532 <_vfprintf_r+0xe2>
 8007544:	9806      	ldr	r0, [sp, #24]
 8007546:	9108      	str	r1, [sp, #32]
 8007548:	4240      	negs	r0, r0
 800754a:	9006      	str	r0, [sp, #24]
 800754c:	4619      	mov	r1, r3
 800754e:	f7ff b9f1 	b.w	8006934 <_vfprintf_r+0x4e4>
 8007552:	4640      	mov	r0, r8
 8007554:	4649      	mov	r1, r9
 8007556:	aa1f      	add	r2, sp, #124	; 0x7c
 8007558:	f003 f824 	bl	800a5a4 <__sprint_r>
 800755c:	2800      	cmp	r0, #0
 800755e:	f47f a877 	bne.w	8006650 <_vfprintf_r+0x200>
 8007562:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007566:	ac2c      	add	r4, sp, #176	; 0xb0
 8007568:	e413      	b.n	8006d92 <_vfprintf_r+0x942>
 800756a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800756c:	ab2c      	add	r3, sp, #176	; 0xb0
 800756e:	1a9b      	subs	r3, r3, r2
 8007570:	9307      	str	r3, [sp, #28]
 8007572:	f7ff b8c3 	b.w	80066fc <_vfprintf_r+0x2ac>
 8007576:	4640      	mov	r0, r8
 8007578:	4649      	mov	r1, r9
 800757a:	aa1f      	add	r2, sp, #124	; 0x7c
 800757c:	f003 f812 	bl	800a5a4 <__sprint_r>
 8007580:	2800      	cmp	r0, #0
 8007582:	f47f a865 	bne.w	8006650 <_vfprintf_r+0x200>
 8007586:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007588:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800758a:	ac2c      	add	r4, sp, #176	; 0xb0
 800758c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800758e:	6060      	str	r0, [r4, #4]
 8007590:	3301      	adds	r3, #1
 8007592:	eb02 0b00 	add.w	fp, r2, r0
 8007596:	2b07      	cmp	r3, #7
 8007598:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800759a:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 800759e:	9320      	str	r3, [sp, #128]	; 0x80
 80075a0:	6022      	str	r2, [r4, #0]
 80075a2:	f77f a977 	ble.w	8006894 <_vfprintf_r+0x444>
 80075a6:	e492      	b.n	8006ece <_vfprintf_r+0xa7e>
 80075a8:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80075ac:	f7fe fe46 	bl	800623c <strlen>
 80075b0:	9708      	str	r7, [sp, #32]
 80075b2:	9007      	str	r0, [sp, #28]
 80075b4:	4603      	mov	r3, r0
 80075b6:	f7ff b9f2 	b.w	800699e <_vfprintf_r+0x54e>
 80075ba:	aa1a      	add	r2, sp, #104	; 0x68
 80075bc:	ab1d      	add	r3, sp, #116	; 0x74
 80075be:	e88d 000c 	stmia.w	sp, {r2, r3}
 80075c2:	4640      	mov	r0, r8
 80075c4:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 80075c8:	2103      	movs	r1, #3
 80075ca:	465a      	mov	r2, fp
 80075cc:	ab19      	add	r3, sp, #100	; 0x64
 80075ce:	f000 fae3 	bl	8007b98 <_dtoa_r>
 80075d2:	465f      	mov	r7, fp
 80075d4:	900a      	str	r0, [sp, #40]	; 0x28
 80075d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075d8:	19de      	adds	r6, r3, r7
 80075da:	9b03      	ldr	r3, [sp, #12]
 80075dc:	2b46      	cmp	r3, #70	; 0x46
 80075de:	f47f aeaf 	bne.w	8007340 <_vfprintf_r+0xef0>
 80075e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	2b30      	cmp	r3, #48	; 0x30
 80075e8:	f000 8100 	beq.w	80077ec <_vfprintf_r+0x139c>
 80075ec:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80075ee:	443e      	add	r6, r7
 80075f0:	e6a6      	b.n	8007340 <_vfprintf_r+0xef0>
 80075f2:	4640      	mov	r0, r8
 80075f4:	4649      	mov	r1, r9
 80075f6:	aa1f      	add	r2, sp, #124	; 0x7c
 80075f8:	f002 ffd4 	bl	800a5a4 <__sprint_r>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	f47f a827 	bne.w	8006650 <_vfprintf_r+0x200>
 8007602:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007606:	ac2c      	add	r4, sp, #176	; 0xb0
 8007608:	e4eb      	b.n	8006fe2 <_vfprintf_r+0xb92>
 800760a:	4640      	mov	r0, r8
 800760c:	4649      	mov	r1, r9
 800760e:	aa1f      	add	r2, sp, #124	; 0x7c
 8007610:	f002 ffc8 	bl	800a5a4 <__sprint_r>
 8007614:	2800      	cmp	r0, #0
 8007616:	f47f a81b 	bne.w	8006650 <_vfprintf_r+0x200>
 800761a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800761c:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007620:	ac2c      	add	r4, sp, #176	; 0xb0
 8007622:	e5a1      	b.n	8007168 <_vfprintf_r+0xd18>
 8007624:	3301      	adds	r3, #1
 8007626:	442a      	add	r2, r5
 8007628:	2b07      	cmp	r3, #7
 800762a:	9221      	str	r2, [sp, #132]	; 0x84
 800762c:	9320      	str	r3, [sp, #128]	; 0x80
 800762e:	6027      	str	r7, [r4, #0]
 8007630:	6065      	str	r5, [r4, #4]
 8007632:	dca0      	bgt.n	8007576 <_vfprintf_r+0x1126>
 8007634:	3408      	adds	r4, #8
 8007636:	e7a9      	b.n	800758c <_vfprintf_r+0x113c>
 8007638:	2e06      	cmp	r6, #6
 800763a:	4633      	mov	r3, r6
 800763c:	bf28      	it	cs
 800763e:	2306      	movcs	r3, #6
 8007640:	9307      	str	r3, [sp, #28]
 8007642:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007646:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 800764a:	9303      	str	r3, [sp, #12]
 800764c:	4b39      	ldr	r3, [pc, #228]	; (8007734 <_vfprintf_r+0x12e4>)
 800764e:	9708      	str	r7, [sp, #32]
 8007650:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 8007654:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 8007658:	930a      	str	r3, [sp, #40]	; 0x28
 800765a:	f7ff b857 	b.w	800670c <_vfprintf_r+0x2bc>
 800765e:	4640      	mov	r0, r8
 8007660:	4649      	mov	r1, r9
 8007662:	aa1f      	add	r2, sp, #124	; 0x7c
 8007664:	f002 ff9e 	bl	800a5a4 <__sprint_r>
 8007668:	2800      	cmp	r0, #0
 800766a:	f47e aff1 	bne.w	8006650 <_vfprintf_r+0x200>
 800766e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007670:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007672:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007676:	1ad3      	subs	r3, r2, r3
 8007678:	ac2c      	add	r4, sp, #176	; 0xb0
 800767a:	e58b      	b.n	8007194 <_vfprintf_r+0xd44>
 800767c:	1cdf      	adds	r7, r3, #3
 800767e:	db22      	blt.n	80076c6 <_vfprintf_r+0x1276>
 8007680:	459b      	cmp	fp, r3
 8007682:	db20      	blt.n	80076c6 <_vfprintf_r+0x1276>
 8007684:	930c      	str	r3, [sp, #48]	; 0x30
 8007686:	2567      	movs	r5, #103	; 0x67
 8007688:	e67c      	b.n	8007384 <_vfprintf_r+0xf34>
 800768a:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800768e:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 8007692:	f7ff ba10 	b.w	8006ab6 <_vfprintf_r+0x666>
 8007696:	9303      	str	r3, [sp, #12]
 8007698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800769a:	9302      	str	r3, [sp, #8]
 800769c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80076a0:	2300      	movs	r3, #0
 80076a2:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 80076a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80076a8:	f7ff b833 	b.w	8006712 <_vfprintf_r+0x2c2>
 80076ac:	4633      	mov	r3, r6
 80076ae:	e65a      	b.n	8007366 <_vfprintf_r+0xf16>
 80076b0:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
 80076b4:	900b      	str	r0, [sp, #44]	; 0x2c
 80076b6:	9708      	str	r7, [sp, #32]
 80076b8:	900c      	str	r0, [sp, #48]	; 0x30
 80076ba:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 80076be:	9303      	str	r3, [sp, #12]
 80076c0:	9607      	str	r6, [sp, #28]
 80076c2:	f7ff b823 	b.w	800670c <_vfprintf_r+0x2bc>
 80076c6:	3d02      	subs	r5, #2
 80076c8:	3b01      	subs	r3, #1
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	9319      	str	r3, [sp, #100]	; 0x64
 80076ce:	bfba      	itte	lt
 80076d0:	425b      	neglt	r3, r3
 80076d2:	222d      	movlt	r2, #45	; 0x2d
 80076d4:	222b      	movge	r2, #43	; 0x2b
 80076d6:	2b09      	cmp	r3, #9
 80076d8:	f88d 506c 	strb.w	r5, [sp, #108]	; 0x6c
 80076dc:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80076e0:	f340 8098 	ble.w	8007814 <_vfprintf_r+0x13c4>
 80076e4:	f10d 067b 	add.w	r6, sp, #123	; 0x7b
 80076e8:	4630      	mov	r0, r6
 80076ea:	4a13      	ldr	r2, [pc, #76]	; (8007738 <_vfprintf_r+0x12e8>)
 80076ec:	fb82 2103 	smull	r2, r1, r2, r3
 80076f0:	17da      	asrs	r2, r3, #31
 80076f2:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 80076f6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80076fa:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 80076fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007702:	2a09      	cmp	r2, #9
 8007704:	4613      	mov	r3, r2
 8007706:	f800 1d01 	strb.w	r1, [r0, #-1]!
 800770a:	dcee      	bgt.n	80076ea <_vfprintf_r+0x129a>
 800770c:	4602      	mov	r2, r0
 800770e:	3330      	adds	r3, #48	; 0x30
 8007710:	b2d9      	uxtb	r1, r3
 8007712:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8007716:	4296      	cmp	r6, r2
 8007718:	f240 80a9 	bls.w	800786e <_vfprintf_r+0x141e>
 800771c:	f10d 026e 	add.w	r2, sp, #110	; 0x6e
 8007720:	4603      	mov	r3, r0
 8007722:	e00d      	b.n	8007740 <_vfprintf_r+0x12f0>
 8007724:	08019fec 	.word	0x08019fec
 8007728:	08019f9c 	.word	0x08019f9c
 800772c:	08019fb8 	.word	0x08019fb8
 8007730:	08019fb4 	.word	0x08019fb4
 8007734:	08019fe4 	.word	0x08019fe4
 8007738:	66666667 	.word	0x66666667
 800773c:	f813 1b01 	ldrb.w	r1, [r3], #1
 8007740:	f802 1b01 	strb.w	r1, [r2], #1
 8007744:	42b3      	cmp	r3, r6
 8007746:	d1f9      	bne.n	800773c <_vfprintf_r+0x12ec>
 8007748:	ab1f      	add	r3, sp, #124	; 0x7c
 800774a:	1a1b      	subs	r3, r3, r0
 800774c:	f10d 026e 	add.w	r2, sp, #110	; 0x6e
 8007750:	4413      	add	r3, r2
 8007752:	aa1b      	add	r2, sp, #108	; 0x6c
 8007754:	1a9b      	subs	r3, r3, r2
 8007756:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007758:	9313      	str	r3, [sp, #76]	; 0x4c
 800775a:	2a01      	cmp	r2, #1
 800775c:	4413      	add	r3, r2
 800775e:	9307      	str	r3, [sp, #28]
 8007760:	dd69      	ble.n	8007836 <_vfprintf_r+0x13e6>
 8007762:	9b07      	ldr	r3, [sp, #28]
 8007764:	2200      	movs	r2, #0
 8007766:	3301      	adds	r3, #1
 8007768:	9307      	str	r3, [sp, #28]
 800776a:	920c      	str	r2, [sp, #48]	; 0x30
 800776c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007770:	e614      	b.n	800739c <_vfprintf_r+0xf4c>
 8007772:	4640      	mov	r0, r8
 8007774:	4649      	mov	r1, r9
 8007776:	aa1f      	add	r2, sp, #124	; 0x7c
 8007778:	f002 ff14 	bl	800a5a4 <__sprint_r>
 800777c:	2800      	cmp	r0, #0
 800777e:	f47e af67 	bne.w	8006650 <_vfprintf_r+0x200>
 8007782:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8007784:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007786:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007788:	ac2c      	add	r4, sp, #176	; 0xb0
 800778a:	e68c      	b.n	80074a6 <_vfprintf_r+0x1056>
 800778c:	f04f 0b06 	mov.w	fp, #6
 8007790:	e5a4      	b.n	80072dc <_vfprintf_r+0xe8c>
 8007792:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007794:	2b00      	cmp	r3, #0
 8007796:	bfd8      	it	le
 8007798:	f1c3 0602 	rsble	r6, r3, #2
 800779c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800779e:	bfc8      	it	gt
 80077a0:	2601      	movgt	r6, #1
 80077a2:	18f3      	adds	r3, r6, r3
 80077a4:	9307      	str	r3, [sp, #28]
 80077a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80077aa:	e5f7      	b.n	800739c <_vfprintf_r+0xf4c>
 80077ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80077b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077b4:	9014      	str	r0, [sp, #80]	; 0x50
 80077b6:	9315      	str	r3, [sp, #84]	; 0x54
 80077b8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 80077bc:	e59c      	b.n	80072f8 <_vfprintf_r+0xea8>
 80077be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80077c0:	e5d1      	b.n	8007366 <_vfprintf_r+0xf16>
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	dd2e      	ble.n	8007824 <_vfprintf_r+0x13d4>
 80077c6:	f1bb 0f00 	cmp.w	fp, #0
 80077ca:	d107      	bne.n	80077dc <_vfprintf_r+0x138c>
 80077cc:	9b02      	ldr	r3, [sp, #8]
 80077ce:	07de      	lsls	r6, r3, #31
 80077d0:	d404      	bmi.n	80077dc <_vfprintf_r+0x138c>
 80077d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80077d4:	9207      	str	r2, [sp, #28]
 80077d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80077da:	e5df      	b.n	800739c <_vfprintf_r+0xf4c>
 80077dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077de:	f10b 0601 	add.w	r6, fp, #1
 80077e2:	4433      	add	r3, r6
 80077e4:	9307      	str	r3, [sp, #28]
 80077e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80077ea:	e5d7      	b.n	800739c <_vfprintf_r+0xf4c>
 80077ec:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 80077f0:	2200      	movs	r2, #0
 80077f2:	2300      	movs	r3, #0
 80077f4:	f7f9 fa2a 	bl	8000c4c <__aeabi_dcmpeq>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	f47f aef7 	bne.w	80075ec <_vfprintf_r+0x119c>
 80077fe:	f1c7 0701 	rsb	r7, r7, #1
 8007802:	9719      	str	r7, [sp, #100]	; 0x64
 8007804:	443e      	add	r6, r7
 8007806:	e59b      	b.n	8007340 <_vfprintf_r+0xef0>
 8007808:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800780a:	3301      	adds	r3, #1
 800780c:	9307      	str	r3, [sp, #28]
 800780e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007812:	e5c3      	b.n	800739c <_vfprintf_r+0xf4c>
 8007814:	3330      	adds	r3, #48	; 0x30
 8007816:	2230      	movs	r2, #48	; 0x30
 8007818:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800781c:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8007820:	ab1c      	add	r3, sp, #112	; 0x70
 8007822:	e796      	b.n	8007752 <_vfprintf_r+0x1302>
 8007824:	f1bb 0f00 	cmp.w	fp, #0
 8007828:	d11b      	bne.n	8007862 <_vfprintf_r+0x1412>
 800782a:	9b02      	ldr	r3, [sp, #8]
 800782c:	07d8      	lsls	r0, r3, #31
 800782e:	d418      	bmi.n	8007862 <_vfprintf_r+0x1412>
 8007830:	2301      	movs	r3, #1
 8007832:	9307      	str	r3, [sp, #28]
 8007834:	e5b2      	b.n	800739c <_vfprintf_r+0xf4c>
 8007836:	9b02      	ldr	r3, [sp, #8]
 8007838:	f013 0301 	ands.w	r3, r3, #1
 800783c:	d191      	bne.n	8007762 <_vfprintf_r+0x1312>
 800783e:	930c      	str	r3, [sp, #48]	; 0x30
 8007840:	9b07      	ldr	r3, [sp, #28]
 8007842:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007846:	e5a9      	b.n	800739c <_vfprintf_r+0xf4c>
 8007848:	9d08      	ldr	r5, [sp, #32]
 800784a:	682e      	ldr	r6, [r5, #0]
 800784c:	4628      	mov	r0, r5
 800784e:	3004      	adds	r0, #4
 8007850:	2e00      	cmp	r6, #0
 8007852:	785d      	ldrb	r5, [r3, #1]
 8007854:	9008      	str	r0, [sp, #32]
 8007856:	f6be ae6c 	bge.w	8006532 <_vfprintf_r+0xe2>
 800785a:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800785e:	f7fe be68 	b.w	8006532 <_vfprintf_r+0xe2>
 8007862:	f10b 0302 	add.w	r3, fp, #2
 8007866:	9307      	str	r3, [sp, #28]
 8007868:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800786c:	e596      	b.n	800739c <_vfprintf_r+0xf4c>
 800786e:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8007872:	e76e      	b.n	8007752 <_vfprintf_r+0x1302>
 8007874:	f3af 8000 	nop.w

08007878 <__sbprintf>:
 8007878:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 800787c:	460c      	mov	r4, r1
 800787e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 8007882:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8007886:	69e7      	ldr	r7, [r4, #28]
 8007888:	6e49      	ldr	r1, [r1, #100]	; 0x64
 800788a:	f8b4 900e 	ldrh.w	r9, [r4, #14]
 800788e:	9119      	str	r1, [sp, #100]	; 0x64
 8007890:	ad1a      	add	r5, sp, #104	; 0x68
 8007892:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8007896:	f02e 0e02 	bic.w	lr, lr, #2
 800789a:	f04f 0c00 	mov.w	ip, #0
 800789e:	9707      	str	r7, [sp, #28]
 80078a0:	4669      	mov	r1, sp
 80078a2:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80078a4:	9500      	str	r5, [sp, #0]
 80078a6:	9504      	str	r5, [sp, #16]
 80078a8:	9602      	str	r6, [sp, #8]
 80078aa:	9605      	str	r6, [sp, #20]
 80078ac:	f8ad e00c 	strh.w	lr, [sp, #12]
 80078b0:	f8ad 900e 	strh.w	r9, [sp, #14]
 80078b4:	9709      	str	r7, [sp, #36]	; 0x24
 80078b6:	f8cd c018 	str.w	ip, [sp, #24]
 80078ba:	4606      	mov	r6, r0
 80078bc:	f7fe fdc8 	bl	8006450 <_vfprintf_r>
 80078c0:	1e05      	subs	r5, r0, #0
 80078c2:	db07      	blt.n	80078d4 <__sbprintf+0x5c>
 80078c4:	4630      	mov	r0, r6
 80078c6:	4669      	mov	r1, sp
 80078c8:	f001 f964 	bl	8008b94 <_fflush_r>
 80078cc:	2800      	cmp	r0, #0
 80078ce:	bf18      	it	ne
 80078d0:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 80078d4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80078d8:	065b      	lsls	r3, r3, #25
 80078da:	d503      	bpl.n	80078e4 <__sbprintf+0x6c>
 80078dc:	89a3      	ldrh	r3, [r4, #12]
 80078de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078e2:	81a3      	strh	r3, [r4, #12]
 80078e4:	4628      	mov	r0, r5
 80078e6:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 80078ea:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 80078ee:	bf00      	nop

080078f0 <__swsetup_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	4b2f      	ldr	r3, [pc, #188]	; (80079b0 <__swsetup_r+0xc0>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4605      	mov	r5, r0
 80078f8:	460c      	mov	r4, r1
 80078fa:	b113      	cbz	r3, 8007902 <__swsetup_r+0x12>
 80078fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078fe:	2a00      	cmp	r2, #0
 8007900:	d036      	beq.n	8007970 <__swsetup_r+0x80>
 8007902:	89a2      	ldrh	r2, [r4, #12]
 8007904:	b293      	uxth	r3, r2
 8007906:	0718      	lsls	r0, r3, #28
 8007908:	d50c      	bpl.n	8007924 <__swsetup_r+0x34>
 800790a:	6920      	ldr	r0, [r4, #16]
 800790c:	b1a8      	cbz	r0, 800793a <__swsetup_r+0x4a>
 800790e:	f013 0201 	ands.w	r2, r3, #1
 8007912:	d01e      	beq.n	8007952 <__swsetup_r+0x62>
 8007914:	6963      	ldr	r3, [r4, #20]
 8007916:	2200      	movs	r2, #0
 8007918:	425b      	negs	r3, r3
 800791a:	61a3      	str	r3, [r4, #24]
 800791c:	60a2      	str	r2, [r4, #8]
 800791e:	b1f0      	cbz	r0, 800795e <__swsetup_r+0x6e>
 8007920:	2000      	movs	r0, #0
 8007922:	bd38      	pop	{r3, r4, r5, pc}
 8007924:	06d9      	lsls	r1, r3, #27
 8007926:	d53b      	bpl.n	80079a0 <__swsetup_r+0xb0>
 8007928:	0758      	lsls	r0, r3, #29
 800792a:	d425      	bmi.n	8007978 <__swsetup_r+0x88>
 800792c:	6920      	ldr	r0, [r4, #16]
 800792e:	f042 0308 	orr.w	r3, r2, #8
 8007932:	81a3      	strh	r3, [r4, #12]
 8007934:	b29b      	uxth	r3, r3
 8007936:	2800      	cmp	r0, #0
 8007938:	d1e9      	bne.n	800790e <__swsetup_r+0x1e>
 800793a:	f403 7220 	and.w	r2, r3, #640	; 0x280
 800793e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8007942:	d0e4      	beq.n	800790e <__swsetup_r+0x1e>
 8007944:	4628      	mov	r0, r5
 8007946:	4621      	mov	r1, r4
 8007948:	f001 fcac 	bl	80092a4 <__smakebuf_r>
 800794c:	89a3      	ldrh	r3, [r4, #12]
 800794e:	6920      	ldr	r0, [r4, #16]
 8007950:	e7dd      	b.n	800790e <__swsetup_r+0x1e>
 8007952:	0799      	lsls	r1, r3, #30
 8007954:	bf58      	it	pl
 8007956:	6962      	ldrpl	r2, [r4, #20]
 8007958:	60a2      	str	r2, [r4, #8]
 800795a:	2800      	cmp	r0, #0
 800795c:	d1e0      	bne.n	8007920 <__swsetup_r+0x30>
 800795e:	89a3      	ldrh	r3, [r4, #12]
 8007960:	061a      	lsls	r2, r3, #24
 8007962:	d5de      	bpl.n	8007922 <__swsetup_r+0x32>
 8007964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007968:	81a3      	strh	r3, [r4, #12]
 800796a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800796e:	bd38      	pop	{r3, r4, r5, pc}
 8007970:	4618      	mov	r0, r3
 8007972:	f001 f9a3 	bl	8008cbc <__sinit>
 8007976:	e7c4      	b.n	8007902 <__swsetup_r+0x12>
 8007978:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800797a:	b149      	cbz	r1, 8007990 <__swsetup_r+0xa0>
 800797c:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007980:	4299      	cmp	r1, r3
 8007982:	d003      	beq.n	800798c <__swsetup_r+0x9c>
 8007984:	4628      	mov	r0, r5
 8007986:	f001 f9f1 	bl	8008d6c <_free_r>
 800798a:	89a2      	ldrh	r2, [r4, #12]
 800798c:	2300      	movs	r3, #0
 800798e:	6323      	str	r3, [r4, #48]	; 0x30
 8007990:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 8007994:	2300      	movs	r3, #0
 8007996:	6920      	ldr	r0, [r4, #16]
 8007998:	6063      	str	r3, [r4, #4]
 800799a:	b292      	uxth	r2, r2
 800799c:	6020      	str	r0, [r4, #0]
 800799e:	e7c6      	b.n	800792e <__swsetup_r+0x3e>
 80079a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079a4:	2309      	movs	r3, #9
 80079a6:	602b      	str	r3, [r5, #0]
 80079a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079ac:	81a2      	strh	r2, [r4, #12]
 80079ae:	bd38      	pop	{r3, r4, r5, pc}
 80079b0:	20000630 	.word	0x20000630

080079b4 <__register_exitproc>:
 80079b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079b8:	4c25      	ldr	r4, [pc, #148]	; (8007a50 <__register_exitproc+0x9c>)
 80079ba:	6825      	ldr	r5, [r4, #0]
 80079bc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80079c0:	4606      	mov	r6, r0
 80079c2:	4688      	mov	r8, r1
 80079c4:	4692      	mov	sl, r2
 80079c6:	4699      	mov	r9, r3
 80079c8:	b3cc      	cbz	r4, 8007a3e <__register_exitproc+0x8a>
 80079ca:	6860      	ldr	r0, [r4, #4]
 80079cc:	281f      	cmp	r0, #31
 80079ce:	dc18      	bgt.n	8007a02 <__register_exitproc+0x4e>
 80079d0:	1c43      	adds	r3, r0, #1
 80079d2:	b17e      	cbz	r6, 80079f4 <__register_exitproc+0x40>
 80079d4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80079d8:	2101      	movs	r1, #1
 80079da:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 80079de:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
 80079e2:	fa01 f200 	lsl.w	r2, r1, r0
 80079e6:	4317      	orrs	r7, r2
 80079e8:	2e02      	cmp	r6, #2
 80079ea:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 80079ee:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 80079f2:	d01e      	beq.n	8007a32 <__register_exitproc+0x7e>
 80079f4:	3002      	adds	r0, #2
 80079f6:	6063      	str	r3, [r4, #4]
 80079f8:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 80079fc:	2000      	movs	r0, #0
 80079fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a02:	4b14      	ldr	r3, [pc, #80]	; (8007a54 <__register_exitproc+0xa0>)
 8007a04:	b303      	cbz	r3, 8007a48 <__register_exitproc+0x94>
 8007a06:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8007a0a:	f001 fcbb 	bl	8009384 <malloc>
 8007a0e:	4604      	mov	r4, r0
 8007a10:	b1d0      	cbz	r0, 8007a48 <__register_exitproc+0x94>
 8007a12:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8007a16:	2700      	movs	r7, #0
 8007a18:	e880 0088 	stmia.w	r0, {r3, r7}
 8007a1c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8007a20:	4638      	mov	r0, r7
 8007a22:	2301      	movs	r3, #1
 8007a24:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8007a28:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 8007a2c:	2e00      	cmp	r6, #0
 8007a2e:	d0e1      	beq.n	80079f4 <__register_exitproc+0x40>
 8007a30:	e7d0      	b.n	80079d4 <__register_exitproc+0x20>
 8007a32:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 8007a36:	430a      	orrs	r2, r1
 8007a38:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 8007a3c:	e7da      	b.n	80079f4 <__register_exitproc+0x40>
 8007a3e:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 8007a42:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8007a46:	e7c0      	b.n	80079ca <__register_exitproc+0x16>
 8007a48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a50:	08019f94 	.word	0x08019f94
 8007a54:	08009385 	.word	0x08009385

08007a58 <register_fini>:
 8007a58:	4b02      	ldr	r3, [pc, #8]	; (8007a64 <register_fini+0xc>)
 8007a5a:	b113      	cbz	r3, 8007a62 <register_fini+0xa>
 8007a5c:	4802      	ldr	r0, [pc, #8]	; (8007a68 <register_fini+0x10>)
 8007a5e:	f7fe ba01 	b.w	8005e64 <atexit>
 8007a62:	4770      	bx	lr
 8007a64:	00000000 	.word	0x00000000
 8007a68:	08005e7d 	.word	0x08005e7d

08007a6c <quorem>:
 8007a6c:	6902      	ldr	r2, [r0, #16]
 8007a6e:	690b      	ldr	r3, [r1, #16]
 8007a70:	4293      	cmp	r3, r2
 8007a72:	f300 808f 	bgt.w	8007b94 <quorem+0x128>
 8007a76:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a7a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8007a7e:	f101 0714 	add.w	r7, r1, #20
 8007a82:	f100 0b14 	add.w	fp, r0, #20
 8007a86:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 8007a8a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 8007a8e:	ea4f 0488 	mov.w	r4, r8, lsl #2
 8007a92:	b083      	sub	sp, #12
 8007a94:	3201      	adds	r2, #1
 8007a96:	fbb3 f9f2 	udiv	r9, r3, r2
 8007a9a:	eb0b 0304 	add.w	r3, fp, r4
 8007a9e:	9400      	str	r4, [sp, #0]
 8007aa0:	eb07 0a04 	add.w	sl, r7, r4
 8007aa4:	9301      	str	r3, [sp, #4]
 8007aa6:	f1b9 0f00 	cmp.w	r9, #0
 8007aaa:	d03b      	beq.n	8007b24 <quorem+0xb8>
 8007aac:	2600      	movs	r6, #0
 8007aae:	4632      	mov	r2, r6
 8007ab0:	46bc      	mov	ip, r7
 8007ab2:	46de      	mov	lr, fp
 8007ab4:	4634      	mov	r4, r6
 8007ab6:	f85c 6b04 	ldr.w	r6, [ip], #4
 8007aba:	f8de 5000 	ldr.w	r5, [lr]
 8007abe:	b2b3      	uxth	r3, r6
 8007ac0:	0c36      	lsrs	r6, r6, #16
 8007ac2:	fb03 4409 	mla	r4, r3, r9, r4
 8007ac6:	fb06 f609 	mul.w	r6, r6, r9
 8007aca:	eb06 4614 	add.w	r6, r6, r4, lsr #16
 8007ace:	b2a3      	uxth	r3, r4
 8007ad0:	1ad3      	subs	r3, r2, r3
 8007ad2:	b2b4      	uxth	r4, r6
 8007ad4:	fa13 f385 	uxtah	r3, r3, r5
 8007ad8:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
 8007adc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007ae6:	45e2      	cmp	sl, ip
 8007ae8:	ea4f 4224 	mov.w	r2, r4, asr #16
 8007aec:	f84e 3b04 	str.w	r3, [lr], #4
 8007af0:	ea4f 4416 	mov.w	r4, r6, lsr #16
 8007af4:	d2df      	bcs.n	8007ab6 <quorem+0x4a>
 8007af6:	9b00      	ldr	r3, [sp, #0]
 8007af8:	f85b 3003 	ldr.w	r3, [fp, r3]
 8007afc:	b993      	cbnz	r3, 8007b24 <quorem+0xb8>
 8007afe:	9c01      	ldr	r4, [sp, #4]
 8007b00:	1f23      	subs	r3, r4, #4
 8007b02:	459b      	cmp	fp, r3
 8007b04:	d20c      	bcs.n	8007b20 <quorem+0xb4>
 8007b06:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007b0a:	b94b      	cbnz	r3, 8007b20 <quorem+0xb4>
 8007b0c:	f1a4 0308 	sub.w	r3, r4, #8
 8007b10:	e002      	b.n	8007b18 <quorem+0xac>
 8007b12:	681a      	ldr	r2, [r3, #0]
 8007b14:	3b04      	subs	r3, #4
 8007b16:	b91a      	cbnz	r2, 8007b20 <quorem+0xb4>
 8007b18:	459b      	cmp	fp, r3
 8007b1a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8007b1e:	d3f8      	bcc.n	8007b12 <quorem+0xa6>
 8007b20:	f8c0 8010 	str.w	r8, [r0, #16]
 8007b24:	4604      	mov	r4, r0
 8007b26:	f002 f983 	bl	8009e30 <__mcmp>
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	db2e      	blt.n	8007b8c <quorem+0x120>
 8007b2e:	f109 0901 	add.w	r9, r9, #1
 8007b32:	465d      	mov	r5, fp
 8007b34:	2300      	movs	r3, #0
 8007b36:	f857 1b04 	ldr.w	r1, [r7], #4
 8007b3a:	6828      	ldr	r0, [r5, #0]
 8007b3c:	b28a      	uxth	r2, r1
 8007b3e:	1a9a      	subs	r2, r3, r2
 8007b40:	0c09      	lsrs	r1, r1, #16
 8007b42:	fa12 f280 	uxtah	r2, r2, r0
 8007b46:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 8007b4a:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8007b4e:	b291      	uxth	r1, r2
 8007b50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007b54:	45ba      	cmp	sl, r7
 8007b56:	f845 1b04 	str.w	r1, [r5], #4
 8007b5a:	ea4f 4323 	mov.w	r3, r3, asr #16
 8007b5e:	d2ea      	bcs.n	8007b36 <quorem+0xca>
 8007b60:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 8007b64:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 8007b68:	b982      	cbnz	r2, 8007b8c <quorem+0x120>
 8007b6a:	1f1a      	subs	r2, r3, #4
 8007b6c:	4593      	cmp	fp, r2
 8007b6e:	d20b      	bcs.n	8007b88 <quorem+0x11c>
 8007b70:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8007b74:	b942      	cbnz	r2, 8007b88 <quorem+0x11c>
 8007b76:	3b08      	subs	r3, #8
 8007b78:	e002      	b.n	8007b80 <quorem+0x114>
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	3b04      	subs	r3, #4
 8007b7e:	b91a      	cbnz	r2, 8007b88 <quorem+0x11c>
 8007b80:	459b      	cmp	fp, r3
 8007b82:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8007b86:	d3f8      	bcc.n	8007b7a <quorem+0x10e>
 8007b88:	f8c4 8010 	str.w	r8, [r4, #16]
 8007b8c:	4648      	mov	r0, r9
 8007b8e:	b003      	add	sp, #12
 8007b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b94:	2000      	movs	r0, #0
 8007b96:	4770      	bx	lr

08007b98 <_dtoa_r>:
 8007b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b9c:	b099      	sub	sp, #100	; 0x64
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	9103      	str	r1, [sp, #12]
 8007ba2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007ba4:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8007ba6:	9304      	str	r3, [sp, #16]
 8007ba8:	4692      	mov	sl, r2
 8007baa:	ed8d 0b00 	vstr	d0, [sp]
 8007bae:	b141      	cbz	r1, 8007bc2 <_dtoa_r+0x2a>
 8007bb0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007bb2:	604a      	str	r2, [r1, #4]
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	4093      	lsls	r3, r2
 8007bb8:	608b      	str	r3, [r1, #8]
 8007bba:	f001 ff55 	bl	8009a68 <_Bfree>
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	6423      	str	r3, [r4, #64]	; 0x40
 8007bc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	4699      	mov	r9, r3
 8007bca:	db36      	blt.n	8007c3a <_dtoa_r+0xa2>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	602b      	str	r3, [r5, #0]
 8007bd0:	4ba5      	ldr	r3, [pc, #660]	; (8007e68 <_dtoa_r+0x2d0>)
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	ea09 0303 	and.w	r3, r9, r3
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d017      	beq.n	8007c0c <_dtoa_r+0x74>
 8007bdc:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007be0:	2200      	movs	r2, #0
 8007be2:	2300      	movs	r3, #0
 8007be4:	4630      	mov	r0, r6
 8007be6:	4639      	mov	r1, r7
 8007be8:	f7f9 f830 	bl	8000c4c <__aeabi_dcmpeq>
 8007bec:	4680      	mov	r8, r0
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	d02b      	beq.n	8007c4a <_dtoa_r+0xb2>
 8007bf2:	9a04      	ldr	r2, [sp, #16]
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	6013      	str	r3, [r2, #0]
 8007bf8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	f000 80cc 	beq.w	8007d98 <_dtoa_r+0x200>
 8007c00:	489a      	ldr	r0, [pc, #616]	; (8007e6c <_dtoa_r+0x2d4>)
 8007c02:	6018      	str	r0, [r3, #0]
 8007c04:	3801      	subs	r0, #1
 8007c06:	b019      	add	sp, #100	; 0x64
 8007c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c0c:	9a04      	ldr	r2, [sp, #16]
 8007c0e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c12:	6013      	str	r3, [r2, #0]
 8007c14:	9b00      	ldr	r3, [sp, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	f000 80a7 	beq.w	8007d6a <_dtoa_r+0x1d2>
 8007c1c:	4894      	ldr	r0, [pc, #592]	; (8007e70 <_dtoa_r+0x2d8>)
 8007c1e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d0f0      	beq.n	8007c06 <_dtoa_r+0x6e>
 8007c24:	78c3      	ldrb	r3, [r0, #3]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	f000 80b8 	beq.w	8007d9c <_dtoa_r+0x204>
 8007c2c:	f100 0308 	add.w	r3, r0, #8
 8007c30:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007c32:	6013      	str	r3, [r2, #0]
 8007c34:	b019      	add	sp, #100	; 0x64
 8007c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c3a:	9a01      	ldr	r2, [sp, #4]
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
 8007c42:	602b      	str	r3, [r5, #0]
 8007c44:	f8cd 9004 	str.w	r9, [sp, #4]
 8007c48:	e7c2      	b.n	8007bd0 <_dtoa_r+0x38>
 8007c4a:	4620      	mov	r0, r4
 8007c4c:	ec47 6b10 	vmov	d0, r6, r7
 8007c50:	a917      	add	r1, sp, #92	; 0x5c
 8007c52:	aa16      	add	r2, sp, #88	; 0x58
 8007c54:	f002 f97a 	bl	8009f4c <__d2b>
 8007c58:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8007c5c:	4683      	mov	fp, r0
 8007c5e:	f040 808d 	bne.w	8007d7c <_dtoa_r+0x1e4>
 8007c62:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007c66:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8007c68:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8007c6c:	4445      	add	r5, r8
 8007c6e:	429d      	cmp	r5, r3
 8007c70:	f2c0 829e 	blt.w	80081b0 <_dtoa_r+0x618>
 8007c74:	4a7f      	ldr	r2, [pc, #508]	; (8007e74 <_dtoa_r+0x2dc>)
 8007c76:	1b52      	subs	r2, r2, r5
 8007c78:	fa09 f902 	lsl.w	r9, r9, r2
 8007c7c:	9a00      	ldr	r2, [sp, #0]
 8007c7e:	f205 4312 	addw	r3, r5, #1042	; 0x412
 8007c82:	fa22 f003 	lsr.w	r0, r2, r3
 8007c86:	ea49 0000 	orr.w	r0, r9, r0
 8007c8a:	f7f8 fd01 	bl	8000690 <__aeabi_ui2d>
 8007c8e:	2301      	movs	r3, #1
 8007c90:	3d01      	subs	r5, #1
 8007c92:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007c96:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c98:	2200      	movs	r2, #0
 8007c9a:	4b77      	ldr	r3, [pc, #476]	; (8007e78 <_dtoa_r+0x2e0>)
 8007c9c:	f7f8 fbba 	bl	8000414 <__aeabi_dsub>
 8007ca0:	a36b      	add	r3, pc, #428	; (adr r3, 8007e50 <_dtoa_r+0x2b8>)
 8007ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca6:	f7f8 fd69 	bl	800077c <__aeabi_dmul>
 8007caa:	a36b      	add	r3, pc, #428	; (adr r3, 8007e58 <_dtoa_r+0x2c0>)
 8007cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb0:	f7f8 fbb2 	bl	8000418 <__adddf3>
 8007cb4:	4606      	mov	r6, r0
 8007cb6:	4628      	mov	r0, r5
 8007cb8:	460f      	mov	r7, r1
 8007cba:	f7f8 fcf9 	bl	80006b0 <__aeabi_i2d>
 8007cbe:	a368      	add	r3, pc, #416	; (adr r3, 8007e60 <_dtoa_r+0x2c8>)
 8007cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc4:	f7f8 fd5a 	bl	800077c <__aeabi_dmul>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	460b      	mov	r3, r1
 8007ccc:	4630      	mov	r0, r6
 8007cce:	4639      	mov	r1, r7
 8007cd0:	f7f8 fba2 	bl	8000418 <__adddf3>
 8007cd4:	4606      	mov	r6, r0
 8007cd6:	460f      	mov	r7, r1
 8007cd8:	f7f8 ffea 	bl	8000cb0 <__aeabi_d2iz>
 8007cdc:	4639      	mov	r1, r7
 8007cde:	9005      	str	r0, [sp, #20]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	4630      	mov	r0, r6
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	f7f8 ffbb 	bl	8000c60 <__aeabi_dcmplt>
 8007cea:	2800      	cmp	r0, #0
 8007cec:	f040 81ab 	bne.w	8008046 <_dtoa_r+0x4ae>
 8007cf0:	9b05      	ldr	r3, [sp, #20]
 8007cf2:	2b16      	cmp	r3, #22
 8007cf4:	f200 81a4 	bhi.w	8008040 <_dtoa_r+0x4a8>
 8007cf8:	9a05      	ldr	r2, [sp, #20]
 8007cfa:	4b60      	ldr	r3, [pc, #384]	; (8007e7c <_dtoa_r+0x2e4>)
 8007cfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d00:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007d04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d08:	f7f8 ffc8 	bl	8000c9c <__aeabi_dcmpgt>
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	f000 8255 	beq.w	80081bc <_dtoa_r+0x624>
 8007d12:	9b05      	ldr	r3, [sp, #20]
 8007d14:	3b01      	subs	r3, #1
 8007d16:	9305      	str	r3, [sp, #20]
 8007d18:	2300      	movs	r3, #0
 8007d1a:	930d      	str	r3, [sp, #52]	; 0x34
 8007d1c:	ebc5 0508 	rsb	r5, r5, r8
 8007d20:	1e6b      	subs	r3, r5, #1
 8007d22:	9306      	str	r3, [sp, #24]
 8007d24:	f100 81a6 	bmi.w	8008074 <_dtoa_r+0x4dc>
 8007d28:	2300      	movs	r3, #0
 8007d2a:	9307      	str	r3, [sp, #28]
 8007d2c:	9b05      	ldr	r3, [sp, #20]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f2c0 8197 	blt.w	8008062 <_dtoa_r+0x4ca>
 8007d34:	9a06      	ldr	r2, [sp, #24]
 8007d36:	930c      	str	r3, [sp, #48]	; 0x30
 8007d38:	4611      	mov	r1, r2
 8007d3a:	4419      	add	r1, r3
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	9106      	str	r1, [sp, #24]
 8007d40:	930a      	str	r3, [sp, #40]	; 0x28
 8007d42:	9b03      	ldr	r3, [sp, #12]
 8007d44:	2b09      	cmp	r3, #9
 8007d46:	d82b      	bhi.n	8007da0 <_dtoa_r+0x208>
 8007d48:	2b05      	cmp	r3, #5
 8007d4a:	f340 8673 	ble.w	8008a34 <_dtoa_r+0xe9c>
 8007d4e:	3b04      	subs	r3, #4
 8007d50:	9303      	str	r3, [sp, #12]
 8007d52:	2700      	movs	r7, #0
 8007d54:	9b03      	ldr	r3, [sp, #12]
 8007d56:	3b02      	subs	r3, #2
 8007d58:	2b03      	cmp	r3, #3
 8007d5a:	f200 8651 	bhi.w	8008a00 <_dtoa_r+0xe68>
 8007d5e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007d62:	03d1      	.short	0x03d1
 8007d64:	02b603c4 	.word	0x02b603c4
 8007d68:	0666      	.short	0x0666
 8007d6a:	4b41      	ldr	r3, [pc, #260]	; (8007e70 <_dtoa_r+0x2d8>)
 8007d6c:	4a44      	ldr	r2, [pc, #272]	; (8007e80 <_dtoa_r+0x2e8>)
 8007d6e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8007d72:	2800      	cmp	r0, #0
 8007d74:	bf14      	ite	ne
 8007d76:	4618      	movne	r0, r3
 8007d78:	4610      	moveq	r0, r2
 8007d7a:	e750      	b.n	8007c1e <_dtoa_r+0x86>
 8007d7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d80:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007d84:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 8007d88:	4630      	mov	r0, r6
 8007d8a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007d8e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007d92:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007d96:	e77f      	b.n	8007c98 <_dtoa_r+0x100>
 8007d98:	483a      	ldr	r0, [pc, #232]	; (8007e84 <_dtoa_r+0x2ec>)
 8007d9a:	e734      	b.n	8007c06 <_dtoa_r+0x6e>
 8007d9c:	1cc3      	adds	r3, r0, #3
 8007d9e:	e747      	b.n	8007c30 <_dtoa_r+0x98>
 8007da0:	2100      	movs	r1, #0
 8007da2:	6461      	str	r1, [r4, #68]	; 0x44
 8007da4:	4620      	mov	r0, r4
 8007da6:	468a      	mov	sl, r1
 8007da8:	9103      	str	r1, [sp, #12]
 8007daa:	f001 fe37 	bl	8009a1c <_Balloc>
 8007dae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007db2:	9308      	str	r3, [sp, #32]
 8007db4:	930e      	str	r3, [sp, #56]	; 0x38
 8007db6:	2301      	movs	r3, #1
 8007db8:	9009      	str	r0, [sp, #36]	; 0x24
 8007dba:	6420      	str	r0, [r4, #64]	; 0x40
 8007dbc:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dbe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f2c0 80d3 	blt.w	8007f6c <_dtoa_r+0x3d4>
 8007dc6:	9a05      	ldr	r2, [sp, #20]
 8007dc8:	2a0e      	cmp	r2, #14
 8007dca:	f300 80cf 	bgt.w	8007f6c <_dtoa_r+0x3d4>
 8007dce:	4b2b      	ldr	r3, [pc, #172]	; (8007e7c <_dtoa_r+0x2e4>)
 8007dd0:	f1ba 0f00 	cmp.w	sl, #0
 8007dd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dd8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ddc:	f2c0 8395 	blt.w	800850a <_dtoa_r+0x972>
 8007de0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007de4:	4642      	mov	r2, r8
 8007de6:	464b      	mov	r3, r9
 8007de8:	4630      	mov	r0, r6
 8007dea:	4639      	mov	r1, r7
 8007dec:	f7f8 fdf0 	bl	80009d0 <__aeabi_ddiv>
 8007df0:	f7f8 ff5e 	bl	8000cb0 <__aeabi_d2iz>
 8007df4:	4682      	mov	sl, r0
 8007df6:	f7f8 fc5b 	bl	80006b0 <__aeabi_i2d>
 8007dfa:	4642      	mov	r2, r8
 8007dfc:	464b      	mov	r3, r9
 8007dfe:	f7f8 fcbd 	bl	800077c <__aeabi_dmul>
 8007e02:	460b      	mov	r3, r1
 8007e04:	4602      	mov	r2, r0
 8007e06:	4639      	mov	r1, r7
 8007e08:	4630      	mov	r0, r6
 8007e0a:	f7f8 fb03 	bl	8000414 <__aeabi_dsub>
 8007e0e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007e10:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 8007e14:	702b      	strb	r3, [r5, #0]
 8007e16:	9b08      	ldr	r3, [sp, #32]
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	4606      	mov	r6, r0
 8007e1c:	460f      	mov	r7, r1
 8007e1e:	f105 0501 	add.w	r5, r5, #1
 8007e22:	d063      	beq.n	8007eec <_dtoa_r+0x354>
 8007e24:	2200      	movs	r2, #0
 8007e26:	4b18      	ldr	r3, [pc, #96]	; (8007e88 <_dtoa_r+0x2f0>)
 8007e28:	f7f8 fca8 	bl	800077c <__aeabi_dmul>
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	2300      	movs	r3, #0
 8007e30:	4606      	mov	r6, r0
 8007e32:	460f      	mov	r7, r1
 8007e34:	f7f8 ff0a 	bl	8000c4c <__aeabi_dcmpeq>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	f040 8084 	bne.w	8007f46 <_dtoa_r+0x3ae>
 8007e3e:	f8cd b000 	str.w	fp, [sp]
 8007e42:	9403      	str	r4, [sp, #12]
 8007e44:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8007e48:	9c08      	ldr	r4, [sp, #32]
 8007e4a:	e02a      	b.n	8007ea2 <_dtoa_r+0x30a>
 8007e4c:	f3af 8000 	nop.w
 8007e50:	636f4361 	.word	0x636f4361
 8007e54:	3fd287a7 	.word	0x3fd287a7
 8007e58:	8b60c8b3 	.word	0x8b60c8b3
 8007e5c:	3fc68a28 	.word	0x3fc68a28
 8007e60:	509f79fb 	.word	0x509f79fb
 8007e64:	3fd34413 	.word	0x3fd34413
 8007e68:	7ff00000 	.word	0x7ff00000
 8007e6c:	08019fed 	.word	0x08019fed
 8007e70:	0801a00c 	.word	0x0801a00c
 8007e74:	fffffc0e 	.word	0xfffffc0e
 8007e78:	3ff80000 	.word	0x3ff80000
 8007e7c:	0801a020 	.word	0x0801a020
 8007e80:	0801a000 	.word	0x0801a000
 8007e84:	08019fec 	.word	0x08019fec
 8007e88:	40240000 	.word	0x40240000
 8007e8c:	f7f8 fc76 	bl	800077c <__aeabi_dmul>
 8007e90:	2200      	movs	r2, #0
 8007e92:	2300      	movs	r3, #0
 8007e94:	4606      	mov	r6, r0
 8007e96:	460f      	mov	r7, r1
 8007e98:	f7f8 fed8 	bl	8000c4c <__aeabi_dcmpeq>
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	f040 83e4 	bne.w	800866a <_dtoa_r+0xad2>
 8007ea2:	4642      	mov	r2, r8
 8007ea4:	464b      	mov	r3, r9
 8007ea6:	4630      	mov	r0, r6
 8007ea8:	4639      	mov	r1, r7
 8007eaa:	f7f8 fd91 	bl	80009d0 <__aeabi_ddiv>
 8007eae:	f7f8 feff 	bl	8000cb0 <__aeabi_d2iz>
 8007eb2:	4682      	mov	sl, r0
 8007eb4:	f7f8 fbfc 	bl	80006b0 <__aeabi_i2d>
 8007eb8:	4642      	mov	r2, r8
 8007eba:	464b      	mov	r3, r9
 8007ebc:	f7f8 fc5e 	bl	800077c <__aeabi_dmul>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	460b      	mov	r3, r1
 8007ec4:	4630      	mov	r0, r6
 8007ec6:	4639      	mov	r1, r7
 8007ec8:	f7f8 faa4 	bl	8000414 <__aeabi_dsub>
 8007ecc:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
 8007ed0:	f805 eb01 	strb.w	lr, [r5], #1
 8007ed4:	ebcb 0e05 	rsb	lr, fp, r5
 8007ed8:	4574      	cmp	r4, lr
 8007eda:	4606      	mov	r6, r0
 8007edc:	460f      	mov	r7, r1
 8007ede:	f04f 0200 	mov.w	r2, #0
 8007ee2:	4bb7      	ldr	r3, [pc, #732]	; (80081c0 <_dtoa_r+0x628>)
 8007ee4:	d1d2      	bne.n	8007e8c <_dtoa_r+0x2f4>
 8007ee6:	f8dd b000 	ldr.w	fp, [sp]
 8007eea:	9c03      	ldr	r4, [sp, #12]
 8007eec:	4632      	mov	r2, r6
 8007eee:	463b      	mov	r3, r7
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	4639      	mov	r1, r7
 8007ef4:	f7f8 fa90 	bl	8000418 <__adddf3>
 8007ef8:	4606      	mov	r6, r0
 8007efa:	460f      	mov	r7, r1
 8007efc:	4640      	mov	r0, r8
 8007efe:	4649      	mov	r1, r9
 8007f00:	4632      	mov	r2, r6
 8007f02:	463b      	mov	r3, r7
 8007f04:	f7f8 feac 	bl	8000c60 <__aeabi_dcmplt>
 8007f08:	b948      	cbnz	r0, 8007f1e <_dtoa_r+0x386>
 8007f0a:	4640      	mov	r0, r8
 8007f0c:	4649      	mov	r1, r9
 8007f0e:	4632      	mov	r2, r6
 8007f10:	463b      	mov	r3, r7
 8007f12:	f7f8 fe9b 	bl	8000c4c <__aeabi_dcmpeq>
 8007f16:	b1b0      	cbz	r0, 8007f46 <_dtoa_r+0x3ae>
 8007f18:	f01a 0f01 	tst.w	sl, #1
 8007f1c:	d013      	beq.n	8007f46 <_dtoa_r+0x3ae>
 8007f1e:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8007f22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007f24:	1e6b      	subs	r3, r5, #1
 8007f26:	e004      	b.n	8007f32 <_dtoa_r+0x39a>
 8007f28:	428b      	cmp	r3, r1
 8007f2a:	f000 8448 	beq.w	80087be <_dtoa_r+0xc26>
 8007f2e:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
 8007f32:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007f36:	f103 0501 	add.w	r5, r3, #1
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	d0f4      	beq.n	8007f28 <_dtoa_r+0x390>
 8007f3e:	f108 0301 	add.w	r3, r8, #1
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	7013      	strb	r3, [r2, #0]
 8007f46:	4620      	mov	r0, r4
 8007f48:	4659      	mov	r1, fp
 8007f4a:	f001 fd8d 	bl	8009a68 <_Bfree>
 8007f4e:	2200      	movs	r2, #0
 8007f50:	9b05      	ldr	r3, [sp, #20]
 8007f52:	702a      	strb	r2, [r5, #0]
 8007f54:	9a04      	ldr	r2, [sp, #16]
 8007f56:	3301      	adds	r3, #1
 8007f58:	6013      	str	r3, [r2, #0]
 8007f5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f000 834b 	beq.w	80085f8 <_dtoa_r+0xa60>
 8007f62:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f64:	601d      	str	r5, [r3, #0]
 8007f66:	b019      	add	sp, #100	; 0x64
 8007f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f6e:	2a00      	cmp	r2, #0
 8007f70:	f000 8085 	beq.w	800807e <_dtoa_r+0x4e6>
 8007f74:	9a03      	ldr	r2, [sp, #12]
 8007f76:	2a01      	cmp	r2, #1
 8007f78:	f340 830a 	ble.w	8008590 <_dtoa_r+0x9f8>
 8007f7c:	9b08      	ldr	r3, [sp, #32]
 8007f7e:	1e5f      	subs	r7, r3, #1
 8007f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f82:	42bb      	cmp	r3, r7
 8007f84:	f2c0 83a6 	blt.w	80086d4 <_dtoa_r+0xb3c>
 8007f88:	1bdf      	subs	r7, r3, r7
 8007f8a:	9b08      	ldr	r3, [sp, #32]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	f2c0 84a4 	blt.w	80088da <_dtoa_r+0xd42>
 8007f92:	9d07      	ldr	r5, [sp, #28]
 8007f94:	9b08      	ldr	r3, [sp, #32]
 8007f96:	9a07      	ldr	r2, [sp, #28]
 8007f98:	441a      	add	r2, r3
 8007f9a:	9207      	str	r2, [sp, #28]
 8007f9c:	9a06      	ldr	r2, [sp, #24]
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	441a      	add	r2, r3
 8007fa2:	2101      	movs	r1, #1
 8007fa4:	9206      	str	r2, [sp, #24]
 8007fa6:	f001 fdf9 	bl	8009b9c <__i2b>
 8007faa:	4606      	mov	r6, r0
 8007fac:	b165      	cbz	r5, 8007fc8 <_dtoa_r+0x430>
 8007fae:	9906      	ldr	r1, [sp, #24]
 8007fb0:	2900      	cmp	r1, #0
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	dd08      	ble.n	8007fc8 <_dtoa_r+0x430>
 8007fb6:	42a9      	cmp	r1, r5
 8007fb8:	9a07      	ldr	r2, [sp, #28]
 8007fba:	bfa8      	it	ge
 8007fbc:	462b      	movge	r3, r5
 8007fbe:	1ad2      	subs	r2, r2, r3
 8007fc0:	1aed      	subs	r5, r5, r3
 8007fc2:	1acb      	subs	r3, r1, r3
 8007fc4:	9207      	str	r2, [sp, #28]
 8007fc6:	9306      	str	r3, [sp, #24]
 8007fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	dd1a      	ble.n	8008004 <_dtoa_r+0x46c>
 8007fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 8378 	beq.w	80086c6 <_dtoa_r+0xb2e>
 8007fd6:	2f00      	cmp	r7, #0
 8007fd8:	dd10      	ble.n	8007ffc <_dtoa_r+0x464>
 8007fda:	4631      	mov	r1, r6
 8007fdc:	463a      	mov	r2, r7
 8007fde:	4620      	mov	r0, r4
 8007fe0:	f001 fe80 	bl	8009ce4 <__pow5mult>
 8007fe4:	4606      	mov	r6, r0
 8007fe6:	465a      	mov	r2, fp
 8007fe8:	4631      	mov	r1, r6
 8007fea:	4620      	mov	r0, r4
 8007fec:	f001 fde0 	bl	8009bb0 <__multiply>
 8007ff0:	4659      	mov	r1, fp
 8007ff2:	4680      	mov	r8, r0
 8007ff4:	4620      	mov	r0, r4
 8007ff6:	f001 fd37 	bl	8009a68 <_Bfree>
 8007ffa:	46c3      	mov	fp, r8
 8007ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ffe:	1bda      	subs	r2, r3, r7
 8008000:	f040 82a5 	bne.w	800854e <_dtoa_r+0x9b6>
 8008004:	4620      	mov	r0, r4
 8008006:	2101      	movs	r1, #1
 8008008:	f001 fdc8 	bl	8009b9c <__i2b>
 800800c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800800e:	2b00      	cmp	r3, #0
 8008010:	4680      	mov	r8, r0
 8008012:	dd38      	ble.n	8008086 <_dtoa_r+0x4ee>
 8008014:	4601      	mov	r1, r0
 8008016:	461a      	mov	r2, r3
 8008018:	4620      	mov	r0, r4
 800801a:	f001 fe63 	bl	8009ce4 <__pow5mult>
 800801e:	9b03      	ldr	r3, [sp, #12]
 8008020:	2b01      	cmp	r3, #1
 8008022:	4680      	mov	r8, r0
 8008024:	f340 8299 	ble.w	800855a <_dtoa_r+0x9c2>
 8008028:	f04f 0900 	mov.w	r9, #0
 800802c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8008030:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8008034:	6918      	ldr	r0, [r3, #16]
 8008036:	f001 fd63 	bl	8009b00 <__hi0bits>
 800803a:	f1c0 0020 	rsb	r0, r0, #32
 800803e:	e02c      	b.n	800809a <_dtoa_r+0x502>
 8008040:	2301      	movs	r3, #1
 8008042:	930d      	str	r3, [sp, #52]	; 0x34
 8008044:	e66a      	b.n	8007d1c <_dtoa_r+0x184>
 8008046:	9805      	ldr	r0, [sp, #20]
 8008048:	f7f8 fb32 	bl	80006b0 <__aeabi_i2d>
 800804c:	4632      	mov	r2, r6
 800804e:	463b      	mov	r3, r7
 8008050:	f7f8 fdfc 	bl	8000c4c <__aeabi_dcmpeq>
 8008054:	2800      	cmp	r0, #0
 8008056:	f47f ae4b 	bne.w	8007cf0 <_dtoa_r+0x158>
 800805a:	9b05      	ldr	r3, [sp, #20]
 800805c:	3b01      	subs	r3, #1
 800805e:	9305      	str	r3, [sp, #20]
 8008060:	e646      	b.n	8007cf0 <_dtoa_r+0x158>
 8008062:	9a07      	ldr	r2, [sp, #28]
 8008064:	9b05      	ldr	r3, [sp, #20]
 8008066:	1ad2      	subs	r2, r2, r3
 8008068:	425b      	negs	r3, r3
 800806a:	930a      	str	r3, [sp, #40]	; 0x28
 800806c:	2300      	movs	r3, #0
 800806e:	9207      	str	r2, [sp, #28]
 8008070:	930c      	str	r3, [sp, #48]	; 0x30
 8008072:	e666      	b.n	8007d42 <_dtoa_r+0x1aa>
 8008074:	425b      	negs	r3, r3
 8008076:	9307      	str	r3, [sp, #28]
 8008078:	2300      	movs	r3, #0
 800807a:	9306      	str	r3, [sp, #24]
 800807c:	e656      	b.n	8007d2c <_dtoa_r+0x194>
 800807e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8008080:	9d07      	ldr	r5, [sp, #28]
 8008082:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008084:	e792      	b.n	8007fac <_dtoa_r+0x414>
 8008086:	9b03      	ldr	r3, [sp, #12]
 8008088:	2b01      	cmp	r3, #1
 800808a:	f340 82b8 	ble.w	80085fe <_dtoa_r+0xa66>
 800808e:	f04f 0900 	mov.w	r9, #0
 8008092:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008094:	2b00      	cmp	r3, #0
 8008096:	d1c9      	bne.n	800802c <_dtoa_r+0x494>
 8008098:	2001      	movs	r0, #1
 800809a:	9b06      	ldr	r3, [sp, #24]
 800809c:	4418      	add	r0, r3
 800809e:	f010 001f 	ands.w	r0, r0, #31
 80080a2:	f000 8083 	beq.w	80081ac <_dtoa_r+0x614>
 80080a6:	f1c0 0320 	rsb	r3, r0, #32
 80080aa:	2b04      	cmp	r3, #4
 80080ac:	f340 84b9 	ble.w	8008a22 <_dtoa_r+0xe8a>
 80080b0:	f1c0 001c 	rsb	r0, r0, #28
 80080b4:	9b07      	ldr	r3, [sp, #28]
 80080b6:	4403      	add	r3, r0
 80080b8:	9307      	str	r3, [sp, #28]
 80080ba:	9b06      	ldr	r3, [sp, #24]
 80080bc:	4403      	add	r3, r0
 80080be:	4405      	add	r5, r0
 80080c0:	9306      	str	r3, [sp, #24]
 80080c2:	9b07      	ldr	r3, [sp, #28]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	dd05      	ble.n	80080d4 <_dtoa_r+0x53c>
 80080c8:	4659      	mov	r1, fp
 80080ca:	461a      	mov	r2, r3
 80080cc:	4620      	mov	r0, r4
 80080ce:	f001 fe59 	bl	8009d84 <__lshift>
 80080d2:	4683      	mov	fp, r0
 80080d4:	9b06      	ldr	r3, [sp, #24]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	dd05      	ble.n	80080e6 <_dtoa_r+0x54e>
 80080da:	4641      	mov	r1, r8
 80080dc:	461a      	mov	r2, r3
 80080de:	4620      	mov	r0, r4
 80080e0:	f001 fe50 	bl	8009d84 <__lshift>
 80080e4:	4680      	mov	r8, r0
 80080e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f040 826a 	bne.w	80085c2 <_dtoa_r+0xa2a>
 80080ee:	9b08      	ldr	r3, [sp, #32]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	f340 8297 	ble.w	8008624 <_dtoa_r+0xa8c>
 80080f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d171      	bne.n	80081e0 <_dtoa_r+0x648>
 80080fc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008100:	9f08      	ldr	r7, [sp, #32]
 8008102:	464d      	mov	r5, r9
 8008104:	e002      	b.n	800810c <_dtoa_r+0x574>
 8008106:	f001 fcb9 	bl	8009a7c <__multadd>
 800810a:	4683      	mov	fp, r0
 800810c:	4641      	mov	r1, r8
 800810e:	4658      	mov	r0, fp
 8008110:	f7ff fcac 	bl	8007a6c <quorem>
 8008114:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 8008118:	f805 cb01 	strb.w	ip, [r5], #1
 800811c:	ebc9 0305 	rsb	r3, r9, r5
 8008120:	42bb      	cmp	r3, r7
 8008122:	4620      	mov	r0, r4
 8008124:	4659      	mov	r1, fp
 8008126:	f04f 020a 	mov.w	r2, #10
 800812a:	f04f 0300 	mov.w	r3, #0
 800812e:	dbea      	blt.n	8008106 <_dtoa_r+0x56e>
 8008130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008132:	9a08      	ldr	r2, [sp, #32]
 8008134:	2a01      	cmp	r2, #1
 8008136:	bfac      	ite	ge
 8008138:	189b      	addge	r3, r3, r2
 800813a:	3301      	addlt	r3, #1
 800813c:	461d      	mov	r5, r3
 800813e:	f04f 0a00 	mov.w	sl, #0
 8008142:	4659      	mov	r1, fp
 8008144:	2201      	movs	r2, #1
 8008146:	4620      	mov	r0, r4
 8008148:	f8cd c000 	str.w	ip, [sp]
 800814c:	f001 fe1a 	bl	8009d84 <__lshift>
 8008150:	4641      	mov	r1, r8
 8008152:	4683      	mov	fp, r0
 8008154:	f001 fe6c 	bl	8009e30 <__mcmp>
 8008158:	2800      	cmp	r0, #0
 800815a:	f8dd c000 	ldr.w	ip, [sp]
 800815e:	f340 82ef 	ble.w	8008740 <_dtoa_r+0xba8>
 8008162:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008166:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008168:	1e6b      	subs	r3, r5, #1
 800816a:	e004      	b.n	8008176 <_dtoa_r+0x5de>
 800816c:	428b      	cmp	r3, r1
 800816e:	f000 8275 	beq.w	800865c <_dtoa_r+0xac4>
 8008172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008176:	2a39      	cmp	r2, #57	; 0x39
 8008178:	f103 0501 	add.w	r5, r3, #1
 800817c:	d0f6      	beq.n	800816c <_dtoa_r+0x5d4>
 800817e:	3201      	adds	r2, #1
 8008180:	701a      	strb	r2, [r3, #0]
 8008182:	4641      	mov	r1, r8
 8008184:	4620      	mov	r0, r4
 8008186:	f001 fc6f 	bl	8009a68 <_Bfree>
 800818a:	2e00      	cmp	r6, #0
 800818c:	f43f aedb 	beq.w	8007f46 <_dtoa_r+0x3ae>
 8008190:	f1ba 0f00 	cmp.w	sl, #0
 8008194:	d005      	beq.n	80081a2 <_dtoa_r+0x60a>
 8008196:	45b2      	cmp	sl, r6
 8008198:	d003      	beq.n	80081a2 <_dtoa_r+0x60a>
 800819a:	4651      	mov	r1, sl
 800819c:	4620      	mov	r0, r4
 800819e:	f001 fc63 	bl	8009a68 <_Bfree>
 80081a2:	4631      	mov	r1, r6
 80081a4:	4620      	mov	r0, r4
 80081a6:	f001 fc5f 	bl	8009a68 <_Bfree>
 80081aa:	e6cc      	b.n	8007f46 <_dtoa_r+0x3ae>
 80081ac:	201c      	movs	r0, #28
 80081ae:	e781      	b.n	80080b4 <_dtoa_r+0x51c>
 80081b0:	4b04      	ldr	r3, [pc, #16]	; (80081c4 <_dtoa_r+0x62c>)
 80081b2:	9a00      	ldr	r2, [sp, #0]
 80081b4:	1b5b      	subs	r3, r3, r5
 80081b6:	fa02 f003 	lsl.w	r0, r2, r3
 80081ba:	e566      	b.n	8007c8a <_dtoa_r+0xf2>
 80081bc:	900d      	str	r0, [sp, #52]	; 0x34
 80081be:	e5ad      	b.n	8007d1c <_dtoa_r+0x184>
 80081c0:	40240000 	.word	0x40240000
 80081c4:	fffffbee 	.word	0xfffffbee
 80081c8:	4631      	mov	r1, r6
 80081ca:	2300      	movs	r3, #0
 80081cc:	4620      	mov	r0, r4
 80081ce:	220a      	movs	r2, #10
 80081d0:	f001 fc54 	bl	8009a7c <__multadd>
 80081d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	4606      	mov	r6, r0
 80081da:	f340 840b 	ble.w	80089f4 <_dtoa_r+0xe5c>
 80081de:	9308      	str	r3, [sp, #32]
 80081e0:	2d00      	cmp	r5, #0
 80081e2:	dd05      	ble.n	80081f0 <_dtoa_r+0x658>
 80081e4:	4631      	mov	r1, r6
 80081e6:	462a      	mov	r2, r5
 80081e8:	4620      	mov	r0, r4
 80081ea:	f001 fdcb 	bl	8009d84 <__lshift>
 80081ee:	4606      	mov	r6, r0
 80081f0:	f1b9 0f00 	cmp.w	r9, #0
 80081f4:	f040 82ed 	bne.w	80087d2 <_dtoa_r+0xc3a>
 80081f8:	46b1      	mov	r9, r6
 80081fa:	9b08      	ldr	r3, [sp, #32]
 80081fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081fe:	3b01      	subs	r3, #1
 8008200:	18d3      	adds	r3, r2, r3
 8008202:	9308      	str	r3, [sp, #32]
 8008204:	9b00      	ldr	r3, [sp, #0]
 8008206:	f003 0301 	and.w	r3, r3, #1
 800820a:	930a      	str	r3, [sp, #40]	; 0x28
 800820c:	4617      	mov	r7, r2
 800820e:	4641      	mov	r1, r8
 8008210:	4658      	mov	r0, fp
 8008212:	f7ff fc2b 	bl	8007a6c <quorem>
 8008216:	4631      	mov	r1, r6
 8008218:	4605      	mov	r5, r0
 800821a:	4658      	mov	r0, fp
 800821c:	f001 fe08 	bl	8009e30 <__mcmp>
 8008220:	464a      	mov	r2, r9
 8008222:	4682      	mov	sl, r0
 8008224:	4641      	mov	r1, r8
 8008226:	4620      	mov	r0, r4
 8008228:	f001 fe26 	bl	8009e78 <__mdiff>
 800822c:	68c2      	ldr	r2, [r0, #12]
 800822e:	4603      	mov	r3, r0
 8008230:	f105 0c30 	add.w	ip, r5, #48	; 0x30
 8008234:	2a00      	cmp	r2, #0
 8008236:	f040 81ba 	bne.w	80085ae <_dtoa_r+0xa16>
 800823a:	4619      	mov	r1, r3
 800823c:	4658      	mov	r0, fp
 800823e:	f8cd c01c 	str.w	ip, [sp, #28]
 8008242:	9306      	str	r3, [sp, #24]
 8008244:	f001 fdf4 	bl	8009e30 <__mcmp>
 8008248:	9b06      	ldr	r3, [sp, #24]
 800824a:	9000      	str	r0, [sp, #0]
 800824c:	4619      	mov	r1, r3
 800824e:	4620      	mov	r0, r4
 8008250:	f001 fc0a 	bl	8009a68 <_Bfree>
 8008254:	9a00      	ldr	r2, [sp, #0]
 8008256:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800825a:	b92a      	cbnz	r2, 8008268 <_dtoa_r+0x6d0>
 800825c:	9b03      	ldr	r3, [sp, #12]
 800825e:	b91b      	cbnz	r3, 8008268 <_dtoa_r+0x6d0>
 8008260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008262:	2b00      	cmp	r3, #0
 8008264:	f000 83aa 	beq.w	80089bc <_dtoa_r+0xe24>
 8008268:	f1ba 0f00 	cmp.w	sl, #0
 800826c:	f2c0 824a 	blt.w	8008704 <_dtoa_r+0xb6c>
 8008270:	d105      	bne.n	800827e <_dtoa_r+0x6e6>
 8008272:	9b03      	ldr	r3, [sp, #12]
 8008274:	b91b      	cbnz	r3, 800827e <_dtoa_r+0x6e6>
 8008276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008278:	2b00      	cmp	r3, #0
 800827a:	f000 8243 	beq.w	8008704 <_dtoa_r+0xb6c>
 800827e:	2a00      	cmp	r2, #0
 8008280:	f300 82bb 	bgt.w	80087fa <_dtoa_r+0xc62>
 8008284:	9b08      	ldr	r3, [sp, #32]
 8008286:	f887 c000 	strb.w	ip, [r7]
 800828a:	f107 0a01 	add.w	sl, r7, #1
 800828e:	429f      	cmp	r7, r3
 8008290:	4655      	mov	r5, sl
 8008292:	f000 82be 	beq.w	8008812 <_dtoa_r+0xc7a>
 8008296:	4659      	mov	r1, fp
 8008298:	220a      	movs	r2, #10
 800829a:	2300      	movs	r3, #0
 800829c:	4620      	mov	r0, r4
 800829e:	f001 fbed 	bl	8009a7c <__multadd>
 80082a2:	454e      	cmp	r6, r9
 80082a4:	4683      	mov	fp, r0
 80082a6:	4631      	mov	r1, r6
 80082a8:	4620      	mov	r0, r4
 80082aa:	f04f 020a 	mov.w	r2, #10
 80082ae:	f04f 0300 	mov.w	r3, #0
 80082b2:	f000 8176 	beq.w	80085a2 <_dtoa_r+0xa0a>
 80082b6:	f001 fbe1 	bl	8009a7c <__multadd>
 80082ba:	4649      	mov	r1, r9
 80082bc:	4606      	mov	r6, r0
 80082be:	220a      	movs	r2, #10
 80082c0:	4620      	mov	r0, r4
 80082c2:	2300      	movs	r3, #0
 80082c4:	f001 fbda 	bl	8009a7c <__multadd>
 80082c8:	4657      	mov	r7, sl
 80082ca:	4681      	mov	r9, r0
 80082cc:	e79f      	b.n	800820e <_dtoa_r+0x676>
 80082ce:	2301      	movs	r3, #1
 80082d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80082d2:	f1ba 0f00 	cmp.w	sl, #0
 80082d6:	f340 820c 	ble.w	80086f2 <_dtoa_r+0xb5a>
 80082da:	4656      	mov	r6, sl
 80082dc:	4655      	mov	r5, sl
 80082de:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80082e2:	f8cd a020 	str.w	sl, [sp, #32]
 80082e6:	2100      	movs	r1, #0
 80082e8:	2e17      	cmp	r6, #23
 80082ea:	6461      	str	r1, [r4, #68]	; 0x44
 80082ec:	d90a      	bls.n	8008304 <_dtoa_r+0x76c>
 80082ee:	2201      	movs	r2, #1
 80082f0:	2304      	movs	r3, #4
 80082f2:	005b      	lsls	r3, r3, #1
 80082f4:	f103 0014 	add.w	r0, r3, #20
 80082f8:	4286      	cmp	r6, r0
 80082fa:	4611      	mov	r1, r2
 80082fc:	f102 0201 	add.w	r2, r2, #1
 8008300:	d2f7      	bcs.n	80082f2 <_dtoa_r+0x75a>
 8008302:	6461      	str	r1, [r4, #68]	; 0x44
 8008304:	4620      	mov	r0, r4
 8008306:	f001 fb89 	bl	8009a1c <_Balloc>
 800830a:	2d0e      	cmp	r5, #14
 800830c:	9009      	str	r0, [sp, #36]	; 0x24
 800830e:	6420      	str	r0, [r4, #64]	; 0x40
 8008310:	f63f ad55 	bhi.w	8007dbe <_dtoa_r+0x226>
 8008314:	2f00      	cmp	r7, #0
 8008316:	f43f ad52 	beq.w	8007dbe <_dtoa_r+0x226>
 800831a:	ed9d 7b00 	vldr	d7, [sp]
 800831e:	9905      	ldr	r1, [sp, #20]
 8008320:	2900      	cmp	r1, #0
 8008322:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008326:	f340 8223 	ble.w	8008770 <_dtoa_r+0xbd8>
 800832a:	4bb7      	ldr	r3, [pc, #732]	; (8008608 <_dtoa_r+0xa70>)
 800832c:	f001 020f 	and.w	r2, r1, #15
 8008330:	110d      	asrs	r5, r1, #4
 8008332:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008336:	06e9      	lsls	r1, r5, #27
 8008338:	e9d3 6700 	ldrd	r6, r7, [r3]
 800833c:	f140 81d2 	bpl.w	80086e4 <_dtoa_r+0xb4c>
 8008340:	4bb2      	ldr	r3, [pc, #712]	; (800860c <_dtoa_r+0xa74>)
 8008342:	ec51 0b17 	vmov	r0, r1, d7
 8008346:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800834a:	f7f8 fb41 	bl	80009d0 <__aeabi_ddiv>
 800834e:	e9cd 0100 	strd	r0, r1, [sp]
 8008352:	f005 050f 	and.w	r5, r5, #15
 8008356:	f04f 0803 	mov.w	r8, #3
 800835a:	b18d      	cbz	r5, 8008380 <_dtoa_r+0x7e8>
 800835c:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 800860c <_dtoa_r+0xa74>
 8008360:	4630      	mov	r0, r6
 8008362:	4639      	mov	r1, r7
 8008364:	07ea      	lsls	r2, r5, #31
 8008366:	d505      	bpl.n	8008374 <_dtoa_r+0x7dc>
 8008368:	e9d9 2300 	ldrd	r2, r3, [r9]
 800836c:	f7f8 fa06 	bl	800077c <__aeabi_dmul>
 8008370:	f108 0801 	add.w	r8, r8, #1
 8008374:	106d      	asrs	r5, r5, #1
 8008376:	f109 0908 	add.w	r9, r9, #8
 800837a:	d1f3      	bne.n	8008364 <_dtoa_r+0x7cc>
 800837c:	4606      	mov	r6, r0
 800837e:	460f      	mov	r7, r1
 8008380:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008384:	4632      	mov	r2, r6
 8008386:	463b      	mov	r3, r7
 8008388:	f7f8 fb22 	bl	80009d0 <__aeabi_ddiv>
 800838c:	e9cd 0100 	strd	r0, r1, [sp]
 8008390:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008392:	b143      	cbz	r3, 80083a6 <_dtoa_r+0x80e>
 8008394:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008398:	2200      	movs	r2, #0
 800839a:	4b9d      	ldr	r3, [pc, #628]	; (8008610 <_dtoa_r+0xa78>)
 800839c:	f7f8 fc60 	bl	8000c60 <__aeabi_dcmplt>
 80083a0:	2800      	cmp	r0, #0
 80083a2:	f040 82ae 	bne.w	8008902 <_dtoa_r+0xd6a>
 80083a6:	4640      	mov	r0, r8
 80083a8:	f7f8 f982 	bl	80006b0 <__aeabi_i2d>
 80083ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083b0:	f7f8 f9e4 	bl	800077c <__aeabi_dmul>
 80083b4:	4b97      	ldr	r3, [pc, #604]	; (8008614 <_dtoa_r+0xa7c>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	f7f8 f82e 	bl	8000418 <__adddf3>
 80083bc:	9b08      	ldr	r3, [sp, #32]
 80083be:	4606      	mov	r6, r0
 80083c0:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	f000 8162 	beq.w	800868e <_dtoa_r+0xaf6>
 80083ca:	9b05      	ldr	r3, [sp, #20]
 80083cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80083d0:	9314      	str	r3, [sp, #80]	; 0x50
 80083d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	f000 8223 	beq.w	8008820 <_dtoa_r+0xc88>
 80083da:	4b8b      	ldr	r3, [pc, #556]	; (8008608 <_dtoa_r+0xa70>)
 80083dc:	498e      	ldr	r1, [pc, #568]	; (8008618 <_dtoa_r+0xa80>)
 80083de:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80083e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80083e6:	2000      	movs	r0, #0
 80083e8:	f7f8 faf2 	bl	80009d0 <__aeabi_ddiv>
 80083ec:	4632      	mov	r2, r6
 80083ee:	463b      	mov	r3, r7
 80083f0:	f7f8 f810 	bl	8000414 <__aeabi_dsub>
 80083f4:	e9dd 6700 	ldrd	r6, r7, [sp]
 80083f8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80083fc:	4639      	mov	r1, r7
 80083fe:	4630      	mov	r0, r6
 8008400:	f7f8 fc56 	bl	8000cb0 <__aeabi_d2iz>
 8008404:	4605      	mov	r5, r0
 8008406:	f7f8 f953 	bl	80006b0 <__aeabi_i2d>
 800840a:	3530      	adds	r5, #48	; 0x30
 800840c:	4602      	mov	r2, r0
 800840e:	460b      	mov	r3, r1
 8008410:	4630      	mov	r0, r6
 8008412:	4639      	mov	r1, r7
 8008414:	f7f7 fffe 	bl	8000414 <__aeabi_dsub>
 8008418:	fa5f f885 	uxtb.w	r8, r5
 800841c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800841e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008422:	f885 8000 	strb.w	r8, [r5]
 8008426:	4606      	mov	r6, r0
 8008428:	460f      	mov	r7, r1
 800842a:	3501      	adds	r5, #1
 800842c:	f7f8 fc18 	bl	8000c60 <__aeabi_dcmplt>
 8008430:	2800      	cmp	r0, #0
 8008432:	f040 82a7 	bne.w	8008984 <_dtoa_r+0xdec>
 8008436:	4632      	mov	r2, r6
 8008438:	463b      	mov	r3, r7
 800843a:	2000      	movs	r0, #0
 800843c:	4974      	ldr	r1, [pc, #464]	; (8008610 <_dtoa_r+0xa78>)
 800843e:	f7f7 ffe9 	bl	8000414 <__aeabi_dsub>
 8008442:	4602      	mov	r2, r0
 8008444:	460b      	mov	r3, r1
 8008446:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800844a:	f7f8 fc27 	bl	8000c9c <__aeabi_dcmpgt>
 800844e:	2800      	cmp	r0, #0
 8008450:	f040 82ad 	bne.w	80089ae <_dtoa_r+0xe16>
 8008454:	f1b9 0f01 	cmp.w	r9, #1
 8008458:	f340 8184 	ble.w	8008764 <_dtoa_r+0xbcc>
 800845c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800845e:	f8cd b000 	str.w	fp, [sp]
 8008462:	f8cd a054 	str.w	sl, [sp, #84]	; 0x54
 8008466:	4499      	add	r9, r3
 8008468:	46a0      	mov	r8, r4
 800846a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 800846e:	e00d      	b.n	800848c <_dtoa_r+0x8f4>
 8008470:	2000      	movs	r0, #0
 8008472:	4967      	ldr	r1, [pc, #412]	; (8008610 <_dtoa_r+0xa78>)
 8008474:	f7f7 ffce 	bl	8000414 <__aeabi_dsub>
 8008478:	4652      	mov	r2, sl
 800847a:	465b      	mov	r3, fp
 800847c:	f7f8 fbf0 	bl	8000c60 <__aeabi_dcmplt>
 8008480:	2800      	cmp	r0, #0
 8008482:	f040 828f 	bne.w	80089a4 <_dtoa_r+0xe0c>
 8008486:	454d      	cmp	r5, r9
 8008488:	f000 8167 	beq.w	800875a <_dtoa_r+0xbc2>
 800848c:	4650      	mov	r0, sl
 800848e:	4659      	mov	r1, fp
 8008490:	2200      	movs	r2, #0
 8008492:	4b62      	ldr	r3, [pc, #392]	; (800861c <_dtoa_r+0xa84>)
 8008494:	f7f8 f972 	bl	800077c <__aeabi_dmul>
 8008498:	2200      	movs	r2, #0
 800849a:	4b60      	ldr	r3, [pc, #384]	; (800861c <_dtoa_r+0xa84>)
 800849c:	4682      	mov	sl, r0
 800849e:	468b      	mov	fp, r1
 80084a0:	4630      	mov	r0, r6
 80084a2:	4639      	mov	r1, r7
 80084a4:	f7f8 f96a 	bl	800077c <__aeabi_dmul>
 80084a8:	460f      	mov	r7, r1
 80084aa:	4606      	mov	r6, r0
 80084ac:	f7f8 fc00 	bl	8000cb0 <__aeabi_d2iz>
 80084b0:	4604      	mov	r4, r0
 80084b2:	f7f8 f8fd 	bl	80006b0 <__aeabi_i2d>
 80084b6:	4602      	mov	r2, r0
 80084b8:	460b      	mov	r3, r1
 80084ba:	4630      	mov	r0, r6
 80084bc:	4639      	mov	r1, r7
 80084be:	f7f7 ffa9 	bl	8000414 <__aeabi_dsub>
 80084c2:	3430      	adds	r4, #48	; 0x30
 80084c4:	b2e4      	uxtb	r4, r4
 80084c6:	4652      	mov	r2, sl
 80084c8:	465b      	mov	r3, fp
 80084ca:	f805 4b01 	strb.w	r4, [r5], #1
 80084ce:	4606      	mov	r6, r0
 80084d0:	460f      	mov	r7, r1
 80084d2:	f7f8 fbc5 	bl	8000c60 <__aeabi_dcmplt>
 80084d6:	4632      	mov	r2, r6
 80084d8:	463b      	mov	r3, r7
 80084da:	2800      	cmp	r0, #0
 80084dc:	d0c8      	beq.n	8008470 <_dtoa_r+0x8d8>
 80084de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084e0:	f8dd b000 	ldr.w	fp, [sp]
 80084e4:	9305      	str	r3, [sp, #20]
 80084e6:	4644      	mov	r4, r8
 80084e8:	e52d      	b.n	8007f46 <_dtoa_r+0x3ae>
 80084ea:	2300      	movs	r3, #0
 80084ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80084ee:	9b05      	ldr	r3, [sp, #20]
 80084f0:	4453      	add	r3, sl
 80084f2:	930e      	str	r3, [sp, #56]	; 0x38
 80084f4:	3301      	adds	r3, #1
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	9308      	str	r3, [sp, #32]
 80084fa:	f340 8101 	ble.w	8008700 <_dtoa_r+0xb68>
 80084fe:	9d08      	ldr	r5, [sp, #32]
 8008500:	462e      	mov	r6, r5
 8008502:	e6f0      	b.n	80082e6 <_dtoa_r+0x74e>
 8008504:	2300      	movs	r3, #0
 8008506:	930b      	str	r3, [sp, #44]	; 0x2c
 8008508:	e6e3      	b.n	80082d2 <_dtoa_r+0x73a>
 800850a:	9b08      	ldr	r3, [sp, #32]
 800850c:	2b00      	cmp	r3, #0
 800850e:	f73f ac67 	bgt.w	8007de0 <_dtoa_r+0x248>
 8008512:	f040 80d4 	bne.w	80086be <_dtoa_r+0xb26>
 8008516:	4640      	mov	r0, r8
 8008518:	2200      	movs	r2, #0
 800851a:	4b41      	ldr	r3, [pc, #260]	; (8008620 <_dtoa_r+0xa88>)
 800851c:	4649      	mov	r1, r9
 800851e:	f7f8 f92d 	bl	800077c <__aeabi_dmul>
 8008522:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008526:	f7f8 fbaf 	bl	8000c88 <__aeabi_dcmpge>
 800852a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800852e:	4646      	mov	r6, r8
 8008530:	2800      	cmp	r0, #0
 8008532:	f000 808b 	beq.w	800864c <_dtoa_r+0xab4>
 8008536:	ea6f 030a 	mvn.w	r3, sl
 800853a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800853c:	9305      	str	r3, [sp, #20]
 800853e:	4641      	mov	r1, r8
 8008540:	4620      	mov	r0, r4
 8008542:	f001 fa91 	bl	8009a68 <_Bfree>
 8008546:	2e00      	cmp	r6, #0
 8008548:	f47f ae2b 	bne.w	80081a2 <_dtoa_r+0x60a>
 800854c:	e4fb      	b.n	8007f46 <_dtoa_r+0x3ae>
 800854e:	4659      	mov	r1, fp
 8008550:	4620      	mov	r0, r4
 8008552:	f001 fbc7 	bl	8009ce4 <__pow5mult>
 8008556:	4683      	mov	fp, r0
 8008558:	e554      	b.n	8008004 <_dtoa_r+0x46c>
 800855a:	9b00      	ldr	r3, [sp, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	f47f ad63 	bne.w	8008028 <_dtoa_r+0x490>
 8008562:	9b01      	ldr	r3, [sp, #4]
 8008564:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008568:	2b00      	cmp	r3, #0
 800856a:	f47f ad90 	bne.w	800808e <_dtoa_r+0x4f6>
 800856e:	9b01      	ldr	r3, [sp, #4]
 8008570:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8008574:	0d3f      	lsrs	r7, r7, #20
 8008576:	053f      	lsls	r7, r7, #20
 8008578:	2f00      	cmp	r7, #0
 800857a:	f000 821c 	beq.w	80089b6 <_dtoa_r+0xe1e>
 800857e:	9b07      	ldr	r3, [sp, #28]
 8008580:	3301      	adds	r3, #1
 8008582:	9307      	str	r3, [sp, #28]
 8008584:	9b06      	ldr	r3, [sp, #24]
 8008586:	3301      	adds	r3, #1
 8008588:	9306      	str	r3, [sp, #24]
 800858a:	f04f 0901 	mov.w	r9, #1
 800858e:	e580      	b.n	8008092 <_dtoa_r+0x4fa>
 8008590:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008592:	2a00      	cmp	r2, #0
 8008594:	f000 81a7 	beq.w	80088e6 <_dtoa_r+0xd4e>
 8008598:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800859c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800859e:	9d07      	ldr	r5, [sp, #28]
 80085a0:	e4f9      	b.n	8007f96 <_dtoa_r+0x3fe>
 80085a2:	f001 fa6b 	bl	8009a7c <__multadd>
 80085a6:	4657      	mov	r7, sl
 80085a8:	4606      	mov	r6, r0
 80085aa:	4681      	mov	r9, r0
 80085ac:	e62f      	b.n	800820e <_dtoa_r+0x676>
 80085ae:	4601      	mov	r1, r0
 80085b0:	4620      	mov	r0, r4
 80085b2:	f8cd c000 	str.w	ip, [sp]
 80085b6:	f001 fa57 	bl	8009a68 <_Bfree>
 80085ba:	2201      	movs	r2, #1
 80085bc:	f8dd c000 	ldr.w	ip, [sp]
 80085c0:	e652      	b.n	8008268 <_dtoa_r+0x6d0>
 80085c2:	4658      	mov	r0, fp
 80085c4:	4641      	mov	r1, r8
 80085c6:	f001 fc33 	bl	8009e30 <__mcmp>
 80085ca:	2800      	cmp	r0, #0
 80085cc:	f6bf ad8f 	bge.w	80080ee <_dtoa_r+0x556>
 80085d0:	9f05      	ldr	r7, [sp, #20]
 80085d2:	4659      	mov	r1, fp
 80085d4:	2300      	movs	r3, #0
 80085d6:	4620      	mov	r0, r4
 80085d8:	220a      	movs	r2, #10
 80085da:	3f01      	subs	r7, #1
 80085dc:	9705      	str	r7, [sp, #20]
 80085de:	f001 fa4d 	bl	8009a7c <__multadd>
 80085e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085e4:	4683      	mov	fp, r0
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	f47f adee 	bne.w	80081c8 <_dtoa_r+0x630>
 80085ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	f340 81f5 	ble.w	80089de <_dtoa_r+0xe46>
 80085f4:	9308      	str	r3, [sp, #32]
 80085f6:	e581      	b.n	80080fc <_dtoa_r+0x564>
 80085f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085fa:	f7ff bb04 	b.w	8007c06 <_dtoa_r+0x6e>
 80085fe:	9b00      	ldr	r3, [sp, #0]
 8008600:	2b00      	cmp	r3, #0
 8008602:	f47f ad44 	bne.w	800808e <_dtoa_r+0x4f6>
 8008606:	e7ac      	b.n	8008562 <_dtoa_r+0x9ca>
 8008608:	0801a020 	.word	0x0801a020
 800860c:	0801a0f8 	.word	0x0801a0f8
 8008610:	3ff00000 	.word	0x3ff00000
 8008614:	401c0000 	.word	0x401c0000
 8008618:	3fe00000 	.word	0x3fe00000
 800861c:	40240000 	.word	0x40240000
 8008620:	40140000 	.word	0x40140000
 8008624:	9b03      	ldr	r3, [sp, #12]
 8008626:	2b02      	cmp	r3, #2
 8008628:	f77f ad65 	ble.w	80080f6 <_dtoa_r+0x55e>
 800862c:	9b08      	ldr	r3, [sp, #32]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d181      	bne.n	8008536 <_dtoa_r+0x99e>
 8008632:	4641      	mov	r1, r8
 8008634:	2205      	movs	r2, #5
 8008636:	4620      	mov	r0, r4
 8008638:	f001 fa20 	bl	8009a7c <__multadd>
 800863c:	4680      	mov	r8, r0
 800863e:	4641      	mov	r1, r8
 8008640:	4658      	mov	r0, fp
 8008642:	f001 fbf5 	bl	8009e30 <__mcmp>
 8008646:	2800      	cmp	r0, #0
 8008648:	f77f af75 	ble.w	8008536 <_dtoa_r+0x99e>
 800864c:	9a05      	ldr	r2, [sp, #20]
 800864e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008650:	2331      	movs	r3, #49	; 0x31
 8008652:	3201      	adds	r2, #1
 8008654:	9205      	str	r2, [sp, #20]
 8008656:	700b      	strb	r3, [r1, #0]
 8008658:	1c4d      	adds	r5, r1, #1
 800865a:	e770      	b.n	800853e <_dtoa_r+0x9a6>
 800865c:	9a05      	ldr	r2, [sp, #20]
 800865e:	3201      	adds	r2, #1
 8008660:	9205      	str	r2, [sp, #20]
 8008662:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008664:	2331      	movs	r3, #49	; 0x31
 8008666:	7013      	strb	r3, [r2, #0]
 8008668:	e58b      	b.n	8008182 <_dtoa_r+0x5ea>
 800866a:	f8dd b000 	ldr.w	fp, [sp]
 800866e:	9c03      	ldr	r4, [sp, #12]
 8008670:	e469      	b.n	8007f46 <_dtoa_r+0x3ae>
 8008672:	4640      	mov	r0, r8
 8008674:	f7f8 f81c 	bl	80006b0 <__aeabi_i2d>
 8008678:	e9dd 2300 	ldrd	r2, r3, [sp]
 800867c:	f7f8 f87e 	bl	800077c <__aeabi_dmul>
 8008680:	2200      	movs	r2, #0
 8008682:	4bc2      	ldr	r3, [pc, #776]	; (800898c <_dtoa_r+0xdf4>)
 8008684:	f7f7 fec8 	bl	8000418 <__adddf3>
 8008688:	4606      	mov	r6, r0
 800868a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800868e:	2200      	movs	r2, #0
 8008690:	4bbf      	ldr	r3, [pc, #764]	; (8008990 <_dtoa_r+0xdf8>)
 8008692:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008696:	f7f7 febd 	bl	8000414 <__aeabi_dsub>
 800869a:	4632      	mov	r2, r6
 800869c:	463b      	mov	r3, r7
 800869e:	4680      	mov	r8, r0
 80086a0:	4689      	mov	r9, r1
 80086a2:	f7f8 fafb 	bl	8000c9c <__aeabi_dcmpgt>
 80086a6:	2800      	cmp	r0, #0
 80086a8:	f040 80b6 	bne.w	8008818 <_dtoa_r+0xc80>
 80086ac:	4632      	mov	r2, r6
 80086ae:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80086b2:	4640      	mov	r0, r8
 80086b4:	4649      	mov	r1, r9
 80086b6:	f7f8 fad3 	bl	8000c60 <__aeabi_dcmplt>
 80086ba:	2800      	cmp	r0, #0
 80086bc:	d052      	beq.n	8008764 <_dtoa_r+0xbcc>
 80086be:	f04f 0800 	mov.w	r8, #0
 80086c2:	4646      	mov	r6, r8
 80086c4:	e737      	b.n	8008536 <_dtoa_r+0x99e>
 80086c6:	4659      	mov	r1, fp
 80086c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086ca:	4620      	mov	r0, r4
 80086cc:	f001 fb0a 	bl	8009ce4 <__pow5mult>
 80086d0:	4683      	mov	fp, r0
 80086d2:	e497      	b.n	8008004 <_dtoa_r+0x46c>
 80086d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086d8:	970a      	str	r7, [sp, #40]	; 0x28
 80086da:	1afb      	subs	r3, r7, r3
 80086dc:	441a      	add	r2, r3
 80086de:	920c      	str	r2, [sp, #48]	; 0x30
 80086e0:	2700      	movs	r7, #0
 80086e2:	e452      	b.n	8007f8a <_dtoa_r+0x3f2>
 80086e4:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 80086e8:	f04f 0802 	mov.w	r8, #2
 80086ec:	ed8d 7b00 	vstr	d7, [sp]
 80086f0:	e633      	b.n	800835a <_dtoa_r+0x7c2>
 80086f2:	2501      	movs	r5, #1
 80086f4:	950e      	str	r5, [sp, #56]	; 0x38
 80086f6:	9508      	str	r5, [sp, #32]
 80086f8:	46aa      	mov	sl, r5
 80086fa:	2100      	movs	r1, #0
 80086fc:	6461      	str	r1, [r4, #68]	; 0x44
 80086fe:	e601      	b.n	8008304 <_dtoa_r+0x76c>
 8008700:	461d      	mov	r5, r3
 8008702:	e7fa      	b.n	80086fa <_dtoa_r+0xb62>
 8008704:	2a00      	cmp	r2, #0
 8008706:	dd15      	ble.n	8008734 <_dtoa_r+0xb9c>
 8008708:	4659      	mov	r1, fp
 800870a:	2201      	movs	r2, #1
 800870c:	4620      	mov	r0, r4
 800870e:	f8cd c000 	str.w	ip, [sp]
 8008712:	f001 fb37 	bl	8009d84 <__lshift>
 8008716:	4641      	mov	r1, r8
 8008718:	4683      	mov	fp, r0
 800871a:	f001 fb89 	bl	8009e30 <__mcmp>
 800871e:	2800      	cmp	r0, #0
 8008720:	f8dd c000 	ldr.w	ip, [sp]
 8008724:	f340 8154 	ble.w	80089d0 <_dtoa_r+0xe38>
 8008728:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800872c:	f000 8111 	beq.w	8008952 <_dtoa_r+0xdba>
 8008730:	f10c 0c01 	add.w	ip, ip, #1
 8008734:	46b2      	mov	sl, r6
 8008736:	f887 c000 	strb.w	ip, [r7]
 800873a:	1c7d      	adds	r5, r7, #1
 800873c:	464e      	mov	r6, r9
 800873e:	e520      	b.n	8008182 <_dtoa_r+0x5ea>
 8008740:	d104      	bne.n	800874c <_dtoa_r+0xbb4>
 8008742:	f01c 0f01 	tst.w	ip, #1
 8008746:	d001      	beq.n	800874c <_dtoa_r+0xbb4>
 8008748:	e50b      	b.n	8008162 <_dtoa_r+0x5ca>
 800874a:	4615      	mov	r5, r2
 800874c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008750:	2b30      	cmp	r3, #48	; 0x30
 8008752:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008756:	d0f8      	beq.n	800874a <_dtoa_r+0xbb2>
 8008758:	e513      	b.n	8008182 <_dtoa_r+0x5ea>
 800875a:	f8dd b000 	ldr.w	fp, [sp]
 800875e:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8008762:	4644      	mov	r4, r8
 8008764:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008768:	e9cd 2300 	strd	r2, r3, [sp]
 800876c:	f7ff bb27 	b.w	8007dbe <_dtoa_r+0x226>
 8008770:	9b05      	ldr	r3, [sp, #20]
 8008772:	425d      	negs	r5, r3
 8008774:	2d00      	cmp	r5, #0
 8008776:	f000 80bd 	beq.w	80088f4 <_dtoa_r+0xd5c>
 800877a:	4b86      	ldr	r3, [pc, #536]	; (8008994 <_dtoa_r+0xdfc>)
 800877c:	f005 020f 	and.w	r2, r5, #15
 8008780:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008788:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800878c:	f7f7 fff6 	bl	800077c <__aeabi_dmul>
 8008790:	112d      	asrs	r5, r5, #4
 8008792:	e9cd 0100 	strd	r0, r1, [sp]
 8008796:	f000 8127 	beq.w	80089e8 <_dtoa_r+0xe50>
 800879a:	4e7f      	ldr	r6, [pc, #508]	; (8008998 <_dtoa_r+0xe00>)
 800879c:	f04f 0802 	mov.w	r8, #2
 80087a0:	07eb      	lsls	r3, r5, #31
 80087a2:	d505      	bpl.n	80087b0 <_dtoa_r+0xc18>
 80087a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80087a8:	f7f7 ffe8 	bl	800077c <__aeabi_dmul>
 80087ac:	f108 0801 	add.w	r8, r8, #1
 80087b0:	106d      	asrs	r5, r5, #1
 80087b2:	f106 0608 	add.w	r6, r6, #8
 80087b6:	d1f3      	bne.n	80087a0 <_dtoa_r+0xc08>
 80087b8:	e9cd 0100 	strd	r0, r1, [sp]
 80087bc:	e5e8      	b.n	8008390 <_dtoa_r+0x7f8>
 80087be:	9a05      	ldr	r2, [sp, #20]
 80087c0:	3201      	adds	r2, #1
 80087c2:	9205      	str	r2, [sp, #20]
 80087c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087c6:	2330      	movs	r3, #48	; 0x30
 80087c8:	7013      	strb	r3, [r2, #0]
 80087ca:	2331      	movs	r3, #49	; 0x31
 80087cc:	7013      	strb	r3, [r2, #0]
 80087ce:	f7ff bbba 	b.w	8007f46 <_dtoa_r+0x3ae>
 80087d2:	6871      	ldr	r1, [r6, #4]
 80087d4:	4620      	mov	r0, r4
 80087d6:	f001 f921 	bl	8009a1c <_Balloc>
 80087da:	6933      	ldr	r3, [r6, #16]
 80087dc:	1c9a      	adds	r2, r3, #2
 80087de:	4605      	mov	r5, r0
 80087e0:	0092      	lsls	r2, r2, #2
 80087e2:	f106 010c 	add.w	r1, r6, #12
 80087e6:	300c      	adds	r0, #12
 80087e8:	f7f7 fd76 	bl	80002d8 <memcpy>
 80087ec:	4620      	mov	r0, r4
 80087ee:	4629      	mov	r1, r5
 80087f0:	2201      	movs	r2, #1
 80087f2:	f001 fac7 	bl	8009d84 <__lshift>
 80087f6:	4681      	mov	r9, r0
 80087f8:	e4ff      	b.n	80081fa <_dtoa_r+0x662>
 80087fa:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80087fe:	f000 80a8 	beq.w	8008952 <_dtoa_r+0xdba>
 8008802:	f10c 0c01 	add.w	ip, ip, #1
 8008806:	46b2      	mov	sl, r6
 8008808:	f887 c000 	strb.w	ip, [r7]
 800880c:	1c7d      	adds	r5, r7, #1
 800880e:	464e      	mov	r6, r9
 8008810:	e4b7      	b.n	8008182 <_dtoa_r+0x5ea>
 8008812:	46b2      	mov	sl, r6
 8008814:	464e      	mov	r6, r9
 8008816:	e494      	b.n	8008142 <_dtoa_r+0x5aa>
 8008818:	f04f 0800 	mov.w	r8, #0
 800881c:	4646      	mov	r6, r8
 800881e:	e715      	b.n	800864c <_dtoa_r+0xab4>
 8008820:	495c      	ldr	r1, [pc, #368]	; (8008994 <_dtoa_r+0xdfc>)
 8008822:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8008826:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800882a:	4632      	mov	r2, r6
 800882c:	9315      	str	r3, [sp, #84]	; 0x54
 800882e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008832:	463b      	mov	r3, r7
 8008834:	f7f7 ffa2 	bl	800077c <__aeabi_dmul>
 8008838:	e9dd 6700 	ldrd	r6, r7, [sp]
 800883c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8008840:	4639      	mov	r1, r7
 8008842:	4630      	mov	r0, r6
 8008844:	f7f8 fa34 	bl	8000cb0 <__aeabi_d2iz>
 8008848:	4605      	mov	r5, r0
 800884a:	f7f7 ff31 	bl	80006b0 <__aeabi_i2d>
 800884e:	4602      	mov	r2, r0
 8008850:	460b      	mov	r3, r1
 8008852:	4630      	mov	r0, r6
 8008854:	4639      	mov	r1, r7
 8008856:	f7f7 fddd 	bl	8000414 <__aeabi_dsub>
 800885a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800885c:	3530      	adds	r5, #48	; 0x30
 800885e:	f1b9 0f01 	cmp.w	r9, #1
 8008862:	7015      	strb	r5, [r2, #0]
 8008864:	4606      	mov	r6, r0
 8008866:	460f      	mov	r7, r1
 8008868:	f102 0501 	add.w	r5, r2, #1
 800886c:	d023      	beq.n	80088b6 <_dtoa_r+0xd1e>
 800886e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008870:	f8cd b000 	str.w	fp, [sp]
 8008874:	444b      	add	r3, r9
 8008876:	4698      	mov	r8, r3
 8008878:	46a9      	mov	r9, r5
 800887a:	46ab      	mov	fp, r5
 800887c:	2200      	movs	r2, #0
 800887e:	4b47      	ldr	r3, [pc, #284]	; (800899c <_dtoa_r+0xe04>)
 8008880:	f7f7 ff7c 	bl	800077c <__aeabi_dmul>
 8008884:	460f      	mov	r7, r1
 8008886:	4606      	mov	r6, r0
 8008888:	f7f8 fa12 	bl	8000cb0 <__aeabi_d2iz>
 800888c:	4605      	mov	r5, r0
 800888e:	f7f7 ff0f 	bl	80006b0 <__aeabi_i2d>
 8008892:	3530      	adds	r5, #48	; 0x30
 8008894:	4602      	mov	r2, r0
 8008896:	460b      	mov	r3, r1
 8008898:	4630      	mov	r0, r6
 800889a:	4639      	mov	r1, r7
 800889c:	f7f7 fdba 	bl	8000414 <__aeabi_dsub>
 80088a0:	f809 5b01 	strb.w	r5, [r9], #1
 80088a4:	45c1      	cmp	r9, r8
 80088a6:	d1e9      	bne.n	800887c <_dtoa_r+0xce4>
 80088a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088aa:	465d      	mov	r5, fp
 80088ac:	f8dd b000 	ldr.w	fp, [sp]
 80088b0:	4606      	mov	r6, r0
 80088b2:	460f      	mov	r7, r1
 80088b4:	441d      	add	r5, r3
 80088b6:	2200      	movs	r2, #0
 80088b8:	4b39      	ldr	r3, [pc, #228]	; (80089a0 <_dtoa_r+0xe08>)
 80088ba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80088be:	f7f7 fdab 	bl	8000418 <__adddf3>
 80088c2:	4632      	mov	r2, r6
 80088c4:	463b      	mov	r3, r7
 80088c6:	f7f8 f9cb 	bl	8000c60 <__aeabi_dcmplt>
 80088ca:	2800      	cmp	r0, #0
 80088cc:	d047      	beq.n	800895e <_dtoa_r+0xdc6>
 80088ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088d0:	9305      	str	r3, [sp, #20]
 80088d2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 80088d6:	f7ff bb24 	b.w	8007f22 <_dtoa_r+0x38a>
 80088da:	9b07      	ldr	r3, [sp, #28]
 80088dc:	9a08      	ldr	r2, [sp, #32]
 80088de:	1a9d      	subs	r5, r3, r2
 80088e0:	2300      	movs	r3, #0
 80088e2:	f7ff bb58 	b.w	8007f96 <_dtoa_r+0x3fe>
 80088e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80088e8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80088ea:	9d07      	ldr	r5, [sp, #28]
 80088ec:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80088f0:	f7ff bb51 	b.w	8007f96 <_dtoa_r+0x3fe>
 80088f4:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 80088f8:	f04f 0802 	mov.w	r8, #2
 80088fc:	ed8d 7b00 	vstr	d7, [sp]
 8008900:	e546      	b.n	8008390 <_dtoa_r+0x7f8>
 8008902:	9b08      	ldr	r3, [sp, #32]
 8008904:	2b00      	cmp	r3, #0
 8008906:	f43f aeb4 	beq.w	8008672 <_dtoa_r+0xada>
 800890a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800890c:	2d00      	cmp	r5, #0
 800890e:	f77f af29 	ble.w	8008764 <_dtoa_r+0xbcc>
 8008912:	2200      	movs	r2, #0
 8008914:	4b21      	ldr	r3, [pc, #132]	; (800899c <_dtoa_r+0xe04>)
 8008916:	e9dd 0100 	ldrd	r0, r1, [sp]
 800891a:	f7f7 ff2f 	bl	800077c <__aeabi_dmul>
 800891e:	4606      	mov	r6, r0
 8008920:	460f      	mov	r7, r1
 8008922:	f108 0001 	add.w	r0, r8, #1
 8008926:	e9cd 6700 	strd	r6, r7, [sp]
 800892a:	f7f7 fec1 	bl	80006b0 <__aeabi_i2d>
 800892e:	4602      	mov	r2, r0
 8008930:	460b      	mov	r3, r1
 8008932:	4630      	mov	r0, r6
 8008934:	4639      	mov	r1, r7
 8008936:	f7f7 ff21 	bl	800077c <__aeabi_dmul>
 800893a:	4b14      	ldr	r3, [pc, #80]	; (800898c <_dtoa_r+0xdf4>)
 800893c:	2200      	movs	r2, #0
 800893e:	f7f7 fd6b 	bl	8000418 <__adddf3>
 8008942:	9b05      	ldr	r3, [sp, #20]
 8008944:	3b01      	subs	r3, #1
 8008946:	4606      	mov	r6, r0
 8008948:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800894c:	9314      	str	r3, [sp, #80]	; 0x50
 800894e:	46a9      	mov	r9, r5
 8008950:	e53f      	b.n	80083d2 <_dtoa_r+0x83a>
 8008952:	2239      	movs	r2, #57	; 0x39
 8008954:	46b2      	mov	sl, r6
 8008956:	703a      	strb	r2, [r7, #0]
 8008958:	464e      	mov	r6, r9
 800895a:	1c7d      	adds	r5, r7, #1
 800895c:	e403      	b.n	8008166 <_dtoa_r+0x5ce>
 800895e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008962:	2000      	movs	r0, #0
 8008964:	490e      	ldr	r1, [pc, #56]	; (80089a0 <_dtoa_r+0xe08>)
 8008966:	f7f7 fd55 	bl	8000414 <__aeabi_dsub>
 800896a:	4632      	mov	r2, r6
 800896c:	463b      	mov	r3, r7
 800896e:	f7f8 f995 	bl	8000c9c <__aeabi_dcmpgt>
 8008972:	b908      	cbnz	r0, 8008978 <_dtoa_r+0xde0>
 8008974:	e6f6      	b.n	8008764 <_dtoa_r+0xbcc>
 8008976:	4615      	mov	r5, r2
 8008978:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800897c:	2b30      	cmp	r3, #48	; 0x30
 800897e:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008982:	d0f8      	beq.n	8008976 <_dtoa_r+0xdde>
 8008984:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008986:	9305      	str	r3, [sp, #20]
 8008988:	f7ff badd 	b.w	8007f46 <_dtoa_r+0x3ae>
 800898c:	401c0000 	.word	0x401c0000
 8008990:	40140000 	.word	0x40140000
 8008994:	0801a020 	.word	0x0801a020
 8008998:	0801a0f8 	.word	0x0801a0f8
 800899c:	40240000 	.word	0x40240000
 80089a0:	3fe00000 	.word	0x3fe00000
 80089a4:	4643      	mov	r3, r8
 80089a6:	f8dd b000 	ldr.w	fp, [sp]
 80089aa:	46a0      	mov	r8, r4
 80089ac:	461c      	mov	r4, r3
 80089ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80089b0:	9305      	str	r3, [sp, #20]
 80089b2:	f7ff bab6 	b.w	8007f22 <_dtoa_r+0x38a>
 80089b6:	46b9      	mov	r9, r7
 80089b8:	f7ff bb6b 	b.w	8008092 <_dtoa_r+0x4fa>
 80089bc:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80089c0:	d0c7      	beq.n	8008952 <_dtoa_r+0xdba>
 80089c2:	f1ba 0f00 	cmp.w	sl, #0
 80089c6:	f77f aeb5 	ble.w	8008734 <_dtoa_r+0xb9c>
 80089ca:	f105 0c31 	add.w	ip, r5, #49	; 0x31
 80089ce:	e6b1      	b.n	8008734 <_dtoa_r+0xb9c>
 80089d0:	f47f aeb0 	bne.w	8008734 <_dtoa_r+0xb9c>
 80089d4:	f01c 0f01 	tst.w	ip, #1
 80089d8:	f43f aeac 	beq.w	8008734 <_dtoa_r+0xb9c>
 80089dc:	e6a4      	b.n	8008728 <_dtoa_r+0xb90>
 80089de:	9b03      	ldr	r3, [sp, #12]
 80089e0:	2b02      	cmp	r3, #2
 80089e2:	dc04      	bgt.n	80089ee <_dtoa_r+0xe56>
 80089e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089e6:	e605      	b.n	80085f4 <_dtoa_r+0xa5c>
 80089e8:	f04f 0802 	mov.w	r8, #2
 80089ec:	e4d0      	b.n	8008390 <_dtoa_r+0x7f8>
 80089ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089f0:	9308      	str	r3, [sp, #32]
 80089f2:	e61b      	b.n	800862c <_dtoa_r+0xa94>
 80089f4:	9b03      	ldr	r3, [sp, #12]
 80089f6:	2b02      	cmp	r3, #2
 80089f8:	dcf9      	bgt.n	80089ee <_dtoa_r+0xe56>
 80089fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089fc:	f7ff bbef 	b.w	80081de <_dtoa_r+0x646>
 8008a00:	2500      	movs	r5, #0
 8008a02:	6465      	str	r5, [r4, #68]	; 0x44
 8008a04:	4629      	mov	r1, r5
 8008a06:	4620      	mov	r0, r4
 8008a08:	f001 f808 	bl	8009a1c <_Balloc>
 8008a0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008a10:	9308      	str	r3, [sp, #32]
 8008a12:	930e      	str	r3, [sp, #56]	; 0x38
 8008a14:	2301      	movs	r3, #1
 8008a16:	9009      	str	r0, [sp, #36]	; 0x24
 8008a18:	46aa      	mov	sl, r5
 8008a1a:	6420      	str	r0, [r4, #64]	; 0x40
 8008a1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a1e:	f7ff b9ce 	b.w	8007dbe <_dtoa_r+0x226>
 8008a22:	f43f ab4e 	beq.w	80080c2 <_dtoa_r+0x52a>
 8008a26:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 8008a2a:	f7ff bb43 	b.w	80080b4 <_dtoa_r+0x51c>
 8008a2e:	2301      	movs	r3, #1
 8008a30:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a32:	e55c      	b.n	80084ee <_dtoa_r+0x956>
 8008a34:	2701      	movs	r7, #1
 8008a36:	f7ff b98d 	b.w	8007d54 <_dtoa_r+0x1bc>
 8008a3a:	bf00      	nop
 8008a3c:	f3af 8000 	nop.w

08008a40 <__sflush_r>:
 8008a40:	898b      	ldrh	r3, [r1, #12]
 8008a42:	b29a      	uxth	r2, r3
 8008a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a48:	460d      	mov	r5, r1
 8008a4a:	0711      	lsls	r1, r2, #28
 8008a4c:	4680      	mov	r8, r0
 8008a4e:	d43c      	bmi.n	8008aca <__sflush_r+0x8a>
 8008a50:	686a      	ldr	r2, [r5, #4]
 8008a52:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008a56:	2a00      	cmp	r2, #0
 8008a58:	81ab      	strh	r3, [r5, #12]
 8008a5a:	dd65      	ble.n	8008b28 <__sflush_r+0xe8>
 8008a5c:	6aae      	ldr	r6, [r5, #40]	; 0x28
 8008a5e:	2e00      	cmp	r6, #0
 8008a60:	d04b      	beq.n	8008afa <__sflush_r+0xba>
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008a68:	2100      	movs	r1, #0
 8008a6a:	b292      	uxth	r2, r2
 8008a6c:	f8d8 4000 	ldr.w	r4, [r8]
 8008a70:	f8c8 1000 	str.w	r1, [r8]
 8008a74:	2a00      	cmp	r2, #0
 8008a76:	d05b      	beq.n	8008b30 <__sflush_r+0xf0>
 8008a78:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8008a7a:	075f      	lsls	r7, r3, #29
 8008a7c:	d505      	bpl.n	8008a8a <__sflush_r+0x4a>
 8008a7e:	6869      	ldr	r1, [r5, #4]
 8008a80:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8008a82:	1a52      	subs	r2, r2, r1
 8008a84:	b10b      	cbz	r3, 8008a8a <__sflush_r+0x4a>
 8008a86:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8008a88:	1ad2      	subs	r2, r2, r3
 8008a8a:	4640      	mov	r0, r8
 8008a8c:	69e9      	ldr	r1, [r5, #28]
 8008a8e:	2300      	movs	r3, #0
 8008a90:	47b0      	blx	r6
 8008a92:	1c46      	adds	r6, r0, #1
 8008a94:	d056      	beq.n	8008b44 <__sflush_r+0x104>
 8008a96:	89ab      	ldrh	r3, [r5, #12]
 8008a98:	692a      	ldr	r2, [r5, #16]
 8008a9a:	602a      	str	r2, [r5, #0]
 8008a9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	606a      	str	r2, [r5, #4]
 8008aa6:	04da      	lsls	r2, r3, #19
 8008aa8:	81ab      	strh	r3, [r5, #12]
 8008aaa:	d43b      	bmi.n	8008b24 <__sflush_r+0xe4>
 8008aac:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8008aae:	f8c8 4000 	str.w	r4, [r8]
 8008ab2:	b311      	cbz	r1, 8008afa <__sflush_r+0xba>
 8008ab4:	f105 0340 	add.w	r3, r5, #64	; 0x40
 8008ab8:	4299      	cmp	r1, r3
 8008aba:	d002      	beq.n	8008ac2 <__sflush_r+0x82>
 8008abc:	4640      	mov	r0, r8
 8008abe:	f000 f955 	bl	8008d6c <_free_r>
 8008ac2:	2000      	movs	r0, #0
 8008ac4:	6328      	str	r0, [r5, #48]	; 0x30
 8008ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aca:	692e      	ldr	r6, [r5, #16]
 8008acc:	b1ae      	cbz	r6, 8008afa <__sflush_r+0xba>
 8008ace:	682c      	ldr	r4, [r5, #0]
 8008ad0:	602e      	str	r6, [r5, #0]
 8008ad2:	0791      	lsls	r1, r2, #30
 8008ad4:	bf0c      	ite	eq
 8008ad6:	696b      	ldreq	r3, [r5, #20]
 8008ad8:	2300      	movne	r3, #0
 8008ada:	1ba4      	subs	r4, r4, r6
 8008adc:	60ab      	str	r3, [r5, #8]
 8008ade:	e00a      	b.n	8008af6 <__sflush_r+0xb6>
 8008ae0:	4632      	mov	r2, r6
 8008ae2:	4623      	mov	r3, r4
 8008ae4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8008ae6:	69e9      	ldr	r1, [r5, #28]
 8008ae8:	4640      	mov	r0, r8
 8008aea:	47b8      	blx	r7
 8008aec:	2800      	cmp	r0, #0
 8008aee:	eba4 0400 	sub.w	r4, r4, r0
 8008af2:	4406      	add	r6, r0
 8008af4:	dd04      	ble.n	8008b00 <__sflush_r+0xc0>
 8008af6:	2c00      	cmp	r4, #0
 8008af8:	dcf2      	bgt.n	8008ae0 <__sflush_r+0xa0>
 8008afa:	2000      	movs	r0, #0
 8008afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b00:	89ab      	ldrh	r3, [r5, #12]
 8008b02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b06:	81ab      	strh	r3, [r5, #12]
 8008b08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b10:	89ab      	ldrh	r3, [r5, #12]
 8008b12:	692a      	ldr	r2, [r5, #16]
 8008b14:	6069      	str	r1, [r5, #4]
 8008b16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	81ab      	strh	r3, [r5, #12]
 8008b1e:	04db      	lsls	r3, r3, #19
 8008b20:	602a      	str	r2, [r5, #0]
 8008b22:	d5c3      	bpl.n	8008aac <__sflush_r+0x6c>
 8008b24:	6528      	str	r0, [r5, #80]	; 0x50
 8008b26:	e7c1      	b.n	8008aac <__sflush_r+0x6c>
 8008b28:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8008b2a:	2a00      	cmp	r2, #0
 8008b2c:	dc96      	bgt.n	8008a5c <__sflush_r+0x1c>
 8008b2e:	e7e4      	b.n	8008afa <__sflush_r+0xba>
 8008b30:	2301      	movs	r3, #1
 8008b32:	4640      	mov	r0, r8
 8008b34:	69e9      	ldr	r1, [r5, #28]
 8008b36:	47b0      	blx	r6
 8008b38:	1c43      	adds	r3, r0, #1
 8008b3a:	4602      	mov	r2, r0
 8008b3c:	d019      	beq.n	8008b72 <__sflush_r+0x132>
 8008b3e:	89ab      	ldrh	r3, [r5, #12]
 8008b40:	6aae      	ldr	r6, [r5, #40]	; 0x28
 8008b42:	e79a      	b.n	8008a7a <__sflush_r+0x3a>
 8008b44:	f8d8 1000 	ldr.w	r1, [r8]
 8008b48:	2900      	cmp	r1, #0
 8008b4a:	d0e1      	beq.n	8008b10 <__sflush_r+0xd0>
 8008b4c:	291d      	cmp	r1, #29
 8008b4e:	d007      	beq.n	8008b60 <__sflush_r+0x120>
 8008b50:	2916      	cmp	r1, #22
 8008b52:	d005      	beq.n	8008b60 <__sflush_r+0x120>
 8008b54:	89ab      	ldrh	r3, [r5, #12]
 8008b56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b5a:	81ab      	strh	r3, [r5, #12]
 8008b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b60:	89ab      	ldrh	r3, [r5, #12]
 8008b62:	692a      	ldr	r2, [r5, #16]
 8008b64:	602a      	str	r2, [r5, #0]
 8008b66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	81ab      	strh	r3, [r5, #12]
 8008b6e:	606a      	str	r2, [r5, #4]
 8008b70:	e79c      	b.n	8008aac <__sflush_r+0x6c>
 8008b72:	f8d8 3000 	ldr.w	r3, [r8]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d0e1      	beq.n	8008b3e <__sflush_r+0xfe>
 8008b7a:	2b1d      	cmp	r3, #29
 8008b7c:	d007      	beq.n	8008b8e <__sflush_r+0x14e>
 8008b7e:	2b16      	cmp	r3, #22
 8008b80:	d005      	beq.n	8008b8e <__sflush_r+0x14e>
 8008b82:	89ab      	ldrh	r3, [r5, #12]
 8008b84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b88:	81ab      	strh	r3, [r5, #12]
 8008b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b8e:	f8c8 4000 	str.w	r4, [r8]
 8008b92:	e7b2      	b.n	8008afa <__sflush_r+0xba>

08008b94 <_fflush_r>:
 8008b94:	b510      	push	{r4, lr}
 8008b96:	4604      	mov	r4, r0
 8008b98:	b082      	sub	sp, #8
 8008b9a:	b108      	cbz	r0, 8008ba0 <_fflush_r+0xc>
 8008b9c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008b9e:	b153      	cbz	r3, 8008bb6 <_fflush_r+0x22>
 8008ba0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8008ba4:	b908      	cbnz	r0, 8008baa <_fflush_r+0x16>
 8008ba6:	b002      	add	sp, #8
 8008ba8:	bd10      	pop	{r4, pc}
 8008baa:	4620      	mov	r0, r4
 8008bac:	b002      	add	sp, #8
 8008bae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bb2:	f7ff bf45 	b.w	8008a40 <__sflush_r>
 8008bb6:	9101      	str	r1, [sp, #4]
 8008bb8:	f000 f880 	bl	8008cbc <__sinit>
 8008bbc:	9901      	ldr	r1, [sp, #4]
 8008bbe:	e7ef      	b.n	8008ba0 <_fflush_r+0xc>

08008bc0 <_cleanup_r>:
 8008bc0:	4901      	ldr	r1, [pc, #4]	; (8008bc8 <_cleanup_r+0x8>)
 8008bc2:	f000 bb37 	b.w	8009234 <_fwalk_reent>
 8008bc6:	bf00      	nop
 8008bc8:	0800a6c5 	.word	0x0800a6c5

08008bcc <__sinit.part.1>:
 8008bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bd0:	4b35      	ldr	r3, [pc, #212]	; (8008ca8 <__sinit.part.1+0xdc>)
 8008bd2:	6845      	ldr	r5, [r0, #4]
 8008bd4:	63c3      	str	r3, [r0, #60]	; 0x3c
 8008bd6:	2400      	movs	r4, #0
 8008bd8:	4607      	mov	r7, r0
 8008bda:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 8008bde:	2304      	movs	r3, #4
 8008be0:	2103      	movs	r1, #3
 8008be2:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
 8008be6:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 8008bea:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 8008bee:	b083      	sub	sp, #12
 8008bf0:	602c      	str	r4, [r5, #0]
 8008bf2:	606c      	str	r4, [r5, #4]
 8008bf4:	60ac      	str	r4, [r5, #8]
 8008bf6:	666c      	str	r4, [r5, #100]	; 0x64
 8008bf8:	81ec      	strh	r4, [r5, #14]
 8008bfa:	612c      	str	r4, [r5, #16]
 8008bfc:	616c      	str	r4, [r5, #20]
 8008bfe:	61ac      	str	r4, [r5, #24]
 8008c00:	81ab      	strh	r3, [r5, #12]
 8008c02:	4621      	mov	r1, r4
 8008c04:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8008c08:	2208      	movs	r2, #8
 8008c0a:	f7fd f975 	bl	8005ef8 <memset>
 8008c0e:	68be      	ldr	r6, [r7, #8]
 8008c10:	f8df b098 	ldr.w	fp, [pc, #152]	; 8008cac <__sinit.part.1+0xe0>
 8008c14:	f8df a098 	ldr.w	sl, [pc, #152]	; 8008cb0 <__sinit.part.1+0xe4>
 8008c18:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8008cb4 <__sinit.part.1+0xe8>
 8008c1c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8008cb8 <__sinit.part.1+0xec>
 8008c20:	f8c5 b020 	str.w	fp, [r5, #32]
 8008c24:	2301      	movs	r3, #1
 8008c26:	2209      	movs	r2, #9
 8008c28:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 8008c2c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 8008c30:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8008c34:	61ed      	str	r5, [r5, #28]
 8008c36:	4621      	mov	r1, r4
 8008c38:	81f3      	strh	r3, [r6, #14]
 8008c3a:	81b2      	strh	r2, [r6, #12]
 8008c3c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 8008c40:	6034      	str	r4, [r6, #0]
 8008c42:	6074      	str	r4, [r6, #4]
 8008c44:	60b4      	str	r4, [r6, #8]
 8008c46:	6674      	str	r4, [r6, #100]	; 0x64
 8008c48:	6134      	str	r4, [r6, #16]
 8008c4a:	6174      	str	r4, [r6, #20]
 8008c4c:	61b4      	str	r4, [r6, #24]
 8008c4e:	2208      	movs	r2, #8
 8008c50:	9301      	str	r3, [sp, #4]
 8008c52:	f7fd f951 	bl	8005ef8 <memset>
 8008c56:	68fd      	ldr	r5, [r7, #12]
 8008c58:	61f6      	str	r6, [r6, #28]
 8008c5a:	2012      	movs	r0, #18
 8008c5c:	2202      	movs	r2, #2
 8008c5e:	f8c6 b020 	str.w	fp, [r6, #32]
 8008c62:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 8008c66:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 8008c6a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 8008c6e:	4621      	mov	r1, r4
 8008c70:	81a8      	strh	r0, [r5, #12]
 8008c72:	81ea      	strh	r2, [r5, #14]
 8008c74:	602c      	str	r4, [r5, #0]
 8008c76:	606c      	str	r4, [r5, #4]
 8008c78:	60ac      	str	r4, [r5, #8]
 8008c7a:	666c      	str	r4, [r5, #100]	; 0x64
 8008c7c:	612c      	str	r4, [r5, #16]
 8008c7e:	616c      	str	r4, [r5, #20]
 8008c80:	61ac      	str	r4, [r5, #24]
 8008c82:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8008c86:	2208      	movs	r2, #8
 8008c88:	f7fd f936 	bl	8005ef8 <memset>
 8008c8c:	9b01      	ldr	r3, [sp, #4]
 8008c8e:	61ed      	str	r5, [r5, #28]
 8008c90:	f8c5 b020 	str.w	fp, [r5, #32]
 8008c94:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 8008c98:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 8008c9c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8008ca0:	63bb      	str	r3, [r7, #56]	; 0x38
 8008ca2:	b003      	add	sp, #12
 8008ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ca8:	08008bc1 	.word	0x08008bc1
 8008cac:	0800a4a9 	.word	0x0800a4a9
 8008cb0:	0800a4cd 	.word	0x0800a4cd
 8008cb4:	0800a505 	.word	0x0800a505
 8008cb8:	0800a525 	.word	0x0800a525

08008cbc <__sinit>:
 8008cbc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008cbe:	b103      	cbz	r3, 8008cc2 <__sinit+0x6>
 8008cc0:	4770      	bx	lr
 8008cc2:	f7ff bf83 	b.w	8008bcc <__sinit.part.1>
 8008cc6:	bf00      	nop

08008cc8 <__sfp_lock_acquire>:
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop

08008ccc <__sfp_lock_release>:
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop

08008cd0 <_malloc_trim_r>:
 8008cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cd2:	4f23      	ldr	r7, [pc, #140]	; (8008d60 <_malloc_trim_r+0x90>)
 8008cd4:	460c      	mov	r4, r1
 8008cd6:	4606      	mov	r6, r0
 8008cd8:	f000 fe9c 	bl	8009a14 <__malloc_lock>
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	685d      	ldr	r5, [r3, #4]
 8008ce0:	f025 0503 	bic.w	r5, r5, #3
 8008ce4:	1b29      	subs	r1, r5, r4
 8008ce6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 8008cea:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8008cee:	f021 010f 	bic.w	r1, r1, #15
 8008cf2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 8008cf6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8008cfa:	db07      	blt.n	8008d0c <_malloc_trim_r+0x3c>
 8008cfc:	4630      	mov	r0, r6
 8008cfe:	2100      	movs	r1, #0
 8008d00:	f7f8 fd8c 	bl	800181c <_sbrk_r>
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	442b      	add	r3, r5
 8008d08:	4298      	cmp	r0, r3
 8008d0a:	d004      	beq.n	8008d16 <_malloc_trim_r+0x46>
 8008d0c:	4630      	mov	r0, r6
 8008d0e:	f000 fe83 	bl	8009a18 <__malloc_unlock>
 8008d12:	2000      	movs	r0, #0
 8008d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d16:	4630      	mov	r0, r6
 8008d18:	4261      	negs	r1, r4
 8008d1a:	f7f8 fd7f 	bl	800181c <_sbrk_r>
 8008d1e:	3001      	adds	r0, #1
 8008d20:	d00d      	beq.n	8008d3e <_malloc_trim_r+0x6e>
 8008d22:	4b10      	ldr	r3, [pc, #64]	; (8008d64 <_malloc_trim_r+0x94>)
 8008d24:	68ba      	ldr	r2, [r7, #8]
 8008d26:	6819      	ldr	r1, [r3, #0]
 8008d28:	1b2d      	subs	r5, r5, r4
 8008d2a:	f045 0501 	orr.w	r5, r5, #1
 8008d2e:	4630      	mov	r0, r6
 8008d30:	1b09      	subs	r1, r1, r4
 8008d32:	6055      	str	r5, [r2, #4]
 8008d34:	6019      	str	r1, [r3, #0]
 8008d36:	f000 fe6f 	bl	8009a18 <__malloc_unlock>
 8008d3a:	2001      	movs	r0, #1
 8008d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d3e:	4630      	mov	r0, r6
 8008d40:	2100      	movs	r1, #0
 8008d42:	f7f8 fd6b 	bl	800181c <_sbrk_r>
 8008d46:	68ba      	ldr	r2, [r7, #8]
 8008d48:	1a83      	subs	r3, r0, r2
 8008d4a:	2b0f      	cmp	r3, #15
 8008d4c:	ddde      	ble.n	8008d0c <_malloc_trim_r+0x3c>
 8008d4e:	4c06      	ldr	r4, [pc, #24]	; (8008d68 <_malloc_trim_r+0x98>)
 8008d50:	4904      	ldr	r1, [pc, #16]	; (8008d64 <_malloc_trim_r+0x94>)
 8008d52:	6824      	ldr	r4, [r4, #0]
 8008d54:	f043 0301 	orr.w	r3, r3, #1
 8008d58:	1b00      	subs	r0, r0, r4
 8008d5a:	6053      	str	r3, [r2, #4]
 8008d5c:	6008      	str	r0, [r1, #0]
 8008d5e:	e7d5      	b.n	8008d0c <_malloc_trim_r+0x3c>
 8008d60:	20000690 	.word	0x20000690
 8008d64:	20000eec 	.word	0x20000eec
 8008d68:	20000a9c 	.word	0x20000a9c

08008d6c <_free_r>:
 8008d6c:	2900      	cmp	r1, #0
 8008d6e:	d04e      	beq.n	8008e0e <_free_r+0xa2>
 8008d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d74:	460c      	mov	r4, r1
 8008d76:	4680      	mov	r8, r0
 8008d78:	f000 fe4c 	bl	8009a14 <__malloc_lock>
 8008d7c:	f854 7c04 	ldr.w	r7, [r4, #-4]
 8008d80:	4962      	ldr	r1, [pc, #392]	; (8008f0c <_free_r+0x1a0>)
 8008d82:	f027 0201 	bic.w	r2, r7, #1
 8008d86:	f1a4 0508 	sub.w	r5, r4, #8
 8008d8a:	18ab      	adds	r3, r5, r2
 8008d8c:	688e      	ldr	r6, [r1, #8]
 8008d8e:	6858      	ldr	r0, [r3, #4]
 8008d90:	429e      	cmp	r6, r3
 8008d92:	f020 0003 	bic.w	r0, r0, #3
 8008d96:	d05a      	beq.n	8008e4e <_free_r+0xe2>
 8008d98:	07fe      	lsls	r6, r7, #31
 8008d9a:	6058      	str	r0, [r3, #4]
 8008d9c:	d40b      	bmi.n	8008db6 <_free_r+0x4a>
 8008d9e:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8008da2:	1bed      	subs	r5, r5, r7
 8008da4:	f101 0e08 	add.w	lr, r1, #8
 8008da8:	68ac      	ldr	r4, [r5, #8]
 8008daa:	4574      	cmp	r4, lr
 8008dac:	443a      	add	r2, r7
 8008dae:	d067      	beq.n	8008e80 <_free_r+0x114>
 8008db0:	68ef      	ldr	r7, [r5, #12]
 8008db2:	60e7      	str	r7, [r4, #12]
 8008db4:	60bc      	str	r4, [r7, #8]
 8008db6:	181c      	adds	r4, r3, r0
 8008db8:	6864      	ldr	r4, [r4, #4]
 8008dba:	07e4      	lsls	r4, r4, #31
 8008dbc:	d40c      	bmi.n	8008dd8 <_free_r+0x6c>
 8008dbe:	4f54      	ldr	r7, [pc, #336]	; (8008f10 <_free_r+0x1a4>)
 8008dc0:	689c      	ldr	r4, [r3, #8]
 8008dc2:	42bc      	cmp	r4, r7
 8008dc4:	4402      	add	r2, r0
 8008dc6:	d07c      	beq.n	8008ec2 <_free_r+0x156>
 8008dc8:	68d8      	ldr	r0, [r3, #12]
 8008dca:	60e0      	str	r0, [r4, #12]
 8008dcc:	f042 0301 	orr.w	r3, r2, #1
 8008dd0:	6084      	str	r4, [r0, #8]
 8008dd2:	606b      	str	r3, [r5, #4]
 8008dd4:	50aa      	str	r2, [r5, r2]
 8008dd6:	e003      	b.n	8008de0 <_free_r+0x74>
 8008dd8:	f042 0301 	orr.w	r3, r2, #1
 8008ddc:	606b      	str	r3, [r5, #4]
 8008dde:	50aa      	str	r2, [r5, r2]
 8008de0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8008de4:	d214      	bcs.n	8008e10 <_free_r+0xa4>
 8008de6:	08d2      	lsrs	r2, r2, #3
 8008de8:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8008dec:	6848      	ldr	r0, [r1, #4]
 8008dee:	689f      	ldr	r7, [r3, #8]
 8008df0:	60af      	str	r7, [r5, #8]
 8008df2:	1092      	asrs	r2, r2, #2
 8008df4:	2401      	movs	r4, #1
 8008df6:	fa04 f202 	lsl.w	r2, r4, r2
 8008dfa:	4310      	orrs	r0, r2
 8008dfc:	60eb      	str	r3, [r5, #12]
 8008dfe:	6048      	str	r0, [r1, #4]
 8008e00:	609d      	str	r5, [r3, #8]
 8008e02:	60fd      	str	r5, [r7, #12]
 8008e04:	4640      	mov	r0, r8
 8008e06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e0a:	f000 be05 	b.w	8009a18 <__malloc_unlock>
 8008e0e:	4770      	bx	lr
 8008e10:	0a53      	lsrs	r3, r2, #9
 8008e12:	2b04      	cmp	r3, #4
 8008e14:	d847      	bhi.n	8008ea6 <_free_r+0x13a>
 8008e16:	0993      	lsrs	r3, r2, #6
 8008e18:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8008e1c:	0060      	lsls	r0, r4, #1
 8008e1e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 8008e22:	493a      	ldr	r1, [pc, #232]	; (8008f0c <_free_r+0x1a0>)
 8008e24:	6883      	ldr	r3, [r0, #8]
 8008e26:	4283      	cmp	r3, r0
 8008e28:	d043      	beq.n	8008eb2 <_free_r+0x146>
 8008e2a:	6859      	ldr	r1, [r3, #4]
 8008e2c:	f021 0103 	bic.w	r1, r1, #3
 8008e30:	4291      	cmp	r1, r2
 8008e32:	d902      	bls.n	8008e3a <_free_r+0xce>
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	4298      	cmp	r0, r3
 8008e38:	d1f7      	bne.n	8008e2a <_free_r+0xbe>
 8008e3a:	68da      	ldr	r2, [r3, #12]
 8008e3c:	60ea      	str	r2, [r5, #12]
 8008e3e:	60ab      	str	r3, [r5, #8]
 8008e40:	4640      	mov	r0, r8
 8008e42:	6095      	str	r5, [r2, #8]
 8008e44:	60dd      	str	r5, [r3, #12]
 8008e46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e4a:	f000 bde5 	b.w	8009a18 <__malloc_unlock>
 8008e4e:	07ff      	lsls	r7, r7, #31
 8008e50:	4402      	add	r2, r0
 8008e52:	d407      	bmi.n	8008e64 <_free_r+0xf8>
 8008e54:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008e58:	1aed      	subs	r5, r5, r3
 8008e5a:	441a      	add	r2, r3
 8008e5c:	68a8      	ldr	r0, [r5, #8]
 8008e5e:	68eb      	ldr	r3, [r5, #12]
 8008e60:	60c3      	str	r3, [r0, #12]
 8008e62:	6098      	str	r0, [r3, #8]
 8008e64:	4b2b      	ldr	r3, [pc, #172]	; (8008f14 <_free_r+0x1a8>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f042 0001 	orr.w	r0, r2, #1
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	6068      	str	r0, [r5, #4]
 8008e70:	608d      	str	r5, [r1, #8]
 8008e72:	d3c7      	bcc.n	8008e04 <_free_r+0x98>
 8008e74:	4b28      	ldr	r3, [pc, #160]	; (8008f18 <_free_r+0x1ac>)
 8008e76:	4640      	mov	r0, r8
 8008e78:	6819      	ldr	r1, [r3, #0]
 8008e7a:	f7ff ff29 	bl	8008cd0 <_malloc_trim_r>
 8008e7e:	e7c1      	b.n	8008e04 <_free_r+0x98>
 8008e80:	1819      	adds	r1, r3, r0
 8008e82:	6849      	ldr	r1, [r1, #4]
 8008e84:	07c9      	lsls	r1, r1, #31
 8008e86:	d409      	bmi.n	8008e9c <_free_r+0x130>
 8008e88:	68d9      	ldr	r1, [r3, #12]
 8008e8a:	689b      	ldr	r3, [r3, #8]
 8008e8c:	4402      	add	r2, r0
 8008e8e:	f042 0001 	orr.w	r0, r2, #1
 8008e92:	60d9      	str	r1, [r3, #12]
 8008e94:	608b      	str	r3, [r1, #8]
 8008e96:	6068      	str	r0, [r5, #4]
 8008e98:	50aa      	str	r2, [r5, r2]
 8008e9a:	e7b3      	b.n	8008e04 <_free_r+0x98>
 8008e9c:	f042 0301 	orr.w	r3, r2, #1
 8008ea0:	606b      	str	r3, [r5, #4]
 8008ea2:	50aa      	str	r2, [r5, r2]
 8008ea4:	e7ae      	b.n	8008e04 <_free_r+0x98>
 8008ea6:	2b14      	cmp	r3, #20
 8008ea8:	d814      	bhi.n	8008ed4 <_free_r+0x168>
 8008eaa:	f103 045b 	add.w	r4, r3, #91	; 0x5b
 8008eae:	0060      	lsls	r0, r4, #1
 8008eb0:	e7b5      	b.n	8008e1e <_free_r+0xb2>
 8008eb2:	684a      	ldr	r2, [r1, #4]
 8008eb4:	10a4      	asrs	r4, r4, #2
 8008eb6:	2001      	movs	r0, #1
 8008eb8:	40a0      	lsls	r0, r4
 8008eba:	4302      	orrs	r2, r0
 8008ebc:	604a      	str	r2, [r1, #4]
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	e7bc      	b.n	8008e3c <_free_r+0xd0>
 8008ec2:	f042 0301 	orr.w	r3, r2, #1
 8008ec6:	614d      	str	r5, [r1, #20]
 8008ec8:	610d      	str	r5, [r1, #16]
 8008eca:	60ec      	str	r4, [r5, #12]
 8008ecc:	60ac      	str	r4, [r5, #8]
 8008ece:	606b      	str	r3, [r5, #4]
 8008ed0:	50aa      	str	r2, [r5, r2]
 8008ed2:	e797      	b.n	8008e04 <_free_r+0x98>
 8008ed4:	2b54      	cmp	r3, #84	; 0x54
 8008ed6:	d804      	bhi.n	8008ee2 <_free_r+0x176>
 8008ed8:	0b13      	lsrs	r3, r2, #12
 8008eda:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 8008ede:	0060      	lsls	r0, r4, #1
 8008ee0:	e79d      	b.n	8008e1e <_free_r+0xb2>
 8008ee2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008ee6:	d804      	bhi.n	8008ef2 <_free_r+0x186>
 8008ee8:	0bd3      	lsrs	r3, r2, #15
 8008eea:	f103 0477 	add.w	r4, r3, #119	; 0x77
 8008eee:	0060      	lsls	r0, r4, #1
 8008ef0:	e795      	b.n	8008e1e <_free_r+0xb2>
 8008ef2:	f240 5054 	movw	r0, #1364	; 0x554
 8008ef6:	4283      	cmp	r3, r0
 8008ef8:	d804      	bhi.n	8008f04 <_free_r+0x198>
 8008efa:	0c93      	lsrs	r3, r2, #18
 8008efc:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 8008f00:	0060      	lsls	r0, r4, #1
 8008f02:	e78c      	b.n	8008e1e <_free_r+0xb2>
 8008f04:	20fc      	movs	r0, #252	; 0xfc
 8008f06:	247e      	movs	r4, #126	; 0x7e
 8008f08:	e789      	b.n	8008e1e <_free_r+0xb2>
 8008f0a:	bf00      	nop
 8008f0c:	20000690 	.word	0x20000690
 8008f10:	20000698 	.word	0x20000698
 8008f14:	20000a98 	.word	0x20000a98
 8008f18:	20000ee8 	.word	0x20000ee8

08008f1c <__sfvwrite_r>:
 8008f1c:	6893      	ldr	r3, [r2, #8]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d07a      	beq.n	8009018 <__sfvwrite_r+0xfc>
 8008f22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f26:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8008f2a:	f01e 0f08 	tst.w	lr, #8
 8008f2e:	b083      	sub	sp, #12
 8008f30:	460c      	mov	r4, r1
 8008f32:	4681      	mov	r9, r0
 8008f34:	4616      	mov	r6, r2
 8008f36:	d026      	beq.n	8008f86 <__sfvwrite_r+0x6a>
 8008f38:	690b      	ldr	r3, [r1, #16]
 8008f3a:	b323      	cbz	r3, 8008f86 <__sfvwrite_r+0x6a>
 8008f3c:	f00e 0802 	and.w	r8, lr, #2
 8008f40:	fa1f f088 	uxth.w	r0, r8
 8008f44:	6835      	ldr	r5, [r6, #0]
 8008f46:	b370      	cbz	r0, 8008fa6 <__sfvwrite_r+0x8a>
 8008f48:	f04f 0a00 	mov.w	sl, #0
 8008f4c:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 8009230 <__sfvwrite_r+0x314>
 8008f50:	46d0      	mov	r8, sl
 8008f52:	45d8      	cmp	r8, fp
 8008f54:	4643      	mov	r3, r8
 8008f56:	4652      	mov	r2, sl
 8008f58:	bf28      	it	cs
 8008f5a:	465b      	movcs	r3, fp
 8008f5c:	4648      	mov	r0, r9
 8008f5e:	f1b8 0f00 	cmp.w	r8, #0
 8008f62:	d053      	beq.n	800900c <__sfvwrite_r+0xf0>
 8008f64:	69e1      	ldr	r1, [r4, #28]
 8008f66:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8008f68:	47b8      	blx	r7
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	dd73      	ble.n	8009056 <__sfvwrite_r+0x13a>
 8008f6e:	68b3      	ldr	r3, [r6, #8]
 8008f70:	1a1b      	subs	r3, r3, r0
 8008f72:	4482      	add	sl, r0
 8008f74:	ebc0 0808 	rsb	r8, r0, r8
 8008f78:	60b3      	str	r3, [r6, #8]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d1e9      	bne.n	8008f52 <__sfvwrite_r+0x36>
 8008f7e:	2000      	movs	r0, #0
 8008f80:	b003      	add	sp, #12
 8008f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f86:	4648      	mov	r0, r9
 8008f88:	4621      	mov	r1, r4
 8008f8a:	f7fe fcb1 	bl	80078f0 <__swsetup_r>
 8008f8e:	2800      	cmp	r0, #0
 8008f90:	f040 8145 	bne.w	800921e <__sfvwrite_r+0x302>
 8008f94:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 8008f98:	6835      	ldr	r5, [r6, #0]
 8008f9a:	f00e 0802 	and.w	r8, lr, #2
 8008f9e:	fa1f f088 	uxth.w	r0, r8
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	d1d0      	bne.n	8008f48 <__sfvwrite_r+0x2c>
 8008fa6:	f01e 0b01 	ands.w	fp, lr, #1
 8008faa:	d15d      	bne.n	8009068 <__sfvwrite_r+0x14c>
 8008fac:	46d8      	mov	r8, fp
 8008fae:	f1b8 0f00 	cmp.w	r8, #0
 8008fb2:	d025      	beq.n	8009000 <__sfvwrite_r+0xe4>
 8008fb4:	f41e 7f00 	tst.w	lr, #512	; 0x200
 8008fb8:	68a7      	ldr	r7, [r4, #8]
 8008fba:	d02f      	beq.n	800901c <__sfvwrite_r+0x100>
 8008fbc:	45b8      	cmp	r8, r7
 8008fbe:	46ba      	mov	sl, r7
 8008fc0:	f0c0 80a9 	bcc.w	8009116 <__sfvwrite_r+0x1fa>
 8008fc4:	f41e 6f90 	tst.w	lr, #1152	; 0x480
 8008fc8:	f040 80b6 	bne.w	8009138 <__sfvwrite_r+0x21c>
 8008fcc:	6820      	ldr	r0, [r4, #0]
 8008fce:	4652      	mov	r2, sl
 8008fd0:	4659      	mov	r1, fp
 8008fd2:	f000 fcbb 	bl	800994c <memmove>
 8008fd6:	68a0      	ldr	r0, [r4, #8]
 8008fd8:	6822      	ldr	r2, [r4, #0]
 8008fda:	1bc0      	subs	r0, r0, r7
 8008fdc:	eb02 030a 	add.w	r3, r2, sl
 8008fe0:	60a0      	str	r0, [r4, #8]
 8008fe2:	6023      	str	r3, [r4, #0]
 8008fe4:	4640      	mov	r0, r8
 8008fe6:	68b3      	ldr	r3, [r6, #8]
 8008fe8:	1a1b      	subs	r3, r3, r0
 8008fea:	4483      	add	fp, r0
 8008fec:	ebc0 0808 	rsb	r8, r0, r8
 8008ff0:	60b3      	str	r3, [r6, #8]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d0c3      	beq.n	8008f7e <__sfvwrite_r+0x62>
 8008ff6:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 8008ffa:	f1b8 0f00 	cmp.w	r8, #0
 8008ffe:	d1d9      	bne.n	8008fb4 <__sfvwrite_r+0x98>
 8009000:	f8d5 b000 	ldr.w	fp, [r5]
 8009004:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8009008:	3508      	adds	r5, #8
 800900a:	e7d0      	b.n	8008fae <__sfvwrite_r+0x92>
 800900c:	f8d5 a000 	ldr.w	sl, [r5]
 8009010:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8009014:	3508      	adds	r5, #8
 8009016:	e79c      	b.n	8008f52 <__sfvwrite_r+0x36>
 8009018:	2000      	movs	r0, #0
 800901a:	4770      	bx	lr
 800901c:	6820      	ldr	r0, [r4, #0]
 800901e:	6923      	ldr	r3, [r4, #16]
 8009020:	4298      	cmp	r0, r3
 8009022:	d803      	bhi.n	800902c <__sfvwrite_r+0x110>
 8009024:	6962      	ldr	r2, [r4, #20]
 8009026:	4590      	cmp	r8, r2
 8009028:	f080 80b9 	bcs.w	800919e <__sfvwrite_r+0x282>
 800902c:	4547      	cmp	r7, r8
 800902e:	bf28      	it	cs
 8009030:	4647      	movcs	r7, r8
 8009032:	463a      	mov	r2, r7
 8009034:	4659      	mov	r1, fp
 8009036:	f000 fc89 	bl	800994c <memmove>
 800903a:	68a3      	ldr	r3, [r4, #8]
 800903c:	6822      	ldr	r2, [r4, #0]
 800903e:	1bdb      	subs	r3, r3, r7
 8009040:	443a      	add	r2, r7
 8009042:	60a3      	str	r3, [r4, #8]
 8009044:	6022      	str	r2, [r4, #0]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d14a      	bne.n	80090e0 <__sfvwrite_r+0x1c4>
 800904a:	4648      	mov	r0, r9
 800904c:	4621      	mov	r1, r4
 800904e:	f7ff fda1 	bl	8008b94 <_fflush_r>
 8009052:	2800      	cmp	r0, #0
 8009054:	d044      	beq.n	80090e0 <__sfvwrite_r+0x1c4>
 8009056:	89a3      	ldrh	r3, [r4, #12]
 8009058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800905c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009060:	81a3      	strh	r3, [r4, #12]
 8009062:	b003      	add	sp, #12
 8009064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009068:	4680      	mov	r8, r0
 800906a:	9000      	str	r0, [sp, #0]
 800906c:	4683      	mov	fp, r0
 800906e:	4682      	mov	sl, r0
 8009070:	f1ba 0f00 	cmp.w	sl, #0
 8009074:	d02c      	beq.n	80090d0 <__sfvwrite_r+0x1b4>
 8009076:	9b00      	ldr	r3, [sp, #0]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d050      	beq.n	800911e <__sfvwrite_r+0x202>
 800907c:	6820      	ldr	r0, [r4, #0]
 800907e:	6921      	ldr	r1, [r4, #16]
 8009080:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8009084:	6962      	ldr	r2, [r4, #20]
 8009086:	45d0      	cmp	r8, sl
 8009088:	4643      	mov	r3, r8
 800908a:	bf28      	it	cs
 800908c:	4653      	movcs	r3, sl
 800908e:	4288      	cmp	r0, r1
 8009090:	461f      	mov	r7, r3
 8009092:	d904      	bls.n	800909e <__sfvwrite_r+0x182>
 8009094:	eb0e 0c02 	add.w	ip, lr, r2
 8009098:	4563      	cmp	r3, ip
 800909a:	f300 8092 	bgt.w	80091c2 <__sfvwrite_r+0x2a6>
 800909e:	4293      	cmp	r3, r2
 80090a0:	db20      	blt.n	80090e4 <__sfvwrite_r+0x1c8>
 80090a2:	4613      	mov	r3, r2
 80090a4:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80090a6:	69e1      	ldr	r1, [r4, #28]
 80090a8:	4648      	mov	r0, r9
 80090aa:	465a      	mov	r2, fp
 80090ac:	47b8      	blx	r7
 80090ae:	1e07      	subs	r7, r0, #0
 80090b0:	ddd1      	ble.n	8009056 <__sfvwrite_r+0x13a>
 80090b2:	ebb8 0807 	subs.w	r8, r8, r7
 80090b6:	d025      	beq.n	8009104 <__sfvwrite_r+0x1e8>
 80090b8:	68b3      	ldr	r3, [r6, #8]
 80090ba:	1bdb      	subs	r3, r3, r7
 80090bc:	44bb      	add	fp, r7
 80090be:	ebc7 0a0a 	rsb	sl, r7, sl
 80090c2:	60b3      	str	r3, [r6, #8]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f43f af5a 	beq.w	8008f7e <__sfvwrite_r+0x62>
 80090ca:	f1ba 0f00 	cmp.w	sl, #0
 80090ce:	d1d2      	bne.n	8009076 <__sfvwrite_r+0x15a>
 80090d0:	2300      	movs	r3, #0
 80090d2:	f8d5 b000 	ldr.w	fp, [r5]
 80090d6:	f8d5 a004 	ldr.w	sl, [r5, #4]
 80090da:	9300      	str	r3, [sp, #0]
 80090dc:	3508      	adds	r5, #8
 80090de:	e7c7      	b.n	8009070 <__sfvwrite_r+0x154>
 80090e0:	4638      	mov	r0, r7
 80090e2:	e780      	b.n	8008fe6 <__sfvwrite_r+0xca>
 80090e4:	461a      	mov	r2, r3
 80090e6:	4659      	mov	r1, fp
 80090e8:	9301      	str	r3, [sp, #4]
 80090ea:	f000 fc2f 	bl	800994c <memmove>
 80090ee:	68a2      	ldr	r2, [r4, #8]
 80090f0:	6821      	ldr	r1, [r4, #0]
 80090f2:	9b01      	ldr	r3, [sp, #4]
 80090f4:	ebb8 0807 	subs.w	r8, r8, r7
 80090f8:	eba2 0203 	sub.w	r2, r2, r3
 80090fc:	440b      	add	r3, r1
 80090fe:	60a2      	str	r2, [r4, #8]
 8009100:	6023      	str	r3, [r4, #0]
 8009102:	d1d9      	bne.n	80090b8 <__sfvwrite_r+0x19c>
 8009104:	4648      	mov	r0, r9
 8009106:	4621      	mov	r1, r4
 8009108:	f7ff fd44 	bl	8008b94 <_fflush_r>
 800910c:	2800      	cmp	r0, #0
 800910e:	d1a2      	bne.n	8009056 <__sfvwrite_r+0x13a>
 8009110:	f8cd 8000 	str.w	r8, [sp]
 8009114:	e7d0      	b.n	80090b8 <__sfvwrite_r+0x19c>
 8009116:	6820      	ldr	r0, [r4, #0]
 8009118:	4647      	mov	r7, r8
 800911a:	46c2      	mov	sl, r8
 800911c:	e757      	b.n	8008fce <__sfvwrite_r+0xb2>
 800911e:	4658      	mov	r0, fp
 8009120:	210a      	movs	r1, #10
 8009122:	4652      	mov	r2, sl
 8009124:	f000 fbc8 	bl	80098b8 <memchr>
 8009128:	2800      	cmp	r0, #0
 800912a:	d073      	beq.n	8009214 <__sfvwrite_r+0x2f8>
 800912c:	3001      	adds	r0, #1
 800912e:	2301      	movs	r3, #1
 8009130:	ebcb 0800 	rsb	r8, fp, r0
 8009134:	9300      	str	r3, [sp, #0]
 8009136:	e7a1      	b.n	800907c <__sfvwrite_r+0x160>
 8009138:	6967      	ldr	r7, [r4, #20]
 800913a:	6921      	ldr	r1, [r4, #16]
 800913c:	6823      	ldr	r3, [r4, #0]
 800913e:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8009142:	1a5b      	subs	r3, r3, r1
 8009144:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 8009148:	1c58      	adds	r0, r3, #1
 800914a:	107f      	asrs	r7, r7, #1
 800914c:	4440      	add	r0, r8
 800914e:	4287      	cmp	r7, r0
 8009150:	463a      	mov	r2, r7
 8009152:	bf3c      	itt	cc
 8009154:	4607      	movcc	r7, r0
 8009156:	463a      	movcc	r2, r7
 8009158:	f41e 6f80 	tst.w	lr, #1024	; 0x400
 800915c:	9300      	str	r3, [sp, #0]
 800915e:	d046      	beq.n	80091ee <__sfvwrite_r+0x2d2>
 8009160:	4611      	mov	r1, r2
 8009162:	4648      	mov	r0, r9
 8009164:	f000 f916 	bl	8009394 <_malloc_r>
 8009168:	9b00      	ldr	r3, [sp, #0]
 800916a:	4682      	mov	sl, r0
 800916c:	2800      	cmp	r0, #0
 800916e:	d059      	beq.n	8009224 <__sfvwrite_r+0x308>
 8009170:	461a      	mov	r2, r3
 8009172:	6921      	ldr	r1, [r4, #16]
 8009174:	9300      	str	r3, [sp, #0]
 8009176:	f7f7 f8af 	bl	80002d8 <memcpy>
 800917a:	89a2      	ldrh	r2, [r4, #12]
 800917c:	9b00      	ldr	r3, [sp, #0]
 800917e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009182:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009186:	81a2      	strh	r2, [r4, #12]
 8009188:	eb0a 0003 	add.w	r0, sl, r3
 800918c:	1afb      	subs	r3, r7, r3
 800918e:	f8c4 a010 	str.w	sl, [r4, #16]
 8009192:	6167      	str	r7, [r4, #20]
 8009194:	6020      	str	r0, [r4, #0]
 8009196:	60a3      	str	r3, [r4, #8]
 8009198:	4647      	mov	r7, r8
 800919a:	46c2      	mov	sl, r8
 800919c:	e717      	b.n	8008fce <__sfvwrite_r+0xb2>
 800919e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80091a2:	4543      	cmp	r3, r8
 80091a4:	bf28      	it	cs
 80091a6:	4643      	movcs	r3, r8
 80091a8:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80091aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80091ae:	4648      	mov	r0, r9
 80091b0:	fb03 f302 	mul.w	r3, r3, r2
 80091b4:	69e1      	ldr	r1, [r4, #28]
 80091b6:	465a      	mov	r2, fp
 80091b8:	47b8      	blx	r7
 80091ba:	2800      	cmp	r0, #0
 80091bc:	f73f af13 	bgt.w	8008fe6 <__sfvwrite_r+0xca>
 80091c0:	e749      	b.n	8009056 <__sfvwrite_r+0x13a>
 80091c2:	4662      	mov	r2, ip
 80091c4:	4659      	mov	r1, fp
 80091c6:	f8cd c004 	str.w	ip, [sp, #4]
 80091ca:	f000 fbbf 	bl	800994c <memmove>
 80091ce:	6823      	ldr	r3, [r4, #0]
 80091d0:	f8dd c004 	ldr.w	ip, [sp, #4]
 80091d4:	4463      	add	r3, ip
 80091d6:	6023      	str	r3, [r4, #0]
 80091d8:	4648      	mov	r0, r9
 80091da:	4621      	mov	r1, r4
 80091dc:	f7ff fcda 	bl	8008b94 <_fflush_r>
 80091e0:	f8dd c004 	ldr.w	ip, [sp, #4]
 80091e4:	2800      	cmp	r0, #0
 80091e6:	f47f af36 	bne.w	8009056 <__sfvwrite_r+0x13a>
 80091ea:	4667      	mov	r7, ip
 80091ec:	e761      	b.n	80090b2 <__sfvwrite_r+0x196>
 80091ee:	4648      	mov	r0, r9
 80091f0:	f000 ff36 	bl	800a060 <_realloc_r>
 80091f4:	9b00      	ldr	r3, [sp, #0]
 80091f6:	4682      	mov	sl, r0
 80091f8:	2800      	cmp	r0, #0
 80091fa:	d1c5      	bne.n	8009188 <__sfvwrite_r+0x26c>
 80091fc:	4648      	mov	r0, r9
 80091fe:	6921      	ldr	r1, [r4, #16]
 8009200:	f7ff fdb4 	bl	8008d6c <_free_r>
 8009204:	89a3      	ldrh	r3, [r4, #12]
 8009206:	220c      	movs	r2, #12
 8009208:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800920c:	b29b      	uxth	r3, r3
 800920e:	f8c9 2000 	str.w	r2, [r9]
 8009212:	e721      	b.n	8009058 <__sfvwrite_r+0x13c>
 8009214:	2301      	movs	r3, #1
 8009216:	f10a 0801 	add.w	r8, sl, #1
 800921a:	9300      	str	r3, [sp, #0]
 800921c:	e72e      	b.n	800907c <__sfvwrite_r+0x160>
 800921e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009222:	e6ad      	b.n	8008f80 <__sfvwrite_r+0x64>
 8009224:	230c      	movs	r3, #12
 8009226:	f8c9 3000 	str.w	r3, [r9]
 800922a:	89a3      	ldrh	r3, [r4, #12]
 800922c:	e714      	b.n	8009058 <__sfvwrite_r+0x13c>
 800922e:	bf00      	nop
 8009230:	7ffffc00 	.word	0x7ffffc00

08009234 <_fwalk_reent>:
 8009234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009238:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 800923c:	d01f      	beq.n	800927e <_fwalk_reent+0x4a>
 800923e:	4688      	mov	r8, r1
 8009240:	4606      	mov	r6, r0
 8009242:	f04f 0900 	mov.w	r9, #0
 8009246:	687d      	ldr	r5, [r7, #4]
 8009248:	68bc      	ldr	r4, [r7, #8]
 800924a:	3d01      	subs	r5, #1
 800924c:	d411      	bmi.n	8009272 <_fwalk_reent+0x3e>
 800924e:	89a3      	ldrh	r3, [r4, #12]
 8009250:	2b01      	cmp	r3, #1
 8009252:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8009256:	d908      	bls.n	800926a <_fwalk_reent+0x36>
 8009258:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800925c:	3301      	adds	r3, #1
 800925e:	4621      	mov	r1, r4
 8009260:	4630      	mov	r0, r6
 8009262:	d002      	beq.n	800926a <_fwalk_reent+0x36>
 8009264:	47c0      	blx	r8
 8009266:	ea49 0900 	orr.w	r9, r9, r0
 800926a:	1c6b      	adds	r3, r5, #1
 800926c:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8009270:	d1ed      	bne.n	800924e <_fwalk_reent+0x1a>
 8009272:	683f      	ldr	r7, [r7, #0]
 8009274:	2f00      	cmp	r7, #0
 8009276:	d1e6      	bne.n	8009246 <_fwalk_reent+0x12>
 8009278:	4648      	mov	r0, r9
 800927a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800927e:	46b9      	mov	r9, r7
 8009280:	4648      	mov	r0, r9
 8009282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009286:	bf00      	nop

08009288 <__locale_charset>:
 8009288:	4800      	ldr	r0, [pc, #0]	; (800928c <__locale_charset+0x4>)
 800928a:	4770      	bx	lr
 800928c:	2000066c 	.word	0x2000066c

08009290 <__locale_mb_cur_max>:
 8009290:	4b01      	ldr	r3, [pc, #4]	; (8009298 <__locale_mb_cur_max+0x8>)
 8009292:	6818      	ldr	r0, [r3, #0]
 8009294:	4770      	bx	lr
 8009296:	bf00      	nop
 8009298:	2000068c 	.word	0x2000068c

0800929c <_localeconv_r>:
 800929c:	4800      	ldr	r0, [pc, #0]	; (80092a0 <_localeconv_r+0x4>)
 800929e:	4770      	bx	lr
 80092a0:	20000634 	.word	0x20000634

080092a4 <__smakebuf_r>:
 80092a4:	898b      	ldrh	r3, [r1, #12]
 80092a6:	b29a      	uxth	r2, r3
 80092a8:	f012 0f02 	tst.w	r2, #2
 80092ac:	d13c      	bne.n	8009328 <__smakebuf_r+0x84>
 80092ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092b0:	460c      	mov	r4, r1
 80092b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092b6:	2900      	cmp	r1, #0
 80092b8:	b091      	sub	sp, #68	; 0x44
 80092ba:	4605      	mov	r5, r0
 80092bc:	db19      	blt.n	80092f2 <__smakebuf_r+0x4e>
 80092be:	aa01      	add	r2, sp, #4
 80092c0:	f7f8 fac9 	bl	8001856 <_fstat_r>
 80092c4:	2800      	cmp	r0, #0
 80092c6:	db12      	blt.n	80092ee <__smakebuf_r+0x4a>
 80092c8:	9b02      	ldr	r3, [sp, #8]
 80092ca:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80092ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80092d2:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
 80092d6:	fab7 f787 	clz	r7, r7
 80092da:	ea4f 1757 	mov.w	r7, r7, lsr #5
 80092de:	d02a      	beq.n	8009336 <__smakebuf_r+0x92>
 80092e0:	89a3      	ldrh	r3, [r4, #12]
 80092e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80092e6:	81a3      	strh	r3, [r4, #12]
 80092e8:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80092ec:	e00b      	b.n	8009306 <__smakebuf_r+0x62>
 80092ee:	89a3      	ldrh	r3, [r4, #12]
 80092f0:	b29a      	uxth	r2, r3
 80092f2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80092f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80092fa:	81a3      	strh	r3, [r4, #12]
 80092fc:	bf0c      	ite	eq
 80092fe:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 8009302:	2640      	movne	r6, #64	; 0x40
 8009304:	2700      	movs	r7, #0
 8009306:	4628      	mov	r0, r5
 8009308:	4631      	mov	r1, r6
 800930a:	f000 f843 	bl	8009394 <_malloc_r>
 800930e:	89a3      	ldrh	r3, [r4, #12]
 8009310:	b340      	cbz	r0, 8009364 <__smakebuf_r+0xc0>
 8009312:	4a1a      	ldr	r2, [pc, #104]	; (800937c <__smakebuf_r+0xd8>)
 8009314:	63ea      	str	r2, [r5, #60]	; 0x3c
 8009316:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800931a:	81a3      	strh	r3, [r4, #12]
 800931c:	6020      	str	r0, [r4, #0]
 800931e:	6120      	str	r0, [r4, #16]
 8009320:	6166      	str	r6, [r4, #20]
 8009322:	b99f      	cbnz	r7, 800934c <__smakebuf_r+0xa8>
 8009324:	b011      	add	sp, #68	; 0x44
 8009326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009328:	f101 0343 	add.w	r3, r1, #67	; 0x43
 800932c:	2201      	movs	r2, #1
 800932e:	600b      	str	r3, [r1, #0]
 8009330:	610b      	str	r3, [r1, #16]
 8009332:	614a      	str	r2, [r1, #20]
 8009334:	4770      	bx	lr
 8009336:	4b12      	ldr	r3, [pc, #72]	; (8009380 <__smakebuf_r+0xdc>)
 8009338:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800933a:	429a      	cmp	r2, r3
 800933c:	d1d0      	bne.n	80092e0 <__smakebuf_r+0x3c>
 800933e:	89a3      	ldrh	r3, [r4, #12]
 8009340:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8009344:	4333      	orrs	r3, r6
 8009346:	81a3      	strh	r3, [r4, #12]
 8009348:	64e6      	str	r6, [r4, #76]	; 0x4c
 800934a:	e7dc      	b.n	8009306 <__smakebuf_r+0x62>
 800934c:	4628      	mov	r0, r5
 800934e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009352:	f7f8 fa85 	bl	8001860 <_isatty_r>
 8009356:	2800      	cmp	r0, #0
 8009358:	d0e4      	beq.n	8009324 <__smakebuf_r+0x80>
 800935a:	89a3      	ldrh	r3, [r4, #12]
 800935c:	f043 0301 	orr.w	r3, r3, #1
 8009360:	81a3      	strh	r3, [r4, #12]
 8009362:	e7df      	b.n	8009324 <__smakebuf_r+0x80>
 8009364:	059a      	lsls	r2, r3, #22
 8009366:	d4dd      	bmi.n	8009324 <__smakebuf_r+0x80>
 8009368:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800936c:	f043 0302 	orr.w	r3, r3, #2
 8009370:	2101      	movs	r1, #1
 8009372:	81a3      	strh	r3, [r4, #12]
 8009374:	6022      	str	r2, [r4, #0]
 8009376:	6122      	str	r2, [r4, #16]
 8009378:	6161      	str	r1, [r4, #20]
 800937a:	e7d3      	b.n	8009324 <__smakebuf_r+0x80>
 800937c:	08008bc1 	.word	0x08008bc1
 8009380:	0800a505 	.word	0x0800a505

08009384 <malloc>:
 8009384:	4b02      	ldr	r3, [pc, #8]	; (8009390 <malloc+0xc>)
 8009386:	4601      	mov	r1, r0
 8009388:	6818      	ldr	r0, [r3, #0]
 800938a:	f000 b803 	b.w	8009394 <_malloc_r>
 800938e:	bf00      	nop
 8009390:	20000630 	.word	0x20000630

08009394 <_malloc_r>:
 8009394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009398:	f101 050b 	add.w	r5, r1, #11
 800939c:	2d16      	cmp	r5, #22
 800939e:	b083      	sub	sp, #12
 80093a0:	4606      	mov	r6, r0
 80093a2:	d927      	bls.n	80093f4 <_malloc_r+0x60>
 80093a4:	f035 0507 	bics.w	r5, r5, #7
 80093a8:	f100 80b6 	bmi.w	8009518 <_malloc_r+0x184>
 80093ac:	42a9      	cmp	r1, r5
 80093ae:	f200 80b3 	bhi.w	8009518 <_malloc_r+0x184>
 80093b2:	f000 fb2f 	bl	8009a14 <__malloc_lock>
 80093b6:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 80093ba:	d222      	bcs.n	8009402 <_malloc_r+0x6e>
 80093bc:	4fc2      	ldr	r7, [pc, #776]	; (80096c8 <_malloc_r+0x334>)
 80093be:	08e8      	lsrs	r0, r5, #3
 80093c0:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
 80093c4:	68dc      	ldr	r4, [r3, #12]
 80093c6:	429c      	cmp	r4, r3
 80093c8:	f000 81c8 	beq.w	800975c <_malloc_r+0x3c8>
 80093cc:	6863      	ldr	r3, [r4, #4]
 80093ce:	68e1      	ldr	r1, [r4, #12]
 80093d0:	68a5      	ldr	r5, [r4, #8]
 80093d2:	f023 0303 	bic.w	r3, r3, #3
 80093d6:	4423      	add	r3, r4
 80093d8:	4630      	mov	r0, r6
 80093da:	685a      	ldr	r2, [r3, #4]
 80093dc:	60e9      	str	r1, [r5, #12]
 80093de:	f042 0201 	orr.w	r2, r2, #1
 80093e2:	608d      	str	r5, [r1, #8]
 80093e4:	605a      	str	r2, [r3, #4]
 80093e6:	f000 fb17 	bl	8009a18 <__malloc_unlock>
 80093ea:	3408      	adds	r4, #8
 80093ec:	4620      	mov	r0, r4
 80093ee:	b003      	add	sp, #12
 80093f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093f4:	2910      	cmp	r1, #16
 80093f6:	f200 808f 	bhi.w	8009518 <_malloc_r+0x184>
 80093fa:	f000 fb0b 	bl	8009a14 <__malloc_lock>
 80093fe:	2510      	movs	r5, #16
 8009400:	e7dc      	b.n	80093bc <_malloc_r+0x28>
 8009402:	0a68      	lsrs	r0, r5, #9
 8009404:	f000 808f 	beq.w	8009526 <_malloc_r+0x192>
 8009408:	2804      	cmp	r0, #4
 800940a:	f200 8154 	bhi.w	80096b6 <_malloc_r+0x322>
 800940e:	09a8      	lsrs	r0, r5, #6
 8009410:	3038      	adds	r0, #56	; 0x38
 8009412:	0041      	lsls	r1, r0, #1
 8009414:	4fac      	ldr	r7, [pc, #688]	; (80096c8 <_malloc_r+0x334>)
 8009416:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 800941a:	68cc      	ldr	r4, [r1, #12]
 800941c:	42a1      	cmp	r1, r4
 800941e:	d106      	bne.n	800942e <_malloc_r+0x9a>
 8009420:	e00c      	b.n	800943c <_malloc_r+0xa8>
 8009422:	2a00      	cmp	r2, #0
 8009424:	f280 8082 	bge.w	800952c <_malloc_r+0x198>
 8009428:	68e4      	ldr	r4, [r4, #12]
 800942a:	42a1      	cmp	r1, r4
 800942c:	d006      	beq.n	800943c <_malloc_r+0xa8>
 800942e:	6863      	ldr	r3, [r4, #4]
 8009430:	f023 0303 	bic.w	r3, r3, #3
 8009434:	1b5a      	subs	r2, r3, r5
 8009436:	2a0f      	cmp	r2, #15
 8009438:	ddf3      	ble.n	8009422 <_malloc_r+0x8e>
 800943a:	3801      	subs	r0, #1
 800943c:	3001      	adds	r0, #1
 800943e:	49a2      	ldr	r1, [pc, #648]	; (80096c8 <_malloc_r+0x334>)
 8009440:	693c      	ldr	r4, [r7, #16]
 8009442:	f101 0e08 	add.w	lr, r1, #8
 8009446:	4574      	cmp	r4, lr
 8009448:	f000 817d 	beq.w	8009746 <_malloc_r+0x3b2>
 800944c:	6863      	ldr	r3, [r4, #4]
 800944e:	f023 0303 	bic.w	r3, r3, #3
 8009452:	1b5a      	subs	r2, r3, r5
 8009454:	2a0f      	cmp	r2, #15
 8009456:	f300 8163 	bgt.w	8009720 <_malloc_r+0x38c>
 800945a:	2a00      	cmp	r2, #0
 800945c:	f8c1 e014 	str.w	lr, [r1, #20]
 8009460:	f8c1 e010 	str.w	lr, [r1, #16]
 8009464:	da73      	bge.n	800954e <_malloc_r+0x1ba>
 8009466:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800946a:	f080 8139 	bcs.w	80096e0 <_malloc_r+0x34c>
 800946e:	08db      	lsrs	r3, r3, #3
 8009470:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 8009474:	ea4f 0ca3 	mov.w	ip, r3, asr #2
 8009478:	684a      	ldr	r2, [r1, #4]
 800947a:	f8d8 9008 	ldr.w	r9, [r8, #8]
 800947e:	f8c4 9008 	str.w	r9, [r4, #8]
 8009482:	2301      	movs	r3, #1
 8009484:	fa03 f30c 	lsl.w	r3, r3, ip
 8009488:	4313      	orrs	r3, r2
 800948a:	f8c4 800c 	str.w	r8, [r4, #12]
 800948e:	604b      	str	r3, [r1, #4]
 8009490:	f8c8 4008 	str.w	r4, [r8, #8]
 8009494:	f8c9 400c 	str.w	r4, [r9, #12]
 8009498:	1082      	asrs	r2, r0, #2
 800949a:	2401      	movs	r4, #1
 800949c:	4094      	lsls	r4, r2
 800949e:	429c      	cmp	r4, r3
 80094a0:	d862      	bhi.n	8009568 <_malloc_r+0x1d4>
 80094a2:	4223      	tst	r3, r4
 80094a4:	d106      	bne.n	80094b4 <_malloc_r+0x120>
 80094a6:	f020 0003 	bic.w	r0, r0, #3
 80094aa:	0064      	lsls	r4, r4, #1
 80094ac:	4223      	tst	r3, r4
 80094ae:	f100 0004 	add.w	r0, r0, #4
 80094b2:	d0fa      	beq.n	80094aa <_malloc_r+0x116>
 80094b4:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
 80094b8:	46c4      	mov	ip, r8
 80094ba:	4681      	mov	r9, r0
 80094bc:	f8dc 300c 	ldr.w	r3, [ip, #12]
 80094c0:	459c      	cmp	ip, r3
 80094c2:	d107      	bne.n	80094d4 <_malloc_r+0x140>
 80094c4:	e141      	b.n	800974a <_malloc_r+0x3b6>
 80094c6:	2900      	cmp	r1, #0
 80094c8:	f280 8151 	bge.w	800976e <_malloc_r+0x3da>
 80094cc:	68db      	ldr	r3, [r3, #12]
 80094ce:	459c      	cmp	ip, r3
 80094d0:	f000 813b 	beq.w	800974a <_malloc_r+0x3b6>
 80094d4:	685a      	ldr	r2, [r3, #4]
 80094d6:	f022 0203 	bic.w	r2, r2, #3
 80094da:	1b51      	subs	r1, r2, r5
 80094dc:	290f      	cmp	r1, #15
 80094de:	ddf2      	ble.n	80094c6 <_malloc_r+0x132>
 80094e0:	461c      	mov	r4, r3
 80094e2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80094e6:	f854 8f08 	ldr.w	r8, [r4, #8]!
 80094ea:	195a      	adds	r2, r3, r5
 80094ec:	f045 0901 	orr.w	r9, r5, #1
 80094f0:	f041 0501 	orr.w	r5, r1, #1
 80094f4:	f8c3 9004 	str.w	r9, [r3, #4]
 80094f8:	4630      	mov	r0, r6
 80094fa:	f8c8 c00c 	str.w	ip, [r8, #12]
 80094fe:	f8cc 8008 	str.w	r8, [ip, #8]
 8009502:	617a      	str	r2, [r7, #20]
 8009504:	613a      	str	r2, [r7, #16]
 8009506:	f8c2 e00c 	str.w	lr, [r2, #12]
 800950a:	f8c2 e008 	str.w	lr, [r2, #8]
 800950e:	6055      	str	r5, [r2, #4]
 8009510:	5051      	str	r1, [r2, r1]
 8009512:	f000 fa81 	bl	8009a18 <__malloc_unlock>
 8009516:	e769      	b.n	80093ec <_malloc_r+0x58>
 8009518:	2400      	movs	r4, #0
 800951a:	230c      	movs	r3, #12
 800951c:	4620      	mov	r0, r4
 800951e:	6033      	str	r3, [r6, #0]
 8009520:	b003      	add	sp, #12
 8009522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009526:	217e      	movs	r1, #126	; 0x7e
 8009528:	203f      	movs	r0, #63	; 0x3f
 800952a:	e773      	b.n	8009414 <_malloc_r+0x80>
 800952c:	4423      	add	r3, r4
 800952e:	68e1      	ldr	r1, [r4, #12]
 8009530:	685a      	ldr	r2, [r3, #4]
 8009532:	68a5      	ldr	r5, [r4, #8]
 8009534:	f042 0201 	orr.w	r2, r2, #1
 8009538:	60e9      	str	r1, [r5, #12]
 800953a:	4630      	mov	r0, r6
 800953c:	608d      	str	r5, [r1, #8]
 800953e:	605a      	str	r2, [r3, #4]
 8009540:	f000 fa6a 	bl	8009a18 <__malloc_unlock>
 8009544:	3408      	adds	r4, #8
 8009546:	4620      	mov	r0, r4
 8009548:	b003      	add	sp, #12
 800954a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800954e:	4423      	add	r3, r4
 8009550:	4630      	mov	r0, r6
 8009552:	685a      	ldr	r2, [r3, #4]
 8009554:	f042 0201 	orr.w	r2, r2, #1
 8009558:	605a      	str	r2, [r3, #4]
 800955a:	f000 fa5d 	bl	8009a18 <__malloc_unlock>
 800955e:	3408      	adds	r4, #8
 8009560:	4620      	mov	r0, r4
 8009562:	b003      	add	sp, #12
 8009564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009568:	68bc      	ldr	r4, [r7, #8]
 800956a:	6863      	ldr	r3, [r4, #4]
 800956c:	f023 0803 	bic.w	r8, r3, #3
 8009570:	4545      	cmp	r5, r8
 8009572:	d804      	bhi.n	800957e <_malloc_r+0x1ea>
 8009574:	ebc5 0308 	rsb	r3, r5, r8
 8009578:	2b0f      	cmp	r3, #15
 800957a:	f300 808c 	bgt.w	8009696 <_malloc_r+0x302>
 800957e:	4b53      	ldr	r3, [pc, #332]	; (80096cc <_malloc_r+0x338>)
 8009580:	f8df a158 	ldr.w	sl, [pc, #344]	; 80096dc <_malloc_r+0x348>
 8009584:	681a      	ldr	r2, [r3, #0]
 8009586:	f8da 3000 	ldr.w	r3, [sl]
 800958a:	3301      	adds	r3, #1
 800958c:	442a      	add	r2, r5
 800958e:	eb04 0b08 	add.w	fp, r4, r8
 8009592:	f000 8150 	beq.w	8009836 <_malloc_r+0x4a2>
 8009596:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800959a:	320f      	adds	r2, #15
 800959c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 80095a0:	f022 020f 	bic.w	r2, r2, #15
 80095a4:	4611      	mov	r1, r2
 80095a6:	4630      	mov	r0, r6
 80095a8:	9201      	str	r2, [sp, #4]
 80095aa:	f7f8 f937 	bl	800181c <_sbrk_r>
 80095ae:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80095b2:	4681      	mov	r9, r0
 80095b4:	9a01      	ldr	r2, [sp, #4]
 80095b6:	f000 8147 	beq.w	8009848 <_malloc_r+0x4b4>
 80095ba:	4583      	cmp	fp, r0
 80095bc:	f200 80ee 	bhi.w	800979c <_malloc_r+0x408>
 80095c0:	4b43      	ldr	r3, [pc, #268]	; (80096d0 <_malloc_r+0x33c>)
 80095c2:	6819      	ldr	r1, [r3, #0]
 80095c4:	45cb      	cmp	fp, r9
 80095c6:	4411      	add	r1, r2
 80095c8:	6019      	str	r1, [r3, #0]
 80095ca:	f000 8142 	beq.w	8009852 <_malloc_r+0x4be>
 80095ce:	f8da 0000 	ldr.w	r0, [sl]
 80095d2:	f8df e108 	ldr.w	lr, [pc, #264]	; 80096dc <_malloc_r+0x348>
 80095d6:	3001      	adds	r0, #1
 80095d8:	bf1b      	ittet	ne
 80095da:	ebcb 0b09 	rsbne	fp, fp, r9
 80095de:	4459      	addne	r1, fp
 80095e0:	f8ce 9000 	streq.w	r9, [lr]
 80095e4:	6019      	strne	r1, [r3, #0]
 80095e6:	f019 0107 	ands.w	r1, r9, #7
 80095ea:	f000 8107 	beq.w	80097fc <_malloc_r+0x468>
 80095ee:	f1c1 0008 	rsb	r0, r1, #8
 80095f2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 80095f6:	4481      	add	r9, r0
 80095f8:	3108      	adds	r1, #8
 80095fa:	444a      	add	r2, r9
 80095fc:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8009600:	ebc2 0a01 	rsb	sl, r2, r1
 8009604:	4651      	mov	r1, sl
 8009606:	4630      	mov	r0, r6
 8009608:	9301      	str	r3, [sp, #4]
 800960a:	f7f8 f907 	bl	800181c <_sbrk_r>
 800960e:	1c43      	adds	r3, r0, #1
 8009610:	9b01      	ldr	r3, [sp, #4]
 8009612:	f000 812c 	beq.w	800986e <_malloc_r+0x4da>
 8009616:	ebc9 0200 	rsb	r2, r9, r0
 800961a:	4452      	add	r2, sl
 800961c:	f042 0201 	orr.w	r2, r2, #1
 8009620:	6819      	ldr	r1, [r3, #0]
 8009622:	f8c7 9008 	str.w	r9, [r7, #8]
 8009626:	4451      	add	r1, sl
 8009628:	42bc      	cmp	r4, r7
 800962a:	f8c9 2004 	str.w	r2, [r9, #4]
 800962e:	6019      	str	r1, [r3, #0]
 8009630:	f8df a09c 	ldr.w	sl, [pc, #156]	; 80096d0 <_malloc_r+0x33c>
 8009634:	d016      	beq.n	8009664 <_malloc_r+0x2d0>
 8009636:	f1b8 0f0f 	cmp.w	r8, #15
 800963a:	f240 80ee 	bls.w	800981a <_malloc_r+0x486>
 800963e:	6862      	ldr	r2, [r4, #4]
 8009640:	f1a8 030c 	sub.w	r3, r8, #12
 8009644:	f023 0307 	bic.w	r3, r3, #7
 8009648:	18e0      	adds	r0, r4, r3
 800964a:	f002 0201 	and.w	r2, r2, #1
 800964e:	f04f 0e05 	mov.w	lr, #5
 8009652:	431a      	orrs	r2, r3
 8009654:	2b0f      	cmp	r3, #15
 8009656:	6062      	str	r2, [r4, #4]
 8009658:	f8c0 e004 	str.w	lr, [r0, #4]
 800965c:	f8c0 e008 	str.w	lr, [r0, #8]
 8009660:	f200 8109 	bhi.w	8009876 <_malloc_r+0x4e2>
 8009664:	4b1b      	ldr	r3, [pc, #108]	; (80096d4 <_malloc_r+0x340>)
 8009666:	68bc      	ldr	r4, [r7, #8]
 8009668:	681a      	ldr	r2, [r3, #0]
 800966a:	4291      	cmp	r1, r2
 800966c:	bf88      	it	hi
 800966e:	6019      	strhi	r1, [r3, #0]
 8009670:	4b19      	ldr	r3, [pc, #100]	; (80096d8 <_malloc_r+0x344>)
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	4291      	cmp	r1, r2
 8009676:	6862      	ldr	r2, [r4, #4]
 8009678:	bf88      	it	hi
 800967a:	6019      	strhi	r1, [r3, #0]
 800967c:	f022 0203 	bic.w	r2, r2, #3
 8009680:	4295      	cmp	r5, r2
 8009682:	eba2 0305 	sub.w	r3, r2, r5
 8009686:	d801      	bhi.n	800968c <_malloc_r+0x2f8>
 8009688:	2b0f      	cmp	r3, #15
 800968a:	dc04      	bgt.n	8009696 <_malloc_r+0x302>
 800968c:	4630      	mov	r0, r6
 800968e:	f000 f9c3 	bl	8009a18 <__malloc_unlock>
 8009692:	2400      	movs	r4, #0
 8009694:	e6aa      	b.n	80093ec <_malloc_r+0x58>
 8009696:	1962      	adds	r2, r4, r5
 8009698:	f043 0301 	orr.w	r3, r3, #1
 800969c:	f045 0501 	orr.w	r5, r5, #1
 80096a0:	6065      	str	r5, [r4, #4]
 80096a2:	4630      	mov	r0, r6
 80096a4:	60ba      	str	r2, [r7, #8]
 80096a6:	6053      	str	r3, [r2, #4]
 80096a8:	f000 f9b6 	bl	8009a18 <__malloc_unlock>
 80096ac:	3408      	adds	r4, #8
 80096ae:	4620      	mov	r0, r4
 80096b0:	b003      	add	sp, #12
 80096b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096b6:	2814      	cmp	r0, #20
 80096b8:	d968      	bls.n	800978c <_malloc_r+0x3f8>
 80096ba:	2854      	cmp	r0, #84	; 0x54
 80096bc:	f200 8097 	bhi.w	80097ee <_malloc_r+0x45a>
 80096c0:	0b28      	lsrs	r0, r5, #12
 80096c2:	306e      	adds	r0, #110	; 0x6e
 80096c4:	0041      	lsls	r1, r0, #1
 80096c6:	e6a5      	b.n	8009414 <_malloc_r+0x80>
 80096c8:	20000690 	.word	0x20000690
 80096cc:	20000ee8 	.word	0x20000ee8
 80096d0:	20000eec 	.word	0x20000eec
 80096d4:	20000ee4 	.word	0x20000ee4
 80096d8:	20000ee0 	.word	0x20000ee0
 80096dc:	20000a9c 	.word	0x20000a9c
 80096e0:	0a5a      	lsrs	r2, r3, #9
 80096e2:	2a04      	cmp	r2, #4
 80096e4:	d955      	bls.n	8009792 <_malloc_r+0x3fe>
 80096e6:	2a14      	cmp	r2, #20
 80096e8:	f200 80a7 	bhi.w	800983a <_malloc_r+0x4a6>
 80096ec:	325b      	adds	r2, #91	; 0x5b
 80096ee:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 80096f2:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 80096f6:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80098b4 <_malloc_r+0x520>
 80096fa:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80096fe:	4561      	cmp	r1, ip
 8009700:	d07f      	beq.n	8009802 <_malloc_r+0x46e>
 8009702:	684a      	ldr	r2, [r1, #4]
 8009704:	f022 0203 	bic.w	r2, r2, #3
 8009708:	4293      	cmp	r3, r2
 800970a:	d202      	bcs.n	8009712 <_malloc_r+0x37e>
 800970c:	6889      	ldr	r1, [r1, #8]
 800970e:	458c      	cmp	ip, r1
 8009710:	d1f7      	bne.n	8009702 <_malloc_r+0x36e>
 8009712:	68ca      	ldr	r2, [r1, #12]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	60e2      	str	r2, [r4, #12]
 8009718:	60a1      	str	r1, [r4, #8]
 800971a:	6094      	str	r4, [r2, #8]
 800971c:	60cc      	str	r4, [r1, #12]
 800971e:	e6bb      	b.n	8009498 <_malloc_r+0x104>
 8009720:	1963      	adds	r3, r4, r5
 8009722:	f042 0701 	orr.w	r7, r2, #1
 8009726:	f045 0501 	orr.w	r5, r5, #1
 800972a:	6065      	str	r5, [r4, #4]
 800972c:	4630      	mov	r0, r6
 800972e:	614b      	str	r3, [r1, #20]
 8009730:	610b      	str	r3, [r1, #16]
 8009732:	f8c3 e00c 	str.w	lr, [r3, #12]
 8009736:	f8c3 e008 	str.w	lr, [r3, #8]
 800973a:	605f      	str	r7, [r3, #4]
 800973c:	509a      	str	r2, [r3, r2]
 800973e:	3408      	adds	r4, #8
 8009740:	f000 f96a 	bl	8009a18 <__malloc_unlock>
 8009744:	e652      	b.n	80093ec <_malloc_r+0x58>
 8009746:	684b      	ldr	r3, [r1, #4]
 8009748:	e6a6      	b.n	8009498 <_malloc_r+0x104>
 800974a:	f109 0901 	add.w	r9, r9, #1
 800974e:	f019 0f03 	tst.w	r9, #3
 8009752:	f10c 0c08 	add.w	ip, ip, #8
 8009756:	f47f aeb1 	bne.w	80094bc <_malloc_r+0x128>
 800975a:	e02c      	b.n	80097b6 <_malloc_r+0x422>
 800975c:	f104 0308 	add.w	r3, r4, #8
 8009760:	6964      	ldr	r4, [r4, #20]
 8009762:	42a3      	cmp	r3, r4
 8009764:	bf08      	it	eq
 8009766:	3002      	addeq	r0, #2
 8009768:	f43f ae69 	beq.w	800943e <_malloc_r+0xaa>
 800976c:	e62e      	b.n	80093cc <_malloc_r+0x38>
 800976e:	441a      	add	r2, r3
 8009770:	461c      	mov	r4, r3
 8009772:	6851      	ldr	r1, [r2, #4]
 8009774:	68db      	ldr	r3, [r3, #12]
 8009776:	f854 5f08 	ldr.w	r5, [r4, #8]!
 800977a:	f041 0101 	orr.w	r1, r1, #1
 800977e:	6051      	str	r1, [r2, #4]
 8009780:	4630      	mov	r0, r6
 8009782:	60eb      	str	r3, [r5, #12]
 8009784:	609d      	str	r5, [r3, #8]
 8009786:	f000 f947 	bl	8009a18 <__malloc_unlock>
 800978a:	e62f      	b.n	80093ec <_malloc_r+0x58>
 800978c:	305b      	adds	r0, #91	; 0x5b
 800978e:	0041      	lsls	r1, r0, #1
 8009790:	e640      	b.n	8009414 <_malloc_r+0x80>
 8009792:	099a      	lsrs	r2, r3, #6
 8009794:	3238      	adds	r2, #56	; 0x38
 8009796:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800979a:	e7aa      	b.n	80096f2 <_malloc_r+0x35e>
 800979c:	42bc      	cmp	r4, r7
 800979e:	4b45      	ldr	r3, [pc, #276]	; (80098b4 <_malloc_r+0x520>)
 80097a0:	f43f af0e 	beq.w	80095c0 <_malloc_r+0x22c>
 80097a4:	689c      	ldr	r4, [r3, #8]
 80097a6:	6862      	ldr	r2, [r4, #4]
 80097a8:	f022 0203 	bic.w	r2, r2, #3
 80097ac:	e768      	b.n	8009680 <_malloc_r+0x2ec>
 80097ae:	f8d8 8000 	ldr.w	r8, [r8]
 80097b2:	4598      	cmp	r8, r3
 80097b4:	d17c      	bne.n	80098b0 <_malloc_r+0x51c>
 80097b6:	f010 0f03 	tst.w	r0, #3
 80097ba:	f1a8 0308 	sub.w	r3, r8, #8
 80097be:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 80097c2:	d1f4      	bne.n	80097ae <_malloc_r+0x41a>
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	ea23 0304 	bic.w	r3, r3, r4
 80097ca:	607b      	str	r3, [r7, #4]
 80097cc:	0064      	lsls	r4, r4, #1
 80097ce:	429c      	cmp	r4, r3
 80097d0:	f63f aeca 	bhi.w	8009568 <_malloc_r+0x1d4>
 80097d4:	2c00      	cmp	r4, #0
 80097d6:	f43f aec7 	beq.w	8009568 <_malloc_r+0x1d4>
 80097da:	4223      	tst	r3, r4
 80097dc:	4648      	mov	r0, r9
 80097de:	f47f ae69 	bne.w	80094b4 <_malloc_r+0x120>
 80097e2:	0064      	lsls	r4, r4, #1
 80097e4:	4223      	tst	r3, r4
 80097e6:	f100 0004 	add.w	r0, r0, #4
 80097ea:	d0fa      	beq.n	80097e2 <_malloc_r+0x44e>
 80097ec:	e662      	b.n	80094b4 <_malloc_r+0x120>
 80097ee:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 80097f2:	d818      	bhi.n	8009826 <_malloc_r+0x492>
 80097f4:	0be8      	lsrs	r0, r5, #15
 80097f6:	3077      	adds	r0, #119	; 0x77
 80097f8:	0041      	lsls	r1, r0, #1
 80097fa:	e60b      	b.n	8009414 <_malloc_r+0x80>
 80097fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009800:	e6fb      	b.n	80095fa <_malloc_r+0x266>
 8009802:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009806:	1092      	asrs	r2, r2, #2
 8009808:	f04f 0c01 	mov.w	ip, #1
 800980c:	fa0c f202 	lsl.w	r2, ip, r2
 8009810:	4313      	orrs	r3, r2
 8009812:	f8c8 3004 	str.w	r3, [r8, #4]
 8009816:	460a      	mov	r2, r1
 8009818:	e77d      	b.n	8009716 <_malloc_r+0x382>
 800981a:	2301      	movs	r3, #1
 800981c:	f8c9 3004 	str.w	r3, [r9, #4]
 8009820:	464c      	mov	r4, r9
 8009822:	2200      	movs	r2, #0
 8009824:	e72c      	b.n	8009680 <_malloc_r+0x2ec>
 8009826:	f240 5354 	movw	r3, #1364	; 0x554
 800982a:	4298      	cmp	r0, r3
 800982c:	d81c      	bhi.n	8009868 <_malloc_r+0x4d4>
 800982e:	0ca8      	lsrs	r0, r5, #18
 8009830:	307c      	adds	r0, #124	; 0x7c
 8009832:	0041      	lsls	r1, r0, #1
 8009834:	e5ee      	b.n	8009414 <_malloc_r+0x80>
 8009836:	3210      	adds	r2, #16
 8009838:	e6b4      	b.n	80095a4 <_malloc_r+0x210>
 800983a:	2a54      	cmp	r2, #84	; 0x54
 800983c:	d823      	bhi.n	8009886 <_malloc_r+0x4f2>
 800983e:	0b1a      	lsrs	r2, r3, #12
 8009840:	326e      	adds	r2, #110	; 0x6e
 8009842:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8009846:	e754      	b.n	80096f2 <_malloc_r+0x35e>
 8009848:	68bc      	ldr	r4, [r7, #8]
 800984a:	6862      	ldr	r2, [r4, #4]
 800984c:	f022 0203 	bic.w	r2, r2, #3
 8009850:	e716      	b.n	8009680 <_malloc_r+0x2ec>
 8009852:	f3cb 000b 	ubfx	r0, fp, #0, #12
 8009856:	2800      	cmp	r0, #0
 8009858:	f47f aeb9 	bne.w	80095ce <_malloc_r+0x23a>
 800985c:	4442      	add	r2, r8
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	f042 0201 	orr.w	r2, r2, #1
 8009864:	605a      	str	r2, [r3, #4]
 8009866:	e6fd      	b.n	8009664 <_malloc_r+0x2d0>
 8009868:	21fc      	movs	r1, #252	; 0xfc
 800986a:	207e      	movs	r0, #126	; 0x7e
 800986c:	e5d2      	b.n	8009414 <_malloc_r+0x80>
 800986e:	2201      	movs	r2, #1
 8009870:	f04f 0a00 	mov.w	sl, #0
 8009874:	e6d4      	b.n	8009620 <_malloc_r+0x28c>
 8009876:	f104 0108 	add.w	r1, r4, #8
 800987a:	4630      	mov	r0, r6
 800987c:	f7ff fa76 	bl	8008d6c <_free_r>
 8009880:	f8da 1000 	ldr.w	r1, [sl]
 8009884:	e6ee      	b.n	8009664 <_malloc_r+0x2d0>
 8009886:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800988a:	d804      	bhi.n	8009896 <_malloc_r+0x502>
 800988c:	0bda      	lsrs	r2, r3, #15
 800988e:	3277      	adds	r2, #119	; 0x77
 8009890:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8009894:	e72d      	b.n	80096f2 <_malloc_r+0x35e>
 8009896:	f240 5154 	movw	r1, #1364	; 0x554
 800989a:	428a      	cmp	r2, r1
 800989c:	d804      	bhi.n	80098a8 <_malloc_r+0x514>
 800989e:	0c9a      	lsrs	r2, r3, #18
 80098a0:	327c      	adds	r2, #124	; 0x7c
 80098a2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 80098a6:	e724      	b.n	80096f2 <_malloc_r+0x35e>
 80098a8:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
 80098ac:	227e      	movs	r2, #126	; 0x7e
 80098ae:	e720      	b.n	80096f2 <_malloc_r+0x35e>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	e78b      	b.n	80097cc <_malloc_r+0x438>
 80098b4:	20000690 	.word	0x20000690

080098b8 <memchr>:
 80098b8:	0783      	lsls	r3, r0, #30
 80098ba:	b470      	push	{r4, r5, r6}
 80098bc:	b2c9      	uxtb	r1, r1
 80098be:	d040      	beq.n	8009942 <memchr+0x8a>
 80098c0:	1e54      	subs	r4, r2, #1
 80098c2:	2a00      	cmp	r2, #0
 80098c4:	d03f      	beq.n	8009946 <memchr+0x8e>
 80098c6:	7803      	ldrb	r3, [r0, #0]
 80098c8:	428b      	cmp	r3, r1
 80098ca:	bf18      	it	ne
 80098cc:	1c43      	addne	r3, r0, #1
 80098ce:	d106      	bne.n	80098de <memchr+0x26>
 80098d0:	e01d      	b.n	800990e <memchr+0x56>
 80098d2:	b1f4      	cbz	r4, 8009912 <memchr+0x5a>
 80098d4:	7802      	ldrb	r2, [r0, #0]
 80098d6:	428a      	cmp	r2, r1
 80098d8:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80098dc:	d017      	beq.n	800990e <memchr+0x56>
 80098de:	f013 0f03 	tst.w	r3, #3
 80098e2:	4618      	mov	r0, r3
 80098e4:	f103 0301 	add.w	r3, r3, #1
 80098e8:	d1f3      	bne.n	80098d2 <memchr+0x1a>
 80098ea:	2c03      	cmp	r4, #3
 80098ec:	d814      	bhi.n	8009918 <memchr+0x60>
 80098ee:	b184      	cbz	r4, 8009912 <memchr+0x5a>
 80098f0:	7803      	ldrb	r3, [r0, #0]
 80098f2:	428b      	cmp	r3, r1
 80098f4:	d00b      	beq.n	800990e <memchr+0x56>
 80098f6:	1905      	adds	r5, r0, r4
 80098f8:	1c43      	adds	r3, r0, #1
 80098fa:	e002      	b.n	8009902 <memchr+0x4a>
 80098fc:	7802      	ldrb	r2, [r0, #0]
 80098fe:	428a      	cmp	r2, r1
 8009900:	d005      	beq.n	800990e <memchr+0x56>
 8009902:	42ab      	cmp	r3, r5
 8009904:	4618      	mov	r0, r3
 8009906:	f103 0301 	add.w	r3, r3, #1
 800990a:	d1f7      	bne.n	80098fc <memchr+0x44>
 800990c:	2000      	movs	r0, #0
 800990e:	bc70      	pop	{r4, r5, r6}
 8009910:	4770      	bx	lr
 8009912:	4620      	mov	r0, r4
 8009914:	bc70      	pop	{r4, r5, r6}
 8009916:	4770      	bx	lr
 8009918:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 800991c:	4602      	mov	r2, r0
 800991e:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8009922:	4610      	mov	r0, r2
 8009924:	3204      	adds	r2, #4
 8009926:	6803      	ldr	r3, [r0, #0]
 8009928:	4073      	eors	r3, r6
 800992a:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 800992e:	ea25 0303 	bic.w	r3, r5, r3
 8009932:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8009936:	d1da      	bne.n	80098ee <memchr+0x36>
 8009938:	3c04      	subs	r4, #4
 800993a:	2c03      	cmp	r4, #3
 800993c:	4610      	mov	r0, r2
 800993e:	d8f0      	bhi.n	8009922 <memchr+0x6a>
 8009940:	e7d5      	b.n	80098ee <memchr+0x36>
 8009942:	4614      	mov	r4, r2
 8009944:	e7d1      	b.n	80098ea <memchr+0x32>
 8009946:	4610      	mov	r0, r2
 8009948:	e7e1      	b.n	800990e <memchr+0x56>
 800994a:	bf00      	nop

0800994c <memmove>:
 800994c:	4288      	cmp	r0, r1
 800994e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009950:	d90d      	bls.n	800996e <memmove+0x22>
 8009952:	188b      	adds	r3, r1, r2
 8009954:	4298      	cmp	r0, r3
 8009956:	d20a      	bcs.n	800996e <memmove+0x22>
 8009958:	1881      	adds	r1, r0, r2
 800995a:	2a00      	cmp	r2, #0
 800995c:	d054      	beq.n	8009a08 <memmove+0xbc>
 800995e:	1a9a      	subs	r2, r3, r2
 8009960:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009964:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009968:	4293      	cmp	r3, r2
 800996a:	d1f9      	bne.n	8009960 <memmove+0x14>
 800996c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800996e:	2a0f      	cmp	r2, #15
 8009970:	d948      	bls.n	8009a04 <memmove+0xb8>
 8009972:	ea40 0301 	orr.w	r3, r0, r1
 8009976:	079b      	lsls	r3, r3, #30
 8009978:	d147      	bne.n	8009a0a <memmove+0xbe>
 800997a:	f100 0410 	add.w	r4, r0, #16
 800997e:	f101 0310 	add.w	r3, r1, #16
 8009982:	4615      	mov	r5, r2
 8009984:	f853 6c10 	ldr.w	r6, [r3, #-16]
 8009988:	f844 6c10 	str.w	r6, [r4, #-16]
 800998c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 8009990:	f844 6c0c 	str.w	r6, [r4, #-12]
 8009994:	f853 6c08 	ldr.w	r6, [r3, #-8]
 8009998:	f844 6c08 	str.w	r6, [r4, #-8]
 800999c:	3d10      	subs	r5, #16
 800999e:	f853 6c04 	ldr.w	r6, [r3, #-4]
 80099a2:	f844 6c04 	str.w	r6, [r4, #-4]
 80099a6:	2d0f      	cmp	r5, #15
 80099a8:	f103 0310 	add.w	r3, r3, #16
 80099ac:	f104 0410 	add.w	r4, r4, #16
 80099b0:	d8e8      	bhi.n	8009984 <memmove+0x38>
 80099b2:	f1a2 0310 	sub.w	r3, r2, #16
 80099b6:	f023 030f 	bic.w	r3, r3, #15
 80099ba:	f002 0e0f 	and.w	lr, r2, #15
 80099be:	3310      	adds	r3, #16
 80099c0:	f1be 0f03 	cmp.w	lr, #3
 80099c4:	4419      	add	r1, r3
 80099c6:	4403      	add	r3, r0
 80099c8:	d921      	bls.n	8009a0e <memmove+0xc2>
 80099ca:	1f1e      	subs	r6, r3, #4
 80099cc:	460d      	mov	r5, r1
 80099ce:	4674      	mov	r4, lr
 80099d0:	3c04      	subs	r4, #4
 80099d2:	f855 7b04 	ldr.w	r7, [r5], #4
 80099d6:	f846 7f04 	str.w	r7, [r6, #4]!
 80099da:	2c03      	cmp	r4, #3
 80099dc:	d8f8      	bhi.n	80099d0 <memmove+0x84>
 80099de:	f1ae 0404 	sub.w	r4, lr, #4
 80099e2:	f024 0403 	bic.w	r4, r4, #3
 80099e6:	3404      	adds	r4, #4
 80099e8:	4423      	add	r3, r4
 80099ea:	4421      	add	r1, r4
 80099ec:	f002 0203 	and.w	r2, r2, #3
 80099f0:	b152      	cbz	r2, 8009a08 <memmove+0xbc>
 80099f2:	3b01      	subs	r3, #1
 80099f4:	440a      	add	r2, r1
 80099f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099fe:	4291      	cmp	r1, r2
 8009a00:	d1f9      	bne.n	80099f6 <memmove+0xaa>
 8009a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a04:	4603      	mov	r3, r0
 8009a06:	e7f3      	b.n	80099f0 <memmove+0xa4>
 8009a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	e7f1      	b.n	80099f2 <memmove+0xa6>
 8009a0e:	4672      	mov	r2, lr
 8009a10:	e7ee      	b.n	80099f0 <memmove+0xa4>
 8009a12:	bf00      	nop

08009a14 <__malloc_lock>:
 8009a14:	4770      	bx	lr
 8009a16:	bf00      	nop

08009a18 <__malloc_unlock>:
 8009a18:	4770      	bx	lr
 8009a1a:	bf00      	nop

08009a1c <_Balloc>:
 8009a1c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009a1e:	b570      	push	{r4, r5, r6, lr}
 8009a20:	4605      	mov	r5, r0
 8009a22:	460c      	mov	r4, r1
 8009a24:	b14b      	cbz	r3, 8009a3a <_Balloc+0x1e>
 8009a26:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009a2a:	b180      	cbz	r0, 8009a4e <_Balloc+0x32>
 8009a2c:	6802      	ldr	r2, [r0, #0]
 8009a2e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009a32:	2300      	movs	r3, #0
 8009a34:	6103      	str	r3, [r0, #16]
 8009a36:	60c3      	str	r3, [r0, #12]
 8009a38:	bd70      	pop	{r4, r5, r6, pc}
 8009a3a:	2104      	movs	r1, #4
 8009a3c:	2221      	movs	r2, #33	; 0x21
 8009a3e:	f000 fe11 	bl	800a664 <_calloc_r>
 8009a42:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009a44:	4603      	mov	r3, r0
 8009a46:	2800      	cmp	r0, #0
 8009a48:	d1ed      	bne.n	8009a26 <_Balloc+0xa>
 8009a4a:	2000      	movs	r0, #0
 8009a4c:	bd70      	pop	{r4, r5, r6, pc}
 8009a4e:	2101      	movs	r1, #1
 8009a50:	fa01 f604 	lsl.w	r6, r1, r4
 8009a54:	1d72      	adds	r2, r6, #5
 8009a56:	4628      	mov	r0, r5
 8009a58:	0092      	lsls	r2, r2, #2
 8009a5a:	f000 fe03 	bl	800a664 <_calloc_r>
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	d0f3      	beq.n	8009a4a <_Balloc+0x2e>
 8009a62:	6044      	str	r4, [r0, #4]
 8009a64:	6086      	str	r6, [r0, #8]
 8009a66:	e7e4      	b.n	8009a32 <_Balloc+0x16>

08009a68 <_Bfree>:
 8009a68:	b131      	cbz	r1, 8009a78 <_Bfree+0x10>
 8009a6a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009a6c:	684a      	ldr	r2, [r1, #4]
 8009a6e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009a72:	6008      	str	r0, [r1, #0]
 8009a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009a78:	4770      	bx	lr
 8009a7a:	bf00      	nop

08009a7c <__multadd>:
 8009a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a7e:	690c      	ldr	r4, [r1, #16]
 8009a80:	b083      	sub	sp, #12
 8009a82:	460d      	mov	r5, r1
 8009a84:	4606      	mov	r6, r0
 8009a86:	f101 0e14 	add.w	lr, r1, #20
 8009a8a:	2700      	movs	r7, #0
 8009a8c:	f8de 1000 	ldr.w	r1, [lr]
 8009a90:	b288      	uxth	r0, r1
 8009a92:	0c09      	lsrs	r1, r1, #16
 8009a94:	fb02 3300 	mla	r3, r2, r0, r3
 8009a98:	fb02 f101 	mul.w	r1, r2, r1
 8009a9c:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 8009aa0:	3701      	adds	r7, #1
 8009aa2:	b29b      	uxth	r3, r3
 8009aa4:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 8009aa8:	42bc      	cmp	r4, r7
 8009aaa:	f84e 3b04 	str.w	r3, [lr], #4
 8009aae:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8009ab2:	dceb      	bgt.n	8009a8c <__multadd+0x10>
 8009ab4:	b13b      	cbz	r3, 8009ac6 <__multadd+0x4a>
 8009ab6:	68aa      	ldr	r2, [r5, #8]
 8009ab8:	4294      	cmp	r4, r2
 8009aba:	da07      	bge.n	8009acc <__multadd+0x50>
 8009abc:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 8009ac0:	3401      	adds	r4, #1
 8009ac2:	6153      	str	r3, [r2, #20]
 8009ac4:	612c      	str	r4, [r5, #16]
 8009ac6:	4628      	mov	r0, r5
 8009ac8:	b003      	add	sp, #12
 8009aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009acc:	6869      	ldr	r1, [r5, #4]
 8009ace:	9301      	str	r3, [sp, #4]
 8009ad0:	3101      	adds	r1, #1
 8009ad2:	4630      	mov	r0, r6
 8009ad4:	f7ff ffa2 	bl	8009a1c <_Balloc>
 8009ad8:	692a      	ldr	r2, [r5, #16]
 8009ada:	3202      	adds	r2, #2
 8009adc:	f105 010c 	add.w	r1, r5, #12
 8009ae0:	4607      	mov	r7, r0
 8009ae2:	0092      	lsls	r2, r2, #2
 8009ae4:	300c      	adds	r0, #12
 8009ae6:	f7f6 fbf7 	bl	80002d8 <memcpy>
 8009aea:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 8009aec:	6869      	ldr	r1, [r5, #4]
 8009aee:	9b01      	ldr	r3, [sp, #4]
 8009af0:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8009af4:	6028      	str	r0, [r5, #0]
 8009af6:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 8009afa:	463d      	mov	r5, r7
 8009afc:	e7de      	b.n	8009abc <__multadd+0x40>
 8009afe:	bf00      	nop

08009b00 <__hi0bits>:
 8009b00:	0c03      	lsrs	r3, r0, #16
 8009b02:	041b      	lsls	r3, r3, #16
 8009b04:	b9b3      	cbnz	r3, 8009b34 <__hi0bits+0x34>
 8009b06:	0400      	lsls	r0, r0, #16
 8009b08:	2310      	movs	r3, #16
 8009b0a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009b0e:	bf04      	itt	eq
 8009b10:	0200      	lsleq	r0, r0, #8
 8009b12:	3308      	addeq	r3, #8
 8009b14:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009b18:	bf04      	itt	eq
 8009b1a:	0100      	lsleq	r0, r0, #4
 8009b1c:	3304      	addeq	r3, #4
 8009b1e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009b22:	bf04      	itt	eq
 8009b24:	0080      	lsleq	r0, r0, #2
 8009b26:	3302      	addeq	r3, #2
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	db07      	blt.n	8009b3c <__hi0bits+0x3c>
 8009b2c:	0042      	lsls	r2, r0, #1
 8009b2e:	d403      	bmi.n	8009b38 <__hi0bits+0x38>
 8009b30:	2020      	movs	r0, #32
 8009b32:	4770      	bx	lr
 8009b34:	2300      	movs	r3, #0
 8009b36:	e7e8      	b.n	8009b0a <__hi0bits+0xa>
 8009b38:	1c58      	adds	r0, r3, #1
 8009b3a:	4770      	bx	lr
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	4770      	bx	lr

08009b40 <__lo0bits>:
 8009b40:	6803      	ldr	r3, [r0, #0]
 8009b42:	f013 0207 	ands.w	r2, r3, #7
 8009b46:	d007      	beq.n	8009b58 <__lo0bits+0x18>
 8009b48:	07d9      	lsls	r1, r3, #31
 8009b4a:	d420      	bmi.n	8009b8e <__lo0bits+0x4e>
 8009b4c:	079a      	lsls	r2, r3, #30
 8009b4e:	d420      	bmi.n	8009b92 <__lo0bits+0x52>
 8009b50:	089b      	lsrs	r3, r3, #2
 8009b52:	6003      	str	r3, [r0, #0]
 8009b54:	2002      	movs	r0, #2
 8009b56:	4770      	bx	lr
 8009b58:	b299      	uxth	r1, r3
 8009b5a:	b909      	cbnz	r1, 8009b60 <__lo0bits+0x20>
 8009b5c:	0c1b      	lsrs	r3, r3, #16
 8009b5e:	2210      	movs	r2, #16
 8009b60:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009b64:	bf04      	itt	eq
 8009b66:	0a1b      	lsreq	r3, r3, #8
 8009b68:	3208      	addeq	r2, #8
 8009b6a:	0719      	lsls	r1, r3, #28
 8009b6c:	bf04      	itt	eq
 8009b6e:	091b      	lsreq	r3, r3, #4
 8009b70:	3204      	addeq	r2, #4
 8009b72:	0799      	lsls	r1, r3, #30
 8009b74:	bf04      	itt	eq
 8009b76:	089b      	lsreq	r3, r3, #2
 8009b78:	3202      	addeq	r2, #2
 8009b7a:	07d9      	lsls	r1, r3, #31
 8009b7c:	d404      	bmi.n	8009b88 <__lo0bits+0x48>
 8009b7e:	085b      	lsrs	r3, r3, #1
 8009b80:	d101      	bne.n	8009b86 <__lo0bits+0x46>
 8009b82:	2020      	movs	r0, #32
 8009b84:	4770      	bx	lr
 8009b86:	3201      	adds	r2, #1
 8009b88:	6003      	str	r3, [r0, #0]
 8009b8a:	4610      	mov	r0, r2
 8009b8c:	4770      	bx	lr
 8009b8e:	2000      	movs	r0, #0
 8009b90:	4770      	bx	lr
 8009b92:	085b      	lsrs	r3, r3, #1
 8009b94:	6003      	str	r3, [r0, #0]
 8009b96:	2001      	movs	r0, #1
 8009b98:	4770      	bx	lr
 8009b9a:	bf00      	nop

08009b9c <__i2b>:
 8009b9c:	b510      	push	{r4, lr}
 8009b9e:	460c      	mov	r4, r1
 8009ba0:	2101      	movs	r1, #1
 8009ba2:	f7ff ff3b 	bl	8009a1c <_Balloc>
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	6144      	str	r4, [r0, #20]
 8009baa:	6102      	str	r2, [r0, #16]
 8009bac:	bd10      	pop	{r4, pc}
 8009bae:	bf00      	nop

08009bb0 <__multiply>:
 8009bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bb4:	690f      	ldr	r7, [r1, #16]
 8009bb6:	6916      	ldr	r6, [r2, #16]
 8009bb8:	42b7      	cmp	r7, r6
 8009bba:	b083      	sub	sp, #12
 8009bbc:	460d      	mov	r5, r1
 8009bbe:	4614      	mov	r4, r2
 8009bc0:	f2c0 808d 	blt.w	8009cde <__multiply+0x12e>
 8009bc4:	4633      	mov	r3, r6
 8009bc6:	463e      	mov	r6, r7
 8009bc8:	461f      	mov	r7, r3
 8009bca:	68ab      	ldr	r3, [r5, #8]
 8009bcc:	6869      	ldr	r1, [r5, #4]
 8009bce:	eb06 0807 	add.w	r8, r6, r7
 8009bd2:	4598      	cmp	r8, r3
 8009bd4:	bfc8      	it	gt
 8009bd6:	3101      	addgt	r1, #1
 8009bd8:	f7ff ff20 	bl	8009a1c <_Balloc>
 8009bdc:	f100 0c14 	add.w	ip, r0, #20
 8009be0:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 8009be4:	45cc      	cmp	ip, r9
 8009be6:	9000      	str	r0, [sp, #0]
 8009be8:	d205      	bcs.n	8009bf6 <__multiply+0x46>
 8009bea:	4663      	mov	r3, ip
 8009bec:	2100      	movs	r1, #0
 8009bee:	f843 1b04 	str.w	r1, [r3], #4
 8009bf2:	4599      	cmp	r9, r3
 8009bf4:	d8fb      	bhi.n	8009bee <__multiply+0x3e>
 8009bf6:	f104 0214 	add.w	r2, r4, #20
 8009bfa:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 8009bfe:	f105 0314 	add.w	r3, r5, #20
 8009c02:	4552      	cmp	r2, sl
 8009c04:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 8009c08:	d254      	bcs.n	8009cb4 <__multiply+0x104>
 8009c0a:	f8cd 9004 	str.w	r9, [sp, #4]
 8009c0e:	4699      	mov	r9, r3
 8009c10:	f852 3b04 	ldr.w	r3, [r2], #4
 8009c14:	fa1f fb83 	uxth.w	fp, r3
 8009c18:	f1bb 0f00 	cmp.w	fp, #0
 8009c1c:	d020      	beq.n	8009c60 <__multiply+0xb0>
 8009c1e:	2000      	movs	r0, #0
 8009c20:	464f      	mov	r7, r9
 8009c22:	4666      	mov	r6, ip
 8009c24:	4605      	mov	r5, r0
 8009c26:	e000      	b.n	8009c2a <__multiply+0x7a>
 8009c28:	461e      	mov	r6, r3
 8009c2a:	f857 4b04 	ldr.w	r4, [r7], #4
 8009c2e:	6830      	ldr	r0, [r6, #0]
 8009c30:	b2a1      	uxth	r1, r4
 8009c32:	b283      	uxth	r3, r0
 8009c34:	fb0b 3101 	mla	r1, fp, r1, r3
 8009c38:	0c24      	lsrs	r4, r4, #16
 8009c3a:	0c00      	lsrs	r0, r0, #16
 8009c3c:	194b      	adds	r3, r1, r5
 8009c3e:	fb0b 0004 	mla	r0, fp, r4, r0
 8009c42:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 8009c46:	b299      	uxth	r1, r3
 8009c48:	4633      	mov	r3, r6
 8009c4a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009c4e:	45be      	cmp	lr, r7
 8009c50:	ea4f 4510 	mov.w	r5, r0, lsr #16
 8009c54:	f843 1b04 	str.w	r1, [r3], #4
 8009c58:	d8e6      	bhi.n	8009c28 <__multiply+0x78>
 8009c5a:	6075      	str	r5, [r6, #4]
 8009c5c:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8009c60:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 8009c64:	d020      	beq.n	8009ca8 <__multiply+0xf8>
 8009c66:	f8dc 3000 	ldr.w	r3, [ip]
 8009c6a:	4667      	mov	r7, ip
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	464d      	mov	r5, r9
 8009c70:	2100      	movs	r1, #0
 8009c72:	e000      	b.n	8009c76 <__multiply+0xc6>
 8009c74:	4637      	mov	r7, r6
 8009c76:	882c      	ldrh	r4, [r5, #0]
 8009c78:	0c00      	lsrs	r0, r0, #16
 8009c7a:	fb0b 0004 	mla	r0, fp, r4, r0
 8009c7e:	4401      	add	r1, r0
 8009c80:	b29c      	uxth	r4, r3
 8009c82:	463e      	mov	r6, r7
 8009c84:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 8009c88:	f846 3b04 	str.w	r3, [r6], #4
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f855 4b04 	ldr.w	r4, [r5], #4
 8009c92:	b283      	uxth	r3, r0
 8009c94:	0c24      	lsrs	r4, r4, #16
 8009c96:	fb0b 3404 	mla	r4, fp, r4, r3
 8009c9a:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 8009c9e:	45ae      	cmp	lr, r5
 8009ca0:	ea4f 4113 	mov.w	r1, r3, lsr #16
 8009ca4:	d8e6      	bhi.n	8009c74 <__multiply+0xc4>
 8009ca6:	607b      	str	r3, [r7, #4]
 8009ca8:	4592      	cmp	sl, r2
 8009caa:	f10c 0c04 	add.w	ip, ip, #4
 8009cae:	d8af      	bhi.n	8009c10 <__multiply+0x60>
 8009cb0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009cb4:	f1b8 0f00 	cmp.w	r8, #0
 8009cb8:	dd0b      	ble.n	8009cd2 <__multiply+0x122>
 8009cba:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8009cbe:	f1a9 0904 	sub.w	r9, r9, #4
 8009cc2:	b11b      	cbz	r3, 8009ccc <__multiply+0x11c>
 8009cc4:	e005      	b.n	8009cd2 <__multiply+0x122>
 8009cc6:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 8009cca:	b913      	cbnz	r3, 8009cd2 <__multiply+0x122>
 8009ccc:	f1b8 0801 	subs.w	r8, r8, #1
 8009cd0:	d1f9      	bne.n	8009cc6 <__multiply+0x116>
 8009cd2:	9800      	ldr	r0, [sp, #0]
 8009cd4:	f8c0 8010 	str.w	r8, [r0, #16]
 8009cd8:	b003      	add	sp, #12
 8009cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cde:	4615      	mov	r5, r2
 8009ce0:	460c      	mov	r4, r1
 8009ce2:	e772      	b.n	8009bca <__multiply+0x1a>

08009ce4 <__pow5mult>:
 8009ce4:	f012 0303 	ands.w	r3, r2, #3
 8009ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cec:	4614      	mov	r4, r2
 8009cee:	4607      	mov	r7, r0
 8009cf0:	460e      	mov	r6, r1
 8009cf2:	d12d      	bne.n	8009d50 <__pow5mult+0x6c>
 8009cf4:	10a4      	asrs	r4, r4, #2
 8009cf6:	d01c      	beq.n	8009d32 <__pow5mult+0x4e>
 8009cf8:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 8009cfa:	b395      	cbz	r5, 8009d62 <__pow5mult+0x7e>
 8009cfc:	07e3      	lsls	r3, r4, #31
 8009cfe:	f04f 0800 	mov.w	r8, #0
 8009d02:	d406      	bmi.n	8009d12 <__pow5mult+0x2e>
 8009d04:	1064      	asrs	r4, r4, #1
 8009d06:	d014      	beq.n	8009d32 <__pow5mult+0x4e>
 8009d08:	6828      	ldr	r0, [r5, #0]
 8009d0a:	b1a8      	cbz	r0, 8009d38 <__pow5mult+0x54>
 8009d0c:	4605      	mov	r5, r0
 8009d0e:	07e3      	lsls	r3, r4, #31
 8009d10:	d5f8      	bpl.n	8009d04 <__pow5mult+0x20>
 8009d12:	4638      	mov	r0, r7
 8009d14:	4631      	mov	r1, r6
 8009d16:	462a      	mov	r2, r5
 8009d18:	f7ff ff4a 	bl	8009bb0 <__multiply>
 8009d1c:	b1b6      	cbz	r6, 8009d4c <__pow5mult+0x68>
 8009d1e:	6872      	ldr	r2, [r6, #4]
 8009d20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d22:	1064      	asrs	r4, r4, #1
 8009d24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d28:	6031      	str	r1, [r6, #0]
 8009d2a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8009d2e:	4606      	mov	r6, r0
 8009d30:	d1ea      	bne.n	8009d08 <__pow5mult+0x24>
 8009d32:	4630      	mov	r0, r6
 8009d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d38:	4629      	mov	r1, r5
 8009d3a:	462a      	mov	r2, r5
 8009d3c:	4638      	mov	r0, r7
 8009d3e:	f7ff ff37 	bl	8009bb0 <__multiply>
 8009d42:	6028      	str	r0, [r5, #0]
 8009d44:	f8c0 8000 	str.w	r8, [r0]
 8009d48:	4605      	mov	r5, r0
 8009d4a:	e7e0      	b.n	8009d0e <__pow5mult+0x2a>
 8009d4c:	4606      	mov	r6, r0
 8009d4e:	e7d9      	b.n	8009d04 <__pow5mult+0x20>
 8009d50:	1e5a      	subs	r2, r3, #1
 8009d52:	4d0b      	ldr	r5, [pc, #44]	; (8009d80 <__pow5mult+0x9c>)
 8009d54:	2300      	movs	r3, #0
 8009d56:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8009d5a:	f7ff fe8f 	bl	8009a7c <__multadd>
 8009d5e:	4606      	mov	r6, r0
 8009d60:	e7c8      	b.n	8009cf4 <__pow5mult+0x10>
 8009d62:	2101      	movs	r1, #1
 8009d64:	4638      	mov	r0, r7
 8009d66:	f7ff fe59 	bl	8009a1c <_Balloc>
 8009d6a:	f240 2171 	movw	r1, #625	; 0x271
 8009d6e:	2201      	movs	r2, #1
 8009d70:	2300      	movs	r3, #0
 8009d72:	6141      	str	r1, [r0, #20]
 8009d74:	6102      	str	r2, [r0, #16]
 8009d76:	4605      	mov	r5, r0
 8009d78:	64b8      	str	r0, [r7, #72]	; 0x48
 8009d7a:	6003      	str	r3, [r0, #0]
 8009d7c:	e7be      	b.n	8009cfc <__pow5mult+0x18>
 8009d7e:	bf00      	nop
 8009d80:	0801a0e8 	.word	0x0801a0e8

08009d84 <__lshift>:
 8009d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d88:	690f      	ldr	r7, [r1, #16]
 8009d8a:	688b      	ldr	r3, [r1, #8]
 8009d8c:	ea4f 1962 	mov.w	r9, r2, asr #5
 8009d90:	444f      	add	r7, r9
 8009d92:	1c7d      	adds	r5, r7, #1
 8009d94:	429d      	cmp	r5, r3
 8009d96:	460e      	mov	r6, r1
 8009d98:	4614      	mov	r4, r2
 8009d9a:	6849      	ldr	r1, [r1, #4]
 8009d9c:	4680      	mov	r8, r0
 8009d9e:	dd04      	ble.n	8009daa <__lshift+0x26>
 8009da0:	005b      	lsls	r3, r3, #1
 8009da2:	429d      	cmp	r5, r3
 8009da4:	f101 0101 	add.w	r1, r1, #1
 8009da8:	dcfa      	bgt.n	8009da0 <__lshift+0x1c>
 8009daa:	4640      	mov	r0, r8
 8009dac:	f7ff fe36 	bl	8009a1c <_Balloc>
 8009db0:	f1b9 0f00 	cmp.w	r9, #0
 8009db4:	f100 0114 	add.w	r1, r0, #20
 8009db8:	dd09      	ble.n	8009dce <__lshift+0x4a>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	469e      	mov	lr, r3
 8009dbe:	460a      	mov	r2, r1
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	454b      	cmp	r3, r9
 8009dc4:	f842 eb04 	str.w	lr, [r2], #4
 8009dc8:	d1fa      	bne.n	8009dc0 <__lshift+0x3c>
 8009dca:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8009dce:	6932      	ldr	r2, [r6, #16]
 8009dd0:	f106 0314 	add.w	r3, r6, #20
 8009dd4:	f014 0c1f 	ands.w	ip, r4, #31
 8009dd8:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
 8009ddc:	d01f      	beq.n	8009e1e <__lshift+0x9a>
 8009dde:	f1cc 0920 	rsb	r9, ip, #32
 8009de2:	2200      	movs	r2, #0
 8009de4:	681c      	ldr	r4, [r3, #0]
 8009de6:	fa04 f40c 	lsl.w	r4, r4, ip
 8009dea:	4314      	orrs	r4, r2
 8009dec:	468a      	mov	sl, r1
 8009dee:	f841 4b04 	str.w	r4, [r1], #4
 8009df2:	f853 4b04 	ldr.w	r4, [r3], #4
 8009df6:	459e      	cmp	lr, r3
 8009df8:	fa24 f209 	lsr.w	r2, r4, r9
 8009dfc:	d8f2      	bhi.n	8009de4 <__lshift+0x60>
 8009dfe:	f8ca 2004 	str.w	r2, [sl, #4]
 8009e02:	b102      	cbz	r2, 8009e06 <__lshift+0x82>
 8009e04:	1cbd      	adds	r5, r7, #2
 8009e06:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8009e0a:	6872      	ldr	r2, [r6, #4]
 8009e0c:	3d01      	subs	r5, #1
 8009e0e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e12:	6105      	str	r5, [r0, #16]
 8009e14:	6031      	str	r1, [r6, #0]
 8009e16:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8009e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e1e:	3904      	subs	r1, #4
 8009e20:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e24:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e28:	459e      	cmp	lr, r3
 8009e2a:	d8f9      	bhi.n	8009e20 <__lshift+0x9c>
 8009e2c:	e7eb      	b.n	8009e06 <__lshift+0x82>
 8009e2e:	bf00      	nop

08009e30 <__mcmp>:
 8009e30:	6902      	ldr	r2, [r0, #16]
 8009e32:	690b      	ldr	r3, [r1, #16]
 8009e34:	1ad2      	subs	r2, r2, r3
 8009e36:	d113      	bne.n	8009e60 <__mcmp+0x30>
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	3014      	adds	r0, #20
 8009e3c:	3114      	adds	r1, #20
 8009e3e:	4419      	add	r1, r3
 8009e40:	b410      	push	{r4}
 8009e42:	4403      	add	r3, r0
 8009e44:	e001      	b.n	8009e4a <__mcmp+0x1a>
 8009e46:	4298      	cmp	r0, r3
 8009e48:	d20c      	bcs.n	8009e64 <__mcmp+0x34>
 8009e4a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8009e4e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009e52:	4294      	cmp	r4, r2
 8009e54:	d0f7      	beq.n	8009e46 <__mcmp+0x16>
 8009e56:	d309      	bcc.n	8009e6c <__mcmp+0x3c>
 8009e58:	2001      	movs	r0, #1
 8009e5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e5e:	4770      	bx	lr
 8009e60:	4610      	mov	r0, r2
 8009e62:	4770      	bx	lr
 8009e64:	2000      	movs	r0, #0
 8009e66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e6a:	4770      	bx	lr
 8009e6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e74:	4770      	bx	lr
 8009e76:	bf00      	nop

08009e78 <__mdiff>:
 8009e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e7c:	460e      	mov	r6, r1
 8009e7e:	4605      	mov	r5, r0
 8009e80:	4611      	mov	r1, r2
 8009e82:	4630      	mov	r0, r6
 8009e84:	4614      	mov	r4, r2
 8009e86:	f7ff ffd3 	bl	8009e30 <__mcmp>
 8009e8a:	1e07      	subs	r7, r0, #0
 8009e8c:	d054      	beq.n	8009f38 <__mdiff+0xc0>
 8009e8e:	db4d      	blt.n	8009f2c <__mdiff+0xb4>
 8009e90:	f04f 0800 	mov.w	r8, #0
 8009e94:	6871      	ldr	r1, [r6, #4]
 8009e96:	4628      	mov	r0, r5
 8009e98:	f7ff fdc0 	bl	8009a1c <_Balloc>
 8009e9c:	6937      	ldr	r7, [r6, #16]
 8009e9e:	6923      	ldr	r3, [r4, #16]
 8009ea0:	f8c0 800c 	str.w	r8, [r0, #12]
 8009ea4:	3614      	adds	r6, #20
 8009ea6:	f104 0214 	add.w	r2, r4, #20
 8009eaa:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 8009eae:	f100 0514 	add.w	r5, r0, #20
 8009eb2:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	f856 8b04 	ldr.w	r8, [r6], #4
 8009ebc:	f852 4b04 	ldr.w	r4, [r2], #4
 8009ec0:	fa13 f388 	uxtah	r3, r3, r8
 8009ec4:	b2a1      	uxth	r1, r4
 8009ec6:	0c24      	lsrs	r4, r4, #16
 8009ec8:	1a59      	subs	r1, r3, r1
 8009eca:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
 8009ece:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009ed2:	b289      	uxth	r1, r1
 8009ed4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009ed8:	4594      	cmp	ip, r2
 8009eda:	f845 1b04 	str.w	r1, [r5], #4
 8009ede:	ea4f 4323 	mov.w	r3, r3, asr #16
 8009ee2:	4634      	mov	r4, r6
 8009ee4:	d8e8      	bhi.n	8009eb8 <__mdiff+0x40>
 8009ee6:	45b6      	cmp	lr, r6
 8009ee8:	46ac      	mov	ip, r5
 8009eea:	d915      	bls.n	8009f18 <__mdiff+0xa0>
 8009eec:	f854 2b04 	ldr.w	r2, [r4], #4
 8009ef0:	fa13 f182 	uxtah	r1, r3, r2
 8009ef4:	0c13      	lsrs	r3, r2, #16
 8009ef6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009efa:	b289      	uxth	r1, r1
 8009efc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009f00:	45a6      	cmp	lr, r4
 8009f02:	f845 1b04 	str.w	r1, [r5], #4
 8009f06:	ea4f 4323 	mov.w	r3, r3, asr #16
 8009f0a:	d8ef      	bhi.n	8009eec <__mdiff+0x74>
 8009f0c:	43f6      	mvns	r6, r6
 8009f0e:	4476      	add	r6, lr
 8009f10:	f026 0503 	bic.w	r5, r6, #3
 8009f14:	3504      	adds	r5, #4
 8009f16:	4465      	add	r5, ip
 8009f18:	3d04      	subs	r5, #4
 8009f1a:	b921      	cbnz	r1, 8009f26 <__mdiff+0xae>
 8009f1c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009f20:	3f01      	subs	r7, #1
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d0fa      	beq.n	8009f1c <__mdiff+0xa4>
 8009f26:	6107      	str	r7, [r0, #16]
 8009f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f2c:	4633      	mov	r3, r6
 8009f2e:	f04f 0801 	mov.w	r8, #1
 8009f32:	4626      	mov	r6, r4
 8009f34:	461c      	mov	r4, r3
 8009f36:	e7ad      	b.n	8009e94 <__mdiff+0x1c>
 8009f38:	4628      	mov	r0, r5
 8009f3a:	4639      	mov	r1, r7
 8009f3c:	f7ff fd6e 	bl	8009a1c <_Balloc>
 8009f40:	2301      	movs	r3, #1
 8009f42:	6147      	str	r7, [r0, #20]
 8009f44:	6103      	str	r3, [r0, #16]
 8009f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f4a:	bf00      	nop

08009f4c <__d2b>:
 8009f4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009f50:	ec57 6b10 	vmov	r6, r7, d0
 8009f54:	b083      	sub	sp, #12
 8009f56:	4688      	mov	r8, r1
 8009f58:	2101      	movs	r1, #1
 8009f5a:	463c      	mov	r4, r7
 8009f5c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009f60:	4617      	mov	r7, r2
 8009f62:	f7ff fd5b 	bl	8009a1c <_Balloc>
 8009f66:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009f6a:	4681      	mov	r9, r0
 8009f6c:	b10d      	cbz	r5, 8009f72 <__d2b+0x26>
 8009f6e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8009f72:	9401      	str	r4, [sp, #4]
 8009f74:	b31e      	cbz	r6, 8009fbe <__d2b+0x72>
 8009f76:	a802      	add	r0, sp, #8
 8009f78:	f840 6d08 	str.w	r6, [r0, #-8]!
 8009f7c:	f7ff fde0 	bl	8009b40 <__lo0bits>
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d134      	bne.n	8009fee <__d2b+0xa2>
 8009f84:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8009f88:	f8c9 2014 	str.w	r2, [r9, #20]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	bf14      	ite	ne
 8009f90:	2402      	movne	r4, #2
 8009f92:	2401      	moveq	r4, #1
 8009f94:	f8c9 3018 	str.w	r3, [r9, #24]
 8009f98:	f8c9 4010 	str.w	r4, [r9, #16]
 8009f9c:	b9dd      	cbnz	r5, 8009fd6 <__d2b+0x8a>
 8009f9e:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 8009fa2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009fa6:	f8c8 0000 	str.w	r0, [r8]
 8009faa:	6918      	ldr	r0, [r3, #16]
 8009fac:	f7ff fda8 	bl	8009b00 <__hi0bits>
 8009fb0:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 8009fb4:	6038      	str	r0, [r7, #0]
 8009fb6:	4648      	mov	r0, r9
 8009fb8:	b003      	add	sp, #12
 8009fba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fbe:	a801      	add	r0, sp, #4
 8009fc0:	f7ff fdbe 	bl	8009b40 <__lo0bits>
 8009fc4:	2401      	movs	r4, #1
 8009fc6:	9b01      	ldr	r3, [sp, #4]
 8009fc8:	f8c9 3014 	str.w	r3, [r9, #20]
 8009fcc:	3020      	adds	r0, #32
 8009fce:	f8c9 4010 	str.w	r4, [r9, #16]
 8009fd2:	2d00      	cmp	r5, #0
 8009fd4:	d0e3      	beq.n	8009f9e <__d2b+0x52>
 8009fd6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009fda:	4405      	add	r5, r0
 8009fdc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009fe0:	f8c8 5000 	str.w	r5, [r8]
 8009fe4:	6038      	str	r0, [r7, #0]
 8009fe6:	4648      	mov	r0, r9
 8009fe8:	b003      	add	sp, #12
 8009fea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fee:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8009ff2:	f1c0 0120 	rsb	r1, r0, #32
 8009ff6:	fa03 f101 	lsl.w	r1, r3, r1
 8009ffa:	430a      	orrs	r2, r1
 8009ffc:	40c3      	lsrs	r3, r0
 8009ffe:	9301      	str	r3, [sp, #4]
 800a000:	f8c9 2014 	str.w	r2, [r9, #20]
 800a004:	e7c2      	b.n	8009f8c <__d2b+0x40>
 800a006:	bf00      	nop

0800a008 <_putc_r>:
 800a008:	b570      	push	{r4, r5, r6, lr}
 800a00a:	460d      	mov	r5, r1
 800a00c:	4614      	mov	r4, r2
 800a00e:	4606      	mov	r6, r0
 800a010:	b108      	cbz	r0, 800a016 <_putc_r+0xe>
 800a012:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a014:	b1d3      	cbz	r3, 800a04c <_putc_r+0x44>
 800a016:	68a3      	ldr	r3, [r4, #8]
 800a018:	3b01      	subs	r3, #1
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	60a3      	str	r3, [r4, #8]
 800a01e:	db06      	blt.n	800a02e <_putc_r+0x26>
 800a020:	6823      	ldr	r3, [r4, #0]
 800a022:	701d      	strb	r5, [r3, #0]
 800a024:	6823      	ldr	r3, [r4, #0]
 800a026:	1c5a      	adds	r2, r3, #1
 800a028:	6022      	str	r2, [r4, #0]
 800a02a:	7818      	ldrb	r0, [r3, #0]
 800a02c:	bd70      	pop	{r4, r5, r6, pc}
 800a02e:	69a2      	ldr	r2, [r4, #24]
 800a030:	4293      	cmp	r3, r2
 800a032:	db0e      	blt.n	800a052 <_putc_r+0x4a>
 800a034:	6823      	ldr	r3, [r4, #0]
 800a036:	701d      	strb	r5, [r3, #0]
 800a038:	6823      	ldr	r3, [r4, #0]
 800a03a:	7819      	ldrb	r1, [r3, #0]
 800a03c:	290a      	cmp	r1, #10
 800a03e:	d1f2      	bne.n	800a026 <_putc_r+0x1e>
 800a040:	4630      	mov	r0, r6
 800a042:	4622      	mov	r2, r4
 800a044:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a048:	f000 bab8 	b.w	800a5bc <__swbuf_r>
 800a04c:	f7fe fe36 	bl	8008cbc <__sinit>
 800a050:	e7e1      	b.n	800a016 <_putc_r+0xe>
 800a052:	4630      	mov	r0, r6
 800a054:	4629      	mov	r1, r5
 800a056:	4622      	mov	r2, r4
 800a058:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a05c:	f000 baae 	b.w	800a5bc <__swbuf_r>

0800a060 <_realloc_r>:
 800a060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a064:	4617      	mov	r7, r2
 800a066:	b083      	sub	sp, #12
 800a068:	460e      	mov	r6, r1
 800a06a:	2900      	cmp	r1, #0
 800a06c:	f000 80e7 	beq.w	800a23e <_realloc_r+0x1de>
 800a070:	4681      	mov	r9, r0
 800a072:	f107 050b 	add.w	r5, r7, #11
 800a076:	f7ff fccd 	bl	8009a14 <__malloc_lock>
 800a07a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a07e:	2d16      	cmp	r5, #22
 800a080:	f023 0403 	bic.w	r4, r3, #3
 800a084:	f1a6 0808 	sub.w	r8, r6, #8
 800a088:	d84c      	bhi.n	800a124 <_realloc_r+0xc4>
 800a08a:	2210      	movs	r2, #16
 800a08c:	4615      	mov	r5, r2
 800a08e:	42af      	cmp	r7, r5
 800a090:	d84d      	bhi.n	800a12e <_realloc_r+0xce>
 800a092:	4294      	cmp	r4, r2
 800a094:	f280 8084 	bge.w	800a1a0 <_realloc_r+0x140>
 800a098:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 800a448 <_realloc_r+0x3e8>
 800a09c:	f8db 0008 	ldr.w	r0, [fp, #8]
 800a0a0:	eb08 0104 	add.w	r1, r8, r4
 800a0a4:	4288      	cmp	r0, r1
 800a0a6:	f000 80d6 	beq.w	800a256 <_realloc_r+0x1f6>
 800a0aa:	6848      	ldr	r0, [r1, #4]
 800a0ac:	f020 0e01 	bic.w	lr, r0, #1
 800a0b0:	448e      	add	lr, r1
 800a0b2:	f8de e004 	ldr.w	lr, [lr, #4]
 800a0b6:	f01e 0f01 	tst.w	lr, #1
 800a0ba:	d13f      	bne.n	800a13c <_realloc_r+0xdc>
 800a0bc:	f020 0003 	bic.w	r0, r0, #3
 800a0c0:	4420      	add	r0, r4
 800a0c2:	4290      	cmp	r0, r2
 800a0c4:	f280 80c1 	bge.w	800a24a <_realloc_r+0x1ea>
 800a0c8:	07db      	lsls	r3, r3, #31
 800a0ca:	f100 808f 	bmi.w	800a1ec <_realloc_r+0x18c>
 800a0ce:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800a0d2:	ebc3 0a08 	rsb	sl, r3, r8
 800a0d6:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a0da:	f023 0303 	bic.w	r3, r3, #3
 800a0de:	eb00 0e03 	add.w	lr, r0, r3
 800a0e2:	4596      	cmp	lr, r2
 800a0e4:	db34      	blt.n	800a150 <_realloc_r+0xf0>
 800a0e6:	68cb      	ldr	r3, [r1, #12]
 800a0e8:	688a      	ldr	r2, [r1, #8]
 800a0ea:	4657      	mov	r7, sl
 800a0ec:	60d3      	str	r3, [r2, #12]
 800a0ee:	609a      	str	r2, [r3, #8]
 800a0f0:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800a0f4:	f8da 300c 	ldr.w	r3, [sl, #12]
 800a0f8:	60cb      	str	r3, [r1, #12]
 800a0fa:	1f22      	subs	r2, r4, #4
 800a0fc:	2a24      	cmp	r2, #36	; 0x24
 800a0fe:	6099      	str	r1, [r3, #8]
 800a100:	f200 8136 	bhi.w	800a370 <_realloc_r+0x310>
 800a104:	2a13      	cmp	r2, #19
 800a106:	f240 80fd 	bls.w	800a304 <_realloc_r+0x2a4>
 800a10a:	6833      	ldr	r3, [r6, #0]
 800a10c:	f8ca 3008 	str.w	r3, [sl, #8]
 800a110:	6873      	ldr	r3, [r6, #4]
 800a112:	f8ca 300c 	str.w	r3, [sl, #12]
 800a116:	2a1b      	cmp	r2, #27
 800a118:	f200 8140 	bhi.w	800a39c <_realloc_r+0x33c>
 800a11c:	3608      	adds	r6, #8
 800a11e:	f10a 0310 	add.w	r3, sl, #16
 800a122:	e0f0      	b.n	800a306 <_realloc_r+0x2a6>
 800a124:	f025 0507 	bic.w	r5, r5, #7
 800a128:	2d00      	cmp	r5, #0
 800a12a:	462a      	mov	r2, r5
 800a12c:	daaf      	bge.n	800a08e <_realloc_r+0x2e>
 800a12e:	230c      	movs	r3, #12
 800a130:	2000      	movs	r0, #0
 800a132:	f8c9 3000 	str.w	r3, [r9]
 800a136:	b003      	add	sp, #12
 800a138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a13c:	07d9      	lsls	r1, r3, #31
 800a13e:	d455      	bmi.n	800a1ec <_realloc_r+0x18c>
 800a140:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800a144:	ebc3 0a08 	rsb	sl, r3, r8
 800a148:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a14c:	f023 0303 	bic.w	r3, r3, #3
 800a150:	4423      	add	r3, r4
 800a152:	4293      	cmp	r3, r2
 800a154:	db4a      	blt.n	800a1ec <_realloc_r+0x18c>
 800a156:	4657      	mov	r7, sl
 800a158:	f8da 100c 	ldr.w	r1, [sl, #12]
 800a15c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800a160:	1f22      	subs	r2, r4, #4
 800a162:	2a24      	cmp	r2, #36	; 0x24
 800a164:	60c1      	str	r1, [r0, #12]
 800a166:	6088      	str	r0, [r1, #8]
 800a168:	f200 810e 	bhi.w	800a388 <_realloc_r+0x328>
 800a16c:	2a13      	cmp	r2, #19
 800a16e:	f240 8109 	bls.w	800a384 <_realloc_r+0x324>
 800a172:	6831      	ldr	r1, [r6, #0]
 800a174:	f8ca 1008 	str.w	r1, [sl, #8]
 800a178:	6871      	ldr	r1, [r6, #4]
 800a17a:	f8ca 100c 	str.w	r1, [sl, #12]
 800a17e:	2a1b      	cmp	r2, #27
 800a180:	f200 8121 	bhi.w	800a3c6 <_realloc_r+0x366>
 800a184:	3608      	adds	r6, #8
 800a186:	f10a 0210 	add.w	r2, sl, #16
 800a18a:	6831      	ldr	r1, [r6, #0]
 800a18c:	6011      	str	r1, [r2, #0]
 800a18e:	6871      	ldr	r1, [r6, #4]
 800a190:	6051      	str	r1, [r2, #4]
 800a192:	68b1      	ldr	r1, [r6, #8]
 800a194:	6091      	str	r1, [r2, #8]
 800a196:	461c      	mov	r4, r3
 800a198:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a19c:	463e      	mov	r6, r7
 800a19e:	46d0      	mov	r8, sl
 800a1a0:	1b62      	subs	r2, r4, r5
 800a1a2:	2a0f      	cmp	r2, #15
 800a1a4:	f003 0301 	and.w	r3, r3, #1
 800a1a8:	d80e      	bhi.n	800a1c8 <_realloc_r+0x168>
 800a1aa:	4323      	orrs	r3, r4
 800a1ac:	4444      	add	r4, r8
 800a1ae:	f8c8 3004 	str.w	r3, [r8, #4]
 800a1b2:	6863      	ldr	r3, [r4, #4]
 800a1b4:	f043 0301 	orr.w	r3, r3, #1
 800a1b8:	6063      	str	r3, [r4, #4]
 800a1ba:	4648      	mov	r0, r9
 800a1bc:	f7ff fc2c 	bl	8009a18 <__malloc_unlock>
 800a1c0:	4630      	mov	r0, r6
 800a1c2:	b003      	add	sp, #12
 800a1c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c8:	eb08 0105 	add.w	r1, r8, r5
 800a1cc:	431d      	orrs	r5, r3
 800a1ce:	f042 0301 	orr.w	r3, r2, #1
 800a1d2:	440a      	add	r2, r1
 800a1d4:	f8c8 5004 	str.w	r5, [r8, #4]
 800a1d8:	604b      	str	r3, [r1, #4]
 800a1da:	6853      	ldr	r3, [r2, #4]
 800a1dc:	f043 0301 	orr.w	r3, r3, #1
 800a1e0:	3108      	adds	r1, #8
 800a1e2:	6053      	str	r3, [r2, #4]
 800a1e4:	4648      	mov	r0, r9
 800a1e6:	f7fe fdc1 	bl	8008d6c <_free_r>
 800a1ea:	e7e6      	b.n	800a1ba <_realloc_r+0x15a>
 800a1ec:	4639      	mov	r1, r7
 800a1ee:	4648      	mov	r0, r9
 800a1f0:	f7ff f8d0 	bl	8009394 <_malloc_r>
 800a1f4:	4607      	mov	r7, r0
 800a1f6:	b1d8      	cbz	r0, 800a230 <_realloc_r+0x1d0>
 800a1f8:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a1fc:	f023 0201 	bic.w	r2, r3, #1
 800a200:	4442      	add	r2, r8
 800a202:	f1a0 0108 	sub.w	r1, r0, #8
 800a206:	4291      	cmp	r1, r2
 800a208:	f000 80ac 	beq.w	800a364 <_realloc_r+0x304>
 800a20c:	1f22      	subs	r2, r4, #4
 800a20e:	2a24      	cmp	r2, #36	; 0x24
 800a210:	f200 8099 	bhi.w	800a346 <_realloc_r+0x2e6>
 800a214:	2a13      	cmp	r2, #19
 800a216:	d86a      	bhi.n	800a2ee <_realloc_r+0x28e>
 800a218:	4603      	mov	r3, r0
 800a21a:	4632      	mov	r2, r6
 800a21c:	6811      	ldr	r1, [r2, #0]
 800a21e:	6019      	str	r1, [r3, #0]
 800a220:	6851      	ldr	r1, [r2, #4]
 800a222:	6059      	str	r1, [r3, #4]
 800a224:	6892      	ldr	r2, [r2, #8]
 800a226:	609a      	str	r2, [r3, #8]
 800a228:	4631      	mov	r1, r6
 800a22a:	4648      	mov	r0, r9
 800a22c:	f7fe fd9e 	bl	8008d6c <_free_r>
 800a230:	4648      	mov	r0, r9
 800a232:	f7ff fbf1 	bl	8009a18 <__malloc_unlock>
 800a236:	4638      	mov	r0, r7
 800a238:	b003      	add	sp, #12
 800a23a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a23e:	4611      	mov	r1, r2
 800a240:	b003      	add	sp, #12
 800a242:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a246:	f7ff b8a5 	b.w	8009394 <_malloc_r>
 800a24a:	68ca      	ldr	r2, [r1, #12]
 800a24c:	6889      	ldr	r1, [r1, #8]
 800a24e:	4604      	mov	r4, r0
 800a250:	60ca      	str	r2, [r1, #12]
 800a252:	6091      	str	r1, [r2, #8]
 800a254:	e7a4      	b.n	800a1a0 <_realloc_r+0x140>
 800a256:	6841      	ldr	r1, [r0, #4]
 800a258:	f021 0103 	bic.w	r1, r1, #3
 800a25c:	4421      	add	r1, r4
 800a25e:	f105 0010 	add.w	r0, r5, #16
 800a262:	4281      	cmp	r1, r0
 800a264:	da5b      	bge.n	800a31e <_realloc_r+0x2be>
 800a266:	07db      	lsls	r3, r3, #31
 800a268:	d4c0      	bmi.n	800a1ec <_realloc_r+0x18c>
 800a26a:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800a26e:	ebc3 0a08 	rsb	sl, r3, r8
 800a272:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a276:	f023 0303 	bic.w	r3, r3, #3
 800a27a:	eb01 0c03 	add.w	ip, r1, r3
 800a27e:	4560      	cmp	r0, ip
 800a280:	f73f af66 	bgt.w	800a150 <_realloc_r+0xf0>
 800a284:	4657      	mov	r7, sl
 800a286:	f8da 300c 	ldr.w	r3, [sl, #12]
 800a28a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800a28e:	1f22      	subs	r2, r4, #4
 800a290:	2a24      	cmp	r2, #36	; 0x24
 800a292:	60cb      	str	r3, [r1, #12]
 800a294:	6099      	str	r1, [r3, #8]
 800a296:	f200 80b8 	bhi.w	800a40a <_realloc_r+0x3aa>
 800a29a:	2a13      	cmp	r2, #19
 800a29c:	f240 80a9 	bls.w	800a3f2 <_realloc_r+0x392>
 800a2a0:	6833      	ldr	r3, [r6, #0]
 800a2a2:	f8ca 3008 	str.w	r3, [sl, #8]
 800a2a6:	6873      	ldr	r3, [r6, #4]
 800a2a8:	f8ca 300c 	str.w	r3, [sl, #12]
 800a2ac:	2a1b      	cmp	r2, #27
 800a2ae:	f200 80b5 	bhi.w	800a41c <_realloc_r+0x3bc>
 800a2b2:	3608      	adds	r6, #8
 800a2b4:	f10a 0310 	add.w	r3, sl, #16
 800a2b8:	6832      	ldr	r2, [r6, #0]
 800a2ba:	601a      	str	r2, [r3, #0]
 800a2bc:	6872      	ldr	r2, [r6, #4]
 800a2be:	605a      	str	r2, [r3, #4]
 800a2c0:	68b2      	ldr	r2, [r6, #8]
 800a2c2:	609a      	str	r2, [r3, #8]
 800a2c4:	eb0a 0205 	add.w	r2, sl, r5
 800a2c8:	ebc5 030c 	rsb	r3, r5, ip
 800a2cc:	f043 0301 	orr.w	r3, r3, #1
 800a2d0:	f8cb 2008 	str.w	r2, [fp, #8]
 800a2d4:	6053      	str	r3, [r2, #4]
 800a2d6:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a2da:	f003 0301 	and.w	r3, r3, #1
 800a2de:	431d      	orrs	r5, r3
 800a2e0:	4648      	mov	r0, r9
 800a2e2:	f8ca 5004 	str.w	r5, [sl, #4]
 800a2e6:	f7ff fb97 	bl	8009a18 <__malloc_unlock>
 800a2ea:	4638      	mov	r0, r7
 800a2ec:	e769      	b.n	800a1c2 <_realloc_r+0x162>
 800a2ee:	6833      	ldr	r3, [r6, #0]
 800a2f0:	6003      	str	r3, [r0, #0]
 800a2f2:	6873      	ldr	r3, [r6, #4]
 800a2f4:	6043      	str	r3, [r0, #4]
 800a2f6:	2a1b      	cmp	r2, #27
 800a2f8:	d829      	bhi.n	800a34e <_realloc_r+0x2ee>
 800a2fa:	f100 0308 	add.w	r3, r0, #8
 800a2fe:	f106 0208 	add.w	r2, r6, #8
 800a302:	e78b      	b.n	800a21c <_realloc_r+0x1bc>
 800a304:	463b      	mov	r3, r7
 800a306:	6832      	ldr	r2, [r6, #0]
 800a308:	601a      	str	r2, [r3, #0]
 800a30a:	6872      	ldr	r2, [r6, #4]
 800a30c:	605a      	str	r2, [r3, #4]
 800a30e:	68b2      	ldr	r2, [r6, #8]
 800a310:	609a      	str	r2, [r3, #8]
 800a312:	463e      	mov	r6, r7
 800a314:	4674      	mov	r4, lr
 800a316:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a31a:	46d0      	mov	r8, sl
 800a31c:	e740      	b.n	800a1a0 <_realloc_r+0x140>
 800a31e:	eb08 0205 	add.w	r2, r8, r5
 800a322:	1b4b      	subs	r3, r1, r5
 800a324:	f043 0301 	orr.w	r3, r3, #1
 800a328:	f8cb 2008 	str.w	r2, [fp, #8]
 800a32c:	6053      	str	r3, [r2, #4]
 800a32e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a332:	f003 0301 	and.w	r3, r3, #1
 800a336:	431d      	orrs	r5, r3
 800a338:	4648      	mov	r0, r9
 800a33a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a33e:	f7ff fb6b 	bl	8009a18 <__malloc_unlock>
 800a342:	4630      	mov	r0, r6
 800a344:	e73d      	b.n	800a1c2 <_realloc_r+0x162>
 800a346:	4631      	mov	r1, r6
 800a348:	f7ff fb00 	bl	800994c <memmove>
 800a34c:	e76c      	b.n	800a228 <_realloc_r+0x1c8>
 800a34e:	68b3      	ldr	r3, [r6, #8]
 800a350:	6083      	str	r3, [r0, #8]
 800a352:	68f3      	ldr	r3, [r6, #12]
 800a354:	60c3      	str	r3, [r0, #12]
 800a356:	2a24      	cmp	r2, #36	; 0x24
 800a358:	d02c      	beq.n	800a3b4 <_realloc_r+0x354>
 800a35a:	f100 0310 	add.w	r3, r0, #16
 800a35e:	f106 0210 	add.w	r2, r6, #16
 800a362:	e75b      	b.n	800a21c <_realloc_r+0x1bc>
 800a364:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a368:	f022 0203 	bic.w	r2, r2, #3
 800a36c:	4414      	add	r4, r2
 800a36e:	e717      	b.n	800a1a0 <_realloc_r+0x140>
 800a370:	4631      	mov	r1, r6
 800a372:	4638      	mov	r0, r7
 800a374:	4674      	mov	r4, lr
 800a376:	463e      	mov	r6, r7
 800a378:	f7ff fae8 	bl	800994c <memmove>
 800a37c:	46d0      	mov	r8, sl
 800a37e:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a382:	e70d      	b.n	800a1a0 <_realloc_r+0x140>
 800a384:	463a      	mov	r2, r7
 800a386:	e700      	b.n	800a18a <_realloc_r+0x12a>
 800a388:	4631      	mov	r1, r6
 800a38a:	4638      	mov	r0, r7
 800a38c:	461c      	mov	r4, r3
 800a38e:	463e      	mov	r6, r7
 800a390:	f7ff fadc 	bl	800994c <memmove>
 800a394:	46d0      	mov	r8, sl
 800a396:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a39a:	e701      	b.n	800a1a0 <_realloc_r+0x140>
 800a39c:	68b3      	ldr	r3, [r6, #8]
 800a39e:	f8ca 3010 	str.w	r3, [sl, #16]
 800a3a2:	68f3      	ldr	r3, [r6, #12]
 800a3a4:	f8ca 3014 	str.w	r3, [sl, #20]
 800a3a8:	2a24      	cmp	r2, #36	; 0x24
 800a3aa:	d018      	beq.n	800a3de <_realloc_r+0x37e>
 800a3ac:	3610      	adds	r6, #16
 800a3ae:	f10a 0318 	add.w	r3, sl, #24
 800a3b2:	e7a8      	b.n	800a306 <_realloc_r+0x2a6>
 800a3b4:	6933      	ldr	r3, [r6, #16]
 800a3b6:	6103      	str	r3, [r0, #16]
 800a3b8:	6973      	ldr	r3, [r6, #20]
 800a3ba:	6143      	str	r3, [r0, #20]
 800a3bc:	f106 0218 	add.w	r2, r6, #24
 800a3c0:	f100 0318 	add.w	r3, r0, #24
 800a3c4:	e72a      	b.n	800a21c <_realloc_r+0x1bc>
 800a3c6:	68b1      	ldr	r1, [r6, #8]
 800a3c8:	f8ca 1010 	str.w	r1, [sl, #16]
 800a3cc:	68f1      	ldr	r1, [r6, #12]
 800a3ce:	f8ca 1014 	str.w	r1, [sl, #20]
 800a3d2:	2a24      	cmp	r2, #36	; 0x24
 800a3d4:	d00f      	beq.n	800a3f6 <_realloc_r+0x396>
 800a3d6:	3610      	adds	r6, #16
 800a3d8:	f10a 0218 	add.w	r2, sl, #24
 800a3dc:	e6d5      	b.n	800a18a <_realloc_r+0x12a>
 800a3de:	6933      	ldr	r3, [r6, #16]
 800a3e0:	f8ca 3018 	str.w	r3, [sl, #24]
 800a3e4:	6973      	ldr	r3, [r6, #20]
 800a3e6:	f8ca 301c 	str.w	r3, [sl, #28]
 800a3ea:	3618      	adds	r6, #24
 800a3ec:	f10a 0320 	add.w	r3, sl, #32
 800a3f0:	e789      	b.n	800a306 <_realloc_r+0x2a6>
 800a3f2:	463b      	mov	r3, r7
 800a3f4:	e760      	b.n	800a2b8 <_realloc_r+0x258>
 800a3f6:	6932      	ldr	r2, [r6, #16]
 800a3f8:	f8ca 2018 	str.w	r2, [sl, #24]
 800a3fc:	6972      	ldr	r2, [r6, #20]
 800a3fe:	f8ca 201c 	str.w	r2, [sl, #28]
 800a402:	3618      	adds	r6, #24
 800a404:	f10a 0220 	add.w	r2, sl, #32
 800a408:	e6bf      	b.n	800a18a <_realloc_r+0x12a>
 800a40a:	4631      	mov	r1, r6
 800a40c:	4638      	mov	r0, r7
 800a40e:	f8cd c004 	str.w	ip, [sp, #4]
 800a412:	f7ff fa9b 	bl	800994c <memmove>
 800a416:	f8dd c004 	ldr.w	ip, [sp, #4]
 800a41a:	e753      	b.n	800a2c4 <_realloc_r+0x264>
 800a41c:	68b3      	ldr	r3, [r6, #8]
 800a41e:	f8ca 3010 	str.w	r3, [sl, #16]
 800a422:	68f3      	ldr	r3, [r6, #12]
 800a424:	f8ca 3014 	str.w	r3, [sl, #20]
 800a428:	2a24      	cmp	r2, #36	; 0x24
 800a42a:	d003      	beq.n	800a434 <_realloc_r+0x3d4>
 800a42c:	3610      	adds	r6, #16
 800a42e:	f10a 0318 	add.w	r3, sl, #24
 800a432:	e741      	b.n	800a2b8 <_realloc_r+0x258>
 800a434:	6933      	ldr	r3, [r6, #16]
 800a436:	f8ca 3018 	str.w	r3, [sl, #24]
 800a43a:	6973      	ldr	r3, [r6, #20]
 800a43c:	f8ca 301c 	str.w	r3, [sl, #28]
 800a440:	3618      	adds	r6, #24
 800a442:	f10a 0320 	add.w	r3, sl, #32
 800a446:	e737      	b.n	800a2b8 <_realloc_r+0x258>
 800a448:	20000690 	.word	0x20000690

0800a44c <__fpclassifyd>:
 800a44c:	ec53 2b10 	vmov	r2, r3, d0
 800a450:	b410      	push	{r4}
 800a452:	f033 4400 	bics.w	r4, r3, #2147483648	; 0x80000000
 800a456:	d008      	beq.n	800a46a <__fpclassifyd+0x1e>
 800a458:	4911      	ldr	r1, [pc, #68]	; (800a4a0 <__fpclassifyd+0x54>)
 800a45a:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 800a45e:	4288      	cmp	r0, r1
 800a460:	d808      	bhi.n	800a474 <__fpclassifyd+0x28>
 800a462:	2004      	movs	r0, #4
 800a464:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a468:	4770      	bx	lr
 800a46a:	b91a      	cbnz	r2, 800a474 <__fpclassifyd+0x28>
 800a46c:	2002      	movs	r0, #2
 800a46e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a472:	4770      	bx	lr
 800a474:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 800a478:	4909      	ldr	r1, [pc, #36]	; (800a4a0 <__fpclassifyd+0x54>)
 800a47a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a47e:	428b      	cmp	r3, r1
 800a480:	d9ef      	bls.n	800a462 <__fpclassifyd+0x16>
 800a482:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a486:	d201      	bcs.n	800a48c <__fpclassifyd+0x40>
 800a488:	2003      	movs	r0, #3
 800a48a:	e7eb      	b.n	800a464 <__fpclassifyd+0x18>
 800a48c:	4b05      	ldr	r3, [pc, #20]	; (800a4a4 <__fpclassifyd+0x58>)
 800a48e:	429c      	cmp	r4, r3
 800a490:	d001      	beq.n	800a496 <__fpclassifyd+0x4a>
 800a492:	2000      	movs	r0, #0
 800a494:	e7e6      	b.n	800a464 <__fpclassifyd+0x18>
 800a496:	fab2 f082 	clz	r0, r2
 800a49a:	0940      	lsrs	r0, r0, #5
 800a49c:	e7e2      	b.n	800a464 <__fpclassifyd+0x18>
 800a49e:	bf00      	nop
 800a4a0:	7fdfffff 	.word	0x7fdfffff
 800a4a4:	7ff00000 	.word	0x7ff00000

0800a4a8 <__sread>:
 800a4a8:	b510      	push	{r4, lr}
 800a4aa:	460c      	mov	r4, r1
 800a4ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4b0:	f7f7 faa8 	bl	8001a04 <_read_r>
 800a4b4:	2800      	cmp	r0, #0
 800a4b6:	db03      	blt.n	800a4c0 <__sread+0x18>
 800a4b8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800a4ba:	4403      	add	r3, r0
 800a4bc:	6523      	str	r3, [r4, #80]	; 0x50
 800a4be:	bd10      	pop	{r4, pc}
 800a4c0:	89a3      	ldrh	r3, [r4, #12]
 800a4c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a4c6:	81a3      	strh	r3, [r4, #12]
 800a4c8:	bd10      	pop	{r4, pc}
 800a4ca:	bf00      	nop

0800a4cc <__swrite>:
 800a4cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4d0:	4616      	mov	r6, r2
 800a4d2:	898a      	ldrh	r2, [r1, #12]
 800a4d4:	461d      	mov	r5, r3
 800a4d6:	05d3      	lsls	r3, r2, #23
 800a4d8:	460c      	mov	r4, r1
 800a4da:	4607      	mov	r7, r0
 800a4dc:	d506      	bpl.n	800a4ec <__swrite+0x20>
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4e4:	2302      	movs	r3, #2
 800a4e6:	f7f7 f9bd 	bl	8001864 <_lseek_r>
 800a4ea:	89a2      	ldrh	r2, [r4, #12]
 800a4ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a4f4:	81a2      	strh	r2, [r4, #12]
 800a4f6:	4638      	mov	r0, r7
 800a4f8:	4632      	mov	r2, r6
 800a4fa:	462b      	mov	r3, r5
 800a4fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a500:	f7f7 bb0a 	b.w	8001b18 <_write_r>

0800a504 <__sseek>:
 800a504:	b510      	push	{r4, lr}
 800a506:	460c      	mov	r4, r1
 800a508:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a50c:	f7f7 f9aa 	bl	8001864 <_lseek_r>
 800a510:	89a3      	ldrh	r3, [r4, #12]
 800a512:	1c42      	adds	r2, r0, #1
 800a514:	bf0e      	itee	eq
 800a516:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a51a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a51e:	6520      	strne	r0, [r4, #80]	; 0x50
 800a520:	81a3      	strh	r3, [r4, #12]
 800a522:	bd10      	pop	{r4, pc}

0800a524 <__sclose>:
 800a524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a528:	f7f7 b992 	b.w	8001850 <_close_r>

0800a52c <__sprint_r.part.0>:
 800a52c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a52e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a532:	049c      	lsls	r4, r3, #18
 800a534:	460f      	mov	r7, r1
 800a536:	4692      	mov	sl, r2
 800a538:	d52b      	bpl.n	800a592 <__sprint_r.part.0+0x66>
 800a53a:	6893      	ldr	r3, [r2, #8]
 800a53c:	6812      	ldr	r2, [r2, #0]
 800a53e:	b333      	cbz	r3, 800a58e <__sprint_r.part.0+0x62>
 800a540:	4680      	mov	r8, r0
 800a542:	f102 0908 	add.w	r9, r2, #8
 800a546:	e919 0060 	ldmdb	r9, {r5, r6}
 800a54a:	08b6      	lsrs	r6, r6, #2
 800a54c:	d017      	beq.n	800a57e <__sprint_r.part.0+0x52>
 800a54e:	3d04      	subs	r5, #4
 800a550:	2400      	movs	r4, #0
 800a552:	e001      	b.n	800a558 <__sprint_r.part.0+0x2c>
 800a554:	42a6      	cmp	r6, r4
 800a556:	d010      	beq.n	800a57a <__sprint_r.part.0+0x4e>
 800a558:	4640      	mov	r0, r8
 800a55a:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800a55e:	463a      	mov	r2, r7
 800a560:	f000 f94a 	bl	800a7f8 <_fputwc_r>
 800a564:	1c43      	adds	r3, r0, #1
 800a566:	f104 0401 	add.w	r4, r4, #1
 800a56a:	d1f3      	bne.n	800a554 <__sprint_r.part.0+0x28>
 800a56c:	2300      	movs	r3, #0
 800a56e:	f8ca 3008 	str.w	r3, [sl, #8]
 800a572:	f8ca 3004 	str.w	r3, [sl, #4]
 800a576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a57a:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a57e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
 800a582:	f8ca 3008 	str.w	r3, [sl, #8]
 800a586:	f109 0908 	add.w	r9, r9, #8
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d1db      	bne.n	800a546 <__sprint_r.part.0+0x1a>
 800a58e:	2000      	movs	r0, #0
 800a590:	e7ec      	b.n	800a56c <__sprint_r.part.0+0x40>
 800a592:	f7fe fcc3 	bl	8008f1c <__sfvwrite_r>
 800a596:	2300      	movs	r3, #0
 800a598:	f8ca 3008 	str.w	r3, [sl, #8]
 800a59c:	f8ca 3004 	str.w	r3, [sl, #4]
 800a5a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a5a4 <__sprint_r>:
 800a5a4:	6893      	ldr	r3, [r2, #8]
 800a5a6:	b410      	push	{r4}
 800a5a8:	b11b      	cbz	r3, 800a5b2 <__sprint_r+0xe>
 800a5aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5ae:	f7ff bfbd 	b.w	800a52c <__sprint_r.part.0>
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	6053      	str	r3, [r2, #4]
 800a5b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5ba:	4770      	bx	lr

0800a5bc <__swbuf_r>:
 800a5bc:	b570      	push	{r4, r5, r6, lr}
 800a5be:	460d      	mov	r5, r1
 800a5c0:	4614      	mov	r4, r2
 800a5c2:	4606      	mov	r6, r0
 800a5c4:	b110      	cbz	r0, 800a5cc <__swbuf_r+0x10>
 800a5c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d048      	beq.n	800a65e <__swbuf_r+0xa2>
 800a5cc:	89a2      	ldrh	r2, [r4, #12]
 800a5ce:	69a3      	ldr	r3, [r4, #24]
 800a5d0:	60a3      	str	r3, [r4, #8]
 800a5d2:	b291      	uxth	r1, r2
 800a5d4:	0708      	lsls	r0, r1, #28
 800a5d6:	d538      	bpl.n	800a64a <__swbuf_r+0x8e>
 800a5d8:	6923      	ldr	r3, [r4, #16]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d035      	beq.n	800a64a <__swbuf_r+0x8e>
 800a5de:	0489      	lsls	r1, r1, #18
 800a5e0:	b2ed      	uxtb	r5, r5
 800a5e2:	d515      	bpl.n	800a610 <__swbuf_r+0x54>
 800a5e4:	6822      	ldr	r2, [r4, #0]
 800a5e6:	6961      	ldr	r1, [r4, #20]
 800a5e8:	1ad3      	subs	r3, r2, r3
 800a5ea:	428b      	cmp	r3, r1
 800a5ec:	da1c      	bge.n	800a628 <__swbuf_r+0x6c>
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	68a1      	ldr	r1, [r4, #8]
 800a5f2:	1c50      	adds	r0, r2, #1
 800a5f4:	3901      	subs	r1, #1
 800a5f6:	60a1      	str	r1, [r4, #8]
 800a5f8:	6020      	str	r0, [r4, #0]
 800a5fa:	7015      	strb	r5, [r2, #0]
 800a5fc:	6962      	ldr	r2, [r4, #20]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d01a      	beq.n	800a638 <__swbuf_r+0x7c>
 800a602:	89a3      	ldrh	r3, [r4, #12]
 800a604:	07db      	lsls	r3, r3, #31
 800a606:	d501      	bpl.n	800a60c <__swbuf_r+0x50>
 800a608:	2d0a      	cmp	r5, #10
 800a60a:	d015      	beq.n	800a638 <__swbuf_r+0x7c>
 800a60c:	4628      	mov	r0, r5
 800a60e:	bd70      	pop	{r4, r5, r6, pc}
 800a610:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800a612:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a616:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800a61a:	81a2      	strh	r2, [r4, #12]
 800a61c:	6822      	ldr	r2, [r4, #0]
 800a61e:	6661      	str	r1, [r4, #100]	; 0x64
 800a620:	6961      	ldr	r1, [r4, #20]
 800a622:	1ad3      	subs	r3, r2, r3
 800a624:	428b      	cmp	r3, r1
 800a626:	dbe2      	blt.n	800a5ee <__swbuf_r+0x32>
 800a628:	4630      	mov	r0, r6
 800a62a:	4621      	mov	r1, r4
 800a62c:	f7fe fab2 	bl	8008b94 <_fflush_r>
 800a630:	b940      	cbnz	r0, 800a644 <__swbuf_r+0x88>
 800a632:	6822      	ldr	r2, [r4, #0]
 800a634:	2301      	movs	r3, #1
 800a636:	e7db      	b.n	800a5f0 <__swbuf_r+0x34>
 800a638:	4630      	mov	r0, r6
 800a63a:	4621      	mov	r1, r4
 800a63c:	f7fe faaa 	bl	8008b94 <_fflush_r>
 800a640:	2800      	cmp	r0, #0
 800a642:	d0e3      	beq.n	800a60c <__swbuf_r+0x50>
 800a644:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a648:	bd70      	pop	{r4, r5, r6, pc}
 800a64a:	4630      	mov	r0, r6
 800a64c:	4621      	mov	r1, r4
 800a64e:	f7fd f94f 	bl	80078f0 <__swsetup_r>
 800a652:	2800      	cmp	r0, #0
 800a654:	d1f6      	bne.n	800a644 <__swbuf_r+0x88>
 800a656:	89a2      	ldrh	r2, [r4, #12]
 800a658:	6923      	ldr	r3, [r4, #16]
 800a65a:	b291      	uxth	r1, r2
 800a65c:	e7bf      	b.n	800a5de <__swbuf_r+0x22>
 800a65e:	f7fe fb2d 	bl	8008cbc <__sinit>
 800a662:	e7b3      	b.n	800a5cc <__swbuf_r+0x10>

0800a664 <_calloc_r>:
 800a664:	b510      	push	{r4, lr}
 800a666:	fb02 f101 	mul.w	r1, r2, r1
 800a66a:	f7fe fe93 	bl	8009394 <_malloc_r>
 800a66e:	4604      	mov	r4, r0
 800a670:	b168      	cbz	r0, 800a68e <_calloc_r+0x2a>
 800a672:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a676:	f022 0203 	bic.w	r2, r2, #3
 800a67a:	3a04      	subs	r2, #4
 800a67c:	2a24      	cmp	r2, #36	; 0x24
 800a67e:	d818      	bhi.n	800a6b2 <_calloc_r+0x4e>
 800a680:	2a13      	cmp	r2, #19
 800a682:	d806      	bhi.n	800a692 <_calloc_r+0x2e>
 800a684:	4603      	mov	r3, r0
 800a686:	2200      	movs	r2, #0
 800a688:	601a      	str	r2, [r3, #0]
 800a68a:	605a      	str	r2, [r3, #4]
 800a68c:	609a      	str	r2, [r3, #8]
 800a68e:	4620      	mov	r0, r4
 800a690:	bd10      	pop	{r4, pc}
 800a692:	2300      	movs	r3, #0
 800a694:	2a1b      	cmp	r2, #27
 800a696:	6003      	str	r3, [r0, #0]
 800a698:	6043      	str	r3, [r0, #4]
 800a69a:	d90f      	bls.n	800a6bc <_calloc_r+0x58>
 800a69c:	2a24      	cmp	r2, #36	; 0x24
 800a69e:	6083      	str	r3, [r0, #8]
 800a6a0:	60c3      	str	r3, [r0, #12]
 800a6a2:	bf05      	ittet	eq
 800a6a4:	6103      	streq	r3, [r0, #16]
 800a6a6:	6143      	streq	r3, [r0, #20]
 800a6a8:	f100 0310 	addne.w	r3, r0, #16
 800a6ac:	f100 0318 	addeq.w	r3, r0, #24
 800a6b0:	e7e9      	b.n	800a686 <_calloc_r+0x22>
 800a6b2:	2100      	movs	r1, #0
 800a6b4:	f7fb fc20 	bl	8005ef8 <memset>
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	bd10      	pop	{r4, pc}
 800a6bc:	f100 0308 	add.w	r3, r0, #8
 800a6c0:	e7e1      	b.n	800a686 <_calloc_r+0x22>
 800a6c2:	bf00      	nop

0800a6c4 <_fclose_r>:
 800a6c4:	2900      	cmp	r1, #0
 800a6c6:	d03d      	beq.n	800a744 <_fclose_r+0x80>
 800a6c8:	b570      	push	{r4, r5, r6, lr}
 800a6ca:	4605      	mov	r5, r0
 800a6cc:	460c      	mov	r4, r1
 800a6ce:	b108      	cbz	r0, 800a6d4 <_fclose_r+0x10>
 800a6d0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a6d2:	b37b      	cbz	r3, 800a734 <_fclose_r+0x70>
 800a6d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6d8:	b90b      	cbnz	r3, 800a6de <_fclose_r+0x1a>
 800a6da:	2000      	movs	r0, #0
 800a6dc:	bd70      	pop	{r4, r5, r6, pc}
 800a6de:	4628      	mov	r0, r5
 800a6e0:	4621      	mov	r1, r4
 800a6e2:	f7fe f9ad 	bl	8008a40 <__sflush_r>
 800a6e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a6e8:	4606      	mov	r6, r0
 800a6ea:	b133      	cbz	r3, 800a6fa <_fclose_r+0x36>
 800a6ec:	4628      	mov	r0, r5
 800a6ee:	69e1      	ldr	r1, [r4, #28]
 800a6f0:	4798      	blx	r3
 800a6f2:	2800      	cmp	r0, #0
 800a6f4:	bfb8      	it	lt
 800a6f6:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
 800a6fa:	89a3      	ldrh	r3, [r4, #12]
 800a6fc:	061b      	lsls	r3, r3, #24
 800a6fe:	d41c      	bmi.n	800a73a <_fclose_r+0x76>
 800a700:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a702:	b141      	cbz	r1, 800a716 <_fclose_r+0x52>
 800a704:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a708:	4299      	cmp	r1, r3
 800a70a:	d002      	beq.n	800a712 <_fclose_r+0x4e>
 800a70c:	4628      	mov	r0, r5
 800a70e:	f7fe fb2d 	bl	8008d6c <_free_r>
 800a712:	2300      	movs	r3, #0
 800a714:	6323      	str	r3, [r4, #48]	; 0x30
 800a716:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a718:	b121      	cbz	r1, 800a724 <_fclose_r+0x60>
 800a71a:	4628      	mov	r0, r5
 800a71c:	f7fe fb26 	bl	8008d6c <_free_r>
 800a720:	2300      	movs	r3, #0
 800a722:	6463      	str	r3, [r4, #68]	; 0x44
 800a724:	f7fe fad0 	bl	8008cc8 <__sfp_lock_acquire>
 800a728:	2300      	movs	r3, #0
 800a72a:	81a3      	strh	r3, [r4, #12]
 800a72c:	f7fe face 	bl	8008ccc <__sfp_lock_release>
 800a730:	4630      	mov	r0, r6
 800a732:	bd70      	pop	{r4, r5, r6, pc}
 800a734:	f7fe fac2 	bl	8008cbc <__sinit>
 800a738:	e7cc      	b.n	800a6d4 <_fclose_r+0x10>
 800a73a:	4628      	mov	r0, r5
 800a73c:	6921      	ldr	r1, [r4, #16]
 800a73e:	f7fe fb15 	bl	8008d6c <_free_r>
 800a742:	e7dd      	b.n	800a700 <_fclose_r+0x3c>
 800a744:	2000      	movs	r0, #0
 800a746:	4770      	bx	lr

0800a748 <__fputwc>:
 800a748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a74c:	b082      	sub	sp, #8
 800a74e:	4607      	mov	r7, r0
 800a750:	460e      	mov	r6, r1
 800a752:	4614      	mov	r4, r2
 800a754:	f7fe fd9c 	bl	8009290 <__locale_mb_cur_max>
 800a758:	2801      	cmp	r0, #1
 800a75a:	d041      	beq.n	800a7e0 <__fputwc+0x98>
 800a75c:	4638      	mov	r0, r7
 800a75e:	a901      	add	r1, sp, #4
 800a760:	4632      	mov	r2, r6
 800a762:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800a766:	f000 f859 	bl	800a81c <_wcrtomb_r>
 800a76a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800a76e:	4680      	mov	r8, r0
 800a770:	d02f      	beq.n	800a7d2 <__fputwc+0x8a>
 800a772:	2800      	cmp	r0, #0
 800a774:	d03c      	beq.n	800a7f0 <__fputwc+0xa8>
 800a776:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800a77a:	2500      	movs	r5, #0
 800a77c:	e009      	b.n	800a792 <__fputwc+0x4a>
 800a77e:	6823      	ldr	r3, [r4, #0]
 800a780:	7019      	strb	r1, [r3, #0]
 800a782:	6823      	ldr	r3, [r4, #0]
 800a784:	3301      	adds	r3, #1
 800a786:	6023      	str	r3, [r4, #0]
 800a788:	3501      	adds	r5, #1
 800a78a:	45a8      	cmp	r8, r5
 800a78c:	d930      	bls.n	800a7f0 <__fputwc+0xa8>
 800a78e:	ab01      	add	r3, sp, #4
 800a790:	5d59      	ldrb	r1, [r3, r5]
 800a792:	68a3      	ldr	r3, [r4, #8]
 800a794:	3b01      	subs	r3, #1
 800a796:	2b00      	cmp	r3, #0
 800a798:	60a3      	str	r3, [r4, #8]
 800a79a:	daf0      	bge.n	800a77e <__fputwc+0x36>
 800a79c:	69a2      	ldr	r2, [r4, #24]
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	db07      	blt.n	800a7b2 <__fputwc+0x6a>
 800a7a2:	6823      	ldr	r3, [r4, #0]
 800a7a4:	7019      	strb	r1, [r3, #0]
 800a7a6:	6823      	ldr	r3, [r4, #0]
 800a7a8:	7819      	ldrb	r1, [r3, #0]
 800a7aa:	290a      	cmp	r1, #10
 800a7ac:	f103 0301 	add.w	r3, r3, #1
 800a7b0:	d1e9      	bne.n	800a786 <__fputwc+0x3e>
 800a7b2:	4638      	mov	r0, r7
 800a7b4:	4622      	mov	r2, r4
 800a7b6:	f7ff ff01 	bl	800a5bc <__swbuf_r>
 800a7ba:	f1a0 30ff 	sub.w	r0, r0, #4294967295	; 0xffffffff
 800a7be:	fab0 f080 	clz	r0, r0
 800a7c2:	0940      	lsrs	r0, r0, #5
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	d0df      	beq.n	800a788 <__fputwc+0x40>
 800a7c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a7cc:	b002      	add	sp, #8
 800a7ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7d2:	89a3      	ldrh	r3, [r4, #12]
 800a7d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7d8:	81a3      	strh	r3, [r4, #12]
 800a7da:	b002      	add	sp, #8
 800a7dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7e0:	1e73      	subs	r3, r6, #1
 800a7e2:	2bfe      	cmp	r3, #254	; 0xfe
 800a7e4:	d8ba      	bhi.n	800a75c <__fputwc+0x14>
 800a7e6:	b2f1      	uxtb	r1, r6
 800a7e8:	4680      	mov	r8, r0
 800a7ea:	f88d 1004 	strb.w	r1, [sp, #4]
 800a7ee:	e7c4      	b.n	800a77a <__fputwc+0x32>
 800a7f0:	4630      	mov	r0, r6
 800a7f2:	b002      	add	sp, #8
 800a7f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a7f8 <_fputwc_r>:
 800a7f8:	8993      	ldrh	r3, [r2, #12]
 800a7fa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800a7fe:	d10b      	bne.n	800a818 <_fputwc_r+0x20>
 800a800:	b410      	push	{r4}
 800a802:	6e54      	ldr	r4, [r2, #100]	; 0x64
 800a804:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a808:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 800a80c:	6654      	str	r4, [r2, #100]	; 0x64
 800a80e:	8193      	strh	r3, [r2, #12]
 800a810:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a814:	f7ff bf98 	b.w	800a748 <__fputwc>
 800a818:	f7ff bf96 	b.w	800a748 <__fputwc>

0800a81c <_wcrtomb_r>:
 800a81c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a820:	4605      	mov	r5, r0
 800a822:	b086      	sub	sp, #24
 800a824:	461e      	mov	r6, r3
 800a826:	460c      	mov	r4, r1
 800a828:	b1a1      	cbz	r1, 800a854 <_wcrtomb_r+0x38>
 800a82a:	4b10      	ldr	r3, [pc, #64]	; (800a86c <_wcrtomb_r+0x50>)
 800a82c:	4617      	mov	r7, r2
 800a82e:	f8d3 8000 	ldr.w	r8, [r3]
 800a832:	f7fe fd29 	bl	8009288 <__locale_charset>
 800a836:	9600      	str	r6, [sp, #0]
 800a838:	4603      	mov	r3, r0
 800a83a:	4621      	mov	r1, r4
 800a83c:	463a      	mov	r2, r7
 800a83e:	4628      	mov	r0, r5
 800a840:	47c0      	blx	r8
 800a842:	1c43      	adds	r3, r0, #1
 800a844:	d103      	bne.n	800a84e <_wcrtomb_r+0x32>
 800a846:	2200      	movs	r2, #0
 800a848:	238a      	movs	r3, #138	; 0x8a
 800a84a:	6032      	str	r2, [r6, #0]
 800a84c:	602b      	str	r3, [r5, #0]
 800a84e:	b006      	add	sp, #24
 800a850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a854:	4b05      	ldr	r3, [pc, #20]	; (800a86c <_wcrtomb_r+0x50>)
 800a856:	681f      	ldr	r7, [r3, #0]
 800a858:	f7fe fd16 	bl	8009288 <__locale_charset>
 800a85c:	9600      	str	r6, [sp, #0]
 800a85e:	4603      	mov	r3, r0
 800a860:	4622      	mov	r2, r4
 800a862:	4628      	mov	r0, r5
 800a864:	a903      	add	r1, sp, #12
 800a866:	47b8      	blx	r7
 800a868:	e7eb      	b.n	800a842 <_wcrtomb_r+0x26>
 800a86a:	bf00      	nop
 800a86c:	20000aa0 	.word	0x20000aa0

0800a870 <__ascii_wctomb>:
 800a870:	b121      	cbz	r1, 800a87c <__ascii_wctomb+0xc>
 800a872:	2aff      	cmp	r2, #255	; 0xff
 800a874:	d804      	bhi.n	800a880 <__ascii_wctomb+0x10>
 800a876:	700a      	strb	r2, [r1, #0]
 800a878:	2001      	movs	r0, #1
 800a87a:	4770      	bx	lr
 800a87c:	4608      	mov	r0, r1
 800a87e:	4770      	bx	lr
 800a880:	238a      	movs	r3, #138	; 0x8a
 800a882:	6003      	str	r3, [r0, #0]
 800a884:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a888:	4770      	bx	lr
 800a88a:	bf00      	nop

0800a88c <_init>:
 800a88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a88e:	bf00      	nop
 800a890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a892:	bc08      	pop	{r3}
 800a894:	469e      	mov	lr, r3
 800a896:	4770      	bx	lr

0800a898 <_fini>:
 800a898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a89a:	bf00      	nop
 800a89c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a89e:	bc08      	pop	{r3}
 800a8a0:	469e      	mov	lr, r3
 800a8a2:	4770      	bx	lr
