// Seed: 137890080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  assign module_1.id_2 = 0;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  localparam id_10 = 1;
  logic [-1 : 1] id_11;
  wire id_12, id_13;
endmodule
module module_1 (
    input tri1 id_0
    , id_4,
    input supply0 id_1,
    input wire id_2
);
  initial forever id_5(1 == id_1, id_0);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
