// Seed: 1065714505
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output tri id_2,
    input wire id_3
);
  wire id_5;
  ;
  assign module_1.id_13 = 0;
endmodule
module module_0 #(
    parameter id_2 = 32'd48
) (
    input uwire id_0,
    output wor id_1,
    input tri1 _id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output uwire id_6,
    input tri id_7,
    input supply1 id_8,
    input tri1 id_9,
    output tri1 id_10,
    input uwire id_11
    , id_20,
    input tri0 module_1,
    output tri id_13,
    input tri id_14,
    output supply0 id_15,
    output wor id_16,
    output tri id_17,
    input wor id_18
);
  logic [-1 'b0 : id_2] id_21;
  module_0 modCall_1 (
      id_17,
      id_14,
      id_6,
      id_5
  );
endmodule
