/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [7:0] _06_;
  wire [7:0] _07_;
  wire [7:0] _08_;
  wire [35:0] _09_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [55:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [24:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  reg [2:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _10_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 7'h00;
    else _10_ <= { _07_[7:6], _01_, _06_[7], _07_[3:2], celloutsig_0_4z };
  assign { _08_[6:4], _00_, _08_[2:1], _05_ } = _10_;
  assign celloutsig_0_60z = celloutsig_0_17z[2] ? 1'h0 : celloutsig_0_33z[1];
  assign celloutsig_1_11z = ~((celloutsig_1_8z[4] | celloutsig_1_0z) & celloutsig_1_9z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z | in_data[30]) & (celloutsig_0_0z | in_data[69]));
  assign celloutsig_1_7z = ~((celloutsig_1_5z[2] | celloutsig_1_4z[3]) & (celloutsig_1_3z[1] | celloutsig_1_6z));
  assign celloutsig_0_25z = ~((celloutsig_0_15z | _04_) & (celloutsig_0_6z[1] | celloutsig_0_17z[10]));
  assign celloutsig_0_26z = ~((celloutsig_0_4z | _05_) & (celloutsig_0_11z[1] | celloutsig_0_16z[0]));
  assign celloutsig_0_0z = in_data[93] ^ in_data[6];
  assign celloutsig_1_6z = celloutsig_1_2z[4] ^ celloutsig_1_3z[0];
  assign celloutsig_0_33z = celloutsig_0_17z[8:5] + { celloutsig_0_17z[9:7], celloutsig_0_26z };
  assign celloutsig_0_6z = { in_data[95:90], celloutsig_0_0z, celloutsig_0_4z } + in_data[14:7];
  assign celloutsig_1_2z = { in_data[155:146], celloutsig_1_0z } + { in_data[171:162], celloutsig_1_0z };
  assign celloutsig_0_12z = { _06_[7], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z } + { _07_[7:6], _01_, _06_[7], _07_[3:2], 1'h0, celloutsig_0_5z };
  reg [5:0] _23_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 6'h00;
    else _23_ <= { celloutsig_0_2z, celloutsig_0_3z };
  assign { _07_[7:6], _01_, _06_[7], _07_[3:2] } = _23_;
  reg [35:0] _24_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 36'h000000000;
    else _24_ <= { _08_[2:1], _05_, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_11z };
  assign { _09_[35:31], _04_, _09_[29:19], _02_, _09_[17:3], _03_, _09_[1:0] } = _24_;
  assign celloutsig_1_4z = { celloutsig_1_3z[2], celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_2z[7:2] };
  assign celloutsig_0_13z = { celloutsig_0_12z[6:1], celloutsig_0_4z } / { 1'h1, _07_[6], _01_, celloutsig_0_11z };
  assign celloutsig_0_9z = { in_data[59:49], _07_[7:6], _01_, _06_[7], _07_[3:2], celloutsig_0_0z } <= { celloutsig_0_2z[1:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, 1'h0, _07_[7:6], _01_, _06_[7], _07_[3:2], 1'h0, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_14z[48:20], _07_[7:6], _01_, _06_[7], _07_[3:2], celloutsig_0_3z, celloutsig_0_15z, 1'h0, celloutsig_0_0z, celloutsig_0_1z } <= { celloutsig_0_14z[43:30], celloutsig_0_4z, 1'h0, _08_[6:4], _00_, _08_[2:1], _05_, celloutsig_0_16z };
  assign celloutsig_1_18z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_1z = { in_data[146:143], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[123:120], in_data[96] };
  assign celloutsig_0_11z = { celloutsig_0_2z[4:2], celloutsig_0_1z } % { 1'h1, celloutsig_0_0z, celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_21z = { celloutsig_0_14z[14:10], celloutsig_0_19z } % { 1'h1, celloutsig_0_6z[3:2], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_5z[0], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z } * { in_data[185:177], celloutsig_1_1z };
  assign celloutsig_0_14z = { in_data[46:44], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, 1'h0, _08_[6:4], _00_, _08_[2:1], _05_, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_12z } * { in_data[67:22], celloutsig_0_4z, celloutsig_0_1z, 1'h0, _08_[6:4], _00_, _08_[2:1], _05_ };
  assign celloutsig_0_18z = { celloutsig_0_12z[7:1], celloutsig_0_9z, celloutsig_0_3z } * { celloutsig_0_12z[6:0], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[31:27] * in_data[84:80];
  assign celloutsig_1_19z = { celloutsig_1_1z[4:2], celloutsig_1_16z } !== { celloutsig_1_17z[3:1], celloutsig_1_11z };
  assign celloutsig_0_34z = ~^ { celloutsig_0_13z[4], celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_32z };
  assign celloutsig_1_0z = ~^ in_data[100:97];
  assign celloutsig_1_16z = ~^ celloutsig_1_3z;
  assign celloutsig_0_15z = ~^ { celloutsig_0_13z[4:1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_5z = ^ { celloutsig_0_2z[2:1], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_9z = ^ celloutsig_1_2z[9:6];
  assign celloutsig_0_1z = ^ in_data[33:29];
  assign celloutsig_0_59z = { celloutsig_0_13z[4:1], celloutsig_0_34z } >> celloutsig_0_16z[7:3];
  assign celloutsig_1_5z = { celloutsig_1_1z[5:1], celloutsig_1_0z } >> in_data[139:134];
  assign celloutsig_0_17z = { in_data[27:25], celloutsig_0_12z } >> { _07_[7:6], _01_, celloutsig_0_3z, celloutsig_0_5z, _07_[7:6], _01_, _06_[7], _07_[3:2] };
  assign celloutsig_1_17z = celloutsig_1_5z[5:1] >> { in_data[160:159], celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_12z[7:2], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_15z } >> { in_data[30:17], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_14z[40:24], celloutsig_0_12z } <<< { celloutsig_0_14z[36:24], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_32z = ~((celloutsig_0_25z & celloutsig_0_2z[1]) | celloutsig_0_12z[7]);
  assign celloutsig_0_3z = ~((in_data[42] & celloutsig_0_2z[2]) | celloutsig_0_2z[3]);
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 3'h0;
    else if (!clkin_data[128]) celloutsig_1_3z = { celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_0z };
  assign _06_[6:0] = { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _07_[5:4], _07_[1:0] } = { _01_, _06_[7], 1'h0, celloutsig_0_5z };
  assign { _08_[7], _08_[3], _08_[0] } = { 1'h0, _00_, _05_ };
  assign { _09_[30], _09_[18], _09_[2] } = { _04_, _02_, _03_ };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
