Warning: Design 'TOP_FMUL' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : TOP_FMUL
Version: Q-2019.12-SP5-5
Date   : Mon May 27 19:15:42 2024
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /data3/Class/SID/2024_1/2024_1_sid35/lib/SAED32_EDK/saed32rvt_ff1p16v125c.db)

Number of ports:                           99
Number of nets:                          3664
Number of cells:                         3442
Number of combinational cells:           3340
Number of sequential cells:               101
Number of macros/black boxes:               0
Number of buf/inv:                        914
Number of references:                      57

Combinational area:               9187.051449
Buf/Inv area:                     1279.869191
Noncombinational area:             673.481618
Macro/Black Box area:                0.000000
Net Interconnect area:            1756.118073

Total cell area:                  9860.533067
Total area:                      11616.651140

Information: This design contains black box (unknown) components. (RPT-8)
1
