$date
	Sun Oct 23 05:40:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#425313
b1101 !
1"
#425314
b1101 &
b1101 %
1$
#425315
0"
#425318
b101000 &
b101000 %
#425322
b10100 &
b10100 %
#425326
b1010 &
b1010 %
#425330
b101 &
b101 %
#425334
b10000 &
b10000 %
#425338
b1000 &
b1000 %
#425342
b100 &
b100 %
#425346
b10 &
b10 %
#425350
b1 &
1#
b1 %
#425354
b0 &
b0 %
0#
0$
#1419270
b11110 &
b11110 %
1$
b11110 !
1"
#1419271
0"
#1419274
b1111 &
b1111 %
#1419278
b101110 &
b101110 %
#1419282
b10111 &
b10111 %
#1419286
b1000110 &
b1000110 %
#1419290
b100011 &
b100011 %
#1419294
b1101010 &
b1101010 %
#1419298
b110101 &
b110101 %
#1419302
b10100000 &
b10100000 %
#1419306
b1010000 &
b1010000 %
#1419310
b101000 &
b101000 %
#1419314
b10100 &
b10100 %
#1419318
b1010 &
b1010 %
#1419322
b101 &
b101 %
#1419326
b10000 &
b10000 %
#1419330
b1000 &
b1000 %
#1419334
b100 &
b100 %
#1419338
b10 &
b10 %
#1419342
b1 &
1#
b1 %
#1419346
b0 &
b0 %
0#
0$
#2413311
b10 !
1"
#2413314
b10 &
b10 %
1$
#2413315
0"
#2413318
b1 &
1#
b1 %
#2413322
b0 &
b0 %
0#
0$
#4500012
