Analysis & Synthesis report for Lab2_140L
Mon Apr 29 18:44:35 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Apr 29 18:44:35 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Lab2_140L                                   ;
; Top-level Entity Name       ; Lab2_140L                                   ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M2210ZF324I5      ;                    ;
; Top-level entity name                                            ; Lab2_140L          ; Lab2_140L          ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 29 18:44:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_140L -c Lab2_140L
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file top_sft.v
    Info (12023): Found entity 1: top_sft File: D:/PhotonUser/My Files/Home Folder/Lab2/top_sft.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tb_sft.v
    Info (12023): Found entity 1: tb_sft File: D:/PhotonUser/My Files/Home Folder/Lab2/tb_sft.v Line: 37
Info (12021): Found 4 design units, including 4 entities, in source file latticehx1k.v
    Info (12023): Found entity 1: decodeKeys File: D:/PhotonUser/My Files/Home Folder/Lab2/latticehx1k.v Line: 47
    Info (12023): Found entity 2: gl_fsm File: D:/PhotonUser/My Files/Home Folder/Lab2/latticehx1k.v Line: 103
    Info (12023): Found entity 3: Glue_Lab2 File: D:/PhotonUser/My Files/Home Folder/Lab2/latticehx1k.v Line: 199
    Info (12023): Found entity 4: latticehx1k File: D:/PhotonUser/My Files/Home Folder/Lab2/latticehx1k.v Line: 342
Info (12021): Found 4 design units, including 4 entities, in source file lab2_140l.v
    Info (12023): Found entity 1: Lab2_140L File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v Line: 20
    Info (12023): Found entity 2: sigDelay File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v Line: 54
    Info (12023): Found entity 3: fu_adder File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v Line: 75
    Info (12023): Found entity 4: fb_adder File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file fake_pll.v
    Info (12023): Found entity 1: fake_pll File: D:/PhotonUser/My Files/Home Folder/Lab2/fake_pll.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file fake_buart.v
    Info (12023): Found entity 1: fake_buart File: D:/PhotonUser/My Files/Home Folder/Lab2/fake_buart.v Line: 30
Info (12021): Found 5 design units, including 5 entities, in source file buart.v
    Info (12023): Found entity 1: baudgen File: D:/PhotonUser/My Files/Home Folder/Lab2/buart.v Line: 40
    Info (12023): Found entity 2: baudgen2 File: D:/PhotonUser/My Files/Home Folder/Lab2/buart.v Line: 60
    Info (12023): Found entity 3: uart File: D:/PhotonUser/My Files/Home Folder/Lab2/buart.v Line: 89
    Info (12023): Found entity 4: rxuart File: D:/PhotonUser/My Files/Home Folder/Lab2/buart.v Line: 130
    Info (12023): Found entity 5: buart File: D:/PhotonUser/My Files/Home Folder/Lab2/buart.v Line: 197
Error (10773): Verilog HDL error at Lab2_140L.v(84): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v Line: 84
Error (10161): Verilog HDL error at Lab2_140L.v(77): object "clk" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v Line: 77
Error (10137): Verilog HDL Procedural Assignment error at Lab2_140L.v(78): object "sum" on left-hand side of assignment must have a variable data type File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v Line: 78
Error (10137): Verilog HDL Procedural Assignment error at Lab2_140L.v(79): object "cout" on left-hand side of assignment must have a variable data type File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v Line: 79
Error (10161): Verilog HDL error at Lab2_140L.v(93): object "clk" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v Line: 93
Error (10137): Verilog HDL Procedural Assignment error at Lab2_140L.v(94): object "sum" on left-hand side of assignment must have a variable data type File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v Line: 94
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning
    Error: Peak virtual memory: 544 megabytes
    Error: Processing ended: Mon Apr 29 18:44:36 2019
    Error: Elapsed time: 00:00:35
    Error: Total CPU time (on all processors): 00:00:41


