{"hierarchy":{"top_level":1,"1":{"insts":{"V2":4,"I3":6,"C0":7,"V1":4,"I0":2,"V3":4,"I5":2,"V0":4,"R2":5,"R0":5,"R1":5,"M0":3,"M1":3}}},"modelMap":{"vsource":[4],"resistor":[5],"isource":[6,2],"capacitor":[7],"nel":[3]},"cellviews":[["LAB3","static","schematic"],["analogLib","idc","spectre"],["PRIMLIB","nel","spectre"],["analogLib","vdc","spectre"],["analogLib","res","spectre"],["analogLib","isin","spectre"],["analogLib","cap","spectre"]]}
