<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: FPGA Manager Status and Control</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___f_p_g_a___m_g_r___s_t_a_t_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">ENUMS</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">FPGA Manager Status and Control</div>  </div>
<div class="ingroups"><a class="el" href="group___f_p_g_a___m_g_r.html">FPGA Manager</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This group provides functions for controlling and determining status of the FPGA Manager. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaebfa2654a9d4aac486c084f528c4e1cf"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga29087dcf33bade43675a0f38c73928a7">ALT_FPGA_STATE_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gaebfa2654a9d4aac486c084f528c4e1cf">ALT_FPGA_STATE_t</a></td></tr>
<tr class="separator:gaebfa2654a9d4aac486c084f528c4e1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6500ad71dee2ccc80f78fdb8a1cfe1a3"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6c18612f6d49101c3bfe447121f23bad">ALT_FPGA_MON_STATUS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6500ad71dee2ccc80f78fdb8a1cfe1a3">ALT_FPGA_MON_STATUS_t</a></td></tr>
<tr class="separator:ga6500ad71dee2ccc80f78fdb8a1cfe1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
ENUMS</h2></td></tr>
<tr class="memitem:ga29087dcf33bade43675a0f38c73928a7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga29087dcf33bade43675a0f38c73928a7">ALT_FPGA_STATE_e</a> { <br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7ad2a970d0777ba0aca7d59aae53716d3d">ALT_FPGA_STATE_POWER_UP</a> = 0x0, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a39d7c843ef4600fad0b38f983c9a6848">ALT_FPGA_STATE_RESET</a> = 0x1, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a3c82ed82dc9c300ebf2261d612b80dc2">ALT_FPGA_STATE_CFG</a> = 0x2, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a97357f73b374f7bd68f08e749e9427c3">ALT_FPGA_STATE_INIT</a> = 0x3, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a89b62784b5c647b25690dd68cb97cd1c">ALT_FPGA_STATE_USER_MODE</a> = 0x4, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a31b5a02b75814067a884c0d8ae796bec">ALT_FPGA_STATE_UNKNOWN</a> = 0x5, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a0be83712598772267759586e3e867c03">ALT_FPGA_STATE_POWER_OFF</a> = 0xF
<br/>
 }</td></tr>
<tr class="separator:ga29087dcf33bade43675a0f38c73928a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c18612f6d49101c3bfe447121f23bad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6c18612f6d49101c3bfe447121f23bad">ALT_FPGA_MON_STATUS_e</a> { <br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada6d732f6b4095c6e08c93cc49d2d18ccb">ALT_FPGA_MON_nSTATUS</a> = 0x0001, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada382de9631007d625f41d54223572c30c">ALT_FPGA_MON_CONF_DONE</a> = 0x0002, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada4e8a0dee95f082940cfe6b0bc534a819">ALT_FPGA_MON_INIT_DONE</a> = 0x0004, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada516de13228738a4d33c89d6876a4152f">ALT_FPGA_MON_CRC_ERROR</a> = 0x0008, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23badad0eea318170a729040e9982be8f2be2c">ALT_FPGA_MON_CVP_CONF_DONE</a> = 0x0010, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada4b8f8191e9736b43be4df9509527735e">ALT_FPGA_MON_PR_READY</a> = 0x0020, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada84e647e82a78e502663ddca833d5febc">ALT_FPGA_MON_PR_ERROR</a> = 0x0040, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23badad61cd9e30e4fd99ae3ca51c85c33b825">ALT_FPGA_MON_PR_DONE</a> = 0x0080, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23badaca4f321c4f4d5d01fa842ae31ba9d94a">ALT_FPGA_MON_nCONFIG_PIN</a> = 0x0100, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23badad8ffb99ec295beb2316b0792b2e84b67">ALT_FPGA_MON_nSTATUS_PIN</a> = 0x0200, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada33f71c9ee88d696f97087e01d17b7a6c">ALT_FPGA_MON_CONF_DONE_PIN</a> = 0x0400, 
<a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada5ce50b647569ee787fa359120f682541">ALT_FPGA_MON_FPGA_POWER_ON</a> = 0x0800
<br/>
 }</td></tr>
<tr class="separator:ga6c18612f6d49101c3bfe447121f23bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga6a1173eaef35cd76cf72b040e15af78c"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6a1173eaef35cd76cf72b040e15af78c">alt_fpga_control_enable</a> (void)</td></tr>
<tr class="separator:ga6a1173eaef35cd76cf72b040e15af78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17de1c2f911e6aa0365fd4034d4cc47a"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga17de1c2f911e6aa0365fd4034d4cc47a">alt_fpga_control_disable</a> (void)</td></tr>
<tr class="separator:ga17de1c2f911e6aa0365fd4034d4cc47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cbdac8c00d61e5168fd88b57705838"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga82cbdac8c00d61e5168fd88b57705838">alt_fpga_control_is_enabled</a> (void)</td></tr>
<tr class="separator:ga82cbdac8c00d61e5168fd88b57705838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc8d5472f2748fb35565e1db1a11a8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gaebfa2654a9d4aac486c084f528c4e1cf">ALT_FPGA_STATE_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga3dc8d5472f2748fb35565e1db1a11a8a">alt_fpga_state_get</a> (void)</td></tr>
<tr class="separator:ga3dc8d5472f2748fb35565e1db1a11a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8465aeaa10fdd000cba31d5f1ac8ecd2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga8465aeaa10fdd000cba31d5f1ac8ecd2">alt_fpga_mon_status_get</a> (void)</td></tr>
<tr class="separator:ga8465aeaa10fdd000cba31d5f1ac8ecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ebdd5f0065e95f46ad976c17a81e04"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gac1ebdd5f0065e95f46ad976c17a81e04">alt_fpga_reset_assert</a> (void)</td></tr>
<tr class="separator:gac1ebdd5f0065e95f46ad976c17a81e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681fdc54423ad44e23cad229af3a71f4"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga681fdc54423ad44e23cad229af3a71f4">alt_fpga_reset_deassert</a> (void)</td></tr>
<tr class="separator:ga681fdc54423ad44e23cad229af3a71f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaebfa2654a9d4aac486c084f528c4e1cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga29087dcf33bade43675a0f38c73928a7">ALT_FPGA_STATE_e</a>  <a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gaebfa2654a9d4aac486c084f528c4e1cf">ALT_FPGA_STATE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the possible states the FPGA can be in at any one time. </p>

</div>
</div>
<a class="anchor" id="ga6500ad71dee2ccc80f78fdb8a1cfe1a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6c18612f6d49101c3bfe447121f23bad">ALT_FPGA_MON_STATUS_e</a>  <a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6500ad71dee2ccc80f78fdb8a1cfe1a3">ALT_FPGA_MON_STATUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the monitored status conditions for the FPGA Control Block (CB). </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga29087dcf33bade43675a0f38c73928a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga29087dcf33bade43675a0f38c73928a7">ALT_FPGA_STATE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the possible states the FPGA can be in at any one time. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga29087dcf33bade43675a0f38c73928a7ad2a970d0777ba0aca7d59aae53716d3d"></a>ALT_FPGA_STATE_POWER_UP</em>&nbsp;</td><td>
<p>FPGA in Power Up Phase. This is the state of the FPGA just after powering up. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga29087dcf33bade43675a0f38c73928a7a39d7c843ef4600fad0b38f983c9a6848"></a>ALT_FPGA_STATE_RESET</em>&nbsp;</td><td>
<p>FPGA in Reset Phase. In this phase, the FPGA resets, clears the FPGA configuration RAM bits, tri-states all FPGA user I/O pins, pulls the nSTATUS and CONF_DONE pins low, and determines the configuration mode by reading the value of the MSEL pins. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga29087dcf33bade43675a0f38c73928a7a3c82ed82dc9c300ebf2261d612b80dc2"></a>ALT_FPGA_STATE_CFG</em>&nbsp;</td><td>
<p>FPGA in Configuration Phase. This state represents the phase when the configuration bitstream is loaded into the FPGA fabric. The configuration phase is complete after the FPGA has received all the configuration data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga29087dcf33bade43675a0f38c73928a7a97357f73b374f7bd68f08e749e9427c3"></a>ALT_FPGA_STATE_INIT</em>&nbsp;</td><td>
<p>FPGA in Initialization Phase. In this state the FPGA prepares to enter User Mode. In Configuration via PCI Express (CVP), this state indicates I/O configuration has completed. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga29087dcf33bade43675a0f38c73928a7a89b62784b5c647b25690dd68cb97cd1c"></a>ALT_FPGA_STATE_USER_MODE</em>&nbsp;</td><td>
<p>FPGA in User Mode. In this state, the FPGA performs the function loaded during the configuration phase. The FPGA user I/O are functional as determined at design time. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga29087dcf33bade43675a0f38c73928a7a31b5a02b75814067a884c0d8ae796bec"></a>ALT_FPGA_STATE_UNKNOWN</em>&nbsp;</td><td>
<p>FPGA state has not yet been determined. This only occurs briefly after reset. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga29087dcf33bade43675a0f38c73928a7a0be83712598772267759586e3e867c03"></a>ALT_FPGA_STATE_POWER_OFF</em>&nbsp;</td><td>
<p>FPGA is powered off. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6c18612f6d49101c3bfe447121f23bad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6c18612f6d49101c3bfe447121f23bad">ALT_FPGA_MON_STATUS_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the monitored status conditions for the FPGA Control Block (CB). </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23bada6d732f6b4095c6e08c93cc49d2d18ccb"></a>ALT_FPGA_MON_nSTATUS</em>&nbsp;</td><td>
<p>0 if the FPGA is in Reset Phase or if the FPGA detected an error during the Configuration Phase. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23bada382de9631007d625f41d54223572c30c"></a>ALT_FPGA_MON_CONF_DONE</em>&nbsp;</td><td>
<p>0 during the FPGA Reset Phase and 1 when the FPGA Configuration Phase is done. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23bada4e8a0dee95f082940cfe6b0bc534a819"></a>ALT_FPGA_MON_INIT_DONE</em>&nbsp;</td><td>
<p>0 during the FPGA Configuration Phase and 1 when the FPGA Initialization Phase is done. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23bada516de13228738a4d33c89d6876a4152f"></a>ALT_FPGA_MON_CRC_ERROR</em>&nbsp;</td><td>
<p>CRC error indicator. A 1 indicates that the FPGA detected a CRC error while in User Mode. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23badad0eea318170a729040e9982be8f2be2c"></a>ALT_FPGA_MON_CVP_CONF_DONE</em>&nbsp;</td><td>
<p>Configuration via PCIe (CVP) Done indicator. A 1 indicates that CVP is done. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23bada4b8f8191e9736b43be4df9509527735e"></a>ALT_FPGA_MON_PR_READY</em>&nbsp;</td><td>
<p>Partial Reconfiguration ready indicator. A 1 indicates that the FPGA is ready to receive partial reconfiguration or external scrubbing data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23bada84e647e82a78e502663ddca833d5febc"></a>ALT_FPGA_MON_PR_ERROR</em>&nbsp;</td><td>
<p>Partial Reconfiguration error indicator. A 1 indicates that the FPGA detected an error during partial reconfiguration or external scrubbing. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23badad61cd9e30e4fd99ae3ca51c85c33b825"></a>ALT_FPGA_MON_PR_DONE</em>&nbsp;</td><td>
<p>Partial Reconfiguration done indicator. A 1 indicates partial reconfiguration or external scrubbing is done. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23badaca4f321c4f4d5d01fa842ae31ba9d94a"></a>ALT_FPGA_MON_nCONFIG_PIN</em>&nbsp;</td><td>
<p>Value of the nCONFIG pin. This can be pulled-down by the FPGA in this device or logic external to this device connected to the nCONFIG pin. See the description of the nCONFIG field in this register to understand when the FPGA in this device pulls-down the nCONFIG pin. Logic external to this device pulls-down the nCONFIG pin to put the FPGA into the Reset Phase. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23badad8ffb99ec295beb2316b0792b2e84b67"></a>ALT_FPGA_MON_nSTATUS_PIN</em>&nbsp;</td><td>
<p>Value of the nSTATUS pin. This can be pulled-down by the FPGA in this device or logic external to this device connected to the nSTATUS pin. See the description of the nSTATUS field in this register to understand when the FPGA in this device pulls-down the nSTATUS pin. Logic external to this device pulls-down the nSTATUS pin during Configuration Phase or Initialization Phase if it detected an error. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23bada33f71c9ee88d696f97087e01d17b7a6c"></a>ALT_FPGA_MON_CONF_DONE_PIN</em>&nbsp;</td><td>
<p>Value of the CONF_DONE pin. This can be pulled-down by the FPGA in this device or logic external to this device connected to the CONF_DONE pin. See the description of the CONF_DONE field in this register to understand when the FPGA in this device pulls-down the CONF_DONE pin. See FPGA documentation to determine how logic external to this device drives CONF_DONE. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6c18612f6d49101c3bfe447121f23bada5ce50b647569ee787fa359120f682541"></a>ALT_FPGA_MON_FPGA_POWER_ON</em>&nbsp;</td><td>
<p>FPGA powered on indicator. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga6a1173eaef35cd76cf72b040e15af78c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_control_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Instructs the CPU core to acquire control of the FPGA control block. This must API must be called before any other API is issued.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Error acquiring control of the FPGA control block. This is likely due to another device on the system controlling the FPGA control block or a repeat call to this API without first being released. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga17de1c2f911e6aa0365fd4034d4cc47a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_control_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Instructs the CPU core to release control of the FPGA control block. This API should be called after all FPGA related operations are completed. This will allow another device on the system to configure the FPGA.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Failure status. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga82cbdac8c00d61e5168fd88b57705838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_fpga_control_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns <b>true</b> if the HPS currently has control of the FPGA control block and <b>false</b> otherwise.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>HPS has control of the FPGA control block. </td></tr>
    <tr><td class="paramname">false</td><td>HPS does not have control of the FPGA control block. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3dc8d5472f2748fb35565e1db1a11a8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gaebfa2654a9d4aac486c084f528c4e1cf">ALT_FPGA_STATE_t</a> alt_fpga_state_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns the current operational state of the FPGA fabric.</p>
<dl class="section return"><dt>Returns</dt><dd>The current operational state of the FPGA. </dd></dl>

</div>
</div>
<a class="anchor" id="ga8465aeaa10fdd000cba31d5f1ac8ecd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t alt_fpga_mon_status_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns the FPGA Control Block monitor status conditions.</p>
<p>This function returns the current value of the FPGA Control Block monitor status conditions.</p>
<dl class="section return"><dt>Returns</dt><dd>The current values of the FPGA Control Block monitor status conditions as defined by the <a class="el" href="group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6500ad71dee2ccc80f78fdb8a1cfe1a3">ALT_FPGA_MON_STATUS_t</a> mask bits. If the corresponding bit is set then the condition is asserted. </dd></dl>

</div>
</div>
<a class="anchor" id="gac1ebdd5f0065e95f46ad976c17a81e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_reset_assert </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Assert and hold the FPGA in reset.</p>
<p>This function asserts and holds the FPGA in reset. Any FPGA configuration is cleared. The FPGA must be reconfigured to resume operation.</p>
<p>The FPGA is reset by the assertion of the nCONFIG signal. The signal remains asserted until <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga681fdc54423ad44e23cad229af3a71f4">alt_fpga_reset_deassert()</a> is called.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_FPGA_PWR_OFF</td><td>FPGA is not powered on. </td></tr>
    <tr><td class="paramname">ALT_E_FPGA_NO_SOC_CTRL</td><td>SoC software is not in control of the FPGA. Use <a class="el" href="group___f_p_g_a___m_g_r___a10.html#gae57588f68d5bdbc92d01ee16eaa588f0">alt_fpga_control_enable()</a> to gain control. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga681fdc54423ad44e23cad229af3a71f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_reset_deassert </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Deassert and release the FPGA from reset.</p>
<p>This function deasserts the FPGA from reset. The FPGA must be reconfigured to resume operation.</p>
<p>The FPGA is reset by the deassertion of the nCONFIG signal.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_FPGA_PWR_OFF</td><td>FPGA is not powered on. </td></tr>
    <tr><td class="paramname">ALT_E_FPGA_NO_SOC_CTRL</td><td>SoC software is not in control of the FPGA. Use <a class="el" href="group___f_p_g_a___m_g_r___a10.html#gae57588f68d5bdbc92d01ee16eaa588f0">alt_fpga_control_enable()</a> to gain control. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:46 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
