// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="MAT_Multiply,hls_ip_2015_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.067500,HLS_SYN_LAT=2005750005,HLS_SYN_TPT=none,HLS_SYN_MEM=8192,HLS_SYN_DSP=15,HLS_SYN_FF=857,HLS_SYN_LUT=1290}" *)

module MAT_Multiply (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_dout,
        A_empty_n,
        A_read,
        B_dout,
        B_empty_n,
        B_read,
        C_din,
        C_full_n,
        C_write,
        mA,
        nA,
        mB,
        nB,
        mC,
        nC
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 20'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 20'b10;
parameter    ap_ST_st5_fsm_2 = 20'b100;
parameter    ap_ST_st6_fsm_3 = 20'b1000;
parameter    ap_ST_st7_fsm_4 = 20'b10000;
parameter    ap_ST_st8_fsm_5 = 20'b100000;
parameter    ap_ST_st9_fsm_6 = 20'b1000000;
parameter    ap_ST_pp1_stg0_fsm_7 = 20'b10000000;
parameter    ap_ST_pp1_stg1_fsm_8 = 20'b100000000;
parameter    ap_ST_pp1_stg2_fsm_9 = 20'b1000000000;
parameter    ap_ST_pp1_stg3_fsm_10 = 20'b10000000000;
parameter    ap_ST_st20_fsm_11 = 20'b100000000000;
parameter    ap_ST_st21_fsm_12 = 20'b1000000000000;
parameter    ap_ST_pp2_stg0_fsm_13 = 20'b10000000000000;
parameter    ap_ST_pp2_stg1_fsm_14 = 20'b100000000000000;
parameter    ap_ST_pp2_stg2_fsm_15 = 20'b1000000000000000;
parameter    ap_ST_pp2_stg3_fsm_16 = 20'b10000000000000000;
parameter    ap_ST_st32_fsm_17 = 20'b100000000000000000;
parameter    ap_ST_pp3_stg0_fsm_18 = 20'b1000000000000000000;
parameter    ap_ST_st38_fsm_19 = 20'b10000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv20_F4240 = 20'b11110100001001000000;
parameter    ap_const_lv20_1 = 20'b1;
parameter    ap_const_lv10_3E8 = 10'b1111101000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv19_7A120 = 19'b1111010000100100000;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv19_3E8 = 19'b1111101000;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] A_dout;
input   A_empty_n;
output   A_read;
input  [31:0] B_dout;
input   B_empty_n;
output   B_read;
output  [63:0] C_din;
input   C_full_n;
output   C_write;
input  [31:0] mA;
input  [31:0] nA;
input  [31:0] mB;
input  [31:0] nB;
input  [31:0] mC;
input  [31:0] nC;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_read;
reg B_read;
reg C_write;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm = 20'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_36;
reg   [19:0] indvar_flatten_reg_347;
reg   [9:0] i_reg_358;
reg   [9:0] j_reg_369;
reg   [9:0] k_reg_413;
reg   [9:0] k_s_reg_424;
reg   [19:0] indvar_flatten1_reg_435;
reg   [9:0] i_2_reg_446;
reg   [9:0] j_2_reg_457;
wire  signed [31:0] grp_fu_469_p3;
reg  signed [31:0] reg_483;
reg    ap_sig_cseq_ST_pp1_stg1_fsm_8;
reg    ap_sig_bdd_84;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg   [0:0] exitcond2_reg_1276;
reg   [0:0] tmp_23_reg_1272;
reg   [0:0] tmp_30_reg_1285;
reg    ap_sig_cseq_ST_pp2_stg1_fsm_14;
reg    ap_sig_bdd_112;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg   [0:0] exitcond2_1_reg_1354;
reg   [0:0] tmp_20_1_reg_1350;
reg   [0:0] tmp_30_1_reg_1363;
wire   [0:0] tmp_4_fu_511_p2;
wire   [0:0] exitcond_flatten_fu_517_p2;
reg   [0:0] exitcond_flatten_reg_1153;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_150;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] or_cond_reg_1179;
reg   [0:0] or_cond7_reg_1183;
reg    ap_sig_bdd_165;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [19:0] indvar_flatten_next_fu_523_p2;
wire   [9:0] j_mid2_fu_535_p3;
reg   [9:0] j_mid2_reg_1162;
wire   [9:0] i_mid2_fu_549_p3;
reg   [9:0] i_mid2_reg_1167;
wire   [0:0] tmp_6_fu_571_p1;
reg   [0:0] tmp_6_reg_1175;
wire   [0:0] or_cond_fu_584_p2;
wire   [0:0] or_cond7_fu_595_p2;
wire   [0:0] or_cond8_fu_601_p2;
reg   [0:0] or_cond8_reg_1187;
wire   [9:0] j_3_fu_607_p2;
wire   [0:0] exitcond_flatten9_fu_670_p2;
reg    ap_sig_cseq_ST_st5_fsm_2;
reg    ap_sig_bdd_212;
wire   [18:0] indvar_flatten_next8_fu_676_p2;
reg   [18:0] indvar_flatten_next8_reg_1210;
wire   [9:0] j_1_mid2_fu_688_p3;
reg   [9:0] j_1_mid2_reg_1215;
wire   [9:0] i_1_mid2_fu_702_p3;
reg   [9:0] i_1_mid2_reg_1223;
wire   [0:0] tmp_s_fu_714_p2;
reg   [0:0] tmp_s_reg_1228;
wire   [0:0] tmp_9_fu_719_p1;
reg   [0:0] tmp_9_reg_1234;
reg   [8:0] tmp_12_reg_1240;
wire   [31:0] j_1_cast_fu_733_p1;
reg   [31:0] j_1_cast_reg_1245;
reg    ap_sig_cseq_ST_st6_fsm_3;
reg    ap_sig_bdd_235;
wire   [18:0] j_1_cast_cast_fu_736_p1;
reg   [18:0] j_1_cast_cast_reg_1250;
wire   [18:0] p_addr2_fu_742_p2;
reg   [18:0] p_addr2_reg_1255;
reg   [18:0] arrayC_0_addr_reg_1262;
reg   [18:0] arrayC_1_addr_reg_1267;
wire   [0:0] tmp_23_fu_764_p2;
reg    ap_sig_cseq_ST_st8_fsm_5;
reg    ap_sig_bdd_251;
wire   [0:0] exitcond2_fu_769_p2;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_7;
reg    ap_sig_bdd_259;
wire   [9:0] k_1_fu_775_p2;
reg   [9:0] k_1_reg_1280;
wire   [0:0] tmp_30_fu_789_p2;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_1285_pp1_it1;
wire   [0:0] tmp_35_fu_805_p1;
reg   [0:0] tmp_35_reg_1299;
wire  signed [31:0] arrayB_load_0_phi_fu_828_p3;
reg  signed [31:0] arrayB_load_0_phi_reg_1314;
wire  signed [31:0] grp_fu_835_p2;
reg  signed [31:0] tmp_37_reg_1319;
reg    ap_sig_cseq_ST_pp1_stg3_fsm_10;
reg    ap_sig_bdd_309;
wire  signed [63:0] tmp_34_fu_843_p2;
wire   [31:0] j_4_cast_fu_856_p1;
reg   [31:0] j_4_cast_reg_1330;
reg    ap_sig_cseq_ST_st20_fsm_11;
reg    ap_sig_bdd_325;
wire   [18:0] j_4_cast_cast_fu_860_p1;
reg   [18:0] j_4_cast_cast_reg_1335;
reg   [18:0] arrayC_0_addr_2_reg_1340;
reg   [18:0] arrayC_1_addr_2_reg_1345;
wire   [0:0] tmp_20_1_fu_879_p2;
reg    ap_sig_cseq_ST_st21_fsm_12;
reg    ap_sig_bdd_339;
wire   [0:0] exitcond2_1_fu_884_p2;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_13;
reg    ap_sig_bdd_347;
wire   [9:0] k_1_1_fu_890_p2;
reg   [9:0] k_1_1_reg_1358;
wire   [0:0] tmp_30_1_fu_904_p2;
reg   [0:0] ap_reg_ppstg_tmp_30_1_reg_1363_pp2_it1;
wire   [0:0] tmp_43_fu_920_p1;
reg   [0:0] tmp_43_reg_1377;
wire  signed [31:0] arrayB_load_1_phi_fu_943_p3;
reg  signed [31:0] arrayB_load_1_phi_reg_1392;
wire  signed [31:0] grp_fu_950_p2;
reg  signed [31:0] tmp_32_1_reg_1397;
reg    ap_sig_cseq_ST_pp2_stg3_fsm_16;
reg    ap_sig_bdd_395;
wire  signed [63:0] tmp_34_1_fu_958_p2;
wire   [9:0] j_4_1_fu_966_p2;
reg    ap_sig_cseq_ST_st32_fsm_17;
reg    ap_sig_bdd_411;
wire   [0:0] exitcond_flatten1_fu_971_p2;
reg   [0:0] exitcond_flatten1_reg_1413;
reg    ap_sig_cseq_ST_pp3_stg0_fsm_18;
reg    ap_sig_bdd_420;
reg    ap_reg_ppiten_pp3_it0 = 1'b0;
reg    ap_reg_ppiten_pp3_it1 = 1'b0;
reg    ap_reg_ppiten_pp3_it2 = 1'b0;
reg    ap_reg_ppiten_pp3_it3 = 1'b0;
reg   [0:0] tmp_19_reg_1437;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_1437_pp3_it3;
reg    ap_sig_bdd_436;
reg    ap_reg_ppiten_pp3_it4 = 1'b0;
wire   [19:0] indvar_flatten_next1_fu_977_p2;
wire   [9:0] j_2_mid2_fu_989_p3;
reg   [9:0] j_2_mid2_reg_1422;
wire   [9:0] i_2_mid2_fu_1003_p3;
reg   [9:0] i_2_mid2_reg_1427;
wire   [0:0] tmp_21_fu_1020_p1;
reg   [0:0] tmp_21_reg_1432;
reg   [0:0] ap_reg_ppstg_tmp_21_reg_1432_pp3_it1;
reg   [0:0] ap_reg_ppstg_tmp_21_reg_1432_pp3_it2;
reg   [0:0] ap_reg_ppstg_tmp_21_reg_1432_pp3_it3;
wire   [0:0] tmp_19_fu_1033_p2;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_1437_pp3_it1;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_1437_pp3_it2;
reg   [8:0] tmp_22_reg_1441;
wire   [9:0] j_4_fu_1049_p2;
reg   [18:0] arrayA_0_address0;
reg    arrayA_0_ce0;
reg    arrayA_0_we0;
wire   [31:0] arrayA_0_d0;
wire   [31:0] arrayA_0_q0;
reg   [18:0] arrayA_1_address0;
reg    arrayA_1_ce0;
reg    arrayA_1_we0;
wire   [31:0] arrayA_1_d0;
wire   [31:0] arrayA_1_q0;
reg   [18:0] arrayB_0_address0;
reg    arrayB_0_ce0;
reg    arrayB_0_we0;
wire   [31:0] arrayB_0_d0;
wire   [31:0] arrayB_0_q0;
reg   [18:0] arrayB_1_address0;
reg    arrayB_1_ce0;
reg    arrayB_1_we0;
wire   [31:0] arrayB_1_d0;
wire   [31:0] arrayB_1_q0;
reg   [18:0] arrayC_0_address0;
reg    arrayC_0_ce0;
reg    arrayC_0_we0;
reg   [63:0] arrayC_0_d0;
wire   [63:0] arrayC_0_q0;
reg   [18:0] arrayC_1_address0;
reg    arrayC_1_ce0;
reg    arrayC_1_we0;
reg   [63:0] arrayC_1_d0;
wire   [63:0] arrayC_1_q0;
reg   [9:0] i_phi_fu_362_p4;
reg   [18:0] indvar_flatten7_reg_380;
reg   [9:0] i_1_reg_391;
reg   [9:0] j_1_reg_402;
reg   [9:0] k_phi_fu_417_p4;
reg   [9:0] k_s_phi_fu_428_p4;
reg   [9:0] i_2_phi_fu_450_p4;
wire   [63:0] tmp_11_fu_629_p1;
wire   [63:0] tmp_27_fu_647_p1;
wire   [63:0] tmp_38_fu_665_p1;
wire   [63:0] tmp_13_fu_754_p1;
wire   [63:0] tmp_31_fu_799_p1;
wire   [63:0] tmp_36_fu_823_p1;
wire   [63:0] tmp_26_fu_869_p1;
wire   [63:0] tmp_39_fu_914_p1;
wire   [63:0] tmp_40_fu_938_p1;
wire   [63:0] tmp_24_fu_1061_p1;
reg    ap_sig_cseq_ST_st7_fsm_4;
reg    ap_sig_bdd_666;
reg    ap_sig_cseq_ST_pp1_stg2_fsm_9;
reg    ap_sig_bdd_676;
reg    ap_sig_cseq_ST_pp2_stg2_fsm_15;
reg    ap_sig_bdd_698;
reg    ap_sig_cseq_ST_st9_fsm_6;
reg    ap_sig_bdd_737;
wire   [0:0] tmp_1_fu_493_p2;
wire   [0:0] tmp_3_fu_499_p2;
wire   [0:0] tmp3_fu_505_p2;
wire   [0:0] tmp_fu_487_p2;
wire   [0:0] exitcond_fu_529_p2;
wire   [9:0] i_s_fu_543_p2;
wire   [31:0] i_cast1_fu_557_p1;
wire   [31:0] j_cast1_fu_575_p1;
wire   [0:0] tmp_5_fu_561_p2;
wire   [0:0] tmp_7_fu_579_p2;
wire   [0:0] tmp_8_fu_566_p2;
wire   [0:0] tmp_14_fu_590_p2;
wire   [8:0] tmp_16_fu_616_p4;
wire   [18:0] grp_fu_1083_p3;
wire   [8:0] tmp_29_fu_634_p4;
wire   [18:0] grp_fu_1117_p3;
wire   [8:0] tmp_42_fu_652_p4;
wire   [18:0] grp_fu_1074_p3;
wire   [0:0] exitcond1_fu_682_p2;
wire   [9:0] i_3_fu_696_p2;
wire   [31:0] i_1_cast_fu_710_p1;
wire   [8:0] p_addr2_fu_742_p1;
wire   [18:0] p_addr3_fu_748_p2;
wire   [0:0] tmp_20_fu_760_p2;
wire   [31:0] k_cast9_fu_781_p1;
wire   [18:0] k_cast9_cast_fu_785_p1;
wire   [18:0] p_addr9_fu_794_p2;
wire   [8:0] tmp_41_fu_809_p4;
wire   [18:0] grp_fu_1101_p3;
wire  signed [31:0] grp_fu_835_p0;
wire  signed [31:0] grp_fu_835_p1;
wire  signed [63:0] tmp_33_fu_840_p1;
wire   [63:0] grp_fu_476_p3;
wire   [9:0] j_4_s_fu_851_p2;
wire   [18:0] p_addr8_fu_864_p2;
wire   [0:0] tmp_19_1_fu_875_p2;
wire   [31:0] k_cast8_fu_896_p1;
wire   [18:0] k_cast8_cast_fu_900_p1;
wire   [18:0] p_addr14_fu_909_p2;
wire   [8:0] tmp_44_fu_924_p4;
wire   [18:0] grp_fu_1109_p3;
wire  signed [31:0] grp_fu_950_p0;
wire  signed [31:0] grp_fu_950_p1;
wire  signed [63:0] tmp_33_1_fu_955_p1;
wire   [0:0] exitcond3_fu_983_p2;
wire   [9:0] i_4_fu_997_p2;
wire   [31:0] i_2_cast6_fu_1011_p1;
wire   [31:0] j_2_cast4_fu_1024_p1;
wire   [0:0] tmp_15_fu_1015_p2;
wire   [0:0] tmp_18_fu_1028_p2;
wire   [18:0] grp_fu_1092_p3;
wire   [8:0] grp_fu_1074_p0;
wire   [10:0] grp_fu_1074_p1;
wire   [9:0] grp_fu_1074_p2;
wire   [18:0] j_cast1_cast_fu_613_p1;
wire   [8:0] grp_fu_1083_p0;
wire   [10:0] grp_fu_1083_p1;
wire   [9:0] grp_fu_1083_p2;
wire   [8:0] grp_fu_1092_p0;
wire   [10:0] grp_fu_1092_p1;
wire   [9:0] grp_fu_1092_p2;
wire   [10:0] grp_fu_1101_p0;
wire   [8:0] grp_fu_1101_p1;
wire   [9:0] grp_fu_1101_p2;
wire   [10:0] grp_fu_1109_p0;
wire   [8:0] grp_fu_1109_p1;
wire   [9:0] grp_fu_1109_p2;
wire   [8:0] grp_fu_1117_p0;
wire   [10:0] grp_fu_1117_p1;
wire   [9:0] grp_fu_1117_p2;
wire    grp_fu_835_ce;
wire    grp_fu_950_ce;
reg    ap_sig_cseq_ST_st38_fsm_19;
reg    ap_sig_bdd_1169;
reg   [19:0] ap_NS_fsm;
wire   [18:0] grp_fu_1074_p00;
wire   [18:0] grp_fu_1083_p00;
wire   [18:0] grp_fu_1092_p00;
wire   [18:0] grp_fu_1092_p20;
wire   [18:0] grp_fu_1101_p10;
wire   [18:0] grp_fu_1109_p10;
wire   [18:0] grp_fu_1117_p00;
wire   [18:0] p_addr2_fu_742_p10;


MAT_Multiply_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 500000 ),
    .AddressWidth( 19 ))
arrayA_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_0_address0 ),
    .ce0( arrayA_0_ce0 ),
    .we0( arrayA_0_we0 ),
    .d0( arrayA_0_d0 ),
    .q0( arrayA_0_q0 )
);

MAT_Multiply_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 500000 ),
    .AddressWidth( 19 ))
arrayA_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayA_1_address0 ),
    .ce0( arrayA_1_ce0 ),
    .we0( arrayA_1_we0 ),
    .d0( arrayA_1_d0 ),
    .q0( arrayA_1_q0 )
);

MAT_Multiply_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 500000 ),
    .AddressWidth( 19 ))
arrayB_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_0_address0 ),
    .ce0( arrayB_0_ce0 ),
    .we0( arrayB_0_we0 ),
    .d0( arrayB_0_d0 ),
    .q0( arrayB_0_q0 )
);

MAT_Multiply_arrayA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 500000 ),
    .AddressWidth( 19 ))
arrayB_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayB_1_address0 ),
    .ce0( arrayB_1_ce0 ),
    .we0( arrayB_1_we0 ),
    .d0( arrayB_1_d0 ),
    .q0( arrayB_1_q0 )
);

MAT_Multiply_arrayC_0 #(
    .DataWidth( 64 ),
    .AddressRange( 500000 ),
    .AddressWidth( 19 ))
arrayC_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_0_address0 ),
    .ce0( arrayC_0_ce0 ),
    .we0( arrayC_0_we0 ),
    .d0( arrayC_0_d0 ),
    .q0( arrayC_0_q0 )
);

MAT_Multiply_arrayC_0 #(
    .DataWidth( 64 ),
    .AddressRange( 500000 ),
    .AddressWidth( 19 ))
arrayC_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( arrayC_1_address0 ),
    .ce0( arrayC_1_ce0 ),
    .we0( arrayC_1_we0 ),
    .d0( arrayC_1_d0 ),
    .q0( arrayC_1_q0 )
);

MAT_Multiply_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
MAT_Multiply_mul_32s_32s_32_6_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_835_p0 ),
    .din1( grp_fu_835_p1 ),
    .ce( grp_fu_835_ce ),
    .dout( grp_fu_835_p2 )
);

MAT_Multiply_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
MAT_Multiply_mul_32s_32s_32_6_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_950_p0 ),
    .din1( grp_fu_950_p1 ),
    .ce( grp_fu_950_ce ),
    .dout( grp_fu_950_p2 )
);

MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1_U3(
    .din0( grp_fu_1074_p0 ),
    .din1( grp_fu_1074_p1 ),
    .din2( grp_fu_1074_p2 ),
    .dout( grp_fu_1074_p3 )
);

MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1_U4(
    .din0( grp_fu_1083_p0 ),
    .din1( grp_fu_1083_p1 ),
    .din2( grp_fu_1083_p2 ),
    .dout( grp_fu_1083_p3 )
);

MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1_U5(
    .din0( grp_fu_1092_p0 ),
    .din1( grp_fu_1092_p1 ),
    .din2( grp_fu_1092_p2 ),
    .dout( grp_fu_1092_p3 )
);

MAT_Multiply_mac_muladd_11ns_9ns_10ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
MAT_Multiply_mac_muladd_11ns_9ns_10ns_19_1_U6(
    .din0( grp_fu_1101_p0 ),
    .din1( grp_fu_1101_p1 ),
    .din2( grp_fu_1101_p2 ),
    .dout( grp_fu_1101_p3 )
);

MAT_Multiply_mac_muladd_11ns_9ns_10ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
MAT_Multiply_mac_muladd_11ns_9ns_10ns_19_1_U7(
    .din0( grp_fu_1109_p0 ),
    .din1( grp_fu_1109_p1 ),
    .din2( grp_fu_1109_p2 ),
    .dout( grp_fu_1109_p3 )
);

MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1_U8(
    .din0( grp_fu_1117_p0 ),
    .din1( grp_fu_1117_p1 ),
    .din2( grp_fu_1117_p2 ),
    .dout( grp_fu_1117_p3 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_517_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_4_fu_511_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond_flatten_fu_517_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_4_fu_511_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_517_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_4_fu_511_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & ~(ap_const_lv1_0 == exitcond2_fu_769_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_5)) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((exitcond2_reg_1276 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_10))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_5) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_10) & ~(exitcond2_reg_1276 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_10)) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_5)) begin
            ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13) & ~(ap_const_lv1_0 == exitcond2_1_fu_884_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_12)) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond2_1_reg_1354) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_16))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_12) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_16) & ~(ap_const_lv1_0 == exitcond2_1_reg_1354)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_16)) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_12)) begin
            ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & ~(ap_const_lv1_0 == exitcond_flatten1_fu_971_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2) & ~(ap_const_lv1_0 == exitcond_flatten9_fu_670_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp3_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & (ap_const_lv1_0 == exitcond_flatten1_fu_971_p2))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2) & ~(ap_const_lv1_0 == exitcond_flatten9_fu_670_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & ~(ap_const_lv1_0 == exitcond_flatten1_fu_971_p2)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) begin
            ap_reg_ppiten_pp3_it2 <= ap_reg_ppiten_pp3_it1;
        end
    end
end

/// ap_reg_ppiten_pp3_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it3 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) begin
            ap_reg_ppiten_pp3_it3 <= ap_reg_ppiten_pp3_it2;
        end
    end
end

/// ap_reg_ppiten_pp3_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it4 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) begin
            ap_reg_ppiten_pp3_it4 <= ap_reg_ppiten_pp3_it3;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2) & ~(ap_const_lv1_0 == exitcond_flatten9_fu_670_p2))) begin
            ap_reg_ppiten_pp3_it4 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_517_p2))) begin
        i_1_reg_391 <= ap_const_lv10_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_17)) begin
        i_1_reg_391 <= i_1_mid2_reg_1223;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2) & ~(ap_const_lv1_0 == exitcond_flatten9_fu_670_p2))) begin
        i_2_reg_446 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & (ap_const_lv1_0 == exitcond_flatten1_reg_1413))) begin
        i_2_reg_446 <= i_2_mid2_reg_1427;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_4_fu_511_p2))) begin
        i_reg_358 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond_flatten_reg_1153))) begin
        i_reg_358 <= i_mid2_reg_1167;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2) & ~(ap_const_lv1_0 == exitcond_flatten9_fu_670_p2))) begin
        indvar_flatten1_reg_435 <= ap_const_lv20_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & (ap_const_lv1_0 == exitcond_flatten1_fu_971_p2))) begin
        indvar_flatten1_reg_435 <= indvar_flatten_next1_fu_977_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_517_p2))) begin
        indvar_flatten7_reg_380 <= ap_const_lv19_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_17)) begin
        indvar_flatten7_reg_380 <= indvar_flatten_next8_reg_1210;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_4_fu_511_p2))) begin
        indvar_flatten_reg_347 <= ap_const_lv20_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond_flatten_fu_517_p2))) begin
        indvar_flatten_reg_347 <= indvar_flatten_next_fu_523_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_517_p2))) begin
        j_1_reg_402 <= ap_const_lv10_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_17)) begin
        j_1_reg_402 <= j_4_1_fu_966_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2) & ~(ap_const_lv1_0 == exitcond_flatten9_fu_670_p2))) begin
        j_2_reg_457 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & (ap_const_lv1_0 == exitcond_flatten1_fu_971_p2))) begin
        j_2_reg_457 <= j_4_fu_1049_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_4_fu_511_p2))) begin
        j_reg_369 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond_flatten_fu_517_p2))) begin
        j_reg_369 <= j_3_fu_607_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (exitcond2_reg_1276 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7))) begin
        k_reg_413 <= k_1_reg_1280;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_5)) begin
        k_reg_413 <= ap_const_lv10_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond2_1_reg_1354) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13))) begin
        k_s_reg_424 <= k_1_1_reg_1358;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_12)) begin
        k_s_reg_424 <= ap_const_lv10_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)))) begin
        ap_reg_ppstg_tmp_19_reg_1437_pp3_it1 <= tmp_19_reg_1437;
        ap_reg_ppstg_tmp_21_reg_1432_pp3_it1 <= tmp_21_reg_1432;
        exitcond_flatten1_reg_1413 <= exitcond_flatten1_fu_971_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) begin
        ap_reg_ppstg_tmp_19_reg_1437_pp3_it2 <= ap_reg_ppstg_tmp_19_reg_1437_pp3_it1;
        ap_reg_ppstg_tmp_19_reg_1437_pp3_it3 <= ap_reg_ppstg_tmp_19_reg_1437_pp3_it2;
        ap_reg_ppstg_tmp_21_reg_1432_pp3_it2 <= ap_reg_ppstg_tmp_21_reg_1432_pp3_it1;
        ap_reg_ppstg_tmp_21_reg_1432_pp3_it3 <= ap_reg_ppstg_tmp_21_reg_1432_pp3_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13)) begin
        ap_reg_ppstg_tmp_30_1_reg_1363_pp2_it1 <= tmp_30_1_reg_1363;
        exitcond2_1_reg_1354 <= exitcond2_1_fu_884_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7)) begin
        ap_reg_ppstg_tmp_30_reg_1285_pp1_it1 <= tmp_30_reg_1285;
        exitcond2_reg_1276 <= exitcond2_fu_769_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_8) & (exitcond2_reg_1276 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_23_reg_1272) & ~(ap_const_lv1_0 == tmp_30_reg_1285))) begin
        arrayB_load_0_phi_reg_1314 <= arrayB_load_0_phi_fu_828_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_14) & (ap_const_lv1_0 == exitcond2_1_reg_1354) & ~(ap_const_lv1_0 == tmp_20_1_reg_1350) & ~(ap_const_lv1_0 == tmp_30_1_reg_1363))) begin
        arrayB_load_1_phi_reg_1392 <= arrayB_load_1_phi_fu_943_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_11)) begin
        arrayC_0_addr_2_reg_1340 <= tmp_26_fu_869_p1;
        arrayC_1_addr_2_reg_1345 <= tmp_26_fu_869_p1;
        j_4_cast_cast_reg_1335[9 : 1] <= j_4_cast_cast_fu_860_p1[9 : 1];
        j_4_cast_reg_1330[9 : 1] <= j_4_cast_fu_856_p1[9 : 1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_3)) begin
        arrayC_0_addr_reg_1262 <= tmp_13_fu_754_p1;
        arrayC_1_addr_reg_1267 <= tmp_13_fu_754_p1;
        j_1_cast_cast_reg_1250[9 : 0] <= j_1_cast_cast_fu_736_p1[9 : 0];
        j_1_cast_reg_1245[9 : 0] <= j_1_cast_fu_733_p1[9 : 0];
        p_addr2_reg_1255 <= p_addr2_fu_742_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        exitcond_flatten_reg_1153 <= exitcond_flatten_fu_517_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2) & (ap_const_lv1_0 == exitcond_flatten9_fu_670_p2))) begin
        i_1_mid2_reg_1223 <= i_1_mid2_fu_702_p3;
        j_1_mid2_reg_1215 <= j_1_mid2_fu_688_p3;
        tmp_12_reg_1240 <= {{i_1_mid2_fu_702_p3[ap_const_lv32_9 : ap_const_lv32_1]}};
        tmp_9_reg_1234 <= tmp_9_fu_719_p1;
        tmp_s_reg_1228 <= tmp_s_fu_714_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & (ap_const_lv1_0 == exitcond_flatten1_fu_971_p2))) begin
        i_2_mid2_reg_1427 <= i_2_mid2_fu_1003_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond_flatten_fu_517_p2))) begin
        i_mid2_reg_1167 <= i_mid2_fu_549_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2)) begin
        indvar_flatten_next8_reg_1210 <= indvar_flatten_next8_fu_676_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & (ap_const_lv1_0 == exitcond_flatten1_fu_971_p2))) begin
        j_2_mid2_reg_1422 <= j_2_mid2_fu_989_p3;
        tmp_19_reg_1437 <= tmp_19_fu_1033_p2;
        tmp_21_reg_1432 <= tmp_21_fu_1020_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond_flatten_fu_517_p2))) begin
        j_mid2_reg_1162 <= j_mid2_fu_535_p3;
        or_cond7_reg_1183 <= or_cond7_fu_595_p2;
        or_cond8_reg_1187 <= or_cond8_fu_601_p2;
        or_cond_reg_1179 <= or_cond_fu_584_p2;
        tmp_6_reg_1175 <= tmp_6_fu_571_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13))) begin
        k_1_1_reg_1358 <= k_1_1_fu_890_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7))) begin
        k_1_reg_1280 <= k_1_fu_775_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_8) & (exitcond2_reg_1276 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_23_reg_1272) & ~(ap_const_lv1_0 == tmp_30_reg_1285)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_14) & (ap_const_lv1_0 == exitcond2_1_reg_1354) & ~(ap_const_lv1_0 == tmp_20_1_reg_1350) & ~(ap_const_lv1_0 == tmp_30_1_reg_1363)))) begin
        reg_483 <= grp_fu_469_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_12)) begin
        tmp_20_1_reg_1350 <= tmp_20_1_fu_879_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & (ap_const_lv1_0 == exitcond_flatten1_fu_971_p2) & ~(ap_const_lv1_0 == tmp_19_fu_1033_p2))) begin
        tmp_22_reg_1441 <= {{i_2_mid2_fu_1003_p3[ap_const_lv32_9 : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_5)) begin
        tmp_23_reg_1272 <= tmp_23_fu_764_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_20_1_reg_1350) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13) & (ap_const_lv1_0 == exitcond2_1_fu_884_p2))) begin
        tmp_30_1_reg_1363 <= tmp_30_1_fu_904_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_23_reg_1272) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & (ap_const_lv1_0 == exitcond2_fu_769_p2))) begin
        tmp_30_reg_1285 <= tmp_30_fu_789_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_20_1_reg_1350) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_16) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_1_reg_1363_pp2_it1))) begin
        tmp_32_1_reg_1397 <= grp_fu_950_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_23_reg_1272) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & (ap_const_lv1_0 == exitcond2_fu_769_p2) & ~(ap_const_lv1_0 == tmp_30_fu_789_p2))) begin
        tmp_35_reg_1299 <= tmp_35_fu_805_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_23_reg_1272) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_10) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_1285_pp1_it1))) begin
        tmp_37_reg_1319 <= grp_fu_835_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_20_1_reg_1350) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13) & (ap_const_lv1_0 == exitcond2_1_fu_884_p2) & ~(ap_const_lv1_0 == tmp_30_1_fu_904_p2))) begin
        tmp_43_reg_1377 <= tmp_43_fu_920_p1;
    end
end

/// A_read assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or or_cond_reg_1179 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == or_cond_reg_1179) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        A_read = ap_const_logic_1;
    end else begin
        A_read = ap_const_logic_0;
    end
end

/// B_read assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or or_cond7_reg_1183 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == or_cond7_reg_1183) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        B_read = ap_const_logic_1;
    end else begin
        B_read = ap_const_logic_0;
    end
end

/// C_write assign process. ///
always @ (ap_reg_ppstg_tmp_19_reg_1437_pp3_it3 or ap_sig_bdd_436 or ap_reg_ppiten_pp3_it4)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_1437_pp3_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)))) begin
        C_write = ap_const_logic_1;
    end else begin
        C_write = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_sig_cseq_ST_st38_fsm_19)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_19)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st38_fsm_19)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_19)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_150)
begin
    if (ap_sig_bdd_150) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg0_fsm_7 assign process. ///
always @ (ap_sig_bdd_259)
begin
    if (ap_sig_bdd_259) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg1_fsm_8 assign process. ///
always @ (ap_sig_bdd_84)
begin
    if (ap_sig_bdd_84) begin
        ap_sig_cseq_ST_pp1_stg1_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg1_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg2_fsm_9 assign process. ///
always @ (ap_sig_bdd_676)
begin
    if (ap_sig_bdd_676) begin
        ap_sig_cseq_ST_pp1_stg2_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg2_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg3_fsm_10 assign process. ///
always @ (ap_sig_bdd_309)
begin
    if (ap_sig_bdd_309) begin
        ap_sig_cseq_ST_pp1_stg3_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg3_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp2_stg0_fsm_13 assign process. ///
always @ (ap_sig_bdd_347)
begin
    if (ap_sig_bdd_347) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp2_stg1_fsm_14 assign process. ///
always @ (ap_sig_bdd_112)
begin
    if (ap_sig_bdd_112) begin
        ap_sig_cseq_ST_pp2_stg1_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg1_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp2_stg2_fsm_15 assign process. ///
always @ (ap_sig_bdd_698)
begin
    if (ap_sig_bdd_698) begin
        ap_sig_cseq_ST_pp2_stg2_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg2_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp2_stg3_fsm_16 assign process. ///
always @ (ap_sig_bdd_395)
begin
    if (ap_sig_bdd_395) begin
        ap_sig_cseq_ST_pp2_stg3_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg3_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg0_fsm_18 assign process. ///
always @ (ap_sig_bdd_420)
begin
    if (ap_sig_bdd_420) begin
        ap_sig_cseq_ST_pp3_stg0_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg0_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_36)
begin
    if (ap_sig_bdd_36) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st20_fsm_11 assign process. ///
always @ (ap_sig_bdd_325)
begin
    if (ap_sig_bdd_325) begin
        ap_sig_cseq_ST_st20_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st21_fsm_12 assign process. ///
always @ (ap_sig_bdd_339)
begin
    if (ap_sig_bdd_339) begin
        ap_sig_cseq_ST_st21_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st32_fsm_17 assign process. ///
always @ (ap_sig_bdd_411)
begin
    if (ap_sig_bdd_411) begin
        ap_sig_cseq_ST_st32_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st38_fsm_19 assign process. ///
always @ (ap_sig_bdd_1169)
begin
    if (ap_sig_bdd_1169) begin
        ap_sig_cseq_ST_st38_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_2 assign process. ///
always @ (ap_sig_bdd_212)
begin
    if (ap_sig_bdd_212) begin
        ap_sig_cseq_ST_st5_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_3 assign process. ///
always @ (ap_sig_bdd_235)
begin
    if (ap_sig_bdd_235) begin
        ap_sig_cseq_ST_st6_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_4 assign process. ///
always @ (ap_sig_bdd_666)
begin
    if (ap_sig_bdd_666) begin
        ap_sig_cseq_ST_st7_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_5 assign process. ///
always @ (ap_sig_bdd_251)
begin
    if (ap_sig_bdd_251) begin
        ap_sig_cseq_ST_st8_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_6 assign process. ///
always @ (ap_sig_bdd_737)
begin
    if (ap_sig_bdd_737) begin
        ap_sig_cseq_ST_st9_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_6 = ap_const_logic_0;
    end
end

/// arrayA_0_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or tmp_11_fu_629_p1 or tmp_31_fu_799_p1 or tmp_39_fu_914_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayA_0_address0 = tmp_11_fu_629_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13))) begin
        arrayA_0_address0 = tmp_39_fu_914_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7))) begin
        arrayA_0_address0 = tmp_31_fu_799_p1;
    end else begin
        arrayA_0_address0 = 'bx;
    end
end

/// arrayA_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_pp2_stg0_fsm_13)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        arrayA_0_ce0 = ap_const_logic_1;
    end else begin
        arrayA_0_ce0 = ap_const_logic_0;
    end
end

/// arrayA_0_we0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or or_cond_reg_1179 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or tmp_6_reg_1175)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == or_cond_reg_1179) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == tmp_6_reg_1175))) begin
        arrayA_0_we0 = ap_const_logic_1;
    end else begin
        arrayA_0_we0 = ap_const_logic_0;
    end
end

/// arrayA_1_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or tmp_11_fu_629_p1 or tmp_31_fu_799_p1 or tmp_39_fu_914_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayA_1_address0 = tmp_11_fu_629_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13))) begin
        arrayA_1_address0 = tmp_39_fu_914_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7))) begin
        arrayA_1_address0 = tmp_31_fu_799_p1;
    end else begin
        arrayA_1_address0 = 'bx;
    end
end

/// arrayA_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_pp2_stg0_fsm_13)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        arrayA_1_ce0 = ap_const_logic_1;
    end else begin
        arrayA_1_ce0 = ap_const_logic_0;
    end
end

/// arrayA_1_we0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or or_cond_reg_1179 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or tmp_6_reg_1175)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == or_cond_reg_1179) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == tmp_6_reg_1175))) begin
        arrayA_1_we0 = ap_const_logic_1;
    end else begin
        arrayA_1_we0 = ap_const_logic_0;
    end
end

/// arrayB_0_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or tmp_27_fu_647_p1 or tmp_36_fu_823_p1 or tmp_40_fu_938_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayB_0_address0 = tmp_27_fu_647_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13))) begin
        arrayB_0_address0 = tmp_40_fu_938_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7))) begin
        arrayB_0_address0 = tmp_36_fu_823_p1;
    end else begin
        arrayB_0_address0 = 'bx;
    end
end

/// arrayB_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_pp2_stg0_fsm_13)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        arrayB_0_ce0 = ap_const_logic_1;
    end else begin
        arrayB_0_ce0 = ap_const_logic_0;
    end
end

/// arrayB_0_we0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or or_cond7_reg_1183 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or tmp_6_reg_1175)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == or_cond7_reg_1183) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == tmp_6_reg_1175))) begin
        arrayB_0_we0 = ap_const_logic_1;
    end else begin
        arrayB_0_we0 = ap_const_logic_0;
    end
end

/// arrayB_1_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or tmp_27_fu_647_p1 or tmp_36_fu_823_p1 or tmp_40_fu_938_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayB_1_address0 = tmp_27_fu_647_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13))) begin
        arrayB_1_address0 = tmp_40_fu_938_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7))) begin
        arrayB_1_address0 = tmp_36_fu_823_p1;
    end else begin
        arrayB_1_address0 = 'bx;
    end
end

/// arrayB_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_pp2_stg0_fsm_13)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        arrayB_1_ce0 = ap_const_logic_1;
    end else begin
        arrayB_1_ce0 = ap_const_logic_0;
    end
end

/// arrayB_1_we0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or or_cond7_reg_1183 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or tmp_6_reg_1175)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_const_lv1_0 == or_cond7_reg_1183) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == tmp_6_reg_1175))) begin
        arrayB_1_we0 = ap_const_logic_1;
    end else begin
        arrayB_1_we0 = ap_const_logic_0;
    end
end

/// arrayC_0_address0 assign process. ///
always @ (ap_sig_cseq_ST_pp1_stg1_fsm_8 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp2_stg1_fsm_14 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or arrayC_0_addr_reg_1262 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_st20_fsm_11 or arrayC_0_addr_2_reg_1340 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or ap_sig_cseq_ST_pp3_stg0_fsm_18 or ap_reg_ppiten_pp3_it1 or tmp_38_fu_665_p1 or tmp_26_fu_869_p1 or tmp_24_fu_1061_p1 or ap_sig_cseq_ST_st7_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_11)) begin
        arrayC_0_address0 = tmp_26_fu_869_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_0_address0 = tmp_38_fu_665_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
        arrayC_0_address0 = tmp_24_fu_1061_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13)))) begin
        arrayC_0_address0 = arrayC_0_addr_2_reg_1340;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7)))) begin
        arrayC_0_address0 = arrayC_0_addr_reg_1262;
    end else begin
        arrayC_0_address0 = 'bx;
    end
end

/// arrayC_0_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp1_stg1_fsm_8 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp2_stg1_fsm_14 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_st8_fsm_5 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_pp1_stg3_fsm_10 or ap_sig_cseq_ST_st20_fsm_11 or ap_sig_cseq_ST_st21_fsm_12 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or ap_sig_cseq_ST_pp2_stg3_fsm_16 or ap_sig_cseq_ST_pp3_stg0_fsm_18 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_reg_ppiten_pp3_it3 or ap_sig_bdd_436 or ap_reg_ppiten_pp3_it4 or ap_sig_cseq_ST_st7_fsm_4 or ap_sig_cseq_ST_pp1_stg2_fsm_9 or ap_sig_cseq_ST_pp2_stg2_fsm_15)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_12) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it4) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it3) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)))) begin
        arrayC_0_ce0 = ap_const_logic_1;
    end else begin
        arrayC_0_ce0 = ap_const_logic_0;
    end
end

/// arrayC_0_d0 assign process. ///
always @ (ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or tmp_34_fu_843_p2 or ap_sig_cseq_ST_st20_fsm_11 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or tmp_34_1_fu_958_p2 or ap_sig_cseq_ST_st7_fsm_4)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13))) begin
        arrayC_0_d0 = tmp_34_1_fu_958_p2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7))) begin
        arrayC_0_d0 = tmp_34_fu_843_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_11) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_4))) begin
        arrayC_0_d0 = ap_const_lv64_0;
    end else begin
        arrayC_0_d0 = 'bx;
    end
end

/// arrayC_0_we0 assign process. ///
always @ (ap_reg_ppiten_pp1_it2 or tmp_23_reg_1272 or ap_reg_ppiten_pp2_it2 or tmp_20_1_reg_1350 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or tmp_6_reg_1175 or or_cond8_reg_1187 or tmp_9_reg_1234 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_reg_ppstg_tmp_30_reg_1285_pp1_it1 or ap_sig_cseq_ST_st20_fsm_11 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or ap_reg_ppstg_tmp_30_1_reg_1363_pp2_it1 or ap_sig_cseq_ST_st7_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == or_cond8_reg_1187) & (ap_const_lv1_0 == tmp_6_reg_1175)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_4) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_const_lv1_0 == tmp_23_reg_1272) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & (ap_const_lv1_0 == tmp_9_reg_1234) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_1285_pp1_it1)) | ((ap_const_lv1_0 == tmp_9_reg_1234) & (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_const_lv1_0 == tmp_20_1_reg_1350) & (ap_const_lv1_0 == tmp_9_reg_1234) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_1_reg_1363_pp2_it1)))) begin
        arrayC_0_we0 = ap_const_logic_1;
    end else begin
        arrayC_0_we0 = ap_const_logic_0;
    end
end

/// arrayC_1_address0 assign process. ///
always @ (ap_sig_cseq_ST_pp1_stg1_fsm_8 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp2_stg1_fsm_14 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or arrayC_1_addr_reg_1267 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_st20_fsm_11 or arrayC_1_addr_2_reg_1345 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or ap_sig_cseq_ST_pp3_stg0_fsm_18 or ap_reg_ppiten_pp3_it1 or tmp_38_fu_665_p1 or tmp_26_fu_869_p1 or tmp_24_fu_1061_p1 or ap_sig_cseq_ST_st9_fsm_6)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_11)) begin
        arrayC_1_address0 = tmp_26_fu_869_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        arrayC_1_address0 = tmp_38_fu_665_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
        arrayC_1_address0 = tmp_24_fu_1061_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13)))) begin
        arrayC_1_address0 = arrayC_1_addr_2_reg_1345;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_6))) begin
        arrayC_1_address0 = arrayC_1_addr_reg_1267;
    end else begin
        arrayC_1_address0 = 'bx;
    end
end

/// arrayC_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp1_stg1_fsm_8 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp2_stg1_fsm_14 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_st8_fsm_5 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_sig_cseq_ST_pp1_stg3_fsm_10 or ap_sig_cseq_ST_st20_fsm_11 or ap_sig_cseq_ST_st21_fsm_12 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or ap_sig_cseq_ST_pp2_stg3_fsm_16 or ap_sig_cseq_ST_pp3_stg0_fsm_18 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_reg_ppiten_pp3_it3 or ap_sig_bdd_436 or ap_reg_ppiten_pp3_it4 or ap_sig_cseq_ST_pp1_stg2_fsm_9 or ap_sig_cseq_ST_pp2_stg2_fsm_15 or ap_sig_cseq_ST_st9_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_12) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it4) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it3) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4))) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_6))) begin
        arrayC_1_ce0 = ap_const_logic_1;
    end else begin
        arrayC_1_ce0 = ap_const_logic_0;
    end
end

/// arrayC_1_d0 assign process. ///
always @ (ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp2_it2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or tmp_34_fu_843_p2 or ap_sig_cseq_ST_st20_fsm_11 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or tmp_34_1_fu_958_p2 or ap_sig_cseq_ST_st9_fsm_6)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13))) begin
        arrayC_1_d0 = tmp_34_1_fu_958_p2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7))) begin
        arrayC_1_d0 = tmp_34_fu_843_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_11) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_6))) begin
        arrayC_1_d0 = ap_const_lv64_0;
    end else begin
        arrayC_1_d0 = 'bx;
    end
end

/// arrayC_1_we0 assign process. ///
always @ (ap_reg_ppiten_pp1_it2 or tmp_23_reg_1272 or ap_reg_ppiten_pp2_it2 or tmp_20_1_reg_1350 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or tmp_6_reg_1175 or or_cond8_reg_1187 or tmp_9_reg_1234 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or ap_reg_ppstg_tmp_30_reg_1285_pp1_it1 or ap_sig_cseq_ST_st20_fsm_11 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or ap_reg_ppstg_tmp_30_1_reg_1363_pp2_it1 or ap_sig_cseq_ST_st9_fsm_6)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == or_cond8_reg_1187) & ~(ap_const_lv1_0 == tmp_6_reg_1175)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_6) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_const_lv1_0 == tmp_23_reg_1272) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7) & ~(ap_const_lv1_0 == tmp_9_reg_1234) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_1285_pp1_it1)) | (~(ap_const_lv1_0 == tmp_9_reg_1234) & (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_const_lv1_0 == tmp_20_1_reg_1350) & ~(ap_const_lv1_0 == tmp_9_reg_1234) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_1_reg_1363_pp2_it1)))) begin
        arrayC_1_we0 = ap_const_logic_1;
    end else begin
        arrayC_1_we0 = ap_const_logic_0;
    end
end

/// i_2_phi_fu_450_p4 assign process. ///
always @ (i_2_reg_446 or exitcond_flatten1_reg_1413 or ap_sig_cseq_ST_pp3_stg0_fsm_18 or ap_reg_ppiten_pp3_it1 or i_2_mid2_reg_1427)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_flatten1_reg_1413))) begin
        i_2_phi_fu_450_p4 = i_2_mid2_reg_1427;
    end else begin
        i_2_phi_fu_450_p4 = i_2_reg_446;
    end
end

/// i_phi_fu_362_p4 assign process. ///
always @ (i_reg_358 or exitcond_flatten_reg_1153 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or i_mid2_reg_1167)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == exitcond_flatten_reg_1153))) begin
        i_phi_fu_362_p4 = i_mid2_reg_1167;
    end else begin
        i_phi_fu_362_p4 = i_reg_358;
    end
end

/// k_phi_fu_417_p4 assign process. ///
always @ (k_reg_413 or ap_reg_ppiten_pp1_it1 or exitcond2_reg_1276 or ap_sig_cseq_ST_pp1_stg0_fsm_7 or k_1_reg_1280)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (exitcond2_reg_1276 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_7))) begin
        k_phi_fu_417_p4 = k_1_reg_1280;
    end else begin
        k_phi_fu_417_p4 = k_reg_413;
    end
end

/// k_s_phi_fu_428_p4 assign process. ///
always @ (k_s_reg_424 or ap_reg_ppiten_pp2_it1 or exitcond2_1_reg_1354 or ap_sig_cseq_ST_pp2_stg0_fsm_13 or k_1_1_reg_1358)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond2_1_reg_1354) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_13))) begin
        k_s_phi_fu_428_p4 = k_1_1_reg_1358;
    end else begin
        k_s_phi_fu_428_p4 = k_s_reg_424;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_sig_cseq_ST_pp1_stg1_fsm_8 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp2_stg1_fsm_14 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it2 or tmp_4_fu_511_p2 or exitcond_flatten_fu_517_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or exitcond_flatten9_fu_670_p2 or tmp_9_reg_1234 or exitcond2_fu_769_p2 or exitcond2_1_fu_884_p2 or exitcond_flatten1_fu_971_p2 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it3 or ap_sig_bdd_436 or ap_reg_ppiten_pp3_it4)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == tmp_4_fu_511_p2))) begin
                ap_NS_fsm = ap_ST_st38_fsm_19;
            end else if ((~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_4_fu_511_p2))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_517_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_517_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st5_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st5_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_flatten9_fu_670_p2)) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_3;
            end
        end
        ap_ST_st6_fsm_3 : 
        begin
            if (~(ap_const_lv1_0 == tmp_9_reg_1234)) begin
                ap_NS_fsm = ap_ST_st9_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_4;
            end
        end
        ap_ST_st7_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_5;
        end
        ap_ST_st8_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_7;
        end
        ap_ST_st9_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_5;
        end
        ap_ST_pp1_stg0_fsm_7 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == exitcond2_fu_769_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_11;
            end
        end
        ap_ST_pp1_stg1_fsm_8 : 
        begin
            if (~((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
                ap_NS_fsm = ap_ST_pp1_stg2_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_11;
            end
        end
        ap_ST_pp1_stg2_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg3_fsm_10;
        end
        ap_ST_pp1_stg3_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_7;
        end
        ap_ST_st20_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_12;
        end
        ap_ST_st21_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_13;
        end
        ap_ST_pp2_stg0_fsm_13 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == exitcond2_1_fu_884_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
                ap_NS_fsm = ap_ST_pp2_stg1_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st32_fsm_17;
            end
        end
        ap_ST_pp2_stg1_fsm_14 : 
        begin
            if (~((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
                ap_NS_fsm = ap_ST_pp2_stg2_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_st32_fsm_17;
            end
        end
        ap_ST_pp2_stg2_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg3_fsm_16;
        end
        ap_ST_pp2_stg3_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_13;
        end
        ap_ST_st32_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_2;
        end
        ap_ST_pp3_stg0_fsm_18 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp3_it4) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it3)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & ~(ap_const_lv1_0 == exitcond_flatten1_fu_971_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_18;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it4) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_sig_bdd_436 & (ap_const_logic_1 == ap_reg_ppiten_pp3_it4)) & ~(ap_const_lv1_0 == exitcond_flatten1_fu_971_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_st38_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_18;
            end
        end
        ap_ST_st38_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_din = ((ap_reg_ppstg_tmp_21_reg_1432_pp3_it3[0:0]===1'b1)? arrayC_1_q0: arrayC_0_q0);

/// ap_sig_bdd_112 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_112 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_1169 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1169 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_150 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_150 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_165 assign process. ///
always @ (A_empty_n or B_empty_n or or_cond_reg_1179 or or_cond7_reg_1183)
begin
    ap_sig_bdd_165 = (((A_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == or_cond_reg_1179)) | ((B_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == or_cond7_reg_1183)));
end

/// ap_sig_bdd_212 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_212 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_235 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_235 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_251 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_251 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_259 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_259 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_309 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_309 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_325 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_325 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_339 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_339 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_347 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_347 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_36 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_36 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_395 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_395 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_411 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_411 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_420 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_420 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_436 assign process. ///
always @ (C_full_n or ap_reg_ppstg_tmp_19_reg_1437_pp3_it3)
begin
    ap_sig_bdd_436 = ((C_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_1437_pp3_it3));
end

/// ap_sig_bdd_666 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_666 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_676 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_676 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_698 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_698 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_737 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_737 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_84 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_84 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end
assign arrayA_0_d0 = A_dout;
assign arrayA_1_d0 = A_dout;
assign arrayB_0_d0 = B_dout;
assign arrayB_1_d0 = B_dout;
assign arrayB_load_0_phi_fu_828_p3 = ((tmp_35_reg_1299[0:0]===1'b1)? arrayB_1_q0: arrayB_0_q0);
assign arrayB_load_1_phi_fu_943_p3 = ((tmp_43_reg_1377[0:0]===1'b1)? arrayB_1_q0: arrayB_0_q0);
assign exitcond1_fu_682_p2 = (j_1_reg_402 == ap_const_lv10_3E8? 1'b1: 1'b0);
assign exitcond2_1_fu_884_p2 = (k_s_phi_fu_428_p4 == ap_const_lv10_3E8? 1'b1: 1'b0);
assign exitcond2_fu_769_p2 = (k_phi_fu_417_p4 == ap_const_lv10_3E8? 1'b1: 1'b0);
assign exitcond3_fu_983_p2 = (j_2_reg_457 == ap_const_lv10_3E8? 1'b1: 1'b0);
assign exitcond_flatten1_fu_971_p2 = (indvar_flatten1_reg_435 == ap_const_lv20_F4240? 1'b1: 1'b0);
assign exitcond_flatten9_fu_670_p2 = (indvar_flatten7_reg_380 == ap_const_lv19_7A120? 1'b1: 1'b0);
assign exitcond_flatten_fu_517_p2 = (indvar_flatten_reg_347 == ap_const_lv20_F4240? 1'b1: 1'b0);
assign exitcond_fu_529_p2 = (j_reg_369 == ap_const_lv10_3E8? 1'b1: 1'b0);
assign grp_fu_1074_p0 = grp_fu_1074_p00;
assign grp_fu_1074_p00 = tmp_42_fu_652_p4;
assign grp_fu_1074_p1 = ap_const_lv19_3E8;
assign grp_fu_1074_p2 = j_cast1_cast_fu_613_p1;
assign grp_fu_1083_p0 = grp_fu_1083_p00;
assign grp_fu_1083_p00 = tmp_16_fu_616_p4;
assign grp_fu_1083_p1 = ap_const_lv19_3E8;
assign grp_fu_1083_p2 = j_cast1_cast_fu_613_p1;
assign grp_fu_1092_p0 = grp_fu_1092_p00;
assign grp_fu_1092_p00 = tmp_22_reg_1441;
assign grp_fu_1092_p1 = ap_const_lv19_3E8;
assign grp_fu_1092_p2 = grp_fu_1092_p20;
assign grp_fu_1092_p20 = j_2_mid2_reg_1422;
assign grp_fu_1101_p0 = ap_const_lv19_3E8;
assign grp_fu_1101_p1 = grp_fu_1101_p10;
assign grp_fu_1101_p10 = tmp_41_fu_809_p4;
assign grp_fu_1101_p2 = j_1_cast_cast_reg_1250;
assign grp_fu_1109_p0 = ap_const_lv19_3E8;
assign grp_fu_1109_p1 = grp_fu_1109_p10;
assign grp_fu_1109_p10 = tmp_44_fu_924_p4;
assign grp_fu_1109_p2 = j_4_cast_cast_reg_1335;
assign grp_fu_1117_p0 = grp_fu_1117_p00;
assign grp_fu_1117_p00 = tmp_29_fu_634_p4;
assign grp_fu_1117_p1 = ap_const_lv19_3E8;
assign grp_fu_1117_p2 = j_cast1_cast_fu_613_p1;
assign grp_fu_469_p3 = ((tmp_9_reg_1234[0:0]===1'b1)? arrayA_1_q0: arrayA_0_q0);
assign grp_fu_476_p3 = ((tmp_9_reg_1234[0:0]===1'b1)? arrayC_1_q0: arrayC_0_q0);
assign grp_fu_835_ce = ap_const_logic_1;
assign grp_fu_835_p0 = reg_483;
assign grp_fu_835_p1 = arrayB_load_0_phi_reg_1314;
assign grp_fu_950_ce = ap_const_logic_1;
assign grp_fu_950_p0 = reg_483;
assign grp_fu_950_p1 = arrayB_load_1_phi_reg_1392;
assign i_1_cast_fu_710_p1 = i_1_mid2_fu_702_p3;
assign i_1_mid2_fu_702_p3 = ((exitcond1_fu_682_p2[0:0]===1'b1)? i_3_fu_696_p2: i_1_reg_391);
assign i_2_cast6_fu_1011_p1 = i_2_mid2_fu_1003_p3;
assign i_2_mid2_fu_1003_p3 = ((exitcond3_fu_983_p2[0:0]===1'b1)? i_4_fu_997_p2: i_2_phi_fu_450_p4);
assign i_3_fu_696_p2 = (ap_const_lv10_1 + i_1_reg_391);
assign i_4_fu_997_p2 = (ap_const_lv10_1 + i_2_phi_fu_450_p4);
assign i_cast1_fu_557_p1 = i_mid2_fu_549_p3;
assign i_mid2_fu_549_p3 = ((exitcond_fu_529_p2[0:0]===1'b1)? i_s_fu_543_p2: i_phi_fu_362_p4);
assign i_s_fu_543_p2 = (ap_const_lv10_1 + i_phi_fu_362_p4);
assign indvar_flatten_next1_fu_977_p2 = (indvar_flatten1_reg_435 + ap_const_lv20_1);
assign indvar_flatten_next8_fu_676_p2 = (indvar_flatten7_reg_380 + ap_const_lv19_1);
assign indvar_flatten_next_fu_523_p2 = (indvar_flatten_reg_347 + ap_const_lv20_1);
assign j_1_cast_cast_fu_736_p1 = j_1_mid2_reg_1215;
assign j_1_cast_fu_733_p1 = j_1_mid2_reg_1215;
assign j_1_mid2_fu_688_p3 = ((exitcond1_fu_682_p2[0:0]===1'b1)? ap_const_lv10_0: j_1_reg_402);
assign j_2_cast4_fu_1024_p1 = j_2_mid2_fu_989_p3;
assign j_2_mid2_fu_989_p3 = ((exitcond3_fu_983_p2[0:0]===1'b1)? ap_const_lv10_0: j_2_reg_457);
assign j_3_fu_607_p2 = (j_mid2_fu_535_p3 + ap_const_lv10_1);
assign j_4_1_fu_966_p2 = (j_1_mid2_reg_1215 + ap_const_lv10_2);
assign j_4_cast_cast_fu_860_p1 = j_4_s_fu_851_p2;
assign j_4_cast_fu_856_p1 = j_4_s_fu_851_p2;
assign j_4_fu_1049_p2 = (j_2_mid2_fu_989_p3 + ap_const_lv10_1);
assign j_4_s_fu_851_p2 = (j_1_mid2_reg_1215 | ap_const_lv10_1);
assign j_cast1_cast_fu_613_p1 = j_mid2_reg_1162;
assign j_cast1_fu_575_p1 = j_mid2_fu_535_p3;
assign j_mid2_fu_535_p3 = ((exitcond_fu_529_p2[0:0]===1'b1)? ap_const_lv10_0: j_reg_369);
assign k_1_1_fu_890_p2 = (k_s_phi_fu_428_p4 + ap_const_lv10_1);
assign k_1_fu_775_p2 = (k_phi_fu_417_p4 + ap_const_lv10_1);
assign k_cast8_cast_fu_900_p1 = k_s_phi_fu_428_p4;
assign k_cast8_fu_896_p1 = k_s_phi_fu_428_p4;
assign k_cast9_cast_fu_785_p1 = k_phi_fu_417_p4;
assign k_cast9_fu_781_p1 = k_phi_fu_417_p4;
assign or_cond7_fu_595_p2 = (tmp_8_fu_566_p2 & tmp_14_fu_590_p2);
assign or_cond8_fu_601_p2 = (tmp_5_fu_561_p2 & tmp_14_fu_590_p2);
assign or_cond_fu_584_p2 = (tmp_5_fu_561_p2 & tmp_7_fu_579_p2);
assign p_addr14_fu_909_p2 = (p_addr2_reg_1255 + k_cast8_cast_fu_900_p1);
assign p_addr2_fu_742_p1 = p_addr2_fu_742_p10;
assign p_addr2_fu_742_p10 = tmp_12_reg_1240;
assign p_addr2_fu_742_p2 = (ap_const_lv19_3E8 * p_addr2_fu_742_p1);
assign p_addr3_fu_748_p2 = (p_addr2_fu_742_p2 + j_1_cast_cast_fu_736_p1);
assign p_addr8_fu_864_p2 = (j_4_cast_cast_fu_860_p1 + p_addr2_reg_1255);
assign p_addr9_fu_794_p2 = (p_addr2_reg_1255 + k_cast9_cast_fu_785_p1);
assign tmp3_fu_505_p2 = (tmp_1_fu_493_p2 & tmp_3_fu_499_p2);
assign tmp_11_fu_629_p1 = grp_fu_1083_p3;
assign tmp_13_fu_754_p1 = p_addr3_fu_748_p2;
assign tmp_14_fu_590_p2 = (j_cast1_fu_575_p1 < nC? 1'b1: 1'b0);
assign tmp_15_fu_1015_p2 = (i_2_cast6_fu_1011_p1 < mC? 1'b1: 1'b0);
assign tmp_16_fu_616_p4 = {{i_mid2_reg_1167[ap_const_lv32_9 : ap_const_lv32_1]}};
assign tmp_18_fu_1028_p2 = (j_2_cast4_fu_1024_p1 < nC? 1'b1: 1'b0);
assign tmp_19_1_fu_875_p2 = (j_4_cast_reg_1330 < nC? 1'b1: 1'b0);
assign tmp_19_fu_1033_p2 = (tmp_15_fu_1015_p2 & tmp_18_fu_1028_p2);
assign tmp_1_fu_493_p2 = (mA == mC? 1'b1: 1'b0);
assign tmp_20_1_fu_879_p2 = (tmp_s_reg_1228 & tmp_19_1_fu_875_p2);
assign tmp_20_fu_760_p2 = (j_1_cast_reg_1245 < nC? 1'b1: 1'b0);
assign tmp_21_fu_1020_p1 = i_2_mid2_fu_1003_p3[0:0];
assign tmp_23_fu_764_p2 = (tmp_s_reg_1228 & tmp_20_fu_760_p2);
assign tmp_24_fu_1061_p1 = grp_fu_1092_p3;
assign tmp_26_fu_869_p1 = p_addr8_fu_864_p2;
assign tmp_27_fu_647_p1 = grp_fu_1117_p3;
assign tmp_29_fu_634_p4 = {{i_mid2_reg_1167[ap_const_lv32_9 : ap_const_lv32_1]}};
assign tmp_30_1_fu_904_p2 = (k_cast8_fu_896_p1 < mB? 1'b1: 1'b0);
assign tmp_30_fu_789_p2 = (k_cast9_fu_781_p1 < mB? 1'b1: 1'b0);
assign tmp_31_fu_799_p1 = p_addr9_fu_794_p2;
assign tmp_33_1_fu_955_p1 = tmp_32_1_reg_1397;
assign tmp_33_fu_840_p1 = tmp_37_reg_1319;
assign tmp_34_1_fu_958_p2 = ($signed(tmp_33_1_fu_955_p1) + $signed(grp_fu_476_p3));
assign tmp_34_fu_843_p2 = ($signed(tmp_33_fu_840_p1) + $signed(grp_fu_476_p3));
assign tmp_35_fu_805_p1 = k_phi_fu_417_p4[0:0];
assign tmp_36_fu_823_p1 = grp_fu_1101_p3;
assign tmp_38_fu_665_p1 = grp_fu_1074_p3;
assign tmp_39_fu_914_p1 = p_addr14_fu_909_p2;
assign tmp_3_fu_499_p2 = (nB == nC? 1'b1: 1'b0);
assign tmp_40_fu_938_p1 = grp_fu_1109_p3;
assign tmp_41_fu_809_p4 = {{k_phi_fu_417_p4[ap_const_lv32_9 : ap_const_lv32_1]}};
assign tmp_42_fu_652_p4 = {{i_mid2_reg_1167[ap_const_lv32_9 : ap_const_lv32_1]}};
assign tmp_43_fu_920_p1 = k_s_phi_fu_428_p4[0:0];
assign tmp_44_fu_924_p4 = {{k_s_phi_fu_428_p4[ap_const_lv32_9 : ap_const_lv32_1]}};
assign tmp_4_fu_511_p2 = (tmp3_fu_505_p2 & tmp_fu_487_p2);
assign tmp_5_fu_561_p2 = (i_cast1_fu_557_p1 < mC? 1'b1: 1'b0);
assign tmp_6_fu_571_p1 = i_mid2_fu_549_p3[0:0];
assign tmp_7_fu_579_p2 = (j_cast1_fu_575_p1 < mB? 1'b1: 1'b0);
assign tmp_8_fu_566_p2 = (i_cast1_fu_557_p1 < mB? 1'b1: 1'b0);
assign tmp_9_fu_719_p1 = i_1_mid2_fu_702_p3[0:0];
assign tmp_fu_487_p2 = (nA == mB? 1'b1: 1'b0);
assign tmp_s_fu_714_p2 = (i_1_cast_fu_710_p1 < mC? 1'b1: 1'b0);
always @ (posedge ap_clk)
begin
    j_1_cast_reg_1245[31:10] <= 22'b0000000000000000000000;
    j_1_cast_cast_reg_1250[18:10] <= 9'b000000000;
    j_4_cast_reg_1330[0] <= 1'b1;
    j_4_cast_reg_1330[31:10] <= 22'b0000000000000000000000;
    j_4_cast_cast_reg_1335[0] <= 1'b1;
    j_4_cast_cast_reg_1335[18:10] <= 9'b000000000;
end



endmodule //MAT_Multiply

