--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 924 paths analyzed, 69 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.872ns.
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_9 (SLICE_X40Y90.CIN), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_4 (FF)
  Destination:          clock_control_inst/cdce_count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.146 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_4 to clock_control_inst/cdce_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.447   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_4
    SLICE_X41Y89.B1      net (fanout=2)        1.133   clock_control_inst/cdce_count<4>
    SLICE_X41Y89.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X41Y89.A5      net (fanout=2)        0.193   clock_control_inst/N01
    SLICE_X41Y89.A       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X40Y88.A1      net (fanout=11)       0.674   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X40Y88.COUT    Topcya                0.379   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<0>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CLK     Tcinck                0.304   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (1.724ns logic, 2.006ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_4 (FF)
  Destination:          clock_control_inst/cdce_count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.620ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.146 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_4 to clock_control_inst/cdce_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.447   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_4
    SLICE_X41Y89.B1      net (fanout=2)        1.133   clock_control_inst/cdce_count<4>
    SLICE_X41Y89.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X41Y89.A5      net (fanout=2)        0.193   clock_control_inst/N01
    SLICE_X41Y89.A       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X40Y88.D1      net (fanout=11)       0.682   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X40Y88.COUT    Topcyd                0.261   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<3>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CLK     Tcinck                0.304   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.620ns (1.606ns logic, 2.014ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_4 (FF)
  Destination:          clock_control_inst/cdce_count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.146 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_4 to clock_control_inst/cdce_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.447   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_4
    SLICE_X41Y89.B1      net (fanout=2)        1.133   clock_control_inst/cdce_count<4>
    SLICE_X41Y89.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X41Y89.C4      net (fanout=2)        0.301   clock_control_inst/N01
    SLICE_X41Y89.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o_inv1
    SLICE_X40Y88.AX      net (fanout=1)        0.582   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o_inv
    SLICE_X40Y88.COUT    Taxcy                 0.208   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CLK     Tcinck                0.304   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (1.553ns logic, 2.022ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_10 (SLICE_X40Y90.CIN), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_4 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.146 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_4 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.447   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_4
    SLICE_X41Y89.B1      net (fanout=2)        1.133   clock_control_inst/cdce_count<4>
    SLICE_X41Y89.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X41Y89.A5      net (fanout=2)        0.193   clock_control_inst/N01
    SLICE_X41Y89.A       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X40Y88.A1      net (fanout=11)       0.674   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X40Y88.COUT    Topcya                0.379   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<0>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CLK     Tcinck                0.273   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (1.693ns logic, 2.006ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_4 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.146 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_4 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.447   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_4
    SLICE_X41Y89.B1      net (fanout=2)        1.133   clock_control_inst/cdce_count<4>
    SLICE_X41Y89.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X41Y89.A5      net (fanout=2)        0.193   clock_control_inst/N01
    SLICE_X41Y89.A       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X40Y88.D1      net (fanout=11)       0.682   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X40Y88.COUT    Topcyd                0.261   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<3>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CLK     Tcinck                0.273   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (1.575ns logic, 2.014ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_4 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.146 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_4 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.447   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_4
    SLICE_X41Y89.B1      net (fanout=2)        1.133   clock_control_inst/cdce_count<4>
    SLICE_X41Y89.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X41Y89.C4      net (fanout=2)        0.301   clock_control_inst/N01
    SLICE_X41Y89.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o_inv1
    SLICE_X40Y88.AX      net (fanout=1)        0.582   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o_inv
    SLICE_X40Y88.COUT    Taxcy                 0.208   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X40Y90.CLK     Tcinck                0.273   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.522ns logic, 2.022ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_7 (SLICE_X40Y89.CIN), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_4 (FF)
  Destination:          clock_control_inst/cdce_count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_4 to clock_control_inst/cdce_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.447   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_4
    SLICE_X41Y89.B1      net (fanout=2)        1.133   clock_control_inst/cdce_count<4>
    SLICE_X41Y89.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X41Y89.A5      net (fanout=2)        0.193   clock_control_inst/N01
    SLICE_X41Y89.A       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X40Y88.A1      net (fanout=11)       0.674   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X40Y88.COUT    Topcya                0.379   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<0>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CLK     Tcinck                0.314   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.658ns logic, 2.003ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_4 (FF)
  Destination:          clock_control_inst/cdce_count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.551ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_4 to clock_control_inst/cdce_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.447   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_4
    SLICE_X41Y89.B1      net (fanout=2)        1.133   clock_control_inst/cdce_count<4>
    SLICE_X41Y89.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X41Y89.A5      net (fanout=2)        0.193   clock_control_inst/N01
    SLICE_X41Y89.A       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X40Y88.D1      net (fanout=11)       0.682   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X40Y88.COUT    Topcyd                0.261   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<3>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CLK     Tcinck                0.314   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (1.540ns logic, 2.011ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_4 (FF)
  Destination:          clock_control_inst/cdce_count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_4 to clock_control_inst/cdce_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.AQ      Tcko                  0.447   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_4
    SLICE_X41Y89.B1      net (fanout=2)        1.133   clock_control_inst/cdce_count<4>
    SLICE_X41Y89.B       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X41Y89.C4      net (fanout=2)        0.301   clock_control_inst/N01
    SLICE_X41Y89.C       Tilo                  0.259   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o_inv1
    SLICE_X40Y88.AX      net (fanout=1)        0.582   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o_inv
    SLICE_X40Y88.COUT    Taxcy                 0.208   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X40Y89.CLK     Tcinck                0.314   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (1.487ns logic, 2.019ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_1 (SLICE_X40Y88.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_1 (FF)
  Destination:          clock_control_inst/cdce_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_1 to clock_control_inst/cdce_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y88.BQ      Tcko                  0.234   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_1
    SLICE_X40Y88.B5      net (fanout=2)        0.063   clock_control_inst/cdce_count<1>
    SLICE_X40Y88.CLK     Tah         (-Th)    -0.237   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<1>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
                                                       clock_control_inst/cdce_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_5 (SLICE_X40Y89.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y89.BQ      Tcko                  0.234   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X40Y89.B5      net (fanout=2)        0.063   clock_control_inst/cdce_count<5>
    SLICE_X40Y89.CLK     Tah         (-Th)    -0.237   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_lut<5>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_9 (SLICE_X40Y90.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_9 (FF)
  Destination:          clock_control_inst/cdce_count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_9 to clock_control_inst/cdce_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.234   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/cdce_count_9
    SLICE_X40Y90.B5      net (fanout=3)        0.063   clock_control_inst/cdce_count<9>
    SLICE_X40Y90.CLK     Tah         (-Th)    -0.237   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_lut<9>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_control_inst/vfat2_count<1>/SR
  Logical resource: clock_control_inst/vfat2_count_0/SR
  Location pin: SLICE_X36Y78.SR
  Clock network: clock_control_inst/Mcount_vfat2_count_val
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_control_inst/vfat2_count<1>/SR
  Logical resource: clock_control_inst/vfat2_count_2/SR
  Location pin: SLICE_X36Y78.SR
  Clock network: clock_control_inst/Mcount_vfat2_count_val
--------------------------------------------------------------------------------
Slack: 19.595ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clock_control_inst/cdce_count<3>/CLK
  Logical resource: clock_control_inst/cdce_count_0/CK
  Location pin: SLICE_X40Y88.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_1 (SLICE_X36Y78.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.AMUX    Tshcko                0.488   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/vfat2_count_0
    SLICE_X36Y78.D2      net (fanout=2)        0.749   clock_control_inst/vfat2_count<0>
    SLICE_X36Y78.CLK     Tas                   0.289   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<1>11
                                                       clock_control_inst/vfat2_count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.777ns logic, 0.749ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X36Y78.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y78.AQ      Tcko                  0.391   clock_control_inst/last_vfat2
                                                       clock_control_inst/last_vfat2
    SLICE_X36Y78.A3      net (fanout=2)        0.843   clock_control_inst/last_vfat2
    SLICE_X36Y78.CLK     Tas                   0.154   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<0>11
                                                       clock_control_inst/vfat2_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.545ns logic, 0.843ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X36Y78.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.AMUX    Tshcko                0.488   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/vfat2_count_0
    SLICE_X36Y78.D2      net (fanout=2)        0.749   clock_control_inst/vfat2_count<0>
    SLICE_X36Y78.CLK     Tas                   0.154   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.642ns logic, 0.749ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X36Y78.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y78.AQ      Tcko                  0.198   clock_control_inst/last_vfat2
                                                       clock_control_inst/last_vfat2
    SLICE_X36Y78.D3      net (fanout=2)        0.163   clock_control_inst/last_vfat2
    SLICE_X36Y78.CLK     Tah         (-Th)    -0.131   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.329ns logic, 0.163ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_1 (SLICE_X36Y78.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y78.AQ      Tcko                  0.198   clock_control_inst/last_vfat2
                                                       clock_control_inst/last_vfat2
    SLICE_X36Y78.D3      net (fanout=2)        0.163   clock_control_inst/last_vfat2
    SLICE_X36Y78.CLK     Tah         (-Th)    -0.197   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<1>11
                                                       clock_control_inst/vfat2_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.395ns logic, 0.163ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X36Y78.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.DQ      Tcko                  0.234   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X36Y78.D5      net (fanout=2)        0.203   clock_control_inst/vfat2_count<1>
    SLICE_X36Y78.CLK     Tah         (-Th)    -0.131   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.365ns logic, 0.203ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y71.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y68.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y60.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y71.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y68.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y60.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y71.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y68.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y60.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rec_clk = PERIOD TIMEGRP "rec_clk" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.300ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rec_clk = PERIOD TIMEGRP "rec_clk" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.335ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.790ns (558.659MHz) (Tdcmper_CLKIN)
  Physical resource: rec_clk_pll_inst/dcm_sp_inst/CLKIN
  Logical resource: rec_clk_pll_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: rec_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: rec_clk_pll_inst/clkin1_buf/I0
  Logical resource: rec_clk_pll_inst/clkin1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: rec_clk
--------------------------------------------------------------------------------
Slack: 2.680ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: rec_clk_pll_inst/dcm_sp_inst/CLK0
  Logical resource: rec_clk_pll_inst/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: rec_clk_pll_inst/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_rec = PERIOD TIMEGRP "cdce_clk_rec" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_muxed = PERIOD TIMEGRP "cdce_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32816 paths analyzed, 9778 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_TQ0.G_TW[8].U_TQ (SLICE_X30Y173.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          chipscope_ila_inst/U0/I_TQ0.G_TW[8].U_TQ (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.725ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.888 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to chipscope_ila_inst/U0/I_TQ0.G_TW[8].U_TQ
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDATA18 Tgtpcko_RXDATA        1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                           gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X30Y173.AX         net (fanout=4)        4.539   rx_data<24>
    SLICE_X30Y173.CLK        Tdick                 0.086   chipscope_ila_inst/U0/iTRIG_IN<11>
                                                           chipscope_ila_inst/U0/I_TQ0.G_TW[8].U_TQ
    -----------------------------------------------------  ---------------------------
    Total                                          5.725ns (1.186ns logic, 4.539ns route)
                                                           (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/rx_error_counter_inst/counter_28 (SLICE_X34Y173.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.709ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (0.888 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_28
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR11 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X38Y163.D5            net (fanout=1)        2.929   gtp_wrapper_inst/rx_disperr<3>
    SLICE_X38Y163.D             Tilo                  0.205   chipscope_ila_inst/U0/iTRIG_IN<27>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y173.CE            net (fanout=8)        1.140   rx_error<1>
    SLICE_X34Y173.CLK           Tceck                 0.335   link_tracking_1_inst/rx_error_counter<31>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_28
    --------------------------------------------------------  ---------------------------
    Total                                             5.709ns (1.640ns logic, 4.069ns route)
                                                              (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.693ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (0.888 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_28
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXNOTINTABLE10 Tgtpcko_RXNOTINTABLE  1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                                 gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X38Y163.D6               net (fanout=1)        2.913   gtp_wrapper_inst/rx_notintable<2>
    SLICE_X38Y163.D                Tilo                  0.205   chipscope_ila_inst/U0/iTRIG_IN<27>
                                                                 gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y173.CE               net (fanout=8)        1.140   rx_error<1>
    SLICE_X34Y173.CLK              Tceck                 0.335   link_tracking_1_inst/rx_error_counter<31>
                                                                 link_tracking_1_inst/rx_error_counter_inst/counter_28
    -----------------------------------------------------------  ---------------------------
    Total                                                5.693ns (1.640ns logic, 4.053ns route)
                                                                 (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.444ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (0.888 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_28
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR10 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X38Y163.D4            net (fanout=1)        2.664   gtp_wrapper_inst/rx_disperr<2>
    SLICE_X38Y163.D             Tilo                  0.205   chipscope_ila_inst/U0/iTRIG_IN<27>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y173.CE            net (fanout=8)        1.140   rx_error<1>
    SLICE_X34Y173.CLK           Tceck                 0.335   link_tracking_1_inst/rx_error_counter<31>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_28
    --------------------------------------------------------  ---------------------------
    Total                                             5.444ns (1.640ns logic, 3.804ns route)
                                                              (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/rx_error_counter_inst/counter_31 (SLICE_X34Y173.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_31 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.689ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (0.888 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_31
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR11 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X38Y163.D5            net (fanout=1)        2.929   gtp_wrapper_inst/rx_disperr<3>
    SLICE_X38Y163.D             Tilo                  0.205   chipscope_ila_inst/U0/iTRIG_IN<27>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y173.CE            net (fanout=8)        1.140   rx_error<1>
    SLICE_X34Y173.CLK           Tceck                 0.315   link_tracking_1_inst/rx_error_counter<31>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_31
    --------------------------------------------------------  ---------------------------
    Total                                             5.689ns (1.620ns logic, 4.069ns route)
                                                              (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_31 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.673ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (0.888 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_31
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXNOTINTABLE10 Tgtpcko_RXNOTINTABLE  1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                                 gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X38Y163.D6               net (fanout=1)        2.913   gtp_wrapper_inst/rx_notintable<2>
    SLICE_X38Y163.D                Tilo                  0.205   chipscope_ila_inst/U0/iTRIG_IN<27>
                                                                 gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y173.CE               net (fanout=8)        1.140   rx_error<1>
    SLICE_X34Y173.CLK              Tceck                 0.315   link_tracking_1_inst/rx_error_counter<31>
                                                                 link_tracking_1_inst/rx_error_counter_inst/counter_31
    -----------------------------------------------------------  ---------------------------
    Total                                                5.673ns (1.620ns logic, 4.053ns route)
                                                                 (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Destination:          link_tracking_1_inst/rx_error_counter_inst/counter_31 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (0.888 - 1.021)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i to link_tracking_1_inst/rx_error_counter_inst/counter_31
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y1.RXDISPERR10 Tgtpcko_RXDISPERR     1.100   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                              gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    SLICE_X38Y163.D4            net (fanout=1)        2.664   gtp_wrapper_inst/rx_disperr<2>
    SLICE_X38Y163.D             Tilo                  0.205   chipscope_ila_inst/U0/iTRIG_IN<27>
                                                              gtp_wrapper_inst/rx_error_o<1><2>1
    SLICE_X34Y173.CE            net (fanout=8)        1.140   rx_error<1>
    SLICE_X34Y173.CLK           Tceck                 0.315   link_tracking_1_inst/rx_error_counter<31>
                                                              link_tracking_1_inst/rx_error_counter_inst/counter_31
    --------------------------------------------------------  ---------------------------
    Total                                             5.424ns (1.620ns logic, 3.804ns route)
                                                              (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X69Y165.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.072 - 0.068)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y165.BQ     Tcko                  0.200   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    SLICE_X69Y165.SR     net (fanout=1)        0.125   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
    SLICE_X69Y165.CLK    Tcksr       (-Th)     0.127   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.198ns (0.073ns logic, 0.125ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y76.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bx_counter_inst/counter_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bx_counter_inst/counter_2 to link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y152.CQ     Tcko                  0.200   bx_x4_counter<3>
                                                       bx_counter_inst/counter_2
    RAMB8_X2Y76.DIADI0   net (fanout=4)        0.144   bx_x4_counter<2>
    RAMB8_X2Y76.CLKAWRCLKTrckd_DIA   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.147ns logic, 0.144ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAMB16_X1Y86.DIB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y173.CQ     Tcko                  0.234   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<12>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF
    RAMB16_X1Y86.DIB13   net (fanout=1)        0.123   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<13>
    RAMB16_X1Y86.CLKB    Trckd_DIB   (-Th)     0.053   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.181ns logic, 0.123ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK21
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57153 paths analyzed, 20755 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.858ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_114 (SLICE_X106Y97.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_114 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.509ns (Levels of Logic = 2)
  Clock Path Skew:      0.036ns (0.747 - 0.711)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.BMUX   Tshcko                0.488   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X80Y117.C2     net (fanout=385)      1.414   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X80Y117.CMUX   Tilo                  0.361   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X69Y123.A5     net (fanout=1)        1.104   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X69Y123.A      Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X106Y97.CE     net (fanout=197)      4.569   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X106Y97.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<114>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_114
    -------------------------------------------------  ---------------------------
    Total                                      8.509ns (1.422ns logic, 7.087ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_114 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.482ns (Levels of Logic = 2)
  Clock Path Skew:      0.036ns (0.747 - 0.711)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.AQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X80Y117.C1     net (fanout=386)      1.428   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X80Y117.CMUX   Tilo                  0.361   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X69Y123.A5     net (fanout=1)        1.104   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X69Y123.A      Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X106Y97.CE     net (fanout=197)      4.569   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X106Y97.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<114>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_114
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (1.381ns logic, 7.101ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_114 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.329ns (Levels of Logic = 2)
  Clock Path Skew:      0.036ns (0.747 - 0.711)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y122.AQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X80Y117.D3     net (fanout=386)      1.268   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X80Y117.CMUX   Topdc                 0.368   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X69Y123.A5     net (fanout=1)        1.104   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X69Y123.A      Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X106Y97.CE     net (fanout=197)      4.569   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X106Y97.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<114>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_114
    -------------------------------------------------  ---------------------------
    Total                                      8.329ns (1.388ns logic, 6.941ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_72 (SLICE_X40Y91.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_72 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.565ns (Levels of Logic = 3)
  Clock Path Skew:      0.141ns (1.006 - 0.865)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y97.CMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o
    SLICE_X85Y119.D3     net (fanout=3)        1.782   link_tracking_1_inst/tracking_core_inst/track_en<1>
    SLICE_X85Y119.D      Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X80Y119.A3     net (fanout=1)        0.552   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X80Y119.A      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B5     net (fanout=3)        0.353   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X40Y91.CE      net (fanout=344)      4.421   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X40Y91.CLK     Tceck                 0.331   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<75>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_72
    -------------------------------------------------  ---------------------------
    Total                                      8.565ns (1.457ns logic, 7.108ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_72 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.919ns (Levels of Logic = 3)
  Clock Path Skew:      0.194ns (1.006 - 0.812)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y112.BMUX   Tshcko                0.488   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o
    SLICE_X85Y119.D6     net (fanout=3)        1.109   link_tracking_1_inst/tracking_core_inst/track_en<2>
    SLICE_X85Y119.D      Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X80Y119.A3     net (fanout=1)        0.552   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X80Y119.A      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B5     net (fanout=3)        0.353   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X40Y91.CE      net (fanout=344)      4.421   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X40Y91.CLK     Tceck                 0.331   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<75>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_72
    -------------------------------------------------  ---------------------------
    Total                                      7.919ns (1.484ns logic, 6.435ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_72 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 2)
  Clock Path Skew:      0.155ns (1.006 - 0.851)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y103.CMUX   Tshcko                0.455   link_tracking_1_inst/tracking_core_inst/track_6_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/en_o
    SLICE_X80Y119.A2     net (fanout=3)        1.861   link_tracking_1_inst/tracking_core_inst/track_en<6>
    SLICE_X80Y119.A      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B5     net (fanout=3)        0.353   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X40Y91.CE      net (fanout=344)      4.421   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X40Y91.CLK     Tceck                 0.331   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<75>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_72
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (1.192ns logic, 6.635ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_74 (SLICE_X40Y91.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_74 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.529ns (Levels of Logic = 3)
  Clock Path Skew:      0.141ns (1.006 - 0.865)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y97.CMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o
    SLICE_X85Y119.D3     net (fanout=3)        1.782   link_tracking_1_inst/tracking_core_inst/track_en<1>
    SLICE_X85Y119.D      Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X80Y119.A3     net (fanout=1)        0.552   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X80Y119.A      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B5     net (fanout=3)        0.353   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X40Y91.CE      net (fanout=344)      4.421   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X40Y91.CLK     Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<75>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_74
    -------------------------------------------------  ---------------------------
    Total                                      8.529ns (1.421ns logic, 7.108ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_74 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.883ns (Levels of Logic = 3)
  Clock Path Skew:      0.194ns (1.006 - 0.812)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y112.BMUX   Tshcko                0.488   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o
    SLICE_X85Y119.D6     net (fanout=3)        1.109   link_tracking_1_inst/tracking_core_inst/track_en<2>
    SLICE_X85Y119.D      Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X80Y119.A3     net (fanout=1)        0.552   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X80Y119.A      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B5     net (fanout=3)        0.353   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X40Y91.CE      net (fanout=344)      4.421   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X40Y91.CLK     Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<75>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_74
    -------------------------------------------------  ---------------------------
    Total                                      7.883ns (1.448ns logic, 6.435ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_6_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_74 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.791ns (Levels of Logic = 2)
  Clock Path Skew:      0.155ns (1.006 - 0.851)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_6_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y103.CMUX   Tshcko                0.455   link_tracking_1_inst/tracking_core_inst/track_6_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_6_inst/en_o
    SLICE_X80Y119.A2     net (fanout=3)        1.861   link_tracking_1_inst/tracking_core_inst/track_en<6>
    SLICE_X80Y119.A      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B5     net (fanout=3)        0.353   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X80Y119.B      Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X40Y91.CE      net (fanout=344)      4.421   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X40Y91.CLK     Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<75>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_74
    -------------------------------------------------  ---------------------------
    Total                                      7.791ns (1.156ns logic, 6.635ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X50Y158.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y158.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X50Y158.C5     net (fanout=1)        0.060   link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X50Y158.CLK    Tah         (-Th)    -0.121   link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (SLICE_X58Y126.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 to link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y126.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    SLICE_X58Y126.C5     net (fanout=1)        0.060   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<6>
    SLICE_X58Y126.CLK    Tah         (-Th)    -0.121   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<6>_rt
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_0_inst/data_o_72 (SLICE_X38Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_0_inst/data_72 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_0_inst/data_o_72 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_0_inst/data_72 to link_tracking_1_inst/tracking_core_inst/track_0_inst/data_o_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y104.AQ     Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_0_inst/data<75>
                                                       link_tracking_1_inst/tracking_core_inst/track_0_inst/data_72
    SLICE_X38Y104.AX     net (fanout=2)        0.144   link_tracking_1_inst/tracking_core_inst/track_0_inst/data<72>
    SLICE_X38Y104.CLK    Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<0><75>
                                                       link_tracking_1_inst/tracking_core_inst/track_0_inst/data_o_72
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y71.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y68.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y60.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    8.858|         |         |         |
fpga_test_io<1>|    8.858|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_test_io<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    8.858|         |         |         |
fpga_test_io<1>|    8.858|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 90902 paths, 0 nets, and 30301 connections

Design statistics:
   Minimum period:   8.858ns{1}   (Maximum frequency: 112.892MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 20 17:17:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



