# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 18:55:43  June 16, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CEBA4F23C7
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:55:43  JUNE 16, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name BDF_FILE test.bdf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_M9 -to CLk50M
set_location_assignment PIN_K16 -to CLK25M
set_location_assignment PIN_J18 -to q[7]
set_location_assignment PIN_G11 -to q[6]
set_location_assignment PIN_J11 -to q[5]
set_location_assignment PIN_A15 -to q[4]
set_location_assignment PIN_L8 -to q[3]
set_location_assignment PIN_B15 -to q[2]
set_location_assignment PIN_E14 -to q[1]
set_location_assignment PIN_E16 -to q[0]
set_location_assignment PIN_AA22 -to out1[6]
set_location_assignment PIN_Y21 -to out1[5]
set_location_assignment PIN_Y22 -to out1[4]
set_location_assignment PIN_W21 -to out1[3]
set_location_assignment PIN_W22 -to out1[2]
set_location_assignment PIN_V21 -to out1[1]
set_location_assignment PIN_U21 -to out1[0]
set_location_assignment PIN_U22 -to out2[6]
set_location_assignment PIN_AA17 -to out2[5]
set_location_assignment PIN_AB18 -to out2[4]
set_location_assignment PIN_AA18 -to out2[3]
set_location_assignment PIN_AA19 -to out2[2]
set_location_assignment PIN_AB20 -to out2[1]
set_location_assignment PIN_AA20 -to out2[0]
set_location_assignment PIN_U1 -to led[7]
set_location_assignment PIN_U2 -to led[6]
set_location_assignment PIN_N1 -to led[5]
set_location_assignment PIN_N2 -to led[4]
set_location_assignment PIN_Y3 -to led[3]
set_location_assignment PIN_W2 -to led[2]
set_location_assignment PIN_AA1 -to led[1]
set_location_assignment PIN_AA2 -to led[0]
set_location_assignment PIN_P9 -to O2[6]
set_location_assignment PIN_Y15 -to O2[5]
set_location_assignment PIN_U15 -to O2[4]
set_location_assignment PIN_U16 -to O2[3]
set_location_assignment PIN_V20 -to O2[2]
set_location_assignment PIN_Y20 -to O2[1]
set_location_assignment PIN_U20 -to O2[0]
set_location_assignment PIN_V19 -to O1[6]
set_location_assignment PIN_V18 -to O1[5]
set_location_assignment PIN_U17 -to O1[4]
set_location_assignment PIN_V16 -to O1[3]
set_location_assignment PIN_Y17 -to O1[2]
set_location_assignment PIN_W16 -to O1[1]
set_location_assignment PIN_Y16 -to O1[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top