|DNum
clock => n[3].CLK
clock => n[2].CLK
clock => n[1].CLK
clock => n[0].CLK
clock => c1~reg0.CLK
reset => n[3].ACLR
reset => n[2].ACLR
reset => n[1].ACLR
reset => n[0].ACLR
reset => c1~reg0.PRESET
output[0] <= n[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= n[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= n[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= n[3].DB_MAX_OUTPUT_PORT_TYPE
c1 <= c1~reg0.DB_MAX_OUTPUT_PORT_TYPE


