From 451c6e35de3ea2290090e5f3bc8feaee7492341c Mon Sep 17 00:00:00 2001
From: Stuart Menefy <stuart.menefy@codasip.com>
Date: Thu, 16 May 2024 11:30:57 +0100
Subject: [PATCH 15/19] hw/riscv/hobgoblin: Increase size of ROM to 128K

Increase to match the Genesys 2 FPGA platform.

Signed-off-by: Stuart Menefy <stuart.menefy@codasip.com>
---
 hw/riscv/hobgoblin.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/hw/riscv/hobgoblin.c b/hw/riscv/hobgoblin.c
index 0be5120225..f22aaa8366 100644
--- a/hw/riscv/hobgoblin.c
+++ b/hw/riscv/hobgoblin.c
@@ -62,7 +62,7 @@ typedef struct {
 static const memmapEntry_t memmap[] = {
     [HOBGOBLIN_MROM] =     {     0x1000,      0x100,
         "riscv.hobgoblin.mrom"},
-    [HOBGOBLIN_BOOT_ROM] = { 0x10000000, 0x00010000,
+    [HOBGOBLIN_BOOT_ROM] = { 0x10000000, 0x00020000,
         "riscv.hobgoblin.boot.rom"},
     [HOBGOBLIN_BOOT_RAM] = { 0x10400000, 0x00008000,
         "riscv.hobgoblin.boot.ram"},
-- 
2.43.0

