// Seed: 444071855
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd15,
    parameter id_6 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire _id_6;
  nor primCall (id_3, id_9, id_13, id_17, id_18, id_15, id_10, id_14, id_5, id_12, id_16, id_2);
  input logic [7:0] id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [id_4  -  -1  *  -1 : 1] id_9;
  ;
  logic [id_6 : 1  !=?  1] id_10, id_11;
  logic id_12;
  final $signed(5);
  ;
  logic id_13 = (id_10);
  wire  id_14;
  assign id_11[-1] = -1;
  logic id_15;
  ;
  wire id_16;
  logic [1 : 1 'h0] id_17;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_3
  );
  wire id_19;
endmodule
