// SPDX-License-Identifier: GPL-2.0 OR X11
/*
 * Copyright (C) 2024 Atmark Techno, Inc. All Rights Reserved.
 */

/dts-v1/;

#include "imx7d.dtsi"

/ {
	model = "Atmark-Techno Armadillo-X1L Board";
	compatible = "at,armadillo-x1l", "fsl,imx7d";

	aliases {
		rtc0 = &snvs_rtc;
		rtc1 = &rtc;
	};

	memory@80000000 {
		reg = <0x80000000 0x20000000>;
	};

	regulators: regulators0 {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg1_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "USB_OTG1_VBUS";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 15 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_sd1_vmmc: regulator-1 {
			compatible = "regulator-fixed";
			regulator-name = "VDD_SD1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-boot-on;
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lpsr_gpio_keys>;

		sw1 {
			label = "SW1";
			gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_POWER2>;
		};
	};

	usdhc3_pwrseq: pwrseq@0 {
		compatible = "mmc-pwrseq-emmc";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usdhc3_pwrseq>;
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
	};

	/*
	 * Overridden by poweroff_bmic if BMIC version 3.2 or
	 * later
	 */
	poweroff {
		compatible = "gpio-poweroff";
		gpios = <&gpio_bmic 2 GPIO_ACTIVE_LOW>;
	};
};

&cpu0 {
	cpu-supply = <&sw1a_reg>;
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	clocks = <&clks IMX7D_ENET_AXI_ROOT_CLK>,
		 <&clks IMX7D_ENET_AXI_ROOT_CLK>,
		 <&clks IMX7D_ENET2_TIME_ROOT_CLK>,
		 <&clks IMX7D_PLL_ENET_MAIN_50M_CLK>,
		 <&clks IMX7D_ENET_PHY_REF_ROOT_CLK>;
	clock-names = "ipg", "ahb", "ptp",
		      "enet_clk_ref", "enet_out";
	assigned-clocks = <&clks IMX7D_ENET2_TIME_ROOT_SRC>,
			  <&clks IMX7D_ENET2_TIME_ROOT_CLK>,
			  <&clks IMX7D_ENET_AXI_ROOT_SRC>,
			  <&clks IMX7D_ENET_AXI_ROOT_CLK>,
			  <&clks IMX7D_ENET_PHY_REF_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>,
			         <&clks IMX7D_ENET2_TIME_ROOT_DIV>,
			         <&clks IMX7D_PLL_SYS_PFD4_CLK>,
				 <&clks IMX7D_ENET_AXI_ROOT_DIV>,
				 <&clks IMX7D_PLL_ENET_MAIN_50M_CLK>;
	assigned-clock-rates = <0>, <50000000>, <0>, <50000000>, <0>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	no-mac-init;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			max-speed = <100>;
		};
	};
};

&i2c4 {
	clock-frequency = <10000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";

	rtc: bmic_rtc@11 {
		compatible = "at,bmic_rtc";
		reg = <0x11>;
		irq-gpio = <&gpio1 13 GPIO_ACTIVE_HIGH>;
	};

	adc: bmic_adc@12 {
		compatible = "at,bmic_adc";
		reg = <0x12>;
		vref-supply = <&reg_bmic>;
		irq-gpio = <&gpio1 13 GPIO_ACTIVE_HIGH>;
	};

	thermal: bmic_thermal@13 {
		compatible = "at,bmic_thermal";
		reg = <0x13>;
		vref-supply = <&reg_bmic>;
	};

	gpio_bmic: bmic_gpio@14 {
		compatible = "at,bmic_gpio";
		reg = <0x14>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	reg_bmic: bmic_regulator@16 {
		compatible = "at,bmic_regulator";
		reg = <0x16>;
		regulator-name = "BMIC_VREF";
		regulator-min-microvolt = <1710000>;
		regulator-max-microvolt = <3600000>;
		regulator-boot-on;
		regulator-always-on;
	};

	poweroff_bmic: bmic_poweroff@18 {
		compatible = "at,bmic_poweroff";
		reg = <0x18>;
		gpios = <&gpio_bmic 0 GPIO_ACTIVE_HIGH>;
		turn-on-delay = <0>; /* a value of 0 means "do not turn on" */
		restart-delay = <1>; /* specify a value greater than 1 second */
	};

	pmic: pfuze3000@9 {
		compatible = "fsl,pfuze3000";
		reg = <0x09>;

		regulators {
			sw1a_reg: sw1a {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			/* use sw1c_reg to align with pfuze100/pfuze200 */
			sw1c_reg: sw1b {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1850000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen2_reg: vldo2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	armadillo-x1l {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* USDHC1 */
				MX7D_PAD_GPIO1_IO08__SD1_VSELECT	0x59 /* VSELECT */

				/* MCU */
				MX7D_PAD_GPIO1_IO13__GPIO1_IO13		0x40000000 /* MCU_INTB */
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO15__ENET2_MDC		0x72
				MX7D_PAD_GPIO1_IO14__ENET2_MDIO		0x3a

				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL		0x0
				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1		0x0
				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0		0x0

				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1		0x1
				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0		0x1
				MX7D_PAD_EPDC_SDCE1__ENET2_RX_ER		0x1

				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL		0x1
				MX7D_PAD_EPDC_BDR0__CCM_ENET_REF_CLK2		0x1

				MX7D_PAD_EPDC_BDR1__GPIO2_IO29 0x00 /* GPIO_LAN1_RST_N */
			>;
		};

		pinctrl_usbotg1: usbotg1grp {
			fsl,pins = <
				MX7D_PAD_I2C4_SDA__GPIO4_IO15 0x00
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x0a
				MX7D_PAD_SD1_CLK__SD1_CLK	0x0a
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x0a
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x0a
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x0a
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x0a
				MX7D_PAD_SD1_CD_B__GPIO5_IO0	0x00
				MX7D_PAD_SD1_WP__GPIO5_IO1	0x00
				MX7D_PAD_SD1_RESET_B__GPIO5_IO2	0x00
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x09
				MX7D_PAD_SD1_CLK__SD1_CLK	0x09
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x09
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x09
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x09
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x09
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x0b
				MX7D_PAD_SD1_CLK__SD1_CLK	0x09
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x0b
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x0b
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x0b
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x0b
			>;
		};

		pinctrl_usdhc1_power_off: usdhc1grp_power_off {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__GPIO5_IO4	0x00
				MX7D_PAD_SD1_DATA0__GPIO5_IO5	0x00
				MX7D_PAD_SD1_DATA1__GPIO5_IO6	0x00
				MX7D_PAD_SD1_DATA2__GPIO5_IO7	0x00
				MX7D_PAD_SD1_DATA3__GPIO5_IO8	0x00
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX7D_PAD_SD3_CMD__SD3_CMD	0x0a
				MX7D_PAD_SD3_CLK__SD3_CLK	0x0a
				MX7D_PAD_SD3_DATA0__SD3_DATA0	0x0a
				MX7D_PAD_SD3_DATA1__SD3_DATA1	0x0a
				MX7D_PAD_SD3_DATA2__SD3_DATA2	0x0a
				MX7D_PAD_SD3_DATA3__SD3_DATA3	0x0a
				MX7D_PAD_SD3_DATA4__SD3_DATA4	0x0a
				MX7D_PAD_SD3_DATA5__SD3_DATA5	0x0a
				MX7D_PAD_SD3_DATA6__SD3_DATA6	0x0a
				MX7D_PAD_SD3_DATA7__SD3_DATA7	0x0a
				MX7D_PAD_SD3_STROBE__SD3_STROBE	0x0a
			>;
		};

		pinctrl_usdhc3_pwrseq: pwrseq-usdhc3grp {
			fsl,pins = <
				MX7D_PAD_SD3_RESET_B__GPIO6_IO11	0x4000000a
			>;
		};

		pinctrl_qspi1: qspi1grp {
			fsl,pins = <
				MX7D_PAD_EPDC_DATA00__QSPI_A_DATA0	0x51
				MX7D_PAD_EPDC_DATA01__QSPI_A_DATA1	0x51
				MX7D_PAD_EPDC_DATA02__QSPI_A_DATA2	0x51
				MX7D_PAD_EPDC_DATA03__QSPI_A_DATA3	0x51
				MX7D_PAD_EPDC_DATA05__QSPI_A_SCLK	0x51
				MX7D_PAD_EPDC_DATA06__QSPI_A_SS0_B	0x51
			>;
		};

		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO11__I2C4_SDA	0x4000007f
				MX7D_PAD_GPIO1_IO10__I2C4_SCL	0x4000007f
			>;
		};

		pinctrl_uart2_1: uart2grp-1 {
			fsl,pins = <
				MX7D_PAD_LCD_CLK__UART2_DCE_RX		0x70
				MX7D_PAD_LCD_ENABLE__UART2_DCE_TX	0x00
				MX7D_PAD_LCD_HSYNC__GPIO3_IO2		0x00
				MX7D_PAD_LCD_RESET__GPIO3_IO4		0x00
				MX7D_PAD_LCD_DATA00__GPIO3_IO5		0x00
			>;
		};
	};
};

&iomuxc_lpsr {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_2>;

	armadillo-x1l {
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B	0x74
			>;
		};

		pinctrl_lpsr_uart5: lpsr_uart5grp {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO07__UART5_DCE_TX	0x00
				MX7D_PAD_LPSR_GPIO1_IO06__UART5_DCE_RX	0x70
				MX7D_PAD_LPSR_GPIO1_IO05__UART5_DCE_RTS	0x10
				MX7D_PAD_LPSR_GPIO1_IO04__UART5_DCE_CTS	0x00
			>;
		};

		pinctrl_lpsr_gpio_keys: lpsr_gpio_keysgrp {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2	0x00 /* SW1 */
			>;
		};
	};
};

&snvs_pwrkey {
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_1>;
	assigned-clocks = <&clks IMX7D_UART2_ROOT_SRC>, <&clks IMX7D_UART2_ROOT_DIV>;
	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
	assigned-clock-rates = <0>, <80000000>;
	rs485-rts-active-high;
	linux,rs485-enabled-at-boot-time;
	rts-gpios = <&gpio3 2 0>;
	fsl,rs485-duplex-type = "gpio";
	fsl,rs485-duplex-gpio = <&gpio3 5 GPIO_ACTIVE_HIGH>;
	fsl,rs485-duplex-active-low;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpsr_uart5>;
	assigned-clocks = <&clks IMX7D_UART5_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	vbus-supply = <&reg_usb_otg1_vbus>;
	disable-over-current;
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz",
			"state_power_off";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	pinctrl-3 = <&pinctrl_usdhc1_power_off>;
	cd-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
	pinctrl-assert-gpios = <&gpio5 4 GPIO_ACTIVE_LOW>,	/* SD1_CMD */
			       <&gpio5 5 GPIO_ACTIVE_LOW>,	/* SD1_DATA0 */
			       <&gpio5 6 GPIO_ACTIVE_LOW>,	/* SD1_DATA1 */
			       <&gpio5 7 GPIO_ACTIVE_LOW>,	/* SD1_DATA2 */
			       <&gpio5 8 GPIO_ACTIVE_LOW>;	/* SD1_DATA3 */
	tuning-step = <2>;
	vmmc-supply = <&reg_sd1_vmmc>;
	enable-sdio-wakeup;
	bus-width = <4>;
	keep-power-in-suspend;
	support-clk-limit;
	fsl,no-ddr50-support;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
	assigned-clock-rates = <400000000>;
	bus-width = <8>;
	fsl,tuning-step = <2>;
	non-removable;
	mmc-pwrseq = <&usdhc3_pwrseq>;
	status = "okay";
};

&qspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi1>;
	status = "okay";
	ddrsmp=<0>;

	flash0: n25q064@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "n25q064";
		spi-max-frequency = <29000000>;
		reg = <0>;

		partition@0 {
			label = "bootloader";
			reg = <0x00000000 0x00100000>;
		};
		partition@1 {
			label = "license";
			reg = <0x00100000 0x00040000>;
		};
		partition@2 {
			label = "reserved";
			reg = <0x00140000 0x006c0000>;
		};
	};
};

&wdog1 {
	timeout-sec = <10>;
	fsl,ext-reset-output;
};

&gpio1 {
	mcu_intb {
		gpio-hog;
		gpios = <13 GPIO_ACTIVE_HIGH>;
		input;
		line-name = "MCU_INTB";
	};
};

&gpio2 {
	sven {
		gpio-hog;
		gpios = <11 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "SVEN";
	};
};

&gpio3 {
	rx_gate {
		gpio-hog;
		gpios = <4 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "RX_GATE";
	};
};
