
*** Running vivado
    with args -log countdown_timer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source countdown_timer.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source countdown_timer.tcl -notrace
Command: synth_design -top countdown_timer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'countdown_timer' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/countdown_timer.vhd:46]
INFO: [Synth 8-638] synthesizing module 'DebounceUnit' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/DebounceUnit.vhd:44]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 100 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'DebounceUnit' (1#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/DebounceUnit.vhd:44]
INFO: [Synth 8-638] synthesizing module 'flip_flop' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/new/flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'flip_flop' (2#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/new/flip_flop.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator_counter' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/PulseGenerator_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator_counter' (3#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/PulseGenerator_counter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/PulseGenerator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (4#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/PulseGenerator.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator_2Hz' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/new/PulseGenerator_2Hz.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator_2Hz' (5#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/new/PulseGenerator_2Hz.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator_4Hz' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/new/PulseGenerator_4Hz.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator_4Hz' (6#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/new/PulseGenerator_4Hz.vhd:40]
INFO: [Synth 8-638] synthesizing module 'control_Unit' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/control_Unit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'control_Unit' (7#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/control_Unit.vhd:44]
INFO: [Synth 8-638] synthesizing module 'counter_total' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/counter_total.vhd:50]
INFO: [Synth 8-638] synthesizing module 'counter_4bits_mod10' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/counter_4bits_mod10.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'counter_4bits_mod10' (8#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/counter_4bits_mod10.vhd:46]
INFO: [Synth 8-638] synthesizing module 'counter_4bits_mod6' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/counter_4bits_mod6.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'counter_4bits_mod6' (9#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/counter_4bits_mod6.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'counter_total' (10#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/counter_total.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Nexys4DispDriver' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/Nexys4DispDriver.vhd:52]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/counter_3bits.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'counter' (11#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/counter_3bits.vhd:40]
INFO: [Synth 8-638] synthesizing module 'mux_seg' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/mux_seg.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'mux_seg' (12#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/mux_seg.vhd:49]
INFO: [Synth 8-638] synthesizing module 'display_7_seg' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/display_7_seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'display_7_seg' (13#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/display_7_seg.vhd:40]
INFO: [Synth 8-638] synthesizing module 'mux_an' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/mux_an.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mux_an' (14#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/mux_an.vhd:39]
INFO: [Synth 8-638] synthesizing module 'mux_dp' [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/mux_dp.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux_dp' (15#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/mux_dp.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DispDriver' (16#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/imports/new/Nexys4DispDriver.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'countdown_timer' (17#1) [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/sources_1/imports/sources_1/new/countdown_timer.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 999.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/constrs_1/imports/Pratica/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/constrs_1/imports/Pratica/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.srcs/constrs_1/imports/Pratica/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/countdown_timer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/countdown_timer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'control_Unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   pause |                           000001 |                              001
                   start |                           000010 |                              000
                     st4 |                           000100 |                              101
                     st3 |                           001000 |                              100
                     st2 |                           010000 |                              011
                     st1 |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'one-hot' in module 'control_Unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 8     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 9     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 999.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1031.086 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1040.402 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1040.402 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1040.402 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.402 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.402 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.402 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.402 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   140|
|3     |LUT1   |   179|
|4     |LUT2   |    29|
|5     |LUT3   |    20|
|6     |LUT4   |    45|
|7     |LUT5   |    83|
|8     |LUT6   |   105|
|9     |FDRE   |   331|
|10    |FDSE   |    12|
|11    |IBUF   |     5|
|12    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.402 ; gain = 40.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1040.402 ; gain = 40.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.402 ; gain = 40.906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1049.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1049.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1049.211 ; gain = 49.715
INFO: [Common 17-1381] The checkpoint 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao4/parte2/parte2.runs/synth_1/countdown_timer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file countdown_timer_utilization_synth.rpt -pb countdown_timer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 12 10:56:28 2022...
