{title:'Burger (§72006§r)', author: 'John Robert Burger', display:{Lore:['[{"text": "arXiv:cs/0602078", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAssociative Memory For Reversible Programming and Charge Recovery\\u00a7r\\n\\n\\u00a78\\u00a7oJohn Robert Burger\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0602078\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 23 Feb 2006 23:59:29 GMT)\\u00a7r"}']}
{title:'Ponnath (§72006§r)', author: 'Abhilash Ponnath', display:{Lore:['[{"text": "arXiv:cs/0602096", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDifficulties in the Implementation of Quantum Computers\\u00a7r\\n\\n\\u00a78\\u00a7oAbhilash Ponnath\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0602096\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 Feb 2006 18:59:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages\\u00a7r"}']}
{title:'Thapliyal et al. (§72006§r)', author: 'Himanshu Thapliyal; Saurabh Kotiyal; M. B Srinivas', display:{Lore:['[{"text": "arXiv:cs/0603088", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNovel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nSaurabh Kotiyal\\nM. B Srinivas\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0603088\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 22 Mar 2006 18:11:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 Pages: This paper is a corrected version of our recent publication published in 19th International Conference on VLSI Design and 5th International Conference on Embedded Systems (VLSI Design 2006), Hyderabad, India,"}','{"text": "Jan 4-7, 2006\\u00a7r"}']}
{title:'Thapliyal et al. (§72006§r)', author: 'Himanshu Thapliyal; M. B Srinivas', display:{Lore:['[{"text": "arXiv:cs/0603091", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nM. B Srinivas\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0603091\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Mar 2006 06:44:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 Pages: Published in 7th International Symposium on Representations and Methodology of Future Computing Technologies(RM 2005),Tokyo, Japan, September 5-6, 2005\\u00a7r"}']}
{title:'Thapliyal et al. (§72006§r)', author: 'Himanshu Thapliyal; M. B Srinivas', display:{Lore:['[{"text": "arXiv:cs/0603092", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Extension to DNA Based Fredkin Gate Circuits: Design of Reversible Sequential Circuits using Fredkin Gates\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nM. B Srinivas\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0603092\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Mar 2006 08:33:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 Pages: Deals with designof reversible sequential circuits. Published: Proceedingsof SPIE Volume: 6050, pp.196-202.Optomechatronic Micro/Nano Devices and Components, Sapporo, Japan, December 5-7, 2005; Editor(s): "}','{"text": "Yoshitada Katagiri\\u00a7r"}']}
{title:'Da Graçca et al. (§72006§r)', author: 'Guillaume Da Graçca; David Defour', display:{Lore:['[{"text": "arXiv:cs/0603115", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.GR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImplementation of float-float operators on graphics hardware\\u00a7r\\n\\n\\u00a78\\u00a7oGuillaume Da Gra\\u00e7ca\\nDavid Defour\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0603115\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Mar 2006 11:48:29 GMT)\\u00a7r"}']}
{title:'Thapliyal et al. (§72006§r)', author: 'Himanshu Thapliyal; M. B Srinivas', display:{Lore:['[{"text": "arXiv:cs/0605004", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNovel Reversible Multiplier Architecture Using Reversible TSG Gate\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nM. B Srinivas\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0605004\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 May 2006 09:34:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 Pages; Published in Proceedings of the 4th ACS/IEEE InternationalConference on Computer Systems and Applications (AICCSA-06), Dubai, March 2006. pp. 100-103. Contains the missing reference\\u00a7r"}']}
{title:'Roy et al. (§72006§r)', author: 'Amitabha Roy; Stephan Zeisset; Charles J. Fleckenstein; John C. Huang', display:{Lore:['[{"text": "arXiv:cs/0605039", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LO\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast and Generalized Polynomial Time Memory Consistency Verification\\u00a7r\\n\\n\\u00a78\\u00a7oAmitabha Roy\\nStephan Zeisset\\nCharles J. Fleckenstein\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0605039\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 29 May 2006 06:33:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the proceedings of Computer Aided Verification (CAV) 2006\\u00a7r"}']}
{title:'Drolet (§72006§r)', author: 'Germain Drolet', display:{Lore:['[{"text": "arXiv:cs/0605125", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCombinational Logic Circuit Design with the Buchberger Algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oGermain Drolet\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0605125\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 May 2006 18:43:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 1 table\\u00a7r"}']}
{title:'Corre et al. (§72006§r)', author: 'Gwenolé Corre; Nathalie Julien; Eric Senn; Eric Martin', display:{Lore:['[{"text": "arXiv:cs/0605142", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInt\\u00e9gration de la synth\\u00e8se m\\u00e9moire dans l\'outil de synth\\u00e8se d\'architecture GAUT Low Power\\u00a7r\\n\\n\\u00a78\\u00a7oGwenol\\u00e9 Corre\\nNathalie Julien\\nEric Senn\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0605142\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJFAAA\'02 (Journ\\\\\'{e}es Francophone Ad\\\\\'{e}quation Algorithme\\n  Architecture), Tunisie (2002)\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 May 2006 15:04:18 GMT)\\u00a7r"}']}
{title:'Coussy et al. (§72006§r)', author: 'Philippe Coussy; Gwenolé Corre; Pierre Bomel; Eric Senn; Eric Martin', display:{Lore:['[{"text": "arXiv:cs/0605143", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-level synthesis under I/O Timing and Memory constraints\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippe Coussy\\nGwenol\\u00e9 Corre\\nPierre Bomel\\nEric Senn\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0605143\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Symposium on Circuits And Systems (2005) 680-683\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 May 2006 15:07:51 GMT)\\u00a7r"}']}
{title:'Corre et al. (§72006§r)', author: 'Gwenolé Corre; Nathalie Julien; Eric Senn; Eric Martin', display:{Lore:['[{"text": "arXiv:cs/0605144", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Memory Aware High Level Synthesis Too\\u00a7r\\n\\n\\u00a78\\u00a7oGwenol\\u00e9 Corre\\nNathalie Julien\\nEric Senn\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0605144\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Symposium on VLSI (2004) 279-280\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 May 2006 15:09:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oISBN 0-7695-2097-9\\u00a7r"}']}
{title:'Corre et al. (§72006§r)', author: 'Gwenolé Corre; Eric Senn; Nathalie Julien; Eric Martin', display:{Lore:['[{"text": "arXiv:cs/0605145", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory Aware High-Level Synthesis for Embedded Systems\\u00a7r\\n\\n\\u00a78\\u00a7oGwenol\\u00e9 Corre\\nEric Senn\\nNathalie Julien\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0605145\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIADIS conference on Applied Computing, Portugal (2004) 499-506\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 May 2006 15:09:32 GMT)\\u00a7r"}']}
{title:'Corre et al. (§72006§r)', author: 'Gwenolé Corre; Philippe Coussy; Pierre Bomel; Eric Senn; Eric Martin', display:{Lore:['[{"text": "arXiv:cs/0605146", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSynth\\u00e8se Comportementale Sous Contraintes de Communication et de Placement M\\u00e9moire pour les composants du TDSI\\u00a7r\\n\\n\\u00a78\\u00a7oGwenol\\u00e9 Corre\\nPhilippe Coussy\\nPierre Bomel\\nEric Senn\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0605146\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nGRETSI\'05 (Colloque sur le Traitement du Signal et de l\'Image),\\n  Belgique (2005) 779-782\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 May 2006 15:10:57 GMT)\\u00a7r"}']}
{title:'Amor et al. (§72006§r)', author: 'Nader Ben Amor; Yannick Le Moullec; Jean-Philippe Diguet; Jean Luc Philippe; Mohamed Abid', display:{Lore:['[{"text": "arXiv:cs/0608075", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of multimedia processor based on metric computation\\u00a7r\\n\\n\\u00a78\\u00a7oNader Ben Amor\\nYannick Le Moullec\\nJean-Philippe Diguet\\nJean Luc Philippe\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0608075\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.advengsoft.2005.01.010\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nAdvances in Engineering Software (Elsevier) Vol.36 No.7 (2005)\\n  448-458\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Aug 2006 13:12:55 GMT)\\u00a7r"}']}
{title:'Thapliyal et al. (§72006§r)', author: 'Himanshu Thapliyal; M. B. Srinivas', display:{Lore:['[{"text": "arXiv:cs/0609023", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNovel Reversible TSG Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nM. B. Srinivas\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0609023\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICICS.2005.1689293\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 6 Sep 2006 16:09:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 Pages; Published in Proceedings of the Fifth IEEE InternationalConference on Information, Communications and Signal Processing (ICICS 2005), Bangkok, Thailand, 6-9 December2005,pp.1425-1429\\u00a7r"}']}
{title:'Thapliyal et al. (§72006§r)', author: 'Himanshu Thapliyal; M. B Srinivas', display:{Lore:['[{"text": "arXiv:cs/0609028", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nM. B Srinivas\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0609028\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Sep 2006 14:18:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 Pages: Proceedings of SPIE \\u2013 Volume 5837 VLSI Circuits and Systems II, Jose F. Lopez, Francisco V. Fernandez, Jose Maria Lopez-Villegas, Jose M. de la Rosa, Editors, June 2005, pp. 888-892\\u00a7r"}']}
{title:'Thapliyal et al. (§72006§r)', author: 'Himanshu Thapliyal; Hamid R. Arabnia', display:{Lore:['[{"text": "arXiv:cs/0609029", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReversible Programmable Logic Array (RPLA) using Fredkin     Feynman Gates for Industrial Electronics and Applications\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nHamid R. Arabnia\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0609029\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Sep 2006 14:25:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in Proceedings of the International Conference on Embedded Systems and Applications(ESA\'06),Las Vegas, U.S.A, June 2006(CSREA Press)\\u00a7r"}']}
{title:'Thapliyal et al. (§72006§r)', author: 'Himanshu Thapliyal; Hamid R. Arabnia; M. B Srinivas', display:{Lore:['[{"text": "arXiv:cs/0609036", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReduced Area Low Power High Throughput BCD Adders for IEEE 754r Format\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nHamid R. Arabnia\\nM. B Srinivas\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0609036\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 8 Sep 2006 05:36:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 Pages;Published in Proceedings of the 11th International CSI Computer Conference (CSICC\'06), Tehran, Jan 24-26, 2006, pp.59-64\\u00a7r"}']}
{title:'Thapliyal et al. (§72006§r)', author: 'Himanshu Thapliyal; Hamid R. Arabnia; A. P Vinod', display:{Lore:['[{"text": "arXiv:cs/0610090", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCombined Integer and Floating Point Multiplication Architecture(CIFM) for FPGAs and Its Reversible Logic Implementation\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nHamid R. Arabnia\\nA. P Vinod\\u00a7r\\n\\n\\u00a772006\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0610090\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MWSCAS.2006.382306\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Oct 2006 10:39:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in the proceedings of the The49th IEEE InternationalMidwest Symposium on Circuits and Systems (MWSCAS 2006), Puerto Rico, August 2006. Nominated for the Student Paper Award(12 papers are nominated for Student "}','{"text": "paper Award among all submissions)\\u00a7r"}']}
