{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725286085965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725286085965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  2 17:08:05 2024 " "Processing started: Mon Sep  2 17:08:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725286085965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286085965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286085965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725286086474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725286086474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/top/mcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/top/mcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcu_top-dataflow " "Found design unit 1: mcu_top-dataflow" {  } { { "../DUT/TOP/MCU.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095130 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcu_top " "Found entity 1: mcu_top" {  } { { "../DUT/TOP/MCU.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-dataflow " "Found design unit 1: shifter-dataflow" {  } { { "../DUT/AUX_FOLDER/Shifter.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095132 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../DUT/AUX_FOLDER/Shifter.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/bidirpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/bidirpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BidirPin-comb " "Found design unit 1: BidirPin-comb" {  } { { "../DUT/AUX_FOLDER/BidirPin.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095135 ""} { "Info" "ISGN_ENTITY_NAME" "1 BidirPin " "Found entity 1: BidirPin" {  } { { "../DUT/AUX_FOLDER/BidirPin.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "../DUT/AUX_FOLDER/aux_package.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/aux_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/divenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/divenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_env-dataflow " "Found design unit 1: div_env-dataflow" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095139 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_env " "Found entity 1: div_env" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV-dataflow " "Found design unit 1: DIV-dataflow" {  } { { "../DUT/DIVIDER/div.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095141 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "../DUT/DIVIDER/div.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_port-dataflow " "Found design unit 1: sw_port-dataflow" {  } { { "../DUT/GPIO/SW.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095143 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_port " "Found entity 1: sw_port" {  } { { "../DUT/GPIO/SW.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/ioaddrdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/ioaddrdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_decoder-dataflow " "Found design unit 1: addr_decoder-dataflow" {  } { { "../DUT/GPIO/IOaddrDecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095146 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../DUT/GPIO/IOaddrDecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/hex_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/hex_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexled-dataflow " "Found design unit 1: hexled-dataflow" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095148 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexled " "Found entity 1: hexled" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/gpioenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/gpioenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO-dataflow " "Found design unit 1: GPIO-dataflow" {  } { { "../DUT/GPIO/GPIOenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095150 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../DUT/GPIO/GPIOenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdecode-dataflow " "Found design unit 1: hexdecode-dataflow" {  } { { "../DUT/GPIO/decode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095152 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdecode " "Found entity 1: hexdecode" {  } { { "../DUT/GPIO/decode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrseveralregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrseveralregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_reg_several-dataflow " "Found design unit 1: interrupt_reg_several-dataflow" {  } { { "../DUT/INTERRUPT/INTRseveralregs.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095154 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_reg_several " "Found entity 1: interrupt_reg_several" {  } { { "../DUT/INTERRUPT/INTRseveralregs.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_reg-dataflow " "Found design unit 1: interrupt_reg-dataflow" {  } { { "../DUT/INTERRUPT/INTRreg.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095156 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_reg " "Found entity 1: interrupt_reg" {  } { { "../DUT/INTERRUPT/INTRreg.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_env-dataflow " "Found design unit 1: interrupt_env-dataflow" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095157 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_env " "Found entity 1: interrupt_env" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_core-dataflow " "Found design unit 1: interrupt_core-dataflow" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095159 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_core " "Found entity 1: interrupt_core" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-dataflow " "Found design unit 1: pwm-dataflow" {  } { { "../DUT/TIMER/PWM.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095160 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../DUT/TIMER/PWM.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimerenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimerenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BTimer_env-dataflow " "Found design unit 1: BTimer_env-dataflow" {  } { { "../DUT/TIMER/BTimerEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095162 ""} { "Info" "ISGN_ENTITY_NAME" "1 BTimer_env " "Found entity 1: BTimer_env" {  } { { "../DUT/TIMER/BTimerEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BTimer-dataflow " "Found design unit 1: BTimer-dataflow" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095163 ""} { "Info" "ISGN_ENTITY_NAME" "1 BTimer " "Found entity 1: BTimer" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsintr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsintr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_intr-dataflow " "Found design unit 1: mips_intr-dataflow" {  } { { "../DUT/MIPS/MIPSintr.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095165 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_intr " "Found entity 1: mips_intr" {  } { { "../DUT/MIPS/MIPSintr.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Found design unit 1: Ifetch-behavior" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095166 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Found entity 1: Ifetch" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsexe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsexe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Found design unit 1: Execute-behavior" {  } { { "../DUT/MIPS/MIPSexe.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095168 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "../DUT/MIPS/MIPSexe.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSenv-structure " "Found design unit 1: MIPSenv-structure" {  } { { "../DUT/MIPS/MIPSenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095169 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSenv " "Found entity 1: MIPSenv" {  } { { "../DUT/MIPS/MIPSenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Found design unit 1: dmemory-behavior" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095170 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Found design unit 1: Idecode-behavior" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095172 ""} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Found entity 1: Idecode" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-dataflow " "Found design unit 1: control-dataflow" {  } { { "../DUT/MIPS/MIPScontrol.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095174 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../DUT/MIPS/MIPScontrol.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095175 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU_top " "Elaborating entity \"MCU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725286095321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "../DUT/TOP/MCU.vhd" "PLL_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.vhd" "pll_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1725286095388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095397 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725286095397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSenv MIPSenv:MIPS " "Elaborating entity \"MIPSenv\" for hierarchy \"MIPSenv:MIPS\"" {  } { { "../DUT/TOP/MCU.vhd" "MIPS" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_data2_from_bus MIPSenv.vhd(42) " "Verilog HDL or VHDL warning at MIPSenv.vhd(42): object \"r_data2_from_bus\" assigned a value but never read" {  } { { "../DUT/MIPS/MIPSenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725286095400 "|MCU_top|MIPSenv:MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch MIPSenv:MIPS\|Ifetch:IFE " "Elaborating entity \"Ifetch\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "IFE" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory " "Elaborating entity \"altsyncram\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "inst_memory" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory " "Elaborated megafunction instantiation \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory " "Instantiated megafunction \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\elado\\Desktop\\vhdl_lab\\CPUArchitecture-VHDL\\Project\\test_files\\ITCM.hex " "Parameter \"init_file\" = \"C:\\Users\\elado\\Desktop\\vhdl_lab\\CPUArchitecture-VHDL\\Project\\test_files\\ITCM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095482 ""}  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725286095482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sb94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sb94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sb94 " "Found entity 1: altsyncram_sb94" {  } { { "db/altsyncram_sb94.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_sb94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sb94 MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated " "Elaborating entity \"altsyncram_sb94\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0m73.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0m73.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0m73 " "Found entity 1: altsyncram_0m73" {  } { { "db/altsyncram_0m73.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_0m73.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286095583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286095583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0m73 MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|altsyncram_0m73:altsyncram1 " "Elaborating entity \"altsyncram_0m73\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|altsyncram_0m73:altsyncram1\"" {  } { { "db/altsyncram_sb94.tdf" "altsyncram1" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_sb94.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095583 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/ITCM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/ITCM.hex -- setting all initial values to 0" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1725286095586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sb94.tdf" "mgl_prim2" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_sb94.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sb94.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_sb94.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1230259021 " "Parameter \"NODE_NAME\" = \"1230259021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286095749 ""}  } { { "db/altsyncram_sb94.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_sb94.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725286095749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286095987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_sb94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Idecode MIPSenv:MIPS\|Idecode:ID " "Elaborating entity \"Idecode\" for hierarchy \"MIPSenv:MIPS\|Idecode:ID\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "ID" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096136 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[0\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[0\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096178 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[1\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[1\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096178 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[2\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[2\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096178 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[3\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[3\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096178 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[4\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[4\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096178 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[5\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[5\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096178 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[6\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[6\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096178 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[7\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[7\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[8\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[8\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[9\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[9\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[10\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[10\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[11\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[11\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[12\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[12\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[13\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[13\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[14\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[14\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[15\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[15\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[16\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[16\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[17\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[17\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[18\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[18\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096179 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[19\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[19\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[20\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[20\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[21\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[21\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[22\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[22\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[23\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[23\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[24\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[24\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[25\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[25\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[26\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[26\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[27\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[27\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[28\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[28\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[29\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[29\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[30\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[30\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[31\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[31\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096180 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control MIPSenv:MIPS\|control:CTL " "Elaborating entity \"control\" for hierarchy \"MIPSenv:MIPS\|control:CTL\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "CTL" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute MIPSenv:MIPS\|Execute:EXE " "Elaborating entity \"Execute\" for hierarchy \"MIPSenv:MIPS\|Execute:EXE\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "EXE" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter MIPSenv:MIPS\|Execute:EXE\|shifter:shift_inst " "Elaborating entity \"shifter\" for hierarchy \"MIPSenv:MIPS\|Execute:EXE\|shifter:shift_inst\"" {  } { { "../DUT/MIPS/MIPSexe.vhd" "shift_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory MIPSenv:MIPS\|dmemory:MEM " "Elaborating entity \"dmemory\" for hierarchy \"MIPSenv:MIPS\|dmemory:MEM\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "MEM" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory " "Elaborating entity \"altsyncram\" for hierarchy \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\"" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "data_memory" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory " "Elaborated megafunction instantiation \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\"" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 34 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory " "Instantiated megafunction \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\elado\\Desktop\\vhdl_lab\\CPUArchitecture-VHDL\\Project\\test_files\\DTCM.hex " "Parameter \"init_file\" = \"C:\\Users\\elado\\Desktop\\vhdl_lab\\CPUArchitecture-VHDL\\Project\\test_files\\DTCM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096335 ""}  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 34 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725286096335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0fb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0fb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0fb4 " "Found entity 1: altsyncram_0fb4" {  } { { "db/altsyncram_0fb4.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_0fb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286096388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0fb4 MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_0fb4:auto_generated " "Elaborating entity \"altsyncram_0fb4\" for hierarchy \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_0fb4:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hu83.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hu83.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hu83 " "Found entity 1: altsyncram_hu83" {  } { { "db/altsyncram_hu83.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_hu83.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286096457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hu83 MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_0fb4:auto_generated\|altsyncram_hu83:altsyncram1 " "Elaborating entity \"altsyncram_hu83\" for hierarchy \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_0fb4:auto_generated\|altsyncram_hu83:altsyncram1\"" {  } { { "db/altsyncram_0fb4.tdf" "altsyncram1" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_0fb4.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096457 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/DTCM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/DTCM.hex -- setting all initial values to 0" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 34 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1725286096465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_0fb4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_0fb4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0fb4.tdf" "mgl_prim2" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_0fb4.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_0fb4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_0fb4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0fb4.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_0fb4.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_0fb4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_0fb4:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1146372941 " "Parameter \"NODE_NAME\" = \"1146372941\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725286096527 ""}  } { { "db/altsyncram_0fb4.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_0fb4.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725286096527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_intr MIPSenv:MIPS\|mips_intr:INTR_HANDLER " "Elaborating entity \"mips_intr\" for hierarchy \"MIPSenv:MIPS\|mips_intr:INTR_HANDLER\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "INTR_HANDLER" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BidirPin MIPSenv:MIPS\|BidirPin:dmem_BdirPin " "Elaborating entity \"BidirPin\" for hierarchy \"MIPSenv:MIPS\|BidirPin:dmem_BdirPin\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "dmem_BdirPin" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_env div_env:DIVIDER " "Elaborating entity \"div_env\" for hierarchy \"div_env:DIVIDER\"" {  } { { "../DUT/TOP/MCU.vhd" "DIVIDER" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_dividend_o divEnv.vhd(17) " "Verilog HDL or VHDL warning at divEnv.vhd(17): object \"int_dividend_o\" assigned a value but never read" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725286096554 "|MCU_top|div_env:DIVIDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_divisor divEnv.vhd(37) " "VHDL Process Statement warning at divEnv.vhd(37): signal \"set_divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725286096555 "|MCU_top|div_env:DIVIDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_dividend divEnv.vhd(37) " "VHDL Process Statement warning at divEnv.vhd(37): signal \"set_dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725286096555 "|MCU_top|div_env:DIVIDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_ifg divEnv.vhd(39) " "VHDL Process Statement warning at divEnv.vhd(39): signal \"int_ifg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725286096555 "|MCU_top|div_env:DIVIDER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "int_enable_div divEnv.vhd(35) " "VHDL Process Statement warning at divEnv.vhd(35): inferring latch(es) for signal or variable \"int_enable_div\", which holds its previous value in one or more paths through the process" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725286096555 "|MCU_top|div_env:DIVIDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_enable_div divEnv.vhd(35) " "Inferred latch for \"int_enable_div\" at divEnv.vhd(35)" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096560 "|MCU_top|div_env:DIVIDER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div_env:DIVIDER\|div:div_inst " "Elaborating entity \"div\" for hierarchy \"div_env:DIVIDER\|div:div_inst\"" {  } { { "../DUT/DIVIDER/divEnv.vhd" "div_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_env interrupt_env:INTR_CTRL " "Elaborating entity \"interrupt_env\" for hierarchy \"interrupt_env:INTR_CTRL\"" {  } { { "../DUT/TOP/MCU.vhd" "INTR_CTRL" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096599 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_INTR_ack\[0\] INTRenv.vhd(46) " "Inferred latch for \"int_INTR_ack\[0\]\" at INTRenv.vhd(46)" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096603 "|MCU_top|interrupt_env:INTR_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_INTR_ack\[1\] INTRenv.vhd(46) " "Inferred latch for \"int_INTR_ack\[1\]\" at INTRenv.vhd(46)" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096604 "|MCU_top|interrupt_env:INTR_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_INTR_ack\[2\] INTRenv.vhd(46) " "Inferred latch for \"int_INTR_ack\[2\]\" at INTRenv.vhd(46)" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096604 "|MCU_top|interrupt_env:INTR_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_INTR_ack\[3\] INTRenv.vhd(46) " "Inferred latch for \"int_INTR_ack\[3\]\" at INTRenv.vhd(46)" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096604 "|MCU_top|interrupt_env:INTR_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_INTR_ack\[4\] INTRenv.vhd(46) " "Inferred latch for \"int_INTR_ack\[4\]\" at INTRenv.vhd(46)" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096604 "|MCU_top|interrupt_env:INTR_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_INTR_ack\[5\] INTRenv.vhd(46) " "Inferred latch for \"int_INTR_ack\[5\]\" at INTRenv.vhd(46)" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096604 "|MCU_top|interrupt_env:INTR_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_INTR_ack\[6\] INTRenv.vhd(46) " "Inferred latch for \"int_INTR_ack\[6\]\" at INTRenv.vhd(46)" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096604 "|MCU_top|interrupt_env:INTR_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_INTR_ack\[7\] INTRenv.vhd(46) " "Inferred latch for \"int_INTR_ack\[7\]\" at INTRenv.vhd(46)" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096604 "|MCU_top|interrupt_env:INTR_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_core interrupt_env:INTR_CTRL\|interrupt_core:core_inst " "Elaborating entity \"interrupt_core\" for hierarchy \"interrupt_env:INTR_CTRL\|interrupt_core:core_inst\"" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "core_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096617 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[0\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[0\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096618 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[1\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[1\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096618 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[2\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[2\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096618 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[3\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[3\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096619 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[4\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[4\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096619 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[5\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[5\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096619 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[6\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[6\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096619 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[7\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[7\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096619 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_reg_several interrupt_env:INTR_CTRL\|interrupt_core:core_inst\|interrupt_reg_several:several_inst " "Elaborating entity \"interrupt_reg_several\" for hierarchy \"interrupt_env:INTR_CTRL\|interrupt_core:core_inst\|interrupt_reg_several:several_inst\"" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "several_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_reg interrupt_env:INTR_CTRL\|interrupt_core:core_inst\|interrupt_reg_several:several_inst\|interrupt_reg:IFG0_inst " "Elaborating entity \"interrupt_reg\" for hierarchy \"interrupt_env:INTR_CTRL\|interrupt_core:core_inst\|interrupt_reg_several:several_inst\|interrupt_reg:IFG0_inst\"" {  } { { "../DUT/INTERRUPT/INTRseveralregs.vhd" "IFG0_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:GPIO_inst " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:GPIO_inst\"" {  } { { "../DUT/TOP/MCU.vhd" "GPIO_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexled GPIO:GPIO_inst\|hexled:HEX0_inst " "Elaborating entity \"hexled\" for hierarchy \"GPIO:GPIO_inst\|hexled:HEX0_inst\"" {  } { { "../DUT/GPIO/GPIOenv.vhd" "HEX0_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096666 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst HEX_LED.vhd(32) " "VHDL Process Statement warning at HEX_LED.vhd(32): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725286096667 "|MCU_top|GPIO:GPIO_inst|hexled:HEX0_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder GPIO:GPIO_inst\|addr_decoder:GPIO_addr_decode_inst " "Elaborating entity \"addr_decoder\" for hierarchy \"GPIO:GPIO_inst\|addr_decoder:GPIO_addr_decode_inst\"" {  } { { "../DUT/GPIO/GPIOenv.vhd" "GPIO_addr_decode_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_port GPIO:GPIO_inst\|sw_port:SW_inst " "Elaborating entity \"sw_port\" for hierarchy \"GPIO:GPIO_inst\|sw_port:SW_inst\"" {  } { { "../DUT/GPIO/GPIOenv.vhd" "SW_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecode GPIO:GPIO_inst\|hexdecode:hexdecode0_inst " "Elaborating entity \"hexdecode\" for hierarchy \"GPIO:GPIO_inst\|hexdecode:hexdecode0_inst\"" {  } { { "../DUT/GPIO/GPIOenv.vhd" "hexdecode0_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTimer_env BTimer_env:TIMER " "Elaborating entity \"BTimer_env\" for hierarchy \"BTimer_env:TIMER\"" {  } { { "../DUT/TOP/MCU.vhd" "TIMER" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096744 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst BTimerEnv.vhd(40) " "VHDL Process Statement warning at BTimerEnv.vhd(40): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/TIMER/BTimerEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725286096747 "|MCU_top|BTimer_env:TIMER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTimer BTimer_env:TIMER\|BTimer:BTimer_inst " "Elaborating entity \"BTimer\" for hierarchy \"BTimer_env:TIMER\|BTimer:BTimer_inst\"" {  } { { "../DUT/TIMER/BTimerEnv.vhd" "BTimer_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096773 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BTHOLD_internal BTimer.vhd(74) " "VHDL Process Statement warning at BTimer.vhd(74): signal \"BTHOLD_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725286096775 "|MCU_top|BTimer_env:TIMER|BTimer:BTimer_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLKtoTIMER BTimer.vhd(52) " "Inferred latch for \"CLKtoTIMER\" at BTimer.vhd(52)" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286096778 "|MCU_top|BTimer_env:TIMER|BTimer:BTimer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm BTimer_env:TIMER\|BTimer:BTimer_inst\|pwm:pwm_inst " "Elaborating entity \"pwm\" for hierarchy \"BTimer_env:TIMER\|BTimer:BTimer_inst\|pwm:pwm_inst\"" {  } { { "../DUT/TIMER/BTimer.vhd" "pwm_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286096789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cl84 " "Found entity 1: altsyncram_cl84" {  } { { "db/altsyncram_cl84.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cl84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286098836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286098836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286099123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286099123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286099220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286099220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uai " "Found entity 1: cntr_uai" {  } { { "db/cntr_uai.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_uai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286099334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286099334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286099403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286099403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_82j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286099473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286099473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286099589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286099589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286099635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286099635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286099711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286099711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286099761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286099761 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286099984 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1725286100130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.02.17:08:23 Progress: Loading sldbd6043e6/alt_sld_fab_wrapper_hw.tcl " "2024.09.02.17:08:23 Progress: Loading sldbd6043e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286103670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286106858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286107015 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286111900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286112005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286112104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286112231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286112236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286112237 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1725286112926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbd6043e6/alt_sld_fab.v" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286113131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286113131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286113231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286113231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286113246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286113246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286113308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286113308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286113403 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286113403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286113403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725286113471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286113471 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[31\]\" " "Converted tri-state node \"t_data_bus\[31\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[30\]\" " "Converted tri-state node \"t_data_bus\[30\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[29\]\" " "Converted tri-state node \"t_data_bus\[29\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[28\]\" " "Converted tri-state node \"t_data_bus\[28\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[27\]\" " "Converted tri-state node \"t_data_bus\[27\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[26\]\" " "Converted tri-state node \"t_data_bus\[26\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[25\]\" " "Converted tri-state node \"t_data_bus\[25\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[24\]\" " "Converted tri-state node \"t_data_bus\[24\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[23\]\" " "Converted tri-state node \"t_data_bus\[23\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[22\]\" " "Converted tri-state node \"t_data_bus\[22\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[21\]\" " "Converted tri-state node \"t_data_bus\[21\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[20\]\" " "Converted tri-state node \"t_data_bus\[20\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[19\]\" " "Converted tri-state node \"t_data_bus\[19\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[18\]\" " "Converted tri-state node \"t_data_bus\[18\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[17\]\" " "Converted tri-state node \"t_data_bus\[17\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[16\]\" " "Converted tri-state node \"t_data_bus\[16\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[15\]\" " "Converted tri-state node \"t_data_bus\[15\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[14\]\" " "Converted tri-state node \"t_data_bus\[14\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[13\]\" " "Converted tri-state node \"t_data_bus\[13\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[12\]\" " "Converted tri-state node \"t_data_bus\[12\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[11\]\" " "Converted tri-state node \"t_data_bus\[11\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[10\]\" " "Converted tri-state node \"t_data_bus\[10\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[9\]\" " "Converted tri-state node \"t_data_bus\[9\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[8\]\" " "Converted tri-state node \"t_data_bus\[8\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[7\]\" " "Converted tri-state node \"t_data_bus\[7\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[6\]\" " "Converted tri-state node \"t_data_bus\[6\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[5\]\" " "Converted tri-state node \"t_data_bus\[5\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[4\]\" " "Converted tri-state node \"t_data_bus\[4\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[3\]\" " "Converted tri-state node \"t_data_bus\[3\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[2\]\" " "Converted tri-state node \"t_data_bus\[2\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[1\]\" " "Converted tri-state node \"t_data_bus\[1\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[0\]\" " "Converted tri-state node \"t_data_bus\[0\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725286115319 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1725286115319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BTimer_env:TIMER\|BTimer:BTimer_inst\|CLKtoTIMER " "LATCH primitive \"BTimer_env:TIMER\|BTimer:BTimer_inst\|CLKtoTIMER\" is permanently enabled" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115405 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BTimer_env:TIMER\|BTimer:BTimer_inst\|CLKtoTIMER~0 " "Found clock multiplexer BTimer_env:TIMER\|BTimer:BTimer_inst\|CLKtoTIMER~0" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 25 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1725286115425 "|mcu_top|BTimer_env:TIMER|BTimer:BTimer_inst|CLKtoTIMER~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BTimer_env:TIMER\|BTimer:BTimer_inst\|CLKtoTIMER~1 " "Found clock multiplexer BTimer_env:TIMER\|BTimer:BTimer_inst\|CLKtoTIMER~1" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 25 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1725286115425 "|mcu_top|BTimer_env:TIMER|BTimer:BTimer_inst|CLKtoTIMER~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BTimer_env:TIMER\|BTimer:BTimer_inst\|CLKtoTIMER~2 " "Found clock multiplexer BTimer_env:TIMER\|BTimer:BTimer_inst\|CLKtoTIMER~2" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 25 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1725286115425 "|mcu_top|BTimer_env:TIMER|BTimer:BTimer_inst|CLKtoTIMER~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1725286115425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[0\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[0\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[11\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[11\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[31\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[31\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[30\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[30\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[29\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[29\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[28\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[28\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[27\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[27\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[26\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[26\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[25\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[25\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[24\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[24\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[23\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[23\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[22\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[22\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[21\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[21\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[20\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[20\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[19\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[19\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[18\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[18\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[17\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[17\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[16\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[16\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[15\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[15\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[14\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[14\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[13\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[13\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[12\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[12\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[10\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[10\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[9\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[9\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[8\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[8\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[7\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[7\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[6\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[6\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[5\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[5\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[4\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[4\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[3\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[3\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[2\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[2\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[1\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[1\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725286115797 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286119153 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 367 585 0 0 218 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 367 of its 585 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 218 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1725286128552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725286128702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725286128702 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1725286129119 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1725286129119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8207 " "Implemented 8207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725286129442 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725286129442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7793 " "Implemented 7793 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725286129442 ""} { "Info" "ICUT_CUT_TM_RAMS" "340 " "Implemented 340 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725286129442 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1725286129442 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1725286129442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725286129442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5003 " "Peak virtual memory: 5003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725286129522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  2 17:08:49 2024 " "Processing ended: Mon Sep  2 17:08:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725286129522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725286129522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725286129522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725286129522 ""}
