
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source {E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/pa.fromNcd.tcl}
# create_project -name top_v2 -dir "E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/planAhead_run_4" -part xc6slx9tqg144-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/TOP.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2} }
# set_property target_constrs_file "TOP.ucf" [current_fileset -constrset]
Adding file 'E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/TOP.ucf' to fileset 'constrs_1'
# add_files [list {TOP.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 84824 kilobytes

Parsing EDIF File [./planAhead_run_4/top_v2.data/cache/TOP_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/top_v2.data/cache/TOP_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'TOP' is not ideal for floorplanning, since the cellview 'TOP' defined in file 'TOP.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/TOP.ucf]
Finished Parsing UCF File [E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/TOP.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 8 instances

Phase 0 | Netlist Checksum: 2d179bd4
link_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 601.707 ; gain = 104.285
# read_xdl -file "E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/TOP.ncd"
Release 14.7 - xdl P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx9.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "TOP" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -3
Successfully converted design 'E:\you can find any information about courses here\my courses\fpga competition\ISE_directory\TOP_v2\top_v2\TOP.ncd' to 'E:\you can find any information about courses here\my courses\fpga
competition\ISE_directory\TOP_v2\top_v2\TOP.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/TOP.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/TOP.ncd
INFO: [Designutils 20-671] Placed 4444 instances
read_xdl: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 606.082 ; gain = 3.355
# if {[catch {read_twx -name results_1 -file "E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/TOP.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"E:/you can find any information about courses here/my courses/fpga competition/ISE_directory/TOP_v2/top_v2/TOP.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 27 20:30:16 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
