QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-'
libGL error: unable to load driver: swrast_dri.so
libGL error: failed to load driver: swrast
OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
>>> Reading design and technology files...
[INFO ODB-0222] Reading LEF file: /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef
[INFO ODB-0223]     Created 11 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef
read_lef /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef succeeded.
[INFO ODB-0222] Reading LEF file: /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef at line 18.

[INFO ODB-0225]     Created 390 library cells
[INFO ODB-0226] Finished LEF file:  /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef
read_lef /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef succeeded.
read_liberty succeeded.
read_verilog succeeded.
link_design succeeded.
total_cell_area = 2522.4192
core_area = 2522.4192
die_area = 4604.114624999999
Core size (pre-snap): 50.22369162058878x50.22369162058878 µm
Die  size: 67.85362646903995x67.85362646903995 µm
DBU per µm: 1000
Using site step (DBU): width=480 height=3330
Snapped core box (µm): ll=8.64 6.66 ur=58.86369162058878 56.883691620588785 => 50.224x50.224 µm
>>> Initializing floorplan...
[INFO IFP-0001] Added 15 rows of 104 site unit with height 1.
initialize_floorplan completed.
>>> Loading routing tracks script (if present)...
Sourced make_tracks.tcl
>>> Detecting routing layers and validating tracks...
Layer candidate: met1  preferred_dir=HORIZONTAL  tracks-check=-1
Layer candidate: met2  preferred_dir=VERTICAL  tracks-check=-1
Layer candidate: met3  preferred_dir=HORIZONTAL  tracks-check=-1
Layer candidate: metal1  preferred_dir=HORIZONTAL  tracks-check=-1
Layer candidate: metal2  preferred_dir=VERTICAL  tracks-check=-1
Layer candidate: M1  preferred_dir=  tracks-check=-1
Layer candidate: M2  preferred_dir=  tracks-check=-1
Selected horizontal layer: met1
Selected vertical   layer: met2
>>> Preparing placement...
>>> Marking power/ground nets as special...
[WARNING STA-0333] net 'vdd' not found.
Warning: net 'vdd' not found.
[WARNING STA-0333] net 'VDD' not found.
Warning: net 'VDD' not found.
[WARNING STA-0333] net 'vss' not found.
Warning: net 'vss' not found.
[WARNING STA-0333] net 'VSS' not found.
Warning: net 'VSS' not found.
[WARNING STA-0333] net 'zero_' not found.
Warning: net 'zero_' not found.
>>> Performing place_pins...
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots          318
[INFO PPL-0002] Number of I/O            80
[INFO PPL-0003] Number of I/O w/sink     80
[INFO PPL-0004] Number of I/O w/o sink   0
[INFO PPL-0005] Slots per section        200
[INFO PPL-0006] Slots increase factor    0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 3885.54 um.
place_pins succeeded.
>>> Performing global placement...
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 480 3330
[INFO GPL-0004] CoreAreaLxLy: 8640 6660
[INFO GPL-0005] CoreAreaUxUy: 58560 56610
[INFO GPL-0006] NumInstances: 32
[INFO GPL-0007] NumPlaceInstances: 32
[INFO GPL-0008] NumFixedInstances: 0
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 80
[INFO GPL-0011] NumPins: 208
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 67855 67855
[INFO GPL-0014] CoreAreaLxLy: 8640 6660
[INFO GPL-0015] CoreAreaUxUy: 58560 56610
[INFO GPL-0016] CoreArea: 2493504000
[INFO GPL-0017] NonPlaceInstsArea: 0
[INFO GPL-0018] PlaceInstsArea: 690508800
[INFO GPL-0019] Util(%): 27.69
[INFO GPL-0020] StdInstsArea: 690508800
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000005 HPWL: 3725065
[InitialPlace]  Iter: 2 CG residual: 0.00000009 HPWL: 2863653
[InitialPlace]  Iter: 3 CG residual: 0.00000008 HPWL: 2579947
[InitialPlace]  Iter: 4 CG residual: 0.00000001 HPWL: 2512772
[InitialPlace]  Iter: 5 CG residual: 0.00000007 HPWL: 2518228
[INFO GPL-0031] FillerInit: NumGCells: 93
[INFO GPL-0032] FillerInit: NumGNets: 80
[INFO GPL-0033] FillerInit: NumGPins: 208
[INFO GPL-0023] TargetDensity: 0.80
[INFO GPL-0024] AveragePlaceInstArea: 21578400
[INFO GPL-0025] IdealBinArea: 26973000
[INFO GPL-0026] IdealBinCnt: 92
[INFO GPL-0027] TotalBinArea: 2493504000
[INFO GPL-0028] BinCnt: 8 8
[INFO GPL-0029] BinSize: 6240 6244
[INFO GPL-0030] NumBins: 64
[NesterovSolve] Iter: 1 overflow: 0.583575 HPWL: 2805173
[NesterovSolve] Iter: 10 overflow: 0.597729 HPWL: 2744634
[NesterovSolve] Iter: 20 overflow: 0.585994 HPWL: 2772600
[NesterovSolve] Iter: 30 overflow: 0.586343 HPWL: 2767337
[NesterovSolve] Iter: 40 overflow: 0.59143 HPWL: 2753214
[NesterovSolve] Iter: 50 overflow: 0.593551 HPWL: 2748967
[NesterovSolve] Iter: 60 overflow: 0.592785 HPWL: 2750434
[NesterovSolve] Iter: 70 overflow: 0.589292 HPWL: 2760247
[NesterovSolve] Iter: 80 overflow: 0.590966 HPWL: 2757747
[NesterovSolve] Iter: 90 overflow: 0.591129 HPWL: 2756820
[NesterovSolve] Iter: 100 overflow: 0.590032 HPWL: 2757925
[NesterovSolve] Iter: 110 overflow: 0.589588 HPWL: 2757570
[NesterovSolve] Iter: 120 overflow: 0.588724 HPWL: 2757808
[NesterovSolve] Iter: 130 overflow: 0.588041 HPWL: 2757790
[NesterovSolve] Iter: 140 overflow: 0.586566 HPWL: 2758156
[NesterovSolve] Iter: 150 overflow: 0.584542 HPWL: 2758431
[NesterovSolve] Iter: 160 overflow: 0.581509 HPWL: 2758866
[NesterovSolve] Iter: 170 overflow: 0.576686 HPWL: 2759318
[NesterovSolve] Iter: 180 overflow: 0.568092 HPWL: 2759362
[NesterovSolve] Iter: 190 overflow: 0.558663 HPWL: 2759959
[NesterovSolve] Iter: 200 overflow: 0.545367 HPWL: 2763790
[NesterovSolve] Iter: 210 overflow: 0.520685 HPWL: 2763737
[NesterovSolve] Iter: 220 overflow: 0.484107 HPWL: 2756022
[NesterovSolve] Iter: 230 overflow: 0.435492 HPWL: 2775274
[NesterovSolve] Iter: 240 overflow: 0.514323 HPWL: 2615476
[NesterovSolve] Iter: 250 overflow: 0.456595 HPWL: 2673445
[NesterovSolve] Iter: 260 overflow: 0.345507 HPWL: 2746654
[NesterovSolve] Iter: 270 overflow: 0.266378 HPWL: 2777535
[NesterovSolve] Iter: 280 overflow: 0.213822 HPWL: 2792579
[NesterovSolve] Iter: 290 overflow: 0.163957 HPWL: 2820771
[NesterovSolve] Iter: 300 overflow: 0.12409 HPWL: 2843448
[NesterovSolve] Finished with Overflow: 0.099416
global_placement succeeded.
>>> Performing detailed placement...
Placement Analysis
---------------------------------
total displacement        150.2 u
average displacement        4.7 u
max displacement           10.4 u
original HPWL            2865.2 u
legalized HPWL           3036.8 u
delta HPWL                    6 %

detailed_placement succeeded.
>>> Placement step complete.
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     390
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   csa
Die area:                 ( 0 0 ) ( 67855 67855 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     32
Number of terminals:      80
Number of snets:          0
Number of nets:           80

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 4.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1504.
[INFO DRT-0033] mcon shape region query size = 928.
[INFO DRT-0033] met1 shape region query size = 288.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 80.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 0.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 0.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 16 pins.
[INFO DRT-0081]   Complete 4 unique inst patterns.
[INFO DRT-0084]   Complete 17 groups.
#scanned instances     = 32
#unique  instances     = 4
#stdCellGenAp          = 228
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 86
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 128
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 157.11 (MB), peak = 157.18 (MB)

Number of guides:     0

[INFO DRT-0185] Post process initialize RPin region query.

Generating GCell with size = 15 tracks, using layer li1 pitch  = 0.48
li1 V Track-Pitch = 0.48000  line-2-Via Pitch = 0.34000
met1 H Track-Pitch = 0.37000  line-2-Via Pitch = 0.32500
met2 V Track-Pitch = 0.48000  line-2-Via Pitch = 0.34000
met3 H Track-Pitch = 0.74000  line-2-Via Pitch = 0.61000
met4 V Track-Pitch = 0.96000  line-2-Via Pitch = 0.61500
met5 H Track-Pitch = 3.33000  line-2-Via Pitch = 3.11000

initializing congestion map...

start routing resource analysis ...

             Routing   #Avail     #Track     #Total     %Gcell
Layer      Direction    Track    Blocked      Gcell    Blocked
--------------------------------------------------------------
li1             V         141          0         81     22.22%
met1            H         183          0         81      0.00%
met2            V         141          0         81      0.00%
met3            H          91          0         81      0.00%
met4            V          71          0         81      0.00%
met5            H          20          0         81      0.00%
--------------------------------------------------------------
Total                     647      0.00%        486      3.70%

[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 157.11 (MB), peak = 158.14 (MB)


generating net topology...
done net topology...
[INFO DRT-0032] FR_MASTERSLICE grObj region query size = 0.
[INFO DRT-0032] FR_VIA grObj region query size = 0.
[INFO DRT-0032] li1 grObj region query size = 203.
[INFO DRT-0032] mcon grObj region query size = 0.
[INFO DRT-0032] met1 grObj region query size = 0.
[INFO DRT-0032] via grObj region query size = 0.
[INFO DRT-0032] met2 grObj region query size = 0.
[INFO DRT-0032] via2 grObj region query size = 0.
[INFO DRT-0032] met3 grObj region query size = 0.
[INFO DRT-0032] via3 grObj region query size = 0.
[INFO DRT-0032] met4 grObj region query size = 0.
[INFO DRT-0032] via4 grObj region query size = 0.
[INFO DRT-0032] met5 grObj region query size = 0.

start reporting 2D congestion ...

              #OverCon  %OverCon
Direction        GCell     GCell
--------------------------------
    H               0     0.00%
    V               0     0.00%
worstConH:  67.74%
worstConV:  78.38%


start 0th optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.61 (MB), peak = 176.61 (MB)


start 1st optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.79 (MB), peak = 176.99 (MB)


start 2nd optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.79 (MB), peak = 177.00 (MB)


start reporting 2D congestion ...

              #OverCon  %OverCon
Direction        GCell     GCell
--------------------------------
    H               0     0.00%
    V               0     0.00%
worstConH:  67.74%
worstConV:  78.38%

layer assignment...
done layer assignment...

start 0th optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.79 (MB), peak = 177.00 (MB)


start reporting 3D congestion ...

---------- li1 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met1 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met2 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met3 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met4 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met5 ----------
numOverConGCell: 0, %OverConGCell:   0.00%


Number of guides:     1007

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X -5 DO 9 STEP 7200 ;
[INFO DRT-0177] GCELLGRID Y -5 DO 9 STEP 7200 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 120.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 142.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 164.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 52.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 21.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 3.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 305 vertical wires in 1 frboxes and 197 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 26 vertical wires in 1 frboxes and 32 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 177.16 (MB), peak = 177.88 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 177.16 (MB), peak = 177.88 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 177.72 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 177.72 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 177.72 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 177.72 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met2
Metal Spacing        3      0
Short                0      1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 172.53 (MB), peak = 523.10 (MB)
Total wire length = 3092 um.
Total wire length on LAYER li1 = 2 um.
Total wire length on LAYER met1 = 765 um.
Total wire length on LAYER met2 = 1519 um.
Total wire length on LAYER met3 = 606 um.
Total wire length on LAYER met4 = 145 um.
Total wire length on LAYER met5 = 53 um.
Total number of vias = 408.
Up-via summary (total 408):.

----------------------
 FR_MASTERSLICE      0
            li1    128
           met1    193
           met2     63
           met3     20
           met4      4
----------------------
                   408


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 172.53 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 172.53 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 172.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 172.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met2
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 175.53 (MB), peak = 523.12 (MB)
Total wire length = 3089 um.
Total wire length on LAYER li1 = 6 um.
Total wire length on LAYER met1 = 758 um.
Total wire length on LAYER met2 = 1525 um.
Total wire length on LAYER met3 = 606 um.
Total wire length on LAYER met4 = 139 um.
Total wire length on LAYER met5 = 52 um.
Total number of vias = 411.
Up-via summary (total 411):.

----------------------
 FR_MASTERSLICE      0
            li1    132
           met1    190
           met2     65
           met3     20
           met4      4
----------------------
                   411


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 175.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 175.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 175.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 175.53 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met2
Metal Spacing        2      1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 175.53 (MB), peak = 523.12 (MB)
Total wire length = 3092 um.
Total wire length on LAYER li1 = 6 um.
Total wire length on LAYER met1 = 751 um.
Total wire length on LAYER met2 = 1526 um.
Total wire length on LAYER met3 = 609 um.
Total wire length on LAYER met4 = 145 um.
Total wire length on LAYER met5 = 52 um.
Total number of vias = 410.
Up-via summary (total 410):.

----------------------
 FR_MASTERSLICE      0
            li1    132
           met1    189
           met2     65
           met3     20
           met4      4
----------------------
                   410


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 175.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 175.99 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 175.99 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 175.99 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 178.53 (MB), peak = 523.12 (MB)
Total wire length = 3090 um.
Total wire length on LAYER li1 = 6 um.
Total wire length on LAYER met1 = 750 um.
Total wire length on LAYER met2 = 1526 um.
Total wire length on LAYER met3 = 609 um.
Total wire length on LAYER met4 = 145 um.
Total wire length on LAYER met5 = 52 um.
Total number of vias = 408.
Up-via summary (total 408):.

----------------------
 FR_MASTERSLICE      0
            li1    132
           met1    187
           met2     65
           met3     20
           met4      4
----------------------
                   408


[INFO DRT-0198] Complete detail routing.
Total wire length = 3090 um.
Total wire length on LAYER li1 = 6 um.
Total wire length on LAYER met1 = 750 um.
Total wire length on LAYER met2 = 1526 um.
Total wire length on LAYER met3 = 609 um.
Total wire length on LAYER met4 = 145 um.
Total wire length on LAYER met5 = 52 um.
Total number of vias = 408.
Up-via summary (total 408):.

----------------------
 FR_MASTERSLICE      0
            li1    132
           met1    187
           met2     65
           met3     20
           met4      4
----------------------
                   408


[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 178.53 (MB), peak = 523.12 (MB)

[INFO DRT-0180] Post processing.
detailed_route succeeded.
Top-level net scan (showing nets with 'gnd'/'vss'/'vdd'/'zero' in name):
>>> Writing DEF output...
Done! DEF exported to /home/jagadeesh97/OpenLane/designs/csa/runs/myrun/csa.def
>>> run.tcl finished.
