4bit up/down counter using state machine




![waveform](https://github.com/ThereisNoAvailableName/Verilog/assets/115004257/b0990c2d-b4ad-4820-b7e6-a9df6576f775)
