ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s114: Started on Apr 12, 2018 at 16:40:25 CST
ncverilog
	tb.v
	alu_rtl.v
	+access+r
Loading snapshot worklib.alu_rtl_tb:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
If there is no error message, then you passed !
Simulation complete via $finish(1) at time 120 NS + 0
./tb.v:151         $finish;
ncsim> exit
TOOL:	ncverilog	10.20-s114: Exiting on Apr 12, 2018 at 16:40:27 CST  (total: 00:00:02)
