Alib files are up-to-date.
Information: Data-path optimization is enabled. (DP-1)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 24 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ecsm_nowlm.db.alib'
Information: Ungrouping hierarchy Booth_enc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp4_2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Partial_products_sum before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy comp5_3_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_23 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_22 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FA_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_final before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy HA_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Booth_enc/encx_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Booth_enc/encx_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Booth_enc/encx_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Booth_enc/encx_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Booth_enc/encx_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Booth_enc/encx_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Booth_enc/encx_1 before Pass 1 (OPT-776)
Information: Ungrouping 74 of 78 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'BOOTHMUL'
Information: Dont_touch on cell 'REGISTER_in1' of design 'reg' will be
	ignored by compile because it contains unmapped
	synthetic cells. (OPT-933)
Information: Dont_touch on cell 'REGISTER_in2' of design 'reg' will be
	ignored by compile because it contains unmapped
	synthetic cells. (OPT-933)
Information: Dont_touch on cell 'REGISTER_out' of design 'reg' will be
	ignored by compile because it contains unmapped
	synthetic cells. (OPT-933)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'BOOTHMUL_DW01_add_0'

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Re-synthesis Optimization (Phase 3)
  Re-synthesis Optimization (Phase 4)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'BOOTHMUL_DW01_add_0'
Information: Added key list 'DesignWare' to design 'BOOTHMUL'. (DDB-72)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22    1106.6      0.26       1.5       0.0                          
    0:00:22    1106.6      0.26       1.5       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22    1106.6      0.26       1.5       0.0                          
    0:00:24    1130.2      0.21       1.0       0.0                          
    0:00:25    1144.1      0.17       0.8       0.0                          
    0:00:27    1155.0      0.16       0.8       0.0                          
    0:00:28    1161.1      0.15       0.7       0.0                          
    0:00:30    1182.6      0.13       0.6       0.0 REGISTER_out/q_reg[13]/next_state
    0:00:32    1198.3      0.12       0.6       0.0 REGISTER_out/q_reg[13]/next_state
    0:00:33    1219.9      0.11       0.5       0.0 REGISTER_out/q_reg[13]/next_state
    0:00:34    1222.5      0.11       0.5       0.0                          
    0:00:35    1222.5      0.11       0.5       0.0                          
    0:00:37    1225.2      0.11       0.6       0.0 REGISTER_out/q_reg[13]/next_state
    0:00:38    1234.0      0.08       0.4       0.0 REGISTER_out/q_reg[12]/next_state
    0:00:39    1240.1      0.08       0.4       0.0 REGISTER_out/q_reg[13]/next_state
    0:00:40    1240.1      0.08       0.4       0.0                          
    0:00:41    1238.2      0.06       0.3       0.0                          
    0:00:41    1238.2      0.06       0.3       0.0                          
    0:00:42    1211.1      0.06       0.2       0.0                          
    0:00:44    1227.1      0.05       0.2       0.0 REGISTER_out/q_reg[13]/next_state
    0:00:45    1248.9      0.03       0.1       0.0 REGISTER_out/q_reg[13]/next_state
    0:00:45    1248.9      0.03       0.1       0.0                          
    0:00:47    1254.2      0.01       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47    1254.2      0.01       0.0       0.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
    0:00:50    1196.2      0.00       0.0       0.0 REGISTER_out/q_reg[12]/next_state
    0:00:51    1199.7      0.00       0.0       0.0                          
    0:00:51    1199.9      0.00       0.0       0.0                          
    0:00:51    1199.9      0.00       0.0       0.0                          
    0:00:51    1199.9      0.00       0.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
