{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653764263387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653764263390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 20:57:43 2022 " "Processing started: Sat May 28 20:57:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653764263390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764263390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWMgeneration -c PWMgeneration_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWMgeneration -c PWMgeneration_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764263390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653764264053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653764264053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmgeneration_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwmgeneration_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWMgeneration_tb-TestBench " "Found design unit 1: PWMgeneration_tb-TestBench" {  } { { "PWMgeneration_tb.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276057 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWMgeneration_tb " "Found entity 1: PWMgeneration_tb" {  } { { "PWMgeneration_tb.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764276057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmgeneration_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwmgeneration_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWMgeneration_top-RTL " "Found design unit 1: PWMgeneration_top-RTL" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276057 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWMgeneration_top " "Found entity 1: PWMgeneration_top" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764276057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watchdog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watchdog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watchdog-behavior " "Found design unit 1: watchdog-behavior" {  } { { "watchdog.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/watchdog.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276066 ""} { "Info" "ISGN_ENTITY_NAME" "1 watchdog " "Found entity 1: watchdog" {  } { { "watchdog.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/watchdog.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764276066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_reset-behavior " "Found design unit 1: set_reset-behavior" {  } { { "set_reset.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/set_reset.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276067 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_reset " "Found entity 1: set_reset" {  } { { "set_reset.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/set_reset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764276067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-behavior " "Found design unit 1: PWM-behavior" {  } { { "PWM.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276067 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764276067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incdec_duty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incdec_duty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incdec_duty-behavior " "Found design unit 1: incdec_duty-behavior" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276067 ""} { "Info" "ISGN_ENTITY_NAME" "1 incdec_duty " "Found entity 1: incdec_duty" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764276067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pwm_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_package " "Found design unit 1: PWM_package" {  } { { "PWM_pkg.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276076 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PWM_package-body " "Found design unit 2: PWM_package-body" {  } { { "PWM_pkg.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764276076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incdecduty_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incdecduty_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incdecduty_tb-TestBench " "Found design unit 1: incdecduty_tb-TestBench" {  } { { "incdecduty_tb.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276076 ""} { "Info" "ISGN_ENTITY_NAME" "1 incdecduty_tb " "Found entity 1: incdecduty_tb" {  } { { "incdecduty_tb.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653764276076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764276076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "incdec_duty " "Elaborating entity \"incdec_duty\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653764276137 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1653764276987 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1653764276987 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d1\[3\]~reg0 d1\[3\]~reg0_emulated d1\[3\]~1 " "Register \"d1\[3\]~reg0\" is converted into an equivalent circuit using register \"d1\[3\]~reg0_emulated\" and latch \"d1\[3\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d1[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d1\[5\]~reg0 d1\[5\]~reg0_emulated d1\[3\]~1 " "Register \"d1\[5\]~reg0\" is converted into an equivalent circuit using register \"d1\[5\]~reg0_emulated\" and latch \"d1\[3\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d1[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d1\[7\]~reg0 d1\[7\]~reg0_emulated d1\[3\]~1 " "Register \"d1\[7\]~reg0\" is converted into an equivalent circuit using register \"d1\[7\]~reg0_emulated\" and latch \"d1\[3\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d1[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d1\[8\]~reg0 d1\[8\]~reg0_emulated d1\[8\]~9 " "Register \"d1\[8\]~reg0\" is converted into an equivalent circuit using register \"d1\[8\]~reg0_emulated\" and latch \"d1\[8\]~9\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d1[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2\[0\]~reg0 d2\[0\]~reg0_emulated d2\[0\]~1 " "Register \"d2\[0\]~reg0\" is converted into an equivalent circuit using register \"d2\[0\]~reg0_emulated\" and latch \"d2\[0\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2\[1\]~reg0 d2\[1\]~reg0_emulated d2\[1\]~5 " "Register \"d2\[1\]~reg0\" is converted into an equivalent circuit using register \"d2\[1\]~reg0_emulated\" and latch \"d2\[1\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2\[2\]~reg0 d2\[2\]~reg0_emulated d2\[1\]~5 " "Register \"d2\[2\]~reg0\" is converted into an equivalent circuit using register \"d2\[2\]~reg0_emulated\" and latch \"d2\[1\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2\[4\]~reg0 d2\[4\]~reg0_emulated d2\[1\]~5 " "Register \"d2\[4\]~reg0\" is converted into an equivalent circuit using register \"d2\[4\]~reg0_emulated\" and latch \"d2\[1\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2\[6\]~reg0 d2\[6\]~reg0_emulated d2\[0\]~1 " "Register \"d2\[6\]~reg0\" is converted into an equivalent circuit using register \"d2\[6\]~reg0_emulated\" and latch \"d2\[0\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2\[8\]~reg0 d2\[8\]~reg0_emulated d2\[1\]~5 " "Register \"d2\[8\]~reg0\" is converted into an equivalent circuit using register \"d2\[8\]~reg0_emulated\" and latch \"d2\[1\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d1_act\[8\] d1_act\[8\]~_emulated d1\[8\]~9 " "Register \"d1_act\[8\]\" is converted into an equivalent circuit using register \"d1_act\[8\]~_emulated\" and latch \"d1\[8\]~9\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d1_act[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d1_act\[7\] d1_act\[7\]~_emulated d1\[3\]~1 " "Register \"d1_act\[7\]\" is converted into an equivalent circuit using register \"d1_act\[7\]~_emulated\" and latch \"d1\[3\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d1_act[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d1_act\[5\] d1_act\[5\]~_emulated d1\[3\]~1 " "Register \"d1_act\[5\]\" is converted into an equivalent circuit using register \"d1_act\[5\]~_emulated\" and latch \"d1\[3\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d1_act[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d1_act\[3\] d1_act\[3\]~_emulated d1\[3\]~1 " "Register \"d1_act\[3\]\" is converted into an equivalent circuit using register \"d1_act\[3\]~_emulated\" and latch \"d1\[3\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d1_act[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2_act\[0\] d2_act\[0\]~_emulated d2\[0\]~1 " "Register \"d2_act\[0\]\" is converted into an equivalent circuit using register \"d2_act\[0\]~_emulated\" and latch \"d2\[0\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2_act[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2_act\[8\] d2_act\[8\]~_emulated d2\[1\]~5 " "Register \"d2_act\[8\]\" is converted into an equivalent circuit using register \"d2_act\[8\]~_emulated\" and latch \"d2\[1\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2_act[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2_act\[6\] d2_act\[6\]~_emulated d2\[0\]~1 " "Register \"d2_act\[6\]\" is converted into an equivalent circuit using register \"d2_act\[6\]~_emulated\" and latch \"d2\[0\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2_act[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2_act\[4\] d2_act\[4\]~_emulated d2\[1\]~5 " "Register \"d2_act\[4\]\" is converted into an equivalent circuit using register \"d2_act\[4\]~_emulated\" and latch \"d2\[1\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2_act[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2_act\[2\] d2_act\[2\]~_emulated d2\[1\]~5 " "Register \"d2_act\[2\]\" is converted into an equivalent circuit using register \"d2_act\[2\]~_emulated\" and latch \"d2\[1\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2_act[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "d2_act\[1\] d2_act\[1\]~_emulated d2\[1\]~5 " "Register \"d2_act\[1\]\" is converted into an equivalent circuit using register \"d2_act\[1\]~_emulated\" and latch \"d2\[1\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653764276987 "|incdec_duty|d2_act[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1653764276987 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653764277285 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "d1\[1\]~reg0 High " "Register d1\[1\]~reg0 will power up to High" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1653764277417 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "d1\[2\]~reg0 High " "Register d1\[2\]~reg0 will power up to High" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1653764277417 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "d1\[4\]~reg0 High " "Register d1\[4\]~reg0 will power up to High" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1653764277417 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "delay_act\[4\] Low " "Register delay_act\[4\] will power up to Low" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1653764277417 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "delay_act\[3\] Low " "Register delay_act\[3\] will power up to Low" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1653764277417 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "delay_act\[2\] Low " "Register delay_act\[2\] will power up to Low" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1653764277417 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "delay_act\[1\] Low " "Register delay_act\[1\] will power up to Low" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1653764277417 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "d1_act\[4\] High " "Register d1_act\[4\] will power up to High" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1653764277417 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "d1_act\[2\] High " "Register d1_act\[2\] will power up to High" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1653764277417 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "d1_act\[1\] High " "Register d1_act\[1\] will power up to High" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1653764277417 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1653764277417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653764278260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653764278260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653764278443 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653764278443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653764278443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653764278443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653764278483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 20:57:58 2022 " "Processing ended: Sat May 28 20:57:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653764278483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653764278483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653764278483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653764278483 ""}
