ec1aab7816b0 ("drm/amdgpu/swsmu: default to fullscreen 3D profile for dGPUs")
b932d5ad9257 ("drm/amdgpu/swsmu: fix ordering for setting workload_mask")
e098bc9612c2 ("drm/amd/pm: optimize the power related source code layout")
ad1cac262ed2 ("drm/amd/powerplay: update swSMU VCN/JPEG PG logics")
e7a95eea2250 ("drm/amd/powerplay: maximum code sharing around watermarks setting")
a7bae0619903 ("drm/amd/powerplay: move more APIs to smu_cmn.c")
af5ba6d21a70 ("drm/amd/powerplay: common API for disabling all features with exception")
7dbf78051f75 ("drm/amd/powerplay: move ppfeature mask setting to smu_cmn.c")
28251d726b2b ("drm/amd/powerplay: implement smu_cmn_get_enabled_mask() for all ASICs")
b4bb3aaf04af ("drm/amd/powerplay: move dpm feature enablement checking to smu_cmn.c")
4d942ae349bb ("drm/amd/powerplay: move dpm feature support checking to smu_cmn.c")
d23c3ccc2176 ("drm/amd/powerplay: move clock dpm enablement check to smu_v11/v12")
6c339f37f1cd ("drm/amd/powerplay: unify swSMU index to asic specific index mapping")
443c7f3c3641 ("drm/amdgpu: add read amdgpu_gfxoff status in debugfs")
d51dc6132795 ("drm/amd/powerplay: set VCN1 pg only for sienna_cichlid")
3cd7e415aea4 ("drm/amd/powerplay: drop unused code around thermal range setting")
1e1964b777ce ("drm/amd/powerplay: maximum the code sharing on thermal irq setting")
0540ecedcba9 ("drm/amd/powerplay: sort the call flow on temperature ranges retrieving")
2b1f12a2da04 ("drm/amd/powerplay: correct Sienna Cichlid temperature limit settings")
cbf3f132fe5d ("drm/amd/powerplay: correct Navi1X temperature limit settings")
