
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	-wait 120 
Date:		Fri Feb 28 02:02:55 2025
Host:		cn96.it.auth.gr (x86_64 w/Linux 5.14.0-503.23.2.el9_5.x86_64) (12cores*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
OS:		Rocky Linux release 9.5 (Blue Onyx)

License:
		[02:02:55.187761] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (95 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
<CMD> save_global Desktop/picorv32_10.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> set init_mmmc_file Desktop/Views/Default10.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=02/28 02:47:42, mem=975.5M)
#% End Load MMMC data ... (date=02/28 02:47:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=976.1M, current mem=976.1M)
corners

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Desktop/Views/Default10.view
Reading timing timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=32.5M, fe_cpu=3.55min, fe_real=44.80min, fe_mem=1050.7M) ***
#% Begin Load netlist data ... (date=02/28 02:47:43, mem=1001.5M)
*** Begin netlist parsing (mem=1050.7M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 1051.742M, initial mem = 483.844M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1051.7M) ***
#% End Load netlist data ... (date=02/28 02:47:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1015.2M, current mem=1015.2M)
Top level cell is picorv32.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
** info: there are 642 modules.
** info: there are 10326 stdCell insts.

*** Memory Usage v#1 (Current mem = 1111.656M, initial mem = 483.844M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:04.7 real: 0:00:05.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: View10
    RC-Corner Name        : corners
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:03:38, real=0:44:54, peak res=1357.1M, current mem=1357.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 1448 of File genus_invs_des/genus.default_emulate_constraint_mode.sdc : Skipped unsupported command: set_max_dynamic_power


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1376.3M, current mem=1376.3M)
Current (total cpu=0:03:39, real=0:44:54, peak res=1376.3M, current mem=1376.3M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
*** Message Summary: 15 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.99179918705 0.70 15.0 15.0 15.0 15.0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None


viaInitial starts at Fri Feb 28 02:51:22 2025
viaInitial ends at Fri Feb 28 02:51:22 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1550.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
**ERROR: (IMPSYT-6000):	No Object Selected.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1553.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1553.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1553.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1553.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1553.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       12       |        0       |
| Metal11|        6       |       NA       |
+--------+----------------+----------------+
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type tiehi -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type tielo -instanceBasename *
<CMD> createPGPin VDD -net VDD -geom Metal10 10 0 15 15
<CMD> createPGPin VSS -net VSS -geom Metal10 2 0 8 8
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Feb 28 02:53:46 2025 ***
SPECIAL ROUTE ran on directory: /home/n/nikolaoac
SPECIAL ROUTE ran on machine: cn96.it.auth.gr (Linux 5.14.0-503.23.2.el9_5.x86_64 Xeon 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2756.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 155 used
Read in 155 components
  155 core components: 155 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 409 logical pins
Read in 409 nets
Read in 2 special nets, 2 routed
Read in 312 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 244
  Number of Followpin connections: 122
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2764.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 366 wires.
ViaGen created 2196 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       366      |       NA       |
|  Via1  |       244      |        0       |
|  Via2  |       244      |        0       |
|  Via3  |       244      |        0       |
|  Via4  |       244      |        0       |
|  Via5  |       244      |        0       |
|  Via6  |       244      |        0       |
|  Via7  |       244      |        0       |
|  Via8  |       244      |        0       |
|  Via9  |       244      |        0       |
+--------+----------------+----------------+
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> place_opt_design
**INFO: User settings:
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -engine                             aae
setOptMode -allEndPoints                            false
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   0
setOptMode -maxDensity                              0.95
setOptMode -powerEffort                             high
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:04:09.5/0:53:26.3 (0.1), mem = 1555.3M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Estimated cell power/ground rail width = 0.160 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:09.7/0:53:26.5 (0.1), mem = 1554.0M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 399 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "View10" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
clk(200MHz) 
Starting Levelizing
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT)
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 10%
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 20%
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 30%
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 40%
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 50%
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 60%
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 70%
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 80%
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 90%

Finished Levelizing
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT)

Starting Activity Propagation
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 10%
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT): 20%

Finished Activity Propagation
2025-Feb-28 02:56:25 (2025-Feb-28 00:56:25 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 6261 (58.8%) nets
3		: 2915 (27.4%) nets
4     -	14	: 1158 (10.9%) nets
15    -	39	: 299 (2.8%) nets
40    -	79	: 6 (0.1%) nets
80    -	159	: 2 (0.0%) nets
160   -	319	: 3 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=9939 (0 fixed + 9939 movable) #buf cell=0 #inv cell=449 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10644 #term=37119 #term/net=3.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 9939 single + 0 double + 0 multi
Total standard cell length = 16.6902 (mm), area = 0.0285 (mm^2)
Average module density = 0.650.
Density for the design = 0.650.
       = stdcell_area 83451 sites (28540 um^2) / alloc_area 128381 sites (43906 um^2).
Pin Density = 0.2891.
            = total # of pins 37119 / total area 128381.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.204e-10 (5.86e-10 3.34e-10)
              Est.  stn bbox = 9.744e-10 (6.14e-10 3.60e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1684.8M
Iteration  2: Total net bbox = 9.204e-10 (5.86e-10 3.34e-10)
              Est.  stn bbox = 9.744e-10 (6.14e-10 3.60e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1684.8M
*** Finished SKP initialization (cpu=0:00:02.3, real=0:00:03.0)***
Iteration  3: Total net bbox = 2.986e+03 (1.55e+03 1.44e+03)
              Est.  stn bbox = 3.618e+03 (1.89e+03 1.73e+03)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 1764.2M
Iteration  4: Total net bbox = 8.433e+04 (4.32e+04 4.12e+04)
              Est.  stn bbox = 1.085e+05 (5.38e+04 5.47e+04)
              cpu = 0:00:05.8 real = 0:00:07.0 mem = 1788.0M
Iteration  5: Total net bbox = 8.433e+04 (4.32e+04 4.12e+04)
              Est.  stn bbox = 1.085e+05 (5.38e+04 5.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1788.0M
Iteration  6: Total net bbox = 1.328e+05 (7.42e+04 5.86e+04)
              Est.  stn bbox = 1.731e+05 (9.22e+04 8.09e+04)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1767.0M
Iteration  7: Total net bbox = 1.691e+05 (1.01e+05 6.79e+04)
              Est.  stn bbox = 2.165e+05 (1.24e+05 9.24e+04)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1771.1M
Iteration  8: Total net bbox = 1.691e+05 (1.01e+05 6.79e+04)
              Est.  stn bbox = 2.165e+05 (1.24e+05 9.24e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1771.1M
Iteration  9: Total net bbox = 1.664e+05 (9.70e+04 6.94e+04)
              Est.  stn bbox = 2.132e+05 (1.19e+05 9.40e+04)
              cpu = 0:00:05.4 real = 0:00:06.0 mem = 1766.8M
Iteration 10: Total net bbox = 1.664e+05 (9.70e+04 6.94e+04)
              Est.  stn bbox = 2.132e+05 (1.19e+05 9.40e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1766.8M
Iteration 11: Total net bbox = 1.605e+05 (9.19e+04 6.86e+04)
              Est.  stn bbox = 2.045e+05 (1.12e+05 9.22e+04)
              cpu = 0:00:13.3 real = 0:00:13.0 mem = 1766.8M
Iteration 12: Total net bbox = 1.605e+05 (9.19e+04 6.86e+04)
              Est.  stn bbox = 2.045e+05 (1.12e+05 9.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1766.8M
Finished Global Placement (cpu=0:00:38.6, real=0:00:41.0, mem=1766.8M)
Keep Tdgp Graph and DB for later use
Info: 58 clock gating cells identified, 58 (on average) moved 290/5
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:51 mem=1766.8M) ***
Total net bbox length = 1.606e+05 (9.190e+04 6.873e+04) (ext = 1.052e+04)
Move report: Detail placement moves 9938 insts, mean move: 0.63 um, max move: 37.94 um 
	Max move on inst (RC_CG_HIER_INST14/RC_CGIC_INST): (105.85, 83.42) --> (113.00, 52.63)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1795.3MB
Summary Report:
Instances move: 9938 (out of 9939 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 37.94 um (Instance: RC_CG_HIER_INST14/RC_CGIC_INST) (105.852, 83.418) -> (113, 52.63)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: TLATNTSCAX2
Total net bbox length = 1.603e+05 (9.154e+04 6.875e+04) (ext = 1.051e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1795.3MB
*** Finished refinePlace (0:04:52 mem=1795.3M) ***
*** Finished Initial Placement (cpu=0:00:40.1, real=0:00:42.0, mem=1781.3M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  View10
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10644 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10644
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10644 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.822569e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.27 seconds, mem = 1793.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  36815 
[NR-eGR]  Metal2   (2V)         59766  52051 
[NR-eGR]  Metal3   (3H)         80339   4492 
[NR-eGR]  Metal4   (4V)         25368   2030 
[NR-eGR]  Metal5   (5H)         23082    173 
[NR-eGR]  Metal6   (6V)          1495     75 
[NR-eGR]  Metal7   (7H)           854     41 
[NR-eGR]  Metal8   (8V)           158     22 
[NR-eGR]  Metal9   (9H)           287      7 
[NR-eGR]  Metal10  (10V)            1      5 
[NR-eGR]  Metal11  (11H)            2      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       191351  95711 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 160183um
[NR-eGR] Total length: 191351um, number of vias: 95711
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9535um, number of vias: 5865
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.26 seconds, mem = 1791.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:00.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:43, real = 0: 0:46, mem = 1771.0M **
AAE DB initialization (MEM=1793.92 CPU=0:00:00.0 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:44.2/0:00:46.6 (0.9), totSession cpu/real = 0:04:53.9/0:54:13.1 (0.1), mem = 1793.9M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1666.7M, totSessionCpu=0:04:54 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:54.0/0:54:13.1 (0.1), mem = 1793.9M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1801.95 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT)
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 10%
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 20%
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 30%
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 40%
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 50%
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 60%
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 70%
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 80%
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 90%

Finished Levelizing
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT)

Starting Activity Propagation
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT)
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 10%
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT): 20%

Finished Activity Propagation
2025-Feb-28 02:57:11 (2025-Feb-28 00:57:11 GMT)
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1728.3M, totSessionCpu=0:04:58 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1842.32 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10644 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10644
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10644 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.838199e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  36815 
[NR-eGR]  Metal2   (2V)         59978  52232 
[NR-eGR]  Metal3   (3H)         81139   4597 
[NR-eGR]  Metal4   (4V)         25573   2053 
[NR-eGR]  Metal5   (5H)         22699    199 
[NR-eGR]  Metal6   (6V)          2346     67 
[NR-eGR]  Metal7   (7H)           785     33 
[NR-eGR]  Metal8   (8V)           120     22 
[NR-eGR]  Metal9   (9H)           287      7 
[NR-eGR]  Metal10  (10V)            1      5 
[NR-eGR]  Metal11  (11H)            2      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       192930  96030 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 160183um
[NR-eGR] Total length: 192930um, number of vias: 96030
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9697um, number of vias: 5864
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 0.55 sec, Curr Mem: 1848.05 MB )
Extraction called for design 'picorv32' of instances=9939 and nets=10991 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1843.047M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1852.59)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 10805
End delay calculation. (MEM=1999.73 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1999.73 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:05:02 mem=1991.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -63.300 |
|           TNS (ns):|-10828.0 |
|    Violating Paths:|   658   |
|          All Paths:|  2344   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    226 (226)     |   -0.629   |    226 (226)     |
|   max_tran     |   1048 (5056)    |  -38.150   |   1048 (5066)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.003%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1775.9M, totSessionCpu=0:05:02 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.1/0:00:08.4 (1.0), totSession cpu/real = 0:05:02.0/0:54:21.5 (0.1), mem = 1965.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1965.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1965.0M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:02.2/0:54:21.7 (0.1), mem = 1965.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:05:02.4/0:54:21.9 (0.1), mem = 2161.9M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** ForceDownSizing #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:02.8/0:54:22.3 (0.1), mem = 2068.9M
 Design has 10619 nets in selected transition density range, driven by 0 HVT insts, 0 MVT insts and 0 LVT insts
env CDS_WORKAREA is set to /home/n/nikolaoac
             0V	    VSS
           0.9V	    VDD
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.64MB/3295.98MB/1885.64MB)

Begin Processing Timing Window Data for Power Calculation

clk(200MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.64MB/3295.98MB/1885.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.64MB/3295.98MB/1885.64MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT)
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 10%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 20%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 30%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 40%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 50%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 60%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 70%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 80%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 90%

Finished Levelizing
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT)

Starting Activity Propagation
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT)
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 10%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 20%

Finished Activity Propagation
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1886.14MB/3295.98MB/1886.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT)
 ... Calculating switching power
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 10%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 20%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 30%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 40%
2025-Feb-28 02:57:19 (2025-Feb-28 00:57:19 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 02:57:20 (2025-Feb-28 00:57:20 GMT): 60%
2025-Feb-28 02:57:20 (2025-Feb-28 00:57:20 GMT): 70%
2025-Feb-28 02:57:20 (2025-Feb-28 00:57:20 GMT): 80%
2025-Feb-28 02:57:20 (2025-Feb-28 00:57:20 GMT): 90%

Finished Calculating power
2025-Feb-28 02:57:20 (2025-Feb-28 00:57:20 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1886.64MB/3295.98MB/1886.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1886.77MB/3295.98MB/1886.77MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1886.77MB/3295.98MB/1886.77MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1886.77MB/3295.98MB/1886.77MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 02:57:20 (2025-Feb-28 00:57:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.75459067 	   25.9947%
Total Switching Power:       2.14772854 	   73.9865%
Total Leakage Power:         0.00054747 	    0.0189%
Total Power:                 2.90286668
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3281        1.23   0.0001747       1.559       53.69
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.3969      0.9174    0.000366       1.315       45.29
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.02958           0   6.738e-06     0.02959       1.019
-----------------------------------------------------------------------------------------
Total                             0.7546       2.148   0.0005475       2.903         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7546       2.148   0.0005475       2.903         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02958           0   6.738e-06     0.02959       1.019
-----------------------------------------------------------------------------------------
Total                            0.02958           0   6.738e-06     0.02959       1.019
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:            reg_op2_reg[7] (DFFQXL):          0.01361
*              Highest Leakage Power: genblk1.pcpi_mul_mul_2366_47_g13755 (CLKAND2X6):        2.375e-07
*                Total Cap:      1.15936e-10 F
*                Total instances in design:  9939
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1890.39MB/3297.73MB/1890.39MB)

Begin: Forced Downsizing 
** Forced Downsizing WNS Slack -63.300  TNS Slack -10827.960  Density 65.003 
(I,S,L,T): View10: 0.730785, 2.16598, 0.000522658, 2.89728
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|   65.00%|        -| -63.300|-10827.960|   0:00:00.0| 2088.6M|
Total number of fetched objects 10805
End delay calculation. (MEM=2123.59 CPU=0:00:01.5 REAL=0:00:01.0)
|   62.96%|     3539|-105.175|-17300.122|   0:00:04.0| 2115.6M|
+---------+---------+--------+----------+------------+--------+

Change summary: 194 (0/194/0) / 3345 (249/893/2203) sequential/combinational (up/down/same) sizing moves committed. 
** Forced Downsizing WNS Slack -105.175  TNS Slack -17300.122  Density 62.959 
End: Forced Downsizing 
*** ForceDownSizing #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.0/0:00:06.5 (0.9), totSession cpu/real = 0:05:08.8/0:54:28.8 (0.1), mem = 2063.6M
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:08.8/0:54:28.8 (0.1), mem = 2063.6M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.638839, 2.12231, 0.000441351, 2.76159

Footprint cell information for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): View10: 0.638839, 2.12231, 0.000441351, 2.76159
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.8 (0.8), totSession cpu/real = 0:05:11.1/0:54:31.6 (0.1), mem = 2100.0M
Info: 59 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:11.2/0:54:31.8 (0.1), mem = 2157.2M
(I,S,L,T): View10: 0.638839, 2.12231, 0.000441351, 2.76159
Reclaim Optimization WNS Slack -105.175  TNS Slack -17300.122 Density 62.96
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|   62.96%|        -|-105.175|-17300.122|   0:00:00.0| 2157.2M|
Info: 59 clock nets excluded from IPO operation.
|   62.97%|        1|-105.175|-17301.812|   0:00:01.0| 2190.8M|
|   62.97%|        0|-105.175|-17301.812|   0:00:00.0| 2190.8M|
|   62.96%|        2|-105.175|-17299.824|   0:00:00.0| 2190.8M|
|   62.96%|        0|-105.175|-17299.824|   0:00:00.0| 2190.8M|
|   62.96%|        0|-105.175|-17299.824|   0:00:02.0| 2191.8M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -105.175  TNS Slack -17299.824 Density 62.96
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:04.0) **
(I,S,L,T): View10: 0.63889, 2.12233, 0.000441413, 2.76166
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.6/0:00:03.9 (0.9), totSession cpu/real = 0:05:14.8/0:54:35.7 (0.1), mem = 2191.8M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2109.75M, totSessionCpu=0:05:15).
skipped the cell partition in DRV
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:15.0/0:54:36.0 (0.1), mem = 2109.7M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.63889, 2.12233, 0.000441413, 2.76166
(I,S,L,T): View10: 0.63889, 2.12233, 0.000441413, 2.76166
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.2 (0.9), totSession cpu/real = 0:05:17.0/0:54:38.1 (0.1), mem = 2111.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:17.0/0:54:38.1 (0.1), mem = 2111.9M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.63889, 2.12233, 0.000441413, 2.76166
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2249| 13384|   -59.41|   226|   226|    -0.67|     0|     0|     0|     0|  -105.17|-17299.82|       0|       0|       0| 62.96%|          |         |
|   248|   332|    -1.15|   234|   234|    -0.04|     0|     0|     0|     0|    -1.12|   -40.61|     759|     411|     715| 68.90%| 0:00:09.0|  2221.9M|
|   234|   240|    -1.15|   234|   234|    -0.04|     0|     0|     0|     0|    -1.12|   -40.61|       2|       0|      12| 68.91%| 0:00:02.0|  2221.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:11.0 real=0:00:12.0 mem=2221.9M) ***

(I,S,L,T): View10: 0.731786, 2.14876, 0.000575443, 2.88112
*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:12.3/0:00:12.9 (1.0), totSession cpu/real = 0:05:29.3/0:54:51.0 (0.1), mem = 2131.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:35, real = 0:00:38, mem = 1926.7M, totSessionCpu=0:05:29 **
Info: 59 clock nets excluded from IPO operation.
*** GlobalSizing #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:29.4/0:54:51.0 (0.1), mem = 2131.8M
(I,S,L,T): View10: 0.731786, 2.14876, 0.000575443, 2.88112
*info: 59 clock nets excluded
*info: 74 no-driver nets excluded.
Begin: GigaOpt Global Sizing 
** GigaOpt GlsOpt WNS Slack -1.124  TNS Slack -40.612 Density 68.91
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   68.91%|        -|  -1.124| -40.612|   0:00:00.0| 2192.0M|
|   68.92%|       18|  -0.878| -32.309|   0:00:10.0| 2248.7M|
+---------+---------+--------+--------+------------+--------+
** GigaOpt GlsOpt WNS Slack -0.878  TNS Slack -32.309 Density 68.92
Change summary: 0(0) buffer(inverter) were added and 18(0) instances(flop) were resized.
End: GigaOpt Global Sizing 
(I,S,L,T): View10: 0.732059, 2.14889, 0.000575716, 2.88153
*** GlobalSizing #1 [finish] (place_opt_design #1) : cpu/real = 0:00:12.8/0:00:13.4 (1.0), totSession cpu/real = 0:05:42.1/0:55:04.4 (0.1), mem = 2161.6M

Active setup views:
 View10
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 59 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:42.3/0:55:04.6 (0.1), mem = 2199.7M
(I,S,L,T): View10: 0.732059, 2.14889, 0.000575716, 2.88153
*info: 59 clock nets excluded
*info: 74 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.878  TNS Slack -32.309 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.878| -32.309|   68.92%|   0:00:00.0| 2237.9M|    View10|  default| mem_la_addr[28]                                   |
|  -0.718| -20.169|   68.91%|   0:00:02.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|  -0.718| -20.169|   68.92%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|  -0.718| -20.169|   68.92%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|  -0.527|  -7.114|   68.94%|   0:00:01.0| 2257.0M|    View10|  default| mem_la_addr[30]                                   |
|  -0.380|  -4.029|   68.94%|   0:00:01.0| 2257.0M|    View10|  default| mem_la_addr[30]                                   |
|  -0.380|  -4.029|   68.95%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[30]                                   |
|  -0.380|  -4.029|   68.95%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[30]                                   |
|  -0.288|  -2.469|   68.96%|   0:00:01.0| 2257.0M|    View10|  default| mem_la_addr[29]                                   |
|  -0.288|  -2.469|   68.96%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[29]                                   |
|  -0.288|  -2.469|   68.96%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[29]                                   |
|  -0.288|  -2.469|   68.96%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[29]                                   |
|  -0.099|  -0.420|   69.00%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|  -0.099|  -0.420|   69.00%|   0:00:01.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|  -0.099|  -0.420|   69.00%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|  -0.099|  -0.420|   69.00%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|  -0.099|  -0.387|   69.00%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|  -0.099|  -0.387|   69.00%|   0:00:01.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|  -0.099|  -0.387|   69.00%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|  -0.099|  -0.387|   69.00%|   0:00:00.0| 2257.0M|    View10|  default| mem_la_addr[28]                                   |
|   0.000|   0.000|   69.04%|   0:00:00.0| 2257.0M|        NA|       NA| NA                                                |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:07.0 real=0:00:08.0 mem=2257.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.0 real=0:00:08.0 mem=2257.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): View10: 0.736253, 2.15082, 0.000580104, 2.88765
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.7/0:00:10.2 (0.9), totSession cpu/real = 0:05:51.9/0:55:14.8 (0.1), mem = 2162.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:52.1/0:55:15.0 (0.1), mem = 2220.1M
(I,S,L,T): View10: 0.736253, 2.15082, 0.000580104, 2.88765
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.04
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.04%|        -|   0.000|   0.000|   0:00:00.0| 2222.1M|
Info: 59 clock nets excluded from IPO operation.
|   69.02%|        5|   0.000|   0.000|   0:00:02.0| 2245.7M|
|   69.02%|        0|   0.000|   0.000|   0:00:00.0| 2245.7M|
|   68.97%|       13|   0.000|   0.000|   0:00:01.0| 2245.7M|
|   68.64%|      314|   0.000|   0.000|   0:00:02.0| 2245.7M|
|   68.63%|       19|   0.000|   0.000|   0:00:01.0| 2245.7M|
|   68.63%|        0|   0.000|   0.000|   0:00:00.0| 2245.7M|
|   68.63%|        0|   0.000|   0.000|   0:00:01.0| 2245.7M|
|   68.63%|        0|   0.000|   0.000|   0:00:00.0| 2245.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.63
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.9) (real = 0:00:08.0) **
(I,S,L,T): View10: 0.729388, 2.14859, 0.000569087, 2.87855
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:08.0/0:00:08.5 (0.9), totSession cpu/real = 0:06:00.1/0:55:23.5 (0.1), mem = 2245.7M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:09, mem=2161.67M, totSessionCpu=0:06:00).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:00.4/0:55:23.8 (0.1), mem = 2161.7M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  View10
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11803 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11718
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11718 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.843979e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-16)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.05%)         5( 0.03%)         0( 0.00%)         2( 0.01%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         3( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         2( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5 ( 5)         1( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total        15( 0.01%)         5( 0.00%)         0( 0.00%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.31 seconds, mem = 2173.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.2, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.535e+05 (9.01e+04 6.33e+04)
              Est.  stn bbox = 1.951e+05 (1.09e+05 8.58e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 2213.6M
Iteration  7: Total net bbox = 1.575e+05 (9.07e+04 6.67e+04)
              Est.  stn bbox = 1.997e+05 (1.10e+05 8.99e+04)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 2201.6M
Iteration  8: Total net bbox = 1.566e+05 (9.03e+04 6.63e+04)
              Est.  stn bbox = 1.985e+05 (1.09e+05 8.94e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 2196.6M
Iteration  9: Total net bbox = 1.586e+05 (9.04e+04 6.82e+04)
              Est.  stn bbox = 1.998e+05 (1.09e+05 9.10e+04)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 2196.6M
Iteration 10: Total net bbox = 1.535e+05 (8.58e+04 6.77e+04)
              Est.  stn bbox = 1.933e+05 (1.03e+05 9.03e+04)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 2196.6M
Move report: Timing Driven Placement moves 11098 insts, mean move: 9.69 um, max move: 87.65 um 
	Max move on inst (FE_OFC330_pcpi_rs1_3): (153.80, 38.95) --> (181.60, 98.80)

Finished Incremental Placement (cpu=0:00:16.0, real=0:00:17.0, mem=2196.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:17 mem=2196.6M) ***
Total net bbox length = 1.571e+05 (8.806e+04 6.908e+04) (ext = 1.015e+04)
Move report: Detail placement moves 11098 insts, mean move: 0.63 um, max move: 19.78 um 
	Max move on inst (FE_OFC901_n_1999): (44.05, 109.05) --> (57.00, 102.22)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2201.5MB
Summary Report:
Instances move: 11098 (out of 11098 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 19.78 um (Instance: FE_OFC901_n_1999) (44.0465, 109.048) -> (57, 102.22)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.589e+05 (8.838e+04 7.057e+04) (ext = 1.014e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2201.5MB
*** Finished refinePlace (0:06:18 mem=2201.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11803 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11803
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11803 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.787343e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.28 seconds, mem = 2193.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   39131 
[NR-eGR]  Metal2   (2V)         58598   54267 
[NR-eGR]  Metal3   (3H)         76917    5392 
[NR-eGR]  Metal4   (4V)         27179    2300 
[NR-eGR]  Metal5   (5H)         22747     196 
[NR-eGR]  Metal6   (6V)          1537      81 
[NR-eGR]  Metal7   (7H)          1119      32 
[NR-eGR]  Metal8   (8V)            69      22 
[NR-eGR]  Metal9   (9H)           102       7 
[NR-eGR]  Metal10  (10V)            1       5 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       188270  101433 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 158946um
[NR-eGR] Total length: 188270um, number of vias: 101433
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9702um, number of vias: 5935
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.30 seconds, mem = 2188.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:18.2, real=0:00:19.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2165.6M)
Extraction called for design 'picorv32' of instances=11098 and nets=12145 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2165.598M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:25, real = 0:01:30, mem = 1925.1M, totSessionCpu=0:06:19 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2159.69)
Total number of fetched objects 11964
End delay calculation. (MEM=2187.64 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2187.64 CPU=0:00:01.9 REAL=0:00:02.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:21.4/0:00:22.5 (0.9), totSession cpu/real = 0:06:21.8/0:55:46.3 (0.1), mem = 2187.6M
skipped the cell partition in DRV
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:22.1/0:55:46.6 (0.1), mem = 2203.6M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.729375, 2.13773, 0.000569087, 2.86767
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   425|   743|    -1.17|   234|   234|    -0.20|     0|     0|     0|     0|    -0.22|    -3.93|       0|       0|       0| 68.63%|          |         |
|   273|   324|    -1.14|   234|   234|    -0.20|     0|     0|     0|     0|    -0.02|    -0.03|      83|      10|     344| 70.79%| 0:00:05.0|  2287.9M|
|   242|   252|    -0.73|   234|   234|    -0.20|     0|     0|     0|     0|    -0.02|    -0.03|      24|       0|      52| 71.20%| 0:00:03.0|  2287.9M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.03|       2|       0|       9| 71.24%| 0:00:03.0|  2287.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 233 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   233 net(s): Could not be fixed because the gain is not enough.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:10.7 real=0:00:11.0 mem=2287.9M) ***

*** Starting refinePlace (0:06:35 mem=2263.9M) ***
Total net bbox length = 1.591e+05 (8.849e+04 7.066e+04) (ext = 9.690e+03)
Move report: Detail placement moves 1195 insts, mean move: 2.90 um, max move: 19.71 um 
	Max move on inst (FE_OFC703_mem_la_addr_3): (164.20, 18.43) --> (182.20, 16.72)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2267.0MB
Summary Report:
Instances move: 1195 (out of 11217 movable)
Instances flipped: 0
Mean displacement: 2.90 um
Max displacement: 19.71 um (Instance: FE_OFC703_mem_la_addr_3) (164.2, 18.43) -> (182.2, 16.72)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.621e+05 (8.987e+04 7.221e+04) (ext = 1.046e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2267.0MB
*** Finished refinePlace (0:06:35 mem=2267.0M) ***
*** maximum move = 19.71 um ***
*** Finished re-routing un-routed nets (2262.0M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2262.0M) ***
(I,S,L,T): View10: 0.774937, 2.15562, 0.000659196, 2.93122
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:13.7/0:00:14.4 (1.0), totSession cpu/real = 0:06:35.8/0:56:01.0 (0.1), mem = 2177.9M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.23min real=0.23min mem=2177.9M)
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.018  | -0.018  |  1.184  | -0.014  |
|           TNS (ns):| -0.032  | -0.018  |  0.000  | -0.014  |
|    Violating Paths:|    2    |    1    |    0    |    1    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    240 (246)     |   -0.335   |    240 (246)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.236%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:42, real = 0:01:48, mem = 1955.7M, totSessionCpu=0:06:36 **
*** Timing NOT met, worst failing slack is -0.018
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 59 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:36.1/0:56:01.4 (0.1), mem = 2178.1M
(I,S,L,T): View10: 0.774937, 2.15562, 0.000659196, 2.93122
*info: 59 clock nets excluded
*info: 74 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.032 Density 71.24
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.014|-0.014|
|reg2cgate | 1.184| 0.000|
|reg2reg   |-0.018|-0.018|
|HEPG      |-0.018|-0.018|
|All Paths |-0.018|-0.032|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.018|   -0.018|  -0.018|   -0.032|   71.24%|   0:00:00.0| 2235.3M|    View10|  reg2reg| genblk1.pcpi_mul_rd_reg[45]/D                     |
|   0.035|   -0.014|   0.000|   -0.014|   71.24%|   0:00:00.0| 2254.4M|    View10|  reg2reg| genblk1.pcpi_mul_rd_reg[55]/D                     |
|   0.057|   -0.014|   0.000|   -0.014|   71.24%|   0:00:00.0| 2254.4M|        NA|       NA| NA                                                |
|   0.057|   -0.014|   0.000|   -0.014|   71.24%|   0:00:00.0| 2254.4M|    View10|       NA| NA                                                |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2254.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.014|   -0.014|  -0.014|   -0.014|   71.24%|   0:00:00.0| 2254.4M|    View10|  default| mem_la_addr[30]                                   |
|   0.047|    0.047|   0.000|    0.000|   71.24%|   0:00:00.0| 2258.9M|    View10|  default| mem_la_addr[28]                                   |
|   0.048|    0.048|   0.000|    0.000|   71.24%|   0:00:00.0| 2258.9M|    View10|  default| mem_la_addr[28]                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2258.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2258.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.048|0.000|
|reg2cgate |1.184|0.000|
|reg2reg   |0.064|0.000|
|HEPG      |0.064|0.000|
|All Paths |0.048|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 71.24
*** Starting refinePlace (0:06:40 mem=2258.9M) ***
Total net bbox length = 1.621e+05 (8.987e+04 7.224e+04) (ext = 1.046e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2258.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 0.80 um, max move: 0.80 um 
	Max move on inst (FE_RC_13_0): (175.20, 74.86) --> (174.40, 74.86)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2258.9MB
Summary Report:
Instances move: 1 (out of 11218 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 0.80 um (Instance: FE_RC_13_0) (175.2, 74.86) -> (174.4, 74.86)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.621e+05 (8.987e+04 7.224e+04) (ext = 1.046e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2258.9MB
*** Finished refinePlace (0:06:40 mem=2258.9M) ***
*** maximum move = 0.80 um ***
*** Finished re-routing un-routed nets (2258.9M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2258.9M) ***
** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 71.24
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.048|0.000|
|reg2cgate |1.184|0.000|
|reg2reg   |0.064|0.000|
|HEPG      |0.064|0.000|
|All Paths |0.048|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:03.0 mem=2258.9M) ***

(I,S,L,T): View10: 0.775301, 2.15584, 0.0006593, 2.9318
*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.2/0:00:04.5 (0.9), totSession cpu/real = 0:06:40.4/0:56:05.9 (0.1), mem = 2176.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:40.6/0:56:06.2 (0.1), mem = 2234.1M
(I,S,L,T): View10: 0.775301, 2.15584, 0.0006593, 2.9318
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.24
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.24%|        -|   0.000|   0.000|   0:00:00.0| 2234.1M|
|   70.17%|      396|   0.000|   0.000|   0:00:18.0| 2321.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.17
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:19.0) **
(I,S,L,T): View10: 0.767782, 2.15594, 0.000645693, 2.92437
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:17.7/0:00:18.5 (1.0), totSession cpu/real = 0:06:58.3/0:56:24.7 (0.1), mem = 2321.0M
End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:19, mem=2184.93M, totSessionCpu=0:06:58).
Info: 59 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:58.5/0:56:24.9 (0.1), mem = 2242.2M
(I,S,L,T): View10: 0.767782, 2.15594, 0.000645693, 2.92437
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.17
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.17%|        -|   0.000|   0.000|   0:00:00.0| 2242.2M|
|   70.17%|        0|   0.000|   0.000|   0:00:00.0| 2242.2M|
|   70.10%|       20|   0.000|   0.000|   0:00:01.0| 2265.8M|
|   69.93%|       94|   0.000|   0.000|   0:00:02.0| 2265.8M|
|   69.92%|        7|   0.000|   0.000|   0:00:00.0| 2265.8M|
|   69.92%|        0|   0.000|   0.000|   0:00:00.0| 2265.8M|
|   69.92%|        0|   0.000|   0.000|   0:00:02.0| 2267.0M|
|   69.92%|        0|   0.000|   0.000|   0:00:00.0| 2267.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.92
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 178 skipped = 0, called in commitmove = 101, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
(I,S,L,T): View10: 0.763635, 2.15466, 0.000640716, 2.91893
*** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:04.7/0:00:05.1 (0.9), totSession cpu/real = 0:07:03.3/0:56:30.0 (0.1), mem = 2267.0M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2185.93M, totSessionCpu=0:07:03).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:03.4/0:56:30.1 (0.1), mem = 2185.9M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.763635, 2.15466, 0.000640716, 2.91893
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   250|   270|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 69.92%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.01|     0.00|      12|       2|      17| 70.00%| 0:00:03.0|  2309.5M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.00%| 0:00:03.0|  2276.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.2 real=0:00:07.0 mem=2276.0M) ***

(I,S,L,T): View10: 0.764694, 2.15494, 0.000642339, 2.92027
*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:07.6/0:00:07.7 (1.0), totSession cpu/real = 0:07:11.0/0:56:37.8 (0.1), mem = 2186.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:11 mem=2186.9M) ***

Starting Small incrNP...

Move report: incrNP moves 787 insts, mean move: 0.75 um, max move: 2.71 um 
	Max move on inst (g67896): (209.80, 129.58) --> (208.80, 131.29)
Finished incrNP (cpu=0:00:00.3, real=0:00:00.0, mem=2191.9M)
End of Small incrNP (cpu=0:00:00.3, real=0:00:00.0)
Move report: Detail placement moves 2018 insts, mean move: 1.49 um, max move: 10.04 um 
	Max move on inst (FE_OFC1355_n_2865): (48.40, 136.42) --> (51.60, 143.26)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2196.7MB
Summary Report:
Instances move: 2489 (out of 10926 movable)
Instances flipped: 0
Mean displacement: 1.37 um
Max displacement: 10.04 um (Instance: FE_OFC1355_n_2865) (48.4, 136.42) -> (51.6, 143.26)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2196.7MB
*** Finished refinePlace (0:07:12 mem=2196.7M) ***
**optDesign ... cpu = 0:02:19, real = 0:02:26, mem = 1971.2M, totSessionCpu=0:07:12 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |  1.168  |  0.009  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.997%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 59 clock nets excluded from IPO operation.

Begin: Dynamic Power Optimization
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1971.30MB/3449.55MB/2012.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1971.30MB/3449.55MB/2012.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1971.30MB/3449.55MB/2012.29MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT)
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 10%
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 20%
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 30%
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 40%
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 50%
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 60%
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 70%
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 80%
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 90%

Finished Levelizing
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT)

Starting Activity Propagation
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT)
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 10%
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT): 20%

Finished Activity Propagation
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1971.43MB/3449.55MB/2012.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 02:59:36 (2025-Feb-28 00:59:36 GMT)
 ... Calculating switching power
2025-Feb-28 02:59:37 (2025-Feb-28 00:59:37 GMT): 10%
2025-Feb-28 02:59:37 (2025-Feb-28 00:59:37 GMT): 20%
2025-Feb-28 02:59:37 (2025-Feb-28 00:59:37 GMT): 30%
2025-Feb-28 02:59:37 (2025-Feb-28 00:59:37 GMT): 40%
2025-Feb-28 02:59:37 (2025-Feb-28 00:59:37 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 02:59:37 (2025-Feb-28 00:59:37 GMT): 60%
2025-Feb-28 02:59:37 (2025-Feb-28 00:59:37 GMT): 70%
2025-Feb-28 02:59:37 (2025-Feb-28 00:59:37 GMT): 80%
2025-Feb-28 02:59:37 (2025-Feb-28 00:59:37 GMT): 90%

Finished Calculating power
2025-Feb-28 02:59:38 (2025-Feb-28 00:59:38 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1971.55MB/3449.55MB/2012.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1971.55MB/3449.55MB/2012.29MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1971.55MB/3449.55MB/2012.29MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1971.55MB/3449.55MB/2012.29MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 02:59:38 (2025-Feb-28 00:59:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.79472427 	   27.1003%
Total Switching Power:       2.13714104 	   72.8770%
Total Leakage Power:         0.00066558 	    0.0227%
Total Power:                 2.93253090
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04772   0.0001705      0.3768       12.85
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4363       2.089   0.0004884       2.526       86.14
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                             0.7947       2.137   0.0006656       2.933         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7947       2.137   0.0006656       2.933         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                            0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1010_mem_la_addr_2 (CLKINVX20):          0.01282
*              Highest Leakage Power: FE_OFC1213_mem_la_wdata_19 (CLKBUFX20):        6.215e-07
*                Total Cap:      1.16243e-10 F
*                Total instances in design: 10926
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1974.55MB/3449.55MB/2012.29MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.009|0.000|
|reg2cgate |1.168|0.000|
|reg2reg   |0.008|0.000|
|HEPG      |0.008|0.000|
|All Paths |0.008|0.000|
+----------+-----+-----+

env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1990.92MB/3549.20MB/2015.30MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1990.92MB/3549.20MB/2015.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1990.92MB/3549.20MB/2015.30MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT)
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 10%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 20%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 30%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 40%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 50%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 60%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 70%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 80%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 90%

Finished Levelizing
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT)

Starting Activity Propagation
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT)
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 10%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 20%

Finished Activity Propagation
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1991.04MB/3549.20MB/2015.30MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT)
 ... Calculating switching power
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 10%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 20%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 30%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 40%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 60%
2025-Feb-28 02:59:59 (2025-Feb-28 00:59:59 GMT): 70%
2025-Feb-28 03:00:00 (2025-Feb-28 01:00:00 GMT): 80%
2025-Feb-28 03:00:00 (2025-Feb-28 01:00:00 GMT): 90%

Finished Calculating power
2025-Feb-28 03:00:00 (2025-Feb-28 01:00:00 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1991.04MB/3549.20MB/2015.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1991.04MB/3549.20MB/2015.30MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1991.04MB/3549.20MB/2015.30MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1991.04MB/3549.20MB/2015.30MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:00:00 (2025-Feb-28 01:00:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.79467417 	   27.1034%
Total Switching Power:       2.13666390 	   72.8738%
Total Leakage Power:         0.00066644 	    0.0227%
Total Power:                 2.93200451
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04782   0.0001705      0.3769       12.85
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4362       2.089   0.0004892       2.526       86.14
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                             0.7947       2.137   0.0006664       2.932         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7947       2.137   0.0006664       2.932         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                            0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1010_mem_la_addr_2 (CLKINVX20):          0.01282
*              Highest Leakage Power: FE_OFC1213_mem_la_wdata_19 (CLKBUFX20):        6.215e-07
*                Total Cap:      1.1623e-10 F
*                Total instances in design: 10919
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1994.29MB/3550.95MB/2015.30MB)

OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.008|0.000|
|reg2cgate |1.168|0.000|
|reg2reg   |0.009|0.000|
|HEPG      |0.009|0.000|
|All Paths |0.008|0.000|
+----------+-----+-----+

End: Dynamic Power Optimization (cpu=0:00:22, real=0:00:22, mem=2222.32M, totSessionCpu=0:07:37).
**optDesign ... cpu = 0:02:43, real = 0:02:51, mem = 1973.6M, totSessionCpu=0:07:37 **
Register exp ratio and priority group on 0 nets on 11727 nets : 

Active setup views:
 View10
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=10919 and nets=11967 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2208.961M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2194.98)
Total number of fetched objects 11785
End delay calculation. (MEM=2222.19 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2222.19 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:07:40 mem=2222.2M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11624 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11624
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11624 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.797261e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.29 sec, Curr Mem: 2230.19 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:46, real = 0:02:55, mem = 1972.7M, totSessionCpu=0:07:40 **
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1969.50MB/3394.73MB/2015.30MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1969.50MB/3394.73MB/2015.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1969.50MB/3394.73MB/2015.30MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT)
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 10%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 20%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 30%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 40%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 50%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 60%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 70%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 80%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 90%

Finished Levelizing
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT)

Starting Activity Propagation
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT)
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 10%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1969.88MB/3394.73MB/2015.30MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT)
 ... Calculating switching power
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 10%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 20%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 30%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 40%
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:00:05 (2025-Feb-28 01:00:05 GMT): 60%
2025-Feb-28 03:00:06 (2025-Feb-28 01:00:06 GMT): 70%
2025-Feb-28 03:00:06 (2025-Feb-28 01:00:06 GMT): 80%
2025-Feb-28 03:00:06 (2025-Feb-28 01:00:06 GMT): 90%

Finished Calculating power
2025-Feb-28 03:00:06 (2025-Feb-28 01:00:06 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1969.88MB/3394.73MB/2015.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1969.88MB/3394.73MB/2015.30MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1969.88MB/3394.73MB/2015.30MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1969.88MB/3394.73MB/2015.30MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:00:06 (2025-Feb-28 01:00:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.79467414 	   27.1034%
Total Switching Power:       2.13666390 	   72.8738%
Total Leakage Power:         0.00066644 	    0.0227%
Total Power:                 2.93200447
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04782   0.0001705      0.3769       12.85
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4362       2.089   0.0004892       2.526       86.14
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                             0.7947       2.137   0.0006664       2.932         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7947       2.137   0.0006664       2.932         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                            0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1973.25MB/3394.73MB/2015.30MB)


Output file is ./timingReports/picorv32_preCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.010  |  1.168  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.334   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.088%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:49, real = 0:03:00, mem = 1971.8M, totSessionCpu=0:07:43 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:03:33, real = 0:03:47, mem = 2093.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 8 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:03:33.3/0:03:46.5 (0.9), totSession cpu/real = 0:07:42.8/0:57:12.8 (0.1), mem = 2093.6M
<CMD> checkPlace picorv32.checkPlace
Begin checking placement ... (start mem=2107.7M, init mem=2107.7M)
*info: Placed = 10919         
*info: Unplaced = 0           
Placement Density:70.09%(30773/43906)
Placement Density (including fixed std cells):70.09%(30773/43906)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2107.7M)
<CMD> setDrawView place
<CMD> fit
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { View10 }
setOptMode -activeSetupViews                        { View10 }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { View10}
setOptMode -autoTDGRSetupViews                      { View10}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   0
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             high
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #2 [begin] : totSession cpu/real = 0:07:47.1/0:58:24.0 (0.1), mem = 2107.7M
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:47.2/0:58:24.2 (0.1), mem = 2101.7M
*** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:47.2/0:58:24.2 (0.1), mem = 2101.7M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1865.6M, totSessionCpu=0:07:47 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:47.2/0:58:24.2 (0.1), mem = 2101.7M
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2025-Feb-28 03:01:21 (2025-Feb-28 01:01:21 GMT)
2025-Feb-28 03:01:22 (2025-Feb-28 01:01:22 GMT): 10%
2025-Feb-28 03:01:22 (2025-Feb-28 01:01:22 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:01:22 (2025-Feb-28 01:01:22 GMT)
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1917.6M, totSessionCpu=0:07:51 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2162.30 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11624 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11624
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11624 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.811454e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   38773 
[NR-eGR]  Metal2   (2V)         59039   53698 
[NR-eGR]  Metal3   (3H)         78008    5465 
[NR-eGR]  Metal4   (4V)         28382    2285 
[NR-eGR]  Metal5   (5H)         21462     190 
[NR-eGR]  Metal6   (6V)          2097      80 
[NR-eGR]  Metal7   (7H)          1207      36 
[NR-eGR]  Metal8   (8V)           131      22 
[NR-eGR]  Metal9   (9H)           231       7 
[NR-eGR]  Metal10  (10V)            0       5 
[NR-eGR]  Metal11  (11H)            3       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       190561  100561 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 160500um
[NR-eGR] Total length: 190561um, number of vias: 100561
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9884um, number of vias: 5905
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.66 sec, Curr Mem: 2152.75 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'picorv32' of instances=10919 and nets=11967 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2149.754M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2151.77)
Total number of fetched objects 11785
End delay calculation. (MEM=2171.72 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2171.72 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:07:55 mem=2171.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.034  |
|           TNS (ns):| -0.110  |
|    Violating Paths:|    5    |
|          All Paths:|  2344   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    235 (236)     |   -0.338   |    235 (236)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.088%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1919.3M, totSessionCpu=0:07:55 **
*** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:07.8/0:00:08.2 (1.0), totSession cpu/real = 0:07:55.0/0:58:32.3 (0.1), mem = 2139.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2139.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2139.0M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:55.2/0:58:32.5 (0.1), mem = 2139.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:07:55.4/0:58:32.7 (0.1), mem = 2334.3M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** ForceDownSizing #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:55.7/0:58:33.1 (0.1), mem = 2241.3M
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2022.59MB/3453.07MB/2022.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2022.59MB/3453.07MB/2022.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2022.59MB/3453.07MB/2022.59MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT)
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT): 10%
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT): 20%
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT): 30%
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT): 40%
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT): 50%
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT): 60%
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT): 70%
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT): 80%
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT): 90%

Finished Levelizing
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT)

Starting Activity Propagation
2025-Feb-28 03:01:29 (2025-Feb-28 01:01:29 GMT)
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT): 10%
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2022.71MB/3453.07MB/2022.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT)
 ... Calculating switching power
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT): 10%
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT): 20%
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT): 30%
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT): 40%
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT): 60%
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT): 70%
2025-Feb-28 03:01:30 (2025-Feb-28 01:01:30 GMT): 80%
2025-Feb-28 03:01:31 (2025-Feb-28 01:01:31 GMT): 90%

Finished Calculating power
2025-Feb-28 03:01:31 (2025-Feb-28 01:01:31 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2022.71MB/3453.07MB/2022.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2022.71MB/3453.07MB/2022.71MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2022.71MB/3453.07MB/2022.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2022.71MB/3453.07MB/2022.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:01:31 (2025-Feb-28 01:01:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.79457206 	   27.0499%
Total Switching Power:       2.14219669 	   72.9275%
Total Leakage Power:         0.00066644 	    0.0227%
Total Power:                 2.93743518
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04834   0.0001705      0.3774       12.85
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4361       2.094   0.0004892        2.53       86.15
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.02959           0   6.738e-06     0.02959       1.007
-----------------------------------------------------------------------------------------
Total                             0.7946       2.142   0.0006664       2.937         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7946       2.142   0.0006664       2.937         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02959           0   6.738e-06     0.02959       1.007
-----------------------------------------------------------------------------------------
Total                            0.02959           0   6.738e-06     0.02959       1.007
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1010_mem_la_addr_2 (CLKINVX20):          0.01282
*              Highest Leakage Power: FE_OFC1213_mem_la_wdata_19 (CLKBUFX20):        6.215e-07
*                Total Cap:      1.16477e-10 F
*                Total instances in design: 10919
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2025.71MB/3454.82MB/2025.71MB)

Begin: Forced Downsizing 
** Forced Downsizing WNS Slack -0.034  TNS Slack -0.110  Density 70.088 
(I,S,L,T): View10: 0.764632, 2.15491, 0.00064315, 2.92019
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.09%|        -|  -0.034|  -0.110|   0:00:00.0| 2259.0M|
Total number of fetched objects 11785
End delay calculation. (MEM=2278.46 CPU=0:00:01.6 REAL=0:00:02.0)
|   65.82%|     1745| -11.135|-1414.385|   0:00:04.0| 2270.5M|
+---------+---------+--------+--------+------------+--------+

Change summary: 6 (0/6/0) / 1739 (141/838/760) sequential/combinational (up/down/same) sizing moves committed. 
** Forced Downsizing WNS Slack -11.135  TNS Slack -1414.385  Density 65.821 
End: Forced Downsizing 
*** ForceDownSizing #1 [finish] (place_opt_design #2) : cpu/real = 0:00:05.9/0:00:06.2 (0.9), totSession cpu/real = 0:08:01.6/0:58:39.3 (0.1), mem = 2228.5M
*** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:08:01.7/0:58:39.3 (0.1), mem = 2228.5M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.668122, 2.12132, 0.00047604, 2.78992

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): View10: 0.668122, 2.12132, 0.00047604, 2.78992
*** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:08:03.5/0:58:41.2 (0.1), mem = 2260.0M
Info: 59 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:08:03.6/0:58:41.3 (0.1), mem = 2317.3M
(I,S,L,T): View10: 0.668122, 2.12132, 0.00047604, 2.78992
Reclaim Optimization WNS Slack -11.135  TNS Slack -1414.385 Density 65.82
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   65.82%|        -| -11.135|-1414.385|   0:00:00.0| 2317.3M|
Info: 59 clock nets excluded from IPO operation.
|   65.82%|        0| -11.135|-1414.385|   0:00:00.0| 2317.3M|
|   65.78%|       12| -11.135|-1414.302|   0:00:01.0| 2342.9M|
|   65.78%|        0| -11.135|-1414.302|   0:00:01.0| 2342.9M|
|   65.78%|        0| -11.135|-1414.302|   0:00:01.0| 2342.9M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -11.135  TNS Slack -1414.302 Density 65.78
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:05.0) **
(I,S,L,T): View10: 0.667708, 2.12123, 0.000475427, 2.78941
*** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:04.3/0:00:04.4 (1.0), totSession cpu/real = 0:08:08.0/0:58:45.8 (0.1), mem = 2342.9M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=2260.79M, totSessionCpu=0:08:08).
skipped the cell partition in DRV
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:08:08.1/0:58:46.0 (0.1), mem = 2260.8M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.667708, 2.12123, 0.000475427, 2.78941
(I,S,L,T): View10: 0.667708, 2.12123, 0.000475427, 2.78941
*** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:08:10.0/0:58:47.9 (0.1), mem = 2263.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:08:10.0/0:58:47.9 (0.1), mem = 2263.0M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.667708, 2.12123, 0.000475427, 2.78941
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1390| 10128|   -18.48|   234|   234|    -0.24|     0|     0|     0|     0|   -11.14| -1414.30|       0|       0|       0| 65.78%|          |         |
|   249|   335|    -1.15|   234|   234|    -0.04|     0|     0|     0|     0|    -1.02|   -31.47|     265|     338|     760| 69.58%| 0:00:08.0|  2352.9M|
|   235|   236|    -1.15|   234|   234|    -0.04|     0|     0|     0|     0|    -1.02|   -30.42|       2|       0|      13| 69.59%| 0:00:01.0|  2352.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:09.0 real=0:00:09.0 mem=2352.9M) ***

(I,S,L,T): View10: 0.732696, 2.14297, 0.000575434, 2.87625
*** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:10.3/0:00:10.9 (0.9), totSession cpu/real = 0:08:20.3/0:58:58.8 (0.1), mem = 2265.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 2025.8M, totSessionCpu=0:08:20 **
Info: 59 clock nets excluded from IPO operation.
*** GlobalSizing #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:08:20.4/0:58:58.8 (0.1), mem = 2265.8M
(I,S,L,T): View10: 0.732696, 2.14297, 0.000575434, 2.87625
*info: 59 clock nets excluded
*info: 75 no-driver nets excluded.
Begin: GigaOpt Global Sizing 
** GigaOpt GlsOpt WNS Slack -1.018  TNS Slack -30.424 Density 69.59
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.59%|        -|  -1.018| -30.424|   0:00:00.0| 2323.1M|
|   69.59%|       48|  -0.762| -21.759|   0:00:10.0| 2372.2M|
+---------+---------+--------+--------+------------+--------+
** GigaOpt GlsOpt WNS Slack -0.762  TNS Slack -21.759 Density 69.59
Change summary: 1(0) buffer(inverter) were added and 47(0) instances(flop) were resized.
End: GigaOpt Global Sizing 
(I,S,L,T): View10: 0.732793, 2.14319, 0.000575854, 2.87656
*** GlobalSizing #1 [finish] (place_opt_design #2) : cpu/real = 0:00:11.9/0:00:12.1 (1.0), totSession cpu/real = 0:08:32.3/0:59:10.9 (0.1), mem = 2287.1M

Active setup views:
 View10
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 59 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:08:32.5/0:59:11.1 (0.1), mem = 2325.3M
(I,S,L,T): View10: 0.732793, 2.14319, 0.000575854, 2.87656
*info: 59 clock nets excluded
*info: 75 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.762  TNS Slack -21.759 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.762| -21.759|   69.59%|   0:00:00.0| 2363.4M|    View10|  default| mem_la_addr[28]                                   |
|  -0.762| -15.990|   69.58%|   0:00:01.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.762| -15.990|   69.58%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.762| -15.990|   69.58%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.531|  -6.962|   69.60%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[23]                                   |
|  -0.462|  -5.505|   69.60%|   0:00:01.0| 2390.5M|    View10|  default| mem_la_addr[23]                                   |
|  -0.462|  -5.505|   69.60%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[23]                                   |
|  -0.462|  -5.505|   69.60%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[23]                                   |
|  -0.315|  -3.740|   69.62%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[17]                                   |
|  -0.315|  -3.644|   69.62%|   0:00:01.0| 2390.5M|    View10|  default| mem_la_addr[17]                                   |
|  -0.315|  -3.644|   69.62%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[17]                                   |
|  -0.315|  -3.644|   69.62%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[17]                                   |
|  -0.312|  -2.352|   69.64%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.312|  -2.352|   69.64%|   0:00:01.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.312|  -2.352|   69.64%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.312|  -2.352|   69.64%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.245|  -1.840|   69.65%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[21]                                   |
|  -0.245|  -1.840|   69.65%|   0:00:01.0| 2390.5M|    View10|  default| mem_la_addr[21]                                   |
|  -0.245|  -1.840|   69.65%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[21]                                   |
|  -0.245|  -1.840|   69.65%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[21]                                   |
|  -0.057|  -0.171|   69.72%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.057|  -0.171|   69.72%|   0:00:01.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.057|  -0.171|   69.72%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.057|  -0.171|   69.72%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.057|  -0.070|   69.73%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.057|  -0.070|   69.73%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.057|  -0.070|   69.73%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.057|  -0.070|   69.73%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.042|  -0.042|   69.73%|   0:00:01.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
|  -0.042|  -0.042|   69.73%|   0:00:00.0| 2390.5M|    View10|  default| mem_la_addr[28]                                   |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:07.5 real=0:00:07.0 mem=2390.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.5 real=0:00:07.0 mem=2390.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.042  TNS Slack -0.042 
(I,S,L,T): View10: 0.737485, 2.14582, 0.00058138, 2.88389
*** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:10.1/0:00:10.4 (1.0), totSession cpu/real = 0:08:42.6/0:59:21.4 (0.1), mem = 2294.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.042
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:08:42.7/0:59:21.6 (0.1), mem = 2351.7M
(I,S,L,T): View10: 0.737485, 2.14582, 0.00058138, 2.88389
Reclaim Optimization WNS Slack -0.042  TNS Slack -0.042 Density 69.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.73%|        -|  -0.042|  -0.042|   0:00:00.0| 2353.7M|
Info: 59 clock nets excluded from IPO operation.
|   69.50%|       61|  -0.042|  -0.042|   0:00:02.0| 2377.3M|
|   69.50%|        0|  -0.042|  -0.042|   0:00:00.0| 2377.3M|
|   69.10%|      114|  -0.011|  -0.011|   0:00:01.0| 2377.3M|
|   68.85%|      230|  -0.010|  -0.010|   0:00:02.0| 2377.3M|
|   68.84%|       10|  -0.010|  -0.010|   0:00:00.0| 2377.3M|
|   68.84%|        0|  -0.010|  -0.010|   0:00:00.0| 2377.3M|
|   68.84%|        0|  -0.010|  -0.010|   0:00:02.0| 2377.3M|
|   68.84%|        0|  -0.010|  -0.010|   0:00:00.0| 2377.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.010  TNS Slack -0.010 Density 68.84
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:08.0) **
(I,S,L,T): View10: 0.727317, 2.1425, 0.000566669, 2.87038
*** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:08.2/0:00:08.3 (1.0), totSession cpu/real = 0:08:50.9/0:59:29.9 (0.1), mem = 2377.3M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=2294.21M, totSessionCpu=0:08:51).
*** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:08:51.1/0:59:30.2 (0.1), mem = 2294.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  View10
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11980 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11980 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.800408e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.05%)         4( 0.02%)         1( 0.01%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        12( 0.01%)         4( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.30 seconds, mem = 2304.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.531e+05 (8.99e+04 6.31e+04)
              Est.  stn bbox = 1.933e+05 (1.08e+05 8.52e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 2346.4M
Iteration  7: Total net bbox = 1.578e+05 (9.11e+04 6.67e+04)
              Est.  stn bbox = 1.990e+05 (1.09e+05 8.96e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 2336.4M
Iteration  8: Total net bbox = 1.566e+05 (9.04e+04 6.61e+04)
              Est.  stn bbox = 1.975e+05 (1.09e+05 8.88e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 2331.5M
Iteration  9: Total net bbox = 1.583e+05 (9.06e+04 6.77e+04)
              Est.  stn bbox = 1.986e+05 (1.09e+05 9.00e+04)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 2331.5M
Iteration 10: Total net bbox = 1.536e+05 (8.63e+04 6.73e+04)
              Est.  stn bbox = 1.924e+05 (1.03e+05 8.95e+04)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 2331.5M
Move report: Timing Driven Placement moves 11275 insts, mean move: 5.23 um, max move: 64.69 um 
	Max move on inst (FE_OFC1510_pcpi_rs2_28): (121.80, 121.03) --> (162.53, 144.99)

Finished Incremental Placement (cpu=0:00:15.4, real=0:00:15.0, mem=2331.5M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:09:07 mem=2331.5M) ***
Total net bbox length = 1.573e+05 (8.858e+04 6.875e+04) (ext = 1.030e+04)
Move report: Detail placement moves 11275 insts, mean move: 0.64 um, max move: 21.30 um 
	Max move on inst (FE_OFC1796_genblk1_pcpi_mul_mul_2366_47_n_83): (83.76, 215.08) --> (94.80, 204.82)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2336.4MB
Summary Report:
Instances move: 11275 (out of 11275 movable)
Instances flipped: 0
Mean displacement: 0.64 um
Max displacement: 21.30 um (Instance: FE_OFC1796_genblk1_pcpi_mul_mul_2366_47_n_83) (83.7575, 215.078) -> (94.8, 204.82)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.590e+05 (8.877e+04 7.023e+04) (ext = 1.031e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2336.4MB
*** Finished refinePlace (0:09:08 mem=2336.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11980 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11980 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.774416e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.27 seconds, mem = 2327.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   39485 
[NR-eGR]  Metal2   (2V)         57991   54351 
[NR-eGR]  Metal3   (3H)         77051    5480 
[NR-eGR]  Metal4   (4V)         27395    2285 
[NR-eGR]  Metal5   (5H)         22153     195 
[NR-eGR]  Metal6   (6V)          1309      74 
[NR-eGR]  Metal7   (7H)           914      38 
[NR-eGR]  Metal8   (8V)            97      22 
[NR-eGR]  Metal9   (9H)           227       9 
[NR-eGR]  Metal10  (10V)            1       5 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       187142  101944 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 158998um
[NR-eGR] Total length: 187142um, number of vias: 101944
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9563um, number of vias: 5845
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.28 seconds, mem = 2323.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:17.5, real=0:00:18.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2295.5M)
Extraction called for design 'picorv32' of instances=11275 and nets=12323 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2295.527M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:22, real = 0:01:25, mem = 2027.3M, totSessionCpu=0:09:09 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2289.62)
Total number of fetched objects 12141
End delay calculation. (MEM=2317.57 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2317.57 CPU=0:00:01.9 REAL=0:00:02.0)
*** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:20.7/0:00:21.2 (1.0), totSession cpu/real = 0:09:11.8/0:59:51.3 (0.2), mem = 2317.6M
skipped the cell partition in DRV
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:12.1/0:59:51.6 (0.2), mem = 2333.6M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.727336, 2.1425, 0.000566669, 2.8704
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   516|   905|    -1.17|   234|   234|    -0.20|     0|     0|     0|     0|    -0.22|    -3.90|       0|       0|       0| 68.84%|          |         |
|   270|   307|    -0.72|   234|   234|    -0.20|     0|     0|     0|     0|    -0.14|    -1.51|     214|       4|     377| 71.71%| 0:00:05.0|  2392.2M|
|   235|   236|    -0.39|   234|   234|    -0.17|     0|     0|     0|     0|    -0.14|    -1.51|      27|       0|      27| 72.02%| 0:00:03.0|  2392.2M|
|   234|   234|    -0.39|   234|   234|    -0.17|     0|     0|     0|     0|    -0.14|    -1.51|       2|       0|       0| 72.05%| 0:00:02.0|  2392.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 233 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   233 net(s): Could not be fixed because the gain is not enough.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:10.7 real=0:00:10.0 mem=2392.2M) ***

*** Starting refinePlace (0:09:25 mem=2386.2M) ***
Total net bbox length = 1.594e+05 (8.895e+04 7.046e+04) (ext = 9.820e+03)
Move report: Detail placement moves 1817 insts, mean move: 3.43 um, max move: 47.62 um 
	Max move on inst (FE_OFC2220_n_1471): (73.40, 105.64) --> (117.60, 109.06)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2389.3MB
Summary Report:
Instances move: 1817 (out of 11522 movable)
Instances flipped: 0
Mean displacement: 3.43 um
Max displacement: 47.62 um (Instance: FE_OFC2220_n_1471) (73.4, 105.64) -> (117.6, 109.06)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.651e+05 (9.157e+04 7.351e+04) (ext = 1.048e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2389.3MB
*** Finished refinePlace (0:09:25 mem=2389.3M) ***
*** maximum move = 47.62 um ***
*** Finished re-routing un-routed nets (2386.3M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2386.3M) ***
(I,S,L,T): View10: 0.777765, 2.16369, 0.000665684, 2.94212
*** DrvOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:13.6/0:00:13.8 (1.0), totSession cpu/real = 0:09:25.7/1:00:05.5 (0.2), mem = 2303.2M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.23min real=0.22min mem=2303.2M)
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.136  | -0.136  |  1.048  |  0.011  |
|           TNS (ns):| -1.509  | -1.509  |  0.000  |  0.000  |
|    Violating Paths:|   21    |   21    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    246 (258)     |   -0.444   |    246 (258)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.046%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:39, real = 0:01:42, mem = 2058.5M, totSessionCpu=0:09:26 **
*** Timing NOT met, worst failing slack is -0.136
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 59 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:26.0/1:00:05.9 (0.2), mem = 2303.4M
(I,S,L,T): View10: 0.777765, 2.16369, 0.000665684, 2.94212
*info: 59 clock nets excluded
*info: 75 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.136 TNS Slack -1.509 Density 72.05
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.011| 0.000|
|reg2cgate | 1.048| 0.000|
|reg2reg   |-0.136|-1.509|
|HEPG      |-0.136|-1.509|
|All Paths |-0.136|-1.509|
+----------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.136|   -0.136|  -1.509|   -1.509|   72.05%|   0:00:00.0| 2360.6M|    View10|  reg2reg| genblk1.pcpi_mul_rd_reg[53]/D                     |
|  -0.082|   -0.082|  -0.591|   -0.591|   72.05%|   0:00:00.0| 2379.7M|    View10|  reg2reg| genblk1.pcpi_mul_rd_reg[53]/D                     |
|  -0.052|   -0.052|  -0.124|   -0.124|   72.06%|   0:00:00.0| 2392.2M|    View10|  reg2reg| count_instr_reg[63]/D                             |
|   0.026|    0.011|   0.000|    0.000|   72.05%|   0:00:00.0| 2392.2M|    View10|  reg2reg| count_instr_reg[63]/D                             |
|   0.057|    0.011|   0.000|    0.000|   72.05%|   0:00:00.0| 2392.2M|        NA|       NA| NA                                                |
|   0.057|    0.011|   0.000|    0.000|   72.05%|   0:00:00.0| 2392.2M|    View10|       NA| NA                                                |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2392.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+
|   0.011|    0.011|   0.000|    0.000|   72.05%|   0:00:00.0| 2392.2M|    View10|  default| mem_la_addr[27]                                   |
|   0.057|    0.062|   0.000|    0.000|   72.05%|   0:00:00.0| 2392.2M|        NA|       NA| NA                                                |
|   0.057|    0.062|   0.000|    0.000|   72.05%|   0:00:00.0| 2392.2M|    View10|       NA| NA                                                |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2392.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=2392.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.095|0.000|
|reg2cgate |1.048|0.000|
|reg2reg   |0.062|0.000|
|HEPG      |0.062|0.000|
|All Paths |0.062|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 72.05
*** Starting refinePlace (0:09:30 mem=2392.2M) ***
Total net bbox length = 1.651e+05 (9.157e+04 7.351e+04) (ext = 1.048e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2392.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 9 insts, mean move: 0.95 um, max move: 2.60 um 
	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g13965): (151.20, 216.79) --> (153.80, 216.79)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2395.3MB
Summary Report:
Instances move: 9 (out of 11522 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 2.60 um (Instance: genblk1.pcpi_mul_mul_2366_47_g13965) (151.2, 216.79) -> (153.8, 216.79)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 1.651e+05 (9.158e+04 7.351e+04) (ext = 1.048e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2395.3MB
*** Finished refinePlace (0:09:30 mem=2395.3M) ***
*** maximum move = 2.60 um ***
*** Finished re-routing un-routed nets (2392.3M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2392.3M) ***
** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 72.05
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.095|0.000|
|reg2cgate |1.048|0.000|
|reg2reg   |0.062|0.000|
|HEPG      |0.062|0.000|
|All Paths |0.062|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=2392.3M) ***

(I,S,L,T): View10: 0.778567, 2.1639, 0.000665896, 2.94313
*** WnsOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:04.4/0:00:04.5 (1.0), totSession cpu/real = 0:09:30.4/1:00:10.4 (0.2), mem = 2307.2M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:30.6/1:00:10.6 (0.2), mem = 2364.4M
(I,S,L,T): View10: 0.778567, 2.1639, 0.000665896, 2.94313
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   72.05%|        -|   0.000|   0.000|   0:00:00.0| 2364.4M|
|   70.22%|      643|   0.000|   0.000|   0:00:20.0| 2442.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.22
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:19.4) (real = 0:00:20.0) **
(I,S,L,T): View10: 0.768881, 2.15881, 0.000646836, 2.92834
*** AreaOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:19.5/0:00:20.0 (1.0), totSession cpu/real = 0:09:50.1/1:00:30.7 (0.2), mem = 2442.8M
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=2317.73M, totSessionCpu=0:09:50).
Info: 59 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #4 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:50.3/1:00:30.9 (0.2), mem = 2375.0M
(I,S,L,T): View10: 0.768881, 2.15881, 0.000646836, 2.92834
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.22
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.22%|        -|   0.000|   0.000|   0:00:00.0| 2375.0M|
|   70.22%|        0|   0.000|   0.000|   0:00:01.0| 2375.0M|
|   70.19%|        9|   0.000|   0.000|   0:00:00.0| 2398.6M|
|   69.96%|      111|   0.000|   0.000|   0:00:02.0| 2398.6M|
|   69.95%|       10|   0.000|   0.000|   0:00:00.0| 2398.6M|
|   69.95%|        2|   0.000|   0.000|   0:00:00.0| 2398.6M|
|   69.95%|        1|   0.000|   0.000|   0:00:00.0| 2398.6M|
|   69.95%|        0|   0.000|   0.000|   0:00:01.0| 2398.6M|
|   69.95%|        0|   0.000|   0.000|   0:00:01.0| 2398.6M|
|   69.95%|        0|   0.000|   0.000|   0:00:00.0| 2398.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.95
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 221 skipped = 0, called in commitmove = 124, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:05.0) **
(I,S,L,T): View10: 0.764108, 2.15584, 0.000640755, 2.92059
*** AreaOpt #4 [finish] (place_opt_design #2) : cpu/real = 0:00:05.2/0:00:05.4 (0.9), totSession cpu/real = 0:09:55.5/1:00:36.4 (0.2), mem = 2398.6M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2318.48M, totSessionCpu=0:09:56).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:55.6/1:00:36.5 (0.2), mem = 2318.5M
Info: 59 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.764108, 2.15584, 0.000640755, 2.92059
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   257|   290|    -0.39|   234|   234|    -0.17|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 69.95%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.17|     0|     0|     0|     0|    -0.04|    -0.04|      15|       0|      11| 70.06%| 0:00:03.0|  2406.9M|
|   234|   234|    -0.39|   234|   234|    -0.17|     0|     0|     0|     0|    -0.04|    -0.04|       0|       0|       0| 70.06%| 0:00:03.0|  2406.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=2406.9M) ***

(I,S,L,T): View10: 0.765662, 2.1561, 0.000643481, 2.92241
*** DrvOpt #4 [finish] (place_opt_design #2) : cpu/real = 0:00:07.4/0:00:07.8 (1.0), totSession cpu/real = 0:10:03.0/1:00:44.3 (0.2), mem = 2317.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:10:03 mem=2317.9M) ***

Starting Small incrNP...

Move report: incrNP moves 725 insts, mean move: 0.65 um, max move: 2.51 um 
	Max move on inst (FE_OFC2560_pcpi_rs2_18): (207.80, 138.13) --> (207.00, 136.42)
Finished incrNP (cpu=0:00:00.3, real=0:00:01.0, mem=2322.8M)
End of Small incrNP (cpu=0:00:00.3, real=0:00:01.0)
Move report: Detail placement moves 2053 insts, mean move: 1.56 um, max move: 14.88 um 
	Max move on inst (g92752): (84.60, 98.80) --> (83.40, 112.48)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2327.6MB
Summary Report:
Instances move: 2453 (out of 10895 movable)
Instances flipped: 0
Mean displacement: 1.43 um
Max displacement: 14.88 um (Instance: g92752) (84.6, 98.8) -> (83.4, 112.48)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X1
Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 2327.6MB
*** Finished refinePlace (0:10:04 mem=2327.6M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.002 (bump = 0.002)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> -0.035
GigaOpt: Skipping post-eco TNS optimization
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
**optDesign ... cpu = 0:02:18, real = 0:02:22, mem = 2067.5M, totSessionCpu=0:10:05 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.035  |  0.008  |  1.040  | -0.035  |
|           TNS (ns):| -0.035  |  0.000  |  0.000  | -0.035  |
|    Violating Paths:|    1    |    0    |    0    |    1    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.057%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 59 clock nets excluded from IPO operation.

Begin: Dynamic Power Optimization
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2067.59MB/3578.73MB/2095.21MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2067.59MB/3578.73MB/2095.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2067.59MB/3578.73MB/2095.21MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT)
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 10%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 20%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 30%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 40%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 50%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 60%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 70%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 80%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 90%

Finished Levelizing
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT)

Starting Activity Propagation
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT)
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 10%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2067.71MB/3578.73MB/2095.21MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT)
 ... Calculating switching power
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 10%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 20%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 30%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 40%
2025-Feb-28 03:03:43 (2025-Feb-28 01:03:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:03:44 (2025-Feb-28 01:03:44 GMT): 60%
2025-Feb-28 03:03:44 (2025-Feb-28 01:03:44 GMT): 70%
2025-Feb-28 03:03:44 (2025-Feb-28 01:03:44 GMT): 80%
2025-Feb-28 03:03:44 (2025-Feb-28 01:03:44 GMT): 90%

Finished Calculating power
2025-Feb-28 03:03:44 (2025-Feb-28 01:03:44 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2067.84MB/3578.73MB/2095.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2067.84MB/3578.73MB/2095.21MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2067.84MB/3578.73MB/2095.21MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2067.84MB/3578.73MB/2095.21MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:03:44 (2025-Feb-28 01:03:44 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.79557682 	   27.1389%
Total Switching Power:       2.13525643 	   72.8384%
Total Leakage Power:         0.00066690 	    0.0227%
Total Power:                 2.93150014
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3288     0.04813   0.0001704      0.3771       12.86
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4372       2.087   0.0004897       2.525       86.13
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.02959           0   6.738e-06     0.02959        1.01
-----------------------------------------------------------------------------------------
Total                             0.7956       2.135   0.0006669       2.932         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7956       2.135   0.0006669       2.932         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02959           0   6.738e-06     0.02959        1.01
-----------------------------------------------------------------------------------------
Total                            0.02959           0   6.738e-06     0.02959        1.01
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1690_mem_la_addr_2 (CLKINVX20):          0.01282
*              Highest Leakage Power: FE_OFC9511_mem_la_wdata_19 (CLKBUFX20):        6.215e-07
*                Total Cap:      1.16127e-10 F
*                Total instances in design: 10895
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2070.84MB/3578.73MB/2095.21MB)

OptDebug: Start of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.035|-0.035|
|reg2cgate | 1.040| 0.000|
|reg2reg   | 0.007| 0.000|
|HEPG      | 0.007| 0.000|
|All Paths |-0.035|-0.035|
+----------+------+------+

env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2083.03MB/3662.32MB/2095.21MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2083.03MB/3662.32MB/2095.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2083.03MB/3662.32MB/2095.21MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT)
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT): 10%
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT): 20%
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT): 30%
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT): 40%
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT): 50%
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT): 60%
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT): 70%
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT): 80%
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT): 90%

Finished Levelizing
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT)

Starting Activity Propagation
2025-Feb-28 03:04:05 (2025-Feb-28 01:04:05 GMT)
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT): 10%
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2083.03MB/3662.32MB/2095.21MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT)
 ... Calculating switching power
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT): 10%
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT): 20%
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT): 30%
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT): 40%
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT): 60%
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT): 70%
2025-Feb-28 03:04:06 (2025-Feb-28 01:04:06 GMT): 80%
2025-Feb-28 03:04:07 (2025-Feb-28 01:04:07 GMT): 90%

Finished Calculating power
2025-Feb-28 03:04:07 (2025-Feb-28 01:04:07 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2083.03MB/3662.32MB/2095.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2083.03MB/3662.32MB/2095.21MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2083.03MB/3662.32MB/2095.21MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2083.03MB/3662.32MB/2095.21MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:04:07 (2025-Feb-28 01:04:07 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.79680402 	   27.1688%
Total Switching Power:       2.13532430 	   72.8085%
Total Leakage Power:         0.00066771 	    0.0228%
Total Power:                 2.93279603
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04832   0.0001706      0.3774       12.87
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4383       2.087   0.0004904       2.526       86.12
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                             0.7968       2.135   0.0006677       2.933         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7968       2.135   0.0006677       2.933         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                            0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1690_mem_la_addr_2 (CLKINVX20):          0.01282
*              Highest Leakage Power: FE_OFC9511_mem_la_wdata_19 (CLKBUFX20):        6.215e-07
*                Total Cap:      1.1614e-10 F
*                Total instances in design: 10904
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2087.08MB/3664.07MB/2095.21MB)

OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2cgate |1.126|0.000|
|reg2reg   |0.007|0.000|
|HEPG      |0.007|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

End: Dynamic Power Optimization (cpu=0:00:21, real=0:00:22, mem=2335.20M, totSessionCpu=0:10:28).
**optDesign ... cpu = 0:02:41, real = 0:02:47, mem = 2068.1M, totSessionCpu=0:10:28 **
Register exp ratio and priority group on 0 nets on 11712 nets : 

Active setup views:
 View10
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=10904 and nets=11952 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2319.836M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2305.85)
Total number of fetched objects 11770
End delay calculation. (MEM=2331.06 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2331.06 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:10:32 mem=2331.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11609 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11609
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11609 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.792354e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.28 sec, Curr Mem: 2339.06 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:45, real = 0:02:51, mem = 2064.5M, totSessionCpu=0:10:32 **
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2062.20MB/3506.86MB/2095.21MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2062.20MB/3506.86MB/2095.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2062.20MB/3506.86MB/2095.21MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT)
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 10%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 20%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 30%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 40%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 50%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 60%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 70%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 80%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 90%

Finished Levelizing
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT)

Starting Activity Propagation
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT)
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 10%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2062.57MB/3506.86MB/2095.21MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT)
 ... Calculating switching power
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 10%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 20%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 30%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 40%
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:04:12 (2025-Feb-28 01:04:12 GMT): 60%
2025-Feb-28 03:04:13 (2025-Feb-28 01:04:13 GMT): 70%
2025-Feb-28 03:04:13 (2025-Feb-28 01:04:13 GMT): 80%
2025-Feb-28 03:04:13 (2025-Feb-28 01:04:13 GMT): 90%

Finished Calculating power
2025-Feb-28 03:04:13 (2025-Feb-28 01:04:13 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2062.57MB/3506.86MB/2095.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2062.57MB/3506.86MB/2095.21MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2062.57MB/3506.86MB/2095.21MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2062.57MB/3506.86MB/2095.21MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:04:13 (2025-Feb-28 01:04:13 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.79680399 	   27.1687%
Total Switching Power:       2.13532430 	   72.8085%
Total Leakage Power:         0.00066771 	    0.0228%
Total Power:                 2.93279600
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04832   0.0001706      0.3774       12.87
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4383       2.087   0.0004904       2.526       86.12
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                             0.7968       2.135   0.0006677       2.933         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7968       2.135   0.0006677       2.933         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                            0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2065.95MB/3506.86MB/2095.21MB)


Output file is ./timingReports/picorv32_preCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.008  |  1.125  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.130%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:47, real = 0:02:55, mem = 2064.1M, totSessionCpu=0:10:35 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:02:48, real = 0:02:55, mem = 2219.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
*** Message Summary: 5 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:02:47.5/0:02:55.3 (1.0), totSession cpu/real = 0:10:34.6/1:01:19.4 (0.2), mem = 2219.5M
<CMD> report_area > /home/n/nikolaoac/Desktop/Reports/Ex10/Area_Step11
<CMD> report_power > /home/n/nikolaoac/Desktop/Reports/Ex10/Power_Step11
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1950.10MB/3431.28MB/2095.21MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1950.10MB/3431.28MB/2095.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1950.10MB/3431.28MB/2095.21MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-28 03:05:35 (2025-Feb-28 01:05:35 GMT)
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT): 10%
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1950.35MB/3431.28MB/2095.21MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT)
 ... Calculating switching power
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT): 10%
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT): 20%
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT): 30%
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT): 40%
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT): 60%
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT): 70%
2025-Feb-28 03:05:36 (2025-Feb-28 01:05:36 GMT): 80%
2025-Feb-28 03:05:37 (2025-Feb-28 01:05:37 GMT): 90%

Finished Calculating power
2025-Feb-28 03:05:37 (2025-Feb-28 01:05:37 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1950.35MB/3431.28MB/2095.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1950.35MB/3431.28MB/2095.21MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1950.35MB/3431.28MB/2095.21MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1950.35MB/3431.28MB/2095.21MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:05:37 (2025-Feb-28 01:05:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.79680399 	   27.1687%
Total Switching Power:       2.13532430 	   72.8085%
Total Leakage Power:         0.00066771 	    0.0228%
Total Power:                 2.93279600
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04832   0.0001706      0.3774       12.87
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4383       2.087   0.0004904       2.526       86.12
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                             0.7968       2.135   0.0006677       2.933         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7968       2.135   0.0006677       2.933         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Total                            0.02959           0   6.738e-06     0.02959       1.009
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1690_mem_la_addr_2 (CLKINVX20):          0.01282
*              Highest Leakage Power: FE_OFC9511_mem_la_wdata_19 (CLKBUFX20):        6.215e-07
*                Total Cap:      1.1614e-10 F
*                Total instances in design: 10904
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1953.48MB/3431.28MB/2095.21MB)

<CMD> report_timing > /home/n/nikolaoac/Desktop/Reports/Ex10/Timing_Step11
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 Metal10 0.4 Metal11 0.4 } -name NDR_rule
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 7 -non_default_rule NDR_rule -name trunk_route
<CMD> set_ccopt_property -route_type trunk_route -net_type trunk
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 7 -name leaf_route
<CMD> set_ccopt_property -route_type leaf_route -net_type leaf
<CMD> set_ccopt_property -cell_halo_x 0.1
<CMD> set_ccopt_property -cell_halo_y 0.1
<CMD> set_ccopt_property -target_skew 0.5
<CMD> set_ccopt_property -target_max_trans 0.06
<CMD> create_ccopt_clock_tree_spec -file Clock_Tree.spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: Clock_Tree.spec
<CMD> ccopt_design
#% Begin ccopt_design (date=02/28 03:13:27, mem=1929.3M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:11:07.7/1:10:31.0 (0.2), mem = 2204.0M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               38
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { View10 }
setOptMode -activeSetupViews                        { View10 }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { View10}
setOptMode -autoTDGRSetupViews                      { View10}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   0
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             high
setOptMode -preserveAllSequential                   true
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1961 sinks and 58 clock gates.
Extracting original clock gating for clk done.
The skew group clk/constraint was created. It contains 1961 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2208.0M, init mem=2208.0M)
*info: Placed = 10904         
*info: Unplaced = 0           
Placement Density:70.13%(30792/43906)
Placement Density (including fixed std cells):70.13%(30792/43906)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2208.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.2)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:08.6/1:10:32.0 (0.2), mem = 2244.6M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2240.61 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11609 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11609
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11609 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.792354e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   38743 
[NR-eGR]  Metal2   (2V)         58689   53815 
[NR-eGR]  Metal3   (3H)         77655    5484 
[NR-eGR]  Metal4   (4V)         27151    2293 
[NR-eGR]  Metal5   (5H)         22041     204 
[NR-eGR]  Metal6   (6V)          1792      70 
[NR-eGR]  Metal7   (7H)          1020      36 
[NR-eGR]  Metal8   (8V)           106      22 
[NR-eGR]  Metal9   (9H)           219       9 
[NR-eGR]  Metal10  (10V)            2       5 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       188676  100681 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 160707um
[NR-eGR] Total length: 188676um, number of vias: 100681
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9594um, number of vias: 5880
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 0.55 sec, Curr Mem: 2246.57 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.6)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  The following route types were modified by the autotrimmer:
    leaf_route (Metal7-Metal9) was replaced by leaf_route_ccopt_autotrimmed (Metal7-Metal8);
      Layer Metal9 is trimmed off because its RC characteristic is not good
    trunk_route (Metal7-Metal9) was replaced by trunk_route_ccopt_autotrimmed (Metal7-Metal8);
      Layer Metal9 is trimmed off because its RC characteristic is not good
  To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): leaf_route_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): trunk_route_ccopt_autotrimmed (default: default)
    source_driver: BUFX4/A BUFX4/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 43894.332um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal8/Metal7; 
  Non-default rule name: NDR_rule; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal8/Metal7; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner delay:both, late and power domain auto-default:
  Slew time target (leaf):    0.060ns
  Slew time target (trunk):   0.060ns
  Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.085ns
  Buffer max distance: 42.689um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=delay:both.late, optimalDrivingDistance=42.689um, saturatedSlew=0.051ns, speed=404.635um per ns, cellArea=56.080um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=delay:both.late, optimalDrivingDistance=27.907um, saturatedSlew=0.050ns, speed=560.381um per ns, cellArea=49.020um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=delay:both.late, optimalDrivingDistance=89.630um, saturatedSlew=0.057ns, speed=289.784um per ns, cellArea=167.890um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=delay:both.late, optimalDrivingDistance=89.630um, saturatedSlew=0.057ns, speed=289.877um per ns, cellArea=152.627um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraint:
  Sources:                     pin clk
  Total number of sinks:       1961
  Delay constrained sinks:     1961
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay:both.late:
  Skew target:                 0.500ns
Primary reporting skew groups are:
skew_group clk/constraint with 1961 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5435.425um, total=5435.425um
Clock DAG library cell distribution initial state {count}:
   ICGs: TLATNTSCAX2: 58 

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        58      [min=9, max=182, avg=94, sd=54, total=5435]
   0          1         1      [min=403, max=403, avg=403, sd=0, total=403]
---------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:01.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.6 real=0:00:01.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Library trimming clock gates in power domain auto-default and half-corner delay:both.late removed 0 of 8 cells
  Original list had 8 cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Library trimming was not able to trim any cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5435.425um, total=5435.425um
    Clock DAG library cell distribution before merging {count}:
       ICGs: TLATNTSCAX2: 58 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             58
    Globally unique enables                       58
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  58
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=872.784um^2, dcg=0.000um^2, l=0.000um^2, total=872.784um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5435.425um, total=5435.425um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: TLATNTSCAX20: 58 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for delay:both.late...
      Clock tree timing engine global stage delay update for delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=238, i=0, icg=58, dcg=0, l=0, total=296
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=524.970um^2, i=0.000um^2, icg=747.270um^2, dcg=0.000um^2, l=0.000um^2, total=1272.240um^2
      hp wire lengths  : top=0.000um, trunk=4714.250um, leaf=6215.390um, total=10929.640um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 101 BUFX2: 15 
       ICGs: TLATNTSCAX20: 42 TLATNTSCAX16: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
    Bottom-up phase done. (took cpu=0:00:02.9 real=0:00:02.9)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:11:13 mem=2244.2M) ***
Total net bbox length = 1.667e+05 (9.124e+04 7.548e+04) (ext = 1.058e+04)
Move report: Detail placement moves 2292 insts, mean move: 1.84 um, max move: 18.48 um 
	Max move on inst (FE_OFC881_n_1973): (45.40, 64.60) --> (50.20, 78.28)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2263.3MB
Summary Report:
Instances move: 2292 (out of 11142 movable)
Instances flipped: 0
Mean displacement: 1.84 um
Max displacement: 18.48 um (Instance: FE_OFC881_n_1973) (45.4, 64.6) -> (50.2, 78.28)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.694e+05 (9.249e+04 7.691e+04) (ext = 1.059e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2263.3MB
*** Finished refinePlace (0:11:14 mem=2263.3M) ***
    ClockRefiner summary
    All clock instances: Moved 691, flipped 238 and cell swapped 0 (out of a total of 2257).
    The largest move was 10.3 um for CTS_ccl_a_buf_00079.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for delay:both.late...
    Clock tree timing engine global stage delay update for delay:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,1.206)            13
    [1.206,2.212)          22
    [2.212,3.218)          10
    [3.218,4.224)          19
    [4.224,5.23)           14
    [5.23,6.236)            2
    [6.236,7.242)          10
    [7.242,8.248)           3
    [8.248,9.254)           8
    [9.254,10.26)           3
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
        10.26        (51.600,59.470)     (51.600,69.730)     CTS_ccl_a_buf_00079 (a lib_cell CLKBUFX3) at (51.600,69.730), in power domain auto-default
         9.95        (57.400,57.760)     (56.000,66.310)     CTS_ccl_a_buf_00102 (a lib_cell CLKBUFX3) at (56.000,66.310), in power domain auto-default
         9.84        (57.600,57.760)     (60.600,64.600)     CTS_ccl_a_buf_00094 (a lib_cell CLKBUFX3) at (60.600,64.600), in power domain auto-default
         8.93        (50.400,57.760)     (54.200,62.890)     CTS_ccl_a_buf_00226 (a lib_cell CLKBUFX4) at (54.200,62.890), in power domain auto-default
         8.84        (109.800,52.630)    (107.800,45.790)    CTS_ccl_a_buf_00106 (a lib_cell CLKBUFX4) at (107.800,45.790), in power domain auto-default
         8.55        (52.200,56.050)     (52.200,47.500)     CTS_ccl_a_buf_00076 (a lib_cell CLKBUFX3) at (52.200,47.500), in power domain auto-default
         8.55        (50.600,56.050)     (50.600,47.500)     CTS_ccl_a_buf_00114 (a lib_cell CLKBUFX3) at (50.600,47.500), in power domain auto-default
         8.55        (81.800,56.050)     (81.800,47.500)     CTS_ccl_a_buf_00061 (a lib_cell CLKBUFX4) at (81.800,47.500), in power domain auto-default
         8.55        (46.600,57.760)     (46.600,66.310)     cell RC_CG_HIER_INST33/RC_CGIC_INST (a lib_cell TLATNTSCAX20) at (46.600,66.310), in power domain auto-default
         8.51        (49.000,61.180)     (42.200,62.890)     CTS_ccl_a_buf_00169 (a lib_cell CLKBUFX3) at (42.200,62.890), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=238, i=0, icg=58, dcg=0, l=0, total=296
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=524.970um^2, i=0.000um^2, icg=747.270um^2, dcg=0.000um^2, l=0.000um^2, total=1272.240um^2
      cell capacitance : b=0.090pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.102pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.366pF, leaf=0.674pF, total=1.040pF
      wire lengths     : top=0.000um, trunk=5496.213um, leaf=8171.141um, total=13667.355um
      hp wire lengths  : top=0.000um, trunk=4855.470um, leaf=6420.965um, total=11276.435um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=8, worst=[0.010ns, 0.005ns, 0.004ns, 0.003ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.003ns sd=0.003ns sum=0.023ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.060ns count=75 avg=0.051ns sd=0.009ns min=0.028ns max=0.070ns {6 <= 0.036ns, 13 <= 0.048ns, 14 <= 0.054ns, 32 <= 0.057ns, 7 <= 0.060ns} {2 <= 0.063ns, 0 <= 0.066ns, 1 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=222 avg=0.054ns sd=0.005ns min=0.037ns max=0.065ns {0 <= 0.036ns, 32 <= 0.048ns, 62 <= 0.054ns, 71 <= 0.057ns, 52 <= 0.060ns} {3 <= 0.063ns, 2 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 101 BUFX2: 15 
       ICGs: TLATNTSCAX20: 42 TLATNTSCAX16: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraint: insertion delay [min=0.698, max=0.949, avg=0.900, sd=0.053], skew [0.251 vs 0.500], 100% {0.698, 0.949} (wid=0.003 ws=0.001) (gid=0.946 gs=0.250)
    Skew group summary after 'Clustering':
      skew_group clk/constraint: insertion delay [min=0.698, max=0.949, avg=0.900, sd=0.053], skew [0.251 vs 0.500], 100% {0.698, 0.949} (wid=0.003 ws=0.001) (gid=0.946 gs=0.250)
    Legalizer API calls during this step: 4385 succeeded with high effort: 4385 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:03.9 real=0:00:04.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       297 (unrouted=297, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11893 (unrouted=401, trialRouted=11492, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 297 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 297 nets for routing of which 297 have one or more fixed wires.
(ccopt eGR): Start to route 297 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5994 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5994
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11847 nets ( ignored 11550 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 297 clock nets ( 75 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_rule  Nets: 75
[NR-eGR] Rule id: 1  Nets: 222
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 75 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.521590e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [7, 10]
[NR-eGR] Layer group 2: route 222 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.327644e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [7, 10]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [7, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.327131e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [7, 11]
[NR-eGR] Layer group 4: route 12 net(s) in layer range [7, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.370394e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [7, 11]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [7, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.371762e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[NR-eGR] Layer group 6: route 6 net(s) in layer range [7, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.393821e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [5, 11]
[NR-eGR] Layer group 7: route 1 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.401687e+04um
[NR-eGR] Layer group 8: route 6 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.447857e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[NR-eGR] Layer group 9: route 2 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.458459e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[NR-eGR] Layer group 10: route 2 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 10: 0.00% H + 0.00% V. EstWL: 1.469061e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   39085 
[NR-eGR]  Metal2   (2V)         55367   53121 
[NR-eGR]  Metal3   (3H)         76172    6537 
[NR-eGR]  Metal4   (4V)         26982    3415 
[NR-eGR]  Metal5   (5H)         22153    1326 
[NR-eGR]  Metal6   (6V)          2023    1190 
[NR-eGR]  Metal7   (7H)          3185    1055 
[NR-eGR]  Metal8   (8V)          5952      35 
[NR-eGR]  Metal9   (9H)           225      16 
[NR-eGR]  Metal10  (10V)           29       5 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       192087  105785 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 169391um
[NR-eGR] Total length: 192087um, number of vias: 105785
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 13771um, number of vias: 11324
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   2553 
[NR-eGR]  Metal2   (2V)          2278   3080 
[NR-eGR]  Metal3   (3H)          2291   1268 
[NR-eGR]  Metal4   (4V)           651   1142 
[NR-eGR]  Metal5   (5H)           277   1122 
[NR-eGR]  Metal6   (6V)           231   1120 
[NR-eGR]  Metal7   (7H)          2164   1019 
[NR-eGR]  Metal8   (8V)          5846     13 
[NR-eGR]  Metal9   (9H)             6      7 
[NR-eGR]  Metal10  (10V)           27      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        13771  11324 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 11595um
[NR-eGR] Total length: 13771um, number of vias: 11324
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 13771um, number of vias: 11324
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.43 sec, Curr Mem: 2259.60 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.5)
    Routing using eGR only done.
Net route status summary:
  Clock:       297 (unrouted=0, trialRouted=0, noStatus=0, routed=297, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11893 (unrouted=401, trialRouted=11492, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:11:15.0/1:10:38.9 (0.2), mem = 2259.6M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 297  Num Prerouted Wires = 13363
[NR-eGR] Read 11847 nets ( ignored 297 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 11550
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11550 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.734692e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.28 seconds, mem = 2269.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   39219 
[NR-eGR]  Metal2   (2V)         55482   53048 
[NR-eGR]  Metal3   (3H)         75686    7140 
[NR-eGR]  Metal4   (4V)         28420    3763 
[NR-eGR]  Metal5   (5H)         24522    1364 
[NR-eGR]  Metal6   (6V)          2596    1199 
[NR-eGR]  Metal7   (7H)          3261    1057 
[NR-eGR]  Metal8   (8V)          6026      35 
[NR-eGR]  Metal9   (9H)           143      14 
[NR-eGR]  Metal10  (10V)           28       5 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       196165  106844 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 169391um
[NR-eGR] Total length: 196165um, number of vias: 106844
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.28 seconds, mem = 2265.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.5, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.6 (0.9), totSession cpu/real = 0:11:15.5/1:10:39.5 (0.2), mem = 2265.5M
    Congestion Repair done. (took cpu=0:00:00.5 real=0:00:00.6)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.2 real=0:00:01.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=11142 and nets=12190 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2265.543M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for delay:both.late...
  Clock tree timing engine global stage delay update for delay:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=238, i=0, icg=58, dcg=0, l=0, total=296
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=524.970um^2, i=0.000um^2, icg=747.270um^2, dcg=0.000um^2, l=0.000um^2, total=1272.240um^2
    cell capacitance : b=0.090pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.102pF
    sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.389pF, leaf=0.710pF, total=1.099pF
    wire lengths     : top=0.000um, trunk=5496.213um, leaf=8171.141um, total=13667.355um
    hp wire lengths  : top=0.000um, trunk=4855.470um, leaf=6420.965um, total=11276.435um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=31, worst=[0.013ns, 0.008ns, 0.007ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.003ns sum=0.076ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.060ns count=75 avg=0.052ns sd=0.009ns min=0.028ns max=0.073ns {5 <= 0.036ns, 12 <= 0.048ns, 12 <= 0.054ns, 31 <= 0.057ns, 12 <= 0.060ns} {0 <= 0.063ns, 2 <= 0.066ns, 0 <= 0.072ns, 1 <= 0.090ns, 0 > 0.090ns}
    Leaf  : target=0.060ns count=222 avg=0.055ns sd=0.005ns min=0.037ns max=0.068ns {0 <= 0.036ns, 28 <= 0.048ns, 47 <= 0.054ns, 59 <= 0.057ns, 60 <= 0.060ns} {23 <= 0.063ns, 3 <= 0.066ns, 2 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 122 CLKBUFX3: 101 BUFX2: 15 
     ICGs: TLATNTSCAX20: 42 TLATNTSCAX16: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=0.703, max=0.960, avg=0.907, sd=0.054], skew [0.257 vs 0.500], 100% {0.703, 0.960} (wid=0.003 ws=0.001) (gid=0.957 gs=0.256)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=0.703, max=0.960, avg=0.907, sd=0.054], skew [0.257 vs 0.500], 100% {0.703, 0.960} (wid=0.003 ws=0.001) (gid=0.957 gs=0.256)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.7 real=0:00:01.9)
  Stage::Clustering done. (took cpu=0:00:05.6 real=0:00:06.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=256, i=0, icg=58, dcg=0, l=0, total=314
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=563.274um^2, i=0.000um^2, icg=747.270um^2, dcg=0.000um^2, l=0.000um^2, total=1310.544um^2
      cell capacitance : b=0.095pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.413pF, leaf=0.707pF, total=1.121pF
      wire lengths     : top=0.000um, trunk=5820.968um, leaf=8102.402um, total=13923.370um
      hp wire lengths  : top=0.000um, trunk=5203.400um, leaf=6407.415um, total=11610.815um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.060ns count=87 avg=0.050ns sd=0.009ns min=0.028ns max=0.060ns {10 <= 0.036ns, 19 <= 0.048ns, 13 <= 0.054ns, 33 <= 0.057ns, 12 <= 0.060ns}
      Leaf  : target=0.060ns count=228 avg=0.054ns sd=0.005ns min=0.037ns max=0.060ns {0 <= 0.036ns, 29 <= 0.048ns, 57 <= 0.054ns, 67 <= 0.057ns, 75 <= 0.060ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 93 BUFX2: 26 
       ICGs: TLATNTSCAX20: 42 TLATNTSCAX16: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.117], skew [0.413 vs 0.500]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.117], skew [0.413 vs 0.500]
    Legalizer API calls during this step: 1246 succeeded with high effort: 1238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 8
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:02.5 real=0:00:02.6)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=256, i=0, icg=58, dcg=0, l=0, total=314
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=563.274um^2, i=0.000um^2, icg=747.270um^2, dcg=0.000um^2, l=0.000um^2, total=1310.544um^2
      cell capacitance : b=0.095pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.413pF, leaf=0.707pF, total=1.121pF
      wire lengths     : top=0.000um, trunk=5820.968um, leaf=8102.402um, total=13923.370um
      hp wire lengths  : top=0.000um, trunk=5203.400um, leaf=6407.415um, total=11610.815um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.060ns count=87 avg=0.050ns sd=0.009ns min=0.028ns max=0.060ns {10 <= 0.036ns, 19 <= 0.048ns, 13 <= 0.054ns, 33 <= 0.057ns, 12 <= 0.060ns}
      Leaf  : target=0.060ns count=228 avg=0.054ns sd=0.005ns min=0.037ns max=0.060ns {0 <= 0.036ns, 29 <= 0.048ns, 57 <= 0.054ns, 67 <= 0.057ns, 75 <= 0.060ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 93 BUFX2: 26 
       ICGs: TLATNTSCAX20: 42 TLATNTSCAX16: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.117, avg=0.947, sd=0.080], skew [0.413 vs 0.500], 100% {0.704, 1.117} (wid=0.004 ws=0.001) (gid=1.114 gs=0.413)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.117, avg=0.947, sd=0.080], skew [0.413 vs 0.500], 100% {0.704, 1.117} (wid=0.004 ws=0.001) (gid=1.114 gs=0.413)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:02.5 real=0:00:02.7)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=256, i=0, icg=58, dcg=0, l=0, total=314
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=563.274um^2, i=0.000um^2, icg=747.270um^2, dcg=0.000um^2, l=0.000um^2, total=1310.544um^2
      cell capacitance : b=0.095pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.413pF, leaf=0.707pF, total=1.121pF
      wire lengths     : top=0.000um, trunk=5820.968um, leaf=8102.402um, total=13923.370um
      hp wire lengths  : top=0.000um, trunk=5203.400um, leaf=6407.415um, total=11610.815um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.060ns count=87 avg=0.050ns sd=0.009ns min=0.028ns max=0.060ns {10 <= 0.036ns, 19 <= 0.048ns, 13 <= 0.054ns, 33 <= 0.057ns, 12 <= 0.060ns}
      Leaf  : target=0.060ns count=228 avg=0.054ns sd=0.005ns min=0.037ns max=0.060ns {0 <= 0.036ns, 29 <= 0.048ns, 57 <= 0.054ns, 67 <= 0.057ns, 75 <= 0.060ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 93 BUFX2: 26 
       ICGs: TLATNTSCAX20: 42 TLATNTSCAX16: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.117], skew [0.413 vs 0.500]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.117], skew [0.413 vs 0.500]
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=256, i=0, icg=58, dcg=0, l=0, total=314
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=563.274um^2, i=0.000um^2, icg=747.270um^2, dcg=0.000um^2, l=0.000um^2, total=1310.544um^2
      cell capacitance : b=0.095pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.413pF, leaf=0.707pF, total=1.121pF
      wire lengths     : top=0.000um, trunk=5820.968um, leaf=8102.402um, total=13923.370um
      hp wire lengths  : top=0.000um, trunk=5203.400um, leaf=6407.415um, total=11610.815um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.060ns count=87 avg=0.050ns sd=0.009ns min=0.028ns max=0.060ns {10 <= 0.036ns, 19 <= 0.048ns, 13 <= 0.054ns, 33 <= 0.057ns, 12 <= 0.060ns}
      Leaf  : target=0.060ns count=228 avg=0.054ns sd=0.005ns min=0.037ns max=0.060ns {0 <= 0.036ns, 29 <= 0.048ns, 57 <= 0.054ns, 67 <= 0.057ns, 75 <= 0.060ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 93 BUFX2: 26 
       ICGs: TLATNTSCAX20: 42 TLATNTSCAX16: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.117], skew [0.413 vs 0.500]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.117], skew [0.413 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=256, i=0, icg=58, dcg=0, l=0, total=314
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=563.274um^2, i=0.000um^2, icg=747.270um^2, dcg=0.000um^2, l=0.000um^2, total=1310.544um^2
      cell capacitance : b=0.095pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.413pF, leaf=0.707pF, total=1.121pF
      wire lengths     : top=0.000um, trunk=5820.968um, leaf=8102.402um, total=13923.370um
      hp wire lengths  : top=0.000um, trunk=5203.400um, leaf=6407.415um, total=11610.815um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.060ns count=87 avg=0.050ns sd=0.009ns min=0.028ns max=0.060ns {10 <= 0.036ns, 19 <= 0.048ns, 13 <= 0.054ns, 33 <= 0.057ns, 12 <= 0.060ns}
      Leaf  : target=0.060ns count=228 avg=0.054ns sd=0.005ns min=0.037ns max=0.060ns {0 <= 0.036ns, 29 <= 0.048ns, 57 <= 0.054ns, 67 <= 0.057ns, 75 <= 0.060ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 93 BUFX2: 26 
       ICGs: TLATNTSCAX20: 42 TLATNTSCAX16: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.117], skew [0.413 vs 0.500]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.117], skew [0.413 vs 0.500]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=558.828um^2, i=0.000um^2, icg=747.270um^2, dcg=0.000um^2, l=0.000um^2, total=1306.098um^2
      cell capacitance : b=0.095pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.410pF, leaf=0.708pF, total=1.118pF
      wire lengths     : top=0.000um, trunk=5779.512um, leaf=8121.818um, total=13901.330um
      hp wire lengths  : top=0.000um, trunk=5154.850um, leaf=6422.680um, total=11577.530um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.060ns count=83 avg=0.050ns sd=0.009ns min=0.028ns max=0.060ns {7 <= 0.036ns, 19 <= 0.048ns, 11 <= 0.054ns, 33 <= 0.057ns, 13 <= 0.060ns}
      Leaf  : target=0.060ns count=228 avg=0.054ns sd=0.005ns min=0.036ns max=0.060ns {0 <= 0.036ns, 34 <= 0.048ns, 56 <= 0.054ns, 66 <= 0.057ns, 72 <= 0.060ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 142 CLKBUFX3: 90 BUFX2: 20 
       ICGs: TLATNTSCAX20: 42 TLATNTSCAX16: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.005], skew [0.301 vs 0.500]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=0.704, max=1.005], skew [0.301 vs 0.500]
    Legalizer API calls during this step: 114 succeeded with high effort: 114 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=558.144um^2, i=0.000um^2, icg=739.062um^2, dcg=0.000um^2, l=0.000um^2, total=1297.206um^2
      cell capacitance : b=0.096pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.406pF, leaf=0.708pF, total=1.114pF
      wire lengths     : top=0.000um, trunk=5718.462um, leaf=8122.243um, total=13840.705um
      hp wire lengths  : top=0.000um, trunk=5079.080um, leaf=6424.985um, total=11504.065um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.060ns count=83 avg=0.050ns sd=0.009ns min=0.028ns max=0.060ns {9 <= 0.036ns, 16 <= 0.048ns, 10 <= 0.054ns, 34 <= 0.057ns, 14 <= 0.060ns}
      Leaf  : target=0.060ns count=228 avg=0.053ns sd=0.006ns min=0.036ns max=0.060ns {0 <= 0.036ns, 40 <= 0.048ns, 55 <= 0.054ns, 64 <= 0.057ns, 69 <= 0.060ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 133 CLKBUFX3: 106 BUFX2: 13 
       ICGs: TLATNTSCAX20: 39 TLATNTSCAX16: 3 TLATNTSCAX12: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=0.686, max=0.923, avg=0.875, sd=0.050], skew [0.237 vs 0.500], 100% {0.686, 0.923} (wid=0.004 ws=0.001) (gid=0.920 gs=0.236)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=0.686, max=0.923, avg=0.875, sd=0.050], skew [0.237 vs 0.500], 100% {0.686, 0.923} (wid=0.004 ws=0.001) (gid=0.920 gs=0.236)
    Legalizer API calls during this step: 1297 succeeded with high effort: 1297 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.8 real=0:00:01.8)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.1 real=0:00:02.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:10.3 real=0:00:11.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=558.144um^2, i=0.000um^2, icg=739.062um^2, dcg=0.000um^2, l=0.000um^2, total=1297.206um^2
      cell capacitance : b=0.096pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.108pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.404pF, leaf=0.708pF, total=1.112pF
      wire lengths     : top=0.000um, trunk=5700.302um, leaf=8122.243um, total=13822.545um
      hp wire lengths  : top=0.000um, trunk=5063.800um, leaf=6424.985um, total=11488.785um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.060ns count=83 avg=0.050ns sd=0.009ns min=0.028ns max=0.060ns {9 <= 0.036ns, 17 <= 0.048ns, 9 <= 0.054ns, 34 <= 0.057ns, 14 <= 0.060ns}
      Leaf  : target=0.060ns count=228 avg=0.053ns sd=0.006ns min=0.036ns max=0.060ns {0 <= 0.036ns, 40 <= 0.048ns, 55 <= 0.054ns, 64 <= 0.057ns, 69 <= 0.060ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 133 CLKBUFX3: 106 BUFX2: 13 
       ICGs: TLATNTSCAX20: 39 TLATNTSCAX16: 3 TLATNTSCAX12: 1 TLATNTSCAX6: 2 TLATNTSCAX3: 2 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=0.686, max=0.923], skew [0.237 vs 0.500]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=0.686, max=0.923], skew [0.237 vs 0.500]
    Legalizer API calls during this step: 338 succeeded with high effort: 333 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 5
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=532.494um^2, i=0.000um^2, icg=541.386um^2, dcg=0.000um^2, l=0.000um^2, total=1073.880um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.401pF, leaf=0.709pF, total=1.110pF
      wire lengths     : top=0.000um, trunk=5639.674um, leaf=8134.888um, total=13774.562um
      hp wire lengths  : top=0.000um, trunk=5106.510um, leaf=6429.570um, total=11536.080um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 21 <= 0.057ns, 36 <= 0.060ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 18 <= 0.048ns, 51 <= 0.054ns, 73 <= 0.057ns, 85 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 105 CLKBUFX2: 2 BUFX2: 49 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 6 TLATNTSCAX12: 14 TLATNTSCAX6: 22 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/constraint: insertion delay [min=0.700, max=0.969], skew [0.270 vs 0.500]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/constraint: insertion delay [min=0.700, max=0.969], skew [0.270 vs 0.500]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
      wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
      hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
    Clock DAG net violations after reducing clock tree power 1 iteration 2:
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
      wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
      hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
    Legalizer API calls during this step: 2041 succeeded with high effort: 2041 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.6 real=0:00:01.9)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
      wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
      hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967, avg=0.864, sd=0.045], skew [0.268 vs 0.500], 100% {0.700, 0.967} (wid=0.003 ws=0.001) (gid=0.964 gs=0.268)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967, avg=0.864, sd=0.045], skew [0.268 vs 0.500], 100% {0.700, 0.967} (wid=0.003 ws=0.001) (gid=0.964 gs=0.268)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:01.9 real=0:00:02.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 312 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
          cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
          sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
          wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
          hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
          Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
           ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
          cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
          sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
          wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
          hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
          Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
           ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
        Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.4 real=0:00:00.4)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
          cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
          sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
          wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
          hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
          Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
           ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
      wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
      hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.8 real=0:00:00.9)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
    cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
    sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
    wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
    hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
  Clock DAG net violations after Approximately balancing fragments:
    Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
     ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
      wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
      hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
    Clock DAG net violations after 'Improving fragments clock skew':
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
          cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
          sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
          wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
          hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
          Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
           ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
      wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
      hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
      wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
      hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
    Clock DAG net violations after 'Fixing clock tree overload':
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967], skew [0.268 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
      wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
      hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967, avg=0.864, sd=0.045], skew [0.268 vs 0.500], 100% {0.700, 0.967} (wid=0.003 ws=0.001) (gid=0.964 gs=0.268)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.967, avg=0.864, sd=0.045], skew [0.268 vs 0.500], 100% {0.700, 0.967} (wid=0.003 ws=0.001) (gid=0.964 gs=0.268)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:01.2 real=0:00:01.4)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for delay:both.late...
  Clock tree timing engine global stage delay update for delay:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats before polishing:
    cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
    cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
    sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
    wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
    hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
  Clock DAG net violations before polishing:
    Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
     ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
  Primary reporting skew groups before polishing:
    skew_group clk/constraint: insertion delay [min=0.700, max=0.969], skew [0.268 vs 0.500]
  Skew group summary before polishing:
    skew_group clk/constraint: insertion delay [min=0.700, max=0.969], skew [0.268 vs 0.500]
  Merging balancing drivers for power...
    Tried: 312 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
      wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
      hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.969], skew [0.268 vs 0.500]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.969], skew [0.268 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.400pF, leaf=0.709pF, total=1.109pF
      wire lengths     : top=0.000um, trunk=5634.893um, leaf=8137.508um, total=13772.401um
      hp wire lengths  : top=0.000um, trunk=5104.800um, leaf=6429.570um, total=11534.370um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.033ns max=0.060ns {4 <= 0.036ns, 9 <= 0.048ns, 13 <= 0.054ns, 20 <= 0.057ns, 36 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.004ns min=0.040ns max=0.062ns {0 <= 0.036ns, 16 <= 0.048ns, 52 <= 0.054ns, 72 <= 0.057ns, 87 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.969, avg=0.865, sd=0.045], skew [0.268 vs 0.500], 100% {0.700, 0.969} (wid=0.004 ws=0.001) (gid=0.966 gs=0.268)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=0.700, max=0.969, avg=0.865, sd=0.045], skew [0.268 vs 0.500], 100% {0.700, 0.969} (wid=0.004 ws=0.001) (gid=0.966 gs=0.268)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.1)
        Legalizer API calls during this step: 2078 succeeded with high effort: 2078 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:01.2 real=0:00:01.2)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 4136 succeeded with high effort: 4136 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:03.1 real=0:00:03.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1917 succeeded with high effort: 1917 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.2 real=0:00:01.2)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 4113 succeeded with high effort: 4113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.7 real=0:00:02.8)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=531.810um^2, i=0.000um^2, icg=530.100um^2, dcg=0.000um^2, l=0.000um^2, total=1061.910um^2
      cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.712pF, total=1.065pF
      wire lengths     : top=0.000um, trunk=4897.663um, leaf=8232.063um, total=13129.726um
      hp wire lengths  : top=0.000um, trunk=4613.700um, leaf=6650.070um, total=11263.770um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.060ns count=83 avg=0.052ns sd=0.007ns min=0.033ns max=0.063ns {4 <= 0.036ns, 16 <= 0.048ns, 22 <= 0.054ns, 21 <= 0.057ns, 19 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.055ns sd=0.003ns min=0.041ns max=0.060ns {0 <= 0.036ns, 7 <= 0.048ns, 56 <= 0.054ns, 86 <= 0.057ns, 79 <= 0.060ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 96 CLKBUFX3: 103 CLKBUFX2: 2 BUFX2: 51 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 13 TLATNTSCAX6: 25 TLATNTSCAX3: 3 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=0.678, max=0.963, avg=0.855, sd=0.048], skew [0.285 vs 0.500], 100% {0.678, 0.963} (wid=0.003 ws=0.001) (gid=0.960 gs=0.284)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=0.678, max=0.963, avg=0.855, sd=0.048], skew [0.285 vs 0.500], 100% {0.678, 0.963} (wid=0.003 ws=0.001) (gid=0.960 gs=0.284)
    Legalizer API calls during this step: 12244 succeeded with high effort: 12244 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:08.4 real=0:00:08.7)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.513pF fall=0.454pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.512pF fall=0.453pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=527.364um^2, i=0.000um^2, icg=496.242um^2, dcg=0.000um^2, l=0.000um^2, total=1023.606um^2
      cell capacitance : b=0.088pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.100pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=0.712pF, total=1.064pF
      wire lengths     : top=0.000um, trunk=4890.325um, leaf=8234.782um, total=13125.107um
      hp wire lengths  : top=0.000um, trunk=4616.900um, leaf=6650.070um, total=11266.970um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=2, worst=[0.003ns, 0.002ns]} avg=0.002ns sd=0.001ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.060ns count=83 avg=0.052ns sd=0.007ns min=0.032ns max=0.063ns {4 <= 0.036ns, 13 <= 0.048ns, 23 <= 0.054ns, 17 <= 0.057ns, 24 <= 0.060ns} {2 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.056ns sd=0.003ns min=0.045ns max=0.060ns {0 <= 0.036ns, 5 <= 0.048ns, 51 <= 0.054ns, 86 <= 0.057ns, 86 <= 0.060ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 87 CLKBUFX3: 108 CLKBUFX2: 1 BUFX2: 56 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 6 TLATNTSCAX6: 34 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=0.695, max=0.968, avg=0.854, sd=0.045], skew [0.273 vs 0.500], 100% {0.695, 0.968} (wid=0.003 ws=0.001) (gid=0.965 gs=0.272)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=0.695, max=0.968, avg=0.854, sd=0.045], skew [0.273 vs 0.500], 100% {0.695, 0.968} (wid=0.003 ws=0.001) (gid=0.965 gs=0.272)
    Legalizer API calls during this step: 659 succeeded with high effort: 659 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.6 real=0:00:00.7)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=527.364um^2, i=0.000um^2, icg=496.242um^2, dcg=0.000um^2, l=0.000um^2, total=1023.606um^2
      cell capacitance : b=0.088pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.100pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=0.712pF, total=1.064pF
      wire lengths     : top=0.000um, trunk=4890.325um, leaf=8234.782um, total=13125.107um
      hp wire lengths  : top=0.000um, trunk=4616.900um, leaf=6650.070um, total=11266.970um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=2, worst=[0.003ns, 0.002ns]} avg=0.002ns sd=0.001ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.060ns count=83 avg=0.052ns sd=0.007ns min=0.032ns max=0.063ns {4 <= 0.036ns, 13 <= 0.048ns, 23 <= 0.054ns, 17 <= 0.057ns, 24 <= 0.060ns} {2 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.056ns sd=0.003ns min=0.045ns max=0.060ns {0 <= 0.036ns, 5 <= 0.048ns, 51 <= 0.054ns, 86 <= 0.057ns, 86 <= 0.060ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 87 CLKBUFX3: 108 CLKBUFX2: 1 BUFX2: 56 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 6 TLATNTSCAX6: 34 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=0.695, max=0.968, avg=0.854, sd=0.045], skew [0.273 vs 0.500], 100% {0.695, 0.968} (wid=0.003 ws=0.001) (gid=0.965 gs=0.272)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=0.695, max=0.968, avg=0.854, sd=0.045], skew [0.273 vs 0.500], 100% {0.695, 0.968} (wid=0.003 ws=0.001) (gid=0.965 gs=0.272)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 426 succeeded with high effort: 426 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=311, filtered=311, permitted=310, cannotCompute=39, computed=271, moveTooSmall=619, resolved=0, predictFail=80, currentlyIllegal=0, legalizationFail=12, legalizedMoveTooSmall=137, ignoredLeafDriver=0, worse=499, accepted=56
        Max accepted move=31.380um, total accepted move=448.300um, average move=8.005um
        Move for wirelength. considered=311, filtered=311, permitted=310, cannotCompute=43, computed=267, moveTooSmall=632, resolved=0, predictFail=97, currentlyIllegal=0, legalizationFail=16, legalizedMoveTooSmall=187, ignoredLeafDriver=0, worse=531, accepted=27
        Max accepted move=12.440um, total accepted move=150.020um, average move=5.556um
        Move for wirelength. considered=311, filtered=311, permitted=310, cannotCompute=45, computed=265, moveTooSmall=636, resolved=0, predictFail=98, currentlyIllegal=0, legalizationFail=22, legalizedMoveTooSmall=198, ignoredLeafDriver=0, worse=560, accepted=10
        Max accepted move=10.840um, total accepted move=65.190um, average move=6.519um
        Legalizer API calls during this step: 2530 succeeded with high effort: 2530 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.3 real=0:00:02.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 437 succeeded with high effort: 437 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=311, filtered=311, permitted=310, cannotCompute=272, computed=38, moveTooSmall=458, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=34, ignoredLeafDriver=0, worse=14, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 1531 succeeded with high effort: 1531 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.4 real=0:00:00.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=311, filtered=311, permitted=310, cannotCompute=0, computed=310, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=303, accepted=17
        Max accepted move=3.400um, total accepted move=10.600um, average move=0.624um
        Move for wirelength. considered=311, filtered=311, permitted=310, cannotCompute=292, computed=18, moveTooSmall=0, resolved=0, predictFail=483, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=17, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 344 succeeded with high effort: 344 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=527.364um^2, i=0.000um^2, icg=496.242um^2, dcg=0.000um^2, l=0.000um^2, total=1023.606um^2
        cell capacitance : b=0.088pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.100pF
        sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.339pF, leaf=0.714pF, total=1.053pF
        wire lengths     : top=0.000um, trunk=4671.368um, leaf=8261.668um, total=12933.036um
        hp wire lengths  : top=0.000um, trunk=4468.290um, leaf=6721.345um, total=11189.635um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.060ns count=83 avg=0.052ns sd=0.007ns min=0.032ns max=0.061ns {3 <= 0.036ns, 17 <= 0.048ns, 26 <= 0.054ns, 17 <= 0.057ns, 18 <= 0.060ns} {2 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
        Leaf  : target=0.060ns count=228 avg=0.056ns sd=0.003ns min=0.045ns max=0.060ns {0 <= 0.036ns, 4 <= 0.048ns, 51 <= 0.054ns, 83 <= 0.057ns, 90 <= 0.060ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 87 CLKBUFX3: 108 CLKBUFX2: 1 BUFX2: 56 
         ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 6 TLATNTSCAX6: 34 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=0.689, max=0.966, avg=0.851, sd=0.045], skew [0.277 vs 0.500], 100% {0.689, 0.966} (wid=0.003 ws=0.001) (gid=0.963 gs=0.277)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=0.689, max=0.966, avg=0.851, sd=0.045], skew [0.277 vs 0.500], 100% {0.689, 0.966} (wid=0.003 ws=0.001) (gid=0.963 gs=0.277)
      Legalizer API calls during this step: 5318 succeeded with high effort: 5318 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:03.2 real=0:00:03.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 312 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 310 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=527.364um^2, i=0.000um^2, icg=496.242um^2, dcg=0.000um^2, l=0.000um^2, total=1023.606um^2
      cell capacitance : b=0.088pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.100pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.339pF, leaf=0.714pF, total=1.053pF
      wire lengths     : top=0.000um, trunk=4671.368um, leaf=8261.668um, total=12933.036um
      hp wire lengths  : top=0.000um, trunk=4468.290um, leaf=6721.345um, total=11189.635um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.060ns count=83 avg=0.052ns sd=0.007ns min=0.032ns max=0.061ns {3 <= 0.036ns, 17 <= 0.048ns, 26 <= 0.054ns, 17 <= 0.057ns, 18 <= 0.060ns} {2 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=228 avg=0.056ns sd=0.003ns min=0.045ns max=0.060ns {0 <= 0.036ns, 4 <= 0.048ns, 51 <= 0.054ns, 83 <= 0.057ns, 90 <= 0.060ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 87 CLKBUFX3: 108 CLKBUFX2: 1 BUFX2: 56 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 6 TLATNTSCAX6: 34 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=0.689, max=0.966, avg=0.851, sd=0.045], skew [0.277 vs 0.500], 100% {0.689, 0.966} (wid=0.003 ws=0.001) (gid=0.963 gs=0.277)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=0.689, max=0.966, avg=0.851, sd=0.045], skew [0.277 vs 0.500], 100% {0.689, 0.966} (wid=0.003 ws=0.001) (gid=0.963 gs=0.277)
    Legalizer API calls during this step: 5318 succeeded with high effort: 5318 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:03.6 real=0:00:03.8)
  Total capacitance is (rise=1.565pF fall=1.506pF), of which (rise=1.053pF fall=1.053pF) is wire, and (rise=0.512pF fall=0.453pF) is gate.
  Stage::Polishing done. (took cpu=0:00:12.9 real=0:00:13.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 310 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:11:37 mem=2259.8M) ***
Total net bbox length = 1.692e+05 (9.235e+04 7.687e+04) (ext = 1.060e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2259.8MB
Summary Report:
Instances move: 0 (out of 11156 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.692e+05 (9.235e+04 7.687e+04) (ext = 1.060e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2259.8MB
*** Finished refinePlace (0:11:37 mem=2259.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2271).
  Restoring pStatusCts on 310 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:16.2 real=0:00:17.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       311 (unrouted=311, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11893 (unrouted=401, trialRouted=11492, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 311 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 311 nets for routing of which 311 have one or more fixed wires.
(ccopt eGR): Start to route 311 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5994 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5994
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11861 nets ( ignored 11550 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 311 clock nets ( 83 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_rule  Nets: 83
[NR-eGR] Rule id: 1  Nets: 228
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.659750e+03um
[NR-eGR] Layer group 2: route 228 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.267110e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [7, 10]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [7, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.290708e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [7, 11]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [7, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.314306e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.364409e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 4 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.401516e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[NR-eGR] Layer group 7: route 4 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.438794e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   39113 
[NR-eGR]  Metal2   (2V)         55176   52878 
[NR-eGR]  Metal3   (3H)         75254    7130 
[NR-eGR]  Metal4   (4V)         28170    3763 
[NR-eGR]  Metal5   (5H)         24284    1383 
[NR-eGR]  Metal6   (6V)          2555    1216 
[NR-eGR]  Metal7   (7H)          2916    1084 
[NR-eGR]  Metal8   (8V)          5689      32 
[NR-eGR]  Metal9   (9H)           139       7 
[NR-eGR]  Metal10  (10V)            1       5 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       194186  106611 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 169226um
[NR-eGR] Total length: 194186um, number of vias: 106611
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 13141um, number of vias: 11462
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   2581 
[NR-eGR]  Metal2   (2V)          2362   3078 
[NR-eGR]  Metal3   (3H)          2286   1311 
[NR-eGR]  Metal4   (4V)           762   1158 
[NR-eGR]  Metal5   (5H)           211   1141 
[NR-eGR]  Metal6   (6V)           190   1137 
[NR-eGR]  Metal7   (7H)          1818   1046 
[NR-eGR]  Metal8   (8V)          5509     10 
[NR-eGR]  Metal9   (9H)             2      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        13141  11462 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 11238um
[NR-eGR] Total length: 13141um, number of vias: 11462
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 13141um, number of vias: 11462
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.39 sec, Curr Mem: 2259.88 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.5)
      Routing using eGR only done.
Net route status summary:
  Clock:       311 (unrouted=0, trialRouted=0, noStatus=0, routed=311, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11893 (unrouted=401, trialRouted=11492, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.6)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=11156 and nets=12204 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2259.879M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay:both.late...
        Clock tree timing engine global stage delay update for delay:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.2)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=527.364um^2, i=0.000um^2, icg=496.242um^2, dcg=0.000um^2, l=0.000um^2, total=1023.606um^2
          cell capacitance : b=0.088pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.100pF
          sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.317pF, leaf=0.744pF, total=1.061pF
          wire lengths     : top=0.000um, trunk=4697.660um, leaf=8443.005um, total=13140.665um
          hp wire lengths  : top=0.000um, trunk=4468.290um, leaf=6721.345um, total=11189.635um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=40, worst=[0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.053ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.060ns count=83 avg=0.050ns sd=0.007ns min=0.031ns max=0.059ns {5 <= 0.036ns, 17 <= 0.048ns, 29 <= 0.054ns, 22 <= 0.057ns, 10 <= 0.060ns}
          Leaf  : target=0.060ns count=228 avg=0.057ns sd=0.004ns min=0.046ns max=0.064ns {0 <= 0.036ns, 4 <= 0.048ns, 44 <= 0.054ns, 61 <= 0.057ns, 79 <= 0.060ns} {37 <= 0.063ns, 3 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 87 CLKBUFX3: 108 CLKBUFX2: 1 BUFX2: 56 
           ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 6 TLATNTSCAX6: 34 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=0.680, max=0.956, avg=0.841, sd=0.045], skew [0.276 vs 0.500], 100% {0.680, 0.956} (wid=0.003 ws=0.001) (gid=0.954 gs=0.276)
        Skew group summary eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=0.680, max=0.956, avg=0.841, sd=0.045], skew [0.276 vs 0.500], 100% {0.680, 0.956} (wid=0.003 ws=0.001) (gid=0.954 gs=0.276)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         21
            Processed:             21
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             21
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=527.364um^2, i=0.000um^2, icg=496.242um^2, dcg=0.000um^2, l=0.000um^2, total=1023.606um^2
            cell capacitance : b=0.088pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.100pF
            sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.317pF, leaf=0.744pF, total=1.061pF
            wire lengths     : top=0.000um, trunk=4697.660um, leaf=8443.005um, total=13140.665um
            hp wire lengths  : top=0.000um, trunk=4468.290um, leaf=6721.345um, total=11189.635um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=40, worst=[0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.053ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.060ns count=83 avg=0.050ns sd=0.007ns min=0.031ns max=0.059ns {5 <= 0.036ns, 17 <= 0.048ns, 29 <= 0.054ns, 22 <= 0.057ns, 10 <= 0.060ns}
            Leaf  : target=0.060ns count=228 avg=0.057ns sd=0.004ns min=0.046ns max=0.064ns {0 <= 0.036ns, 4 <= 0.048ns, 44 <= 0.054ns, 61 <= 0.057ns, 79 <= 0.060ns} {37 <= 0.063ns, 3 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 87 CLKBUFX3: 108 CLKBUFX2: 1 BUFX2: 56 
             ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 6 TLATNTSCAX6: 34 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=0.680, max=0.956], skew [0.276 vs 0.500]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=0.680, max=0.956], skew [0.276 vs 0.500]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 35 long paths. The largest offset applied was 0.024ns.
            
            
            Skew Group Offsets:
            
            --------------------------------------------------------------------------------------------
            Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            --------------------------------------------------------------------------------------------
            clk/constraint    1961       35         1.785%      0.024ns       0.956ns         0.931ns
            --------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.002        6
              0.002        0.007        6
              0.007        0.012        6
              0.012        0.017        0
              0.017        0.022        0
              0.022      and above     17
            -------------------------------
            
            Mean=0.014ns Median=0.010ns Std.Dev=0.009ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: .Library trimming buffers in power domain auto-default and half-corner delay:both.late removed 0 of 4 cells
          Original list had 4 cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          Library trimming was not able to trim any cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          ..20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 1, numUnchanged = 16, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 284, numSkippedDueToCloseToSkewTarget = 10
          CCOpt-eGRPC Downsizing: considered: 17, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 17, unsuccessful: 0, sized: 1
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=527.022um^2, i=0.000um^2, icg=496.242um^2, dcg=0.000um^2, l=0.000um^2, total=1023.264um^2
            cell capacitance : b=0.088pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.100pF
            sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.317pF, leaf=0.744pF, total=1.061pF
            wire lengths     : top=0.000um, trunk=4697.660um, leaf=8443.005um, total=13140.665um
            hp wire lengths  : top=0.000um, trunk=4469.090um, leaf=6721.345um, total=11190.435um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=40, worst=[0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.053ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.060ns count=83 avg=0.051ns sd=0.007ns min=0.031ns max=0.059ns {5 <= 0.036ns, 17 <= 0.048ns, 29 <= 0.054ns, 22 <= 0.057ns, 10 <= 0.060ns}
            Leaf  : target=0.060ns count=228 avg=0.057ns sd=0.004ns min=0.046ns max=0.064ns {0 <= 0.036ns, 4 <= 0.048ns, 44 <= 0.054ns, 61 <= 0.057ns, 79 <= 0.060ns} {37 <= 0.063ns, 3 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 87 CLKBUFX3: 107 CLKBUFX2: 1 BUFX2: 57 
             ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 6 TLATNTSCAX6: 34 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=0.680, max=0.954], skew [0.274 vs 0.500]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=0.680, max=0.954], skew [0.274 vs 0.500]
          Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 311, tested: 311, violation detected: 40, violation ignored (due to small violation): 30, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 5
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              0                    0                   0            0                    0                   0
          leaf              10 [100.0%]           5 (50.0%)           0            0                    5 (50.0%)           5 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          Total             10 [100.0%]           5 (50.0%)           0            0                    5 (50.0%)           5 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 1.710um^2 (0.167%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=252, i=0, icg=58, dcg=0, l=0, total=310
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=528.732um^2, i=0.000um^2, icg=496.242um^2, dcg=0.000um^2, l=0.000um^2, total=1024.974um^2
            cell capacitance : b=0.088pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.100pF
            sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.317pF, leaf=0.744pF, total=1.061pF
            wire lengths     : top=0.000um, trunk=4697.660um, leaf=8443.005um, total=13140.665um
            hp wire lengths  : top=0.000um, trunk=4469.090um, leaf=6721.345um, total=11190.435um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=35, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.039ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.060ns count=83 avg=0.051ns sd=0.006ns min=0.031ns max=0.059ns {5 <= 0.036ns, 17 <= 0.048ns, 29 <= 0.054ns, 21 <= 0.057ns, 11 <= 0.060ns}
            Leaf  : target=0.060ns count=228 avg=0.057ns sd=0.004ns min=0.046ns max=0.064ns {0 <= 0.036ns, 6 <= 0.048ns, 44 <= 0.054ns, 64 <= 0.057ns, 79 <= 0.060ns} {33 <= 0.063ns, 2 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 90 CLKBUFX3: 106 CLKBUFX2: 1 BUFX2: 55 
             ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 6 TLATNTSCAX6: 34 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=0.680, max=0.954], skew [0.274 vs 0.500]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=0.680, max=0.954], skew [0.274 vs 0.500]
          Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=35, unsuccessful=0, alreadyClose=0, noImprovementFound=30, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=5
        Moving clock insts towards fanout done. (took cpu=0:00:00.4 real=0:00:00.4)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 3 , succeeded = 3 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 31 ,succeeded = 31 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=255, i=0, icg=58, dcg=0, l=0, total=313
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=535.914um^2, i=0.000um^2, icg=496.242um^2, dcg=0.000um^2, l=0.000um^2, total=1032.156um^2
          cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
          sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.318pF, leaf=0.742pF, total=1.060pF
          wire lengths     : top=0.000um, trunk=4698.630um, leaf=8436.425um, total=13135.055um
          hp wire lengths  : top=0.000um, trunk=4492.500um, leaf=6731.340um, total=11223.840um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=32, worst=[0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.029ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.060ns count=83 avg=0.051ns sd=0.007ns min=0.031ns max=0.059ns {5 <= 0.036ns, 17 <= 0.048ns, 28 <= 0.054ns, 21 <= 0.057ns, 12 <= 0.060ns}
          Leaf  : target=0.060ns count=231 avg=0.056ns sd=0.004ns min=0.036ns max=0.062ns {1 <= 0.036ns, 11 <= 0.048ns, 44 <= 0.054ns, 64 <= 0.057ns, 79 <= 0.060ns} {32 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 93 CLKBUFX3: 106 CLKBUFX2: 1 BUFX2: 55 
           ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 6 TLATNTSCAX6: 34 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraint: insertion delay [min=0.680, max=0.956, avg=0.842, sd=0.045], skew [0.277 vs 0.500], 100% {0.680, 0.956} (wid=0.003 ws=0.001) (gid=0.954 gs=0.276)
        Skew group summary before routing clock trees:
          skew_group clk/constraint: insertion delay [min=0.680, max=0.956, avg=0.842, sd=0.045], skew [0.277 vs 0.500], 100% {0.680, 0.956} (wid=0.003 ws=0.001) (gid=0.954 gs=0.276)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 313 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:11:39 mem=2298.1M) ***
Total net bbox length = 1.693e+05 (9.237e+04 7.689e+04) (ext = 1.060e+04)
Move report: Detail placement moves 1431 insts, mean move: 1.01 um, max move: 16.26 um 
	Max move on inst (FE_OFC881_n_1973): (50.20, 78.28) --> (56.20, 68.02)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2298.1MB
Summary Report:
Instances move: 1431 (out of 11159 movable)
Instances flipped: 0
Mean displacement: 1.01 um
Max displacement: 16.26 um (Instance: FE_OFC881_n_1973) (50.2, 78.28) -> (56.2, 68.02)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.700e+05 (9.278e+04 7.722e+04) (ext = 1.061e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2298.1MB
*** Finished refinePlace (0:11:39 mem=2298.1M) ***
  ClockRefiner summary
  All clock instances: Moved 286, flipped 41 and cell swapped 0 (out of a total of 2274).
  The largest move was 4.51 um for cpuregs_reg[18][6].
  Restoring pStatusCts on 313 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.4 real=0:00:02.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       314 (unrouted=0, trialRouted=0, noStatus=0, routed=314, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11893 (unrouted=401, trialRouted=11492, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 314 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 314 nets for routing of which 314 have one or more fixed wires.
(ccopt eGR): Start to route 314 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5994 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5994
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11864 nets ( ignored 11550 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 314 clock nets ( 83 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 231
[NR-eGR] Rule id: 1  Rule name: NDR_rule  Nets: 83
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.687110e+03um
[NR-eGR] Layer group 2: route 231 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.275831e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [7, 10]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [7, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.305072e+04um
[NR-eGR] Create a new net group with 7 nets and layer range [7, 11]
[NR-eGR] Layer group 4: route 7 net(s) in layer range [7, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.330893e+04um
[NR-eGR] Create a new net group with 7 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.386468e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 5 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.428705e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 11]
[NR-eGR] Layer group 7: route 5 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.471113e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   39119 
[NR-eGR]  Metal2   (2V)         55158   52904 
[NR-eGR]  Metal3   (3H)         75272    7136 
[NR-eGR]  Metal4   (4V)         28204    3765 
[NR-eGR]  Metal5   (5H)         24304    1381 
[NR-eGR]  Metal6   (6V)          2556    1218 
[NR-eGR]  Metal7   (7H)          2946    1091 
[NR-eGR]  Metal8   (8V)          5705      32 
[NR-eGR]  Metal9   (9H)           138       7 
[NR-eGR]  Metal10  (10V)            1       5 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       194288  106658 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 170003um
[NR-eGR] Total length: 194288um, number of vias: 106658
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 13243um, number of vias: 11509
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   2587 
[NR-eGR]  Metal2   (2V)          2344   3104 
[NR-eGR]  Metal3   (3H)          2304   1317 
[NR-eGR]  Metal4   (4V)           796   1160 
[NR-eGR]  Metal5   (5H)           231   1139 
[NR-eGR]  Metal6   (6V)           191   1139 
[NR-eGR]  Metal7   (7H)          1849   1053 
[NR-eGR]  Metal8   (8V)          5526     10 
[NR-eGR]  Metal9   (9H)             1      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        13243  11509 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 11311um
[NR-eGR] Total length: 13243um, number of vias: 11509
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 13243um, number of vias: 11509
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.38 sec, Curr Mem: 2260.21 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 314 clock nets with NanoRoute.
  231 nets are default rule and 83 are NDR_rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/28 03:14:02, mem=2007.4M)

globalDetailRoute

#Start globalDetailRoute on Fri Feb 28 03:14:02 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=314)
#num needed restored net=0
#need_extraction net=0 (total=12207)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 13243 um.
#Total half perimeter of net bounding box = 11550 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2344 um.
#Total wire length on LAYER Metal3 = 2304 um.
#Total wire length on LAYER Metal4 = 796 um.
#Total wire length on LAYER Metal5 = 231 um.
#Total wire length on LAYER Metal6 = 191 um.
#Total wire length on LAYER Metal7 = 1849 um.
#Total wire length on LAYER Metal8 = 5526 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 11509
#Up-Via Summary (total 11509):
#           
#-----------------------
# Metal1           2587
# Metal2           3104
# Metal3           1317
# Metal4           1160
# Metal5           1139
# Metal6           1139
# Metal7           1053
# Metal8             10
#-----------------------
#                 11509 
#
#Start routing data preparation on Fri Feb 28 03:14:02 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 12074 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2019.58 (MB), peak = 2143.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2087.38 (MB), peak = 2143.30 (MB)
#
#Connectivity extraction summary:
#314 routed net(s) are imported.
#342 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 656.
#
#Data initialization: cpu:00:00:09, real:00:00:09, mem:2.0 GB, peak:2.1 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     7132 ( 2         pin),   2963 ( 3         pin),    640 ( 4         pin),
#      294 ( 5         pin),    177 ( 6         pin),     64 ( 7         pin),
#       65 ( 8         pin),     77 ( 9         pin),    251 (10-19      pin),
#       73 (20-29      pin),    120 (30-39      pin),      2 (40-49      pin),
#        1 (50-59      pin),      5 (60-69      pin),      1 (70-79      pin),
#        0 (>=2000     pin).
#Total: 12207 nets, 11865 non-trivial nets, 314 fully global routed, 314 clocks,
#       1 tie-net, 83 nets have nondefault rule, 314 nets have layer range,
#       314 nets have weight, 314 nets have avoid detour,
#       314 nets have priority.
#
#  Rule            #net     #shield    Pref.Layer
#------------------------------------------------
#  NDR_rule          83           0      [ 7,  8]
#
#Nets in 1 layer range:
#   (Metal7, Metal8) :      314 ( 2.6%)
#
#314 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 30.30 (MB)
#Total memory = 2129.18 (MB)
#Peak memory = 2143.30 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.1 GB, peak:2.1 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 8848
#  Total number of overlap segments     =   20 (  0.2%)
#  Total number of assigned segments    = 6118 ( 69.1%)
#  Total number of shifted segments     =  201 (  2.3%)
#  Average movement of shifted segments =    5.37 tracks
#
#  Total number of overlaps             =    4
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 13580 um.
#Total half perimeter of net bounding box = 11550 um.
#Total wire length on LAYER Metal1 = 4 um.
#Total wire length on LAYER Metal2 = 2559 um.
#Total wire length on LAYER Metal3 = 2356 um.
#Total wire length on LAYER Metal4 = 808 um.
#Total wire length on LAYER Metal5 = 215 um.
#Total wire length on LAYER Metal6 = 286 um.
#Total wire length on LAYER Metal7 = 1890 um.
#Total wire length on LAYER Metal8 = 5463 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 10982
#Up-Via Summary (total 10982):
#           
#-----------------------
# Metal1           2587
# Metal2           3248
# Metal3           1216
# Metal4           1081
# Metal5           1017
# Metal6            988
# Metal7            845
#-----------------------
#                 10982 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 114.25 (MB)
#Total memory = 2123.11 (MB)
#Peak memory = 2143.30 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2125.57 (MB), peak = 2176.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 14161 um.
#Total half perimeter of net bounding box = 11550 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 2556 um.
#Total wire length on LAYER Metal3 = 2764 um.
#Total wire length on LAYER Metal4 = 1492 um.
#Total wire length on LAYER Metal5 = 234 um.
#Total wire length on LAYER Metal6 = 228 um.
#Total wire length on LAYER Metal7 = 1747 um.
#Total wire length on LAYER Metal8 = 5141 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 9537
#Up-Via Summary (total 9537):
#           
#-----------------------
# Metal1           2592
# Metal2           2589
# Metal3           1301
# Metal4            858
# Metal5            777
# Metal6            760
# Metal7            660
#-----------------------
#                  9537 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 2.45 (MB)
#Total memory = 2125.57 (MB)
#Peak memory = 2176.29 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 2.45 (MB)
#Total memory = 2125.57 (MB)
#Peak memory = 2176.29 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:30
#Increased memory = 79.63 (MB)
#Total memory = 2087.50 (MB)
#Peak memory = 2176.29 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 28 03:14:32 2025
#
% End globalDetailRoute (date=02/28 03:14:32, total cpu=0:00:29.4, real=0:00:30.0, peak res=2176.3M, current mem=2087.6M)
        NanoRoute done. (took cpu=0:00:29.4 real=0:00:29.8)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 314 net(s)
Set FIXED placed status on 313 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2300.74 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 314  Num Prerouted Wires = 12683
[NR-eGR] Read 11864 nets ( ignored 314 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11550
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11550 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.745277e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   39258 
[NR-eGR]  Metal2   (2V)         55718   52513 
[NR-eGR]  Metal3   (3H)         75823    7323 
[NR-eGR]  Metal4   (4V)         29421    3613 
[NR-eGR]  Metal5   (5H)         25208    1052 
[NR-eGR]  Metal6   (6V)          2932     853 
[NR-eGR]  Metal7   (7H)          3054     698 
[NR-eGR]  Metal8   (8V)          5346      22 
[NR-eGR]  Metal9   (9H)           181       9 
[NR-eGR]  Metal10  (10V)            2       5 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       197686  105346 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 170003um
[NR-eGR] Total length: 197686um, number of vias: 105346
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.58 sec, Curr Mem: 2306.69 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.6)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       314 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=314, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11893 (unrouted=343, trialRouted=11550, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:30.5 real=0:00:31.1)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=11159 and nets=12207 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2300.688M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for delay:both.late...
  Clock tree timing engine global stage delay update for delay:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=255, i=0, icg=58, dcg=0, l=0, total=313
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=535.914um^2, i=0.000um^2, icg=496.242um^2, dcg=0.000um^2, l=0.000um^2, total=1032.156um^2
    cell capacitance : b=0.089pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.101pF
    sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.364pF, leaf=0.770pF, total=1.134pF
    wire lengths     : top=0.000um, trunk=4868.785um, leaf=9292.250um, total=14161.035um
    hp wire lengths  : top=0.000um, trunk=4492.500um, leaf=6769.175um, total=11261.675um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=72, worst=[0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.002ns sd=0.001ns sum=0.130ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.060ns count=83 avg=0.054ns sd=0.007ns min=0.032ns max=0.067ns {2 <= 0.036ns, 12 <= 0.048ns, 19 <= 0.054ns, 20 <= 0.057ns, 20 <= 0.060ns} {6 <= 0.063ns, 3 <= 0.066ns, 1 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Leaf  : target=0.060ns count=231 avg=0.057ns sd=0.005ns min=0.039ns max=0.066ns {0 <= 0.036ns, 10 <= 0.048ns, 41 <= 0.054ns, 50 <= 0.057ns, 68 <= 0.060ns} {54 <= 0.063ns, 8 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 93 CLKBUFX3: 106 CLKBUFX2: 1 BUFX2: 55 
     ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 6 TLATNTSCAX6: 34 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraint: insertion delay [min=0.708, max=0.975, avg=0.864, sd=0.045], skew [0.267 vs 0.500], 100% {0.708, 0.975} (wid=0.003 ws=0.002) (gid=0.973 gs=0.268)
  Skew group summary after routing clock trees:
    skew_group clk/constraint: insertion delay [min=0.708, max=0.975, avg=0.864, sd=0.045], skew [0.267 vs 0.500], 100% {0.708, 0.975} (wid=0.003 ws=0.002) (gid=0.973 gs=0.268)
  CCOpt::Phase::Routing done. (took cpu=0:00:31.0 real=0:00:31.6)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 314, tested: 314, violation detected: 72, violation ignored (due to small violation): 0, cannot run: 0, attempted: 72, unsuccessful: 0, sized: 39
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk             10 [13.9%]            6 (60.0%)           0            0                    6 (60.0%)           4 (40.0%)
      leaf              62 [86.1%]           33 (53.2%)           0            0                   33 (53.2%)          29 (46.8%)
      ---------------------------------------------------------------------------------------------------------------------------
      Total             72 [100.0%]          39 (54.2%)           0            0                   39 (54.2%)          33 (45.8%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 39, Downsized: 0, Sized but same area: 0, Unchanged: 33, Area change: 15.390um^2 (1.491%)
      Max. move: 3.420um (CTS_ccl_a_buf_00194 and 19 others), Min. move: 0.000um, Avg. move: 0.136um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=255, i=0, icg=58, dcg=0, l=0, total=313
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=548.910um^2, i=0.000um^2, icg=498.636um^2, dcg=0.000um^2, l=0.000um^2, total=1047.546um^2
        cell capacitance : b=0.091pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.104pF
        sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.364pF, leaf=0.770pF, total=1.134pF
        wire lengths     : top=0.000um, trunk=4868.785um, leaf=9292.250um, total=14161.035um
        hp wire lengths  : top=0.000um, trunk=4496.120um, leaf=6771.170um, total=11267.290um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=33, worst=[0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.060ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.060ns count=83 avg=0.053ns sd=0.007ns min=0.034ns max=0.064ns {2 <= 0.036ns, 16 <= 0.048ns, 19 <= 0.054ns, 20 <= 0.057ns, 22 <= 0.060ns} {3 <= 0.063ns, 1 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
        Leaf  : target=0.060ns count=231 avg=0.056ns sd=0.005ns min=0.039ns max=0.065ns {0 <= 0.036ns, 16 <= 0.048ns, 62 <= 0.054ns, 56 <= 0.057ns, 68 <= 0.060ns} {25 <= 0.063ns, 4 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 119 CLKBUFX3: 92 BUFX2: 44 
         ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 7 TLATNTSCAX6: 33 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=0.691, max=0.971], skew [0.280 vs 0.500]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=0.691, max=0.971], skew [0.280 vs 0.500]
      Legalizer API calls during this step: 135 succeeded with high effort: 135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 314, tested: 314, violation detected: 33, violation ignored (due to small violation): 0, cannot run: 0, attempted: 33, unsuccessful: 0, sized: 2
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              4 [12.1%]            1 (25.0%)           0            0                    1 (25.0%)           3 (75.0%)
      leaf              29 [87.9%]            1 (3.4%)            0            0                    1 (3.4%)           28 (96.6%)
      ---------------------------------------------------------------------------------------------------------------------------
      Total             33 [100.0%]           2 (6.1%)            0            0                    2 (6.1%)           31 (93.9%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 31, Area change: 0.684um^2 (0.065%)
      Max. move: 0.200um (CTS_csf_buf_00252), Min. move: 0.000um, Avg. move: 0.006um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=255, i=0, icg=58, dcg=0, l=0, total=313
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=549.594um^2, i=0.000um^2, icg=498.636um^2, dcg=0.000um^2, l=0.000um^2, total=1048.230um^2
        cell capacitance : b=0.092pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.104pF
        sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.364pF, leaf=0.770pF, total=1.134pF
        wire lengths     : top=0.000um, trunk=4868.785um, leaf=9292.250um, total=14161.035um
        hp wire lengths  : top=0.000um, trunk=4496.320um, leaf=6771.170um, total=11267.490um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=31, worst=[0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.057ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.060ns count=83 avg=0.053ns sd=0.007ns min=0.034ns max=0.064ns {2 <= 0.036ns, 17 <= 0.048ns, 19 <= 0.054ns, 19 <= 0.057ns, 23 <= 0.060ns} {2 <= 0.063ns, 1 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
        Leaf  : target=0.060ns count=231 avg=0.056ns sd=0.005ns min=0.039ns max=0.065ns {0 <= 0.036ns, 17 <= 0.048ns, 62 <= 0.054ns, 56 <= 0.057ns, 68 <= 0.060ns} {24 <= 0.063ns, 4 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 119 CLKBUFX3: 94 BUFX2: 42 
         ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 7 TLATNTSCAX6: 33 TLATNTSCAX3: 4 TLATNTSCAX2: 11 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=0.691, max=0.971], skew [0.281 vs 0.500]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=0.691, max=0.971], skew [0.281 vs 0.500]
      Legalizer API calls during this step: 118 succeeded with high effort: 118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 46 buffers and inverters.
    success count. Default: 0, QS: 3, QD: 20, FS: 3, MQS: 0
    CCOpt-PostConditioning: nets considered: 314, nets tested: 314, nets violation detected: 31, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 31, nets unsuccessful: 5, buffered: 26
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=301, i=0, icg=58, dcg=0, l=0, total=359
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=628.254um^2, i=0.000um^2, icg=496.926um^2, dcg=0.000um^2, l=0.000um^2, total=1125.180um^2
      cell capacitance : b=0.102pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.115pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.380pF, leaf=0.770pF, total=1.150pF
      wire lengths     : top=0.000um, trunk=4961.440um, leaf=9199.595um, total=14161.035um
      hp wire lengths  : top=0.000um, trunk=4663.410um, leaf=6796.560um, total=11459.970um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=5, worst=[0.005ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.012ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.060ns count=108 avg=0.048ns sd=0.011ns min=0.024ns max=0.061ns {24 <= 0.036ns, 19 <= 0.048ns, 21 <= 0.054ns, 20 <= 0.057ns, 23 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Leaf  : target=0.060ns count=252 avg=0.053ns sd=0.008ns min=0.021ns max=0.065ns {14 <= 0.036ns, 23 <= 0.048ns, 67 <= 0.054ns, 62 <= 0.057ns, 82 <= 0.060ns} {2 <= 0.063ns, 2 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 104 CLKBUFX2: 23 BUFX2: 60 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 7 TLATNTSCAX6: 32 TLATNTSCAX3: 5 TLATNTSCAX2: 11 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=0.691, max=0.978, avg=0.873, sd=0.051], skew [0.287 vs 0.500], 100% {0.691, 0.978} (wid=0.003 ws=0.002) (gid=0.975 gs=0.286)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=0.691, max=0.978, avg=0.873, sd=0.051], skew [0.287 vs 0.500], 100% {0.691, 0.978} (wid=0.003 ws=0.002) (gid=0.975 gs=0.286)
    Buffering to fix DRVs done. (took cpu=0:00:00.6 real=0:00:00.9)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=301, i=0, icg=58, dcg=0, l=0, total=359
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=628.254um^2, i=0.000um^2, icg=496.926um^2, dcg=0.000um^2, l=0.000um^2, total=1125.180um^2
        cell capacitance : b=0.102pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.115pF
        sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.380pF, leaf=0.770pF, total=1.150pF
        wire lengths     : top=0.000um, trunk=4961.440um, leaf=9199.595um, total=14161.035um
        hp wire lengths  : top=0.000um, trunk=4663.410um, leaf=6796.560um, total=11459.970um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=5, worst=[0.005ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.012ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.060ns count=108 avg=0.048ns sd=0.011ns min=0.024ns max=0.061ns {24 <= 0.036ns, 19 <= 0.048ns, 21 <= 0.054ns, 20 <= 0.057ns, 23 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
        Leaf  : target=0.060ns count=252 avg=0.053ns sd=0.008ns min=0.021ns max=0.065ns {14 <= 0.036ns, 23 <= 0.048ns, 67 <= 0.054ns, 62 <= 0.057ns, 82 <= 0.060ns} {2 <= 0.063ns, 2 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 114 CLKBUFX3: 104 CLKBUFX2: 23 BUFX2: 60 
         ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 7 TLATNTSCAX6: 32 TLATNTSCAX3: 5 TLATNTSCAX2: 11 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=0.691, max=0.978, avg=0.873, sd=0.051], skew [0.287 vs 0.500], 100% {0.691, 0.978} (wid=0.003 ws=0.002) (gid=0.975 gs=0.286)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=0.691, max=0.978, avg=0.873, sd=0.051], skew [0.287 vs 0.500], 100% {0.691, 0.978} (wid=0.003 ws=0.002) (gid=0.975 gs=0.286)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 359 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:12:12 mem=2300.9M) ***
Total net bbox length = 1.702e+05 (9.291e+04 7.731e+04) (ext = 1.061e+04)
Move report: Detail placement moves 405 insts, mean move: 0.85 um, max move: 8.13 um 
	Max move on inst (g92781): (82.60, 62.89) --> (79.60, 57.76)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2304.0MB
Summary Report:
Instances move: 405 (out of 11205 movable)
Instances flipped: 0
Mean displacement: 0.85 um
Max displacement: 8.13 um (Instance: g92781) (82.6, 62.89) -> (79.6, 57.76)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3BXL
Total net bbox length = 1.704e+05 (9.303e+04 7.742e+04) (ext = 1.062e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2304.0MB
*** Finished refinePlace (0:12:12 mem=2304.0M) ***
    ClockRefiner summary
    All clock instances: Moved 79, flipped 4 and cell swapped 0 (out of a total of 2320).
    The largest move was 2.11 um for cpuregs_reg[21][3].
    Restoring pStatusCts on 359 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.6)
  PostConditioning done.
Net route status summary:
  Clock:       360 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=360, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11893 (unrouted=343, trialRouted=11550, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay:both.late...
  Clock tree timing engine global stage delay update for delay:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=301, i=0, icg=58, dcg=0, l=0, total=359
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=628.254um^2, i=0.000um^2, icg=496.926um^2, dcg=0.000um^2, l=0.000um^2, total=1125.180um^2
    cell capacitance : b=0.102pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.115pF
    sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.382pF, leaf=0.771pF, total=1.152pF
    wire lengths     : top=0.000um, trunk=5059.850um, leaf=9276.820um, total=14336.670um
    hp wire lengths  : top=0.000um, trunk=4663.410um, leaf=6804.105um, total=11467.515um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=6, worst=[0.005ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.012ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.060ns count=108 avg=0.048ns sd=0.011ns min=0.024ns max=0.061ns {23 <= 0.036ns, 20 <= 0.048ns, 21 <= 0.054ns, 20 <= 0.057ns, 23 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Leaf  : target=0.060ns count=252 avg=0.053ns sd=0.008ns min=0.021ns max=0.065ns {13 <= 0.036ns, 24 <= 0.048ns, 67 <= 0.054ns, 62 <= 0.057ns, 81 <= 0.060ns} {3 <= 0.063ns, 2 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 114 CLKBUFX3: 104 CLKBUFX2: 23 BUFX2: 60 
     ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 7 TLATNTSCAX6: 32 TLATNTSCAX3: 5 TLATNTSCAX2: 11 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraint: insertion delay [min=0.691, max=0.978, avg=0.873, sd=0.051], skew [0.287 vs 0.500], 100% {0.691, 0.978} (wid=0.003 ws=0.002) (gid=0.975 gs=0.287)
  Skew group summary after post-conditioning:
    skew_group clk/constraint: insertion delay [min=0.691, max=0.978, avg=0.873, sd=0.051], skew [0.287 vs 0.500], 100% {0.691, 0.978} (wid=0.003 ws=0.002) (gid=0.975 gs=0.287)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.4 real=0:00:03.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                    301      628.254       0.102
  Inverters                    0        0.000       0.000
  Integrated Clock Gates      58      496.926       0.012
  Discrete Clock Gates         0        0.000       0.000
  Clock Logic                  0        0.000       0.000
  All                        359     1125.180       0.115
  ----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1961
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1961
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5059.850
  Leaf       9276.820
  Total     14336.670
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       4663.410
  Leaf        6804.105
  Total      11467.515
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.114    0.382    0.495
  Leaf     0.413    0.771    1.184
  Total    0.527    1.152    1.679
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.412     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ---------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ---------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         6       0.002       0.002      0.012    [0.005, 0.003, 0.002, 0.001, 0.001, 0.000]
  ---------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.060      108      0.048       0.011      0.024    0.061    {23 <= 0.036ns, 20 <= 0.048ns, 21 <= 0.054ns, 20 <= 0.057ns, 23 <= 0.060ns}    {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
  Leaf        0.060      252      0.053       0.008      0.021    0.065    {13 <= 0.036ns, 24 <= 0.048ns, 67 <= 0.054ns, 62 <= 0.057ns, 81 <= 0.060ns}    {3 <= 0.063ns, 2 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------
  Name            Type      Inst     Inst Area 
                            Count    (um^2)
  ---------------------------------------------
  CLKBUFX4        buffer     114      272.916
  CLKBUFX3        buffer     104      213.408
  CLKBUFX2        buffer      23       39.330
  BUFX2           buffer      60      102.600
  TLATNTSCAX20    icg          1       15.048
  TLATNTSCAX16    icg          2       25.992
  TLATNTSCAX12    icg          7       76.608
  TLATNTSCAX6     icg         32      273.600
  TLATNTSCAX3     icg          5       34.200
  TLATNTSCAX2     icg         11       71.478
  ---------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner        Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay:both.late    clk/constraint    0.691     0.978     0.287       0.500         0.002           0.001           0.873        0.051     100% {0.691, 0.978}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner        Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay:both.late    clk/constraint    0.691     0.978     0.287       0.500         0.002           0.001           0.873        0.051     100% {0.691, 0.978}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 71 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  --------------------------------------------------------------------------------------------
  Half corner      Violation  Slew    Slew      Dont   Ideal  Target    Pin
                   amount     target  achieved  touch  net?   source    
                                                net?                    
  --------------------------------------------------------------------------------------------
  delay:both.late    0.005    0.060    0.065    N      N      explicit  count_instr_reg[14]/CK
  delay:both.late    0.005    0.060    0.065    N      N      explicit  count_instr_reg[15]/CK
  delay:both.late    0.005    0.060    0.065    N      N      explicit  count_instr_reg[40]/CK
  delay:both.late    0.005    0.060    0.065    N      N      explicit  count_instr_reg[42]/CK
  delay:both.late    0.005    0.060    0.065    N      N      explicit  count_instr_reg[43]/CK
  delay:both.late    0.005    0.060    0.065    N      N      explicit  count_instr_reg[44]/CK
  delay:both.late    0.005    0.060    0.065    N      N      explicit  count_instr_reg[45]/CK
  delay:both.late    0.005    0.060    0.065    N      N      explicit  count_instr_reg[46]/CK
  delay:both.late    0.005    0.060    0.065    N      N      explicit  count_instr_reg[47]/CK
  delay:both.late    0.005    0.060    0.065    N      N      explicit  CTS_ccl_a_buf_00191/Y
  --------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2355.71)
Total number of fetched objects 12071
End delay calculation. (MEM=2390.92 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2390.92 CPU=0:00:00.6 REAL=0:00:01.0)
	Clock: clk, View: View10, Ideal Latency: 0, Propagated Latency: 0.890473
	 Executing: set_clock_latency -source -early -max -rise -0.890473 [get_pins clk]
	Clock: clk, View: View10, Ideal Latency: 0, Propagated Latency: 0.890473
	 Executing: set_clock_latency -source -late -max -rise -0.890473 [get_pins clk]
	Clock: clk, View: View10, Ideal Latency: 0, Propagated Latency: 0.84933
	 Executing: set_clock_latency -source -early -max -fall -0.84933 [get_pins clk]
	Clock: clk, View: View10, Ideal Latency: 0, Propagated Latency: 0.84933
	 Executing: set_clock_latency -source -late -max -fall -0.84933 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.6 real=0:00:01.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=301, i=0, icg=58, dcg=0, l=0, total=359
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=628.254um^2, i=0.000um^2, icg=496.926um^2, dcg=0.000um^2, l=0.000um^2, total=1125.180um^2
  cell capacitance : b=0.102pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.115pF
  sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.382pF, leaf=0.771pF, total=1.152pF
  wire lengths     : top=0.000um, trunk=5059.850um, leaf=9276.820um, total=14336.670um
  hp wire lengths  : top=0.000um, trunk=4663.410um, leaf=6804.105um, total=11467.515um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=6, worst=[0.005ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.012ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.060ns count=108 avg=0.048ns sd=0.011ns min=0.024ns max=0.061ns {23 <= 0.036ns, 20 <= 0.048ns, 21 <= 0.054ns, 20 <= 0.057ns, 23 <= 0.060ns} {1 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
  Leaf  : target=0.060ns count=252 avg=0.053ns sd=0.008ns min=0.021ns max=0.065ns {13 <= 0.036ns, 24 <= 0.048ns, 67 <= 0.054ns, 62 <= 0.057ns, 81 <= 0.060ns} {3 <= 0.063ns, 2 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 114 CLKBUFX3: 104 CLKBUFX2: 23 BUFX2: 60 
   ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 7 TLATNTSCAX6: 32 TLATNTSCAX3: 5 TLATNTSCAX2: 11 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraint: insertion delay [min=0.691, max=0.978, avg=0.873, sd=0.051], skew [0.287 vs 0.500], 100% {0.691, 0.978} (wid=0.003 ws=0.002) (gid=0.975 gs=0.287)
Skew group summary after update timingGraph:
  skew_group clk/constraint: insertion delay [min=0.691, max=0.978, avg=0.873, sd=0.051], skew [0.287 vs 0.500], 100% {0.691, 0.978} (wid=0.003 ws=0.002) (gid=0.975 gs=0.287)
Logging CTS constraint violations...
  Clock tree clk has 6 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 12 slew violations below cell CTS_ccl_a_buf_00191 (a lib_cell CLKBUFX4) at (182.200,100.510), in power domain auto-default with half corner delay:both.late. The worst violation was at the pin CTS_ccl_a_buf_00191/Y with a slew time target of 0.060ns. Achieved a slew time of 0.065ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 14 slew violations below cell CTS_ccl_a_buf_00203 (a lib_cell CLKBUFX4) at (190.400,56.050), in power domain auto-default with half corner delay:both.late. The worst violation was at the pin CTS_ccl_a_buf_00203/Y with a slew time target of 0.060ns. Achieved a slew time of 0.063ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 12 slew violations below cell CTS_ccl_a_buf_00036 (a lib_cell CLKBUFX4) at (188.200,168.910), in power domain auto-default with half corner delay:both.late. The worst violation was at the pin CTS_ccl_a_buf_00036/Y with a slew time target of 0.060ns. Achieved a slew time of 0.062ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell CTS_ccl_a_buf_00235 (a lib_cell CLKBUFX3) at (113.800,73.150), in power domain auto-default with half corner delay:both.late. The worst violation was at the pin CTS_ccl_a_buf_00235/Y with a slew time target of 0.060ns. Achieved a slew time of 0.061ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 16 slew violations below cell CTS_ccl_a_buf_00205 (a lib_cell CLKBUFX4) at (131.600,69.730), in power domain auto-default with half corner delay:both.late. The worst violation was at the pin CTS_ccl_a_buf_00205/Y with a slew time target of 0.060ns. Achieved a slew time of 0.061ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 13 slew violations below cell CTS_cpc_drv_buf_00319 (a lib_cell CLKBUFX4) at (138.200,112.480), in power domain auto-default with half corner delay:both.late. The worst violation was at the pin CTS_cpc_drv_buf_00319/Y with a slew time target of 0.060ns. Achieved a slew time of 0.060ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.7 real=0:00:01.9)
Runtime done. (took cpu=0:01:07 real=0:01:11)
Runtime Summary
===============
Clock Runtime:  (46%) Core CTS          32.95 (Init 1.45, Construction 8.81, Implementation 17.31, eGRPC 1.62, PostConditioning 2.49, Other 1.27)
Clock Runtime:  (47%) CTS services      33.52 (RefinePlace 1.89, EarlyGlobalClock 1.29, NanoRoute 29.82, ExtractRC 0.52, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          3.72 (Init 0.76, CongRepair/EGR-DP 1.20, TimingUpdate 1.76, Other 0.00)
Clock Runtime: (100%) Total             70.19

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:01:05.9/0:01:10.1 (0.9), totSession cpu/real = 0:12:14.5/1:11:42.0 (0.2), mem = 2371.9M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2094.7M, totSessionCpu=0:12:15 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:14.5/1:11:42.0 (0.2), mem = 2285.9M
Need call spDPlaceInit before registerPrioInstLoc.
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2025-Feb-28 03:14:40 (2025-Feb-28 01:14:40 GMT)
2025-Feb-28 03:14:40 (2025-Feb-28 01:14:40 GMT): 10%
2025-Feb-28 03:14:40 (2025-Feb-28 01:14:40 GMT): 20%
2025-Feb-28 03:14:40 (2025-Feb-28 01:14:40 GMT): 30%
2025-Feb-28 03:14:40 (2025-Feb-28 01:14:40 GMT): 40%
2025-Feb-28 03:14:40 (2025-Feb-28 01:14:40 GMT): 50%
2025-Feb-28 03:14:40 (2025-Feb-28 01:14:40 GMT): 60%
2025-Feb-28 03:14:40 (2025-Feb-28 01:14:40 GMT): 70%
2025-Feb-28 03:14:40 (2025-Feb-28 01:14:40 GMT): 80%
2025-Feb-28 03:14:40 (2025-Feb-28 01:14:40 GMT): 90%

Finished Levelizing
2025-Feb-28 03:14:41 (2025-Feb-28 01:14:41 GMT)

Starting Activity Propagation
2025-Feb-28 03:14:41 (2025-Feb-28 01:14:41 GMT)
2025-Feb-28 03:14:41 (2025-Feb-28 01:14:41 GMT): 10%
2025-Feb-28 03:14:41 (2025-Feb-28 01:14:41 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:14:41 (2025-Feb-28 01:14:41 GMT)
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2089.5M, totSessionCpu=0:12:20 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2298.9M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2306.42)
Total number of fetched objects 12071
End delay calculation. (MEM=2349.63 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2349.63 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:02.0 totSessionCpu=0:12:23 mem=2349.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.033  | -0.000  |  0.521  | -0.033  |
|           TNS (ns):| -0.072  |  0.000  |  0.000  | -0.072  |
|    Violating Paths:|    4    |    1    |    0    |    3    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    254 (266)     |   -0.338   |    254 (275)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.835%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2119.5M, totSessionCpu=0:12:23 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.5/0:00:08.8 (1.0), totSession cpu/real = 0:12:23.1/1:11:50.8 (0.2), mem = 2322.9M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:23.6/1:11:51.4 (0.2), mem = 2322.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:12:23.8/1:11:51.6 (0.2), mem = 2519.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2519.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2519.8M) ***
*** Starting optimizing excluded clock nets MEM= 2519.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2519.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:23.8/1:11:51.7 (0.2), mem = 2519.8M
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.766832, 2.13763, 0.000644136, 2.90511
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
(I,S,L,T): View10: 0.766832, 2.13763, 0.000644136, 2.90511
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:12:25.2/1:11:53.1 (0.2), mem = 2442.8M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:25.4/1:11:53.3 (0.2), mem = 2442.8M
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.766832, 2.13763, 0.000644136, 2.90511
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   359|   622|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.03|    -0.07|       0|       0|       0| 71.83%|          |         |
|   235|   236|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.03|    -0.07|     106|       8|      60| 72.36%| 0:00:04.0|  2545.7M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.03|    -0.07|       0|       0|       1| 72.36%| 0:00:03.0|  2545.7M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.03|    -0.07|       0|       0|       0| 72.36%| 0:00:03.0|  2545.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:09.5 real=0:00:10.0 mem=2545.7M) ***

*** Starting refinePlace (0:12:37 mem=2528.7M) ***
Total net bbox length = 1.706e+05 (9.310e+04 7.753e+04) (ext = 1.055e+04)
Move report: Detail placement moves 508 insts, mean move: 2.92 um, max move: 21.60 um 
	Max move on inst (FE_OFC2275_n_2002): (45.20, 95.38) --> (66.80, 95.38)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2533.3MB
Summary Report:
Instances move: 508 (out of 10960 movable)
Instances flipped: 0
Mean displacement: 2.92 um
Max displacement: 21.60 um (Instance: FE_OFC2275_n_2002) (45.2, 95.38) -> (66.8, 95.38)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.719e+05 (9.363e+04 7.832e+04) (ext = 1.063e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2533.3MB
*** Finished refinePlace (0:12:37 mem=2533.3M) ***
*** maximum move = 21.60 um ***
*** Finished re-routing un-routed nets (2530.3M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2530.3M) ***
(I,S,L,T): View10: 0.771013, 2.13961, 0.000653542, 2.91128
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:12.3/0:00:12.5 (1.0), totSession cpu/real = 0:12:37.7/1:12:05.8 (0.2), mem = 2447.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 2224.4M, totSessionCpu=0:12:38 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:37.7/1:12:05.8 (0.2), mem = 2447.2M
(I,S,L,T): View10: 0.771013, 2.13961, 0.000653542, 2.91128
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
*info: 360 clock nets excluded
*info: 75 no-driver nets excluded.
*info: 360 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.033  TNS Slack -0.072 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.033|  -0.072|   72.36%|   0:00:00.0| 2504.5M|    View10|  default| mem_la_addr[27]                                   |
|  -0.033|  -0.072|   72.36%|   0:00:01.0| 2531.1M|    View10|  default| mem_la_addr[27]                                   |
|  -0.033|  -0.072|   72.36%|   0:00:00.0| 2531.1M|    View10|  default| mem_la_addr[27]                                   |
|  -0.033|  -0.072|   72.36%|   0:00:00.0| 2531.1M|    View10|  default| mem_la_addr[27]                                   |
|  -0.033|  -0.072|   72.36%|   0:00:00.0| 2531.1M|    View10|  default| mem_la_addr[27]                                   |
|  -0.033|  -0.072|   72.37%|   0:00:00.0| 2531.1M|    View10|  default| mem_la_addr[27]                                   |
|  -0.033|  -0.072|   72.37%|   0:00:00.0| 2531.1M|    View10|  default| mem_la_addr[27]                                   |
|  -0.033|  -0.072|   72.37%|   0:00:00.0| 2531.1M|    View10|  default| mem_la_addr[27]                                   |
|   0.000|   0.000|   72.37%|   0:00:00.0| 2531.1M|        NA|       NA| NA                                                |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2531.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2531.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): View10: 0.771079, 2.13962, 0.00065367, 2.91136
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.2/0:00:04.4 (1.0), totSession cpu/real = 0:12:41.9/1:12:10.2 (0.2), mem = 2445.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:42.1/1:12:10.4 (0.2), mem = 2502.3M
(I,S,L,T): View10: 0.771079, 2.13962, 0.00065367, 2.91136
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.011  TNS Slack 0.000 Density 72.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   72.37%|        -|   0.011|   0.000|   0:00:00.0| 2504.3M|
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
|   72.28%|       22|   0.011|   0.000|   0:00:01.0| 2527.9M|
|   72.27%|        1|   0.011|   0.000|   0:00:01.0| 2527.9M|
|   72.27%|        0|   0.011|   0.000|   0:00:00.0| 2527.9M|
|   72.02%|       61|   0.011|   0.000|   0:00:01.0| 2527.9M|
|   71.97%|       27|   0.011|   0.000|   0:00:01.0| 2527.9M|
|   71.96%|        2|   0.011|   0.000|   0:00:00.0| 2527.9M|
|   71.96%|        1|   0.011|   0.000|   0:00:00.0| 2527.9M|
|   71.96%|        0|   0.011|   0.000|   0:00:00.0| 2527.9M|
|   71.96%|        0|   0.011|   0.000|   0:00:01.0| 2527.9M|
|   71.96%|        0|   0.011|   0.000|   0:00:01.0| 2527.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.011  TNS Slack 0.000 Density 71.96
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.9) (real = 0:00:08.0) **
(I,S,L,T): View10: 0.767608, 2.13853, 0.000646594, 2.90679
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:07.0/0:00:07.2 (1.0), totSession cpu/real = 0:12:49.1/1:12:17.6 (0.2), mem = 2527.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=2445.80M, totSessionCpu=0:12:49).
skipped the cell partition in DRV
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:49.3/1:12:17.8 (0.2), mem = 2445.8M
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.767608, 2.13853, 0.000646594, 2.90679
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   245|   263|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 71.96%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.01|     0.00|       9|       4|       1| 72.00%| 0:00:03.0|  2535.8M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 72.00%| 0:00:03.0|  2535.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.0 real=0:00:06.0 mem=2535.8M) ***

*** Starting refinePlace (0:12:57 mem=2532.8M) ***
Total net bbox length = 1.715e+05 (9.352e+04 7.795e+04) (ext = 1.063e+04)
Move report: Detail placement moves 33 insts, mean move: 4.37 um, max move: 27.42 um 
	Max move on inst (FE_OFC2753_n_1983): (46.00, 102.22) --> (22.00, 98.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2535.8MB
Summary Report:
Instances move: 33 (out of 10882 movable)
Instances flipped: 0
Mean displacement: 4.37 um
Max displacement: 27.42 um (Instance: FE_OFC2753_n_1983) (46, 102.22) -> (22, 98.8)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.716e+05 (9.365e+04 7.799e+04) (ext = 1.063e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2535.8MB
*** Finished refinePlace (0:12:58 mem=2535.8M) ***
*** maximum move = 27.42 um ***
*** Finished re-routing un-routed nets (2532.8M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2532.8M) ***
(I,S,L,T): View10: 0.767948, 2.13869, 0.000647142, 2.90728
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:08.7/0:00:09.2 (0.9), totSession cpu/real = 0:12:58.0/1:12:27.1 (0.2), mem = 2448.7M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=2448.7M)
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.011  |  0.792  |  0.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    236 (238)     |   -0.336   |    236 (238)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.004%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 2226.9M, totSessionCpu=0:12:58 **
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:58.7/1:12:27.7 (0.2), mem = 2499.1M
(I,S,L,T): View10: 0.767948, 2.13869, 0.000647142, 2.90728
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.00
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   72.00%|        -|   0.000|   0.000|   0:00:00.0| 2505.2M|
|   71.69%|      133|   0.000|   0.000|   0:00:16.0| 2574.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.69
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:16.2) (real = 0:00:17.0) **
(I,S,L,T): View10: 0.766617, 2.1387, 0.000644542, 2.90596
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:16.3/0:00:17.1 (1.0), totSession cpu/real = 0:13:15.0/1:12:44.8 (0.2), mem = 2574.0M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:17, mem=2449.94M, totSessionCpu=0:13:15).
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:15.2/1:12:45.0 (0.2), mem = 2507.2M
(I,S,L,T): View10: 0.766617, 2.1387, 0.000644542, 2.90596
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.008  TNS Slack 0.000 Density 71.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.69%|        -|   0.008|   0.000|   0:00:00.0| 2507.2M|
|   71.69%|        0|   0.008|   0.000|   0:00:00.0| 2507.2M|
|   71.69%|        0|   0.008|   0.000|   0:00:00.0| 2507.2M|
|   71.69%|        1|   0.008|   0.000|   0:00:01.0| 2530.8M|
|   71.67%|       14|   0.008|   0.000|   0:00:01.0| 2530.8M|
|   71.67%|        1|   0.008|   0.000|   0:00:00.0| 2530.8M|
|   71.67%|        0|   0.008|   0.000|   0:00:00.0| 2530.8M|
|   71.67%|        0|   0.008|   0.000|   0:00:02.0| 2532.0M|
|   71.67%|        0|   0.008|   0.000|   0:00:00.0| 2532.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.008  TNS Slack 0.000 Density 71.67
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 22 skipped = 0, called in commitmove = 15, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:05.0) **
*** Starting refinePlace (0:13:20 mem=2532.0M) ***
Total net bbox length = 1.707e+05 (9.326e+04 7.746e+04) (ext = 1.063e+04)
Move report: Detail placement moves 119 insts, mean move: 2.13 um, max move: 15.40 um 
	Max move on inst (FE_OFC2324_n_2823): (47.00, 91.96) --> (62.40, 91.96)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2535.0MB
Summary Report:
Instances move: 119 (out of 10777 movable)
Instances flipped: 0
Mean displacement: 2.13 um
Max displacement: 15.40 um (Instance: FE_OFC2324_n_2823) (47, 91.96) -> (62.4, 91.96)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.709e+05 (9.333e+04 7.758e+04) (ext = 1.063e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2535.0MB
*** Finished refinePlace (0:13:20 mem=2535.0M) ***
*** maximum move = 15.40 um ***
*** Finished re-routing un-routed nets (2532.0M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2532.0M) ***
(I,S,L,T): View10: 0.766327, 2.13861, 0.000644101, 2.90558
(I,S,L) ClockInsts: View10: 0.118992, 0.0764444, 4.25459e-05
*** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:05.2/0:00:05.5 (0.9), totSession cpu/real = 0:13:20.3/1:12:50.5 (0.2), mem = 2532.0M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=2451.93M, totSessionCpu=0:13:20).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
**optDesign ... cpu = 0:01:06, real = 0:01:09, mem = 2227.7M, totSessionCpu=0:13:21 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |  0.661  |  0.024  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    236 (238)     |   -0.336   |    236 (238)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.668%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.

Begin: Dynamic Power Optimization
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2227.96MB/3720.47MB/2261.35MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2227.96MB/3720.47MB/2261.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2227.96MB/3720.47MB/2261.35MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:15:47 (2025-Feb-28 01:15:47 GMT)
2025-Feb-28 03:15:47 (2025-Feb-28 01:15:47 GMT): 10%
2025-Feb-28 03:15:47 (2025-Feb-28 01:15:47 GMT): 20%
2025-Feb-28 03:15:47 (2025-Feb-28 01:15:47 GMT): 30%
2025-Feb-28 03:15:47 (2025-Feb-28 01:15:47 GMT): 40%
2025-Feb-28 03:15:47 (2025-Feb-28 01:15:47 GMT): 50%
2025-Feb-28 03:15:47 (2025-Feb-28 01:15:47 GMT): 60%
2025-Feb-28 03:15:47 (2025-Feb-28 01:15:47 GMT): 70%
2025-Feb-28 03:15:47 (2025-Feb-28 01:15:47 GMT): 80%
2025-Feb-28 03:15:47 (2025-Feb-28 01:15:47 GMT): 90%

Finished Levelizing
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT)

Starting Activity Propagation
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT)
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT): 10%
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2227.96MB/3720.47MB/2261.35MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT)
 ... Calculating switching power
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT): 10%
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT): 20%
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT): 30%
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT): 40%
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT): 60%
2025-Feb-28 03:15:48 (2025-Feb-28 01:15:48 GMT): 70%
2025-Feb-28 03:15:49 (2025-Feb-28 01:15:49 GMT): 80%
2025-Feb-28 03:15:49 (2025-Feb-28 01:15:49 GMT): 90%

Finished Calculating power
2025-Feb-28 03:15:49 (2025-Feb-28 01:15:49 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2227.96MB/3720.47MB/2261.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2227.96MB/3720.47MB/2261.35MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2227.96MB/3720.47MB/2261.35MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2227.96MB/3720.47MB/2261.35MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:15:49 (2025-Feb-28 01:15:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.88562535 	   28.5297%
Total Switching Power:       2.21789300 	   71.4476%
Total Leakage Power:         0.00070347 	    0.0227%
Total Power:                 3.10422181
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.05025   0.0001706      0.3793       12.22
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4378        2.09   0.0004913       2.529       81.46
Clock (Combinational)            0.05737     0.06715   2.636e-05      0.1245       4.012
Clock (Sequential)                0.0616     0.01022   1.526e-05     0.07183       2.314
-----------------------------------------------------------------------------------------
Total                             0.8856       2.218   0.0007035       3.104         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8856       2.218   0.0007035       3.104         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                0.119     0.07737   4.162e-05      0.1964       6.326
-----------------------------------------------------------------------------------------
Total                              0.119     0.07737   4.162e-05      0.1964       6.326
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1690_mem_la_addr_2 (CLKINVX20):          0.01283
*              Highest Leakage Power: RC_CG_HIER_INST0/RC_CGIC_INST (TLATNTSCAX20):        7.248e-07
*                Total Cap:      1.18266e-10 F
*                Total instances in design: 11136
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2231.08MB/3720.47MB/2261.35MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.024|0.000|
|reg2cgate |0.661|0.000|
|reg2reg   |0.008|0.000|
|HEPG      |0.008|0.000|
|All Paths |0.008|0.000|
+----------+-----+-----+

OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.024| 0.000|
|reg2cgate | 0.661| 0.000|
|reg2reg   |-0.030|-0.030|
|HEPG      |-0.030|-0.030|
|All Paths |-0.030|-0.030|
+----------+------+------+

End: Dynamic Power Optimization (cpu=0:00:07, real=0:00:07, mem=2452.18M, totSessionCpu=0:13:29).
**optDesign ... cpu = 0:01:15, real = 0:01:18, mem = 2228.8M, totSessionCpu=0:13:29 **
Starting local wire reclaim
*** Starting refinePlace (0:13:30 mem=2452.2M) ***
*** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
Timing cost in AAE based: 21047.2381022755034792
Move report: Detail placement moves 2687 insts, mean move: 4.11 um, max move: 34.14 um 
	Max move on inst (g96552): (197.20, 102.22) --> (187.00, 126.16)
	Runtime: CPU: 0:00:11.2 REAL: 0:00:12.0 MEM: 2476.3MB
Summary Report:
Instances move: 2687 (out of 10777 movable)
Instances flipped: 0
Mean displacement: 4.11 um
Max displacement: 34.14 um (Instance: g96552) (197.2, 102.22) -> (187, 126.16)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Runtime: CPU: 0:00:11.3 REAL: 0:00:12.0 MEM: 2476.3MB
*** Finished refinePlace (0:13:41 mem=2476.3M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 360  Num Prerouted Wires = 13535
[NR-eGR] Read 11841 nets ( ignored 360 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11481
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11481 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.721987e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)            39   39236 
[NR-eGR]  Metal2   (2V)         55224   52360 
[NR-eGR]  Metal3   (3H)         76430    7078 
[NR-eGR]  Metal4   (4V)         29067    3424 
[NR-eGR]  Metal5   (5H)         23700    1050 
[NR-eGR]  Metal6   (6V)          2379     883 
[NR-eGR]  Metal7   (7H)          3027     767 
[NR-eGR]  Metal8   (8V)          5385      22 
[NR-eGR]  Metal9   (9H)           142       5 
[NR-eGR]  Metal10  (10V)            1       5 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       195397  104830 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 167342um
[NR-eGR] Total length: 195397um, number of vias: 104830
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.57 sec, Real: 0.62 sec, Curr Mem: 2448.71 MB )
Extraction called for design 'picorv32' of instances=11136 and nets=12184 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2442.715M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:41.8/1:13:13.2 (0.2), mem = 2461.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.8), totSession cpu/real = 0:13:41.9/1:13:13.3 (0.2), mem = 2461.8M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2459.79)
Total number of fetched objects 12002
End delay calculation. (MEM=2478.2 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2478.2 CPU=0:00:02.0 REAL=0:00:02.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2cgate | 0.749| 0.000|
|reg2reg   |-0.027|-0.030|
|HEPG      |-0.027|-0.030|
|All Paths |-0.027|-0.034|
+----------+------+------+

skewClock sized 3 and inserted 0 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2cgate | 0.749| 0.000|
|reg2reg   |-0.015|-0.015|
|HEPG      |-0.015|-0.015|
|All Paths |-0.015|-0.018|
+----------+------+------+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:46.8/1:13:18.5 (0.2), mem = 2523.5M
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.765505, 2.13845, 0.000642983, 2.9046
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   319|   513|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.02|    -0.02|       0|       0|       0| 71.67%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.01|    -0.01|      85|       3|      45| 72.07%| 0:00:04.0|  2585.2M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 72.07%| 0:00:03.0|  2585.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=2585.2M) ***

(I,S,L,T): View10: 0.768906, 2.13978, 0.000649588, 2.90933
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:08.1/0:00:08.5 (1.0), totSession cpu/real = 0:13:54.9/1:13:27.0 (0.2), mem = 2462.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:13:55 mem=2462.1M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 12.393%

Density distribution unevenness ratio = 12.295%
Move report: incrNP moves 369 insts, mean move: 4.51 um, max move: 20.52 um 
	Max move on inst (FE_OFC2586_mem_la_wdata_3): (210.80, 117.61) --> (210.80, 138.13)
Finished incrNP (cpu=0:00:00.4, real=0:00:01.0, mem=2464.6M)
End of Small incrNP (cpu=0:00:00.4, real=0:00:01.0)
Move report: Detail placement moves 1861 insts, mean move: 1.60 um, max move: 15.40 um 
	Max move on inst (FE_OFC2368_n_2001): (45.20, 98.80) --> (60.60, 98.80)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2472.0MB
Summary Report:
Instances move: 2056 (out of 10868 movable)
Instances flipped: 0
Mean displacement: 2.16 um
Max displacement: 21.88 um (Instance: FE_OFC2855_FE_OFN167_mem_la_wdata_1) (221.4, 119.32) -> (213.2, 105.64)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2472.0MB
*** Finished refinePlace (0:13:56 mem=2472.0M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.014 (bump = 0.014)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> -0.014
GigaOpt: Skipping post-eco TNS optimization
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:01:42, real = 0:01:47, mem = 2237.9M, totSessionCpu=0:13:56 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |  0.756  |  0.002  |
|           TNS (ns):| -0.014  | -0.014  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.065%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.

Begin: Dynamic Power Optimization
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT)
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT): 10%
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT): 20%
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT): 30%
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT): 40%
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT): 50%
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT): 60%
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT): 70%
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT): 80%
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT): 90%

Finished Levelizing
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT)

Starting Activity Propagation
2025-Feb-28 03:16:25 (2025-Feb-28 01:16:25 GMT)
2025-Feb-28 03:16:26 (2025-Feb-28 01:16:26 GMT): 10%
2025-Feb-28 03:16:26 (2025-Feb-28 01:16:26 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:16:26 (2025-Feb-28 01:16:26 GMT)
OptDebug: Start of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.002| 0.000|
|reg2cgate | 0.756| 0.000|
|reg2reg   |-0.014|-0.014|
|HEPG      |-0.014|-0.014|
|All Paths |-0.014|-0.014|
+----------+------+------+

Begin: Core Dynamic Power Optimization
*** PowerOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:57.9/1:13:30.3 (0.2), mem = 2528.3M
(I,S,L,T): View10: 0.768906, 2.13978, 0.000649588, 2.90933
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack -0.014  TNS Slack -0.014 Density 72.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   72.07%|        -|  -0.014|  -0.014|   0:00:00.0| 2528.3M|
|   72.07%|        0|  -0.014|  -0.014|   0:00:01.0| 2528.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.014  TNS Slack -0.014 Density 72.07
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Dynamic Power Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
(I,S,L,T): View10: 0.768906, 2.13978, 0.000649588, 2.90933
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
*** PowerOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.9/0:00:02.0 (0.9), totSession cpu/real = 0:13:59.8/1:13:32.3 (0.2), mem = 2528.3M
*** Starting refinePlace (0:14:00 mem=2520.3M) ***
Total net bbox length = 1.678e+05 (9.197e+04 7.579e+04) (ext = 1.065e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2520.3MB
Summary Report:
Instances move: 0 (out of 10868 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.678e+05 (9.197e+04 7.579e+04) (ext = 1.065e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2520.3MB
*** Finished refinePlace (0:14:00 mem=2520.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2520.3M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2543.9M) ***
Running DRV recovery as an increase was found in the number of tran violations from 234 to 237.
skipped the cell partition in DRV
Begin: GigaOpt DRV Optimization
*** DrvOpt #5 [begin] (ccopt_design #1) : totSession cpu/real = 0:14:00.5/1:13:33.0 (0.2), mem = 2543.9M
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.768906, 2.13975, 0.000649588, 2.90931
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   237|   240|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 72.07%|          |         |
|   237|   240|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 72.07%| 0:00:00.0|  2588.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 237 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2588.5M) ***

(I,S,L,T): View10: 0.768906, 2.13975, 0.000649588, 2.90931
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
*** DrvOpt #5 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:14:01.9/1:13:34.5 (0.2), mem = 2579.0M
End: GigaOpt DRV Optimization
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.002| 0.000|
|reg2cgate | 0.756| 0.000|
|reg2reg   |-0.014|-0.014|
|HEPG      |-0.014|-0.014|
|All Paths |-0.014|-0.014|
+----------+------+------+

End: Dynamic Power Optimization (cpu=0:00:04, real=0:00:05, mem=2463.89M, totSessionCpu=0:14:02).
**optDesign ... cpu = 0:01:48, real = 0:01:53, mem = 2240.9M, totSessionCpu=0:14:02 **
Register exp ratio and priority group on 0 nets on 12032 nets : 

Active setup views:
 View10
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=11224 and nets=12272 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2450.527M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2452.54)
Total number of fetched objects 12090
End delay calculation. (MEM=2480.49 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2480.49 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:14:05 mem=2480.5M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 360  Num Prerouted Wires = 13535
[NR-eGR] Read 11929 nets ( ignored 360 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11569
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11569 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.722432e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.29 sec, Curr Mem: 2488.49 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:51, real = 0:01:57, mem = 2236.8M, totSessionCpu=0:14:06 **
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2237.05MB/3663.89MB/2266.05MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2237.05MB/3663.89MB/2266.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2237.43MB/3663.89MB/2266.05MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT)
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 10%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 20%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 30%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 40%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 50%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 60%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 70%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 80%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 90%

Finished Levelizing
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT)

Starting Activity Propagation
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT)
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 10%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2237.80MB/3663.89MB/2266.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT)
 ... Calculating switching power
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 10%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 20%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 30%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 40%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 60%
2025-Feb-28 03:16:36 (2025-Feb-28 01:16:36 GMT): 70%
2025-Feb-28 03:16:37 (2025-Feb-28 01:16:37 GMT): 80%
2025-Feb-28 03:16:37 (2025-Feb-28 01:16:37 GMT): 90%

Finished Calculating power
2025-Feb-28 03:16:37 (2025-Feb-28 01:16:37 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2237.80MB/3663.89MB/2266.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2237.80MB/3663.89MB/2266.05MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2237.80MB/3663.89MB/2266.05MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2237.80MB/3663.89MB/2266.05MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:16:37 (2025-Feb-28 01:16:37 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.88933670 	   28.6361%
Total Switching Power:       2.21560374 	   71.3411%
Total Leakage Power:         0.00070930 	    0.0228%
Total Power:                 3.10564974
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04982   0.0001706      0.3789        12.2
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4403       2.088   0.0004968       2.529       81.44
Clock (Combinational)            0.05853     0.06723   2.663e-05      0.1258        4.05
Clock (Sequential)                0.0616     0.01021   1.526e-05     0.07182       2.313
-----------------------------------------------------------------------------------------
Total                             0.8893       2.216   0.0007093       3.106         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8893       2.216   0.0007093       3.106         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1201     0.07744   4.189e-05      0.1976       6.363
-----------------------------------------------------------------------------------------
Total                             0.1201     0.07744   4.189e-05      0.1976       6.363
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2241.30MB/3663.89MB/2266.05MB)


Output file is ./timingReports/picorv32_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.015  | -0.015  |  0.757  |  0.003  |
|           TNS (ns):| -0.015  | -0.015  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.065%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:54, real = 0:02:01, mem = 2239.9M, totSessionCpu=0:14:09 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
WARNING   IMPCCOPT-1007        6  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 16 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:03:01.1/0:03:12.4 (0.9), totSession cpu/real = 0:14:08.7/1:13:43.3 (0.2), mem = 2455.9M
#% End ccopt_design (date=02/28 03:16:39, total cpu=0:03:01, real=0:03:12, peak res=2303.5M, current mem=2121.9M)
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2130.4M, totSessionCpu=0:14:12 **
*** optDesign #1 [begin] : totSession cpu/real = 0:14:11.5/1:14:32.8 (0.2), mem = 2354.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:14:11.5/1:14:32.8 (0.2), mem = 2354.9M
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { View10 }
setOptMode -allEndPoints                            false
setOptMode -autoSetupViews                          { View10}
setOptMode -autoTDGRSetupViews                      { View10}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   0
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             high
setOptMode -preserveAllSequential                   false
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

Need call spDPlaceInit before registerPrioInstLoc.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2025-Feb-28 03:17:31 (2025-Feb-28 01:17:31 GMT)
2025-Feb-28 03:17:31 (2025-Feb-28 01:17:31 GMT): 10%
2025-Feb-28 03:17:31 (2025-Feb-28 01:17:31 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:17:31 (2025-Feb-28 01:17:31 GMT)
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2181.8M, totSessionCpu=0:14:16 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2417.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.015  | -0.015  |  0.757  |  0.003  |
|           TNS (ns):| -0.015  | -0.015  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.065%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2180.7M, totSessionCpu=0:14:16 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.8/0:00:05.0 (1.0), totSession cpu/real = 0:14:16.3/1:14:37.8 (0.2), mem = 2415.7M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:14:16.9/1:14:38.4 (0.2), mem = 2415.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:14:17.1/1:14:38.6 (0.2), mem = 2603.2M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2603.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2603.2M) ***
*** Starting optimizing excluded clock nets MEM= 2603.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2603.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:14:17.1/1:14:38.6 (0.2), mem = 2603.2M
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.768906, 2.13975, 0.000649588, 2.90931
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
(I,S,L,T): View10: 0.768906, 2.13975, 0.000649588, 2.90931
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:14:18.5/1:14:40.0 (0.2), mem = 2510.2M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:14:18.6/1:14:40.2 (0.2), mem = 2510.2M
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.768906, 2.13975, 0.000649588, 2.90931
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   237|   240|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 72.07%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.01|    -0.01|       3|       0|       0| 72.08%| 0:00:03.0|  2600.7M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 72.08%| 0:00:03.0|  2600.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=2600.7M) ***

*** Starting refinePlace (0:14:27 mem=2597.7M) ***
Total net bbox length = 1.678e+05 (9.197e+04 7.579e+04) (ext = 1.065e+04)
Move report: Detail placement moves 16 insts, mean move: 6.36 um, max move: 18.82 um 
	Max move on inst (FE_OFC2882_n_2006): (45.80, 95.38) --> (61.20, 91.96)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2600.7MB
Summary Report:
Instances move: 16 (out of 10871 movable)
Instances flipped: 0
Mean displacement: 6.36 um
Max displacement: 18.82 um (Instance: FE_OFC2882_n_2006) (45.8, 95.38) -> (61.2, 91.96)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.678e+05 (9.199e+04 7.583e+04) (ext = 1.065e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2600.7MB
*** Finished refinePlace (0:14:27 mem=2600.7M) ***
*** maximum move = 18.82 um ***
*** Finished re-routing un-routed nets (2597.7M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2597.7M) ***
(I,S,L,T): View10: 0.768952, 2.13978, 0.00064975, 2.90938
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:08.6/0:00:09.1 (1.0), totSession cpu/real = 0:14:27.3/1:14:49.3 (0.2), mem = 2514.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 2285.7M, totSessionCpu=0:14:27 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:14:27.3/1:14:49.4 (0.2), mem = 2514.7M
(I,S,L,T): View10: 0.768952, 2.13978, 0.00064975, 2.90938
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
*info: 360 clock nets excluded
*info: 75 no-driver nets excluded.
*info: 360 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.015  TNS Slack -0.015 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.015|  -0.015|   72.08%|   0:00:00.0| 2571.9M|    View10|  reg2reg| reg_next_pc_reg[31]/D                             |
|  -0.015|  -0.015|   72.08%|   0:00:00.0| 2598.5M|    View10|  reg2reg| reg_next_pc_reg[31]/D                             |
|  -0.015|  -0.015|   72.08%|   0:00:00.0| 2598.5M|    View10|  reg2reg| reg_next_pc_reg[31]/D                             |
|  -0.015|  -0.015|   72.08%|   0:00:00.0| 2598.5M|    View10|  reg2reg| reg_next_pc_reg[31]/D                             |
|  -0.015|  -0.015|   72.08%|   0:00:00.0| 2598.5M|    View10|  reg2reg| reg_next_pc_reg[31]/D                             |
|   0.000|   0.000|   72.08%|   0:00:01.0| 2598.5M|        NA|       NA| NA                                                |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=2598.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=2598.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): View10: 0.768971, 2.13978, 0.000649778, 2.9094
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.2/0:00:05.0 (0.8), totSession cpu/real = 0:14:31.5/1:14:54.3 (0.2), mem = 2513.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:14:31.7/1:14:54.5 (0.2), mem = 2570.7M
(I,S,L,T): View10: 0.768971, 2.13978, 0.000649778, 2.9094
(I,S,L) ClockInsts: View10: 0.120151, 0.0766229, 4.28166e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.003  TNS Slack 0.000 Density 72.08
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   72.08%|        -|   0.003|   0.000|   0:00:00.0| 2572.7M|
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
|   72.01%|       17|   0.002|   0.000|   0:00:02.0| 2597.8M|
|   72.01%|        0|   0.002|   0.000|   0:00:00.0| 2597.8M|
|   71.78%|       58|   0.002|   0.000|   0:00:01.0| 2597.8M|
|   71.75%|       17|   0.002|   0.000|   0:00:01.0| 2597.8M|
|   71.74%|        5|   0.002|   0.000|   0:00:00.0| 2597.8M|
|   71.74%|        0|   0.002|   0.000|   0:00:00.0| 2597.8M|
|   71.74%|        0|   0.002|   0.000|   0:00:01.0| 2597.8M|
|   71.74%|        0|   0.002|   0.000|   0:00:01.0| 2597.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.002  TNS Slack 0.000 Density 71.74
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.8) (real = 0:00:07.0) **
(I,S,L,T): View10: 0.766983, 2.13853, 0.000644248, 2.90616
(I,S,L) ClockInsts: View10: 0.120151, 0.0766224, 4.28166e-05
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.9/0:00:07.1 (1.0), totSession cpu/real = 0:14:38.5/1:15:01.7 (0.2), mem = 2597.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=2514.73M, totSessionCpu=0:14:39).
skipped the cell partition in DRV
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:14:38.7/1:15:01.9 (0.2), mem = 2514.7M
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.766983, 2.13853, 0.000644248, 2.90616
(I,S,L) ClockInsts: View10: 0.120151, 0.0766224, 4.28166e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   239|   245|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 71.74%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       3|       2|       1| 71.76%| 0:00:03.0|  2606.2M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 71.76%| 0:00:03.0|  2606.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=2606.2M) ***

*** Starting refinePlace (0:14:47 mem=2603.2M) ***
Total net bbox length = 1.675e+05 (9.190e+04 7.558e+04) (ext = 1.065e+04)
Move report: Detail placement moves 22 insts, mean move: 2.58 um, max move: 11.26 um 
	Max move on inst (FE_OFC2917_n_1983): (45.80, 102.22) --> (46.80, 91.96)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2606.2MB
Summary Report:
Instances move: 22 (out of 10799 movable)
Instances flipped: 0
Mean displacement: 2.58 um
Max displacement: 11.26 um (Instance: FE_OFC2917_n_1983) (45.8, 102.22) -> (46.8, 91.96)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.675e+05 (9.191e+04 7.563e+04) (ext = 1.065e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2606.2MB
*** Finished refinePlace (0:14:47 mem=2606.2M) ***
*** maximum move = 11.26 um ***
*** Finished re-routing un-routed nets (2603.2M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2603.2M) ***
(I,S,L,T): View10: 0.767085, 2.13857, 0.000644459, 2.9063
(I,S,L) ClockInsts: View10: 0.120151, 0.0766224, 4.28166e-05
*** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:08.9/0:00:09.0 (1.0), totSession cpu/real = 0:14:47.6/1:15:10.9 (0.2), mem = 2519.2M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=2519.2M)
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.018  |  0.981  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.761%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 2293.2M, totSessionCpu=0:14:48 **
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:14:48.2/1:15:11.6 (0.2), mem = 2569.6M
(I,S,L,T): View10: 0.767085, 2.13857, 0.000644459, 2.9063
(I,S,L) ClockInsts: View10: 0.120151, 0.0766224, 4.28166e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.76
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.76%|        -|   0.000|   0.000|   0:00:00.0| 2575.6M|
|   71.60%|       78|   0.000|   0.000|   0:00:14.0| 2650.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.60
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:15.0) (real = 0:00:15.0) **
(I,S,L,T): View10: 0.766065, 2.13843, 0.000642978, 2.90514
(I,S,L) ClockInsts: View10: 0.120151, 0.0766224, 4.28166e-05
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:15.1/0:00:15.3 (1.0), totSession cpu/real = 0:15:03.3/1:15:26.8 (0.2), mem = 2650.9M
End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=2526.87M, totSessionCpu=0:15:03).
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:15:03.5/1:15:27.1 (0.2), mem = 2584.1M
(I,S,L,T): View10: 0.766065, 2.13843, 0.000642978, 2.90514
(I,S,L) ClockInsts: View10: 0.120151, 0.0766224, 4.28166e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.60
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.60%|        -|   0.000|   0.000|   0:00:00.0| 2584.1M|
|   71.60%|        0|   0.000|   0.000|   0:00:00.0| 2584.1M|
|   71.60%|        0|   0.000|   0.000|   0:00:00.0| 2584.1M|
|   71.60%|        0|   0.000|   0.000|   0:00:01.0| 2584.1M|
|   71.59%|        7|   0.000|   0.000|   0:00:01.0| 2607.7M|
|   71.59%|        0|   0.000|   0.000|   0:00:00.0| 2607.7M|
|   71.59%|        0|   0.000|   0.000|   0:00:01.0| 2607.7M|
|   71.59%|        0|   0.000|   0.000|   0:00:00.0| 2607.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.59
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 11 skipped = 0, called in commitmove = 7, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
*** Starting refinePlace (0:15:08 mem=2607.7M) ***
Total net bbox length = 1.672e+05 (9.179e+04 7.541e+04) (ext = 1.065e+04)
Move report: Detail placement moves 76 insts, mean move: 1.53 um, max move: 6.22 um 
	Max move on inst (FE_OFC2952_n_3327): (197.60, 16.72) --> (200.40, 20.14)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2610.8MB
Summary Report:
Instances move: 76 (out of 10754 movable)
Instances flipped: 0
Mean displacement: 1.53 um
Max displacement: 6.22 um (Instance: FE_OFC2952_n_3327) (197.6, 16.72) -> (200.4, 20.14)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.673e+05 (9.184e+04 7.546e+04) (ext = 1.065e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2610.8MB
*** Finished refinePlace (0:15:08 mem=2610.8M) ***
*** maximum move = 6.22 um ***
*** Finished re-routing un-routed nets (2607.8M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2607.8M) ***
(I,S,L,T): View10: 0.76591, 2.1384, 0.000642747, 2.90496
(I,S,L) ClockInsts: View10: 0.120151, 0.0766224, 4.28166e-05
*** AreaOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:05.0/0:00:05.1 (1.0), totSession cpu/real = 0:15:08.4/1:15:32.2 (0.2), mem = 2607.8M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2526.68M, totSessionCpu=0:15:08).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
**optDesign ... cpu = 0:00:57, real = 0:00:59, mem = 2307.4M, totSessionCpu=0:15:09 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.002  |  0.775  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.593%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.

Begin: Dynamic Power Optimization
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2307.51MB/3796.25MB/2335.87MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2307.51MB/3796.25MB/2335.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2307.51MB/3796.25MB/2335.87MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT)
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 10%
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 20%
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 30%
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 40%
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 50%
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 60%
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 70%
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 80%
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 90%

Finished Levelizing
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT)

Starting Activity Propagation
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT)
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 10%
2025-Feb-28 03:18:29 (2025-Feb-28 01:18:29 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2307.64MB/3796.25MB/2335.87MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT)
 ... Calculating switching power
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT): 10%
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT): 20%
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT): 30%
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT): 40%
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT): 60%
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT): 70%
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT): 80%
2025-Feb-28 03:18:30 (2025-Feb-28 01:18:30 GMT): 90%

Finished Calculating power
2025-Feb-28 03:18:31 (2025-Feb-28 01:18:31 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2307.64MB/3796.25MB/2335.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2307.64MB/3796.25MB/2335.87MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2307.64MB/3796.25MB/2335.87MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2307.64MB/3796.25MB/2335.87MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:18:31 (2025-Feb-28 01:18:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.88634920 	   28.5738%
Total Switching Power:       2.21491004 	   71.4035%
Total Leakage Power:         0.00070311 	    0.0227%
Total Power:                 3.10196235
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3288     0.05007   0.0001706      0.3791       12.22
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4374       2.087   0.0004907       2.525       81.41
Clock (Combinational)            0.05853     0.06723   2.663e-05      0.1258       4.055
Clock (Sequential)                0.0616     0.01021   1.526e-05     0.07182       2.315
-----------------------------------------------------------------------------------------
Total                             0.8863       2.215   0.0007031       3.102         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8863       2.215   0.0007031       3.102         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1201     0.07744   4.189e-05      0.1976        6.37
-----------------------------------------------------------------------------------------
Total                             0.1201     0.07744   4.189e-05      0.1976        6.37
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1690_mem_la_addr_2 (CLKINVX20):          0.01283
*              Highest Leakage Power: RC_CG_HIER_INST0/RC_CGIC_INST (TLATNTSCAX20):        7.248e-07
*                Total Cap:      1.18091e-10 F
*                Total instances in design: 11110
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2310.64MB/3796.25MB/2335.87MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2cgate |0.775|0.000|
|reg2reg   |0.002|0.000|
|HEPG      |0.002|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.033|-0.033|
|reg2cgate | 0.775| 0.000|
|reg2reg   | 0.002| 0.000|
|HEPG      | 0.002| 0.000|
|All Paths |-0.033|-0.033|
+----------+------+------+

End: Dynamic Power Optimization (cpu=0:00:07, real=0:00:07, mem=2526.93M, totSessionCpu=0:15:18).
**optDesign ... cpu = 0:01:06, real = 0:01:09, mem = 2308.3M, totSessionCpu=0:15:18 **
Starting local wire reclaim
*** Starting refinePlace (0:15:18 mem=2526.9M) ***
*** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
Timing cost in AAE based: 12534.0231860187977873
Move report: Detail placement moves 1553 insts, mean move: 3.42 um, max move: 31.42 um 
	Max move on inst (FE_RC_177_0): (67.40, 98.80) --> (95.40, 102.22)
	Runtime: CPU: 0:00:10.8 REAL: 0:00:12.0 MEM: 2549.9MB
Summary Report:
Instances move: 1553 (out of 10754 movable)
Instances flipped: 0
Mean displacement: 3.42 um
Max displacement: 31.42 um (Instance: FE_RC_177_0) (67.4, 98.8) -> (95.4, 102.22)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:10.8 REAL: 0:00:12.0 MEM: 2549.9MB
*** Finished refinePlace (0:15:29 mem=2549.9M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 360  Num Prerouted Wires = 13535
[NR-eGR] Read 11815 nets ( ignored 360 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11455
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11455 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.713745e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)            39   39184 
[NR-eGR]  Metal2   (2V)         55347   52193 
[NR-eGR]  Metal3   (3H)         75845    6964 
[NR-eGR]  Metal4   (4V)         28431    3448 
[NR-eGR]  Metal5   (5H)         23838    1036 
[NR-eGR]  Metal6   (6V)          2169     885 
[NR-eGR]  Metal7   (7H)          3279     773 
[NR-eGR]  Metal8   (8V)          5383      22 
[NR-eGR]  Metal9   (9H)           152       5 
[NR-eGR]  Metal10  (10V)            3       5 
[NR-eGR]  Metal11  (11H)            2       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       194489  104515 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 166659um
[NR-eGR] Total length: 194489um, number of vias: 104515
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.84 sec, Curr Mem: 2525.27 MB )
Extraction called for design 'picorv32' of instances=11110 and nets=12158 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2519.270M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:15:30.0/1:15:55.5 (0.2), mem = 2538.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.8), totSession cpu/real = 0:15:30.0/1:15:55.5 (0.2), mem = 2538.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2536.35)
Total number of fetched objects 11976
End delay calculation. (MEM=2546.76 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2546.76 CPU=0:00:02.1 REAL=0:00:03.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.034|-0.042|
|reg2cgate | 0.797| 0.000|
|reg2reg   | 0.001| 0.000|
|HEPG      | 0.001| 0.000|
|All Paths |-0.034|-0.042|
+----------+------+------+

OptDebug: End of preprocessForPowerRecovery:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.034|-0.042|
|reg2cgate | 0.797| 0.000|
|reg2reg   | 0.001| 0.000|
|HEPG      | 0.001| 0.000|
|All Paths |-0.034|-0.042|
+----------+------+------+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:15:34.1/1:16:00.4 (0.2), mem = 2549.0M
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.765436, 2.13753, 0.000641828, 2.90361
(I,S,L) ClockInsts: View10: 0.120151, 0.0767853, 4.28166e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   293|   474|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.03|    -0.04|       0|       0|       0| 71.59%|          |         |
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.03|    -0.04|      52|       0|      27| 71.86%| 0:00:03.0|  2629.8M|
|   234|   234|    -0.39|   234|   234|    -0.16|     0|     0|     0|     0|    -0.03|    -0.04|       0|       0|       0| 71.86%| 0:00:03.0|  2629.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.5 real=0:00:06.0 mem=2629.8M) ***

(I,S,L,T): View10: 0.767759, 2.13811, 0.000646263, 2.90652
(I,S,L) ClockInsts: View10: 0.120151, 0.0767853, 4.28166e-05
*** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:07.9/0:00:08.0 (1.0), totSession cpu/real = 0:15:42.0/1:16:08.4 (0.2), mem = 2529.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:15:42 mem=2529.8M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 12.245%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2529.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 234 insts, mean move: 1.89 um, max move: 11.46 um 
	Max move on inst (FE_OFC2886_n_2844): (74.00, 85.12) --> (75.20, 95.38)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2532.8MB
Summary Report:
Instances move: 234 (out of 10806 movable)
Instances flipped: 0
Mean displacement: 1.89 um
Max displacement: 11.46 um (Instance: FE_OFC2886_n_2844) (74, 85.12) -> (75.2, 95.38)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2532.8MB
*** Finished refinePlace (0:15:43 mem=2532.8M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.002 (bump = 0.002)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> -0.042
GigaOpt: Skipping post-eco TNS optimization
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:01:31, real = 0:01:36, mem = 2308.8M, totSessionCpu=0:15:43 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.034  |  0.001  |  0.797  | -0.034  |
|           TNS (ns):| -0.042  |  0.000  |  0.000  | -0.042  |
|    Violating Paths:|    2    |    0    |    0    |    2    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.859%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 360 nets with fixed/cover wires excluded.
Info: 360 clock nets excluded from IPO operation.

Begin: Dynamic Power Optimization
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT)
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 10%
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 20%
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 30%
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 40%
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 50%
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 60%
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 70%
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 80%
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 90%

Finished Levelizing
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT)

Starting Activity Propagation
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT)
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 10%
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:19:06 (2025-Feb-28 01:19:06 GMT)
OptDebug: Start of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.034|-0.042|
|reg2cgate | 0.797| 0.000|
|reg2reg   | 0.001| 0.000|
|HEPG      | 0.001| 0.000|
|All Paths |-0.034|-0.042|
+----------+------+------+

Begin: Core Dynamic Power Optimization
*** PowerOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:15:44.1/1:16:10.7 (0.2), mem = 2595.1M
(I,S,L,T): View10: 0.767759, 2.13811, 0.000646263, 2.90652
(I,S,L) ClockInsts: View10: 0.120151, 0.0767853, 4.28166e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack -0.034  TNS Slack -0.042 Density 71.86
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.86%|        -|  -0.034|  -0.042|   0:00:00.0| 2595.1M|
|   71.86%|        0|  -0.034|  -0.042|   0:00:01.0| 2595.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.034  TNS Slack -0.042 Density 71.86
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Dynamic Power Optimization (cpu = 0:00:01.7) (real = 0:00:01.0) **
(I,S,L,T): View10: 0.767759, 2.13811, 0.000646263, 2.90652
(I,S,L) ClockInsts: View10: 0.120151, 0.0767853, 4.28166e-05
*** PowerOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.8/0:00:01.9 (1.0), totSession cpu/real = 0:15:45.9/1:16:12.5 (0.2), mem = 2595.1M
*** Starting refinePlace (0:15:46 mem=2585.1M) ***
Total net bbox length = 1.671e+05 (9.185e+04 7.529e+04) (ext = 1.065e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2585.1MB
Summary Report:
Instances move: 0 (out of 10806 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.671e+05 (9.185e+04 7.529e+04) (ext = 1.065e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2585.1MB
*** Finished refinePlace (0:15:46 mem=2585.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2585.1M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2585.1M) ***
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.034|-0.042|
|reg2cgate | 0.797| 0.000|
|reg2reg   | 0.001| 0.000|
|HEPG      | 0.001| 0.000|
|All Paths |-0.034|-0.042|
+----------+------+------+

End: Dynamic Power Optimization (cpu=0:00:03, real=0:00:03, mem=2527.97M, totSessionCpu=0:15:47).
**optDesign ... cpu = 0:01:35, real = 0:01:41, mem = 2314.0M, totSessionCpu=0:15:47 **
Register exp ratio and priority group on 0 nets on 11970 nets : 

Active setup views:
 View10
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=11162 and nets=12210 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2514.613M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2514.63)
Total number of fetched objects 12028
End delay calculation. (MEM=2542.58 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2542.58 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:15:50 mem=2542.6M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4202 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4202
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 360  Num Prerouted Wires = 13535
[NR-eGR] Read 11867 nets ( ignored 360 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11507
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11507 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.718516e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.28 sec, Curr Mem: 2550.58 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:39, real = 0:01:44, mem = 2309.0M, totSessionCpu=0:15:50 **
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2309.00MB/3725.98MB/2342.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2309.00MB/3725.98MB/2342.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2309.00MB/3725.98MB/2342.71MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT)
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 10%
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 20%
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 30%
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 40%
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 50%
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 60%
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 70%
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 80%
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 90%

Finished Levelizing
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT)

Starting Activity Propagation
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT)
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 10%
2025-Feb-28 03:19:14 (2025-Feb-28 01:19:14 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2309.38MB/3725.98MB/2342.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT)
 ... Calculating switching power
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT): 10%
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT): 20%
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT): 30%
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT): 40%
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT): 60%
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT): 70%
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT): 80%
2025-Feb-28 03:19:15 (2025-Feb-28 01:19:15 GMT): 90%

Finished Calculating power
2025-Feb-28 03:19:16 (2025-Feb-28 01:19:16 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2309.38MB/3725.98MB/2342.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2309.38MB/3725.98MB/2342.71MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2309.38MB/3725.98MB/2342.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2309.38MB/3725.98MB/2342.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:19:16 (2025-Feb-28 01:19:16 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.88816416 	   28.6323%
Total Switching Power:       2.21309614 	   71.3449%
Total Leakage Power:         0.00070672 	    0.0228%
Total Power:                 3.10196701
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3288     0.04977   0.0001705      0.3787       12.21
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4392       2.086   0.0004943       2.526       81.42
Clock (Combinational)            0.05853     0.06722   2.663e-05      0.1258       4.055
Clock (Sequential)                0.0616      0.0102   1.526e-05     0.07181       2.315
-----------------------------------------------------------------------------------------
Total                             0.8882       2.213   0.0007067       3.102         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8882       2.213   0.0007067       3.102         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1201     0.07742   4.189e-05      0.1976        6.37
-----------------------------------------------------------------------------------------
Total                             0.1201     0.07742   4.189e-05      0.1976        6.37
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2312.62MB/3725.98MB/2342.71MB)


Output file is ./timingReports/picorv32_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.034  |  0.001  |  0.797  | -0.034  |
|           TNS (ns):| -0.042  |  0.000  |  0.000  | -0.042  |
|    Violating Paths:|    2    |    0    |    0    |    2    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.859%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:42, real = 0:01:49, mem = 2311.2M, totSessionCpu=0:15:53 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:01:41.8/0:01:49.0 (0.9), totSession cpu/real = 0:15:53.3/1:16:21.8 (0.2), mem = 2520.0M
<CMD> report_area > /home/n/nikolaoac/Desktop/Reports/Ex10/Area_Step14
<CMD> report_power > /home/n/nikolaoac/Desktop/Reports/Ex10/Power_Step14
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2341.53MB/3741.40MB/2342.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2341.53MB/3741.40MB/2342.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2341.53MB/3741.40MB/2342.71MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-28 03:23:07 (2025-Feb-28 01:23:07 GMT)
2025-Feb-28 03:23:07 (2025-Feb-28 01:23:07 GMT): 10%
2025-Feb-28 03:23:07 (2025-Feb-28 01:23:07 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2341.53MB/3741.40MB/2342.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT)
 ... Calculating switching power
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT): 10%
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT): 20%
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT): 30%
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT): 40%
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT): 60%
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT): 70%
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT): 80%
2025-Feb-28 03:23:08 (2025-Feb-28 01:23:08 GMT): 90%

Finished Calculating power
2025-Feb-28 03:23:09 (2025-Feb-28 01:23:09 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2341.65MB/3741.40MB/2342.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2341.65MB/3741.40MB/2342.71MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2341.65MB/3741.40MB/2342.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2341.65MB/3741.40MB/2342.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:23:09 (2025-Feb-28 01:23:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.88816416 	   28.6323%
Total Switching Power:       2.21309614 	   71.3449%
Total Leakage Power:         0.00070672 	    0.0228%
Total Power:                 3.10196701
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3288     0.04977   0.0001705      0.3787       12.21
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4392       2.086   0.0004943       2.526       81.42
Clock (Combinational)            0.05853     0.06722   2.663e-05      0.1258       4.055
Clock (Sequential)                0.0616      0.0102   1.526e-05     0.07181       2.315
-----------------------------------------------------------------------------------------
Total                             0.8882       2.213   0.0007067       3.102         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8882       2.213   0.0007067       3.102         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1201     0.07742   4.189e-05      0.1976        6.37
-----------------------------------------------------------------------------------------
Total                             0.1201     0.07742   4.189e-05      0.1976        6.37
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1690_mem_la_addr_2 (CLKINVX20):          0.01283
*              Highest Leakage Power: RC_CG_HIER_INST0/RC_CGIC_INST (TLATNTSCAX20):        7.248e-07
*                Total Cap:      1.18012e-10 F
*                Total instances in design: 11162
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2344.28MB/3741.40MB/2344.28MB)

<CMD> report_timing > /home/n/nikolaoac/Desktop/Reports/Ex10/Timing_Step14
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2227.60 (MB), peak = 2380.21 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseMultiCutViaEffort    medium
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           38
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2427.0M, init mem=2427.0M)
*info: Placed = 11162          (Fixed = 356)
*info: Unplaced = 0           
Placement Density:71.86%(31551/43906)
Placement Density (including fixed std cells):71.86%(31551/43906)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=2427.0M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (360) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2427.0M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Feb 28 03:24:24 2025
#
#Generating timing data, please wait...
#11970 total nets, 11867 already routed, 11867 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2189.98 (MB), peak = 2380.21 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -0.042 -> -0.008, r2r 0.000 -> 0.000, unit 1000.000, clk period 5.000 (ns)
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 2232.41 (MB), peak = 2380.21 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 76.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2232.41 (MB), peak = 2380.21 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2239.79 (MB), peak = 2380.21 (MB)
#Default setup view is reset to View10.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2239.79 (MB), peak = 2380.21 (MB)
#Current view: View10 
#Current enabled view: View10 
#Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2238.99 (MB), peak = 2380.21 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=12210)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Start routing data preparation on Fri Feb 28 03:24:30 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 12077 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2243.62 (MB), peak = 2380.21 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2297.14 (MB), peak = 2380.21 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2300.01 (MB), peak = 2380.21 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 342 (skipped).
#Total number of routable nets = 11868.
#Total number of nets in the design = 12210.
#11696 routable nets do not have any wires.
#172 routable nets have routed wires.
#11696 nets will be global routed.
#188 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#172 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Connectivity extraction summary:
#360 routed net(s) are imported.
#11508 (94.25%) nets are without wires.
#342 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12210.
#
#
#Finished routing data preparation on Fri Feb 28 03:24:39 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2300.14 (MB)
#Peak memory = 2380.21 (MB)
#
#
#Start global routing on Fri Feb 28 03:24:39 2025
#
#
#Start global routing initialization on Fri Feb 28 03:24:39 2025
#
#Number of eco nets is 188
#
#Start global routing data preparation on Fri Feb 28 03:24:39 2025
#
#Start routing resource analysis on Fri Feb 28 03:24:39 2025
#
#Routing resource analysis is done on Fri Feb 28 03:24:39 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         368         879        7055    61.73%
#  Metal2         V        1132          79        7055     1.73%
#  Metal3         H        1213          34        7055     0.00%
#  Metal4         V        1148          63        7055     1.73%
#  Metal5         H        1226          21        7055     0.00%
#  Metal6         V        1152          59        7055     1.73%
#  Metal7         H        1222          25        7055     0.00%
#  Metal8         V        1136          75        7055     1.73%
#  Metal9         H        1223          24        7055     0.00%
#  Metal10        V         448          36        7055     4.69%
#  Metal11        H         402          96        7055    11.48%
#  --------------------------------------------------------------
#  Total                  10673      11.64%       77605     7.71%
#
#
#
#
#Global routing data preparation is done on Fri Feb 28 03:24:39 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2302.51 (MB), peak = 2380.21 (MB)
#
#
#Global routing initialization is done on Fri Feb 28 03:24:39 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2302.64 (MB), peak = 2380.21 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2306.14 (MB), peak = 2380.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2306.14 (MB), peak = 2380.21 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 3...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2337.71 (MB), peak = 2380.21 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2338.84 (MB), peak = 2380.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 342 (skipped).
#Total number of routable nets = 11868.
#Total number of nets in the design = 12210.
#
#11868 routable nets have routed wires.
#188 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#172 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default          145            145           11508  
#     NDR_rule           43             43               0  
#---------------------------------------------------------
#        Total          188            188           11508  
#---------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default          274            274           11508  
#     NDR_rule           86             86               0  
#---------------------------------------------------------
#        Total          360            360           11508  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       25(0.35%)      7(0.10%)      1(0.01%)   (0.47%)
#  Metal3        8(0.11%)      0(0.00%)      0(0.00%)   (0.11%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     33(0.05%)      7(0.01%)      1(0.00%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.01% H + 0.05% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              2.00 |              4.00 |   116.28   109.44   129.96   116.28 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              1.00 |              2.00 |   157.31    27.36   164.16    34.20 |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     2.00 | (Metal1)     4.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 185163 um.
#Total half perimeter of net bounding box = 178566 um.
#Total wire length on LAYER Metal1 = 171 um.
#Total wire length on LAYER Metal2 = 42158 um.
#Total wire length on LAYER Metal3 = 65751 um.
#Total wire length on LAYER Metal4 = 36224 um.
#Total wire length on LAYER Metal5 = 29569 um.
#Total wire length on LAYER Metal6 = 2110 um.
#Total wire length on LAYER Metal7 = 3324 um.
#Total wire length on LAYER Metal8 = 5330 um.
#Total wire length on LAYER Metal9 = 481 um.
#Total wire length on LAYER Metal10 = 3 um.
#Total wire length on LAYER Metal11 = 43 um.
#Total number of vias = 78008
#Up-Via Summary (total 78008):
#           
#-----------------------
# Metal1          37945
# Metal2          26337
# Metal3           7216
# Metal4           3644
# Metal5           1114
# Metal6            970
# Metal7            750
# Metal8             22
# Metal9              5
# Metal10             5
#-----------------------
#                 78008 
#
#Total number of involved regular nets 1724
#Maximum src to sink distance  254.3
#Average of max src_to_sink distance  43.6
#Average of ave src_to_sink distance  29.3
#Total number of involved priority nets 188
#Maximum src to sink distance for priority net 106.3
#Average of max src_to_sink distance for priority net 28.8
#Average of ave src_to_sink distance for priority net 17.7
#Max overcon = 5 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.11%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 38.88 (MB)
#Total memory = 2339.01 (MB)
#Peak memory = 2380.21 (MB)
#
#Finished global routing on Fri Feb 28 03:24:51 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2337.75 (MB), peak = 2380.21 (MB)
#Start Track Assignment.
#Done with 16867 horizontal wires in 3 hboxes and 14843 vertical wires in 3 hboxes.
#Done with 3974 horizontal wires in 3 hboxes and 3427 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       177.26 	  0.00%  	  0.00% 	  0.00%
# Metal2     38969.51 	  0.09%  	  0.00% 	  0.01%
# Metal3     62273.57 	  0.21%  	  0.00% 	  0.02%
# Metal4     34442.56 	  0.02%  	  0.00% 	  0.00%
# Metal5     29339.82 	  0.01%  	  0.00% 	  0.00%
# Metal6      1866.23 	  0.00%  	  0.00% 	  0.00%
# Metal7      1631.24 	  0.00%  	  0.00% 	  0.00%
# Metal8       202.66 	  0.00%  	  0.00% 	  0.00%
# Metal9       492.68 	  0.00%  	  0.00% 	  0.00%
# Metal10        3.93 	  0.00%  	  0.00% 	  0.00%
# Metal11       46.07 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      169445.51  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 182673 um.
#Total half perimeter of net bounding box = 178566 um.
#Total wire length on LAYER Metal1 = 175 um.
#Total wire length on LAYER Metal2 = 41105 um.
#Total wire length on LAYER Metal3 = 64723 um.
#Total wire length on LAYER Metal4 = 35841 um.
#Total wire length on LAYER Metal5 = 29540 um.
#Total wire length on LAYER Metal6 = 2079 um.
#Total wire length on LAYER Metal7 = 3341 um.
#Total wire length on LAYER Metal8 = 5329 um.
#Total wire length on LAYER Metal9 = 491 um.
#Total wire length on LAYER Metal10 = 4 um.
#Total wire length on LAYER Metal11 = 45 um.
#Total number of vias = 78008
#Up-Via Summary (total 78008):
#           
#-----------------------
# Metal1          37945
# Metal2          26337
# Metal3           7216
# Metal4           3644
# Metal5           1114
# Metal6            970
# Metal7            750
# Metal8             22
# Metal9              5
# Metal10             5
#-----------------------
#                 78008 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2338.00 (MB), peak = 2380.21 (MB)
#
#number of short segments in preferred routing layers
#	Metal7    Metal8    Total 
#	53        26        79        
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner corners /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#corners [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2338.96 (MB), peak = 2380.21 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2343.96 (MB)
#Peak memory = 2380.21 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 5074 horizontal wires in 3 hboxes and 4068 vertical wires in 3 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 11867 nets were built. 320 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:04 .
#   Increased memory =    55.00 (MB), total memory =  2399.65 (MB), peak memory =  2399.65 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2364.68 (MB), peak = 2399.65 (MB)
#RC Statistics: 48865 Res, 31448 Ground Cap, 435 XCap (Edge to Edge)
#RC V/H edge ratio: 0.47, Avg V/H Edge Length: 3698.05 (31776), Avg L-Edge Length: 12590.92 (10538)
#Register nets and terms for rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_Mf9dcI.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 71011 nodes, 59144 edges, and 1164 xcaps
#320 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_Mf9dcI.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2584.453M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_Mf9dcI.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_Mf9dcI.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.2 real: 0:00:02.0 mem: 2560.453M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 26.56 (MB)
#Total memory = 2364.80 (MB)
#Peak memory = 2399.65 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -3.601 -> -0.720, r2r 0.000 -> 0.000, unit 1000.000, clk period 5.000 (ns)
#Stage 1: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2373.66 (MB), peak = 2399.65 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2374.66 (MB), peak = 2399.65 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2375.29 (MB), peak = 2399.65 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 1.060759 (late)
*** writeDesignTiming (0:00:00.7) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2375.66 (MB), peak = 2399.65 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 11867
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:16:58, real=1:22:16, peak res=2399.6M, current mem=2292.5M)
picorv32
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2303.1M, current mem=2303.1M)
Current (total cpu=0:16:59, real=1:22:16, peak res=2399.6M, current mem=2303.1M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2303.26 (MB), peak = 2399.65 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 11867
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 567 horizontal wires in 3 hboxes and 492 vertical wires in 3 hboxes.
#Done with 86 horizontal wires in 3 hboxes and 106 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       177.26 	  0.00%  	  0.00% 	  0.00%
# Metal2     38915.64 	  0.04%  	  0.00% 	  0.01%
# Metal3     62266.85 	  0.17%  	  0.00% 	  0.02%
# Metal4     34439.79 	  0.02%  	  0.00% 	  0.00%
# Metal5     29337.15 	  0.01%  	  0.00% 	  0.00%
# Metal6      1865.28 	  0.00%  	  0.00% 	  0.00%
# Metal7      1617.72 	  0.00%  	  0.00% 	  0.00%
# Metal8       198.86 	  0.00%  	  0.00% 	  0.00%
# Metal9       492.68 	  0.00%  	  0.00% 	  0.00%
# Metal10        3.93 	  0.00%  	  0.00% 	  0.00%
# Metal11       46.07 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      169361.21  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 182615 um.
#Total half perimeter of net bounding box = 178566 um.
#Total wire length on LAYER Metal1 = 175 um.
#Total wire length on LAYER Metal2 = 41062 um.
#Total wire length on LAYER Metal3 = 64731 um.
#Total wire length on LAYER Metal4 = 35839 um.
#Total wire length on LAYER Metal5 = 29538 um.
#Total wire length on LAYER Metal6 = 2078 um.
#Total wire length on LAYER Metal7 = 3327 um.
#Total wire length on LAYER Metal8 = 5325 um.
#Total wire length on LAYER Metal9 = 491 um.
#Total wire length on LAYER Metal10 = 4 um.
#Total wire length on LAYER Metal11 = 45 um.
#Total number of vias = 78008
#Up-Via Summary (total 78008):
#           
#-----------------------
# Metal1          37945
# Metal2          26337
# Metal3           7216
# Metal4           3644
# Metal5           1114
# Metal6            970
# Metal7            750
# Metal8             22
# Metal9              5
# Metal10             5
#-----------------------
#                 78008 
#
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2303.34 (MB), peak = 2399.65 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:44
#Increased memory = 63.72 (MB)
#Total memory = 2303.34 (MB)
#Peak memory = 2399.65 (MB)
#Start reading timing information from file .timing_file_246578.tif.gz ...
#Read in timing information for 409 ports, 11162 instances from timing file .timing_file_246578.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 91
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   Totals
#	Metal1       17        8       15        0       40
#	Metal2        1        0       44        0       45
#	Metal3        0        0        0        0        0
#	Metal4        1        0        0        2        3
#	Metal5        0        0        0        0        0
#	Metal6        0        0        0        0        0
#	Metal7        2        0        0        1        3
#	Totals       21        8       59        3       91
#4963 out of 11162 instances (44.5%) need to be verified(marked ipoed), dirty area = 20.9%.
#   number of violations = 93
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   Totals
#	Metal1       17        8       15        0       40
#	Metal2        2        0       44        0       46
#	Metal3        0        0        0        0        0
#	Metal4        1        0        0        3        4
#	Metal5        0        0        0        0        0
#	Metal6        0        0        0        0        0
#	Metal7        2        0        0        1        3
#	Totals       22        8       59        4       93
#cpu time = 00:01:49, elapsed time = 00:01:55, memory = 2304.53 (MB), peak = 2445.94 (MB)
#start 1st optimization iteration ...
#   number of violations = 59
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1       17        0        0       17
#	Metal2        9       25        0       34
#	Metal3        0        0        0        0
#	Metal4        1        0        4        5
#	Metal5        0        0        0        0
#	Metal6        0        0        0        0
#	Metal7        2        0        1        3
#	Totals       29       25        5       59
#    number of process antenna violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 2304.61 (MB), peak = 2445.94 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 195444 um.
#Total half perimeter of net bounding box = 178566 um.
#Total wire length on LAYER Metal1 = 2601 um.
#Total wire length on LAYER Metal2 = 49615 um.
#Total wire length on LAYER Metal3 = 64230 um.
#Total wire length on LAYER Metal4 = 37189 um.
#Total wire length on LAYER Metal5 = 29200 um.
#Total wire length on LAYER Metal6 = 2223 um.
#Total wire length on LAYER Metal7 = 4095 um.
#Total wire length on LAYER Metal8 = 5847 um.
#Total wire length on LAYER Metal9 = 406 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 32 um.
#Total number of vias = 85759
#Total number of multi-cut vias = 59276 ( 69.1%)
#Total number of single cut vias = 26483 ( 30.9%)
#Up-Via Summary (total 85759):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12605 ( 32.0%)     26839 ( 68.0%)      39444
# Metal2          8463 ( 28.3%)     21493 ( 71.7%)      29956
# Metal3          2697 ( 30.9%)      6038 ( 69.1%)       8735
# Metal4          1101 ( 27.6%)      2894 ( 72.4%)       3995
# Metal5           595 ( 43.2%)       781 ( 56.8%)       1376
# Metal6           552 ( 45.2%)       670 ( 54.8%)       1222
# Metal7           469 ( 46.9%)       530 ( 53.1%)        999
# Metal8             1 (  4.5%)        21 ( 95.5%)         22
# Metal9             0 (  0.0%)         5 (100.0%)          5
# Metal10            0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                26483 ( 30.9%)     59276 ( 69.1%)      85759 
#
#Total number of DRC violations = 59
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 34
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 5
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 3
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:01:54
#Elapsed time = 00:02:01
#Increased memory = 1.17 (MB)
#Total memory = 2304.51 (MB)
#Peak memory = 2445.94 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 58
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1       17        0        0       17
#	Metal2        9       25        0       34
#	Metal3        0        0        0        0
#	Metal4        1        0        3        4
#	Metal5        0        0        0        0
#	Metal6        0        0        0        0
#	Metal7        2        0        1        3
#	Totals       29       25        4       58
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2307.78 (MB), peak = 2445.94 (MB)
#CELL_VIEW picorv32,init has 58 DRC violations
#Total number of DRC violations = 58
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 34
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 4
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 3
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Feb 28 03:27:22 2025
#
#
#Start Post Route Wire Spread.
#Done with 2488 horizontal wires in 5 hboxes and 1941 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 197251 um.
#Total half perimeter of net bounding box = 178566 um.
#Total wire length on LAYER Metal1 = 2620 um.
#Total wire length on LAYER Metal2 = 49876 um.
#Total wire length on LAYER Metal3 = 64951 um.
#Total wire length on LAYER Metal4 = 37715 um.
#Total wire length on LAYER Metal5 = 29462 um.
#Total wire length on LAYER Metal6 = 2227 um.
#Total wire length on LAYER Metal7 = 4107 um.
#Total wire length on LAYER Metal8 = 5847 um.
#Total wire length on LAYER Metal9 = 409 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 32 um.
#Total number of vias = 85759
#Total number of multi-cut vias = 59276 ( 69.1%)
#Total number of single cut vias = 26483 ( 30.9%)
#Up-Via Summary (total 85759):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12605 ( 32.0%)     26839 ( 68.0%)      39444
# Metal2          8463 ( 28.3%)     21493 ( 71.7%)      29956
# Metal3          2697 ( 30.9%)      6038 ( 69.1%)       8735
# Metal4          1101 ( 27.6%)      2894 ( 72.4%)       3995
# Metal5           595 ( 43.2%)       781 ( 56.8%)       1376
# Metal6           552 ( 45.2%)       670 ( 54.8%)       1222
# Metal7           469 ( 46.9%)       530 ( 53.1%)        999
# Metal8             1 (  4.5%)        21 ( 95.5%)         22
# Metal9             0 (  0.0%)         5 (100.0%)          5
# Metal10            0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                26483 ( 30.9%)     59276 ( 69.1%)      85759 
#
#
#Start DRC checking..
#   number of violations = 58
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1       17        0        0       17
#	Metal2        9       25        0       34
#	Metal3        0        0        0        0
#	Metal4        1        0        3        4
#	Metal5        0        0        0        0
#	Metal6        0        0        0        0
#	Metal7        2        0        1        3
#	Totals       29       25        4       58
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 2306.88 (MB), peak = 2445.94 (MB)
#CELL_VIEW picorv32,init has 58 DRC violations
#Total number of DRC violations = 58
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 34
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 4
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 3
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#   number of violations = 58
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1       17        0        0       17
#	Metal2        9       25        0       34
#	Metal3        0        0        0        0
#	Metal4        1        0        3        4
#	Metal5        0        0        0        0
#	Metal6        0        0        0        0
#	Metal7        2        0        1        3
#	Totals       29       25        4       58
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 2307.50 (MB), peak = 2445.94 (MB)
#CELL_VIEW picorv32,init has 58 DRC violations
#Total number of DRC violations = 58
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 34
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 4
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 3
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 197251 um.
#Total half perimeter of net bounding box = 178566 um.
#Total wire length on LAYER Metal1 = 2620 um.
#Total wire length on LAYER Metal2 = 49876 um.
#Total wire length on LAYER Metal3 = 64951 um.
#Total wire length on LAYER Metal4 = 37715 um.
#Total wire length on LAYER Metal5 = 29462 um.
#Total wire length on LAYER Metal6 = 2227 um.
#Total wire length on LAYER Metal7 = 4107 um.
#Total wire length on LAYER Metal8 = 5847 um.
#Total wire length on LAYER Metal9 = 409 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 32 um.
#Total number of vias = 85759
#Total number of multi-cut vias = 59276 ( 69.1%)
#Total number of single cut vias = 26483 ( 30.9%)
#Up-Via Summary (total 85759):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12605 ( 32.0%)     26839 ( 68.0%)      39444
# Metal2          8463 ( 28.3%)     21493 ( 71.7%)      29956
# Metal3          2697 ( 30.9%)      6038 ( 69.1%)       8735
# Metal4          1101 ( 27.6%)      2894 ( 72.4%)       3995
# Metal5           595 ( 43.2%)       781 ( 56.8%)       1376
# Metal6           552 ( 45.2%)       670 ( 54.8%)       1222
# Metal7           469 ( 46.9%)       530 ( 53.1%)        999
# Metal8             1 (  4.5%)        21 ( 95.5%)         22
# Metal9             0 (  0.0%)         5 (100.0%)          5
# Metal10            0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                26483 ( 30.9%)     59276 ( 69.1%)      85759 
#
#detailRoute Statistics:
#Cpu time = 00:02:10
#Elapsed time = 00:02:19
#Increased memory = 4.16 (MB)
#Total memory = 2307.50 (MB)
#Peak memory = 2445.94 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:02:58
#Elapsed time = 00:03:09
#Increased memory = 25.39 (MB)
#Total memory = 2253.38 (MB)
#Peak memory = 2445.94 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 28 03:27:32 2025
#
#Default setup view is reset to View10.
#Default setup view is reset to View10.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:02:58, elapsed time = 00:03:09, memory = 2241.21 (MB), peak = 2445.94 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setDelayCalMode -engine aae -SIAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2258.4M, totSessionCpu=0:19:15 **
*** optDesign #2 [begin] : totSession cpu/real = 0:19:15.3/1:26:08.2 (0.2), mem = 2443.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:19:15.4/1:26:08.2 (0.2), mem = 2443.0M
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { View10 }
setOptMode -allEndPoints                                        false
setOptMode -autoSetupViews                                      { View10}
setOptMode -autoTDGRSetupViews                                  { View10}
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -holdTargetSlack                                     0
setOptMode -leakageToDynamicRatio                               0
setOptMode -maxDensity                                          0.95
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         high
setOptMode -preserveAllSequential                               false
setOptMode -reclaimArea                                         true
setOptMode -setupTargetSlack                                    0
setOptMode -simplifyNetlist                                     true
setOptMode -usefulSkew                                          true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################

Starting Levelizing
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT)
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 10%
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 20%
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 30%
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 40%
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 50%
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 60%
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 70%
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 80%
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 90%

Finished Levelizing
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT)

Starting Activity Propagation
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT)
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 10%
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:29:06 (2025-Feb-28 01:29:06 GMT)
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 2298.4M, totSessionCpu=0:19:20 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2456.2M, init mem=2456.2M)
*info: Placed = 11162          (Fixed = 356)
*info: Unplaced = 0           
Placement Density:71.86%(31551/43906)
Placement Density (including fixed std cells):71.86%(31551/43906)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2456.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:04.7/0:00:04.8 (1.0), totSession cpu/real = 0:19:20.0/1:26:13.1 (0.2), mem = 2456.2M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=12210)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Feb 28 03:29:10 2025
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2299.59 (MB), peak = 2445.94 (MB)
#Start routing data preparation on Fri Feb 28 03:29:10 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 12077 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2344.38 (MB), peak = 2445.94 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner corners /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#corners [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2353.74 (MB), peak = 2445.94 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2353.74 (MB)
#Peak memory = 2445.94 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 11867 nets were built. 230 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    89.45 (MB), total memory =  2443.20 (MB), peak memory =  2445.94 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_8SAllD.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2407.50 (MB), peak = 2445.94 (MB)
#RC Statistics: 60727 Res, 33237 Ground Cap, 452 XCap (Edge to Edge)
#RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3835.28 (31158), Avg L-Edge Length: 8208.06 (19189)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_8SAllD.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 72800 nodes, 60933 edges, and 1212 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2399.98 (MB), peak = 2445.94 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_8SAllD.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2545.391M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_8SAllD.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_8SAllD.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:02.0 mem: 2545.391M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 55.35 (MB)
#Total memory = 2399.73 (MB)
#Peak memory = 2445.94 (MB)
#
#230 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(16487884)
#Calculate SNet Signature in MT (62031208)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2344.96 (MB), peak memory =  2445.94 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2344.96 (MB), peak memory =  2445.94 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2344.96 (MB), peak memory =  2445.94 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2344.96 (MB), peak memory =  2445.94 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2344.96 (MB), peak memory =  2445.94 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2344.96 (MB), peak memory =  2445.94 (MB)
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=2536.55 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:19:31.8/1:26:26.1 (0.2), mem = 2536.5M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2536.55 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2536.55)
Total number of fetched objects 12028
End delay calculation. (MEM=2614.12 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2614.12 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:19:35 mem=2614.1M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:19:35 mem=2614.1M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2601.65)
Total number of fetched objects 12028
AAE_INFO-618: Total number of nets in the design is 12210,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2617.08 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2617.08 CPU=0:00:02.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2625.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2625.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2566.2)
Glitch Analysis: View View10 -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View View10 -- Total Number of Nets Analyzed = 12028. 
Total number of fetched objects 12028
AAE_INFO-618: Total number of nets in the design is 12210,  2.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2612.9 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2612.9 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:19:40 mem=2620.9M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.003  |  0.935  |  1.660  | -0.003  |
|           TNS (ns):| -0.003  |  0.000  |  0.000  | -0.003  |
|    Violating Paths:|    1    |    0    |    0    |    1    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    235 (235)     |   -0.330   |    235 (236)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.859%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:08.7/0:00:09.2 (0.9), totSession cpu/real = 0:19:40.4/1:26:35.3 (0.2), mem = 2636.2M
**optDesign ... cpu = 0:00:25, real = 0:00:27, mem = 2396.6M, totSessionCpu=0:19:40 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:19:41.2/1:26:36.1 (0.2), mem = 2592.2M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       360 (unrouted=0, trialRouted=0, noStatus=0, routed=360, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11850 (unrouted=342, trialRouted=0, noStatus=0, routed=11508, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 359 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cannot_merge_reason is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        original_names is set for at least one object
        primary_delay_corner: delay (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cloning_copy_activity: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): leaf_route_ccopt_autotrimmed (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): trunk_route_ccopt_autotrimmed (default: default)
        source_driver: BUFX4/A BUFX4/Y (default: )
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
      Inverters:   {INVX3 INVX2 INVX1 INVXL}
      Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 43894.332um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal8/Metal7; 
      Non-default rule name: NDR_rule; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: leaf_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal8/Metal7; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner delay:both, late and power domain auto-default:
      Slew time target (leaf):    0.060ns
      Slew time target (trunk):   0.060ns
      Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.085ns
      Buffer max distance: 42.809um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=delay:both.late, optimalDrivingDistance=42.809um, saturatedSlew=0.051ns, speed=405.389um per ns, cellArea=55.923um^2 per 1000um}
      Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=delay:both.late, optimalDrivingDistance=27.992um, saturatedSlew=0.050ns, speed=562.088um per ns, cellArea=48.871um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=delay:both.late, optimalDrivingDistance=89.811um, saturatedSlew=0.057ns, speed=290.368um per ns, cellArea=167.552um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=delay:both.late, optimalDrivingDistance=89.811um, saturatedSlew=0.057ns, speed=290.462um per ns, cellArea=152.320um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/constraint:
      Sources:                     pin clk
      Total number of sinks:       1961
      Delay constrained sinks:     1961
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay:both.late:
      Skew target:                 0.500ns
    Primary reporting skew groups are:
    skew_group clk/constraint with 1961 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=301, i=0, icg=58, dcg=0, l=0, total=359
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=630.990um^2, i=0.000um^2, icg=496.926um^2, dcg=0.000um^2, l=0.000um^2, total=1127.916um^2
      hp wire lengths  : top=0.000um, trunk=4663.210um, leaf=6753.835um, total=11417.045um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUFX6: 3 CLKBUFX4: 113 CLKBUFX3: 102 CLKBUFX2: 23 BUFX2: 60 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 7 TLATNTSCAX6: 32 TLATNTSCAX3: 5 TLATNTSCAX2: 11 
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ---------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ---------------------------------------------------------------------------
       0          0        331     [min=1, max=114, avg=32, sd=21, total=10485]
       0          1         19     [min=12, max=75, avg=39, sd=19, total=733]
       1          1         10     [min=6, max=59, avg=27, sd=15, total=270]
    ---------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for delay:both.late...
  Clock tree timing engine global stage delay update for delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=301, i=0, icg=58, dcg=0, l=0, total=359
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=630.990um^2, i=0.000um^2, icg=496.926um^2, dcg=0.000um^2, l=0.000um^2, total=1127.916um^2
    cell capacitance : b=0.104pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.116pF
    sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.349pF, leaf=0.704pF, total=1.053pF
    wire lengths     : top=0.000um, trunk=5076.870um, leaf=9183.925um, total=14260.795um
    hp wire lengths  : top=0.000um, trunk=4663.210um, leaf=6753.835um, total=11417.045um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=16, worst=[0.011ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.003ns sum=0.038ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.060ns count=108 avg=0.046ns sd=0.009ns min=0.023ns max=0.060ns {17 <= 0.036ns, 35 <= 0.048ns, 29 <= 0.054ns, 19 <= 0.057ns, 8 <= 0.060ns}
    Leaf  : target=0.060ns count=252 avg=0.051ns sd=0.007ns min=0.021ns max=0.070ns {13 <= 0.036ns, 41 <= 0.048ns, 113 <= 0.054ns, 53 <= 0.057ns, 16 <= 0.060ns} {12 <= 0.063ns, 3 <= 0.066ns, 1 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFX6: 3 CLKBUFX4: 113 CLKBUFX3: 102 CLKBUFX2: 23 BUFX2: 60 
     ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 7 TLATNTSCAX6: 32 TLATNTSCAX3: 5 TLATNTSCAX2: 11 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/constraint: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/constraint: insertion delay [min=0.636, max=0.947, avg=0.836, sd=0.053], skew [0.311 vs 0.500], 100% {0.636, 0.947} (wid=0.003 ws=0.001) (gid=0.945 gs=0.311)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% Library trimming buffers in power domain auto-default and half-corner delay:both.late removed 0 of 4 cells
    Original list had 4 cells:
    CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
    Library trimming was not able to trim any cells:
    CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
    ...40% ...60% .Library trimming clock gates in power domain auto-default and half-corner delay:both.late removed 0 of 8 cells
    Original list had 8 cells:
    TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
    Library trimming was not able to trim any cells:
    TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
    ..80% ...100% 
    CCOpt-PRO: considered: 360, tested: 360, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 0, attempted: 16, unsuccessful: 0, sized: 13
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf              16 [100.0%]          13 (81.2%)           0            0                   13 (81.2%)           3 (18.8%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             16 [100.0%]          13 (81.2%)           0            0                   13 (81.2%)           3 (18.8%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 13, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 4.446um^2 (0.394%)
    Max. move: 0.200um (CTS_ccl_a_buf_00057 and 9 others), Min. move: 0.000um, Avg. move: 0.025um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=301, i=0, icg=58, dcg=0, l=0, total=359
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=635.094um^2, i=0.000um^2, icg=497.268um^2, dcg=0.000um^2, l=0.000um^2, total=1132.362um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.117pF
      sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.349pF, leaf=0.704pF, total=1.053pF
      wire lengths     : top=0.000um, trunk=5076.870um, leaf=9183.925um, total=14260.795um
      hp wire lengths  : top=0.000um, trunk=4663.210um, leaf=6753.835um, total=11417.045um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=3, worst=[0.003ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.060ns count=108 avg=0.047ns sd=0.009ns min=0.023ns max=0.060ns {17 <= 0.036ns, 35 <= 0.048ns, 29 <= 0.054ns, 19 <= 0.057ns, 8 <= 0.060ns}
      Leaf  : target=0.060ns count=252 avg=0.050ns sd=0.007ns min=0.021ns max=0.063ns {13 <= 0.036ns, 46 <= 0.048ns, 118 <= 0.054ns, 56 <= 0.057ns, 16 <= 0.060ns} {3 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUFX6: 3 CLKBUFX4: 118 CLKBUFX3: 104 CLKBUFX2: 21 BUFX2: 55 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 7 TLATNTSCAX6: 32 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/constraint: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/constraint: insertion delay [min=0.636, max=0.947], skew [0.311 vs 0.500]
    Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay:both.late...
  Clock tree timing engine global stage delay update for delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=301, i=0, icg=58, dcg=0, l=0, total=359
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=635.094um^2, i=0.000um^2, icg=497.268um^2, dcg=0.000um^2, l=0.000um^2, total=1132.362um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.117pF
    sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.349pF, leaf=0.704pF, total=1.053pF
    wire lengths     : top=0.000um, trunk=5076.870um, leaf=9183.925um, total=14260.795um
    hp wire lengths  : top=0.000um, trunk=4663.210um, leaf=6753.835um, total=11417.045um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=3, worst=[0.003ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.006ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.060ns count=108 avg=0.047ns sd=0.009ns min=0.023ns max=0.060ns {17 <= 0.036ns, 35 <= 0.048ns, 29 <= 0.054ns, 19 <= 0.057ns, 8 <= 0.060ns}
    Leaf  : target=0.060ns count=252 avg=0.050ns sd=0.007ns min=0.021ns max=0.063ns {13 <= 0.036ns, 46 <= 0.048ns, 118 <= 0.054ns, 56 <= 0.057ns, 16 <= 0.060ns} {3 <= 0.063ns, 0 <= 0.066ns, 0 <= 0.072ns, 0 <= 0.090ns, 0 > 0.090ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFX6: 3 CLKBUFX4: 118 CLKBUFX3: 104 CLKBUFX2: 21 BUFX2: 55 
     ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 2 TLATNTSCAX12: 7 TLATNTSCAX6: 32 TLATNTSCAX3: 6 TLATNTSCAX2: 10 
  Primary reporting skew groups PRO final:
    skew_group default.clk/constraint: unconstrained
  Skew group summary PRO final:
    skew_group clk/constraint: insertion delay [min=0.636, max=0.947, avg=0.836, sd=0.053], skew [0.311 vs 0.500], 100% {0.636, 0.947} (wid=0.003 ws=0.001) (gid=0.945 gs=0.311)
PRO done.
Net route status summary:
  Clock:       360 (unrouted=0, trialRouted=0, noStatus=0, routed=360, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 11850 (unrouted=342, trialRouted=0, noStatus=0, routed=11508, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.2 real=0:00:02.4)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:02.2/0:00:02.5 (0.9), totSession cpu/real = 0:19:43.5/1:26:38.6 (0.2), mem = 2601.7M
skipped the cell partition in DRV
**INFO: Start fixing DRV (Mem = 2599.67M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:19:43.7/1:26:38.9 (0.2), mem = 2599.7M
Info: 360 clock nets excluded from IPO operation.
(I,S,L,T): View10: 0.767878, 2.13809, 0.000646263, 2.90661
(I,S,L) ClockInsts: View10: 0.120753, 0.0721643, 4.323e-05
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   235|   236|    -0.34|   234|   234|    -0.11|     0|     0|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 71.87%|          |         |
|   234|   234|    -0.33|   234|   234|    -0.11|     0|     0|     0|     0|     0|     0|    -0.00|    -0.00|       9|       0|       1| 72.04%| 0:00:03.0|  2823.0M|
|   234|   234|    -0.33|   234|   234|    -0.11|     0|     0|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 72.04%| 0:00:02.0|  2823.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=2823.0M) ***

(I,S,L,T): View10: 0.771531, 2.13852, 0.000651847, 2.9107
(I,S,L) ClockInsts: View10: 0.120753, 0.0721643, 4.323e-05
*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:06.8/0:00:07.5 (0.9), totSession cpu/real = 0:19:50.6/1:26:46.4 (0.2), mem = 2738.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:19:51 mem=2738.9M) ***
Move report: Detail placement moves 169 insts, mean move: 3.47 um, max move: 23.22 um 
	Max move on inst (FE_OFC1792_pcpi_rs2_4): (223.40, 112.48) --> (203.60, 109.06)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2742.0MB
Summary Report:
Instances move: 169 (out of 10828 movable)
Instances flipped: 0
Mean displacement: 3.47 um
Max displacement: 23.22 um (Instance: FE_OFC1792_pcpi_rs2_4) (223.4, 112.48) -> (203.6, 109.06)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2742.0MB
*** Finished refinePlace (0:19:51 mem=2742.0M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:36, real = 0:00:39, mem = 2517.1M, totSessionCpu=0:19:51 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2738.97M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.13min mem=2739.0M)
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.003  |  0.934  |  1.659  | -0.003  |
|           TNS (ns):| -0.003  |  0.000  |  0.000  | -0.003  |
|    Violating Paths:|    1    |    0    |    0    |    1    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.326   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.037%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:39, mem = 2518.7M, totSessionCpu=0:19:51 **
*** Timing NOT met, worst failing slack is -0.003
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 360 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:19:51.5/1:26:47.4 (0.2), mem = 2777.3M
(I,S,L,T): View10: 0.771531, 2.13852, 0.000651847, 2.9107
(I,S,L) ClockInsts: View10: 0.120753, 0.0721643, 4.323e-05
*info: 360 clock nets excluded
*info: 75 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.003 Density 72.04
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2cgate | 1.659| 0.000|
|reg2reg   | 0.934| 0.000|
|HEPG      | 0.934| 0.000|
|All Paths |-0.003|-0.003|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.003|   -0.003|  -0.003|   -0.003|   72.04%|   0:00:00.0| 2796.4M|    View10|  default| mem_la_addr[28]                                   |
|   0.000|    0.027|   0.000|    0.000|   72.04%|   0:00:00.0| 2820.0M|    View10|       NA| NA                                                |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2820.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2820.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.027|0.000|
|reg2cgate |1.659|0.000|
|reg2reg   |0.934|0.000|
|HEPG      |0.934|0.000|
|All Paths |0.027|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 72.04
Update Timing Windows (Threshold 0.038) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.027|0.000|
|reg2cgate |1.659|0.000|
|reg2reg   |0.934|0.000|
|HEPG      |0.934|0.000|
|All Paths |0.027|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2820.0M) ***
(I,S,L,T): View10: 0.771548, 2.13851, 0.000651872, 2.91071
(I,S,L) ClockInsts: View10: 0.120753, 0.0721643, 4.323e-05
*** WnsOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.8/0:00:02.9 (0.9), totSession cpu/real = 0:19:54.2/1:26:50.3 (0.2), mem = 2737.9M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #3 OptimizationPower
**optDesign ... cpu = 0:00:40, real = 0:00:43, mem = 2515.4M, totSessionCpu=0:19:55 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.027  |  0.934  |  1.659  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.104   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.326   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.038%
------------------------------------------------------------------
Info: 360 clock nets excluded from IPO operation.

Begin: Dynamic Power Optimization
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.51MB/4014.10MB/2518.83MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.51MB/4014.10MB/2518.83MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.51MB/4014.10MB/2518.83MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT)
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 10%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 20%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 30%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 40%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 50%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 60%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 70%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 80%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 90%

Finished Levelizing
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT)

Starting Activity Propagation
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT)
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 10%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.76MB/4014.10MB/2518.83MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT)
 ... Calculating switching power
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 10%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 20%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 30%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 40%
2025-Feb-28 03:29:48 (2025-Feb-28 01:29:48 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:29:49 (2025-Feb-28 01:29:49 GMT): 60%
2025-Feb-28 03:29:49 (2025-Feb-28 01:29:49 GMT): 70%
2025-Feb-28 03:29:49 (2025-Feb-28 01:29:49 GMT): 80%
2025-Feb-28 03:29:49 (2025-Feb-28 01:29:49 GMT): 90%

Finished Calculating power
2025-Feb-28 03:29:49 (2025-Feb-28 01:29:49 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2515.88MB/4014.10MB/2518.83MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.88MB/4014.10MB/2518.83MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2515.88MB/4014.10MB/2518.83MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2515.88MB/4014.10MB/2518.83MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:29:49 (2025-Feb-28 01:29:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.89256833 	   28.9074%
Total Switching Power:       2.19440197 	   71.0695%
Total Leakage Power:         0.00071276 	    0.0231%
Total Power:                 3.08768306
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.05024   0.0001705      0.3793       12.28
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4429       2.072   0.0004999       2.515       81.47
Clock (Combinational)            0.05885     0.06277   2.701e-05      0.1216        3.94
Clock (Sequential)               0.06188    0.009395    1.53e-05     0.07129       2.309
-----------------------------------------------------------------------------------------
Total                             0.8926       2.194   0.0007128       3.088         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8926       2.194   0.0007128       3.088         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1207     0.07216   4.231e-05      0.1929       6.248
-----------------------------------------------------------------------------------------
Total                             0.1207     0.07216   4.231e-05      0.1929       6.248
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1690_mem_la_addr_2 (CLKINVX20):          0.01282
*              Highest Leakage Power: RC_CG_HIER_INST0/RC_CGIC_INST (TLATNTSCAX20):        7.248e-07
*                Total Cap:      1.17616e-10 F
*                Total instances in design: 11171
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2518.63MB/4014.10MB/2518.83MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.027|0.000|
|reg2cgate |1.659|0.000|
|reg2reg   |0.934|0.000|
|HEPG      |0.934|0.000|
|All Paths |0.027|0.000|
+----------+-----+-----+

Begin: Core Dynamic Power Optimization
*** PowerOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:19:57.4/1:26:53.8 (0.2), mem = 2807.2M
(I,S,L,T): View10: 0.771548, 2.13851, 0.000651872, 2.91071
(I,S,L) ClockInsts: View10: 0.120753, 0.0721643, 4.323e-05
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.04
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   72.04%|        -|   0.000|   0.000|   0:00:01.0| 2807.2M|
|   71.42%|      775|   0.000|   0.000|   0:00:05.0| 2826.2M|
|   71.39%|      155|   0.000|   0.000|   0:00:02.0| 2826.2M|
|   71.38%|      119|   0.000|   0.000|   0:00:02.0| 2826.2M|
|   71.37%|      106|   0.000|   0.000|   0:00:01.0| 2826.2M|
|   71.37%|      117|   0.000|   0.000|   0:00:01.0| 2826.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.37
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal7 (z=7)  |        274 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |         86 | NDR_rule |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 3676 skipped = 0, called in commitmove = 1273, skipped in commitmove = 0
End: Core Dynamic Power Optimization (cpu = 0:00:12.4) (real = 0:00:13.0) **
(I,S,L,T): View10: 0.756077, 2.12332, 0.000629206, 2.88002
(I,S,L) ClockInsts: View10: 0.120752, 0.0721643, 4.323e-05
*** PowerOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:12.6/0:00:13.1 (1.0), totSession cpu/real = 0:20:10.0/1:27:06.9 (0.2), mem = 2821.2M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:00:55, real = 0:00:59, mem = 2526.3M, totSessionCpu=0:20:10 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:00, real=0:00:00, mem=2821.24M, totSessionCpu=0:20:10).
**optDesign ... cpu = 0:00:55, real = 0:00:59, mem = 2526.3M, totSessionCpu=0:20:10 **

env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2526.34MB/4047.26MB/2529.65MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2526.34MB/4047.26MB/2529.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2526.34MB/4047.26MB/2529.65MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT)
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT): 10%
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT): 20%
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT): 30%
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT): 40%
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT): 50%
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT): 60%
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT): 70%
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT): 80%
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT): 90%

Finished Levelizing
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT)

Starting Activity Propagation
2025-Feb-28 03:30:03 (2025-Feb-28 01:30:03 GMT)
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT): 10%
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2526.34MB/4047.26MB/2529.65MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT)
 ... Calculating switching power
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT): 10%
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT): 20%
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT): 30%
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT): 40%
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT): 60%
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT): 70%
2025-Feb-28 03:30:04 (2025-Feb-28 01:30:04 GMT): 80%
2025-Feb-28 03:30:05 (2025-Feb-28 01:30:05 GMT): 90%

Finished Calculating power
2025-Feb-28 03:30:05 (2025-Feb-28 01:30:05 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2526.34MB/4047.26MB/2529.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2526.34MB/4047.26MB/2529.65MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2526.34MB/4047.26MB/2529.65MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2526.34MB/4047.26MB/2529.65MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:30:05 (2025-Feb-28 01:30:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.87740740 	   28.6321%
Total Switching Power:       2.18632498 	   71.3455%
Total Leakage Power:         0.00068707 	    0.0224%
Total Power:                 3.06441945
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04898   0.0001705       0.378       12.34
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4278       2.065   0.0004742       2.493       81.37
Clock (Combinational)            0.05885     0.06277   2.701e-05      0.1216       3.969
Clock (Sequential)               0.06188    0.009395    1.53e-05     0.07129       2.326
-----------------------------------------------------------------------------------------
Total                             0.8774       2.186   0.0006871       3.064         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8774       2.186   0.0006871       3.064         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1207     0.07216   4.231e-05      0.1929       6.296
-----------------------------------------------------------------------------------------
Total                             0.1207     0.07216   4.231e-05      0.1929       6.296
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1690_mem_la_addr_2 (CLKINVX20):          0.01281
*              Highest Leakage Power: RC_CG_HIER_INST0/RC_CGIC_INST (TLATNTSCAX20):        7.248e-07
*                Total Cap:      1.17095e-10 F
*                Total instances in design: 11171
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2528.84MB/4049.01MB/2529.65MB)

OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.031|0.000|
|reg2cgate |1.578|0.000|
|reg2reg   |0.176|0.000|
|HEPG      |0.176|0.000|
|All Paths |0.031|0.000|
+----------+-----+-----+

End: Dynamic Power Optimization (cpu=0:00:15, real=0:00:15, mem=2742.91M, totSessionCpu=0:20:12).
**optDesign ... cpu = 0:00:57, real = 0:01:01, mem = 2517.6M, totSessionCpu=0:20:12 **
**INFO: flowCheckPoint #4 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:20:13 mem=2781.1M ***
*** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:20:12.9/1:27:10.2 (0.2), mem = 2781.1M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2745.34)
Total number of fetched objects 12037
AAE_INFO-618: Total number of nets in the design is 12219,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2730.21 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2730.21 CPU=0:00:02.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2738.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2738.2M)

Executing IPO callback for view pruning ..

Active hold views:
 View10
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2712.59)
Glitch Analysis: View View10 -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View View10 -- Total Number of Nets Analyzed = 12037. 
Total number of fetched objects 12037
AAE_INFO-618: Total number of nets in the design is 12219,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2727.03 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2727.03 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:20:18 mem=2735.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:20:19 mem=2735.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.0 real=0:00:07.0 totSessionCpu=0:20:19 mem=2748.3M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:20:20 mem=2778.3M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

Starting Levelizing
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT)
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 10%
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 20%
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 30%
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 40%
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 50%
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 60%
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 70%
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 80%
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 90%

Finished Levelizing
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT)

Starting Activity Propagation
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT)
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 10%
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:30:14 (2025-Feb-28 01:30:14 GMT)

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: View10

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 View10
Hold views included:
 View10

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.176  |  1.578  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.169  |  0.998  |  1.397  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.374%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:06, real = 0:01:11, mem = 2562.5M, totSessionCpu=0:20:22 **
*** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:08.6/0:00:09.2 (0.9), totSession cpu/real = 0:20:21.6/1:27:19.4 (0.2), mem = 2775.4M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:21.6/1:27:19.4 (0.2), mem = 2775.4M
(I,S,L,T): View10: 0.756077, 2.12332, 0.000629206, 2.88002
(I,S,L) ClockInsts: View10: 0.120752, 0.0721643, 4.323e-05
*info: Run optDesign holdfix with 1 thread.
Info: 360 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

(I,S,L,T): View10: 0.756077, 2.12332, 0.000629206, 2.88002
(I,S,L) ClockInsts: View10: 0.120752, 0.0721643, 4.323e-05
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.3 (0.8), totSession cpu/real = 0:20:21.8/1:27:19.7 (0.2), mem = 2813.6M
**INFO: flowCheckPoint #5 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:06, real = 0:01:12, mem = 2564.6M, totSessionCpu=0:20:22 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2775.74M, totSessionCpu=0:20:22).
**optDesign ... cpu = 0:01:07, real = 0:01:12, mem = 2564.9M, totSessionCpu=0:20:22 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:20:22 mem=2813.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2813.9MB
Summary Report:
Instances move: 0 (out of 10828 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2813.9MB
*** Finished refinePlace (0:20:22 mem=2813.9M) ***
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_rule"
Worst Slack : 0.176 ns

Start Layer Assignment ...
WNS(0.176ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 12219.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 7 (0.1%)

Set Prefer Layer Routing Effort ...
Total Net(12217) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_rule"
Worst Slack : 0.031 ns

Start Layer Assignment ...
WNS(0.031ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 12219.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 4 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 11 (0.1%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.176  |  1.578  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    234 (234)     |   -0.335   |    234 (234)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.374%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:13, mem = 2463.5M, totSessionCpu=0:20:23 **
**INFO: flowCheckPoint #6 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 45
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 45
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:23.2/1:27:21.2 (0.2), mem = 2669.4M

globalDetailRoute

#Start globalDetailRoute on Fri Feb 28 03:30:17 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=12219)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 342 (skipped).
#Total number of routable nets = 11877.
#Total number of nets in the design = 12219.
#1821 routable nets do not have any wires.
#10056 routable nets have routed wires.
#1821 nets will be global routed.
#15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#349 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Feb 28 03:30:18 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 12086 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 1062/0 dirty instances, 114/18 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(907 insts marked dirty, reset pre-exisiting dirty flag on 1014 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2464.75 (MB), peak = 2607.09 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2505.73 (MB), peak = 2607.09 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Feb 28 03:30:20 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 45.05 (MB)
#Total memory = 2505.73 (MB)
#Peak memory = 2607.09 (MB)
#
#
#Start global routing on Fri Feb 28 03:30:20 2025
#
#
#Start global routing initialization on Fri Feb 28 03:30:20 2025
#
#Number of eco nets is 1821
#
#Start global routing data preparation on Fri Feb 28 03:30:20 2025
#
#Start routing resource analysis on Fri Feb 28 03:30:20 2025
#
#Routing resource analysis is done on Fri Feb 28 03:30:21 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         364         883        7055    61.53%
#  Metal2         V         630         581        7055     1.73%
#  Metal3         H         752         495        7055     0.00%
#  Metal4         V         969         242        7055     1.73%
#  Metal5         H        1098         149        7055     0.00%
#  Metal6         V        1128          83        7055     1.73%
#  Metal7         H        1190          57        7055     0.00%
#  Metal8         V        1111         100        7055     1.73%
#  Metal9         H        1221          26        7055     0.00%
#  Metal10        V         448          36        7055     4.69%
#  Metal11        H         402          96        7055    11.48%
#  --------------------------------------------------------------
#  Total                   9315      21.70%       77605     7.69%
#
#  4 nets (0.03%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Feb 28 03:30:21 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2506.98 (MB), peak = 2607.09 (MB)
#
#
#Global routing initialization is done on Fri Feb 28 03:30:21 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2506.98 (MB), peak = 2607.09 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2507.23 (MB), peak = 2607.09 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2507.23 (MB), peak = 2607.09 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 342 (skipped).
#Total number of routable nets = 11877.
#Total number of nets in the design = 12219.
#
#11877 routable nets have routed wires.
#15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#349 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default            8              8            1806  
#     NDR_rule            7              7               0  
#---------------------------------------------------------
#        Total           15             15            1806  
#---------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                  4          274            274           11513  
#     NDR_rule                  0           86             86               0  
#----------------------------------------------------------------------------
#        Total                  4          360            360           11513  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        2(0.05%)   (0.05%)
#  Metal2        7(0.10%)   (0.10%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      9(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 197978 um.
#Total half perimeter of net bounding box = 178995 um.
#Total wire length on LAYER Metal1 = 2551 um.
#Total wire length on LAYER Metal2 = 50189 um.
#Total wire length on LAYER Metal3 = 65410 um.
#Total wire length on LAYER Metal4 = 37742 um.
#Total wire length on LAYER Metal5 = 29457 um.
#Total wire length on LAYER Metal6 = 2227 um.
#Total wire length on LAYER Metal7 = 4107 um.
#Total wire length on LAYER Metal8 = 5847 um.
#Total wire length on LAYER Metal9 = 409 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 32 um.
#Total number of vias = 85687
#Total number of multi-cut vias = 58597 ( 68.4%)
#Total number of single cut vias = 27090 ( 31.6%)
#Up-Via Summary (total 85687):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12894 ( 32.8%)     26373 ( 67.2%)      39267
# Metal2          8767 ( 29.2%)     21289 ( 70.8%)      30056
# Metal3          2713 ( 31.0%)      6029 ( 69.0%)       8742
# Metal4          1099 ( 27.5%)      2894 ( 72.5%)       3993
# Metal5           595 ( 43.2%)       781 ( 56.8%)       1376
# Metal6           552 ( 45.2%)       670 ( 54.8%)       1222
# Metal7           469 ( 46.9%)       530 ( 53.1%)        999
# Metal8             1 (  4.5%)        21 ( 95.5%)         22
# Metal9             0 (  0.0%)         5 (100.0%)          5
# Metal10            0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                27090 ( 31.6%)     58597 ( 68.4%)      85687 
#
#Total number of involved priority nets 15
#Maximum src to sink distance for priority net 95.2
#Average of max src_to_sink distance for priority net 44.3
#Average of ave src_to_sink distance for priority net 23.1
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.60 (MB)
#Total memory = 2507.33 (MB)
#Peak memory = 2607.09 (MB)
#
#Finished global routing on Fri Feb 28 03:30:21 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2506.07 (MB), peak = 2607.09 (MB)
#Start Track Assignment.
#Done with 211 horizontal wires in 3 hboxes and 222 vertical wires in 3 hboxes.
#Done with 16 horizontal wires in 3 hboxes and 26 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 198041 um.
#Total half perimeter of net bounding box = 178995 um.
#Total wire length on LAYER Metal1 = 2552 um.
#Total wire length on LAYER Metal2 = 50237 um.
#Total wire length on LAYER Metal3 = 65424 um.
#Total wire length on LAYER Metal4 = 37743 um.
#Total wire length on LAYER Metal5 = 29457 um.
#Total wire length on LAYER Metal6 = 2227 um.
#Total wire length on LAYER Metal7 = 4107 um.
#Total wire length on LAYER Metal8 = 5847 um.
#Total wire length on LAYER Metal9 = 409 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 32 um.
#Total number of vias = 85687
#Total number of multi-cut vias = 58597 ( 68.4%)
#Total number of single cut vias = 27090 ( 31.6%)
#Up-Via Summary (total 85687):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12894 ( 32.8%)     26373 ( 67.2%)      39267
# Metal2          8767 ( 29.2%)     21289 ( 70.8%)      30056
# Metal3          2713 ( 31.0%)      6029 ( 69.0%)       8742
# Metal4          1099 ( 27.5%)      2894 ( 72.5%)       3993
# Metal5           595 ( 43.2%)       781 ( 56.8%)       1376
# Metal6           552 ( 45.2%)       670 ( 54.8%)       1222
# Metal7           469 ( 46.9%)       530 ( 53.1%)        999
# Metal8             1 (  4.5%)        21 ( 95.5%)         22
# Metal9             0 (  0.0%)         5 (100.0%)          5
# Metal10            0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                27090 ( 31.6%)     58597 ( 68.4%)      85687 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2506.07 (MB), peak = 2607.09 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = 45.64 (MB)
#Total memory = 2506.32 (MB)
#Peak memory = 2607.09 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 9.7% of the total area was rechecked for DRC, and 67.3% required routing.
#   number of violations = 114
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
#	Metal1       23        2        1        0        0       26
#	Metal2        9        0       63        1        2       75
#	Metal3        0        0        0        1        0        1
#	Metal4        1        0        0        6        0        7
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        0        0        0        0
#	Metal7        2        0        0        3        0        5
#	Totals       35        2       64       11        2      114
#907 out of 11171 instances (8.1%) need to be verified(marked ipoed), dirty area = 3.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 114
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
#	Metal1       23        2        1        0        0       26
#	Metal2        9        0       63        1        2       75
#	Metal3        0        0        0        1        0        1
#	Metal4        1        0        0        6        0        7
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        0        0        0        0
#	Metal7        2        0        0        3        0        5
#	Totals       35        2       64       11        2      114
#cpu time = 00:00:28, elapsed time = 00:00:29, memory = 2509.34 (MB), peak = 2607.09 (MB)
#start 1st optimization iteration ...
#   number of violations = 69
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   Totals
#	Metal1       23        0        0        0       23
#	Metal2        9       22        0        3       34
#	Metal3        0        0        1        0        1
#	Metal4        1        0        5        0        6
#	Metal5        0        0        0        0        0
#	Metal6        0        0        0        0        0
#	Metal7        2        0        3        0        5
#	Totals       35       22        9        3       69
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2511.55 (MB), peak = 2607.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 198232 um.
#Total half perimeter of net bounding box = 178995 um.
#Total wire length on LAYER Metal1 = 2587 um.
#Total wire length on LAYER Metal2 = 49975 um.
#Total wire length on LAYER Metal3 = 65558 um.
#Total wire length on LAYER Metal4 = 37993 um.
#Total wire length on LAYER Metal5 = 29483 um.
#Total wire length on LAYER Metal6 = 2235 um.
#Total wire length on LAYER Metal7 = 4110 um.
#Total wire length on LAYER Metal8 = 5843 um.
#Total wire length on LAYER Metal9 = 409 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 32 um.
#Total number of vias = 86698
#Total number of multi-cut vias = 59378 ( 68.5%)
#Total number of single cut vias = 27320 ( 31.5%)
#Up-Via Summary (total 86698):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12863 ( 32.6%)     26601 ( 67.4%)      39464
# Metal2          8891 ( 29.0%)     21737 ( 71.0%)      30628
# Metal3          2837 ( 31.7%)      6120 ( 68.3%)       8957
# Metal4          1124 ( 28.0%)      2893 ( 72.0%)       4017
# Metal5           591 ( 42.9%)       787 ( 57.1%)       1378
# Metal6           547 ( 44.7%)       676 ( 55.3%)       1223
# Metal7           466 ( 46.6%)       533 ( 53.4%)        999
# Metal8             1 (  4.5%)        21 ( 95.5%)         22
# Metal9             0 (  0.0%)         5 (100.0%)          5
# Metal10            0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                27320 ( 31.5%)     59378 ( 68.5%)      86698 
#
#Total number of DRC violations = 69
#Total number of violations on LAYER Metal1 = 23
#Total number of violations on LAYER Metal2 = 34
#Total number of violations on LAYER Metal3 = 1
#Total number of violations on LAYER Metal4 = 6
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:00:33
#Elapsed time = 00:00:34
#Increased memory = 5.11 (MB)
#Total memory = 2511.43 (MB)
#Peak memory = 2607.09 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Feb 28 03:30:58 2025
#
#
#Start Post Route Wire Spread.
#Done with 184 horizontal wires in 5 hboxes and 266 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 198329 um.
#Total half perimeter of net bounding box = 178995 um.
#Total wire length on LAYER Metal1 = 2588 um.
#Total wire length on LAYER Metal2 = 49999 um.
#Total wire length on LAYER Metal3 = 65605 um.
#Total wire length on LAYER Metal4 = 38012 um.
#Total wire length on LAYER Metal5 = 29489 um.
#Total wire length on LAYER Metal6 = 2236 um.
#Total wire length on LAYER Metal7 = 4110 um.
#Total wire length on LAYER Metal8 = 5843 um.
#Total wire length on LAYER Metal9 = 409 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 32 um.
#Total number of vias = 86698
#Total number of multi-cut vias = 59378 ( 68.5%)
#Total number of single cut vias = 27320 ( 31.5%)
#Up-Via Summary (total 86698):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12863 ( 32.6%)     26601 ( 67.4%)      39464
# Metal2          8891 ( 29.0%)     21737 ( 71.0%)      30628
# Metal3          2837 ( 31.7%)      6120 ( 68.3%)       8957
# Metal4          1124 ( 28.0%)      2893 ( 72.0%)       4017
# Metal5           591 ( 42.9%)       787 ( 57.1%)       1378
# Metal6           547 ( 44.7%)       676 ( 55.3%)       1223
# Metal7           466 ( 46.6%)       533 ( 53.4%)        999
# Metal8             1 (  4.5%)        21 ( 95.5%)         22
# Metal9             0 (  0.0%)         5 (100.0%)          5
# Metal10            0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                27320 ( 31.5%)     59378 ( 68.5%)      86698 
#
#   number of violations = 69
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   Totals
#	Metal1       23        0        0        0       23
#	Metal2        9       22        0        3       34
#	Metal3        0        0        1        0        1
#	Metal4        1        0        5        0        6
#	Metal5        0        0        0        0        0
#	Metal6        0        0        0        0        0
#	Metal7        2        0        3        0        5
#	Totals       35       22        9        3       69
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2510.97 (MB), peak = 2607.09 (MB)
#CELL_VIEW picorv32,init has 69 DRC violations
#Total number of DRC violations = 69
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER Metal1 = 23
#Total number of violations on LAYER Metal2 = 34
#Total number of violations on LAYER Metal3 = 1
#Total number of violations on LAYER Metal4 = 6
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 5
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 198329 um.
#Total half perimeter of net bounding box = 178995 um.
#Total wire length on LAYER Metal1 = 2588 um.
#Total wire length on LAYER Metal2 = 49999 um.
#Total wire length on LAYER Metal3 = 65605 um.
#Total wire length on LAYER Metal4 = 38012 um.
#Total wire length on LAYER Metal5 = 29489 um.
#Total wire length on LAYER Metal6 = 2236 um.
#Total wire length on LAYER Metal7 = 4110 um.
#Total wire length on LAYER Metal8 = 5843 um.
#Total wire length on LAYER Metal9 = 409 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 32 um.
#Total number of vias = 86698
#Total number of multi-cut vias = 59378 ( 68.5%)
#Total number of single cut vias = 27320 ( 31.5%)
#Up-Via Summary (total 86698):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12863 ( 32.6%)     26601 ( 67.4%)      39464
# Metal2          8891 ( 29.0%)     21737 ( 71.0%)      30628
# Metal3          2837 ( 31.7%)      6120 ( 68.3%)       8957
# Metal4          1124 ( 28.0%)      2893 ( 72.0%)       4017
# Metal5           591 ( 42.9%)       787 ( 57.1%)       1378
# Metal6           547 ( 44.7%)       676 ( 55.3%)       1223
# Metal7           466 ( 46.6%)       533 ( 53.4%)        999
# Metal8             1 (  4.5%)        21 ( 95.5%)         22
# Metal9             0 (  0.0%)         5 (100.0%)          5
# Metal10            0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                27320 ( 31.5%)     59378 ( 68.5%)      86698 
#
#detailRoute Statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:38
#Increased memory = 4.56 (MB)
#Total memory = 2510.88 (MB)
#Peak memory = 2607.09 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:44
#Increased memory = -39.65 (MB)
#Total memory = 2423.84 (MB)
#Peak memory = 2607.09 (MB)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 28 03:31:01 2025
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:42.0/0:00:43.6 (1.0), totSession cpu/real = 0:21:05.2/1:28:04.8 (0.2), mem = 2620.3M
**optDesign ... cpu = 0:01:50, real = 0:01:57, mem = 2421.7M, totSessionCpu=0:21:05 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #7 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=12219)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Feb 28 03:31:01 2025
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2422.51 (MB), peak = 2607.09 (MB)
#Start routing data preparation on Fri Feb 28 03:31:02 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 12086 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2467.30 (MB), peak = 2607.09 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner corners /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#corners [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2470.75 (MB), peak = 2607.09 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2470.75 (MB)
#Peak memory = 2607.09 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 11876 nets were built. 225 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    77.97 (MB), total memory =  2548.72 (MB), peak memory =  2607.09 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_mCVXYW.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2522.14 (MB), peak = 2607.09 (MB)
#RC Statistics: 60735 Res, 33223 Ground Cap, 460 XCap (Edge to Edge)
#RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3829.43 (31128), Avg L-Edge Length: 8266.88 (19377)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_mCVXYW.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 72804 nodes, 60928 edges, and 1236 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2508.39 (MB), peak = 2607.09 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_mCVXYW.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2695.004M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_mCVXYW.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_mCVXYW.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:01.0 mem: 2695.004M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 40.66 (MB)
#Total memory = 2507.96 (MB)
#Peak memory = 2607.09 (MB)
#
#225 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(9020787)
#Calculate SNet Signature in MT (50236491)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2459.18 (MB), peak memory =  2607.09 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2459.18 (MB), peak memory =  2607.09 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2459.18 (MB), peak memory =  2607.09 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2459.18 (MB), peak memory =  2607.09 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2459.18 (MB), peak memory =  2607.09 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2459.18 (MB), peak memory =  2607.09 (MB)
**optDesign ... cpu = 0:02:02, real = 0:02:10, mem = 2459.2M, totSessionCpu=0:21:17 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2648.02)
Reading RCDB with compressed RC data.
Total number of fetched objects 12037
AAE_INFO-618: Total number of nets in the design is 12219,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2658.52 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2658.52 CPU=0:00:02.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2666.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2666.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2601.64)
Glitch Analysis: View View10 -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View View10 -- Total Number of Nets Analyzed = 12037. 
Total number of fetched objects 12037
AAE_INFO-618: Total number of nets in the design is 12219,  2.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2647.34 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2647.34 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:21:22 mem=2655.3M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 View10 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.030  |  0.174  |  1.419  |  0.030  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    239 (244)     |   -0.338   |    239 (244)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.374%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:07, real = 0:02:16, mem = 2467.1M, totSessionCpu=0:21:22 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #8 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:07, real = 0:02:16, mem = 2467.1M, totSessionCpu=0:21:23 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2628.91M, totSessionCpu=0:21:23).
**optDesign ... cpu = 0:02:07, real = 0:02:16, mem = 2467.1M, totSessionCpu=0:21:23 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #9 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:08, real = 0:02:17, mem = 2464.4M, totSessionCpu=0:21:23 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2631.71)
Total number of fetched objects 12037
AAE_INFO-618: Total number of nets in the design is 12219,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2647.13 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2647.13 CPU=0:00:02.4 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2655.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2655.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2597.25)
Glitch Analysis: View View10 -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View View10 -- Total Number of Nets Analyzed = 12037. 
Total number of fetched objects 12037
AAE_INFO-618: Total number of nets in the design is 12219,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2643.95 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2643.95 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:21:29 mem=2652.0M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2490.38MB/3886.43MB/2589.05MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2490.38MB/3886.43MB/2589.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2490.38MB/3886.43MB/2589.05MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT)
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 10%
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 20%
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 30%
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 40%
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 50%
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 60%
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 70%
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 80%
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 90%

Finished Levelizing
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT)

Starting Activity Propagation
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT)
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 10%
2025-Feb-28 03:31:29 (2025-Feb-28 01:31:29 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:31:30 (2025-Feb-28 01:31:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2490.75MB/3886.43MB/2589.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:31:30 (2025-Feb-28 01:31:30 GMT)
 ... Calculating switching power
2025-Feb-28 03:31:30 (2025-Feb-28 01:31:30 GMT): 10%
2025-Feb-28 03:31:30 (2025-Feb-28 01:31:30 GMT): 20%
2025-Feb-28 03:31:30 (2025-Feb-28 01:31:30 GMT): 30%
2025-Feb-28 03:31:30 (2025-Feb-28 01:31:30 GMT): 40%
2025-Feb-28 03:31:30 (2025-Feb-28 01:31:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:31:30 (2025-Feb-28 01:31:30 GMT): 60%
2025-Feb-28 03:31:30 (2025-Feb-28 01:31:30 GMT): 70%
2025-Feb-28 03:31:30 (2025-Feb-28 01:31:30 GMT): 80%
2025-Feb-28 03:31:31 (2025-Feb-28 01:31:31 GMT): 90%

Finished Calculating power
2025-Feb-28 03:31:31 (2025-Feb-28 01:31:31 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2491.50MB/3894.43MB/2589.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2491.50MB/3894.43MB/2589.05MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2491.50MB/3894.43MB/2589.05MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2491.50MB/3894.43MB/2589.05MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:31:31 (2025-Feb-28 01:31:31 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: picorv32

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/picorv32_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.87735350 	   28.6045%
Total Switching Power:       2.18915026 	   71.3731%
Total Leakage Power:         0.00068707 	    0.0224%
Total Power:                 3.06719083
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04921   0.0001705      0.3782       12.33
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4278       2.068   0.0004742       2.496       81.38
Clock (Combinational)            0.05884     0.06279   2.701e-05      0.1217       3.966
Clock (Sequential)               0.06188    0.009403    1.53e-05     0.07129       2.324
-----------------------------------------------------------------------------------------
Total                             0.8774       2.189   0.0006871       3.067         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8774       2.189   0.0006871       3.067         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1207     0.07219   4.231e-05       0.193       6.291
-----------------------------------------------------------------------------------------
Total                             0.1207     0.07219   4.231e-05       0.193       6.291
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2494.50MB/3894.43MB/2589.05MB)


Output file is ./timingReports/picorv32_postRoute.power.

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 View10 
Hold views included:
 View10

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.030  |  0.174  |  1.419  |  0.030  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.169  |  0.998  |  1.401  |  0.169  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2344   |  2010   |   58    |   717   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.105   |    234 (234)     |
|   max_tran     |    239 (244)     |   -0.338   |    239 (244)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.374%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:18, real = 0:02:29, mem = 2493.4M, totSessionCpu=0:21:34 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:02:18.2/0:02:28.9 (0.9), totSession cpu/real = 0:21:33.6/1:28:37.1 (0.2), mem = 2668.1M
<CMD> report_area > /home/n/nikolaoac/Desktop/Reports/Ex10/Area_Step15
<CMD> report_timing > /home/n/nikolaoac/Desktop/Reports/Ex10/Timing_Step15
<CMD> report_power > /home/n/nikolaoac/Desktop/Reports/Ex10/Power_Step15
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2498.48MB/3910.01MB/2589.05MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2498.48MB/3910.01MB/2589.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2498.48MB/3910.01MB/2589.05MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT)
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT): 10%
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2498.48MB/3910.01MB/2589.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT)
 ... Calculating switching power
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT): 10%
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT): 20%
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT): 30%
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT): 40%
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:32:26 (2025-Feb-28 01:32:26 GMT): 60%
2025-Feb-28 03:32:27 (2025-Feb-28 01:32:27 GMT): 70%
2025-Feb-28 03:32:27 (2025-Feb-28 01:32:27 GMT): 80%
2025-Feb-28 03:32:27 (2025-Feb-28 01:32:27 GMT): 90%

Finished Calculating power
2025-Feb-28 03:32:27 (2025-Feb-28 01:32:27 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2498.48MB/3910.01MB/2589.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2498.48MB/3910.01MB/2589.05MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2498.48MB/3910.01MB/2589.05MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2498.48MB/3910.01MB/2589.05MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:32:27 (2025-Feb-28 01:32:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.87735350 	   28.6045%
Total Switching Power:       2.18915026 	   71.3731%
Total Leakage Power:         0.00068707 	    0.0224%
Total Power:                 3.06719083
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04921   0.0001705      0.3782       12.33
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4278       2.068   0.0004742       2.496       81.38
Clock (Combinational)            0.05884     0.06279   2.701e-05      0.1217       3.966
Clock (Sequential)               0.06188    0.009403    1.53e-05     0.07129       2.324
-----------------------------------------------------------------------------------------
Total                             0.8774       2.189   0.0006871       3.067         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8774       2.189   0.0006871       3.067         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1207     0.07219   4.231e-05       0.193       6.291
-----------------------------------------------------------------------------------------
Total                             0.1207     0.07219   4.231e-05       0.193       6.291
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1690_mem_la_addr_2 (CLKINVX20):          0.01281
*              Highest Leakage Power: RC_CG_HIER_INST0/RC_CGIC_INST (TLATNTSCAX20):        7.248e-07
*                Total Cap:      1.17236e-10 F
*                Total instances in design: 11171
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2500.98MB/3910.01MB/2589.05MB)

<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report picorv32.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report picorv32.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 2676.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 62 Viols.

 Violation Summary By Layer and Type:

	         MetSpc    Short   MinEnc      Mar   Totals
	Metal1       22        0        0        0       22
	Metal2        9       22        0        3       34
	Metal4        1        0        2        0        3
	Metal7        2        0        1        0        3
	Totals       34       22        3        3       62

 *** End Verify DRC (CPU: 0:00:04.2  ELAPSED TIME: 5.00  MEM: 264.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
invalid command name "ecoRoutr"
<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        115110782
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeSiEffort                                 high
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}

#% Begin detailRoute (date=02/28 03:38:29, mem=2481.1M)

detailRoute -fix_drc

#Start detailRoute on Fri Feb 28 03:38:29 2025
#
#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=12219)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
#WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
#Start routing data preparation on Fri Feb 28 03:38:29 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 12086 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2477.65 (MB), peak = 2607.09 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2518.68 (MB), peak = 2607.09 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 131
#
#    By Layer and Type :
#	         MetSpc    Short   MinEnc     Loop      Mar   Totals
#	Metal1       45        0        0        0        0       45
#	Metal2       18       44        0        0        6       68
#	Metal3        0        0        0        1        0        1
#	Metal4        2        0        2        5        0        9
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        0        0        0        0
#	Metal7        4        0        1        3        0        8
#	Totals       69       44        3        9        6      131
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2518.75 (MB), peak = 2607.09 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 92
#
#    By Layer and Type :
#	         MetSpc    Short   MinEnc     Loop      Mar   Totals
#	Metal1       43        0        0        0        0       43
#	Metal2       10       19        0        0        3       32
#	Metal3        0        0        0        1        0        1
#	Metal4        2        0        1        6        0        9
#	Metal5        0        0        0        0        0        0
#	Metal6        0        0        0        0        0        0
#	Metal7        3        0        1        3        0        7
#	Totals       58       19        2       10        3       92
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2519.87 (MB), peak = 2607.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 198336 um.
#Total half perimeter of net bounding box = 178995 um.
#Total wire length on LAYER Metal1 = 2589 um.
#Total wire length on LAYER Metal2 = 49993 um.
#Total wire length on LAYER Metal3 = 65607 um.
#Total wire length on LAYER Metal4 = 38020 um.
#Total wire length on LAYER Metal5 = 29490 um.
#Total wire length on LAYER Metal6 = 2236 um.
#Total wire length on LAYER Metal7 = 4110 um.
#Total wire length on LAYER Metal8 = 5843 um.
#Total wire length on LAYER Metal9 = 409 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 32 um.
#Total number of vias = 86709
#Total number of multi-cut vias = 59368 ( 68.5%)
#Total number of single cut vias = 27341 ( 31.5%)
#Up-Via Summary (total 86709):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12866 ( 32.6%)     26595 ( 67.4%)      39461
# Metal2          8901 ( 29.1%)     21733 ( 70.9%)      30634
# Metal3          2845 ( 31.7%)      6120 ( 68.3%)       8965
# Metal4          1124 ( 28.0%)      2893 ( 72.0%)       4017
# Metal5           591 ( 42.9%)       787 ( 57.1%)       1378
# Metal6           547 ( 44.7%)       676 ( 55.3%)       1223
# Metal7           466 ( 46.6%)       533 ( 53.4%)        999
# Metal8             1 (  4.5%)        21 ( 95.5%)         22
# Metal9             0 (  0.0%)         5 (100.0%)          5
# Metal10            0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                27341 ( 31.5%)     59368 ( 68.5%)      86709 
#
#Total number of DRC violations = 92
#Total number of violations on LAYER Metal1 = 43
#Total number of violations on LAYER Metal2 = 32
#Total number of violations on LAYER Metal3 = 1
#Total number of violations on LAYER Metal4 = 9
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 7
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 46.30 (MB)
#Total memory = 2519.84 (MB)
#Peak memory = 2607.09 (MB)
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -45.59 (MB)
#Total memory = 2435.55 (MB)
#Peak memory = 2607.09 (MB)
#Number of warnings = 3
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Feb 28 03:38:35 2025
#
#% End detailRoute (date=02/28 03:38:35, total cpu=0:00:06.4, real=0:00:06.0, peak res=2481.1M, current mem=2435.1M)
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report picorv32.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report picorv32.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 2609.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 57 Viols.

 Violation Summary By Layer and Type:

	         MetSpc    Short   MinEnc      Mar   Totals
	Metal1       21        0        0        0       21
	Metal2        9       19        0        2       30
	Metal4        1        0        2        0        3
	Metal7        2        0        1        0        3
	Totals       33       19        3        2       57

 *** End Verify DRC (CPU: 0:00:04.2  ELAPSED TIME: 5.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Feb 28 03:39:37 2025

Design Name: picorv32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (242.2000, 236.9300)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 03:39:38 **** Processed 5000 nets.
**** 03:39:38 **** Processed 10000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Feb 28 03:39:38 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> report_power > /home/n/nikolaoac/Desktop/Reports/Ex10/Power_Step16
env CDS_WORKAREA is set to /home/n/nikolaoac
Using Power View: View10.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=12219)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Feb 28 03:39:59 2025
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2427.32 (MB), peak = 2607.09 (MB)
#Start routing data preparation on Fri Feb 28 03:40:00 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 12086 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2472.04 (MB), peak = 2607.09 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner corners /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#corners [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2475.63 (MB), peak = 2607.09 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2475.63 (MB)
#Peak memory = 2607.09 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 11876 nets were built. 229 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    54.29 (MB), total memory =  2529.92 (MB), peak memory =  2607.09 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_rOczoD.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2498.18 (MB), peak = 2607.09 (MB)
#RC Statistics: 60745 Res, 33233 Ground Cap, 460 XCap (Edge to Edge)
#RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3831.05 (31129), Avg L-Edge Length: 8256.20 (19371)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_rOczoD.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 72814 nodes, 60938 edges, and 1236 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2491.59 (MB), peak = 2607.09 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_rOczoD.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2676.578M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_rOczoD.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_246578_cn96.it.auth.gr_nikolaoac_qwJWFP/nr246578_rOczoD.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:02.0 mem: 2676.578M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 19.64 (MB)
#Total memory = 2491.68 (MB)
#Peak memory = 2607.09 (MB)
#
#229 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(9020787)
#Calculate SNet Signature in MT (48331004)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2444.00 (MB), peak memory =  2607.09 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2444.00 (MB), peak memory =  2607.09 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2444.00 (MB), peak memory =  2607.09 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2444.00 (MB), peak memory =  2607.09 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2444.00 (MB), peak memory =  2607.09 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2444.00 (MB), peak memory =  2607.09 (MB)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2631.59)
Reading RCDB with compressed RC data.
Total number of fetched objects 12037
AAE_INFO-618: Total number of nets in the design is 12219,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2660.9 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2660.9 CPU=0:00:02.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2668.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2668.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2627.02)
Glitch Analysis: View View10 -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View View10 -- Total Number of Nets Analyzed = 12037. 
Total number of fetched objects 12037
AAE_INFO-618: Total number of nets in the design is 12219,  2.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2672.71 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2672.71 CPU=0:00:00.2 REAL=0:00:00.0)

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2496.93MB/3917.11MB/2589.05MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2496.93MB/3917.11MB/2589.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2496.93MB/3917.11MB/2589.05MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT)
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT): 10%
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT): 20%

Finished Activity Propagation
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2497.05MB/3917.11MB/2589.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT)
 ... Calculating switching power
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT): 10%
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT): 20%
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT): 30%
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT): 40%
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-28 03:40:16 (2025-Feb-28 01:40:16 GMT): 60%
2025-Feb-28 03:40:17 (2025-Feb-28 01:40:17 GMT): 70%
2025-Feb-28 03:40:17 (2025-Feb-28 01:40:17 GMT): 80%
2025-Feb-28 03:40:17 (2025-Feb-28 01:40:17 GMT): 90%

Finished Calculating power
2025-Feb-28 03:40:17 (2025-Feb-28 01:40:17 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2497.93MB/3925.11MB/2589.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2497.93MB/3925.11MB/2589.05MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2497.93MB/3925.11MB/2589.05MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2497.93MB/3925.11MB/2589.05MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-28 03:40:17 (2025-Feb-28 01:40:17 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.87735393 	   28.6047%
Total Switching Power:       2.18912897 	   71.3729%
Total Leakage Power:         0.00068707 	    0.0224%
Total Power:                 3.06716998
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3289     0.04921   0.0001705      0.3782       12.33
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4278       2.068   0.0004742       2.496       81.38
Clock (Combinational)            0.05884     0.06279   2.701e-05      0.1217       3.967
Clock (Sequential)               0.06188    0.009402    1.53e-05     0.07129       2.324
-----------------------------------------------------------------------------------------
Total                             0.8774       2.189   0.0006871       3.067         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8774       2.189   0.0006871       3.067         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1207     0.07219   4.231e-05       0.193       6.291
-----------------------------------------------------------------------------------------
Total                             0.1207     0.07219   4.231e-05       0.193       6.291
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC1690_mem_la_addr_2 (CLKINVX20):          0.01281
*              Highest Leakage Power: RC_CG_HIER_INST0/RC_CGIC_INST (TLATNTSCAX20):        7.248e-07
*                Total Cap:      1.17235e-10 F
*                Total instances in design: 11171
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2500.68MB/3925.11MB/2589.05MB)

<CMD> report_timing > /home/n/nikolaoac/Desktop/Reports/Ex10/Timing_Step16
<CMD> report_area > /home/n/nikolaoac/Desktop/Reports/Ex10/Area_Step16
