# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \cells_not_processed 1
attribute \src "dut.sv:7.1-25.10"
module \port_int_types
  attribute \src "dut.sv:8.29-8.30"
  wire width 8 output 1 signed \a
  attribute \src "dut.sv:9.29-9.30"
  wire width 8 output 2 \b
  attribute \src "dut.sv:10.29-10.30"
  wire width 16 output 3 signed \c
  attribute \src "dut.sv:11.30-11.31"
  wire width 16 output 4 \d
  attribute \src "dut.sv:12.29-12.34"
  wire width 32 output 5 \a_ext
  attribute \src "dut.sv:13.29-13.34"
  wire width 32 output 6 \b_ext
  attribute \src "dut.sv:14.29-14.34"
  wire width 32 output 7 \c_ext
  attribute \src "dut.sv:15.29-15.34"
  wire width 32 output 8 \d_ext
  wire width 32 $auto$module.cpp:781:import_continuous_assign$1
  wire width 32 $auto$module.cpp:781:import_continuous_assign$3
  wire width 32 $auto$module.cpp:781:import_continuous_assign$5
  wire width 32 $auto$module.cpp:781:import_continuous_assign$7
  cell $pos $auto$module.cpp:782:import_continuous_assign$2
    parameter \A_SIGNED 1
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \a
    connect \Y $auto$module.cpp:781:import_continuous_assign$1
  end
  cell $pos $auto$module.cpp:782:import_continuous_assign$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \b
    connect \Y $auto$module.cpp:781:import_continuous_assign$3
  end
  cell $pos $auto$module.cpp:782:import_continuous_assign$6
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \c
    connect \Y $auto$module.cpp:781:import_continuous_assign$5
  end
  cell $pos $auto$module.cpp:782:import_continuous_assign$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \d
    connect \Y $auto$module.cpp:781:import_continuous_assign$7
  end
  connect \a 8'11111111
  connect \b 8'11111110
  connect \c 16'1111111111111101
  connect \d 16'1111111111111100
  connect \a_ext $auto$module.cpp:781:import_continuous_assign$1
  connect \b_ext $auto$module.cpp:781:import_continuous_assign$3
  connect \c_ext $auto$module.cpp:781:import_continuous_assign$5
  connect \d_ext $auto$module.cpp:781:import_continuous_assign$7
end
