Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012708    0.047298    0.184958    0.309520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047323    0.000998    0.310518 v fanout54/A (sg13g2_buf_8)
     8    0.038577    0.029770    0.088863    0.399381 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030460    0.003458    0.402839 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004099    0.048093    0.092904    0.495742 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048093    0.000160    0.495903 ^ _219_/A (sg13g2_inv_1)
     1    0.002420    0.019646    0.031285    0.527187 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.019646    0.000087    0.527274 v _301_/D (sg13g2_dfrbpq_1)
                                              0.527274   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274562   clock uncertainty
                                  0.000000    0.274562   clock reconvergence pessimism
                                 -0.033426    0.241135   library hold time
                                              0.241135   data required time
---------------------------------------------------------------------------------------------
                                              0.241135   data required time
                                             -0.527274   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286139   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012708    0.047298    0.184958    0.309520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047323    0.000998    0.310518 v fanout54/A (sg13g2_buf_8)
     8    0.038577    0.029770    0.088863    0.399381 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030456    0.003442    0.402823 v _213_/A (sg13g2_nand3_1)
     2    0.011193    0.058082    0.059135    0.461958 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.058102    0.000852    0.462811 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002829    0.032880    0.062994    0.525805 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.032880    0.000099    0.525904 v _300_/D (sg13g2_dfrbpq_1)
                                              0.525904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001700    0.124853 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274853   clock uncertainty
                                  0.000000    0.274853   clock reconvergence pessimism
                                 -0.037618    0.237235   library hold time
                                              0.237235   data required time
---------------------------------------------------------------------------------------------
                                              0.237235   data required time
                                             -0.525904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288669   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001693    0.124847 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009289    0.037280    0.176981    0.301828 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037284    0.000398    0.302226 v fanout70/A (sg13g2_buf_8)
     5    0.028410    0.026207    0.080950    0.383176 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026281    0.001991    0.385167 v _199_/A (sg13g2_xnor2_1)
     2    0.011072    0.075832    0.094113    0.479279 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.075838    0.000700    0.479980 v _200_/B (sg13g2_xor2_1)
     1    0.002008    0.024971    0.065283    0.545263 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024972    0.000072    0.545335 v _296_/D (sg13g2_dfrbpq_1)
                                              0.545335   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001693    0.124847 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274847   clock uncertainty
                                  0.000000    0.274847   clock reconvergence pessimism
                                 -0.035112    0.239736   library hold time
                                              0.239736   data required time
---------------------------------------------------------------------------------------------
                                              0.239736   data required time
                                             -0.545335   data arrival time
---------------------------------------------------------------------------------------------
                                              0.305599   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012708    0.047298    0.184958    0.309520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047323    0.000998    0.310518 v fanout54/A (sg13g2_buf_8)
     8    0.038577    0.029770    0.088863    0.399381 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030445    0.003408    0.402789 v _191_/B (sg13g2_xnor2_1)
     2    0.009281    0.065483    0.081305    0.484094 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.065507    0.000313    0.484407 v _192_/B (sg13g2_xnor2_1)
     1    0.002322    0.030008    0.063227    0.547634 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030008    0.000083    0.547718 v _294_/D (sg13g2_dfrbpq_2)
                                              0.547718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    0.123022 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.273022   clock uncertainty
                                  0.000000    0.273022   clock reconvergence pessimism
                                 -0.037025    0.235997   library hold time
                                              0.235997   data required time
---------------------------------------------------------------------------------------------
                                              0.235997   data required time
                                             -0.547718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311720   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012708    0.047298    0.184958    0.309520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047323    0.000998    0.310518 v fanout54/A (sg13g2_buf_8)
     8    0.038577    0.029770    0.088863    0.399381 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030089    0.002051    0.401432 v _195_/B (sg13g2_xor2_1)
     2    0.010358    0.047467    0.083509    0.484941 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.047480    0.000754    0.485695 v _196_/B (sg13g2_xor2_1)
     1    0.004450    0.031621    0.065205    0.550901 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.031621    0.000306    0.551207 v _295_/D (sg13g2_dfrbpq_1)
                                              0.551207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024029    0.000587    0.123740 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273740   clock uncertainty
                                  0.000000    0.273740   clock reconvergence pessimism
                                 -0.037227    0.236513   library hold time
                                              0.236513   data required time
---------------------------------------------------------------------------------------------
                                              0.236513   data required time
                                             -0.551207   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314694   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012708    0.047298    0.184958    0.309520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047323    0.000998    0.310518 v fanout54/A (sg13g2_buf_8)
     8    0.038577    0.029770    0.088863    0.399381 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030281    0.002840    0.402221 v _206_/B (sg13g2_xnor2_1)
     2    0.010415    0.071714    0.086123    0.488344 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.071739    0.000345    0.488689 v _208_/A (sg13g2_xor2_1)
     1    0.002572    0.026610    0.071076    0.559765 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026610    0.000093    0.559858 v _298_/D (sg13g2_dfrbpq_1)
                                              0.559858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272832   clock uncertainty
                                  0.000000    0.272832   clock reconvergence pessimism
                                 -0.035892    0.236940   library hold time
                                              0.236940   data required time
---------------------------------------------------------------------------------------------
                                              0.236940   data required time
                                             -0.559858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322918   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001693    0.124847 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009289    0.037280    0.176981    0.301828 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037284    0.000398    0.302226 v fanout70/A (sg13g2_buf_8)
     5    0.028410    0.026207    0.080950    0.383176 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026264    0.001841    0.385017 v _198_/A (sg13g2_nand2_1)
     1    0.003592    0.025491    0.032398    0.417414 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.025491    0.000144    0.417559 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.011611    0.077264    0.077581    0.495140 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.077278    0.000853    0.495992 v _204_/B (sg13g2_xor2_1)
     1    0.002257    0.025682    0.066994    0.562986 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025682    0.000080    0.563066 v _297_/D (sg13g2_dfrbpq_1)
                                              0.563066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    0.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272789   clock uncertainty
                                  0.000000    0.272789   clock reconvergence pessimism
                                 -0.035598    0.237191   library hold time
                                              0.237191   data required time
---------------------------------------------------------------------------------------------
                                              0.237191   data required time
                                             -0.563066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325875   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012599    0.047041    0.184397    0.307229 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047045    0.000477    0.307706 v fanout63/A (sg13g2_buf_8)
     6    0.032664    0.027899    0.087300    0.395006 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027966    0.001726    0.396732 v _205_/A (sg13g2_nand2_1)
     1    0.004040    0.027477    0.034242    0.430974 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.027478    0.000159    0.431133 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007421    0.054369    0.060397    0.491530 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.054380    0.000607    0.492137 v _211_/A (sg13g2_xnor2_1)
     1    0.002876    0.032422    0.069884    0.562021 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.032422    0.000102    0.562123 v _299_/D (sg13g2_dfrbpq_1)
                                              0.562123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272836   clock uncertainty
                                  0.000000    0.272836   clock reconvergence pessimism
                                 -0.037734    0.235102   library hold time
                                              0.235102   data required time
---------------------------------------------------------------------------------------------
                                              0.235102   data required time
                                             -0.562123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327021   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001700    0.124853 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010313    0.040291    0.179425    0.304279 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.040300    0.000569    0.304848 v output2/A (sg13g2_buf_2)
     1    0.081429    0.132792    0.169103    0.473951 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.132998    0.003872    0.477823 v sign (out)
                                              0.477823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327823   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001700    0.124853 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010466    0.051770    0.186271    0.311124 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.051775    0.000564    0.311688 ^ _127_/A (sg13g2_inv_1)
     1    0.008443    0.037385    0.048959    0.360647 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.037405    0.000694    0.361340 v output3/A (sg13g2_buf_2)
     1    0.082048    0.133821    0.168174    0.529514 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.134010    0.004170    0.533685 v signB (out)
                                              0.533685   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.533685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383685   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032600    0.005312    0.415003 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003542    0.037706    0.049558    0.464561 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.037707    0.000264    0.464825 v output15/A (sg13g2_buf_2)
     1    0.083531    0.136518    0.168265    0.633090 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136971    0.006490    0.639580 v sine_out[1] (out)
                                              0.639580   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.639580   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489580   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067842    0.000777    0.440434 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004462    0.030019    0.045584    0.486018 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.030020    0.000311    0.486329 v output16/A (sg13g2_buf_2)
     1    0.082944    0.135561    0.164069    0.650398 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.135981    0.006226    0.656624 v sine_out[20] (out)
                                              0.656624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.656624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506624   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    0.123022 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017244    0.047662    0.194665    0.317688 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047664    0.000423    0.318111 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004001    0.021899    0.067501    0.385611 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021900    0.000159    0.385770 v _179_/B (sg13g2_nand2_1)
     2    0.008176    0.045122    0.048008    0.433778 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.045132    0.000504    0.434282 ^ _281_/B (sg13g2_nor2_1)
     1    0.008756    0.038125    0.049454    0.483735 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.038178    0.001144    0.484880 v output35/A (sg13g2_buf_2)
     1    0.082280    0.134513    0.167548    0.652427 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.134889    0.005868    0.658296 v sine_out[8] (out)
                                              0.658296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658296   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508296   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067850    0.001016    0.440673 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003636    0.031337    0.047951    0.488624 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.031338    0.000144    0.488769 v output12/A (sg13g2_buf_2)
     1    0.082521    0.134874    0.164424    0.653193 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.135264    0.005988    0.659181 v sine_out[17] (out)
                                              0.659181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659181   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509181   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067849    0.000995    0.440652 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005421    0.032550    0.048454    0.489106 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.032555    0.000372    0.489478 v output11/A (sg13g2_buf_2)
     1    0.082075    0.134165    0.164669    0.654148 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.134529    0.005772    0.659919 v sine_out[16] (out)
                                              0.659919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659919   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509919   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    0.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015664    0.071839    0.200728    0.323517 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.071842    0.000545    0.324062 ^ fanout68/A (sg13g2_buf_8)
     6    0.034135    0.031655    0.094257    0.418319 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031670    0.001086    0.419405 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004291    0.044193    0.064923    0.484328 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.044193    0.000311    0.484639 v output29/A (sg13g2_buf_2)
     1    0.083697    0.136793    0.171574    0.656213 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.137253    0.006537    0.662749 v sine_out[32] (out)
                                              0.662749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.662749   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512749   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067851    0.001026    0.440683 ^ _160_/A (sg13g2_nor2_1)
     1    0.005479    0.029277    0.054499    0.495183 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.029282    0.000379    0.495562 v output14/A (sg13g2_buf_2)
     1    0.082109    0.134206    0.163119    0.658682 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.134571    0.005785    0.664466 v sine_out[19] (out)
                                              0.664466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514466   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067851    0.001041    0.440698 ^ _167_/A (sg13g2_nor2_1)
     1    0.005996    0.032038    0.055937    0.496635 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032062    0.000462    0.497097 v output19/A (sg13g2_buf_2)
     1    0.082765    0.135282    0.164915    0.662012 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.135691    0.006140    0.668153 v sine_out[23] (out)
                                              0.668153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518152   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    0.123022 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017244    0.047662    0.194665    0.317688 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047664    0.000423    0.318111 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004001    0.021899    0.067501    0.385611 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021900    0.000159    0.385770 v _179_/B (sg13g2_nand2_1)
     2    0.008176    0.045122    0.048008    0.433778 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.045132    0.000494    0.434272 ^ _180_/B (sg13g2_nand2_1)
     1    0.005535    0.044200    0.063005    0.497276 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.044221    0.000361    0.497637 v output24/A (sg13g2_buf_2)
     1    0.082951    0.135629    0.170909    0.668546 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.136052    0.006248    0.674794 v sine_out[28] (out)
                                              0.674794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.674794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524794   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030826    0.001398    0.406472 ^ _135_/A (sg13g2_nor2_1)
     1    0.003516    0.019936    0.035376    0.441848 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.019936    0.000137    0.441985 v _174_/A (sg13g2_nand2_1)
     1    0.003436    0.023586    0.030046    0.472030 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.023587    0.000136    0.472166 ^ _175_/B (sg13g2_nand2_1)
     1    0.004622    0.037168    0.051745    0.523912 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037169    0.000187    0.524098 v output22/A (sg13g2_buf_2)
     1    0.082832    0.135406    0.167440    0.691538 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.135818    0.006169    0.697707 v sine_out[26] (out)
                                              0.697707   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547707   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027931    0.001679    0.480306 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004709    0.024018    0.058828    0.539134 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.024023    0.000331    0.539465 v output13/A (sg13g2_buf_2)
     1    0.082121    0.134208    0.160583    0.700048 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.134574    0.005794    0.705842 v sine_out[18] (out)
                                              0.705842   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.705842   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555842   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024029    0.000587    0.123740 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010048    0.050184    0.185075    0.308815 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050186    0.000440    0.309255 ^ fanout72/A (sg13g2_buf_8)
     8    0.042714    0.034527    0.085925    0.395179 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.035079    0.003131    0.398311 ^ fanout71/A (sg13g2_buf_8)
     8    0.037887    0.031608    0.077337    0.475648 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.032031    0.002758    0.478406 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004441    0.046053    0.065700    0.544106 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046053    0.000309    0.544415 v output28/A (sg13g2_buf_2)
     1    0.083232    0.136071    0.172064    0.716479 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.136506    0.006346    0.722825 v sine_out[31] (out)
                                              0.722825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.722825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572825   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041745    0.001041    0.808639 v _293_/D (sg13g2_dfrbpq_1)
                                              0.808639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274484   clock uncertainty
                                  0.000000    0.274484   clock reconvergence pessimism
                                 -0.040431    0.234053   library hold time
                                              0.234053   data required time
---------------------------------------------------------------------------------------------
                                              0.234053   data required time
                                             -0.808639   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574586   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032941    0.006018    0.415709 ^ _130_/B (sg13g2_nor2_1)
     2    0.012328    0.046437    0.054040    0.469749 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046441    0.000373    0.470122 v _284_/A (sg13g2_and2_1)
     1    0.007896    0.034361    0.085418    0.555540 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.034381    0.000752    0.556292 v output7/A (sg13g2_buf_2)
     1    0.082113    0.134230    0.165589    0.721881 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.134596    0.005784    0.727665 v sine_out[12] (out)
                                              0.727665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.727665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.577665   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031849    0.003339    0.413030 ^ _143_/A (sg13g2_nor2_1)
     2    0.008202    0.036815    0.047129    0.460159 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036832    0.000245    0.460404 v _147_/A (sg13g2_nand2_1)
     2    0.009837    0.050987    0.054537    0.514942 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.051009    0.000855    0.515797 ^ _275_/B (sg13g2_nor2_1)
     1    0.005496    0.029156    0.043152    0.558948 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.029156    0.000228    0.559176 v output30/A (sg13g2_buf_2)
     1    0.082382    0.134643    0.163273    0.722449 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.135024    0.005914    0.728363 v sine_out[3] (out)
                                              0.728363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.728363   data arrival time
---------------------------------------------------------------------------------------------
                                              0.578363   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027933    0.001690    0.480317 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.006266    0.048769    0.071970    0.552287 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.048773    0.000466    0.552752 v output23/A (sg13g2_buf_2)
     1    0.082907    0.135571    0.173096    0.725849 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.135989    0.006211    0.732060 v sine_out[27] (out)
                                              0.732060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.732060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582060   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031651    0.002623    0.412314 ^ _255_/A (sg13g2_nor4_1)
     1    0.003465    0.032346    0.041487    0.453801 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032346    0.000139    0.453940 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006282    0.075994    0.075685    0.529626 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.076003    0.000792    0.530418 ^ output4/A (sg13g2_buf_2)
     1    0.083968    0.177145    0.201775    0.732193 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.177533    0.006804    0.738997 ^ sine_out[0] (out)
                                              0.738997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588997   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012599    0.047041    0.184397    0.307229 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047045    0.000477    0.307706 v fanout63/A (sg13g2_buf_8)
     6    0.032664    0.027899    0.087300    0.395006 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027909    0.000923    0.395929 v _150_/A (sg13g2_and2_1)
     3    0.011936    0.045829    0.087319    0.483248 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.045844    0.000772    0.484020 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003358    0.035842    0.069980    0.554000 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.035842    0.000133    0.554133 ^ output18/A (sg13g2_buf_2)
     1    0.082143    0.173387    0.180173    0.734306 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.173675    0.005808    0.740113 ^ sine_out[22] (out)
                                              0.740113   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.740113   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590113   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031849    0.003339    0.413030 ^ _143_/A (sg13g2_nor2_1)
     2    0.008202    0.036815    0.047129    0.460159 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036837    0.000419    0.460578 v _144_/B (sg13g2_nand2_1)
     2    0.008622    0.047862    0.055305    0.515883 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047875    0.000622    0.516505 ^ _212_/B (sg13g2_nor2_1)
     2    0.009450    0.040284    0.052764    0.569269 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.040287    0.000273    0.569543 v output26/A (sg13g2_buf_2)
     1    0.082490    0.134856    0.168735    0.738277 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.135244    0.005966    0.744243 v sine_out[2] (out)
                                              0.744243   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.744243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594243   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030798    0.000938    0.406012 ^ _150_/A (sg13g2_and2_1)
     3    0.011768    0.058760    0.104066    0.510078 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.058767    0.000660    0.510738 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.004044    0.022195    0.068198    0.578936 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.022197    0.000296    0.579232 v output17/A (sg13g2_buf_2)
     1    0.082087    0.134147    0.159669    0.738901 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.134513    0.005781    0.744682 v sine_out[21] (out)
                                              0.744682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.744682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594682   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032941    0.006018    0.415709 ^ _130_/B (sg13g2_nor2_1)
     2    0.012328    0.046437    0.054040    0.469749 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046445    0.000534    0.470283 v _136_/B (sg13g2_nand2b_2)
     4    0.019347    0.052060    0.055779    0.526062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052117    0.001395    0.527457 ^ _279_/A (sg13g2_nor2_1)
     1    0.005030    0.031898    0.047173    0.574630 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.031899    0.000367    0.574997 v output34/A (sg13g2_buf_2)
     1    0.082285    0.134500    0.164509    0.739506 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.134877    0.005877    0.745382 v sine_out[7] (out)
                                              0.745382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.745382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595382   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032941    0.006018    0.415709 ^ _130_/B (sg13g2_nor2_1)
     2    0.012328    0.046437    0.054040    0.469749 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046445    0.000534    0.470283 v _136_/B (sg13g2_nand2b_2)
     4    0.019347    0.052060    0.055779    0.526062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052167    0.001895    0.527957 ^ _277_/A (sg13g2_nor2_1)
     1    0.006190    0.034936    0.050278    0.578235 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.034953    0.000432    0.578667 v output32/A (sg13g2_buf_2)
     1    0.082609    0.135053    0.166156    0.744823 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.135456    0.006090    0.750913 v sine_out[5] (out)
                                              0.750913   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.750913   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600913   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031849    0.003339    0.413030 ^ _143_/A (sg13g2_nor2_1)
     2    0.008202    0.036815    0.047129    0.460159 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036832    0.000245    0.460404 v _147_/A (sg13g2_nand2_1)
     2    0.009837    0.050987    0.054537    0.514942 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.051001    0.000689    0.515631 ^ _149_/B (sg13g2_nand2_1)
     1    0.005431    0.044296    0.064579    0.580210 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.044298    0.000376    0.580586 v output10/A (sg13g2_buf_2)
     1    0.082656    0.135160    0.170711    0.751297 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.135566    0.006110    0.757407 v sine_out[15] (out)
                                              0.757407   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757407   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607407   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032941    0.006018    0.415709 ^ _130_/B (sg13g2_nor2_1)
     2    0.012328    0.046437    0.054040    0.469749 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046445    0.000534    0.470283 v _136_/B (sg13g2_nand2b_2)
     4    0.019347    0.052060    0.055779    0.526062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052183    0.002023    0.528084 ^ _278_/A (sg13g2_nor2_1)
     1    0.007810    0.039447    0.054422    0.582506 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.039486    0.000959    0.583465 v output33/A (sg13g2_buf_2)
     1    0.082324    0.134587    0.168221    0.751686 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.134964    0.005885    0.757571 v sine_out[6] (out)
                                              0.757571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757571   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607571   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032941    0.006018    0.415709 ^ _130_/B (sg13g2_nor2_1)
     2    0.012328    0.046437    0.054040    0.469749 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046445    0.000534    0.470283 v _136_/B (sg13g2_nand2b_2)
     4    0.019347    0.052060    0.055779    0.526062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052182    0.002015    0.528077 ^ _276_/A (sg13g2_nor2_1)
     1    0.008127    0.040357    0.055216    0.583293 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.040402    0.001044    0.584337 v output31/A (sg13g2_buf_2)
     1    0.082945    0.135612    0.169045    0.753382 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.136035    0.006255    0.759637 v sine_out[4] (out)
                                              0.759637   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.759637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609637   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031849    0.003339    0.413030 ^ _143_/A (sg13g2_nor2_1)
     2    0.008202    0.036815    0.047129    0.460159 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036837    0.000419    0.460578 v _144_/B (sg13g2_nand2_1)
     2    0.008622    0.047862    0.055305    0.515883 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047875    0.000629    0.516512 ^ _145_/B (sg13g2_nand2_1)
     1    0.006929    0.051865    0.069786    0.586298 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.051889    0.000890    0.587188 v output9/A (sg13g2_buf_2)
     1    0.082844    0.135492    0.174516    0.761704 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.135909    0.006207    0.767911 v sine_out[14] (out)
                                              0.767911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.767911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617911   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032601    0.005314    0.415006 ^ _131_/B (sg13g2_or2_1)
     6    0.024442    0.105112    0.126412    0.541418 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.105125    0.000965    0.542383 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004337    0.036456    0.056065    0.598448 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.036456    0.000308    0.598756 v output36/A (sg13g2_buf_2)
     1    0.082191    0.134363    0.166654    0.765410 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.134732    0.005821    0.771231 v sine_out[9] (out)
                                              0.771231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.771231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621231   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032601    0.005314    0.415006 ^ _131_/B (sg13g2_or2_1)
     6    0.024442    0.105112    0.126412    0.541418 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.105127    0.001065    0.542482 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.004258    0.036259    0.055792    0.598275 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.036260    0.000301    0.598576 v output6/A (sg13g2_buf_2)
     1    0.082701    0.135206    0.166853    0.765430 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.135615    0.006138    0.771567 v sine_out[11] (out)
                                              0.771567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.771567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621567   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032601    0.005314    0.415006 ^ _131_/B (sg13g2_or2_1)
     6    0.024442    0.105112    0.126412    0.541418 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.105128    0.001071    0.542488 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.004466    0.036783    0.056510    0.598998 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.036784    0.000333    0.599331 v output8/A (sg13g2_buf_2)
     1    0.082834    0.135418    0.167216    0.766548 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135834    0.006197    0.772744 v sine_out[13] (out)
                                              0.772744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.772744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622744   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032601    0.005314    0.415006 ^ _131_/B (sg13g2_or2_1)
     6    0.024442    0.105112    0.126412    0.541418 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.105117    0.000613    0.542031 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.004509    0.036888    0.056670    0.598701 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.036888    0.000318    0.599019 v output5/A (sg13g2_buf_2)
     1    0.083091    0.135819    0.167508    0.766526 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.136247    0.006293    0.772819 v sine_out[10] (out)
                                              0.772819   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.772819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622819   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027930    0.001672    0.480298 ^ _168_/A (sg13g2_nor2_1)
     2    0.007435    0.033923    0.043651    0.523950 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.033924    0.000227    0.524177 v _169_/B (sg13g2_nand2_1)
     1    0.003619    0.029498    0.039357    0.563534 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.029499    0.000142    0.563676 ^ _170_/B (sg13g2_nand2_1)
     1    0.004214    0.035692    0.052007    0.615682 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.035694    0.000286    0.615969 v output20/A (sg13g2_buf_2)
     1    0.082263    0.134478    0.166328    0.782297 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.134853    0.005864    0.788161 v sine_out[24] (out)
                                              0.788161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.788161   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638161   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027930    0.001672    0.480298 ^ _168_/A (sg13g2_nor2_1)
     2    0.007435    0.033923    0.043651    0.523950 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.033943    0.000381    0.524331 v _171_/B (sg13g2_nand2_1)
     1    0.004048    0.032023    0.040607    0.564938 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.032023    0.000295    0.565234 ^ _172_/B (sg13g2_nand2_1)
     1    0.004258    0.036199    0.053042    0.618275 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.036202    0.000301    0.618576 v output21/A (sg13g2_buf_2)
     1    0.082765    0.135294    0.166926    0.785502 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.135702    0.006133    0.791635 v sine_out[25] (out)
                                              0.791635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.791635   data arrival time
---------------------------------------------------------------------------------------------
                                              0.641635   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027867    0.000704    0.479331 ^ _181_/A (sg13g2_and2_1)
     4    0.015734    0.074402    0.115055    0.594386 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.074403    0.000420    0.594806 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.003376    0.028477    0.044379    0.639185 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.028477    0.000133    0.639317 v output25/A (sg13g2_buf_2)
     1    0.084084    0.137399    0.164122    0.803440 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.137900    0.006839    0.810279 v sine_out[29] (out)
                                              0.810279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.810279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.660279   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027867    0.000704    0.479331 ^ _181_/A (sg13g2_and2_1)
     4    0.015734    0.074402    0.115055    0.594386 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.074408    0.000730    0.595116 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.005012    0.032644    0.049383    0.644500 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.032660    0.000366    0.644866 v output27/A (sg13g2_buf_2)
     1    0.084037    0.137342    0.166092    0.810958 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.137842    0.006827    0.817785 v sine_out[30] (out)
                                              0.817785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.817785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.667785   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028606    0.001943    0.854179 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019833    0.222514    0.195217    1.049396 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.222519    0.000869    1.050265 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007754    0.084984    0.137232    1.187496 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084984    0.000251    1.187747 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004585    0.084173    0.116635    1.304383 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.084173    0.000328    1.304710 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004028    0.053802    0.078223    1.382933 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053803    0.000159    1.383093 v _273_/A (sg13g2_nor2_1)
     1    0.004793    0.063278    0.075250    1.458343 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.063278    0.000345    1.458688 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003542    0.053698    0.065324    1.524012 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053698    0.000264    1.524276 v output15/A (sg13g2_buf_2)
     1    0.083531    0.136575    0.175991    1.700266 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.137029    0.006490    1.706756 v sine_out[1] (out)
                                              1.706756   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.706756   data arrival time
---------------------------------------------------------------------------------------------
                                              2.143244   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028606    0.001943    0.854179 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019833    0.222514    0.195217    1.049396 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.222519    0.000869    1.050265 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007754    0.084984    0.137232    1.187496 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084984    0.000237    1.187733 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004277    0.085587    0.107314    1.295047 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.085587    0.000295    1.295342 ^ _239_/B (sg13g2_and3_1)
     1    0.003526    0.034287    0.133990    1.429332 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.034287    0.000142    1.429474 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.006194    0.077782    0.076585    1.506059 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.077785    0.000776    1.506835 v output4/A (sg13g2_buf_2)
     1    0.083968    0.137394    0.187846    1.694681 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.137889    0.006791    1.701471 v sine_out[0] (out)
                                              1.701471   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.701471   data arrival time
---------------------------------------------------------------------------------------------
                                              2.148529   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028606    0.001943    0.854179 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019833    0.222514    0.195217    1.049396 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.222517    0.000617    1.050013 ^ _185_/B (sg13g2_nor2_2)
     5    0.020178    0.083975    0.113136    1.163149 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083993    0.001135    1.164284 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004378    0.086316    0.107659    1.271943 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.086317    0.000319    1.272262 ^ output29/A (sg13g2_buf_2)
     1    0.083697    0.176645    0.206756    1.479018 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.177005    0.006549    1.485567 ^ sine_out[32] (out)
                                              1.485567   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.485567   data arrival time
---------------------------------------------------------------------------------------------
                                              2.364433   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028606    0.001943    0.854179 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019833    0.222514    0.195217    1.049396 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.222517    0.000617    1.050013 ^ _185_/B (sg13g2_nor2_2)
     5    0.020178    0.083975    0.113136    1.163149 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083995    0.001189    1.164339 v _278_/B (sg13g2_nor2_1)
     1    0.007897    0.089966    0.098211    1.262550 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.089983    0.000977    1.263527 ^ output33/A (sg13g2_buf_2)
     1    0.082324    0.173827    0.207075    1.470603 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.174123    0.005895    1.476498 ^ sine_out[6] (out)
                                              1.476498   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.476498   data arrival time
---------------------------------------------------------------------------------------------
                                              2.373502   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028606    0.001943    0.854179 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019833    0.222514    0.195217    1.049396 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.222517    0.000617    1.050013 ^ _185_/B (sg13g2_nor2_2)
     5    0.020178    0.083975    0.113136    1.163149 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083995    0.001192    1.164341 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005099    0.072511    0.103291    1.267633 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.072512    0.000375    1.268008 ^ output27/A (sg13g2_buf_2)
     1    0.084037    0.177282    0.200121    1.468129 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.177673    0.006841    1.474970 ^ sine_out[30] (out)
                                              1.474970   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.474970   data arrival time
---------------------------------------------------------------------------------------------
                                              2.375031   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028606    0.001943    0.854179 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019833    0.222514    0.195217    1.049396 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.222519    0.000854    1.050250 ^ _147_/B (sg13g2_nand2_1)
     2    0.009454    0.087071    0.129333    1.179583 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.087077    0.000819    1.180402 v _275_/B (sg13g2_nor2_1)
     1    0.005584    0.073615    0.084779    1.265181 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.073615    0.000233    1.265414 ^ output30/A (sg13g2_buf_2)
     1    0.082382    0.173927    0.199061    1.464475 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.174225    0.005925    1.470399 ^ sine_out[3] (out)
                                              1.470399   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.470399   data arrival time
---------------------------------------------------------------------------------------------
                                              2.379601   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028606    0.001943    0.854179 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019833    0.222514    0.195217    1.049396 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.222519    0.000854    1.050250 ^ _147_/B (sg13g2_nand2_1)
     2    0.009454    0.087071    0.129333    1.179583 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.087074    0.000658    1.180241 v _149_/B (sg13g2_nand2_1)
     1    0.005519    0.047515    0.064945    1.245186 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.047516    0.000385    1.245571 ^ output10/A (sg13g2_buf_2)
     1    0.082656    0.174401    0.186379    1.431950 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.174718    0.006121    1.438071 ^ sine_out[15] (out)
                                              1.438071   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.438071   data arrival time
---------------------------------------------------------------------------------------------
                                              2.411929   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028606    0.001943    0.854179 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019833    0.222514    0.195217    1.049396 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.222516    0.000567    1.049963 ^ _171_/A (sg13g2_nand2_1)
     1    0.003812    0.066498    0.089686    1.139649 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.066498    0.000275    1.139925 v _172_/B (sg13g2_nand2_1)
     1    0.004346    0.039552    0.053346    1.193271 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.039552    0.000309    1.193580 ^ output21/A (sg13g2_buf_2)
     1    0.082765    0.174682    0.182625    1.376205 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.175002    0.006144    1.382349 ^ sine_out[25] (out)
                                              1.382349   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.382349   data arrival time
---------------------------------------------------------------------------------------------
                                              2.467651   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028575    0.001754    0.853990 v _153_/B (sg13g2_nor2_1)
     3    0.012723    0.119883    0.108135    0.962125 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.119889    0.000742    0.962867 ^ _154_/A (sg13g2_nor2b_1)
     1    0.003272    0.036014    0.054956    1.017824 v _154_/Y (sg13g2_nor2b_1)
                                                         _120_ (net)
                      0.036014    0.000130    1.017953 v _155_/B2 (sg13g2_a221oi_1)
     1    0.003724    0.115243    0.138081    1.156034 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.115243    0.000148    1.156183 ^ output12/A (sg13g2_buf_2)
     1    0.082521    0.174355    0.216752    1.372934 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.174660    0.005998    1.378933 ^ sine_out[17] (out)
                                              1.378933   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.378933   data arrival time
---------------------------------------------------------------------------------------------
                                              2.471067   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028575    0.001754    0.853990 v _153_/B (sg13g2_nor2_1)
     3    0.012723    0.119883    0.108135    0.962125 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.119889    0.000724    0.962849 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.004188    0.060665    0.090167    1.053016 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.060666    0.000305    1.053321 v _160_/B (sg13g2_nor2_1)
     1    0.005566    0.068928    0.076008    1.129329 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.068929    0.000388    1.129718 ^ output14/A (sg13g2_buf_2)
     1    0.082109    0.173358    0.196454    1.326171 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.173644    0.005795    1.331966 ^ sine_out[19] (out)
                                              1.331966   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.331966   data arrival time
---------------------------------------------------------------------------------------------
                                              2.518034   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041812    0.001725    0.809322 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019359    0.219440    0.204079    1.013402 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.219447    0.000983    1.014385 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.004509    0.069013    0.118562    1.132947 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.069013    0.000318    1.133265 v output5/A (sg13g2_buf_2)
     1    0.083091    0.135935    0.183028    1.316294 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.136363    0.006293    1.322587 v sine_out[10] (out)
                                              1.322587   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.322587   data arrival time
---------------------------------------------------------------------------------------------
                                              2.527413   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041812    0.001725    0.809322 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019359    0.219440    0.204079    1.013402 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.219452    0.001289    1.014691 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004044    0.066805    0.115986    1.130677 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.066808    0.000296    1.130972 v output17/A (sg13g2_buf_2)
     1    0.082087    0.134312    0.181223    1.312195 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.134677    0.005781    1.317976 v sine_out[21] (out)
                                              1.317976   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.317976   data arrival time
---------------------------------------------------------------------------------------------
                                              2.532024   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041812    0.001725    0.809322 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019359    0.219440    0.204079    1.013402 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.219451    0.001263    1.014665 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003376    0.073275    0.108667    1.123332 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.073275    0.000132    1.123465 v output25/A (sg13g2_buf_2)
     1    0.084084    0.137559    0.185767    1.309232 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.138060    0.006840    1.316071 v sine_out[29] (out)
                                              1.316071   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.316071   data arrival time
---------------------------------------------------------------------------------------------
                                              2.533929   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041812    0.001725    0.809322 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019359    0.219440    0.204079    1.013402 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.219449    0.001150    1.014552 ^ _276_/B (sg13g2_nor2_1)
     1    0.008127    0.066436    0.093381    1.107933 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.066488    0.001045    1.108977 v output31/A (sg13g2_buf_2)
     1    0.082945    0.135706    0.181649    1.290626 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.136130    0.006255    1.296881 v sine_out[4] (out)
                                              1.296881   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.296881   data arrival time
---------------------------------------------------------------------------------------------
                                              2.553119   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030387    0.001406    0.771419 v _173_/A1 (sg13g2_o21ai_1)
     2    0.009174    0.124545    0.128323    0.899742 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.124589    0.000587    0.900329 ^ _174_/B (sg13g2_nand2_1)
     1    0.003200    0.042061    0.075771    0.976101 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.042061    0.000126    0.976226 v _175_/B (sg13g2_nand2_1)
     1    0.004709    0.036024    0.045601    1.021827 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.036024    0.000191    1.022018 ^ output22/A (sg13g2_buf_2)
     1    0.082832    0.174817    0.180951    1.202969 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.175140    0.006180    1.209149 ^ sine_out[26] (out)
                                              1.209149   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.209149   data arrival time
---------------------------------------------------------------------------------------------
                                              2.640851   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041814    0.001736    0.809333 v _138_/A (sg13g2_nor2_1)
     2    0.007936    0.103361    0.090059    0.899392 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.103361    0.000257    0.899649 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.004466    0.053709    0.090214    0.989863 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.053710    0.000333    0.990196 v output8/A (sg13g2_buf_2)
     1    0.082834    0.135479    0.175394    1.165590 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135896    0.006197    1.171787 v sine_out[13] (out)
                                              1.171787   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.171787   data arrival time
---------------------------------------------------------------------------------------------
                                              2.678213   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030438    0.001745    0.771758 v _128_/A (sg13g2_inv_2)
     5    0.022261    0.052663    0.052016    0.823774 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.052750    0.001751    0.825525 ^ _138_/A (sg13g2_nor2_1)
     2    0.007696    0.043823    0.054569    0.880094 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.043826    0.000400    0.880493 v _279_/B (sg13g2_nor2_1)
     1    0.005118    0.064421    0.067789    0.948282 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.064423    0.000375    0.948657 ^ output34/A (sg13g2_buf_2)
     1    0.082285    0.173646    0.194397    1.143054 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.173941    0.005887    1.148941 ^ sine_out[7] (out)
                                              1.148941   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.148941   data arrival time
---------------------------------------------------------------------------------------------
                                              2.701059   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    0.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015291    0.055068    0.190924    0.313713 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055073    0.000530    0.314243 v fanout68/A (sg13g2_buf_8)
     6    0.033598    0.028460    0.091481    0.405723 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.028494    0.001659    0.407383 v _142_/A (sg13g2_or2_1)
     7    0.029876    0.104077    0.175264    0.582646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.104108    0.001697    0.584343 v _143_/B (sg13g2_nor2_1)
     2    0.008521    0.097532    0.108660    0.693003 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.097535    0.000442    0.693445 ^ _144_/B (sg13g2_nand2_1)
     2    0.008239    0.072195    0.093654    0.787099 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.072228    0.000592    0.787691 v _212_/B (sg13g2_nor2_1)
     2    0.009780    0.102405    0.106235    0.893927 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102407    0.000283    0.894210 ^ output26/A (sg13g2_buf_2)
     1    0.082490    0.174213    0.212451    1.106661 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.174516    0.005976    1.112637 ^ sine_out[2] (out)
                                              1.112637   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.112637   data arrival time
---------------------------------------------------------------------------------------------
                                              2.737363   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001693    0.124847 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009289    0.037280    0.176981    0.301828 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037284    0.000398    0.302226 v fanout70/A (sg13g2_buf_8)
     5    0.028410    0.026207    0.080950    0.383176 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026313    0.002222    0.385398 v fanout69/A (sg13g2_buf_8)
     8    0.037155    0.028663    0.078639    0.464037 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028964    0.002202    0.466239 v _125_/A (sg13g2_inv_2)
     3    0.019518    0.046978    0.047538    0.513777 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.046985    0.000482    0.514260 ^ _161_/A (sg13g2_nand2_1)
     3    0.014226    0.093552    0.097329    0.611589 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.093567    0.000982    0.612570 v _177_/B (sg13g2_nand2_1)
     3    0.010453    0.065801    0.085071    0.697641 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065801    0.000306    0.697948 ^ _179_/A (sg13g2_nand2_1)
     2    0.007793    0.061531    0.075609    0.773557 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061537    0.000480    0.774037 v _281_/B (sg13g2_nor2_1)
     1    0.008843    0.093677    0.096291    0.870328 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.093699    0.001164    0.871492 ^ output35/A (sg13g2_buf_2)
     1    0.082280    0.173741    0.208854    1.080346 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.174035    0.005879    1.086224 ^ sine_out[8] (out)
                                              1.086224   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.086224   data arrival time
---------------------------------------------------------------------------------------------
                                              2.763776   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    0.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015291    0.055068    0.190924    0.313713 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055073    0.000530    0.314243 v fanout68/A (sg13g2_buf_8)
     6    0.033598    0.028460    0.091481    0.405723 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.028494    0.001659    0.407383 v _142_/A (sg13g2_or2_1)
     7    0.029876    0.104077    0.175264    0.582646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.104108    0.001697    0.584343 v _143_/B (sg13g2_nor2_1)
     2    0.008521    0.097532    0.108660    0.693003 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.097535    0.000442    0.693445 ^ _144_/B (sg13g2_nand2_1)
     2    0.008239    0.072195    0.093654    0.787099 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.072229    0.000597    0.787696 v _145_/B (sg13g2_nand2_1)
     1    0.007016    0.049734    0.064240    0.851936 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.049802    0.000907    0.852843 ^ output9/A (sg13g2_buf_2)
     1    0.082844    0.174771    0.187705    1.040548 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.175098    0.006218    1.046766 ^ sine_out[14] (out)
                                              1.046766   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.046766   data arrival time
---------------------------------------------------------------------------------------------
                                              2.803234   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012599    0.047041    0.184397    0.307229 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047046    0.000490    0.307720 v fanout61/A (sg13g2_buf_2)
     5    0.028839    0.057153    0.109988    0.417708 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.057486    0.003416    0.421124 v fanout60/A (sg13g2_buf_8)
     8    0.032639    0.028236    0.092095    0.513219 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028412    0.002443    0.515662 v _130_/A (sg13g2_nor2_1)
     2    0.012517    0.118392    0.112460    0.628123 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.118396    0.000546    0.628668 ^ _136_/B (sg13g2_nand2b_2)
     4    0.019575    0.083807    0.102806    0.731474 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.083872    0.001922    0.733396 v _277_/A (sg13g2_nor2_1)
     1    0.006277    0.073005    0.093912    0.827308 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.073007    0.000441    0.827749 ^ output32/A (sg13g2_buf_2)
     1    0.082609    0.174410    0.198917    1.026666 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.174726    0.006101    1.032767 ^ sine_out[5] (out)
                                              1.032767   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.032767   data arrival time
---------------------------------------------------------------------------------------------
                                              2.817233   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001693    0.124847 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009289    0.037280    0.176981    0.301828 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037284    0.000398    0.302226 v fanout70/A (sg13g2_buf_8)
     5    0.028410    0.026207    0.080950    0.383176 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026313    0.002222    0.385398 v fanout69/A (sg13g2_buf_8)
     8    0.037155    0.028663    0.078639    0.464037 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028964    0.002202    0.466239 v _125_/A (sg13g2_inv_2)
     3    0.019518    0.046978    0.047538    0.513777 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.046985    0.000482    0.514260 ^ _161_/A (sg13g2_nand2_1)
     3    0.014226    0.093552    0.097329    0.611589 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.093567    0.000982    0.612570 v _177_/B (sg13g2_nand2_1)
     3    0.010453    0.065801    0.085071    0.697641 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065801    0.000306    0.697948 ^ _179_/A (sg13g2_nand2_1)
     2    0.007793    0.061531    0.075609    0.773557 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061537    0.000467    0.774024 v _180_/B (sg13g2_nand2_1)
     1    0.005623    0.043007    0.055700    0.829724 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.043008    0.000370    0.830094 ^ output24/A (sg13g2_buf_2)
     1    0.082951    0.175000    0.184477    1.014571 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.175332    0.006259    1.020830 ^ sine_out[28] (out)
                                              1.020830   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.020830   data arrival time
---------------------------------------------------------------------------------------------
                                              2.829170   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    0.123022 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017244    0.047662    0.194665    0.317688 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047669    0.000599    0.318287 ^ fanout74/A (sg13g2_buf_8)
     7    0.044091    0.035024    0.085680    0.403967 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.035468    0.002985    0.406951 ^ fanout73/A (sg13g2_buf_8)
     8    0.033624    0.029794    0.076214    0.483165 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029952    0.001911    0.485076 ^ _137_/B (sg13g2_nand3_1)
     5    0.018510    0.170808    0.163418    0.648494 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.170809    0.000468    0.648962 v _156_/B (sg13g2_nand2b_1)
     2    0.008499    0.073985    0.099310    0.748272 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.073989    0.000603    0.748875 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006266    0.055110    0.079790    0.828665 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.055114    0.000466    0.829131 v output23/A (sg13g2_buf_2)
     1    0.082907    0.135594    0.176160    1.005291 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.136012    0.006211    1.011502 v sine_out[27] (out)
                                              1.011502   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.011502   data arrival time
---------------------------------------------------------------------------------------------
                                              2.838498   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    0.123022 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017244    0.047662    0.194665    0.317688 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047669    0.000599    0.318287 ^ fanout74/A (sg13g2_buf_8)
     7    0.044091    0.035024    0.085680    0.403967 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.035468    0.002985    0.406951 ^ fanout73/A (sg13g2_buf_8)
     8    0.033624    0.029794    0.076214    0.483165 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029952    0.001911    0.485076 ^ _137_/B (sg13g2_nand3_1)
     5    0.018510    0.170808    0.163418    0.648494 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.170809    0.000468    0.648962 v _156_/B (sg13g2_nand2b_1)
     2    0.008499    0.073985    0.099310    0.748272 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.073989    0.000593    0.748864 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004709    0.051721    0.080740    0.829604 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.051722    0.000331    0.829935 v output13/A (sg13g2_buf_2)
     1    0.082121    0.134309    0.173966    1.003901 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.134676    0.005794    1.009695 v sine_out[18] (out)
                                              1.009695   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.009695   data arrival time
---------------------------------------------------------------------------------------------
                                              2.840305   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    0.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015291    0.055068    0.190924    0.313713 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055073    0.000530    0.314243 v fanout68/A (sg13g2_buf_8)
     6    0.033598    0.028460    0.091481    0.405723 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.028494    0.001659    0.407383 v _142_/A (sg13g2_or2_1)
     7    0.029876    0.104077    0.175264    0.582646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.104089    0.001161    0.583808 v _168_/B (sg13g2_nor2_1)
     2    0.007907    0.092982    0.104645    0.688452 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.093014    0.000243    0.688695 ^ _169_/B (sg13g2_nand2_1)
     1    0.003383    0.048545    0.069670    0.758365 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.048545    0.000132    0.758497 v _170_/B (sg13g2_nand2_1)
     1    0.004301    0.035844    0.046680    0.805176 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.035844    0.000294    0.805470 ^ output20/A (sg13g2_buf_2)
     1    0.082263    0.173635    0.180290    0.985760 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.173929    0.005875    0.991635 ^ sine_out[24] (out)
                                              0.991635   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.991635   data arrival time
---------------------------------------------------------------------------------------------
                                              2.858365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067840    0.000707    0.440363 ^ fanout57/A (sg13g2_buf_1)
     4    0.024581    0.106483    0.139477    0.579840 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.106485    0.000630    0.580470 ^ _181_/B (sg13g2_and2_1)
     4    0.015734    0.075318    0.149989    0.730459 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.075325    0.000756    0.731215 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004441    0.048701    0.062213    0.793428 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.048701    0.000309    0.793737 v output28/A (sg13g2_buf_2)
     1    0.083232    0.136080    0.173343    0.967080 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.136515    0.006346    0.973426 v sine_out[31] (out)
                                              0.973426   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.973426   data arrival time
---------------------------------------------------------------------------------------------
                                              2.876574   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012599    0.047041    0.184397    0.307229 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047046    0.000490    0.307720 v fanout61/A (sg13g2_buf_2)
     5    0.028839    0.057153    0.109988    0.417708 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.057486    0.003416    0.421124 v fanout60/A (sg13g2_buf_8)
     8    0.032639    0.028236    0.092095    0.513219 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028239    0.000749    0.513968 v _131_/A (sg13g2_or2_1)
     6    0.023711    0.085755    0.161295    0.675263 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085767    0.001028    0.676291 v _283_/B1 (sg13g2_a21oi_1)
     1    0.004346    0.071537    0.088604    0.764895 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.071538    0.000309    0.765204 ^ output6/A (sg13g2_buf_2)
     1    0.082701    0.174524    0.198269    0.963473 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.174845    0.006149    0.969622 ^ sine_out[11] (out)
                                              0.969622   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.969622   data arrival time
---------------------------------------------------------------------------------------------
                                              2.880378   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012599    0.047041    0.184397    0.307229 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047046    0.000490    0.307720 v fanout61/A (sg13g2_buf_2)
     5    0.028839    0.057153    0.109988    0.417708 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.057486    0.003416    0.421124 v fanout60/A (sg13g2_buf_8)
     8    0.032639    0.028236    0.092095    0.513219 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028239    0.000749    0.513968 v _131_/A (sg13g2_or2_1)
     6    0.023711    0.085755    0.161295    0.675263 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085765    0.000932    0.676195 v _280_/B1 (sg13g2_a21oi_1)
     1    0.004424    0.072088    0.089090    0.765285 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.072089    0.000316    0.765601 ^ output36/A (sg13g2_buf_2)
     1    0.082191    0.173531    0.198105    0.963706 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.173821    0.005831    0.969537 ^ sine_out[9] (out)
                                              0.969537   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.969537   data arrival time
---------------------------------------------------------------------------------------------
                                              2.880463   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    0.123022 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017244    0.047662    0.194665    0.317688 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047669    0.000599    0.318287 ^ fanout74/A (sg13g2_buf_8)
     7    0.044091    0.035024    0.085680    0.403967 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.035468    0.002985    0.406951 ^ fanout73/A (sg13g2_buf_8)
     8    0.033624    0.029794    0.076214    0.483165 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029952    0.001911    0.485076 ^ _137_/B (sg13g2_nand3_1)
     5    0.018510    0.170808    0.163418    0.648494 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.170809    0.000476    0.648970 v _166_/A (sg13g2_nor2_1)
     1    0.003579    0.063964    0.095415    0.744385 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.063964    0.000141    0.744526 ^ _167_/B (sg13g2_nor2_1)
     1    0.005996    0.037368    0.048881    0.793407 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.037370    0.000462    0.793869 v output19/A (sg13g2_buf_2)
     1    0.082765    0.135301    0.167480    0.961349 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.135710    0.006140    0.967489 v sine_out[23] (out)
                                              0.967489   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.967489   data arrival time
---------------------------------------------------------------------------------------------
                                              2.882510   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    0.123022 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016654    0.038350    0.189843    0.312865 v _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.038360    0.000579    0.313444 v fanout74/A (sg13g2_buf_8)
     7    0.043013    0.030888    0.086129    0.399572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.031616    0.002904    0.402477 v fanout73/A (sg13g2_buf_8)
     8    0.033009    0.027504    0.079952    0.482429 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027629    0.001955    0.484384 v _140_/A (sg13g2_nor2_2)
     5    0.024941    0.116830    0.113195    0.597580 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.116857    0.001461    0.599040 ^ _152_/B (sg13g2_nor2_2)
     4    0.016288    0.052802    0.076408    0.675448 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.052817    0.000837    0.676286 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003358    0.056484    0.081349    0.757635 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.056484    0.000133    0.757767 ^ output18/A (sg13g2_buf_2)
     1    0.082143    0.173327    0.190348    0.948116 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.173614    0.005808    0.953923 ^ sine_out[22] (out)
                                              0.953923   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.953923   data arrival time
---------------------------------------------------------------------------------------------
                                              2.896077   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012599    0.047041    0.184397    0.307229 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047046    0.000490    0.307720 v fanout61/A (sg13g2_buf_2)
     5    0.028839    0.057153    0.109988    0.417708 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.057486    0.003416    0.421124 v fanout60/A (sg13g2_buf_8)
     8    0.032639    0.028236    0.092095    0.513219 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028412    0.002443    0.515662 v _130_/A (sg13g2_nor2_1)
     2    0.012517    0.118392    0.112460    0.628123 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.118394    0.000378    0.628501 ^ _284_/A (sg13g2_and2_1)
     1    0.007984    0.046692    0.125976    0.754477 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.046706    0.000766    0.755242 ^ output7/A (sg13g2_buf_2)
     1    0.082113    0.173267    0.185485    0.940728 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.173554    0.005794    0.946522 ^ sine_out[12] (out)
                                              0.946522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.946522   data arrival time
---------------------------------------------------------------------------------------------
                                              2.903478   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001693    0.124847 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009289    0.037280    0.176981    0.301828 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037284    0.000398    0.302226 v fanout70/A (sg13g2_buf_8)
     5    0.028410    0.026207    0.080950    0.383176 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026313    0.002222    0.385398 v fanout69/A (sg13g2_buf_8)
     8    0.037155    0.028663    0.078639    0.464037 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028964    0.002202    0.466239 v _125_/A (sg13g2_inv_2)
     3    0.019518    0.046978    0.047538    0.513777 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.046985    0.000482    0.514260 ^ _161_/A (sg13g2_nand2_1)
     3    0.014226    0.093552    0.097329    0.611589 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.093566    0.000967    0.612555 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004549    0.068500    0.103540    0.716095 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.068500    0.000319    0.716414 ^ output16/A (sg13g2_buf_2)
     1    0.082944    0.175014    0.197071    0.913485 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.175343    0.006238    0.919723 ^ sine_out[20] (out)
                                              0.919723   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.919723   data arrival time
---------------------------------------------------------------------------------------------
                                              2.930277   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    0.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015291    0.055068    0.190924    0.313713 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055073    0.000530    0.314243 v fanout68/A (sg13g2_buf_8)
     6    0.033598    0.028460    0.091481    0.405723 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.028494    0.001659    0.407383 v _142_/A (sg13g2_or2_1)
     7    0.029876    0.104077    0.175264    0.582646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.104085    0.000989    0.583635 v _148_/A2 (sg13g2_a21oi_1)
     1    0.005509    0.076541    0.112345    0.695980 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.076542    0.000381    0.696361 ^ output11/A (sg13g2_buf_2)
     1    0.082075    0.173298    0.200167    0.896528 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.173583    0.005782    0.902310 ^ sine_out[16] (out)
                                              0.902310   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.902310   data arrival time
---------------------------------------------------------------------------------------------
                                              2.947690   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041753    0.001151    0.808748 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010533    0.138598    0.142135    0.950884 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138604    0.000722    0.951605 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012684    0.106311    0.139608    1.091213 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.106311    0.000432    1.091645 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011866    0.151484    0.175745    1.267391 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151492    0.000855    1.268246 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010253    0.090234    0.132064    1.400310 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090277    0.000720    1.401030 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007488    0.113390    0.132648    1.533678 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.113392    0.000614    1.534292 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002856    0.065121    0.114223    1.648514 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.065121    0.000101    1.648615 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.648615   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015246    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    5.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    5.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    5.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    5.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    5.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972836   clock uncertainty
                                  0.000000    4.972836   clock reconvergence pessimism
                                 -0.126977    4.845859   library setup time
                                              4.845859   data required time
---------------------------------------------------------------------------------------------
                                              4.845859   data required time
                                             -1.648615   data arrival time
---------------------------------------------------------------------------------------------
                                              3.197244   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001700    0.124853 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010313    0.040291    0.179425    0.304279 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.040299    0.000551    0.304830 v _127_/A (sg13g2_inv_1)
     1    0.008530    0.044898    0.049392    0.354222 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.044915    0.000704    0.354926 ^ output3/A (sg13g2_buf_2)
     1    0.082048    0.173009    0.185656    0.540581 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.173157    0.004175    0.544757 ^ signB (out)
                                              0.544757   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.544757   data arrival time
---------------------------------------------------------------------------------------------
                                              3.305243   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041753    0.001151    0.808748 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010533    0.138598    0.142135    0.950884 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138604    0.000722    0.951605 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012684    0.106311    0.139608    1.091213 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.106311    0.000432    1.091645 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011866    0.151484    0.175745    1.267391 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151492    0.000855    1.268246 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010253    0.090234    0.132064    1.400310 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090277    0.000743    1.401053 v _208_/B (sg13g2_xor2_1)
     1    0.002572    0.053194    0.114002    1.515055 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.053195    0.000093    1.515148 v _298_/D (sg13g2_dfrbpq_1)
                                              1.515148   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015246    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    5.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    5.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    5.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    5.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    5.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972832   clock uncertainty
                                  0.000000    4.972832   clock reconvergence pessimism
                                 -0.123865    4.848968   library setup time
                                              4.848968   data required time
---------------------------------------------------------------------------------------------
                                              4.848968   data required time
                                             -1.515148   data arrival time
---------------------------------------------------------------------------------------------
                                              3.333820   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001700    0.124853 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010466    0.051770    0.186271    0.311124 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.051776    0.000582    0.311706 ^ output2/A (sg13g2_buf_2)
     1    0.081429    0.171737    0.188383    0.500089 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.171865    0.003876    0.503965 ^ sign (out)
                                              0.503965   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.503965   data arrival time
---------------------------------------------------------------------------------------------
                                              3.346035   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041753    0.001151    0.808748 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010533    0.138598    0.142135    0.950884 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138604    0.000722    0.951605 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012684    0.106311    0.139608    1.091213 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.106311    0.000432    1.091645 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011866    0.151484    0.175745    1.267391 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151492    0.000874    1.268265 ^ _204_/B (sg13g2_xor2_1)
     1    0.002236    0.054375    0.128478    1.396743 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.054375    0.000079    1.396822 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.396822   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015246    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    5.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    5.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    5.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    5.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    5.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972789   clock uncertainty
                                  0.000000    4.972789   clock reconvergence pessimism
                                 -0.123487    4.849302   library setup time
                                              4.849302   data required time
---------------------------------------------------------------------------------------------
                                              4.849302   data required time
                                             -1.396822   data arrival time
---------------------------------------------------------------------------------------------
                                              3.452480   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041753    0.001151    0.808748 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010533    0.138598    0.142135    0.950884 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138604    0.000722    0.951605 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012684    0.106311    0.139608    1.091213 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.106356    0.000773    1.091986 v _200_/A (sg13g2_xor2_1)
     1    0.002008    0.052232    0.121848    1.213834 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.052232    0.000072    1.213906 v _296_/D (sg13g2_dfrbpq_1)
                                              1.213906   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015246    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    5.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    5.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001343    5.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065665    5.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001693    5.124847 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.974847   clock uncertainty
                                  0.000000    4.974847   clock reconvergence pessimism
                                 -0.123199    4.851648   library setup time
                                              4.851648   data required time
---------------------------------------------------------------------------------------------
                                              4.851648   data required time
                                             -1.213906   data arrival time
---------------------------------------------------------------------------------------------
                                              3.637743   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    0.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015291    0.055068    0.190924    0.313713 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055073    0.000530    0.314243 v fanout68/A (sg13g2_buf_8)
     6    0.033598    0.028460    0.091481    0.405723 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.028494    0.001659    0.407383 v _142_/A (sg13g2_or2_1)
     7    0.029876    0.104077    0.175264    0.582646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.104108    0.001697    0.584343 v _143_/B (sg13g2_nor2_1)
     2    0.008521    0.097532    0.108660    0.693003 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.097535    0.000442    0.693445 ^ _144_/B (sg13g2_nand2_1)
     2    0.008239    0.072195    0.093654    0.787099 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.072228    0.000592    0.787691 v _212_/B (sg13g2_nor2_1)
     2    0.009780    0.102405    0.106235    0.893927 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102409    0.000476    0.894403 ^ _213_/C (sg13g2_nand3_1)
     2    0.010970    0.113573    0.146716    1.041119 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.113622    0.000838    1.041956 v _214_/B (sg13g2_xnor2_1)
     1    0.002829    0.039639    0.116181    1.158138 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.039639    0.000099    1.158237 v _300_/D (sg13g2_dfrbpq_1)
                                              1.158237   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015246    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    5.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    5.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001343    5.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065665    5.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001700    5.124854 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.974854   clock uncertainty
                                  0.000000    4.974854   clock reconvergence pessimism
                                 -0.118662    4.856192   library setup time
                                              4.856192   data required time
---------------------------------------------------------------------------------------------
                                              4.856192   data required time
                                             -1.158237   data arrival time
---------------------------------------------------------------------------------------------
                                              3.697954   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    0.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015291    0.055068    0.190924    0.313713 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055073    0.000530    0.314243 v fanout68/A (sg13g2_buf_8)
     6    0.033598    0.028460    0.091481    0.405723 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.028494    0.001659    0.407383 v _142_/A (sg13g2_or2_1)
     7    0.029876    0.104077    0.175264    0.582646 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.104108    0.001697    0.584343 v _143_/B (sg13g2_nor2_1)
     2    0.008521    0.097532    0.108660    0.693003 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.097535    0.000442    0.693445 ^ _144_/B (sg13g2_nand2_1)
     2    0.008239    0.072195    0.093654    0.787099 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.072228    0.000592    0.787691 v _212_/B (sg13g2_nor2_1)
     2    0.009780    0.102405    0.106235    0.893927 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102409    0.000476    0.894403 ^ _213_/C (sg13g2_nand3_1)
     2    0.010970    0.113573    0.146716    1.041119 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.113621    0.000759    1.041877 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004099    0.077205    0.066876    1.108754 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.077205    0.000160    1.108914 ^ _219_/A (sg13g2_inv_1)
     1    0.002420    0.025117    0.039290    1.148204 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.025117    0.000087    1.148291 v _301_/D (sg13g2_dfrbpq_1)
                                              1.148291   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015246    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    5.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    5.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001343    5.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065665    5.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    5.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.974562   clock uncertainty
                                  0.000000    4.974562   clock reconvergence pessimism
                                 -0.113434    4.861128   library setup time
                                              4.861128   data required time
---------------------------------------------------------------------------------------------
                                              4.861128   data required time
                                             -1.148291   data arrival time
---------------------------------------------------------------------------------------------
                                              3.712837   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041753    0.001151    0.808748 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010533    0.138598    0.142135    0.950884 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138605    0.000794    0.951678 ^ _196_/A (sg13g2_xor2_1)
     1    0.004430    0.072131    0.142458    1.094136 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.072132    0.000304    1.094440 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.094440   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015246    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    5.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    5.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001343    5.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065665    5.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024029    0.000586    5.123740 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973740   clock uncertainty
                                  0.000000    4.973740   clock reconvergence pessimism
                                 -0.129074    4.844666   library setup time
                                              4.844666   data required time
---------------------------------------------------------------------------------------------
                                              4.844666   data required time
                                             -1.094440   data arrival time
---------------------------------------------------------------------------------------------
                                              3.750226   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030392    0.001440    0.771453 v _192_/A (sg13g2_xnor2_1)
     1    0.002322    0.036254    0.082258    0.853711 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.036254    0.000083    0.853795 v _294_/D (sg13g2_dfrbpq_2)
                                              0.853795   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015246    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    5.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    5.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    5.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    5.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    5.123023 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.973022   clock uncertainty
                                  0.000000    4.973022   clock reconvergence pessimism
                                 -0.117761    4.855261   library setup time
                                              4.855261   data required time
---------------------------------------------------------------------------------------------
                                              4.855261   data required time
                                             -0.853795   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001467   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030438    0.001745    0.771758 v _128_/A (sg13g2_inv_2)
     5    0.022261    0.052663    0.052016    0.823774 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.052694    0.001052    0.824825 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.824825   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015246    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    5.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    5.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001343    5.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065665    5.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001330    5.124485 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.974484   clock uncertainty
                                  0.000000    4.974484   clock reconvergence pessimism
                                 -0.122759    4.851726   library setup time
                                              4.851726   data required time
---------------------------------------------------------------------------------------------
                                              4.851726   data required time
                                             -0.824825   data arrival time
---------------------------------------------------------------------------------------------
                                              4.026901   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002765    0.019181    0.161211    0.285695 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019181    0.000098    0.285794 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009798    0.056624    0.389691    0.675485 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056624    0.000432    0.675917 v fanout76/A (sg13g2_buf_8)
     7    0.039206    0.030309    0.094096    0.770013 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030514    0.001883    0.771896 v fanout75/A (sg13g2_buf_8)
     8    0.035928    0.028410    0.080340    0.852236 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028606    0.001943    0.854179 v _146_/A2 (sg13g2_o21ai_1)
     4    0.019833    0.222514    0.195217    1.049396 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.222519    0.000869    1.050265 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007754    0.084984    0.137232    1.187496 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084984    0.000251    1.187747 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004585    0.084173    0.116635    1.304383 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.084173    0.000328    1.304710 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004028    0.053802    0.078223    1.382933 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053803    0.000159    1.383093 v _273_/A (sg13g2_nor2_1)
     1    0.004793    0.063278    0.075250    1.458343 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.063278    0.000345    1.458688 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003542    0.053698    0.065324    1.524012 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053698    0.000264    1.524276 v output15/A (sg13g2_buf_2)
     1    0.083531    0.136575    0.175991    1.700266 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.137029    0.006490    1.706756 v sine_out[1] (out)
                                              1.706756   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.706756   data arrival time
---------------------------------------------------------------------------------------------
                                              2.143244   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.428568e-05 0.000000e+00 4.462118e-09 9.429014e-05  59.4%
Combinational        6.036968e-07 1.424590e-06 4.092006e-08 2.069207e-06   1.3%
Clock                4.464463e-05 1.785976e-05 2.141074e-09 6.250653e-05  39.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.395340e-04 1.928435e-05 4.752324e-08 1.588659e-04 100.0%
                            87.8%        12.1%         0.0%
Writing metric power__internal__total: 0.00013953400775790215
Writing metric power__switching__total: 1.9284349036752246e-5
Writing metric power__leakage__total: 4.752324045398382e-8
Writing metric power__total: 0.00015886587789282203

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15206426825920022
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.122789 source latency _297_/CLK ^
-0.124853 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.152064 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.1520581342768157
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.124847 source latency _296_/CLK ^
-0.122789 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.152058 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.28613912049683815
nom_typ_1p20V_25C: 0.28613912049683815
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.1432436432236037
nom_typ_1p20V_25C: 2.1432436432236037
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.286139
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.197244
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.122789         network latency _297_/CLK
        0.124853 network latency _300_/CLK
---------------
0.122789 0.124853 latency
        0.002064 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.134682         network latency _297_/CLK
        0.136466 network latency _300_/CLK
---------------
0.134682 0.136466 latency
        0.001783 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.80 fmax = 554.71
%OL_END_REPORT
