{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702169966255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702169966255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 19:59:26 2023 " "Processing started: Sat Dec  9 19:59:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702169966255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169966255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vedic_multiplier -c vedic_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off vedic_multiplier -c vedic_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169966256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702169966654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702169966654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vedic_multiplier-rtl " "Found design unit 1: vedic_multiplier-rtl" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985874 ""} { "Info" "ISGN_ENTITY_NAME" "1 vedic_multiplier " "Found entity 1: vedic_multiplier" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169985874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_bit_product-rtl " "Found design unit 1: two_bit_product-rtl" {  } { { "../src/two_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985876 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_bit_product " "Found entity 1: two_bit_product" {  } { { "../src/two_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169985876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twentyfour_bit_product-rtl " "Found design unit 1: twentyfour_bit_product-rtl" {  } { { "../src/twentyfour_bits_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985878 ""} { "Info" "ISGN_ENTITY_NAME" "1 twentyfour_bit_product " "Found entity 1: twentyfour_bit_product" {  } { { "../src/twentyfour_bits_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169985878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_product-rtl " "Found design unit 1: sixteen_bit_product-rtl" {  } { { "../src/sixteen_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985881 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_product " "Found entity 1: sixteen_bit_product" {  } { { "../src/sixteen_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169985881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca-rtl " "Found design unit 1: rca-rtl" {  } { { "../src/rca.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985883 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca " "Found entity 1: rca" {  } { { "../src/rca.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169985883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-rtl " "Found design unit 1: half_adder-rtl" {  } { { "../src/half_adder.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985884 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../src/half_adder.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169985884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "../src/full_adder.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985885 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../src/full_adder.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169985885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_product-rtl " "Found design unit 1: four_bit_product-rtl" {  } { { "../src/four_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985886 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_product " "Found entity 1: four_bit_product" {  } { { "../src/four_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169985886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_product-rtl " "Found design unit 1: eight_bit_product-rtl" {  } { { "../src/eight_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985887 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_product " "Found entity 1: eight_bit_product" {  } { { "../src/eight_bit_product.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169985887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csa-rtl " "Found design unit 1: csa-rtl" {  } { { "../src/csa.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985888 ""} { "Info" "ISGN_ENTITY_NAME" "1 csa " "Found entity 1: csa" {  } { { "../src/csa.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702169985888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169985888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vedic_multiplier " "Elaborating entity \"vedic_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702169985959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentyfour_bit_product twentyfour_bit_product:mult " "Elaborating entity \"twentyfour_bit_product\" for hierarchy \"twentyfour_bit_product:mult\"" {  } { { "../src/vedic_multiplier.vhdl" "mult" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702169985982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_product twentyfour_bit_product:mult\|sixteen_bit_product:mult1 " "Elaborating entity \"sixteen_bit_product\" for hierarchy \"twentyfour_bit_product:mult\|sixteen_bit_product:mult1\"" {  } { { "../src/twentyfour_bits_product.vhdl" "mult1" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702169986012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_product twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1 " "Elaborating entity \"eight_bit_product\" for hierarchy \"twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1\"" {  } { { "../src/sixteen_bit_product.vhdl" "mult1" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702169986015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_product twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1\|four_bit_product:mult1 " "Elaborating entity \"four_bit_product\" for hierarchy \"twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1\|four_bit_product:mult1\"" {  } { { "../src/eight_bit_product.vhdl" "mult1" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702169986018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_product twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1\|four_bit_product:mult1\|two_bit_product:first_product " "Elaborating entity \"two_bit_product\" for hierarchy \"twentyfour_bit_product:mult\|sixteen_bit_product:mult1\|eight_bit_product:mult1\|four_bit_product:mult1\|two_bit_product:first_product\"" {  } { { "../src/four_bit_product.vhdl" "first_product" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702169986022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702169988539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702169989693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702169989693 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "96 " "Design contains 96 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[0\] " "Pin \"product\[0\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[1\] " "Pin \"product\[1\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[2\] " "Pin \"product\[2\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[3\] " "Pin \"product\[3\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[4\] " "Pin \"product\[4\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[5\] " "Pin \"product\[5\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[6\] " "Pin \"product\[6\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[7\] " "Pin \"product\[7\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[8\] " "Pin \"product\[8\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[9\] " "Pin \"product\[9\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[10\] " "Pin \"product\[10\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[11\] " "Pin \"product\[11\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[12\] " "Pin \"product\[12\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[13\] " "Pin \"product\[13\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[14\] " "Pin \"product\[14\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[15\] " "Pin \"product\[15\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[16\] " "Pin \"product\[16\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[17\] " "Pin \"product\[17\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[18\] " "Pin \"product\[18\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[19\] " "Pin \"product\[19\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[20\] " "Pin \"product\[20\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[21\] " "Pin \"product\[21\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[22\] " "Pin \"product\[22\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[23\] " "Pin \"product\[23\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[24\] " "Pin \"product\[24\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[25\] " "Pin \"product\[25\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[26\] " "Pin \"product\[26\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[27\] " "Pin \"product\[27\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[28\] " "Pin \"product\[28\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[29\] " "Pin \"product\[29\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[30\] " "Pin \"product\[30\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[31\] " "Pin \"product\[31\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[32\] " "Pin \"product\[32\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[33\] " "Pin \"product\[33\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[34\] " "Pin \"product\[34\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[35\] " "Pin \"product\[35\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[36\] " "Pin \"product\[36\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[37\] " "Pin \"product\[37\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[38\] " "Pin \"product\[38\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[39\] " "Pin \"product\[39\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[40\] " "Pin \"product\[40\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[41\] " "Pin \"product\[41\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[42\] " "Pin \"product\[42\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[43\] " "Pin \"product\[43\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[44\] " "Pin \"product\[44\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[45\] " "Pin \"product\[45\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[46\] " "Pin \"product\[46\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "product\[47\] " "Pin \"product\[47\]\" is virtual output pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 27 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[23\] " "Pin \"inputs\[23\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[24\] " "Pin \"inputs\[24\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[0\] " "Pin \"inputs\[0\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[1\] " "Pin \"inputs\[1\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[25\] " "Pin \"inputs\[25\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[26\] " "Pin \"inputs\[26\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[2\] " "Pin \"inputs\[2\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[3\] " "Pin \"inputs\[3\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[27\] " "Pin \"inputs\[27\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[32\] " "Pin \"inputs\[32\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[33\] " "Pin \"inputs\[33\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[40\] " "Pin \"inputs\[40\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[16\] " "Pin \"inputs\[16\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[17\] " "Pin \"inputs\[17\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[41\] " "Pin \"inputs\[41\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[4\] " "Pin \"inputs\[4\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[28\] " "Pin \"inputs\[28\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[29\] " "Pin \"inputs\[29\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[5\] " "Pin \"inputs\[5\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[8\] " "Pin \"inputs\[8\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[9\] " "Pin \"inputs\[9\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[34\] " "Pin \"inputs\[34\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[35\] " "Pin \"inputs\[35\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[42\] " "Pin \"inputs\[42\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[18\] " "Pin \"inputs\[18\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[19\] " "Pin \"inputs\[19\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[43\] " "Pin \"inputs\[43\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[44\] " "Pin \"inputs\[44\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[20\] " "Pin \"inputs\[20\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[21\] " "Pin \"inputs\[21\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[45\] " "Pin \"inputs\[45\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[22\] " "Pin \"inputs\[22\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[47\] " "Pin \"inputs\[47\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[46\] " "Pin \"inputs\[46\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[30\] " "Pin \"inputs\[30\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[6\] " "Pin \"inputs\[6\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[31\] " "Pin \"inputs\[31\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[7\] " "Pin \"inputs\[7\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[10\] " "Pin \"inputs\[10\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[11\] " "Pin \"inputs\[11\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[36\] " "Pin \"inputs\[36\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[37\] " "Pin \"inputs\[37\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[39\] " "Pin \"inputs\[39\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[38\] " "Pin \"inputs\[38\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[12\] " "Pin \"inputs\[12\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[13\] " "Pin \"inputs\[13\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[14\] " "Pin \"inputs\[14\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[15\] " "Pin \"inputs\[15\]\" is virtual input pin" {  } { { "../src/vedic_multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1702169989797 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1702169989797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1290 " "Implemented 1290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702169989937 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702169989937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1288 " "Implemented 1288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702169989937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702169989937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1033 " "Peak virtual memory: 1033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702169989955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 19:59:49 2023 " "Processing ended: Sat Dec  9 19:59:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702169989955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702169989955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702169989955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702169989955 ""}
