{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.645455",
   "Default View_TopLeft":"-641,-8",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 5 -x 1600 -y 450 -defaultsOSRD
preplace port diff_clock_rtl_0 -pg 1 -lvl 0 -x -30 -y 60 -defaultsOSRD
preplace port port-id_reset_rtl_0 -pg 1 -lvl 0 -x -30 -y 410 -defaultsOSRD
preplace port port-id_locked_tst -pg 1 -lvl 5 -x 1600 -y 80 -defaultsOSRD
preplace port port-id_GTH_REF_P -pg 1 -lvl 0 -x -30 -y 630 -defaultsOSRD
preplace port port-id_GTH_REF_N -pg 1 -lvl 0 -x -30 -y 650 -defaultsOSRD
preplace port port-id_GTH_IN_CH0_RX_N -pg 1 -lvl 0 -x -30 -y 670 -defaultsOSRD
preplace port port-id_GTH_IN_CH0_RX_P -pg 1 -lvl 0 -x -30 -y 690 -defaultsOSRD
preplace port port-id_GTH_IN_CH1_RX_N -pg 1 -lvl 0 -x -30 -y 710 -defaultsOSRD
preplace port port-id_GTH_IN_CH1_RX_P -pg 1 -lvl 0 -x -30 -y 730 -defaultsOSRD
preplace port port-id_GTH_IN_CH2_RX_N -pg 1 -lvl 0 -x -30 -y 750 -defaultsOSRD
preplace port port-id_GTH_IN_CH2_RX_P -pg 1 -lvl 0 -x -30 -y 770 -defaultsOSRD
preplace port port-id_GTH_IN_CH3_RX_N -pg 1 -lvl 0 -x -30 -y 790 -defaultsOSRD
preplace port port-id_GTH_IN_CH3_RX_P -pg 1 -lvl 0 -x -30 -y 810 -defaultsOSRD
preplace port port-id_GTH_OUT_CH0_TX_N -pg 1 -lvl 5 -x 1600 -y 640 -defaultsOSRD
preplace port port-id_GTH_OUT_CH0_TX_P -pg 1 -lvl 5 -x 1600 -y 660 -defaultsOSRD
preplace port port-id_GTH_OUT_CH1_TX_N -pg 1 -lvl 5 -x 1600 -y 680 -defaultsOSRD
preplace port port-id_GTH_OUT_CH1_TX_P -pg 1 -lvl 5 -x 1600 -y 700 -defaultsOSRD
preplace port port-id_GTH_OUT_CH2_TX_N -pg 1 -lvl 5 -x 1600 -y 720 -defaultsOSRD
preplace port port-id_GTH_OUT_CH2_TX_P -pg 1 -lvl 5 -x 1600 -y 740 -defaultsOSRD
preplace port port-id_GTH_OUT_CH3_TX_N -pg 1 -lvl 5 -x 1600 -y 760 -defaultsOSRD
preplace port port-id_GTH_OUT_CH3_TX_P -pg 1 -lvl 5 -x 1600 -y 780 -defaultsOSRD
preplace portBus axi_rst_tst -pg 1 -lvl 5 -x 1600 -y 170 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 2 -x 620 -y 250 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 4 -x 1460 -y 460 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 1110 -y 70 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 3 -x 1110 -y 260 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 1 -x 180 -y 250 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 1 -x 180 -y 430 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 3 -x 1110 -y 440 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 4 -x 1460 -y 880 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 620 -y 910 -defaultsOSRD
preplace inst murosync_serdes_array_0 -pg 1 -lvl 3 -x 1110 -y 750 -defaultsOSRD
preplace netloc clk_wiz_0_locked 1 0 5 -10 0 NJ 0 NJ 0 1310 80 NJ
preplace netloc mdm_1_debug_sys_rst 1 0 3 0 320 350 80 N
preplace netloc microblaze_0_Clk 1 0 4 10 330 360 340 880 170 1340
preplace netloc reset_rtl_0_1 1 0 1 NJ 410
preplace netloc rst_clk_wiz_0_100M_bus_struct_reset 1 1 2 NJ 410 870
preplace netloc rst_clk_wiz_0_100M_mb_reset 1 1 2 370 460 860
preplace netloc rst_clk_wiz_0_100M_peripheral_aresetn 1 1 4 N 470 890 560 1350 170 NJ
preplace netloc murosync_serdes_array_0_ch0_gthtxn_out 1 3 2 NJ 640 N
preplace netloc murosync_serdes_array_0_ch0_gthtxp_out 1 3 2 N 660 NJ
preplace netloc murosync_serdes_array_0_ch1_gthtxn_out 1 3 2 N 680 NJ
preplace netloc murosync_serdes_array_0_ch1_gthtxp_out 1 3 2 N 700 NJ
preplace netloc murosync_serdes_array_0_ch2_gthtxn_out 1 3 2 N 720 NJ
preplace netloc murosync_serdes_array_0_ch2_gthtxp_out 1 3 2 N 740 NJ
preplace netloc murosync_serdes_array_0_ch3_gthtxn_out 1 3 2 N 760 NJ
preplace netloc murosync_serdes_array_0_ch3_gthtxp_out 1 3 2 N 780 NJ
preplace netloc murosync_serdes_array_0_link_status_out 1 3 1 1330 800n
preplace netloc murosync_serdes_array_0_link_down_latched_out 1 3 1 1320 820n
preplace netloc murosync_serdes_array_0_refclk_out 1 3 1 1300 860n
preplace netloc murosync_serdes_array_0_dbg 1 3 1 1310 840n
preplace netloc GTH_REF_P_1 1 0 3 NJ 630 NJ 630 N
preplace netloc GTH_REF_N_1 1 0 3 NJ 650 NJ 650 N
preplace netloc GTH_IN_CH0_RX_N_1 1 0 3 NJ 670 NJ 670 N
preplace netloc GTH_IN_CH0_RX_P_1 1 0 3 NJ 690 NJ 690 N
preplace netloc GTH_IN_CH1_RX_N_1 1 0 3 NJ 710 NJ 710 N
preplace netloc GTH_IN_CH1_RX_P_1 1 0 3 NJ 730 NJ 730 N
preplace netloc GTH_IN_CH2_RX_N_1 1 0 3 NJ 750 NJ 750 N
preplace netloc GTH_IN_CH2_RX_P_1 1 0 3 NJ 770 NJ 770 N
preplace netloc GTH_IN_CH3_RX_N_1 1 0 3 NJ 790 NJ 790 N
preplace netloc GTH_IN_CH3_RX_P_1 1 0 3 NJ 810 NJ 810 N
preplace netloc xlconstant_0_dout 1 2 1 880 870n
preplace netloc axi_uartlite_0_UART 1 4 1 NJ 450
preplace netloc diff_clock_rtl_0_1 1 0 3 NJ 60 NJ 60 NJ
preplace netloc microblaze_0_M_AXI_DP 1 2 1 860 270n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 3 1 N 440
preplace netloc microblaze_0_debug 1 1 1 N 240
preplace netloc microblaze_0_dlmb_1 1 2 1 N 230
preplace netloc microblaze_0_ilmb_1 1 2 1 N 250
levelinfo -pg 1 -30 180 620 1110 1460 1600
pagesize -pg 1 -db -bbox -sgen -220 -200 1800 980
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"4",
   "da_mb_cnt":"1"
}
