Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
| Date             : Thu Apr 03 14:11:34 2014
| Host             : lab713 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb
| Design           : system_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.296 |
| Dynamic (W)              | 1.151 |
| Device Static (W)        | 0.145 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 70.1  |
| Junction Temperature (C) | 39.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.013 |        3 |       --- |             --- |
| Slice Logic             |     0.002 |     4319 |       --- |             --- |
|   LUT as Logic          |     0.001 |     1690 |     53200 |            3.18 |
|   Register              |    <0.001 |     1942 |    106400 |            1.83 |
|   CARRY4                |    <0.001 |       31 |     13300 |            0.23 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |       63 |     17400 |            0.36 |
|   Others                |     0.000 |      159 |       --- |             --- |
| Signals                 |     0.002 |     3184 |       --- |             --- |
| Block RAM               |    <0.001 |        1 |       140 |            0.71 |
| I/O                     |     0.011 |       48 |       200 |           24.00 |
| PS7                     |     1.123 |        1 |       --- |             --- |
| Static Power            |     0.145 |          |           |                 |
| Total                   |     1.296 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.017 |      0.012 |
| Vccaux    |       1.800 |     0.020 |       0.000 |      0.020 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.223 |       0.197 |      0.026 |
| Vccpaux   |       1.800 |     0.045 |       0.034 |      0.010 |
| Vccpll    |       1.800 |     0.121 |       0.118 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            10.0 |
| clk_fpga_2 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| system_wrapper                      |     1.151 |
|   GPIO_tri_iobuf_0                  |    <0.001 |
|   GPIO_tri_iobuf_1                  |    <0.001 |
|   IIC_1_scl_iobuf                   |    <0.001 |
|   IIC_1_sda_iobuf                   |    <0.001 |
|   btns_5bit_tri_iobuf_0             |    <0.001 |
|   btns_5bit_tri_iobuf_1             |    <0.001 |
|   btns_5bit_tri_iobuf_2             |    <0.001 |
|   btns_5bit_tri_iobuf_3             |    <0.001 |
|   btns_5bit_tri_iobuf_4             |    <0.001 |
|   sw_8bits_tri_iobuf_0              |    <0.001 |
|   sw_8bits_tri_iobuf_1              |    <0.001 |
|   sw_8bits_tri_iobuf_2              |    <0.001 |
|   sw_8bits_tri_iobuf_3              |    <0.001 |
|   sw_8bits_tri_iobuf_4              |    <0.001 |
|   sw_8bits_tri_iobuf_5              |    <0.001 |
|   sw_8bits_tri_iobuf_6              |    <0.001 |
|   sw_8bits_tri_iobuf_7              |    <0.001 |
|   system_i                          |     1.140 |
|     SVGA_core_0                     |     0.001 |
|     axi_gpio_0                      |    <0.001 |
|       U0                            |    <0.001 |
|     axi_mem_intercon                |    <0.001 |
|       s00_couplers/auto_pc          |    <0.001 |
|     btns_5bit                       |    <0.001 |
|       U0                            |    <0.001 |
|     joystk2_0                       |     0.001 |
|     led_ip_0                        |     0.001 |
|     proc_sys_reset                  |    <0.001 |
|       U0                            |    <0.001 |
|     processing_system7_0            |     1.124 |
|       inst                          |     1.124 |
|     processing_system7_0_axi_periph |     0.007 |
|       s00_couplers/auto_pc          |     0.006 |
|       xbar                          |    <0.001 |
|     randNum_0                       |    <0.001 |
|     sw_8bits                        |    <0.001 |
|       U0                            |    <0.001 |
|     zed_audio_ctrl_0                |     0.002 |
+-------------------------------------+-----------+


