Warning: Design 'DLX' has '23' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'DLX' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX
Version: S-2021.06-SP4
Date   : Tue Oct 15 22:35:10 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CU_I/cw_FU_DU_reg[11]
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: CU_I/cw_FU_DU_reg[8]
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CU_I/cw_FU_DU_reg[11]/CK (SDFFR_X1)      0.00 #     0.00 r
  CU_I/cw_FU_DU_reg[11]/Q (SDFFR_X1)       0.08       0.08 r
  CU_I/U78/ZN (NOR2_X1)                    0.03       0.11 f
  CU_I/U74/ZN (NAND2_X1)                   0.04       0.15 r
  CU_I/U71/ZN (AND2_X1)                    0.05       0.20 r
  CU_I/U70/ZN (NAND2_X1)                   0.03       0.23 f
  CU_I/U126/ZN (OR2_X1)                    0.05       0.28 f
  CU_I/cw_FU_DU_reg[8]/D (DFFR_X1)         0.01       0.29 f
  data arrival time                                   0.29

  clock Clk (rise edge)                    0.30       0.30
  clock network delay (ideal)              0.00       0.30
  CU_I/cw_FU_DU_reg[8]/CK (DFFR_X1)        0.00       0.30 r
  library setup time                      -0.04       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


1
