{
  "creator": "Yosys 0.9+4052 (open-tool-forge build) (git sha1 0ccc7229, gcc 9.3.0-17ubuntu1~20.04 -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2032.1-2316.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$143": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2127.2-2127.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$144": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2129.2-2129.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2131.2-2131.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$146": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2133.2-2133.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2135.2-2135.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2137.2-2137.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2139.2-2139.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2141.2-2141.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2143.2-2143.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2145.2-2145.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2147.2-2147.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2149.2-2149.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2151.2-2151.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2153.2-2153.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2155.2-2155.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2156.2-2156.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2157.2-2157.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2159.2-2159.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$161": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2161.2-2161.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$162": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2162.2-2162.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$163": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$164": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$165": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$166": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2168.2-2168.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$167": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$168": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$169": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$170": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2174.2-2174.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$171": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$172": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$173": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$174": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$175": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$176": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2184.2-2184.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$177": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2033.34-2033.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2033.24-2033.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2033.29-2033.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2036.9-2036.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2033.8-2033.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2033.12-2033.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2033.16-2033.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2033.20-2033.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2034.9-2034.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2035.9-2035.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2033.39-2033.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3063.1-3398.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.135-3069.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.127-3069.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.54-3069.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.45-3069.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.36-3069.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.27-3069.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.18-3069.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.9-3069.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.119-3069.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.111-3069.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.103-3069.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.95-3069.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.87-3069.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.79-3069.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.71-3069.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3069.63-3069.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.100-3066.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.91-3066.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.9-3066.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.82-3066.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.73-3066.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.64-3066.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.55-3066.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.46-3066.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.37-3066.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.28-3066.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3066.19-3066.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3065.9-3065.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3065.15-3065.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.150-3064.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.141-3064.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.59-3064.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.49-3064.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.39-3064.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.29-3064.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.19-3064.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.9-3064.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.132-3064.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.123-3064.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.114-3064.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.105-3064.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.96-3064.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.87-3064.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.78-3064.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3064.69-3064.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3065.22-3065.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.100-3068.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.91-3068.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.9-3068.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.82-3068.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.73-3068.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.64-3068.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.55-3068.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.46-3068.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.37-3068.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.28-3068.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3068.19-3068.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3067.9-3067.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3067.15-3067.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.150-3070.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.141-3070.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.59-3070.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.49-3070.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.39-3070.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.29-3070.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.19-3070.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.9-3070.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.132-3070.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.123-3070.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.114-3070.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.105-3070.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.96-3070.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.87-3070.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.78-3070.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3070.69-3070.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:3067.22-3067.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:212.1-244.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:212.43-212.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:212.25-212.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:212.35-212.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:212.39-212.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:249.1-282.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:251.8-251.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:251.11-251.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:250.13-250.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:285.1-325.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:287.8-287.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:287.14-287.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:287.11-287.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:286.13-286.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:618.1-690.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:620.8-620.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:620.17-620.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:620.11-620.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:619.13-619.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:620.14-620.15"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:749.1-821.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:751.8-751.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:751.17-751.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:751.11-751.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:750.13-750.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:751.14-751.15"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:562.1-615.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:564.8-564.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:564.17-564.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:564.11-564.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:563.13-563.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:564.14-564.15"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:693.1-746.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:695.8-695.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:695.17-695.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:695.11-695.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:694.13-694.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:695.14-695.15"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:826.1-859.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:828.8-828.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:828.11-828.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:827.13-827.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:862.1-902.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:864.8-864.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:864.14-864.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:864.11-864.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:863.13-863.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1195.1-1267.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1197.8-1197.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1197.17-1197.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1197.11-1197.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1196.13-1196.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1197.14-1197.15"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1326.1-1399.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1328.8-1328.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1328.17-1328.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1328.11-1328.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1327.13-1327.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1328.14-1328.15"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1139.1-1192.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1141.8-1141.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1141.17-1141.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1141.11-1141.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1140.13-1140.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1141.14-1141.15"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1270.1-1323.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1272.8-1272.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1272.17-1272.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1272.11-1272.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1271.13-1271.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1272.14-1272.15"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:953.1-1019.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:955.8-955.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:955.14-955.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:954.13-954.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:955.11-955.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1070.1-1136.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1072.8-1072.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1072.14-1072.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1071.13-1071.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1072.11-1072.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:905.1-950.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:907.8-907.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:907.14-907.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:906.13-906.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:907.11-907.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1022.1-1067.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1024.8-1024.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1024.14-1024.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1023.13-1023.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1024.11-1024.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:376.1-442.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:378.8-378.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:378.14-378.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:377.13-377.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:378.11-378.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:493.1-559.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:495.8-495.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:495.14-495.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:494.13-494.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:495.11-495.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:328.1-373.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:330.8-330.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:330.14-330.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:329.13-329.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:330.11-330.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:445.1-490.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:447.8-447.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:447.14-447.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:446.13-446.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:447.11-447.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2752.1-2756.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2753.8-2753.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:152.1-162.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:154.9-154.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:153.9-153.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:113.1-150.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:117.9-117.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:123.9-123.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:124.9-124.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:121.9-121.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:122.9-122.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:115.9-115.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:118.9-118.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:116.9-116.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:119.9-119.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:120.9-120.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:114.9-114.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2560.1-2577.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2573.9-2573.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2572.8-2572.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2571.8-2571.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2561.8-2561.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2562.8-2562.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2563.8-2563.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2564.8-2564.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2565.8-2565.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2566.8-2566.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2567.8-2567.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2568.8-2568.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2569.8-2569.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2570.8-2570.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2629.1-2669.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2660.9-2660.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2661.9-2661.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2659.9-2659.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2640.9-2640.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2639.9-2639.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2638.9-2638.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2637.9-2637.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2636.9-2636.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2635.9-2635.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2634.9-2634.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2633.9-2633.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2648.9-2648.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2647.9-2647.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2646.9-2646.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2645.9-2645.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2644.9-2644.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2642.9-2642.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2641.9-2641.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2658.9-2658.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2657.9-2657.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2653.9-2653.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2652.9-2652.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2651.9-2651.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2649.9-2649.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2662.9-2662.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2663.9-2663.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2650.9-2650.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2664.9-2664.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2665.9-2665.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:7.1-111.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:10.9-10.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:16.9-16.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:17.9-17.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:14.9-14.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:15.9-15.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:11.9-11.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:9.9-9.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:12.9-12.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:13.9-13.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:8.9-8.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2758.1-2825.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2761.9-2761.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2767.9-2767.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2768.9-2768.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2766.9-2766.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2762.9-2762.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2760.9-2760.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2763.9-2763.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2764.9-2764.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2759.9-2759.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2769.9-2769.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2770.9-2770.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2827.1-2889.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2830.9-2830.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2837.9-2837.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2836.9-2836.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2835.9-2835.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2834.9-2834.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2831.9-2831.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2829.9-2829.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2832.9-2832.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2833.9-2833.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2828.9-2828.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2726.1-2749.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2740.8-2740.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2739.8-2739.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2738.8-2738.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2737.8-2737.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2728.8-2728.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2727.8-2727.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2736.8-2736.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2735.8-2735.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2734.8-2734.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2733.8-2733.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2732.8-2732.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2731.8-2731.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2730.8-2730.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2729.8-2729.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2741.8-2741.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2742.8-2742.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2743.8-2743.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2605.1-2609.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2607.9-2607.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2580.1-2585.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2583.9-2583.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2582.8-2582.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2581.8-2581.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:167.1-209.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:167.33-167.35"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:167.37-167.39"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:167.41-167.43"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:167.45-167.47"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:167.24-167.25"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2892.1-3060.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2894.18-2894.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2901.12-2901.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2903.13-2903.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2899.19-2899.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2899.8-2899.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2895.8-2895.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2894.21-2894.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2895.15-2895.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2894.15-2894.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2893.13-2893.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2895.22-2895.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2901.8-2901.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2893.8-2893.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2903.9-2903.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2894.24-2894.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2895.29-2895.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2896.17-2896.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2896.8-2896.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2902.16-2902.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2900.18-2900.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2900.8-2900.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2898.18-2898.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2898.8-2898.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2897.17-2897.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2897.8-2897.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2901.21-2901.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2903.22-2903.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2417.1-2449.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2426.10-2426.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2424.16-2424.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2419.10-2419.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2418.10-2418.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2452.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2459.16-2459.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2460.10-2460.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2453.10-2453.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2383.1-2414.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2390.16-2390.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2384.10-2384.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2385.10-2385.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2387.10-2387.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2386.10-2386.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2388.10-2388.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2393.10-2393.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2321.1-2349.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2328.10-2328.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2326.16-2326.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2325.10-2325.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2330.10-2330.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2327.10-2327.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2323.10-2323.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2324.10-2324.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2322.10-2322.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2329.10-2329.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2333.10-2333.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2332.10-2332.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2331.10-2331.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2352.1-2380.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2357.16-2357.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2356.10-2356.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2353.10-2353.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2354.10-2354.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2355.10-2355.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2362.10-2362.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1403.1-1635.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1572$262": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1572.33-1572.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1574$263": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1574.34-1574.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1580$264": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1580.34-1580.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1584$265": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1584.34-1584.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$107": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1572.3-1572.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$108": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1574.3-1574.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$109": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1576.3-1576.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$110": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1578.3-1578.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$111": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1580.3-1580.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$112": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1582.3-1582.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$113": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1584.3-1584.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$114": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1586.3-1586.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$115": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1588.3-1588.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1572$262_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1572.33-1572.44"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1574$263_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1574.34-1574.45"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1580$264_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1580.34-1580.45"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1584$265_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1584.34-1584.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1409.16-1409.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1406.16-1406.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1405.16-1405.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1405.22-1405.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1404.16-1404.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1405.29-1405.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1408.16-1408.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1407.16-1407.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1407.22-1407.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1409.22-1409.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1407.29-1407.31"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1637.1-1766.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1703$266": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1703.33-1703.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1705$267": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1705.35-1705.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1711$268": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1711.34-1711.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1715$269": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1715.34-1715.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$116": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1703.3-1703.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$117": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$118": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$119": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$120": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$121": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$122": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$123": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$124": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1703$266_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1703.33-1703.44"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1705$267_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1705.35-1705.46"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1711$268_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1711.34-1711.45"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1715$269_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1715.34-1715.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1643.16-1643.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1640.16-1640.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1639.23-1639.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1639.16-1639.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1638.16-1638.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1639.30-1639.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1642.16-1642.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1641.16-1641.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1641.22-1641.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1643.22-1643.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1641.29-1641.31"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1899.1-2028.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1965$274": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1965.34-1965.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1967$275": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1967.35-1967.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1973$276": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1973.35-1973.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1977$277": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1977.35-1977.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$134": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1965.3-1965.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$135": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1967.3-1967.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$136": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1969.3-1969.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$137": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1971.3-1971.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$138": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1973.3-1973.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1975.3-1975.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$140": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1977.3-1977.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$141": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1979.3-1979.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$142": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1981.3-1981.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1965$274_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1965.34-1965.45"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1967$275_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1967.35-1967.46"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1973$276_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1973.35-1973.46"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1977$277_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1977.35-1977.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1905.16-1905.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1902.16-1902.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1901.23-1901.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1901.16-1901.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1900.16-1900.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1901.30-1901.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1904.16-1904.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1903.23-1903.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1903.16-1903.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1905.22-1905.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1903.30-1903.32"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1768.1-1897.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1834$270": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1834.34-1834.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1836$271": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1836.34-1836.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1842$272": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1842.35-1842.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1846$273": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1846.35-1846.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$125": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1834.3-1834.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$126": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1836.3-1836.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$127": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1838.3-1838.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$128": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1840.3-1840.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$129": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1842.3-1842.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$130": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1844.3-1844.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$131": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1846.3-1846.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$132": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1848.3-1848.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$133": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1850.3-1850.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1834$270_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1834.34-1834.45"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1836$271_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1836.34-1836.45"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1842$272_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1842.35-1842.46"
          }
        },
        "$logic_and$/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1846$273_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1846.35-1846.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1774.16-1774.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1771.16-1771.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1770.16-1770.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1770.22-1770.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1769.16-1769.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1770.29-1770.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1773.16-1773.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1772.23-1772.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1772.16-1772.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1774.22-1774.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:1772.30-1772.32"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2588.1-2602.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2589.8-2589.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2594.9-2594.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2591.8-2591.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2595.9-2595.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2592.8-2592.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2596.9-2596.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2593.8-2593.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2590.8-2590.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2612.1-2626.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2618.9-2618.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2614.8-2614.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2615.8-2615.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2620.9-2620.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2616.8-2616.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2613.8-2613.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2672.1-2723.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2704.9-2704.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2703.9-2703.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2702.9-2702.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2707.9-2707.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2708.9-2708.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2705.9-2705.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2706.9-2706.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2496.1-2557.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2497.15-2497.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2500.14-2500.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2500.26-2500.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2498.15-2498.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2501.20-2501.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2499.14-2499.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2500.49-2500.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2500.42-2500.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2500.33-2500.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2500.8-2500.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2489.1-2494.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2490.8-2490.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2492.8-2492.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_sim.v:2491.8-2491.10"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "src/top.v:3.1-49.10"
      },
      "ports": {
        "clk12": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "enc0_a": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "enc0_b": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "enc1_a": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "enc1_b": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "enc2_a": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "enc2_b": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "pwm0_out": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "pwm1_out": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "pwm2_out": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "clk_div_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 13 ],
            "CO": [ 14 ],
            "I0": [ "0" ],
            "I1": [ 15 ]
          }
        },
        "clk_div_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 16 ],
            "CO": [ 17 ],
            "I0": [ "0" ],
            "I1": [ 18 ]
          }
        },
        "clk_div_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 19 ],
            "CO": [ 16 ],
            "I0": [ "0" ],
            "I1": [ 20 ]
          }
        },
        "clk_div_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 21 ],
            "CO": [ 19 ],
            "I0": [ "0" ],
            "I1": [ 22 ]
          }
        },
        "clk_div_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 14 ],
            "CO": [ 21 ],
            "I0": [ "0" ],
            "I1": [ 23 ]
          }
        },
        "clk_div_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:26.5-27.35|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 24 ],
            "Q": [ 18 ]
          }
        },
        "clk_div_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:26.5-27.35|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 25 ],
            "Q": [ 20 ]
          }
        },
        "clk_div_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:26.5-27.35|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 26 ],
            "Q": [ 22 ]
          }
        },
        "clk_div_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:26.5-27.35|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 27 ],
            "Q": [ 23 ]
          }
        },
        "clk_div_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:26.5-27.35|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 28 ],
            "Q": [ 15 ]
          }
        },
        "clk_div_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:26.5-27.35|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 29 ],
            "Q": [ 13 ]
          }
        },
        "clk_div_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 30 ],
            "I3": [ 17 ],
            "O": [ 31 ]
          }
        },
        "clk_div_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 18 ],
            "I3": [ 16 ],
            "O": [ 24 ]
          }
        },
        "clk_div_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 20 ],
            "I3": [ 19 ],
            "O": [ 25 ]
          }
        },
        "clk_div_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 22 ],
            "I3": [ 21 ],
            "O": [ 26 ]
          }
        },
        "clk_div_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 23 ],
            "I3": [ 14 ],
            "O": [ 27 ]
          }
        },
        "clk_div_SB_LUT4_I2_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 15 ],
            "I3": [ 13 ],
            "O": [ 28 ]
          }
        },
        "clk_div_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 13 ],
            "O": [ 29 ]
          }
        },
        "debounce0_a.button_hist_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:30.30-30.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 32 ],
            "Q": [ 33 ],
            "R": [ 34 ]
          }
        },
        "debounce0_a.button_hist_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:30.30-30.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 35 ],
            "Q": [ 32 ],
            "R": [ 34 ]
          }
        },
        "debounce0_a.button_hist_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:30.30-30.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 36 ],
            "Q": [ 35 ],
            "R": [ 34 ]
          }
        },
        "debounce0_a.button_hist_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:30.30-30.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 37 ],
            "Q": [ 36 ],
            "R": [ 34 ]
          }
        },
        "debounce0_a.button_hist_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:30.30-30.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 38 ],
            "Q": [ 37 ],
            "R": [ 34 ]
          }
        },
        "debounce0_a.button_hist_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:30.30-30.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 39 ],
            "Q": [ 38 ],
            "R": [ 34 ]
          }
        },
        "debounce0_a.button_hist_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:30.30-30.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 40 ],
            "Q": [ 39 ],
            "R": [ 34 ]
          }
        },
        "debounce0_a.button_hist_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:30.30-30.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 4 ],
            "Q": [ 40 ],
            "R": [ 34 ]
          }
        },
        "debounce0_a.clk_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:26.5-27.35|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 31 ],
            "Q": [ 30 ]
          }
        },
        "debounce0_a.debounced_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:30.30-30.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 41 ],
            "E": [ 42 ],
            "Q": [ 43 ],
            "R": [ 34 ]
          }
        },
        "debounce0_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 39 ],
            "I2": [ 38 ],
            "I3": [ 37 ],
            "O": [ 44 ]
          }
        },
        "debounce0_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 36 ],
            "I1": [ 35 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 45 ]
          }
        },
        "debounce0_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 47 ],
            "O": [ 41 ]
          }
        },
        "debounce0_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 39 ],
            "I2": [ 38 ],
            "I3": [ 37 ],
            "O": [ 47 ]
          }
        },
        "debounce0_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 36 ],
            "I1": [ 35 ],
            "I2": [ 32 ],
            "I3": [ 33 ],
            "O": [ 46 ]
          }
        },
        "debounce0_a.debounced_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 44 ],
            "I1": [ 45 ],
            "I2": [ 41 ],
            "I3": [ 3 ],
            "O": [ 42 ]
          }
        },
        "debounce0_b.button_hist_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:31.30-31.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 48 ],
            "Q": [ 49 ],
            "R": [ 34 ]
          }
        },
        "debounce0_b.button_hist_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:31.30-31.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 50 ],
            "Q": [ 48 ],
            "R": [ 34 ]
          }
        },
        "debounce0_b.button_hist_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:31.30-31.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 51 ],
            "Q": [ 50 ],
            "R": [ 34 ]
          }
        },
        "debounce0_b.button_hist_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:31.30-31.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 52 ],
            "Q": [ 51 ],
            "R": [ 34 ]
          }
        },
        "debounce0_b.button_hist_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:31.30-31.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 53 ],
            "Q": [ 52 ],
            "R": [ 34 ]
          }
        },
        "debounce0_b.button_hist_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:31.30-31.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 54 ],
            "Q": [ 53 ],
            "R": [ 34 ]
          }
        },
        "debounce0_b.button_hist_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:31.30-31.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 55 ],
            "Q": [ 54 ],
            "R": [ 34 ]
          }
        },
        "debounce0_b.button_hist_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:31.30-31.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 5 ],
            "Q": [ 55 ],
            "R": [ 34 ]
          }
        },
        "debounce0_b.debounced_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:31.30-31.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 56 ],
            "E": [ 57 ],
            "Q": [ 58 ],
            "R": [ 34 ]
          }
        },
        "debounce0_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 54 ],
            "I2": [ 53 ],
            "I3": [ 52 ],
            "O": [ 59 ]
          }
        },
        "debounce0_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 51 ],
            "I1": [ 50 ],
            "I2": [ 48 ],
            "I3": [ 49 ],
            "O": [ 60 ]
          }
        },
        "debounce0_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 61 ],
            "I3": [ 62 ],
            "O": [ 56 ]
          }
        },
        "debounce0_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 54 ],
            "I2": [ 53 ],
            "I3": [ 52 ],
            "O": [ 62 ]
          }
        },
        "debounce0_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 51 ],
            "I1": [ 50 ],
            "I2": [ 48 ],
            "I3": [ 49 ],
            "O": [ 61 ]
          }
        },
        "debounce0_b.debounced_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 60 ],
            "I2": [ 56 ],
            "I3": [ 3 ],
            "O": [ 57 ]
          }
        },
        "debounce1_a.button_hist_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:33.30-33.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 63 ],
            "Q": [ 64 ],
            "R": [ 34 ]
          }
        },
        "debounce1_a.button_hist_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:33.30-33.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 65 ],
            "Q": [ 63 ],
            "R": [ 34 ]
          }
        },
        "debounce1_a.button_hist_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:33.30-33.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 66 ],
            "Q": [ 65 ],
            "R": [ 34 ]
          }
        },
        "debounce1_a.button_hist_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:33.30-33.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 67 ],
            "Q": [ 66 ],
            "R": [ 34 ]
          }
        },
        "debounce1_a.button_hist_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:33.30-33.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 68 ],
            "Q": [ 67 ],
            "R": [ 34 ]
          }
        },
        "debounce1_a.button_hist_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:33.30-33.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 69 ],
            "Q": [ 68 ],
            "R": [ 34 ]
          }
        },
        "debounce1_a.button_hist_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:33.30-33.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 70 ],
            "Q": [ 69 ],
            "R": [ 34 ]
          }
        },
        "debounce1_a.button_hist_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:33.30-33.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 6 ],
            "Q": [ 70 ],
            "R": [ 34 ]
          }
        },
        "debounce1_a.debounced_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:33.30-33.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 71 ],
            "E": [ 72 ],
            "Q": [ 73 ],
            "R": [ 34 ]
          }
        },
        "debounce1_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 69 ],
            "I2": [ 68 ],
            "I3": [ 67 ],
            "O": [ 74 ]
          }
        },
        "debounce1_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 65 ],
            "I2": [ 63 ],
            "I3": [ 64 ],
            "O": [ 75 ]
          }
        },
        "debounce1_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 76 ],
            "I3": [ 77 ],
            "O": [ 71 ]
          }
        },
        "debounce1_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 69 ],
            "I2": [ 68 ],
            "I3": [ 67 ],
            "O": [ 77 ]
          }
        },
        "debounce1_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 65 ],
            "I2": [ 63 ],
            "I3": [ 64 ],
            "O": [ 76 ]
          }
        },
        "debounce1_a.debounced_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 74 ],
            "I1": [ 75 ],
            "I2": [ 71 ],
            "I3": [ 3 ],
            "O": [ 72 ]
          }
        },
        "debounce1_b.button_hist_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:34.30-34.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 78 ],
            "Q": [ 79 ],
            "R": [ 34 ]
          }
        },
        "debounce1_b.button_hist_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:34.30-34.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 80 ],
            "Q": [ 78 ],
            "R": [ 34 ]
          }
        },
        "debounce1_b.button_hist_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:34.30-34.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 81 ],
            "Q": [ 80 ],
            "R": [ 34 ]
          }
        },
        "debounce1_b.button_hist_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:34.30-34.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 82 ],
            "Q": [ 81 ],
            "R": [ 34 ]
          }
        },
        "debounce1_b.button_hist_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:34.30-34.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 83 ],
            "Q": [ 82 ],
            "R": [ 34 ]
          }
        },
        "debounce1_b.button_hist_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:34.30-34.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 84 ],
            "Q": [ 83 ],
            "R": [ 34 ]
          }
        },
        "debounce1_b.button_hist_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:34.30-34.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 85 ],
            "Q": [ 84 ],
            "R": [ 34 ]
          }
        },
        "debounce1_b.button_hist_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:34.30-34.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 7 ],
            "Q": [ 85 ],
            "R": [ 34 ]
          }
        },
        "debounce1_b.debounced_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:34.30-34.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 86 ],
            "E": [ 87 ],
            "Q": [ 88 ],
            "R": [ 34 ]
          }
        },
        "debounce1_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 85 ],
            "I1": [ 84 ],
            "I2": [ 83 ],
            "I3": [ 82 ],
            "O": [ 89 ]
          }
        },
        "debounce1_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 80 ],
            "I2": [ 78 ],
            "I3": [ 79 ],
            "O": [ 90 ]
          }
        },
        "debounce1_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 91 ],
            "I3": [ 92 ],
            "O": [ 86 ]
          }
        },
        "debounce1_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 85 ],
            "I1": [ 84 ],
            "I2": [ 83 ],
            "I3": [ 82 ],
            "O": [ 92 ]
          }
        },
        "debounce1_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 80 ],
            "I2": [ 78 ],
            "I3": [ 79 ],
            "O": [ 91 ]
          }
        },
        "debounce1_b.debounced_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 89 ],
            "I1": [ 90 ],
            "I2": [ 86 ],
            "I3": [ 3 ],
            "O": [ 87 ]
          }
        },
        "debounce2_a.button_hist_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:36.30-36.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 93 ],
            "Q": [ 94 ],
            "R": [ 34 ]
          }
        },
        "debounce2_a.button_hist_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:36.30-36.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 95 ],
            "Q": [ 93 ],
            "R": [ 34 ]
          }
        },
        "debounce2_a.button_hist_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:36.30-36.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 96 ],
            "Q": [ 95 ],
            "R": [ 34 ]
          }
        },
        "debounce2_a.button_hist_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:36.30-36.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 8 ],
            "Q": [ 96 ],
            "R": [ 34 ]
          }
        },
        "debounce2_a.button_hist_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:36.30-36.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 97 ],
            "Q": [ 98 ],
            "R": [ 34 ]
          }
        },
        "debounce2_a.button_hist_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:36.30-36.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 99 ],
            "Q": [ 97 ],
            "R": [ 34 ]
          }
        },
        "debounce2_a.button_hist_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:36.30-36.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 100 ],
            "Q": [ 99 ],
            "R": [ 34 ]
          }
        },
        "debounce2_a.button_hist_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:36.30-36.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 94 ],
            "Q": [ 100 ],
            "R": [ 34 ]
          }
        },
        "debounce2_a.debounced_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:36.30-36.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 101 ],
            "E": [ 102 ],
            "Q": [ 103 ],
            "R": [ 34 ]
          }
        },
        "debounce2_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 96 ],
            "I1": [ 95 ],
            "I2": [ 93 ],
            "I3": [ 94 ],
            "O": [ 104 ]
          }
        },
        "debounce2_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 100 ],
            "I1": [ 99 ],
            "I2": [ 97 ],
            "I3": [ 98 ],
            "O": [ 105 ]
          }
        },
        "debounce2_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 106 ],
            "I3": [ 107 ],
            "O": [ 101 ]
          }
        },
        "debounce2_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 96 ],
            "I1": [ 95 ],
            "I2": [ 93 ],
            "I3": [ 94 ],
            "O": [ 107 ]
          }
        },
        "debounce2_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 100 ],
            "I1": [ 99 ],
            "I2": [ 97 ],
            "I3": [ 98 ],
            "O": [ 106 ]
          }
        },
        "debounce2_a.debounced_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 105 ],
            "I2": [ 101 ],
            "I3": [ 3 ],
            "O": [ 102 ]
          }
        },
        "debounce2_b.button_hist_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:37.30-37.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 108 ],
            "Q": [ 109 ],
            "R": [ 34 ]
          }
        },
        "debounce2_b.button_hist_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:37.30-37.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 110 ],
            "Q": [ 108 ],
            "R": [ 34 ]
          }
        },
        "debounce2_b.button_hist_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:37.30-37.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 111 ],
            "Q": [ 110 ],
            "R": [ 34 ]
          }
        },
        "debounce2_b.button_hist_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:37.30-37.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 112 ],
            "Q": [ 111 ],
            "R": [ 34 ]
          }
        },
        "debounce2_b.button_hist_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:37.30-37.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 113 ],
            "Q": [ 112 ],
            "R": [ 34 ]
          }
        },
        "debounce2_b.button_hist_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:37.30-37.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 114 ],
            "Q": [ 113 ],
            "R": [ 34 ]
          }
        },
        "debounce2_b.button_hist_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:37.30-37.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 115 ],
            "Q": [ 114 ],
            "R": [ 34 ]
          }
        },
        "debounce2_b.button_hist_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:37.30-37.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 9 ],
            "Q": [ 115 ],
            "R": [ 34 ]
          }
        },
        "debounce2_b.debounced_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:37.30-37.107|src/debounce.v:14.5-30.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 116 ],
            "E": [ 117 ],
            "Q": [ 118 ],
            "R": [ 34 ]
          }
        },
        "debounce2_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 114 ],
            "I2": [ 113 ],
            "I3": [ 112 ],
            "O": [ 119 ]
          }
        },
        "debounce2_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 111 ],
            "I1": [ 110 ],
            "I2": [ 108 ],
            "I3": [ 109 ],
            "O": [ 120 ]
          }
        },
        "debounce2_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 122 ],
            "O": [ 116 ]
          }
        },
        "debounce2_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 114 ],
            "I2": [ 113 ],
            "I3": [ 112 ],
            "O": [ 122 ]
          }
        },
        "debounce2_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 111 ],
            "I1": [ 110 ],
            "I2": [ 108 ],
            "I3": [ 109 ],
            "O": [ 121 ]
          }
        },
        "debounce2_b.debounced_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 119 ],
            "I1": [ 120 ],
            "I2": [ 116 ],
            "I3": [ 3 ],
            "O": [ 117 ]
          }
        },
        "encoder0.old_a_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 43 ],
            "Q": [ 123 ],
            "R": [ 34 ]
          }
        },
        "encoder0.old_b_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 58 ],
            "Q": [ 124 ],
            "R": [ 34 ]
          }
        },
        "encoder0.old_b_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 124 ],
            "I2": [ 123 ],
            "I3": [ 43 ],
            "O": [ 125 ]
          }
        },
        "encoder0.old_b_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000110000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 124 ],
            "I2": [ 123 ],
            "I3": [ 43 ],
            "O": [ 126 ]
          }
        },
        "encoder0.old_b_SB_LUT4_I1_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 3 ],
            "O": [ 127 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 128 ],
            "E": [ 127 ],
            "Q": [ 129 ],
            "R": [ 34 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 130 ],
            "E": [ 127 ],
            "Q": [ 131 ],
            "R": [ 34 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 132 ],
            "I2": [ 131 ],
            "I3": [ 133 ],
            "O": [ 130 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 134 ],
            "E": [ 127 ],
            "Q": [ 135 ],
            "R": [ 34 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 136 ],
            "I2": [ 135 ],
            "I3": [ 137 ],
            "O": [ 134 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 138 ],
            "E": [ 127 ],
            "Q": [ 139 ],
            "R": [ 34 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 140 ],
            "I2": [ 139 ],
            "I3": [ 141 ],
            "O": [ 138 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 142 ],
            "E": [ 127 ],
            "Q": [ 143 ],
            "R": [ 34 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 144 ],
            "I2": [ 143 ],
            "I3": [ 145 ],
            "O": [ 142 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 146 ],
            "E": [ 127 ],
            "Q": [ 147 ],
            "R": [ 34 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 148 ],
            "I2": [ 147 ],
            "I3": [ 149 ],
            "O": [ 146 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 150 ],
            "E": [ 127 ],
            "Q": [ 151 ],
            "R": [ 34 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010101011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ "0" ],
            "I2": [ 151 ],
            "I3": [ 152 ],
            "O": [ 150 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 153 ],
            "E": [ 127 ],
            "Q": [ 152 ],
            "R": [ 34 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 152 ],
            "O": [ 153 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 154 ],
            "I2": [ 129 ],
            "I3": [ 155 ],
            "O": [ 128 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 132 ],
            "CO": [ 154 ],
            "I0": [ 131 ],
            "I1": [ "1" ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 136 ],
            "CO": [ 132 ],
            "I0": [ 135 ],
            "I1": [ "1" ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 140 ],
            "CO": [ 136 ],
            "I0": [ 139 ],
            "I1": [ "1" ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 144 ],
            "CO": [ 140 ],
            "I0": [ 143 ],
            "I1": [ "1" ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 148 ],
            "CO": [ 144 ],
            "I0": [ 147 ],
            "I1": [ "1" ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 152 ],
            "CO": [ 148 ],
            "I0": [ 151 ],
            "I1": [ "1" ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 133 ],
            "CO": [ 155 ],
            "I0": [ "0" ],
            "I1": [ 131 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 137 ],
            "CO": [ 133 ],
            "I0": [ "0" ],
            "I1": [ 135 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 141 ],
            "CO": [ 137 ],
            "I0": [ "0" ],
            "I1": [ 139 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 145 ],
            "CO": [ 141 ],
            "I0": [ "0" ],
            "I1": [ 143 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 149 ],
            "CO": [ 145 ],
            "I0": [ "0" ],
            "I1": [ 147 ]
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 152 ],
            "CO": [ 149 ],
            "I0": [ "0" ],
            "I1": [ 151 ]
          }
        },
        "encoder1.old_a_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 73 ],
            "Q": [ 156 ],
            "R": [ 34 ]
          }
        },
        "encoder1.old_b_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 88 ],
            "Q": [ 157 ],
            "R": [ 34 ]
          }
        },
        "encoder1.old_b_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 156 ],
            "I3": [ 73 ],
            "O": [ 158 ]
          }
        },
        "encoder1.old_b_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 156 ],
            "I3": [ 73 ],
            "O": [ 159 ]
          }
        },
        "encoder1.old_b_SB_LUT4_I1_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 159 ],
            "I2": [ 158 ],
            "I3": [ 3 ],
            "O": [ 160 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 161 ],
            "E": [ 160 ],
            "Q": [ 162 ],
            "R": [ 34 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 163 ],
            "E": [ 160 ],
            "Q": [ 164 ],
            "R": [ 34 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001110000110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 164 ],
            "I2": [ 165 ],
            "I3": [ 166 ],
            "O": [ 163 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 167 ],
            "E": [ 160 ],
            "Q": [ 168 ],
            "R": [ 34 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 169 ],
            "I2": [ 168 ],
            "I3": [ 170 ],
            "O": [ 167 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 171 ],
            "E": [ 160 ],
            "Q": [ 172 ],
            "R": [ 34 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 173 ],
            "I2": [ 172 ],
            "I3": [ 174 ],
            "O": [ 171 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 175 ],
            "E": [ 160 ],
            "Q": [ 176 ],
            "R": [ 34 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 177 ],
            "I2": [ 176 ],
            "I3": [ 178 ],
            "O": [ 175 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 179 ],
            "E": [ 160 ],
            "Q": [ 180 ],
            "R": [ 34 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 181 ],
            "I2": [ 180 ],
            "I3": [ 182 ],
            "O": [ 179 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 183 ],
            "E": [ 160 ],
            "Q": [ 184 ],
            "R": [ 34 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010101011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ "0" ],
            "I2": [ 184 ],
            "I3": [ 185 ],
            "O": [ 183 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 186 ],
            "E": [ 160 ],
            "Q": [ 185 ],
            "R": [ 34 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 185 ],
            "O": [ 186 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001110000110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 162 ],
            "I2": [ 187 ],
            "I3": [ 188 ],
            "O": [ 161 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 165 ],
            "CO": [ 187 ],
            "I0": [ "0" ],
            "I1": [ 164 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 170 ],
            "CO": [ 165 ],
            "I0": [ "0" ],
            "I1": [ 168 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 174 ],
            "CO": [ 170 ],
            "I0": [ "0" ],
            "I1": [ 172 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 178 ],
            "CO": [ 174 ],
            "I0": [ "0" ],
            "I1": [ 176 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 182 ],
            "CO": [ 178 ],
            "I0": [ "0" ],
            "I1": [ 180 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 185 ],
            "CO": [ 182 ],
            "I0": [ "0" ],
            "I1": [ 184 ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 166 ],
            "CO": [ 188 ],
            "I0": [ 164 ],
            "I1": [ "1" ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 166 ],
            "I0": [ 168 ],
            "I1": [ "1" ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 173 ],
            "CO": [ 169 ],
            "I0": [ 172 ],
            "I1": [ "1" ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 177 ],
            "CO": [ 173 ],
            "I0": [ 176 ],
            "I1": [ "1" ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 181 ],
            "CO": [ 177 ],
            "I0": [ 180 ],
            "I1": [ "1" ]
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:41.26-41.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 185 ],
            "CO": [ 181 ],
            "I0": [ 184 ],
            "I1": [ "1" ]
          }
        },
        "encoder2.old_a_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 103 ],
            "Q": [ 189 ],
            "R": [ 34 ]
          }
        },
        "encoder2.old_b_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 118 ],
            "Q": [ 190 ],
            "R": [ 34 ]
          }
        },
        "encoder2.old_b_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 190 ],
            "I2": [ 189 ],
            "I3": [ 103 ],
            "O": [ 191 ]
          }
        },
        "encoder2.old_b_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000110000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 190 ],
            "I2": [ 189 ],
            "I3": [ 103 ],
            "O": [ 192 ]
          }
        },
        "encoder2.old_b_SB_LUT4_I1_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 192 ],
            "I3": [ 3 ],
            "O": [ 193 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 194 ],
            "E": [ 193 ],
            "Q": [ 195 ],
            "R": [ 34 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 196 ],
            "E": [ 193 ],
            "Q": [ 197 ],
            "R": [ 34 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 198 ],
            "I2": [ 197 ],
            "I3": [ 199 ],
            "O": [ 196 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 200 ],
            "E": [ 193 ],
            "Q": [ 201 ],
            "R": [ 34 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 202 ],
            "I2": [ 201 ],
            "I3": [ 203 ],
            "O": [ 200 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 204 ],
            "E": [ 193 ],
            "Q": [ 205 ],
            "R": [ 34 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 206 ],
            "I2": [ 205 ],
            "I3": [ 207 ],
            "O": [ 204 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 208 ],
            "E": [ 193 ],
            "Q": [ 209 ],
            "R": [ 34 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 210 ],
            "I2": [ 209 ],
            "I3": [ 211 ],
            "O": [ 208 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 212 ],
            "E": [ 193 ],
            "Q": [ 213 ],
            "R": [ 34 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 214 ],
            "I2": [ 213 ],
            "I3": [ 215 ],
            "O": [ 212 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 216 ],
            "E": [ 193 ],
            "Q": [ 217 ],
            "R": [ 34 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010101011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ "0" ],
            "I2": [ 217 ],
            "I3": [ 218 ],
            "O": [ 216 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:17.5-42.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 219 ],
            "E": [ 193 ],
            "Q": [ 218 ],
            "R": [ 34 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 218 ],
            "O": [ 219 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000011111010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 220 ],
            "I2": [ 195 ],
            "I3": [ 221 ],
            "O": [ 194 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 198 ],
            "CO": [ 220 ],
            "I0": [ 197 ],
            "I1": [ "1" ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 202 ],
            "CO": [ 198 ],
            "I0": [ 201 ],
            "I1": [ "1" ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 206 ],
            "CO": [ 202 ],
            "I0": [ 205 ],
            "I1": [ "1" ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 210 ],
            "CO": [ 206 ],
            "I0": [ 209 ],
            "I1": [ "1" ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 214 ],
            "CO": [ 210 ],
            "I0": [ 213 ],
            "I1": [ "1" ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 218 ],
            "CO": [ 214 ],
            "I0": [ 217 ],
            "I1": [ "1" ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 199 ],
            "CO": [ 221 ],
            "I0": [ "0" ],
            "I1": [ 197 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 203 ],
            "CO": [ 199 ],
            "I0": [ "0" ],
            "I1": [ 201 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 207 ],
            "CO": [ 203 ],
            "I0": [ "0" ],
            "I1": [ 205 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 211 ],
            "CO": [ 207 ],
            "I0": [ "0" ],
            "I1": [ 209 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 215 ],
            "CO": [ 211 ],
            "I0": [ "0" ],
            "I1": [ 213 ]
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 218 ],
            "CO": [ 215 ],
            "I0": [ "0" ],
            "I1": [ 217 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 222 ],
            "Q": [ 223 ],
            "R": [ 34 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 224 ],
            "Q": [ 225 ],
            "R": [ 34 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 226 ],
            "Q": [ 227 ],
            "R": [ 34 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 228 ],
            "Q": [ 229 ],
            "R": [ 34 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 230 ],
            "Q": [ 231 ],
            "R": [ 34 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 232 ],
            "Q": [ 233 ],
            "R": [ 34 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 234 ],
            "Q": [ 235 ],
            "R": [ 34 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 236 ],
            "Q": [ 237 ],
            "R": [ 34 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 223 ],
            "O": [ 238 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_7_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 225 ],
            "O": [ 239 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_7_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 227 ],
            "O": [ 240 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_7_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 235 ],
            "O": [ 241 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_7_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 229 ],
            "O": [ 242 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_7_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 231 ],
            "O": [ 243 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_7_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 233 ],
            "O": [ 244 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_7_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 237 ],
            "O": [ 236 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 223 ],
            "I3": [ 245 ],
            "O": [ 222 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 225 ],
            "I3": [ 246 ],
            "O": [ 224 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 227 ],
            "I3": [ 247 ],
            "O": [ 226 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 229 ],
            "I3": [ 248 ],
            "O": [ 228 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 231 ],
            "I3": [ 249 ],
            "O": [ 230 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 250 ],
            "O": [ 232 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 235 ],
            "I3": [ 237 ],
            "O": [ 234 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 246 ],
            "CO": [ 245 ],
            "I0": [ "0" ],
            "I1": [ 225 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 247 ],
            "CO": [ 246 ],
            "I0": [ "0" ],
            "I1": [ 227 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 248 ],
            "CO": [ 247 ],
            "I0": [ "0" ],
            "I1": [ 229 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 249 ],
            "CO": [ 248 ],
            "I0": [ "0" ],
            "I1": [ 231 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 250 ],
            "CO": [ 249 ],
            "I0": [ "0" ],
            "I1": [ 233 ]
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 237 ],
            "CO": [ 250 ],
            "I0": [ "0" ],
            "I1": [ 235 ]
          }
        },
        "pwm0_out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 251 ],
            "I2": [ 3 ],
            "I3": [ 252 ],
            "O": [ 10 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 254 ],
            "I2": [ 255 ],
            "I3": [ 256 ],
            "O": [ 251 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 147 ],
            "I2": [ 223 ],
            "I3": [ 129 ],
            "O": [ 256 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 143 ],
            "I2": [ 151 ],
            "I3": [ 235 ],
            "O": [ 255 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 237 ],
            "I2": [ 225 ],
            "I3": [ 131 ],
            "O": [ 254 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 229 ],
            "I1": [ 139 ],
            "I2": [ 227 ],
            "I3": [ 135 ],
            "O": [ 253 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 257 ],
            "CO": [ 252 ],
            "I0": [ 129 ],
            "I1": [ 238 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 258 ],
            "CO": [ 257 ],
            "I0": [ 131 ],
            "I1": [ 239 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 259 ],
            "CO": [ 258 ],
            "I0": [ 135 ],
            "I1": [ 240 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 260 ],
            "CO": [ 259 ],
            "I0": [ 139 ],
            "I1": [ 242 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 261 ],
            "CO": [ 260 ],
            "I0": [ 143 ],
            "I1": [ 243 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 262 ],
            "CO": [ 261 ],
            "I0": [ 147 ],
            "I1": [ 244 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 263 ],
            "CO": [ 262 ],
            "I0": [ 151 ],
            "I1": [ 241 ]
          }
        },
        "pwm0_out_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 263 ],
            "I0": [ 152 ],
            "I1": [ 236 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 264 ],
            "Q": [ 265 ],
            "R": [ 34 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 266 ],
            "Q": [ 267 ],
            "R": [ 34 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 268 ],
            "Q": [ 269 ],
            "R": [ 34 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 270 ],
            "Q": [ 271 ],
            "R": [ 34 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 272 ],
            "Q": [ 273 ],
            "R": [ 34 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 274 ],
            "Q": [ 275 ],
            "R": [ 34 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 276 ],
            "Q": [ 277 ],
            "R": [ 34 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 278 ],
            "Q": [ 279 ],
            "R": [ 34 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 265 ],
            "O": [ 280 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_7_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 267 ],
            "O": [ 281 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_7_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 269 ],
            "O": [ 282 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_7_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 271 ],
            "O": [ 283 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_7_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 273 ],
            "O": [ 284 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_7_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 275 ],
            "O": [ 285 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_7_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 277 ],
            "O": [ 286 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_7_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 279 ],
            "O": [ 278 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 265 ],
            "I3": [ 287 ],
            "O": [ 264 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 288 ],
            "O": [ 266 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 269 ],
            "I3": [ 289 ],
            "O": [ 268 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 271 ],
            "I3": [ 290 ],
            "O": [ 270 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 273 ],
            "I3": [ 291 ],
            "O": [ 272 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 275 ],
            "I3": [ 292 ],
            "O": [ 274 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 277 ],
            "I3": [ 279 ],
            "O": [ 276 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 288 ],
            "CO": [ 287 ],
            "I0": [ "0" ],
            "I1": [ 267 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 289 ],
            "CO": [ 288 ],
            "I0": [ "0" ],
            "I1": [ 269 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 290 ],
            "CO": [ 289 ],
            "I0": [ "0" ],
            "I1": [ 271 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 291 ],
            "CO": [ 290 ],
            "I0": [ "0" ],
            "I1": [ 273 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 292 ],
            "CO": [ 291 ],
            "I0": [ "0" ],
            "I1": [ 275 ]
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 279 ],
            "CO": [ 292 ],
            "I0": [ "0" ],
            "I1": [ 277 ]
          }
        },
        "pwm1_out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 293 ],
            "I3": [ 294 ],
            "O": [ 11 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 296 ],
            "I2": [ 297 ],
            "I3": [ 298 ],
            "O": [ 293 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 299 ],
            "O": [ 294 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 300 ],
            "CO": [ 299 ],
            "I0": [ 162 ],
            "I1": [ 280 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 301 ],
            "CO": [ 300 ],
            "I0": [ 164 ],
            "I1": [ 281 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 302 ],
            "CO": [ 301 ],
            "I0": [ 168 ],
            "I1": [ 282 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 303 ],
            "CO": [ 302 ],
            "I0": [ 172 ],
            "I1": [ 283 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 304 ],
            "CO": [ 303 ],
            "I0": [ 176 ],
            "I1": [ 284 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 305 ],
            "CO": [ 304 ],
            "I0": [ 180 ],
            "I1": [ 285 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 306 ],
            "CO": [ 305 ],
            "I0": [ 184 ],
            "I1": [ 286 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 306 ],
            "I0": [ 185 ],
            "I1": [ 278 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 267 ],
            "I1": [ 164 ],
            "I2": [ 265 ],
            "I3": [ 162 ],
            "O": [ 296 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 185 ],
            "I1": [ 279 ],
            "I2": [ 277 ],
            "I3": [ 184 ],
            "O": [ 295 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 275 ],
            "I1": [ 180 ],
            "I2": [ 273 ],
            "I3": [ 176 ],
            "O": [ 298 ]
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 271 ],
            "I1": [ 172 ],
            "I2": [ 269 ],
            "I3": [ 168 ],
            "O": [ 297 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 307 ],
            "Q": [ 308 ],
            "R": [ 34 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 309 ],
            "Q": [ 310 ],
            "R": [ 34 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 311 ],
            "Q": [ 312 ],
            "R": [ 34 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 313 ],
            "Q": [ 314 ],
            "R": [ 34 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 315 ],
            "Q": [ 316 ],
            "R": [ 34 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 317 ],
            "Q": [ 318 ],
            "R": [ 34 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 319 ],
            "Q": [ 320 ],
            "R": [ 34 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:16.5-21.8|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 30 ],
            "D": [ 321 ],
            "Q": [ 322 ],
            "R": [ 34 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 308 ],
            "O": [ 323 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_7_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 310 ],
            "O": [ 324 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_7_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 318 ],
            "O": [ 325 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_7_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 312 ],
            "O": [ 326 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_7_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 314 ],
            "O": [ 327 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_7_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 316 ],
            "O": [ 328 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_7_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 320 ],
            "O": [ 329 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_7_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 322 ],
            "O": [ 321 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 308 ],
            "I3": [ 330 ],
            "O": [ 307 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 310 ],
            "I3": [ 331 ],
            "O": [ 309 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 312 ],
            "I3": [ 332 ],
            "O": [ 311 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 314 ],
            "I3": [ 333 ],
            "O": [ 313 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 316 ],
            "I3": [ 334 ],
            "O": [ 315 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 318 ],
            "I3": [ 335 ],
            "O": [ 317 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 320 ],
            "I3": [ 322 ],
            "O": [ 319 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 331 ],
            "CO": [ 330 ],
            "I0": [ "0" ],
            "I1": [ 310 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 332 ],
            "CO": [ 331 ],
            "I0": [ "0" ],
            "I1": [ 312 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 333 ],
            "CO": [ 332 ],
            "I0": [ "0" ],
            "I1": [ 314 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 334 ],
            "CO": [ 333 ],
            "I0": [ "0" ],
            "I1": [ 316 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 335 ],
            "CO": [ 334 ],
            "I0": [ "0" ],
            "I1": [ 318 ]
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 322 ],
            "CO": [ 335 ],
            "I0": [ "0" ],
            "I1": [ 320 ]
          }
        },
        "pwm2_out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 336 ],
            "I2": [ 337 ],
            "I3": [ 338 ],
            "O": [ 12 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 320 ],
            "I2": [ 217 ],
            "I3": [ 339 ],
            "O": [ 337 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 218 ],
            "I1": [ 322 ],
            "I2": [ 340 ],
            "I3": [ 341 ],
            "O": [ 336 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ 213 ],
            "I2": [ 310 ],
            "I3": [ 197 ],
            "O": [ 340 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 312 ],
            "I1": [ 201 ],
            "I2": [ 308 ],
            "I3": [ 195 ],
            "O": [ 341 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 342 ],
            "O": [ 338 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 343 ],
            "CO": [ 342 ],
            "I0": [ 195 ],
            "I1": [ 323 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 344 ],
            "CO": [ 343 ],
            "I0": [ 197 ],
            "I1": [ 324 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 345 ],
            "CO": [ 344 ],
            "I0": [ 201 ],
            "I1": [ 326 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 346 ],
            "CO": [ 345 ],
            "I0": [ 205 ],
            "I1": [ 327 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 347 ],
            "CO": [ 346 ],
            "I0": [ 209 ],
            "I1": [ 328 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 348 ],
            "CO": [ 347 ],
            "I0": [ 213 ],
            "I1": [ 325 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 349 ],
            "CO": [ 348 ],
            "I0": [ 217 ],
            "I1": [ 329 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 349 ],
            "I0": [ 218 ],
            "I1": [ 321 ]
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 316 ],
            "I1": [ 209 ],
            "I2": [ 314 ],
            "I3": [ 205 ],
            "O": [ 339 ]
          }
        },
        "reset_n_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3 ],
            "O": [ 34 ]
          }
        }
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "src/top.v:25.10-25.13"
          }
        },
        "clk12": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "src/top.v:4.11-4.16"
          }
        },
        "clk_div": {
          "hide_name": 0,
          "bits": [ 13, 15, 23, 22, 20, 18, 30 ],
          "attributes": {
            "src": "src/top.v:23.15-23.22"
          }
        },
        "clk_div_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ "0", 13, 14, 21, 19, 16, 17 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "clk_div_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 29, 28, 27, 26, 25, 24, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:27.20-27.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "debounce0_a.button": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "debounce0_a button",
            "src": "src/top.v:30.30-30.107|src/debounce.v:8.16-8.22"
          }
        },
        "debounce0_a.button_hist": {
          "hide_name": 0,
          "bits": [ 40, 39, 38, 37, 36, 35, 32, 33 ],
          "attributes": {
            "hdlname": "debounce0_a button_hist",
            "src": "src/top.v:30.30-30.107|src/debounce.v:12.24-12.35"
          }
        },
        "debounce0_a.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "debounce0_a clk",
            "src": "src/top.v:30.30-30.107|src/debounce.v:6.16-6.19"
          }
        },
        "debounce0_a.debounced": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "debounce0_a debounced",
            "src": "src/top.v:30.30-30.107|src/debounce.v:9.16-9.25"
          }
        },
        "debounce0_a.debounced_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 44, 45, 41, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce0_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 46, 47 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce0_a.debounced_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "debounce0_b.button": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "debounce0_b button",
            "src": "src/top.v:31.30-31.107|src/debounce.v:8.16-8.22"
          }
        },
        "debounce0_b.button_hist": {
          "hide_name": 0,
          "bits": [ 55, 54, 53, 52, 51, 50, 48, 49 ],
          "attributes": {
            "hdlname": "debounce0_b button_hist",
            "src": "src/top.v:31.30-31.107|src/debounce.v:12.24-12.35"
          }
        },
        "debounce0_b.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "debounce0_b clk",
            "src": "src/top.v:31.30-31.107|src/debounce.v:6.16-6.19"
          }
        },
        "debounce0_b.debounced": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "hdlname": "debounce0_b debounced",
            "src": "src/top.v:31.30-31.107|src/debounce.v:9.16-9.25"
          }
        },
        "debounce0_b.debounced_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 59, 60, 56, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce0_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 61, 62 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce0_b.debounced_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "debounce1_a.button": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "debounce1_a button",
            "src": "src/top.v:33.30-33.107|src/debounce.v:8.16-8.22"
          }
        },
        "debounce1_a.button_hist": {
          "hide_name": 0,
          "bits": [ 70, 69, 68, 67, 66, 65, 63, 64 ],
          "attributes": {
            "hdlname": "debounce1_a button_hist",
            "src": "src/top.v:33.30-33.107|src/debounce.v:12.24-12.35"
          }
        },
        "debounce1_a.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "debounce1_a clk",
            "src": "src/top.v:33.30-33.107|src/debounce.v:6.16-6.19"
          }
        },
        "debounce1_a.debounced": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "hdlname": "debounce1_a debounced",
            "src": "src/top.v:33.30-33.107|src/debounce.v:9.16-9.25"
          }
        },
        "debounce1_a.debounced_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 74, 75, 71, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce1_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 76, 77 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce1_a.debounced_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
          }
        },
        "debounce1_b.button": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "debounce1_b button",
            "src": "src/top.v:34.30-34.107|src/debounce.v:8.16-8.22"
          }
        },
        "debounce1_b.button_hist": {
          "hide_name": 0,
          "bits": [ 85, 84, 83, 82, 81, 80, 78, 79 ],
          "attributes": {
            "hdlname": "debounce1_b button_hist",
            "src": "src/top.v:34.30-34.107|src/debounce.v:12.24-12.35"
          }
        },
        "debounce1_b.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "debounce1_b clk",
            "src": "src/top.v:34.30-34.107|src/debounce.v:6.16-6.19"
          }
        },
        "debounce1_b.debounced": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "hdlname": "debounce1_b debounced",
            "src": "src/top.v:34.30-34.107|src/debounce.v:9.16-9.25"
          }
        },
        "debounce1_b.debounced_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 89, 90, 86, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce1_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 91, 92 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce1_b.debounced_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "debounce2_a.button": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "debounce2_a button",
            "src": "src/top.v:36.30-36.107|src/debounce.v:8.16-8.22"
          }
        },
        "debounce2_a.button_hist": {
          "hide_name": 0,
          "bits": [ 96, 95, 93, 94, 100, 99, 97, 98 ],
          "attributes": {
            "hdlname": "debounce2_a button_hist",
            "src": "src/top.v:36.30-36.107|src/debounce.v:12.24-12.35"
          }
        },
        "debounce2_a.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "debounce2_a clk",
            "src": "src/top.v:36.30-36.107|src/debounce.v:6.16-6.19"
          }
        },
        "debounce2_a.debounced": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "hdlname": "debounce2_a debounced",
            "src": "src/top.v:36.30-36.107|src/debounce.v:9.16-9.25"
          }
        },
        "debounce2_a.debounced_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 104, 105, 101, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce2_a.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 106, 107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce2_a.debounced_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "debounce2_b.button": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "debounce2_b button",
            "src": "src/top.v:37.30-37.107|src/debounce.v:8.16-8.22"
          }
        },
        "debounce2_b.button_hist": {
          "hide_name": 0,
          "bits": [ 115, 114, 113, 112, 111, 110, 108, 109 ],
          "attributes": {
            "hdlname": "debounce2_b button_hist",
            "src": "src/top.v:37.30-37.107|src/debounce.v:12.24-12.35"
          }
        },
        "debounce2_b.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "debounce2_b clk",
            "src": "src/top.v:37.30-37.107|src/debounce.v:6.16-6.19"
          }
        },
        "debounce2_b.debounced": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "hdlname": "debounce2_b debounced",
            "src": "src/top.v:37.30-37.107|src/debounce.v:9.16-9.25"
          }
        },
        "debounce2_b.debounced_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 119, 120, 116, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce2_b.debounced_SB_DFFESR_Q_D_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 121, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "debounce2_b.debounced_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "enc0": {
          "hide_name": 0,
          "bits": [ 152, 151, 147, 143, 139, 135, 131, 129 ],
          "attributes": {
            "src": "src/top.v:21.16-21.20"
          }
        },
        "enc0_a": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "src/top.v:6.11-6.17"
          }
        },
        "enc0_a_db": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "src/top.v:18.10-18.19"
          }
        },
        "enc0_b": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "src/top.v:7.11-7.17"
          }
        },
        "enc0_b_db": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "src/top.v:18.21-18.30"
          }
        },
        "enc1": {
          "hide_name": 0,
          "bits": [ 185, 184, 180, 176, 172, 168, 164, 162 ],
          "attributes": {
            "src": "src/top.v:21.22-21.26"
          }
        },
        "enc1_a": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "src/top.v:8.11-8.17"
          }
        },
        "enc1_a_db": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "src/top.v:19.10-19.19"
          }
        },
        "enc1_b": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "src/top.v:9.11-9.17"
          }
        },
        "enc1_b_db": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "src/top.v:19.21-19.30"
          }
        },
        "enc2": {
          "hide_name": 0,
          "bits": [ 218, 217, 213, 209, 205, 201, 197, 195 ],
          "attributes": {
            "src": "src/top.v:21.28-21.32"
          }
        },
        "enc2_a": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "src/top.v:10.11-10.17"
          }
        },
        "enc2_a_db": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "src/top.v:20.10-20.19"
          }
        },
        "enc2_b": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "src/top.v:11.11-11.17"
          }
        },
        "enc2_b_db": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "src/top.v:20.21-20.30"
          }
        },
        "encoder0.a": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "encoder0 a",
            "src": "src/top.v:40.26-40.104|src/encoder.v:9.11-9.12"
          }
        },
        "encoder0.b": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "hdlname": "encoder0 b",
            "src": "src/top.v:40.26-40.104|src/encoder.v:10.11-10.12"
          }
        },
        "encoder0.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "encoder0 clk",
            "src": "src/top.v:40.26-40.104|src/encoder.v:7.11-7.14"
          }
        },
        "encoder0.old_a": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "hdlname": "encoder0 old_a",
            "src": "src/top.v:40.26-40.104|src/encoder.v:14.9-14.14"
          }
        },
        "encoder0.old_b": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "hdlname": "encoder0 old_b",
            "src": "src/top.v:40.26-40.104|src/encoder.v:15.9-15.14"
          }
        },
        "encoder0.old_b_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 126, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "encoder0.old_b_SB_LUT4_I1_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "encoder0.old_b_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 125, 148, 147, 149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "encoder0.value": {
          "hide_name": 0,
          "bits": [ 152, 151, 147, 143, 139, 135, 131, 129 ],
          "attributes": {
            "hdlname": "encoder0 value",
            "src": "src/top.v:40.26-40.104|src/encoder.v:11.28-11.33"
          }
        },
        "encoder0.value_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "encoder0.value_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "encoder0.value_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "encoder0.value_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
          }
        },
        "encoder0.value_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "encoder0.value_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "encoder0.value_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 153, 350, 351, 352, 353, 354, 355, 356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4 5 6 7"
          }
        },
        "encoder0.value_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "1", 152, 148, 144, 140, 136, 132, 154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "encoder0.value_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 152, 149, 145, 141, 137, 133, 155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:40.26-40.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "encoder1.a": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "hdlname": "encoder1 a",
            "src": "src/top.v:41.26-41.104|src/encoder.v:9.11-9.12"
          }
        },
        "encoder1.b": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "hdlname": "encoder1 b",
            "src": "src/top.v:41.26-41.104|src/encoder.v:10.11-10.12"
          }
        },
        "encoder1.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "encoder1 clk",
            "src": "src/top.v:41.26-41.104|src/encoder.v:7.11-7.14"
          }
        },
        "encoder1.old_a": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "encoder1 old_a",
            "src": "src/top.v:41.26-41.104|src/encoder.v:14.9-14.14"
          }
        },
        "encoder1.old_b": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "hdlname": "encoder1 old_b",
            "src": "src/top.v:41.26-41.104|src/encoder.v:15.9-15.14"
          }
        },
        "encoder1.old_b_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 159, 158, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "encoder1.old_b_SB_LUT4_I1_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "encoder1.old_b_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 158, 177, 176, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "encoder1.value": {
          "hide_name": 0,
          "bits": [ 185, 184, 180, 176, 172, 168, 164, 162 ],
          "attributes": {
            "hdlname": "encoder1 value",
            "src": "src/top.v:41.26-41.104|src/encoder.v:11.28-11.33"
          }
        },
        "encoder1.value_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "encoder1.value_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
          }
        },
        "encoder1.value_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
          }
        },
        "encoder1.value_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "encoder1.value_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "encoder1.value_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
          }
        },
        "encoder1.value_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 186, 357, 358, 359, 360, 361, 362, 363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4 5 6 7"
          }
        },
        "encoder1.value_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 185, 182, 178, 174, 170, 165, 187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "encoder1.value_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 185, 181, 177, 173, 169, 166, 188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:41.26-41.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "encoder2.a": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "hdlname": "encoder2 a",
            "src": "src/top.v:42.26-42.104|src/encoder.v:9.11-9.12"
          }
        },
        "encoder2.b": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "hdlname": "encoder2 b",
            "src": "src/top.v:42.26-42.104|src/encoder.v:10.11-10.12"
          }
        },
        "encoder2.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "encoder2 clk",
            "src": "src/top.v:42.26-42.104|src/encoder.v:7.11-7.14"
          }
        },
        "encoder2.old_a": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "hdlname": "encoder2 old_a",
            "src": "src/top.v:42.26-42.104|src/encoder.v:14.9-14.14"
          }
        },
        "encoder2.old_b": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "hdlname": "encoder2 old_b",
            "src": "src/top.v:42.26-42.104|src/encoder.v:15.9-15.14"
          }
        },
        "encoder2.old_b_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 192, 3 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "encoder2.old_b_SB_LUT4_I1_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
          }
        },
        "encoder2.old_b_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 191, 214, 213, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "encoder2.value": {
          "hide_name": 0,
          "bits": [ 218, 217, 213, 209, 205, 201, 197, 195 ],
          "attributes": {
            "hdlname": "encoder2 value",
            "src": "src/top.v:42.26-42.104|src/encoder.v:11.28-11.33"
          }
        },
        "encoder2.value_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
          }
        },
        "encoder2.value_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "encoder2.value_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
          }
        },
        "encoder2.value_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
          }
        },
        "encoder2.value_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "encoder2.value_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
          }
        },
        "encoder2.value_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 219, 364, 365, 366, 367, 368, 369, 370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4 5 6 7"
          }
        },
        "encoder2.value_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "1", 218, 214, 210, 206, 202, 198, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:36.35-36.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "encoder2.value_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 218, 215, 211, 207, 203, 199, 221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:42.26-42.104|src/encoder.v:33.35-33.52|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "pwm0.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "pwm0 clk",
            "src": "src/top.v:45.22-45.82|src/pwm.v:7.16-7.19"
          }
        },
        "pwm0.count": {
          "hide_name": 0,
          "bits": [ 237, 235, 233, 231, 229, 227, 225, 223 ],
          "attributes": {
            "hdlname": "pwm0 count",
            "src": "src/top.v:45.22-45.82|src/pwm.v:13.21-13.26"
          }
        },
        "pwm0.count_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 236, 241, 244, 243, 242, 240, 239, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "pwm0.count_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 236, 234, 232, 230, 228, 226, 224, 222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "pwm0.count_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 237, 250, 249, 248, 247, 246, 245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "pwm0.level": {
          "hide_name": 0,
          "bits": [ 152, 151, 147, 143, 139, 135, 131, 129 ],
          "attributes": {
            "hdlname": "pwm0 level",
            "src": "src/top.v:45.22-45.82|src/pwm.v:10.28-10.33"
          }
        },
        "pwm0.out": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "pwm0 out",
            "src": "src/top.v:45.22-45.82|src/pwm.v:9.17-9.20"
          }
        },
        "pwm0_out": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "src/top.v:12.12-12.20"
          }
        },
        "pwm0_out_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 251, 3, 252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "pwm0_out_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 253, 254, 255, 256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "pwm0_out_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 263, 262, 261, 260, 259, 258, 257, 252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "pwm0_out_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 263, 262, 261, 260, 259, 258, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:45.22-45.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "pwm1.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "pwm1 clk",
            "src": "src/top.v:46.22-46.82|src/pwm.v:7.16-7.19"
          }
        },
        "pwm1.count": {
          "hide_name": 0,
          "bits": [ 279, 277, 275, 273, 271, 269, 267, 265 ],
          "attributes": {
            "hdlname": "pwm1 count",
            "src": "src/top.v:46.22-46.82|src/pwm.v:13.21-13.26"
          }
        },
        "pwm1.count_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 278, 286, 285, 284, 283, 282, 281, 280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "pwm1.count_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 278, 276, 274, 272, 270, 268, 266, 264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "pwm1.count_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 279, 292, 291, 290, 289, 288, 287 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "pwm1.level": {
          "hide_name": 0,
          "bits": [ 185, 184, 180, 176, 172, 168, 164, 162 ],
          "attributes": {
            "hdlname": "pwm1 level",
            "src": "src/top.v:46.22-46.82|src/pwm.v:10.28-10.33"
          }
        },
        "pwm1.out": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "pwm1 out",
            "src": "src/top.v:46.22-46.82|src/pwm.v:9.17-9.20"
          }
        },
        "pwm1_out": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "src/top.v:13.12-13.20"
          }
        },
        "pwm1_out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 293, 294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 306, 305, 304, 303, 302, 301, 300, 299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 306, 305, 304, 303, 302, 301, 300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:46.22-46.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "pwm1_out_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 295, 296, 297, 298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "pwm2.clk": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "pwm2 clk",
            "src": "src/top.v:47.22-47.82|src/pwm.v:7.16-7.19"
          }
        },
        "pwm2.count": {
          "hide_name": 0,
          "bits": [ 322, 320, 318, 316, 314, 312, 310, 308 ],
          "attributes": {
            "hdlname": "pwm2 count",
            "src": "src/top.v:47.22-47.82|src/pwm.v:13.21-13.26"
          }
        },
        "pwm2.count_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 321, 329, 325, 328, 327, 326, 324, 323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "pwm2.count_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 321, 319, 317, 315, 313, 311, 309, 307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "pwm2.count_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 322, 335, 334, 333, 332, 331, 330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:20.22-20.34|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "pwm2.level": {
          "hide_name": 0,
          "bits": [ 218, 217, 213, 209, 205, 201, 197, 195 ],
          "attributes": {
            "hdlname": "pwm2 level",
            "src": "src/top.v:47.22-47.82|src/pwm.v:10.28-10.33"
          }
        },
        "pwm2.out": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "pwm2 out",
            "src": "src/top.v:47.22-47.82|src/pwm.v:9.17-9.20"
          }
        },
        "pwm2_out": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "src/top.v:14.12-14.20"
          }
        },
        "pwm2_out_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 336, 337, 338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 218, 322, 340, 341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 349, 348, 347, 346, 345, 344, 343, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 349, 348, 347, 346, 345, 344, 343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src/top.v:47.22-47.82|src/pwm.v:14.19-14.32|/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "pwm2_out_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 320, 217, 339 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/opt/YosysHQ/fpga-toolchain-linux_x86_64-nightly-20210401/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "reset_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "src/top.v:5.11-5.18"
          }
        },
        "reset_n_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
          }
        }
      }
    }
  }
}
