{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701388942197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701388942200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 19:02:21 2023 " "Processing started: Thu Nov 30 19:02:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701388942200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701388942200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701388942200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701388942850 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register.vhd " "Can't analyze file -- file Register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1701388943185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388943240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388943240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "fsm.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/fsm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388943812 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "fsm.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/fsm.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388943812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388943812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2to4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-Behavior " "Found design unit 1: decod-Behavior" {  } { { "2to4decoder.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/2to4decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388943870 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "2to4decoder.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/2to4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388943870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388943870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3to8decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3to8decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3to8decoder " "Found entity 1: 3to8decoder" {  } { { "3to8decoder.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/3to8decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388943928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388943928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4to16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4to16 " "Found entity 1: 4to16" {  } { { "4to16.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/4to16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388944020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALUcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcore-CALCULATION " "Found design unit 1: ALUcore-CALCULATION" {  } { { "ALUcore.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/ALUcore.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944088 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcore " "Found entity 1: ALUcore" {  } { { "ALUcore.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/ALUcore.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388944088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944130 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388944130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPLIT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SPLIT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPLIT-BEHAVIOR " "Found design unit 1: SPLIT-BEHAVIOR" {  } { { "SPLIT.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/SPLIT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944197 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPLIT " "Found entity 1: SPLIT" {  } { { "SPLIT.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/SPLIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388944197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch2-BEHAVIOR " "Found design unit 1: latch2-BEHAVIOR" {  } { { "latch2.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/latch2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944254 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/latch2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388944254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-BEHAVIOR " "Found design unit 1: ADD-BEHAVIOR" {  } { { "ADD.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/ADD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944294 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/ADD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388944294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod4to16-Behavior " "Found design unit 1: decod4to16-Behavior" {  } { { "decod4to16.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/decod4to16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944329 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod4to16 " "Found entity 1: decod4to16" {  } { { "decod4to16.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/decod4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701388944329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701388944329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701388944547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcore ALUcore:inst1 " "Elaborating entity \"ALUcore\" for hierarchy \"ALUcore:inst1\"" {  } { { "Lab6.bdf" "inst1" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 168 592 760 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701388944555 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "ALUcore.vhd(15) " "VHDL Subtype or Type Declaration warning at ALUcore.vhd(15): subtype or type has null range" {  } { { "ALUcore.vhd" "" { Text "/home/student2/rpagano/Desktop/COE 328/Lab6/ALUcore.vhd" 15 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1701388944557 "|Lab6|ALUcore:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch2 latch2:inst " "Elaborating entity \"latch2\" for hierarchy \"latch2:inst\"" {  } { { "Lab6.bdf" "inst" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 120 256 416 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701388944560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4to16 decod4to16:inst19 " "Elaborating entity \"decod4to16\" for hierarchy \"decod4to16:inst19\"" {  } { { "Lab6.bdf" "inst19" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 280 544 624 440 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701388944565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst2 " "Elaborating entity \"machine\" for hierarchy \"machine:inst2\"" {  } { { "Lab6.bdf" "inst2" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 472 272 472 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701388944569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst6 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst6\"" {  } { { "Lab6.bdf" "inst6" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 464 664 832 544 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701388944572 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1\[0\] VCC " "Pin \"pin_name1\[0\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 504 856 1032 520 "pin_name1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947947 "|Lab6|pin_name1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1\[1\] VCC " "Pin \"pin_name1\[1\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 504 856 1032 520 "pin_name1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947947 "|Lab6|pin_name1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1\[2\] VCC " "Pin \"pin_name1\[2\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 504 856 1032 520 "pin_name1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947947 "|Lab6|pin_name1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1\[3\] VCC " "Pin \"pin_name1\[3\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 504 856 1032 520 "pin_name1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947947 "|Lab6|pin_name1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1\[4\] VCC " "Pin \"pin_name1\[4\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 504 856 1032 520 "pin_name1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947947 "|Lab6|pin_name1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1\[5\] VCC " "Pin \"pin_name1\[5\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 504 856 1032 520 "pin_name1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947947 "|Lab6|pin_name1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1\[6\] VCC " "Pin \"pin_name1\[6\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 504 856 1032 520 "pin_name1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|pin_name1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2\[0\] VCC " "Pin \"pin_name2\[0\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 200 1264 1440 216 "pin_name2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|pin_name2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2\[1\] VCC " "Pin \"pin_name2\[1\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 200 1264 1440 216 "pin_name2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|pin_name2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2\[2\] VCC " "Pin \"pin_name2\[2\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 200 1264 1440 216 "pin_name2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|pin_name2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2\[3\] VCC " "Pin \"pin_name2\[3\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 200 1264 1440 216 "pin_name2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|pin_name2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2\[4\] VCC " "Pin \"pin_name2\[4\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 200 1264 1440 216 "pin_name2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|pin_name2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2\[5\] VCC " "Pin \"pin_name2\[5\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 200 1264 1440 216 "pin_name2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|pin_name2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2\[6\] VCC " "Pin \"pin_name2\[6\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 200 1264 1440 216 "pin_name2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|pin_name2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[0\] VCC " "Pin \"Sign\[0\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 296 1264 1440 312 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|Sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[1\] VCC " "Pin \"Sign\[1\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 296 1264 1440 312 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|Sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[2\] VCC " "Pin \"Sign\[2\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 296 1264 1440 312 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|Sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[3\] VCC " "Pin \"Sign\[3\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 296 1264 1440 312 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|Sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[4\] VCC " "Pin \"Sign\[4\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 296 1264 1440 312 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|Sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[5\] VCC " "Pin \"Sign\[5\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 296 1264 1440 312 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|Sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[2\] GND " "Pin \"student_id\[2\]\" is stuck at GND" {  } { { "Lab6.bdf" "" { Schematic "/home/student2/rpagano/Desktop/COE 328/Lab6/Lab6.bdf" { { 488 856 1032 504 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701388947948 "|Lab6|student_id[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701388947947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701388949505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701388949505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701388950625 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701388950625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701388950625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701388950625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701388951971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 19:02:31 2023 " "Processing ended: Thu Nov 30 19:02:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701388951971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701388951971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701388951971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701388951971 ""}
