vendor_name = ModelSim
source_file = 1, E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test7/Processor.v
source_file = 1, E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test7/registrador.v
source_file = 1, E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test7/MUX.v
source_file = 1, E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test7/SignExtend.v
source_file = 1, E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test7/db/Processor.cbx.xml
source_file = 1, E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test7/somadorcompleto.v
source_file = 1, E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test7/pc.v
source_file = 1, E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test7/meminstrucao.v
source_file = 1, E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test7/ula.v
design_name = Processor
instance = comp, \SW[17]~I , SW[17], Processor, 1
instance = comp, \SW[17]~clkctrl , SW[17]~clkctrl, Processor, 1
instance = comp, \SW[15]~I , SW[15], Processor, 1
instance = comp, \pc_inst|pc_value[0]~0 , pc_inst|pc_value[0]~0, Processor, 1
instance = comp, \SW[16]~I , SW[16], Processor, 1
instance = comp, \SW[16]~clkctrl , SW[16]~clkctrl, Processor, 1
instance = comp, \pc_inst|pc_value[0] , pc_inst|pc_value[0], Processor, 1
instance = comp, \pc_inst|pc_value[1]~1 , pc_inst|pc_value[1]~1, Processor, 1
instance = comp, \pc_inst|pc_value[1] , pc_inst|pc_value[1], Processor, 1
instance = comp, \pc_inst|pc_value~2 , pc_inst|pc_value~2, Processor, 1
instance = comp, \pc_inst|pc_value[2] , pc_inst|pc_value[2], Processor, 1
instance = comp, \pc_inst|pc_value~3 , pc_inst|pc_value~3, Processor, 1
instance = comp, \pc_inst|pc_value[3]~4 , pc_inst|pc_value[3]~4, Processor, 1
instance = comp, \pc_inst|pc_value[3] , pc_inst|pc_value[3], Processor, 1
instance = comp, \WideOr6~0 , WideOr6~0, Processor, 1
instance = comp, \WideOr5~0 , WideOr5~0, Processor, 1
instance = comp, \WideOr4~0 , WideOr4~0, Processor, 1
instance = comp, \WideOr3~0 , WideOr3~0, Processor, 1
instance = comp, \WideOr2~0 , WideOr2~0, Processor, 1
instance = comp, \WideOr1~0 , WideOr1~0, Processor, 1
instance = comp, \WideOr0~0 , WideOr0~0, Processor, 1
instance = comp, \WideOr13~0 , WideOr13~0, Processor, 1
instance = comp, \WideOr12~0 , WideOr12~0, Processor, 1
instance = comp, \WideOr11~0 , WideOr11~0, Processor, 1
instance = comp, \WideOr10~0 , WideOr10~0, Processor, 1
instance = comp, \WideOr9~0 , WideOr9~0, Processor, 1
instance = comp, \WideOr8~0 , WideOr8~0, Processor, 1
instance = comp, \WideOr7~0 , WideOr7~0, Processor, 1
instance = comp, \SW[0]~I , SW[0], Processor, 1
instance = comp, \SW[1]~I , SW[1], Processor, 1
instance = comp, \SW[2]~I , SW[2], Processor, 1
instance = comp, \SW[3]~I , SW[3], Processor, 1
instance = comp, \SW[4]~I , SW[4], Processor, 1
instance = comp, \SW[5]~I , SW[5], Processor, 1
instance = comp, \SW[6]~I , SW[6], Processor, 1
instance = comp, \SW[7]~I , SW[7], Processor, 1
instance = comp, \SW[8]~I , SW[8], Processor, 1
instance = comp, \SW[9]~I , SW[9], Processor, 1
instance = comp, \SW[10]~I , SW[10], Processor, 1
instance = comp, \SW[11]~I , SW[11], Processor, 1
instance = comp, \SW[12]~I , SW[12], Processor, 1
instance = comp, \SW[13]~I , SW[13], Processor, 1
instance = comp, \SW[14]~I , SW[14], Processor, 1
instance = comp, \HEX7[6]~I , HEX7[6], Processor, 1
instance = comp, \HEX7[5]~I , HEX7[5], Processor, 1
instance = comp, \HEX7[4]~I , HEX7[4], Processor, 1
instance = comp, \HEX7[3]~I , HEX7[3], Processor, 1
instance = comp, \HEX7[2]~I , HEX7[2], Processor, 1
instance = comp, \HEX7[1]~I , HEX7[1], Processor, 1
instance = comp, \HEX7[0]~I , HEX7[0], Processor, 1
instance = comp, \HEX6[6]~I , HEX6[6], Processor, 1
instance = comp, \HEX6[5]~I , HEX6[5], Processor, 1
instance = comp, \HEX6[4]~I , HEX6[4], Processor, 1
instance = comp, \HEX6[3]~I , HEX6[3], Processor, 1
instance = comp, \HEX6[2]~I , HEX6[2], Processor, 1
instance = comp, \HEX6[1]~I , HEX6[1], Processor, 1
instance = comp, \HEX6[0]~I , HEX6[0], Processor, 1
instance = comp, \HEX2[6]~I , HEX2[6], Processor, 1
instance = comp, \HEX2[5]~I , HEX2[5], Processor, 1
instance = comp, \HEX2[4]~I , HEX2[4], Processor, 1
instance = comp, \HEX2[3]~I , HEX2[3], Processor, 1
instance = comp, \HEX2[2]~I , HEX2[2], Processor, 1
instance = comp, \HEX2[1]~I , HEX2[1], Processor, 1
instance = comp, \HEX2[0]~I , HEX2[0], Processor, 1
instance = comp, \HEX1[6]~I , HEX1[6], Processor, 1
instance = comp, \HEX1[5]~I , HEX1[5], Processor, 1
instance = comp, \HEX1[4]~I , HEX1[4], Processor, 1
instance = comp, \HEX1[3]~I , HEX1[3], Processor, 1
instance = comp, \HEX1[2]~I , HEX1[2], Processor, 1
instance = comp, \HEX1[1]~I , HEX1[1], Processor, 1
instance = comp, \HEX1[0]~I , HEX1[0], Processor, 1
