// Seed: 3110225167
module module_0;
  wire id_1;
  assign module_2.id_12 = 0;
  assign module_1.id_7  = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    output logic id_7,
    input wor id_8
);
  always @(posedge id_6) id_7 <= id_2 == 1;
  wire id_10;
  module_0 modCall_1 ();
  logic id_11;
endmodule
module module_2 #(
    parameter id_12 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    .id_13(id_4),
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  inout wire _id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13[id_12] = id_7;
  module_0 modCall_1 ();
endmodule
