==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Setting target device to 'xc7z010clg400-1'
@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Analyzing design file 'yuv_filter.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-401] Performing if-conversion on hyperblock from (yuv_filter.c:92:33) to (yuv_filter.c:92:27) in function 'yuv2rgb'... converting 7 basic blocks.
@I [XFORM-11] Balancing expressions in function 'rgb2yuv' (yuv_filter.c:30)...11 expression(s) balanced.
@I [XFORM-541] Flattening a loop nest 'RGB2YUV_LOOP_X' (yuv_filter.c:49:29) in function 'rgb2yuv'.
@I [XFORM-541] Flattening a loop nest 'YUV_SCALE_LOOP_X' (yuv_filter.c:129:29) in function 'yuv_scale'.
@I [XFORM-541] Flattening a loop nest 'YUV2RGB_LOOP_X' (yuv_filter.c:89:29) in function 'yuv2rgb'.
@I [HLS-111] Elapsed time: 6.412 seconds; current memory usage: 79.5 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'yuv_filter' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'yuv_filter_rgb2yuv' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.26 seconds; current memory usage: 81.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'yuv_filter_rgb2yuv' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 81.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'yuv_filter_yuv_scale' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.254 seconds; current memory usage: 82.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'yuv_filter_yuv_scale' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 82.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'yuv_filter_yuv2rgb' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.38 seconds; current memory usage: 82.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'yuv_filter_yuv2rgb' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.131 seconds; current memory usage: 83 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'yuv_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.254 seconds; current memory usage: 82.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'yuv_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 83 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'yuv_filter_rgb2yuv' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'yuv_filter_rgb2yuv'.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 82.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'yuv_filter_yuv_scale' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'yuv_filter_yuv_scale'.
@I [HLS-111] Elapsed time: 0.58 seconds; current memory usage: 83.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'yuv_filter_yuv2rgb' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'yuv_filter_yuv2rgb'.
@I [HLS-111] Elapsed time: 0.36 seconds; current memory usage: 84 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'yuv_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/in_channels_ch1' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/in_channels_ch2' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/in_channels_ch3' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/in_width' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/in_height' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/out_channels_ch1' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/out_channels_ch2' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/out_channels_ch3' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/out_width' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/out_height' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/Y_scale' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/U_scale' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/V_scale' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'yuv_filter' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'yuv_filter'.
@I [HLS-111] Elapsed time: 0.575 seconds; current memory usage: 85.1 MB.
@I [RTMG-278] Implementing memory 'yuv_filter_p_yuv_channels_ch1_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'yuv_filter'.
@I [WVHDL-304] Generating RTL VHDL for 'yuv_filter'.
@I [WVLOG-307] Generating RTL Verilog for 'yuv_filter'.
@I [HLS-112] Total elapsed time: 9.747 seconds; peak memory usage: 85.1 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
