// Seed: 1391167243
module module_0;
  reg id_1;
  assign id_1 = 1;
  assign id_1 = id_1;
  wand id_2;
  wire id_3;
  wire id_4;
  always begin : LABEL_0
    id_1 <= 1;
  end
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output logic id_2,
    input logic id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri id_6,
    output wand id_7,
    input tri0 id_8,
    input tri id_9,
    input wire id_10,
    input tri id_11,
    input wire id_12,
    input tri0 id_13,
    input supply0 id_14,
    output wire id_15,
    output wor id_16,
    output wor id_17
);
  always id_2 <= id_3;
  xor primCall (id_15, id_3, id_4, id_5, id_8, id_9);
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
  assign id_16 = id_13;
endmodule
