// Seed: 4057099020
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1'b0;
  assign id_7 = 1'b0;
  wire id_9;
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    output wire id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    input  wor  id_5,
    input  tri0 id_6
);
  uwire id_8, id_9;
  assign id_9 = 1;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8, id_9
  );
  wire id_10;
endmodule
