Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Apr 20 03:49:31 2021
| Host         : egoncu-Lenovo-IdeaPad-L340-15API running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file mcs_top_sampler_basys3_control_sets_placed.rpt
| Design       : mcs_top_sampler_basys3
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   129 |
|    Minimum number of control sets                        |   129 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   393 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   129 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     2 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             371 |          129 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             126 |           48 |
| Yes          | No                    | No                     |            1152 |          362 |
| Yes          | No                    | Yes                    |              16 |            9 |
| Yes          | Yes                   | No                     |             225 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                                                                                              Enable Signal                                                                                              |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__70_n_0 |                1 |              1 |         1.00 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__74_n_0         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                                                                                                              | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              1 |         1.00 |
| ~mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       |                                                                                                                                                                                                         | mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__75_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |         1.00 |
|  mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                     |                1 |              1 |         1.00 |
|  mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |         1.00 |
|  mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |         1.00 |
|  mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/no_sleeping                                                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/spi_slot9/wr_ss                                                                                                                                                                           |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                   |                1 |              1 |         1.00 |
| ~mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_tx_unit/FSM_sequential_state_reg[1]_i_1__7_n_0                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_1_n_0                                                                                                                    |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/user_slot4/counter_ri/wri                                                                                                                                                                 |                                                                                                                                                                           |                2 |              2 |         1.00 |
|  mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ddfs_slot12/wr_ctrl                                                                                                                                                                       |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_rx_unit/n_next                                                                                                                                                 |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/i2c_slot10/i2c_unit/cmd_next                                                                                                                                                              |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       |                                                                                                                                                                                                         |                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/adsr_slot13/adsr_unit/FSM_sequential_state_reg[2]_i_1__5_n_0                                                                                                                              |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_tx_unit/n_next                                                                                                                                                 |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_2                                                                                         | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/debounce_slot7/gen_fsm_cell[4].db_fsm_unit/FSM_sequential_state_reg[2]_i_1__0_n_0                                                                                                         |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/debounce_slot7/gen_fsm_cell[1].db_fsm_unit/FSM_sequential_state_reg[2]_i_1__3_n_0                                                                                                         |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/debounce_slot7/gen_fsm_cell[0].db_fsm_unit/FSM_sequential_state_reg[2]_i_1_n_0                                                                                                            |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/debounce_slot7/gen_fsm_cell[3].db_fsm_unit/FSM_sequential_state_reg[2]_i_1__1_n_0                                                                                                         |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/debounce_slot7/gen_fsm_cell[2].db_fsm_unit/FSM_sequential_state_reg[2]_i_1__2_n_0                                                                                                         |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ps2_slot11/ps2_unit/ps2_rx_unit/n_next                                                                                                                                                    |                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | mcs_0/U0/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                           |                1 |              4 |         4.00 |
| ~mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       |                                                                                                                                                                                                         | mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ps2_slot11/ps2_unit/ps2_tx_unit/n_next                                                                                                                                                    |                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/i2c_slot10/i2c_unit/FSM_sequential_state_reg[3]_i_1_n_0                                                                                                                                   |                                                                                                                                                                           |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/rst_0/U0/bus_struct_reset[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/rst_0/U0/peripheral_reset[0]                                                                                                                                     |                2 |              4 |         2.00 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/mdm_0/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                              | mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S_0                                                                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/user_slot4/sorter_unit/ctrl_ins/FSM_onehot_state_reg[4]_i_1_n_0                                                                                                                           |                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_rx_unit/s_next                                                                                                                                                 |                                                                                                                                                                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_tx_unit/s_next                                                                                                                                                 |                                                                                                                                                                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ps2_slot11/ps2_unit/ps2_tx_unit/FSM_onehot_state_reg[5]_i_1_n_0                                                                                                                           |                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/fifo_tx_unit/ctrl_unit/w_ptr_reg[5]_i_1_n_0                                                                                                                         |                                                                                                                                                                           |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/fifo_rx_unit/ctrl_unit/r_ptr_reg[5]_i_1_n_0                                                                                                                         |                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]_0                                                                                                                             |                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_rx_unit/full_reg_reg                                                                                                                                           |                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                        | mcs_0/U0/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_tx_unit/empty_reg_reg                                                                                                                                          |                                                                                                                                                                           |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]_1                                                                                                                             |                                                                                                                                                                           |                2 |              6 |         3.00 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                   |                                                                                                                                                                           |                1 |              6 |         6.00 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                |                                                                                                                                                                           |                1 |              6 |         6.00 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                            |                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/spi_slot9/spi_unit/si_next                                                                                                                                                                |                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                           |                7 |              8 |         1.14 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_tx_unit/b_next_0                                                                                                                                               |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_rx_unit/b_next                                                                                                                                                 |                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                          |                                                                                                                                                                           |                1 |              8 |         8.00 |
| ~mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG       | mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/inHibit_EX_reg_0                                                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_next                                                                                                                                                    |                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ps2_slot11/ps2_unit/ps2_tx_unit/b_next                                                                                                                                                    |                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/i2c_slot10/i2c_unit/rx_next                                                                                                                                                               |                                                                                                                                                                           |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/pwm_slot6/tick                                                                                                                                                                            |                                                                                                                                                                           |                2 |             10 |         5.00 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                           |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/pwm_slot6/duty_2d_reg[1]_1                                                                                                                                                                |                                                                                                                                                                           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/spi_slot9/spi_unit/n_reg[2]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                           |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/pwm_slot6/duty_2d_reg[0]_0                                                                                                                                                                |                                                                                                                                                                           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/pwm_slot6/duty_2d_reg[2]_2                                                                                                                                                                |                                                                                                                                                                           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/pwm_slot6/duty_2d_reg[3]_3                                                                                                                                                                |                                                                                                                                                                           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/pwm_slot6/duty_2d_reg[6]_4                                                                                                                                                                |                                                                                                                                                                           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/pwm_slot6/duty_2d_reg[7]_5                                                                                                                                                                |                                                                                                                                                                           |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/wr_dvsr                                                                                                                                                                       |                                                                                                                                                                           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/uart_rx_unit/wr_en                                                                                                                                                  |                                                                                                                                                                           |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ps2_slot11/ps2_unit/ps2_rx_unit/wr_en                                                                                                                                                     |                                                                                                                                                                           |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/uart1_slot1/uart_unit/fifo_tx_unit/ctrl_unit/wr_en                                                                                                                                        |                                                                                                                                                                           |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/user_slot4/sorter_unit/ctrl_ins/FSM_onehot_state_reg_reg[1]_1                                                                                                                             |                                                                                                                                                                           |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/user_slot4/wrn                                                                                                                                                                            |                                                                                                                                                                           |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/user_slot4/sorter_unit/ctrl_ins/FSM_onehot_state_reg_reg[0]_1                                                                                                                             |                                                                                                                                                                           |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/user_slot4/counter_ri/count_dt[0]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                           |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ps2_slot11/ps2_unit/ps2_tx_unit/c_next                                                                                                                                                    |                                                                                                                                                                           |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/i2c_slot10/i2c_unit/bit_reg[3]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                           |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_2                                                                                         |                                                                                                                                                                           |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/spi_slot9/spi_unit/c_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                           |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/gpo_slot2/wr_en                                                                                                                                                                           |                                                                                                                                                                           |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/xadc_slot5/vcc_out_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                           |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/xadc_slot5/adc3_out_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                           |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/i2c_slot10/wr_dvsr                                                                                                                                                                        |                                                                                                                                                                           |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/xadc_slot5/adc2_out_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                           |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/xadc_slot5/xdac_unit/U0_2                                                                                                                                                                 |                                                                                                                                                                           |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/xadc_slot5/xdac_unit/U0_1                                                                                                                                                                 |                                                                                                                                                                           |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                     | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/xadc_slot5/xdac_unit/U0_0                                                                                                                                                                 |                                                                                                                                                                           |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ddfs_slot12/wr_env                                                                                                                                                                        |                                                                                                                                                                           |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/spi_slot9/wr_ctrl                                                                                                                                                                         |                                                                                                                                                                           |                5 |             18 |         3.60 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                         | mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                            |                5 |             23 |         4.60 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ddfs_slot12/wr_fccw                                                                                                                                                                       |                                                                                                                                                                           |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ddfs_slot12/wr_focw                                                                                                                                                                       |                                                                                                                                                                           |               11 |             30 |         2.73 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/ddfs_slot12/wr_pha                                                                                                                                                                        |                                                                                                                                                                           |                9 |             30 |         3.33 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           |                                                                                                                                                                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/adsr_slot13/adsr_unit/t_next_0                                                                                                                                                            |                                                                                                                                                                           |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/adsr_slot13/adsr_unit/a_next                                                                                                                                                              |                                                                                                                                                                           |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/adsr_slot13/wr_sus_time                                                                                                                                                                   |                                                                                                                                                                           |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/adsr_slot13/wr_sus_lvl                                                                                                                                                                    |                                                                                                                                                                           |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/adsr_slot13/wr_dcy                                                                                                                                                                        |                                                                                                                                                                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/adsr_slot13/wr_atk                                                                                                                                                                        |                                                                                                                                                                           |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/pwm_slot6/dvsr_en                                                                                                                                                                         |                                                                                                                                                                           |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                          |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/sseg_led_slot8/wr_d1                                                                                                                                                                      |                                                                                                                                                                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/sseg_led_slot8/wr_d0                                                                                                                                                                      |                                                                                                                                                                           |                8 |             32 |         4.00 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                           |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/adsr_slot13/wr_rel                                                                                                                                                                        |                                                                                                                                                                           |               10 |             32 |         3.20 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | mcs_0/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                           |               14 |             46 |         3.29 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                           |               13 |             47 |         3.62 |
|  clk_IBUF_BUFG                                               | mmio_sys_unit/timer_slot0/count_reg[47]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                           |               17 |             48 |         2.82 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                              | mcs_0/U0/rst_0/U0/peripheral_reset[0]                                                                                                                                     |               20 |             52 |         2.60 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               22 |             72 |         3.27 |
|  mcs_0/U0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                         |                                                                                                                                                                           |               28 |             80 |         2.86 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               28 |             91 |         3.25 |
|  clk_IBUF_BUFG                                               | mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                 |                                                                                                                                                                           |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                         |                                                                                                                                                                           |              103 |            305 |         2.96 |
+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


