m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/simulation/modelsim
Eii_address_calc
Z1 w1447615178
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd
Z6 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd
l0
L5
V@ig[hGXJV95;H7?ENSFXC2
!s100 ?GMzh?@M?jBM_QSzL8:0G3
Z7 OV;C;10.3c;59
31
Z8 !s110 1447625675
!i10b 1
Z9 !s108 1447625675.119000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd|
Z11 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1
Abehavior
R2
R3
R4
DEx4 work 15 ii_address_calc 0 22 @ig[hGXJV95;H7?ENSFXC2
l49
L15
VnZnKI:eBTPn<ziM:GfaP23
!s100 L3^4fCiAgdm;YM4=cdcPb3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eii_address_decoder
Z14 w1447625641
R2
R3
R4
R0
Z15 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd
Z16 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd
l0
L5
V<l9o:?E2VBkV1]UK;n9`E2
!s100 l?LcQCoAgR3]1:bBS>lLC1
R7
31
R8
!i10b 1
Z17 !s108 1447625675.641000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd|
Z19 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 18 ii_address_decoder 0 22 <l9o:?E2VBkV1]UK;n9`E2
l91
L27
V5FYkMR6ZzG6_ojeTZkP8]3
!s100 R<J=L>8Y]LiVbDLYB5D2z1
R7
31
R8
!i10b 1
R17
R18
R19
!i113 1
R12
R13
Eii_address_mux
Z20 w1447620681
R2
R3
R4
R0
Z21 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_mux.vhd
Z22 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_mux.vhd
l0
L5
VR7emFnYB^j^]G4LK@gKcE1
!s100 <<;>?ac;MQW9YY0]n?b=@3
R7
31
Z23 !s110 1447625677
!i10b 1
Z24 !s108 1447625677.245000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_mux.vhd|
Z26 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_mux.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 14 ii_address_mux 0 22 R7emFnYB^j^]G4LK@gKcE1
l18
L16
V;G91Lek91LI:]?6^Zng?e0
!s100 iQPL2:lg3Yi172WcYA6:k1
R7
31
R23
!i10b 1
R24
R25
R26
!i113 1
R12
R13
Elpm_add_unsign10bit_to_unsign10bit
R1
R3
R4
R0
Z27 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd
Z28 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd
l0
L43
V90iZ>[D@E4BJ^mckdeV8e0
!s100 Lf[A=f:]KLVUF2h;4QaOk3
R7
31
Z29 !s110 1447625674
!i10b 1
Z30 !s108 1447625674.606000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd|
Z32 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 34 lpm_add_unsign10bit_to_unsign10bit 0 22 90iZ>[D@E4BJ^mckdeV8e0
l74
L53
V52n=cmTO>;oB>8iz4HDAC3
!s100 hIPilMW9FfD<f9@PdHiI>3
R7
31
R29
!i10b 1
R30
R31
R32
!i113 1
R12
R13
Elpm_add_unsign17bit_to_unsign17bit
R1
R3
R4
R0
Z33 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd
Z34 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd
l0
L43
V699UJS6C]2NT[dV=0R:=L0
!s100 <>zlHiLQAok4FzZBTRl:02
R7
31
R29
!i10b 1
Z35 !s108 1447625674.097000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd|
Z37 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 34 lpm_add_unsign17bit_to_unsign17bit 0 22 699UJS6C]2NT[dV=0R:=L0
l74
L53
VC`G4`Jel32DYN<QZ>3z8`3
!s100 fUC2OQMl3k`0a1WOJ8_kM2
R7
31
R29
!i10b 1
R35
R36
R37
!i113 1
R12
R13
Elpm_add_unsign5bit_to_unsign5bit
Z38 w1447618348
R3
R4
R0
Z39 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd
Z40 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd
l0
L43
V_PR7Z5ZYKYE;PEeRzWh2[2
!s100 PTo4d:>P<OZ]mRMPceO960
R7
31
Z41 !s110 1447625676
!i10b 1
Z42 !s108 1447625676.711000
Z43 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd|
Z44 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 32 lpm_add_unsign5bit_to_unsign5bit 0 22 _PR7Z5ZYKYE;PEeRzWh2[2
l74
L53
VZOb_DGJ]UjYRNS<XA6^H60
!s100 I=3P71elcJJZiG[K>`?:Z2
R7
31
R41
!i10b 1
R42
R43
R44
!i113 1
R12
R13
Elpm_mult_unsign5bit_unsign5bit_to_unsign10bit
R1
R3
R4
R0
Z45 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd
Z46 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd
l0
L43
VHieWUVk:564Nm7SzIi>m01
!s100 zhFELNf[QVVcEQU?DN6X[3
R7
31
Z47 !s110 1447625673
!i10b 1
Z48 !s108 1447625673.576000
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd|
Z50 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 45 lpm_mult_unsign5bit_unsign5bit_to_unsign10bit 0 22 HieWUVk:564Nm7SzIi>m01
l75
L53
V8fC>hz2fU:MT==A9:dK5L0
!s100 AX?E90IVn9QEGXQ?9i>ZS0
R7
31
R47
!i10b 1
R48
R49
R50
!i113 1
R12
R13
Erect_mux
Z51 w1447617866
R2
R3
R4
R0
Z52 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/rect_mux.vhd
Z53 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/rect_mux.vhd
l0
L5
VLXi7nG`f<jA@6P[IIaeAM2
!s100 MI91]FIXnnFFMaS=j^X<Y3
R7
31
R41
!i10b 1
Z54 !s108 1447625676.179000
Z55 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/rect_mux.vhd|
Z56 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/rect_mux.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 8 rect_mux 0 22 LXi7nG`f<jA@6P[IIaeAM2
l17
L15
Vk@NHeG?CZA5Ua5cFWKPMW3
!s100 0TERUZ?8TIm[a<HER7[lh2
R7
31
R41
!i10b 1
R54
R55
R56
!i113 1
R12
R13
Etb_ii_address_decoder
Z57 w1447625417
R2
R3
R4
R0
Z58 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/tb_ii_address_decoder.vhd
Z59 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/tb_ii_address_decoder.vhd
l0
L5
VbaO9ok5<RUKL_ZmPXWlLm0
!s100 ANX;;3S?AhZ@kbPD7HEkz0
R7
31
R23
!i10b 1
Z60 !s108 1447625677.773000
Z61 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/tb_ii_address_decoder.vhd|
Z62 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/tb_ii_address_decoder.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 21 tb_ii_address_decoder 0 22 baO9ok5<RUKL_ZmPXWlLm0
l49
L8
V6i9?OK6@29>M:eX[XW`=S0
!s100 ?g[Bz3EOkj5nQ_K^WNRgm3
R7
31
R23
!i10b 1
R60
R61
R62
!i113 1
R12
R13
