# Counter DFT & ATPG (FULLSCAN)

This repository demonstrates a complete **Design-for-Testability (DFT)** and  
**Automatic Test Pattern Generation (ATPG)** flow for a **sequential counter design**
using an industry-standard digital implementation toolchain.

The project covers scan insertion, FULLSCAN ATPG, and post-DFT verification,
following best practices used in real-world VLSI design and test flows.

---

## ğŸ“Œ Project Overview

**Design:** Sequential Counter  
**Test Methodology:** FULLSCAN  
**Focus Areas:**
- Scan insertion
- ATPG vector generation
- Fault coverage readiness
- Post-DFT verification

This repository is structured to be **reproducible**, **clean**, and **IP-safe**.

---

## ğŸ” Design Flow

RTL
â†’ Logic Synthesis
â†’ DFT (Scan Insertion)
â†’ Scan Netlist Generation
â†’ ATPG (FULLSCAN)
â†’ Test Vector Generation
â†’ Verification
---

## ğŸ›  Tools & Methodology (IP-SAFE)

- Logic synthesis with integrated DFT support
- FULLSCAN ATPG for stuck-at fault modeling
- Scan-based verification flow
- Formal equivalence checking (RTL vs scan netlist)

> âš ï¸ **Note:**  
> Tool names, versions, technology nodes, standard-cell libraries,
> memory macros, and PDK details are intentionally omitted
> to protect proprietary and licensed IP.

---

## ğŸ“‚ Repository Structure

counter_dft_atpg/
â”œâ”€â”€ README.md
â”œâ”€â”€ .gitignore
â”‚
â”œâ”€â”€ scripts/
â”‚ â”œâ”€â”€ counter_lab1.tcl # DFT & synthesis control script
â”‚ â”œâ”€â”€ counter_lab2.tcl # ATPG preparation flow
â”‚ â”œâ”€â”€ genus.cmd # Synthesis command file
â”‚ â””â”€â”€ modus.cmd # ATPG command file
â”‚
â”œâ”€â”€ netlist/
â”‚ â”œâ”€â”€ counter.test_netlist.v # Scan-inserted netlist
â”‚ â””â”€â”€ counter.FULLSCAN.pinassign
â”‚
â”œâ”€â”€ reports/
â”‚ â”œâ”€â”€ DFTsetup_final.rpt
â”‚ â”œâ”€â”€ DFTchains_final.rpt
â”‚ â”œâ”€â”€ DFTregs_final.rpt
â”‚ â””â”€â”€ scanDEF.def
â”‚
â”œâ”€â”€ fv/
â”‚ â””â”€â”€ counter/
â”‚ â”œâ”€â”€ rtl_to_fv_map.do
â”‚ â”œâ”€â”€ read_libs.tcl
â”‚ â”œâ”€â”€ fv_map.map.do
â”‚ â””â”€â”€ fv_map.fv.json
â”‚
â”œâ”€â”€ MODUS_RUN_COUNTER/
â”‚ â””â”€â”€ testresults/
â”‚ â””â”€â”€ verilog/ # ATPG simulation models & vectors
â”‚
â””â”€â”€ LIBS/
â””â”€â”€ README.md # Placeholder for proprietary libraries
---

## ğŸ“Š DFT Highlights

- FULLSCAN architecture
- All sequential elements converted to scan flops
- Explicit scan chain definition
- ATPG-ready scan netlist
- Separation of logic and scan test modes

Detailed results are available in the `reports/` directory.

---

## ğŸ” Verification

- Formal equivalence checking between:
  - Original RTL
  - Scan-inserted netlist
- Ensures functional correctness is preserved after DFT insertion

---

## ğŸ”’ IP & Security Notice

To maintain **academic and professional integrity**, this repository:

- âŒ Does **NOT** include:
  - Technology libraries
  - Standard cell definitions
  - Memory macros
  - Timing libraries
  - Tool installation paths
  - Machine IP addresses or hostnames
- âœ… Uses placeholders where proprietary inputs are required

This makes the repository **safe for public sharing**.

---

## ğŸ¯ Learning Outcomes

- Practical understanding of scan-based DFT
- Hands-on ATPG flow exposure
- Experience with industry-style tool scripting
- Clean, version-controlled VLSI project structure

---

## ğŸ“ Disclaimer

This project is for **educational and demonstrative purposes only**.  
All proprietary elements have been removed or abstracted.


