<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/arm/assembler_arm_32.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="arm.ad.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_arm.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/arm/assembler_arm_32.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 946   void mnemonic##d(Register rn, FloatRegisterSet reg_set,                    \
 947                    AsmWriteback w = no_writeback, AsmCondition cond = al) {  \
 948     CHECK_VFP_PRESENT;                                                       \
 949     assert(w == no_writeback || rn != PC, &quot;unpredictable instruction&quot;);      \
 950     assert(!(w == no_writeback &amp;&amp; pu == 2), &quot;encoding constraint&quot;);          \
 951     assert((reg_set.encoding_d() &amp; 1) == 0, &quot;encoding constraint&quot;);          \
 952     emit_int32(cond &lt;&lt; 28 | 6 &lt;&lt; 25 | pu &lt;&lt; 23 | w &lt;&lt; 21 | l &lt;&lt; 20 |         \
 953               rn-&gt;encoding() &lt;&lt; 16 | reg_set.encoding_d() | double_cp_num);  \
 954   }                                                                          \
 955   void mnemonic##s(Register rn, FloatRegisterSet reg_set,                    \
 956                    AsmWriteback w = no_writeback, AsmCondition cond = al) {  \
 957     CHECK_VFP_PRESENT;                                                       \
 958     assert(w == no_writeback || rn != PC, &quot;unpredictable instruction&quot;);      \
 959     assert(!(w == no_writeback &amp;&amp; pu == 2), &quot;encoding constraint&quot;);          \
 960     emit_int32(cond &lt;&lt; 28 | 6 &lt;&lt; 25 | pu &lt;&lt; 23 | w &lt;&lt; 21 | l &lt;&lt; 20 |         \
 961               rn-&gt;encoding() &lt;&lt; 16 | reg_set.encoding_s() | single_cp_num);  \
 962   }
 963 
 964   F(fldmia, 1, 1)    F(fldmfd, 1, 1)
 965   F(fldmdb, 1, 2)    F(fldmea, 1, 2)
<span class="line-modified"> 966   F(fstmia, 0, 1)    F(fstmfd, 0, 1)</span>
<span class="line-modified"> 967   F(fstmdb, 0, 2)    F(fstmea, 0, 2)</span>
 968 #undef F
 969 
 970   // fconst{s,d} encoding:
 971   //  31  28 27   23 22  21 20 19   16 15 12 10  9  8   7    4 3     0
 972   // | cond | 11101 | D | 11  | imm4H | Vd  | 101 | sz | 0000 | imm4L |
 973   // sz = 0 for single precision, 1 otherwise
 974   // Register number is Vd:D for single precision, D:Vd otherwise
 975   // immediate value is imm4H:imm4L
 976 
 977   void fconsts(FloatRegister fd, unsigned char imm_8, AsmCondition cond = al) {
 978     CHECK_VFP_PRESENT;
 979     assert(fd-&gt;hi_bit() == 0, &quot;double precision register?&quot;);
 980     emit_int32(cond &lt;&lt; 28 | 0xeb &lt;&lt; 20 | single_cp_num |
 981               fd-&gt;hi_bits() &lt;&lt; 12 | fd-&gt;lo_bit() &lt;&lt; 22 | (imm_8 &amp; 0xf) | (imm_8 &gt;&gt; 4) &lt;&lt; 16);
 982   }
 983 
 984   void fconstd(FloatRegister fd, unsigned char imm_8, AsmCondition cond = al) {
 985     CHECK_VFP_PRESENT;
 986     assert(fd-&gt;lo_bit() == 0, &quot;double precision register?&quot;);
 987     emit_int32(cond &lt;&lt; 28 | 0xeb &lt;&lt; 20 | double_cp_num |
</pre>
</td>
<td>
<hr />
<pre>
 946   void mnemonic##d(Register rn, FloatRegisterSet reg_set,                    \
 947                    AsmWriteback w = no_writeback, AsmCondition cond = al) {  \
 948     CHECK_VFP_PRESENT;                                                       \
 949     assert(w == no_writeback || rn != PC, &quot;unpredictable instruction&quot;);      \
 950     assert(!(w == no_writeback &amp;&amp; pu == 2), &quot;encoding constraint&quot;);          \
 951     assert((reg_set.encoding_d() &amp; 1) == 0, &quot;encoding constraint&quot;);          \
 952     emit_int32(cond &lt;&lt; 28 | 6 &lt;&lt; 25 | pu &lt;&lt; 23 | w &lt;&lt; 21 | l &lt;&lt; 20 |         \
 953               rn-&gt;encoding() &lt;&lt; 16 | reg_set.encoding_d() | double_cp_num);  \
 954   }                                                                          \
 955   void mnemonic##s(Register rn, FloatRegisterSet reg_set,                    \
 956                    AsmWriteback w = no_writeback, AsmCondition cond = al) {  \
 957     CHECK_VFP_PRESENT;                                                       \
 958     assert(w == no_writeback || rn != PC, &quot;unpredictable instruction&quot;);      \
 959     assert(!(w == no_writeback &amp;&amp; pu == 2), &quot;encoding constraint&quot;);          \
 960     emit_int32(cond &lt;&lt; 28 | 6 &lt;&lt; 25 | pu &lt;&lt; 23 | w &lt;&lt; 21 | l &lt;&lt; 20 |         \
 961               rn-&gt;encoding() &lt;&lt; 16 | reg_set.encoding_s() | single_cp_num);  \
 962   }
 963 
 964   F(fldmia, 1, 1)    F(fldmfd, 1, 1)
 965   F(fldmdb, 1, 2)    F(fldmea, 1, 2)
<span class="line-modified"> 966   F(fstmia, 0, 1)    F(fstmea, 0, 1)</span>
<span class="line-modified"> 967   F(fstmdb, 0, 2)    F(fstmfd, 0, 2)</span>
 968 #undef F
 969 
 970   // fconst{s,d} encoding:
 971   //  31  28 27   23 22  21 20 19   16 15 12 10  9  8   7    4 3     0
 972   // | cond | 11101 | D | 11  | imm4H | Vd  | 101 | sz | 0000 | imm4L |
 973   // sz = 0 for single precision, 1 otherwise
 974   // Register number is Vd:D for single precision, D:Vd otherwise
 975   // immediate value is imm4H:imm4L
 976 
 977   void fconsts(FloatRegister fd, unsigned char imm_8, AsmCondition cond = al) {
 978     CHECK_VFP_PRESENT;
 979     assert(fd-&gt;hi_bit() == 0, &quot;double precision register?&quot;);
 980     emit_int32(cond &lt;&lt; 28 | 0xeb &lt;&lt; 20 | single_cp_num |
 981               fd-&gt;hi_bits() &lt;&lt; 12 | fd-&gt;lo_bit() &lt;&lt; 22 | (imm_8 &amp; 0xf) | (imm_8 &gt;&gt; 4) &lt;&lt; 16);
 982   }
 983 
 984   void fconstd(FloatRegister fd, unsigned char imm_8, AsmCondition cond = al) {
 985     CHECK_VFP_PRESENT;
 986     assert(fd-&gt;lo_bit() == 0, &quot;double precision register?&quot;);
 987     emit_int32(cond &lt;&lt; 28 | 0xeb &lt;&lt; 20 | double_cp_num |
</pre>
</td>
</tr>
</table>
<center><a href="arm.ad.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_arm.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>