<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="A/D Control Register. The ADCR register must be written to select the operating mode before A/D conversion can occur"><title>lpc11xx::adc::cr - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="lpc11xx" data-themes="" data-resource-suffix="" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../lpc11xx/index.html">lpc11xx</a><span class="version">0.2.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module cr</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In lpc11xx::<wbr>adc</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">lpc11xx</a>::<wbr><a href="../index.html">adc</a></div><h1>Module <span>cr</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/lpc11xx/adc/cr.rs.html#1-566">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>A/D Control Register. The ADCR register must be written to select the operating mode before A/D conversion can occur</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.BURST_W.html" title="struct lpc11xx::adc::cr::BURST_W">BURST_W</a></dt><dd>Write proxy for field <code>BURST</code></dd><dt><a class="struct" href="struct.CLKDIV_W.html" title="struct lpc11xx::adc::cr::CLKDIV_W">CLKDIV_<wbr>W</a></dt><dd>Write proxy for field <code>CLKDIV</code></dd><dt><a class="struct" href="struct.CLKS_W.html" title="struct lpc11xx::adc::cr::CLKS_W">CLKS_W</a></dt><dd>Write proxy for field <code>CLKS</code></dd><dt><a class="struct" href="struct.EDGE_W.html" title="struct lpc11xx::adc::cr::EDGE_W">EDGE_W</a></dt><dd>Write proxy for field <code>EDGE</code></dd><dt><a class="struct" href="struct.SEL_W.html" title="struct lpc11xx::adc::cr::SEL_W">SEL_W</a></dt><dd>Write proxy for field <code>SEL</code></dd><dt><a class="struct" href="struct.START_W.html" title="struct lpc11xx::adc::cr::START_W">START_W</a></dt><dd>Write proxy for field <code>START</code></dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="enum" href="enum.BURST_A.html" title="enum lpc11xx::adc::cr::BURST_A">BURST_A</a></dt><dd>Burst mode.</dd><dt><a class="enum" href="enum.CLKS_A.html" title="enum lpc11xx::adc::cr::CLKS_A">CLKS_A</a></dt><dd>This field selects the number of clocks used for each conversion in Burst mode, and the number of bits of accuracy of the result in the LS bits of ADDR, between 11 clocks (10 bits) and 4 clocks (3 bits).</dd><dt><a class="enum" href="enum.EDGE_A.html" title="enum lpc11xx::adc::cr::EDGE_A">EDGE_A</a></dt><dd>This bit is significant only when the START field contains 010-111. In these cases: Start conversion on a falling edge on the selected CAP/MAT signal.</dd><dt><a class="enum" href="enum.START_A.html" title="enum lpc11xx::adc::cr::START_A">START_A</a></dt><dd>When the BURST bit is 0, these bits control whether and when an A/D conversion is started.</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="type" href="type.BURST_R.html" title="type lpc11xx::adc::cr::BURST_R">BURST_R</a></dt><dd>Reader of field <code>BURST</code></dd><dt><a class="type" href="type.CLKDIV_R.html" title="type lpc11xx::adc::cr::CLKDIV_R">CLKDIV_<wbr>R</a></dt><dd>Reader of field <code>CLKDIV</code></dd><dt><a class="type" href="type.CLKS_R.html" title="type lpc11xx::adc::cr::CLKS_R">CLKS_R</a></dt><dd>Reader of field <code>CLKS</code></dd><dt><a class="type" href="type.EDGE_R.html" title="type lpc11xx::adc::cr::EDGE_R">EDGE_R</a></dt><dd>Reader of field <code>EDGE</code></dd><dt><a class="type" href="type.R.html" title="type lpc11xx::adc::cr::R">R</a></dt><dd>Reader of register CR</dd><dt><a class="type" href="type.SEL_R.html" title="type lpc11xx::adc::cr::SEL_R">SEL_R</a></dt><dd>Reader of field <code>SEL</code></dd><dt><a class="type" href="type.START_R.html" title="type lpc11xx::adc::cr::START_R">START_R</a></dt><dd>Reader of field <code>START</code></dd><dt><a class="type" href="type.W.html" title="type lpc11xx::adc::cr::W">W</a></dt><dd>Writer for register CR</dd></dl></section></div></main></body></html>