/// Auto-generated register definitions for LTDC
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::ltdc {

// ============================================================================
// LTDC - LCD-TFT Controller
// Base Address: 0x40016800
// ============================================================================

/// LTDC Register Structure
struct LTDC_Registers {
    uint8_t RESERVED_0000[8]; ///< Reserved

    /// Synchronization Size Configuration Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SSCR;

    /// Back Porch Configuration Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BPCR;

    /// Active Width Configuration Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AWCR;

    /// Total Width Configuration Register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TWCR;

    /// Global Control Register
    /// Offset: 0x0018
    /// Reset value: 0x00002220
    volatile uint32_t GCR;
    uint8_t RESERVED_001C[8]; ///< Reserved

    /// Shadow Reload Configuration Register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SRCR;
    uint8_t RESERVED_0028[4]; ///< Reserved

    /// Background Color Configuration Register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BCCR;
    uint8_t RESERVED_0030[4]; ///< Reserved

    /// Interrupt Enable Register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IER;

    /// Interrupt Status Register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ISR;

    /// Interrupt Clear Register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t ICR;

    /// Line Interrupt Position Configuration Register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LIPCR;

    /// Current Position Status Register
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CPSR;

    /// Current Display Status Register
    /// Offset: 0x0048
    /// Reset value: 0x0000000F
    /// Access: read-only
    volatile uint32_t CDSR;
    uint8_t RESERVED_004C[56]; ///< Reserved

    /// Layerx Control Register
    /// Offset: 0x0084
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L1CR;

    /// Layerx Window Horizontal Position Configuration Register
    /// Offset: 0x0088
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L1WHPCR;

    /// Layerx Window Vertical Position Configuration Register
    /// Offset: 0x008C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L1WVPCR;

    /// Layerx Color Keying Configuration Register
    /// Offset: 0x0090
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L1CKCR;

    /// Layerx Pixel Format Configuration Register
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L1PFCR;

    /// Layerx Constant Alpha Configuration Register
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L1CACR;

    /// Layerx Default Color Configuration Register
    /// Offset: 0x009C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L1DCCR;

    /// Layerx Blending Factors Configuration Register
    /// Offset: 0x00A0
    /// Reset value: 0x00000607
    /// Access: read-write
    volatile uint32_t L1BFCR;
    uint8_t RESERVED_00A4[8]; ///< Reserved

    /// Layerx Color Frame Buffer Address Register
    /// Offset: 0x00AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L1CFBAR;

    /// Layerx Color Frame Buffer Length Register
    /// Offset: 0x00B0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L1CFBLR;

    /// Layerx ColorFrame Buffer Line Number Register
    /// Offset: 0x00B4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L1CFBLNR;
    uint8_t RESERVED_00B8[12]; ///< Reserved

    /// Layerx CLUT Write Register
    /// Offset: 0x00C4
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t L1CLUTWR;
    uint8_t RESERVED_00C8[60]; ///< Reserved

    /// Layerx Control Register
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L2CR;

    /// Layerx Window Horizontal Position Configuration Register
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L2WHPCR;

    /// Layerx Window Vertical Position Configuration Register
    /// Offset: 0x010C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L2WVPCR;

    /// Layerx Color Keying Configuration Register
    /// Offset: 0x0110
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L2CKCR;

    /// Layerx Pixel Format Configuration Register
    /// Offset: 0x0114
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L2PFCR;

    /// Layerx Constant Alpha Configuration Register
    /// Offset: 0x0118
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L2CACR;

    /// Layerx Default Color Configuration Register
    /// Offset: 0x011C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L2DCCR;

    /// Layerx Blending Factors Configuration Register
    /// Offset: 0x0120
    /// Reset value: 0x00000607
    /// Access: read-write
    volatile uint32_t L2BFCR;
    uint8_t RESERVED_0124[8]; ///< Reserved

    /// Layerx Color Frame Buffer Address Register
    /// Offset: 0x012C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L2CFBAR;

    /// Layerx Color Frame Buffer Length Register
    /// Offset: 0x0130
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L2CFBLR;

    /// Layerx ColorFrame Buffer Line Number Register
    /// Offset: 0x0134
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t L2CFBLNR;
    uint8_t RESERVED_0138[12]; ///< Reserved

    /// Layerx CLUT Write Register
    /// Offset: 0x0144
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t L2CLUTWR;
};

static_assert(sizeof(LTDC_Registers) >= 328, "LTDC_Registers size mismatch");

/// LTDC peripheral instance
inline LTDC_Registers* LTDC() {
    return reinterpret_cast<LTDC_Registers*>(0x40016800);
}

}  // namespace alloy::hal::st::stm32f4::ltdc
