Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o Z:/Lab/ALU/DLD_CA_lab/p04/ram_gen/RAM_tb_isim_beh.exe -prj Z:/Lab/ALU/DLD_CA_lab/p04/ram_gen/RAM_tb_beh.prj work.RAM_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/Lab/ALU/DLD_CA_lab/p04/ram_gen/ipcore_dir/RAM.v" into library work
Analyzing Verilog file "Z:/Lab/ALU/DLD_CA_lab/p04/ram_gen/ram_dar_had_no.v" into library work
Analyzing Verilog file "Z:/Lab/ALU/DLD_CA_lab/p04/ram_gen/RAM_gen_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAM
Compiling module ram_dar_had_no
Compiling module RAM_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable Z:/Lab/ALU/DLD_CA_lab/p04/ram_gen/RAM_tb_isim_beh.exe
Fuse Memory Usage: 33328 KB
Fuse CPU Usage: 529 ms
