Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov  9 16:34:47 2023
| Host         : Aaron running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/Aaron/Desktop/SOC_design/Lab4-2_vivado/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (63)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (63)
-------------------------------
 There are 63 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[1]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

io_out[0]
io_out[10]
io_out[11]
io_out[12]
io_out[13]
io_out[14]
io_out[15]
io_out[16]
io_out[17]
io_out[18]
io_out[19]
io_out[1]
io_out[20]
io_out[21]
io_out[22]
io_out[23]
io_out[24]
io_out[25]
io_out[26]
io_out[27]
io_out[28]
io_out[29]
io_out[2]
io_out[30]
io_out[31]
io_out[3]
io_out[4]
io_out[5]
io_out[6]
io_out[7]
io_out[8]
io_out[9]
la_data_out[0]
la_data_out[1]
la_data_out[2]
la_data_out[3]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.011        0.000                      0                  809        0.075        0.000                      0                  809        2.800        0.000                       0                   358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
wb_clk_i  {0.000 4.050}        8.100           123.457         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.011        0.000                      0                  809        0.075        0.000                      0                  809        2.800        0.000                       0                   358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 user_wb2axi/user_fir/fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/user_fir/fir_multi_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (wb_clk_i rise@8.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 4.809ns (73.886%)  route 1.700ns (26.114%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 11.088 - 8.100 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/user_fir/fir_cs_reg[1]/Q
                         net (fo=119, unplaced)       0.845     4.703    user_wb2axi/user_fir/fir_cs[1]
                                                                      r  user_wb2axi/user_fir/__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.998 r  user_wb2axi/user_fir/__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.798    user_wb2axi/user_fir/__0_i_1_n_0
                                                                      r  user_wb2axi/user_fir/__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.036     9.834 r  user_wb2axi/user_fir/__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     9.889    user_wb2axi/user_fir/__0_n_153
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      8.100     8.100 r  
                                                      0.000     8.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     8.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.698    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     9.798 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    10.558    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.649 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439    11.088    user_wb2axi/user_fir/clk_BUFG
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/CLK
                         clock pessimism              0.248    11.335    
                         clock uncertainty           -0.035    11.300    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.900    user_wb2axi/user_fir/fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 user_wb2axi/user_fir/fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/user_fir/fir_multi_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (wb_clk_i rise@8.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 4.809ns (73.886%)  route 1.700ns (26.114%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 11.088 - 8.100 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/user_fir/fir_cs_reg[1]/Q
                         net (fo=119, unplaced)       0.845     4.703    user_wb2axi/user_fir/fir_cs[1]
                                                                      r  user_wb2axi/user_fir/__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.998 r  user_wb2axi/user_fir/__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.798    user_wb2axi/user_fir/__0_i_1_n_0
                                                                      r  user_wb2axi/user_fir/__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.036     9.834 r  user_wb2axi/user_fir/__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     9.889    user_wb2axi/user_fir/__0_n_143
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      8.100     8.100 r  
                                                      0.000     8.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     8.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.698    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     9.798 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    10.558    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.649 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439    11.088    user_wb2axi/user_fir/clk_BUFG
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/CLK
                         clock pessimism              0.248    11.335    
                         clock uncertainty           -0.035    11.300    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.900    user_wb2axi/user_fir/fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 user_wb2axi/user_fir/fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/user_fir/fir_multi_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (wb_clk_i rise@8.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 4.809ns (73.886%)  route 1.700ns (26.114%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 11.088 - 8.100 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/user_fir/fir_cs_reg[1]/Q
                         net (fo=119, unplaced)       0.845     4.703    user_wb2axi/user_fir/fir_cs[1]
                                                                      r  user_wb2axi/user_fir/__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.998 r  user_wb2axi/user_fir/__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.798    user_wb2axi/user_fir/__0_i_1_n_0
                                                                      r  user_wb2axi/user_fir/__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.036     9.834 r  user_wb2axi/user_fir/__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     9.889    user_wb2axi/user_fir/__0_n_142
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      8.100     8.100 r  
                                                      0.000     8.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     8.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.698    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     9.798 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    10.558    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.649 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439    11.088    user_wb2axi/user_fir/clk_BUFG
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/CLK
                         clock pessimism              0.248    11.335    
                         clock uncertainty           -0.035    11.300    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.900    user_wb2axi/user_fir/fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 user_wb2axi/user_fir/fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/user_fir/fir_multi_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (wb_clk_i rise@8.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 4.809ns (73.886%)  route 1.700ns (26.114%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 11.088 - 8.100 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/user_fir/fir_cs_reg[1]/Q
                         net (fo=119, unplaced)       0.845     4.703    user_wb2axi/user_fir/fir_cs[1]
                                                                      r  user_wb2axi/user_fir/__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.998 r  user_wb2axi/user_fir/__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.798    user_wb2axi/user_fir/__0_i_1_n_0
                                                                      r  user_wb2axi/user_fir/__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.036     9.834 r  user_wb2axi/user_fir/__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     9.889    user_wb2axi/user_fir/__0_n_141
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      8.100     8.100 r  
                                                      0.000     8.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     8.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.698    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     9.798 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    10.558    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.649 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439    11.088    user_wb2axi/user_fir/clk_BUFG
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/CLK
                         clock pessimism              0.248    11.335    
                         clock uncertainty           -0.035    11.300    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.900    user_wb2axi/user_fir/fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 user_wb2axi/user_fir/fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/user_fir/fir_multi_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (wb_clk_i rise@8.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 4.809ns (73.886%)  route 1.700ns (26.114%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 11.088 - 8.100 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/user_fir/fir_cs_reg[1]/Q
                         net (fo=119, unplaced)       0.845     4.703    user_wb2axi/user_fir/fir_cs[1]
                                                                      r  user_wb2axi/user_fir/__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.998 r  user_wb2axi/user_fir/__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.798    user_wb2axi/user_fir/__0_i_1_n_0
                                                                      r  user_wb2axi/user_fir/__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.036     9.834 r  user_wb2axi/user_fir/__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     9.889    user_wb2axi/user_fir/__0_n_140
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      8.100     8.100 r  
                                                      0.000     8.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     8.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.698    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     9.798 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    10.558    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.649 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439    11.088    user_wb2axi/user_fir/clk_BUFG
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/CLK
                         clock pessimism              0.248    11.335    
                         clock uncertainty           -0.035    11.300    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.900    user_wb2axi/user_fir/fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 user_wb2axi/user_fir/fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/user_fir/fir_multi_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (wb_clk_i rise@8.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 4.809ns (73.886%)  route 1.700ns (26.114%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 11.088 - 8.100 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/user_fir/fir_cs_reg[1]/Q
                         net (fo=119, unplaced)       0.845     4.703    user_wb2axi/user_fir/fir_cs[1]
                                                                      r  user_wb2axi/user_fir/__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.998 r  user_wb2axi/user_fir/__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.798    user_wb2axi/user_fir/__0_i_1_n_0
                                                                      r  user_wb2axi/user_fir/__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.036     9.834 r  user_wb2axi/user_fir/__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     9.889    user_wb2axi/user_fir/__0_n_139
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      8.100     8.100 r  
                                                      0.000     8.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     8.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.698    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     9.798 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    10.558    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.649 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439    11.088    user_wb2axi/user_fir/clk_BUFG
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/CLK
                         clock pessimism              0.248    11.335    
                         clock uncertainty           -0.035    11.300    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.900    user_wb2axi/user_fir/fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 user_wb2axi/user_fir/fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/user_fir/fir_multi_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (wb_clk_i rise@8.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 4.809ns (73.886%)  route 1.700ns (26.114%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 11.088 - 8.100 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/user_fir/fir_cs_reg[1]/Q
                         net (fo=119, unplaced)       0.845     4.703    user_wb2axi/user_fir/fir_cs[1]
                                                                      r  user_wb2axi/user_fir/__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.998 r  user_wb2axi/user_fir/__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.798    user_wb2axi/user_fir/__0_i_1_n_0
                                                                      r  user_wb2axi/user_fir/__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     9.834 r  user_wb2axi/user_fir/__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     9.889    user_wb2axi/user_fir/__0_n_138
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      8.100     8.100 r  
                                                      0.000     8.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     8.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.698    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     9.798 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    10.558    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.649 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439    11.088    user_wb2axi/user_fir/clk_BUFG
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/CLK
                         clock pessimism              0.248    11.335    
                         clock uncertainty           -0.035    11.300    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.900    user_wb2axi/user_fir/fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 user_wb2axi/user_fir/fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/user_fir/fir_multi_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (wb_clk_i rise@8.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 4.809ns (73.886%)  route 1.700ns (26.114%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 11.088 - 8.100 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/user_fir/fir_cs_reg[1]/Q
                         net (fo=119, unplaced)       0.845     4.703    user_wb2axi/user_fir/fir_cs[1]
                                                                      r  user_wb2axi/user_fir/__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.998 r  user_wb2axi/user_fir/__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.798    user_wb2axi/user_fir/__0_i_1_n_0
                                                                      r  user_wb2axi/user_fir/__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.036     9.834 r  user_wb2axi/user_fir/__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     9.889    user_wb2axi/user_fir/__0_n_137
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      8.100     8.100 r  
                                                      0.000     8.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     8.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.698    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     9.798 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    10.558    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.649 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439    11.088    user_wb2axi/user_fir/clk_BUFG
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/CLK
                         clock pessimism              0.248    11.335    
                         clock uncertainty           -0.035    11.300    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.900    user_wb2axi/user_fir/fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 user_wb2axi/user_fir/fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/user_fir/fir_multi_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (wb_clk_i rise@8.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 4.809ns (73.886%)  route 1.700ns (26.114%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 11.088 - 8.100 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/user_fir/fir_cs_reg[1]/Q
                         net (fo=119, unplaced)       0.845     4.703    user_wb2axi/user_fir/fir_cs[1]
                                                                      r  user_wb2axi/user_fir/__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.998 r  user_wb2axi/user_fir/__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.798    user_wb2axi/user_fir/__0_i_1_n_0
                                                                      r  user_wb2axi/user_fir/__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.036     9.834 r  user_wb2axi/user_fir/__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     9.889    user_wb2axi/user_fir/__0_n_136
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      8.100     8.100 r  
                                                      0.000     8.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     8.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.698    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     9.798 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    10.558    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.649 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439    11.088    user_wb2axi/user_fir/clk_BUFG
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/CLK
                         clock pessimism              0.248    11.335    
                         clock uncertainty           -0.035    11.300    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.900    user_wb2axi/user_fir/fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 user_wb2axi/user_fir/fir_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/user_fir/fir_multi_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.100ns  (wb_clk_i rise@8.100ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 4.809ns (73.886%)  route 1.700ns (26.114%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 11.088 - 8.100 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/user_fir/fir_cs_reg[1]/Q
                         net (fo=119, unplaced)       0.845     4.703    user_wb2axi/user_fir/fir_cs[1]
                                                                      r  user_wb2axi/user_fir/__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.998 r  user_wb2axi/user_fir/__0_i_1/O
                         net (fo=1, unplaced)         0.800     5.798    user_wb2axi/user_fir/__0_i_1_n_0
                                                                      r  user_wb2axi/user_fir/__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.036     9.834 r  user_wb2axi/user_fir/__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     9.889    user_wb2axi/user_fir/__0_n_135
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      8.100     8.100 r  
                                                      0.000     8.100 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     8.100    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.938 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.698    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     9.798 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    10.558    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    10.649 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439    11.088    user_wb2axi/user_fir/clk_BUFG
                         DSP48E1                                      r  user_wb2axi/user_fir/fir_multi_reg/CLK
                         clock pessimism              0.248    11.335    
                         clock uncertainty           -0.035    11.300    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.900    user_wb2axi/user_fir/fir_multi_reg
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  0.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 user_wb2axi/user_fir/xt_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/data_ram/RAM_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/xt_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/xt_buf_reg[0]/Q
                         net (fo=1, unplaced)         0.141     1.347    user_wb2axi/data_ram/RAM_reg_0_15_0_0/D
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_wb2axi/data_ram/RAM_reg_0_15_0_0/WCLK
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.238     1.205    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.273    user_wb2axi/data_ram/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 user_wb2axi/user_fir/xt_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/data_ram/RAM_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/xt_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/xt_buf_reg[10]/Q
                         net (fo=1, unplaced)         0.141     1.347    user_wb2axi/data_ram/RAM_reg_0_15_10_10/D
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_wb2axi/data_ram/RAM_reg_0_15_10_10/WCLK
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.238     1.205    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.273    user_wb2axi/data_ram/RAM_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 user_wb2axi/user_fir/xt_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/data_ram/RAM_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/xt_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/xt_buf_reg[11]/Q
                         net (fo=1, unplaced)         0.141     1.347    user_wb2axi/data_ram/RAM_reg_0_15_11_11/D
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_wb2axi/data_ram/RAM_reg_0_15_11_11/WCLK
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.238     1.205    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.273    user_wb2axi/data_ram/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 user_wb2axi/user_fir/xt_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/data_ram/RAM_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/xt_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/xt_buf_reg[12]/Q
                         net (fo=1, unplaced)         0.141     1.347    user_wb2axi/data_ram/RAM_reg_0_15_12_12/D
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_wb2axi/data_ram/RAM_reg_0_15_12_12/WCLK
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_12_12/SP/CLK
                         clock pessimism             -0.238     1.205    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.273    user_wb2axi/data_ram/RAM_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 user_wb2axi/user_fir/xt_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/data_ram/RAM_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/xt_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/xt_buf_reg[13]/Q
                         net (fo=1, unplaced)         0.141     1.347    user_wb2axi/data_ram/RAM_reg_0_15_13_13/D
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_wb2axi/data_ram/RAM_reg_0_15_13_13/WCLK
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.238     1.205    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.273    user_wb2axi/data_ram/RAM_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 user_wb2axi/user_fir/xt_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/data_ram/RAM_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/xt_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/xt_buf_reg[14]/Q
                         net (fo=1, unplaced)         0.141     1.347    user_wb2axi/data_ram/RAM_reg_0_15_14_14/D
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_wb2axi/data_ram/RAM_reg_0_15_14_14/WCLK
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.238     1.205    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.273    user_wb2axi/data_ram/RAM_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 user_wb2axi/user_fir/xt_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/data_ram/RAM_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/xt_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/xt_buf_reg[15]/Q
                         net (fo=1, unplaced)         0.141     1.347    user_wb2axi/data_ram/RAM_reg_0_15_15_15/D
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_wb2axi/data_ram/RAM_reg_0_15_15_15/WCLK
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.238     1.205    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.273    user_wb2axi/data_ram/RAM_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 user_wb2axi/user_fir/xt_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/data_ram/RAM_reg_0_15_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/xt_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/xt_buf_reg[16]/Q
                         net (fo=1, unplaced)         0.141     1.347    user_wb2axi/data_ram/RAM_reg_0_15_16_16/D
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_wb2axi/data_ram/RAM_reg_0_15_16_16/WCLK
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_16_16/SP/CLK
                         clock pessimism             -0.238     1.205    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.273    user_wb2axi/data_ram/RAM_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 user_wb2axi/user_fir/xt_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/data_ram/RAM_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/xt_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/xt_buf_reg[17]/Q
                         net (fo=1, unplaced)         0.141     1.347    user_wb2axi/data_ram/RAM_reg_0_15_17_17/D
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_wb2axi/data_ram/RAM_reg_0_15_17_17/WCLK
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.238     1.205    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.273    user_wb2axi/data_ram/RAM_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 user_wb2axi/user_fir/xt_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            user_wb2axi/data_ram/RAM_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/xt_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/xt_buf_reg[18]/Q
                         net (fo=1, unplaced)         0.141     1.347    user_wb2axi/data_ram/RAM_reg_0_15_18_18/D
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_wb2axi/data_ram/RAM_reg_0_15_18_18/WCLK
                         RAMS32                                       r  user_wb2axi/data_ram/RAM_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.238     1.205    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.273    user_wb2axi/data_ram/RAM_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 4.050 }
Period(ns):         8.100
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.100       5.156                user_bram/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.100       5.156                user_bram/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.100       5.156                user_bram/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.100       5.156                user_bram/RAM_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.100       5.156                user_bram/RAM_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.100       5.156                user_bram/RAM_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.100       5.156                user_bram/RAM_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.100       5.156                user_bram/RAM_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.100       5.524                user_bram/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.100       5.524                user_bram/RAM_reg_0_1/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.050       2.800                user_wb2axi/data_ram/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.102ns (53.879%)  route 3.511ns (46.121%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      f  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.569     2.464    user_wb2axi/user_fir/SR[0]
                                                                      f  user_wb2axi/user_fir/FSM_onehot_cs[0]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.588 r  user_wb2axi/user_fir/FSM_onehot_cs[0]_i_2/O
                         net (fo=2, unplaced)         0.913     3.501    user_wb2axi/user_fir/FSM_onehot_cs[0]_i_2_n_0
                                                                      r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.625 f  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.430     4.055    user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_2_n_0
                                                                      f  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.179 r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.979    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.614 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.614    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            io_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.094ns (56.985%)  route 3.090ns (43.015%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      f  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=18, unplaced)        0.800     1.771    user_wb2axi/wbs_adr_i_IBUF[7]
                                                                      f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=40, unplaced)        0.526     2.421    user_wb2axi/user_fir/FSM_onehot_cs_reg[2]
                                                                      f  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.537 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=27, unplaced)        0.516     3.053    user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[10]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.177 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.626    user_bram/io_out[10]
                                                                      r  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.550    io_out_OBUF[10]
                                                                      r  io_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.185 r  io_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.185    io_out[10]
                                                                      r  io_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            io_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.094ns (56.985%)  route 3.090ns (43.015%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      f  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=18, unplaced)        0.800     1.771    user_wb2axi/wbs_adr_i_IBUF[7]
                                                                      f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=40, unplaced)        0.526     2.421    user_wb2axi/user_fir/FSM_onehot_cs_reg[2]
                                                                      f  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.537 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=27, unplaced)        0.516     3.053    user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[11]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.177 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.626    user_bram/io_out[11]
                                                                      r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.550    io_out_OBUF[11]
                                                                      r  io_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.185 r  io_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.185    io_out[11]
                                                                      r  io_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            io_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.094ns (56.985%)  route 3.090ns (43.015%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      f  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=18, unplaced)        0.800     1.771    user_wb2axi/wbs_adr_i_IBUF[7]
                                                                      f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=40, unplaced)        0.526     2.421    user_wb2axi/user_fir/FSM_onehot_cs_reg[2]
                                                                      f  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.537 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=27, unplaced)        0.516     3.053    user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[13]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.177 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.626    user_bram/io_out[13]
                                                                      r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.550    io_out_OBUF[13]
                                                                      r  io_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.185 r  io_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.185    io_out[13]
                                                                      r  io_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            io_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.094ns (56.985%)  route 3.090ns (43.015%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      f  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=18, unplaced)        0.800     1.771    user_wb2axi/wbs_adr_i_IBUF[7]
                                                                      f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=40, unplaced)        0.526     2.421    user_wb2axi/user_fir/FSM_onehot_cs_reg[2]
                                                                      f  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.537 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=27, unplaced)        0.516     3.053    user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[15]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.177 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.626    user_bram/io_out[15]
                                                                      r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.550    io_out_OBUF[15]
                                                                      r  io_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.185 r  io_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.185    io_out[15]
                                                                      r  io_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            io_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.094ns (56.985%)  route 3.090ns (43.015%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      f  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=18, unplaced)        0.800     1.771    user_wb2axi/wbs_adr_i_IBUF[7]
                                                                      f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=40, unplaced)        0.526     2.421    user_wb2axi/user_fir/FSM_onehot_cs_reg[2]
                                                                      f  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.537 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=27, unplaced)        0.516     3.053    user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[17]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.177 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.626    user_bram/io_out[17]
                                                                      r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.550    io_out_OBUF[17]
                                                                      r  io_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.185 r  io_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.185    io_out[17]
                                                                      r  io_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            io_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.094ns (56.985%)  route 3.090ns (43.015%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      f  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=18, unplaced)        0.800     1.771    user_wb2axi/wbs_adr_i_IBUF[7]
                                                                      f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=40, unplaced)        0.526     2.421    user_wb2axi/user_fir/FSM_onehot_cs_reg[2]
                                                                      f  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.537 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=27, unplaced)        0.516     3.053    user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[19]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.177 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[19]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.626    user_bram/io_out[19]
                                                                      r  user_bram/wbs_dat_o_OBUF[19]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  user_bram/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.550    io_out_OBUF[19]
                                                                      r  io_out_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.185 r  io_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     7.185    io_out[19]
                                                                      r  io_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            io_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.094ns (56.985%)  route 3.090ns (43.015%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      f  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=18, unplaced)        0.800     1.771    user_wb2axi/wbs_adr_i_IBUF[7]
                                                                      f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=40, unplaced)        0.526     2.421    user_wb2axi/user_fir/FSM_onehot_cs_reg[2]
                                                                      f  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.537 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=27, unplaced)        0.516     3.053    user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[21]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.177 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[21]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.626    user_bram/io_out[21]
                                                                      r  user_bram/wbs_dat_o_OBUF[21]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  user_bram/wbs_dat_o_OBUF[21]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.550    io_out_OBUF[21]
                                                                      r  io_out_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.185 r  io_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     7.185    io_out[21]
                                                                      r  io_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            io_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.094ns (56.985%)  route 3.090ns (43.015%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      f  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=18, unplaced)        0.800     1.771    user_wb2axi/wbs_adr_i_IBUF[7]
                                                                      f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=40, unplaced)        0.526     2.421    user_wb2axi/user_fir/FSM_onehot_cs_reg[2]
                                                                      f  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.537 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=27, unplaced)        0.516     3.053    user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[23]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.177 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[23]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.626    user_bram/io_out[23]
                                                                      r  user_bram/wbs_dat_o_OBUF[23]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  user_bram/wbs_dat_o_OBUF[23]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.550    io_out_OBUF[23]
                                                                      r  io_out_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.185 r  io_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.185    io_out[23]
                                                                      r  io_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            io_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.094ns (56.985%)  route 3.090ns (43.015%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      f  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=18, unplaced)        0.800     1.771    user_wb2axi/wbs_adr_i_IBUF[7]
                                                                      f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_wb2axi/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=40, unplaced)        0.526     2.421    user_wb2axi/user_fir/FSM_onehot_cs_reg[2]
                                                                      f  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.537 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=27, unplaced)        0.516     3.053    user_wb2axi/user_fir/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[25]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.177 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[25]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.626    user_bram/io_out[25]
                                                                      r  user_bram/wbs_dat_o_OBUF[25]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  user_bram/wbs_dat_o_OBUF[25]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.550    io_out_OBUF[25]
                                                                      r  io_out_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.185 r  io_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.185    io_out[25]
                                                                      r  io_out[25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    user_wb2axi/user_fir/la_data_in_IBUF[0]
                                                                      r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_wb2axi/user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=224, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_wb2axi/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.196ns  (logic 3.803ns (52.854%)  route 3.393ns (47.146%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_wb2axi/clk_BUFG
                         FDRE                                         r  user_wb2axi/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_wb2axi/FSM_onehot_cs_reg[2]/Q
                         net (fo=9, unplaced)         0.782     4.640    user_wb2axi/user_fir/Q[0]
                                                                      r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_9/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.959 r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     5.408    user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_9_n_0
                                                                      r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.532 r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=1, unplaced)         0.902     6.434    user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_8_n_0
                                                                      r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.558 r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.460     7.018    user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.942    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.576 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.576    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg_1_1/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/ram_o[12]
                                                                      r  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.582    io_out_OBUF[12]
                                                                      r  io_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  io_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.216    io_out[12]
                                                                      r  io_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.834 r  user_bram/RAM_reg_1_1/DOBDO[2]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/ram_o[14]
                                                                      r  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.582    io_out_OBUF[14]
                                                                      r  io_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  io_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.216    io_out[14]
                                                                      r  io_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg_2_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/ram_o[16]
                                                                      r  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.582    io_out_OBUF[16]
                                                                      r  io_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  io_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.216    io_out[16]
                                                                      r  io_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.834 r  user_bram/RAM_reg_2_0/DOBDO[2]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/ram_o[18]
                                                                      r  user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.582    io_out_OBUF[18]
                                                                      r  io_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  io_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    10.216    io_out[18]
                                                                      r  io_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg_2_1/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/ram_o[20]
                                                                      r  user_bram/wbs_dat_o_OBUF[20]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  user_bram/wbs_dat_o_OBUF[20]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.582    io_out_OBUF[20]
                                                                      r  io_out_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  io_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    10.216    io_out[20]
                                                                      r  io_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.834 r  user_bram/RAM_reg_2_1/DOBDO[2]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/ram_o[22]
                                                                      r  user_bram/wbs_dat_o_OBUF[22]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  user_bram/wbs_dat_o_OBUF[22]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.582    io_out_OBUF[22]
                                                                      r  io_out_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  io_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    10.216    io_out[22]
                                                                      r  io_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_3_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg_3_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/ram_o[24]
                                                                      r  user_bram/wbs_dat_o_OBUF[24]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  user_bram/wbs_dat_o_OBUF[24]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.582    io_out_OBUF[24]
                                                                      r  io_out_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  io_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    10.216    io_out[24]
                                                                      r  io_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_3_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.834 r  user_bram/RAM_reg_3_0/DOBDO[2]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/ram_o[26]
                                                                      r  user_bram/wbs_dat_o_OBUF[26]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  user_bram/wbs_dat_o_OBUF[26]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.582    io_out_OBUF[26]
                                                                      r  io_out_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  io_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    10.216    io_out[26]
                                                                      r  io_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_3_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg_3_1/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/ram_o[28]
                                                                      r  user_bram/wbs_dat_o_OBUF[28]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     6.782 r  user_bram/wbs_dat_o_OBUF[28]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.582    io_out_OBUF[28]
                                                                      r  io_out_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.216 r  io_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    10.216    io_out[28]
                                                                      r  io_out[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            la_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    clk_BUFG
                         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     1.207 r  counter_reg[0]/Q
                         net (fo=7, unplaced)         0.337     1.544    la_data_out_OBUF[0]
                                                                      r  la_data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  la_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.749    la_data_out[0]
                                                                      r  la_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            la_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    clk_BUFG
                         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  counter_reg[1]/Q
                         net (fo=6, unplaced)         0.337     1.544    la_data_out_OBUF[1]
                                                                      r  la_data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  la_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.749    la_data_out[1]
                                                                      r  la_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            la_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    clk_BUFG
                         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  counter_reg[2]/Q
                         net (fo=5, unplaced)         0.337     1.544    la_data_out_OBUF[2]
                                                                      r  la_data_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  la_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.749    la_data_out[2]
                                                                      r  la_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            la_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    clk_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  counter_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.544    la_data_out_OBUF[3]
                                                                      r  la_data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  la_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.749    la_data_out[3]
                                                                      r  la_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.396ns (68.820%)  route 0.633ns (31.180%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    clk_BUFG
                         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     1.207 f  counter_reg[0]/Q
                         net (fo=7, unplaced)         0.295     1.502    user_wb2axi/user_fir/wbs_ack_o[0]
                                                                      f  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.600 r  user_wb2axi/user_fir/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.937    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.088 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.088    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_wb2axi/user_fir/fir_sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.396ns (67.201%)  route 0.681ns (32.799%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/fir_sum_reg[0]/Q
                         net (fo=2, unplaced)         0.344     1.551    user_wb2axi/user_fir/fir_sum[0]
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.649 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.986    io_out_OBUF[0]
                                                                      r  io_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.137 r  io_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.137    io_out[0]
                                                                      r  io_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_wb2axi/user_fir/fir_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.396ns (67.201%)  route 0.681ns (32.799%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/fir_sum_reg[1]/Q
                         net (fo=2, unplaced)         0.344     1.551    user_wb2axi/user_fir/fir_sum[1]
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[1]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.649 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.986    io_out_OBUF[1]
                                                                      r  io_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.137 r  io_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.137    io_out[1]
                                                                      r  io_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_wb2axi/user_fir/fir_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.396ns (67.201%)  route 0.681ns (32.799%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/fir_sum_reg[2]/Q
                         net (fo=2, unplaced)         0.344     1.551    user_wb2axi/user_fir/fir_sum[2]
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[2]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.649 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.986    io_out_OBUF[2]
                                                                      r  io_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.137 r  io_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.137    io_out[2]
                                                                      r  io_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_wb2axi/user_fir/fir_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.396ns (67.201%)  route 0.681ns (32.799%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/fir_sum_reg[3]/Q
                         net (fo=2, unplaced)         0.344     1.551    user_wb2axi/user_fir/fir_sum[3]
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.649 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.986    io_out_OBUF[3]
                                                                      r  io_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.137 r  io_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.137    io_out[3]
                                                                      r  io_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_wb2axi/user_fir/fir_sum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Destination:            io_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.396ns (67.201%)  route 0.681ns (32.799%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.114     1.060    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_wb2axi/user_fir/fir_sum_reg[4]/Q
                         net (fo=2, unplaced)         0.344     1.551    user_wb2axi/user_fir/fir_sum[4]
                                                                      r  user_wb2axi/user_fir/wbs_dat_o_OBUF[4]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.649 r  user_wb2axi/user_fir/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.986    io_out_OBUF[4]
                                                                      r  io_out_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.137 r  io_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.137    io_out[4]
                                                                      r  io_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           947 Endpoints
Min Delay           947 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_wb2axi/user_fir/fir_multi_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 4.752ns (66.449%)  route 2.399ns (33.551%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=6, unplaced)         0.800     1.771    user_wb2axi/user_fir/wbs_dat_i[16]
                                                                      r  user_wb2axi/user_fir/_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_wb2axi/user_fir/_i_16/O
                         net (fo=2, unplaced)         0.800     2.695    user_wb2axi/user_fir/B[16]
                                                                      r  user_wb2axi/user_fir/__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_P[0])
                                                      3.656     6.351 r  user_wb2axi/user_fir/__0/P[0]
                         net (fo=1, unplaced)         0.800     7.151    user_wb2axi/user_fir/__0_n_105
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439     2.988    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[0]__0/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_wb2axi/user_fir/fir_multi_reg[10]__0/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 4.752ns (66.449%)  route 2.399ns (33.551%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=6, unplaced)         0.800     1.771    user_wb2axi/user_fir/wbs_dat_i[16]
                                                                      r  user_wb2axi/user_fir/_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_wb2axi/user_fir/_i_16/O
                         net (fo=2, unplaced)         0.800     2.695    user_wb2axi/user_fir/B[16]
                                                                      r  user_wb2axi/user_fir/__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_P[10])
                                                      3.656     6.351 r  user_wb2axi/user_fir/__0/P[10]
                         net (fo=1, unplaced)         0.800     7.151    user_wb2axi/user_fir/__0_n_95
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439     2.988    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[10]__0/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_wb2axi/user_fir/fir_multi_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 4.752ns (66.449%)  route 2.399ns (33.551%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=6, unplaced)         0.800     1.771    user_wb2axi/user_fir/wbs_dat_i[16]
                                                                      r  user_wb2axi/user_fir/_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_wb2axi/user_fir/_i_16/O
                         net (fo=2, unplaced)         0.800     2.695    user_wb2axi/user_fir/B[16]
                                                                      r  user_wb2axi/user_fir/__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_P[11])
                                                      3.656     6.351 r  user_wb2axi/user_fir/__0/P[11]
                         net (fo=1, unplaced)         0.800     7.151    user_wb2axi/user_fir/__0_n_94
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439     2.988    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[11]__0/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_wb2axi/user_fir/fir_multi_reg[12]__0/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 4.752ns (66.449%)  route 2.399ns (33.551%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=6, unplaced)         0.800     1.771    user_wb2axi/user_fir/wbs_dat_i[16]
                                                                      r  user_wb2axi/user_fir/_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_wb2axi/user_fir/_i_16/O
                         net (fo=2, unplaced)         0.800     2.695    user_wb2axi/user_fir/B[16]
                                                                      r  user_wb2axi/user_fir/__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_P[12])
                                                      3.656     6.351 r  user_wb2axi/user_fir/__0/P[12]
                         net (fo=1, unplaced)         0.800     7.151    user_wb2axi/user_fir/__0_n_93
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439     2.988    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[12]__0/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_wb2axi/user_fir/fir_multi_reg[13]__0/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 4.752ns (66.449%)  route 2.399ns (33.551%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=6, unplaced)         0.800     1.771    user_wb2axi/user_fir/wbs_dat_i[16]
                                                                      r  user_wb2axi/user_fir/_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_wb2axi/user_fir/_i_16/O
                         net (fo=2, unplaced)         0.800     2.695    user_wb2axi/user_fir/B[16]
                                                                      r  user_wb2axi/user_fir/__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_P[13])
                                                      3.656     6.351 r  user_wb2axi/user_fir/__0/P[13]
                         net (fo=1, unplaced)         0.800     7.151    user_wb2axi/user_fir/__0_n_92
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439     2.988    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[13]__0/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_wb2axi/user_fir/fir_multi_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 4.752ns (66.449%)  route 2.399ns (33.551%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=6, unplaced)         0.800     1.771    user_wb2axi/user_fir/wbs_dat_i[16]
                                                                      r  user_wb2axi/user_fir/_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_wb2axi/user_fir/_i_16/O
                         net (fo=2, unplaced)         0.800     2.695    user_wb2axi/user_fir/B[16]
                                                                      r  user_wb2axi/user_fir/__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_P[14])
                                                      3.656     6.351 r  user_wb2axi/user_fir/__0/P[14]
                         net (fo=1, unplaced)         0.800     7.151    user_wb2axi/user_fir/__0_n_91
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439     2.988    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[14]__0/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_wb2axi/user_fir/fir_multi_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 4.752ns (66.449%)  route 2.399ns (33.551%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=6, unplaced)         0.800     1.771    user_wb2axi/user_fir/wbs_dat_i[16]
                                                                      r  user_wb2axi/user_fir/_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_wb2axi/user_fir/_i_16/O
                         net (fo=2, unplaced)         0.800     2.695    user_wb2axi/user_fir/B[16]
                                                                      r  user_wb2axi/user_fir/__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_P[15])
                                                      3.656     6.351 r  user_wb2axi/user_fir/__0/P[15]
                         net (fo=1, unplaced)         0.800     7.151    user_wb2axi/user_fir/__0_n_90
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439     2.988    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[15]__0/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_wb2axi/user_fir/fir_multi_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 4.752ns (66.449%)  route 2.399ns (33.551%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=6, unplaced)         0.800     1.771    user_wb2axi/user_fir/wbs_dat_i[16]
                                                                      r  user_wb2axi/user_fir/_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_wb2axi/user_fir/_i_16/O
                         net (fo=2, unplaced)         0.800     2.695    user_wb2axi/user_fir/B[16]
                                                                      r  user_wb2axi/user_fir/__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_P[16])
                                                      3.656     6.351 r  user_wb2axi/user_fir/__0/P[16]
                         net (fo=1, unplaced)         0.800     7.151    user_wb2axi/user_fir/__0_n_89
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439     2.988    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[16]__0/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_wb2axi/user_fir/fir_multi_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 4.752ns (66.449%)  route 2.399ns (33.551%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=6, unplaced)         0.800     1.771    user_wb2axi/user_fir/wbs_dat_i[16]
                                                                      r  user_wb2axi/user_fir/_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_wb2axi/user_fir/_i_16/O
                         net (fo=2, unplaced)         0.800     2.695    user_wb2axi/user_fir/B[16]
                                                                      r  user_wb2axi/user_fir/__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_P[1])
                                                      3.656     6.351 r  user_wb2axi/user_fir/__0/P[1]
                         net (fo=1, unplaced)         0.800     7.151    user_wb2axi/user_fir/__0_n_104
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439     2.988    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[1]__0/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_wb2axi/user_fir/fir_multi_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 4.752ns (66.449%)  route 2.399ns (33.551%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=6, unplaced)         0.800     1.771    user_wb2axi/user_fir/wbs_dat_i[16]
                                                                      r  user_wb2axi/user_fir/_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_wb2axi/user_fir/_i_16/O
                         net (fo=2, unplaced)         0.800     2.695    user_wb2axi/user_fir/B[16]
                                                                      r  user_wb2axi/user_fir/__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_P[2])
                                                      3.656     6.351 r  user_wb2axi/user_fir/__0/P[2]
                         net (fo=1, unplaced)         0.800     7.151    user_wb2axi/user_fir/__0_n_103
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.439     2.988    user_wb2axi/user_fir/clk_BUFG
                         FDRE                                         r  user_wb2axi/user_fir/fir_multi_reg[2]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[8]
                            (input port)
  Destination:            user_bram/RAM_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[8]
                                                                      r  wbs_adr_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[8]_inst/O
                         net (fo=16, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[8]
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            user_bram/RAM_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=16, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[9]
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[10]
                            (input port)
  Destination:            user_bram/RAM_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[10]
                                                                      r  wbs_adr_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[10]_inst/O
                         net (fo=16, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[10]
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[11]
                            (input port)
  Destination:            user_bram/RAM_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[11]
                                                                      r  wbs_adr_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[11]_inst/O
                         net (fo=16, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[11]
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[12]
                            (input port)
  Destination:            user_bram/RAM_reg_0_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[12] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[12]
                                                                      r  wbs_adr_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[12]_inst/O
                         net (fo=16, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[12]
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/RAM_reg_0_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=17, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[0]
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[1]
                            (input port)
  Destination:            user_bram/RAM_reg_0_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[1] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[1]
                                                                      r  wbs_adr_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[1]_inst/O
                         net (fo=17, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[1]
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[2]
                            (input port)
  Destination:            user_bram/RAM_reg_0_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[2] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[2]
                                                                      r  wbs_adr_i_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[2]_inst/O
                         net (fo=18, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[2]
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            user_bram/RAM_reg_0_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=18, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[3]
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[4]
                            (input port)
  Destination:            user_bram/RAM_reg_0_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@4.050ns period=8.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[4] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[4]
                                                                      r  wbs_adr_i_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[4]_inst/O
                         net (fo=19, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[4]
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=357, unplaced)       0.259     1.443    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0_0/CLKARDCLK





