{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540228227838 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540228227839 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540228230373 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540228230388 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540228230388 ""}
{ "Info" "" "" "2018.10.22.11:10:53 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.10.22.11:10:53 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1540228253290 ""}
{ "Info" "" "" "2018.10.22.11:10:53 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.10.22.11:10:53 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1540228253300 ""}
{ "Info" "soc_system_generation.rpt" "" "2018.10.22.11:11:13 Info: Saving generation log to E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Saving generation log to E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1540228273250 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1540228273250 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: qsys-generate \"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.10.22.11:11:13 Info: qsys-generate \"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1540228273254 ""}
{ "Info" "soc_system.qsys" "" "2018.10.22.11:11:13 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1540228273288 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Reading input file" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Reading input file" 0 0 "Shell" 0 -1 1540228273589 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding ILC \[interrupt_latency_counter 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding ILC \[interrupt_latency_counter 18.0\]" 0 0 "Shell" 0 -1 1540228273591 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module ILC" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1540228273592 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding button_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding button_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1540228273592 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module button_pio" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1540228273593 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1540228273594 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1540228273594 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1540228273595 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1540228273596 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1540228273596 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1540228273597 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1540228273597 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1540228273597 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding hps_0 \[altera_hps 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding hps_0 \[altera_hps 18.0\]" 0 0 "Shell" 0 -1 1540228273598 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1540228273600 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1540228273604 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1540228273605 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1540228273605 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1540228273605 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding led_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding led_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1540228273606 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module led_pio" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1540228273606 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" 0 0 "Shell" 0 -1 1540228273607 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1540228273607 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1540228273608 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1540228273608 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Building connections" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Building connections" 0 0 "Shell" 0 -1 1540228273609 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540228273611 ""}
{ "Info" "" "" "2018.10.22.11:11:13 Info: Validating" {  } {  } 0 0 "2018.10.22.11:11:13 Info: Validating" 0 0 "Shell" 0 -1 1540228273612 ""}
{ "Info" "" "" "2018.10.22.11:11:21 Info: Done reading input file" {  } {  } 0 0 "2018.10.22.11:11:21 Info: Done reading input file" 0 0 "Shell" 0 -1 1540228281512 ""}
{ "Info" "" "" "2018.10.22.11:11:24 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.22.11:11:24 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540228284942 ""}
{ "Info" "" "" "2018.10.22.11:11:24 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.22.11:11:24 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540228284942 ""}
{ "Info" "" "" "2018.10.22.11:11:24 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.10.22.11:11:24 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1540228284943 ""}
{ "Info" "" "" "2018.10.22.11:11:24 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.10.22.11:11:24 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1540228284943 ""}
{ "Info" "" "" "2018.10.22.11:11:24 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.22.11:11:24 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1540228284945 ""}
{ "Info" "" "" "2018.10.22.11:11:24 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.10.22.11:11:24 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1540228284945 ""}
{ "Info" "" "" "2018.10.22.11:11:24 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.10.22.11:11:24 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1540228284945 ""}
{ "Info" "" "" "2018.10.22.11:11:26 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2018.10.22.11:11:26 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1540228286245 ""}
{ "Info" "" "" "2018.10.22.11:11:30 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2018.10.22.11:11:30 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1540228290984 ""}
{ "Info" "" "" "2018.10.22.11:11:33 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2018.10.22.11:11:33 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1540228293877 ""}
{ "Info" "" "" "2018.10.22.11:11:34 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2018.10.22.11:11:34 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1540228294743 ""}
{ "Info" "" "" "2018.10.22.11:11:34 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.10.22.11:11:34 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1540228294743 ""}
{ "Info" "" "" "2018.10.22.11:11:34 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.10.22.11:11:34 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1540228294743 ""}
{ "Info" "" "" "2018.10.22.11:11:34 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2018.10.22.11:11:34 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1540228294743 ""}
{ "Warning" "" "" "2018.10.22.11:11:35 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2018.10.22.11:11:35 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1540228295231 ""}
{ "Warning" "" "" "2018.10.22.11:11:35 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2018.10.22.11:11:35 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1540228295232 ""}
{ "Warning" "" "" "2018.10.22.11:11:35 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2018.10.22.11:11:35 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1540228295233 ""}
{ "Warning" "" "" "2018.10.22.11:11:35 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2018.10.22.11:11:35 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1540228295233 ""}
{ "Info" "" "" "2018.10.22.11:11:40 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2018.10.22.11:11:40 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1540228300933 ""}
{ "Info" "" "" "2018.10.22.11:11:40 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.10.22.11:11:40 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1540228300960 ""}
{ "Info" "  ]" "" "2018.10.22.11:11:40 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0003_button_pio_gen" {  } {  } 0 0 "2018.10.22.11:11:40 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1540228300960 ""}
{ "Info" "" "" "2018.10.22.11:11:41 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.10.22.11:11:41 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1540228301797 ""}
{ "Info" "" "" "2018.10.22.11:11:41 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2018.10.22.11:11:41 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1540228301801 ""}
{ "Info" "" "" "2018.10.22.11:11:41 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.10.22.11:11:41 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1540228301815 ""}
{ "Info" "  ]" "" "2018.10.22.11:11:41 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2018.10.22.11:11:41 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1540228301815 ""}
{ "Info" "" "" "2018.10.22.11:11:42 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.10.22.11:11:42 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1540228302098 ""}
{ "Info" "" "" "2018.10.22.11:11:42 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2018.10.22.11:11:42 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1540228302102 ""}
{ "Info" "" "" "2018.10.22.11:11:42 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2018.10.22.11:11:42 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1540228302751 ""}
{ "Info" "" "" "2018.10.22.11:11:42 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2018.10.22.11:11:42 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1540228302763 ""}
{ "Info" "" "" "2018.10.22.11:11:43 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.10.22.11:11:43 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1540228303367 ""}
{ "Info" "" "" "2018.10.22.11:11:43 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.10.22.11:11:43 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1540228303831 ""}
{ "Info" "" "" "2018.10.22.11:11:45 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2018.10.22.11:11:45 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1540228305958 ""}
{ "Info" "" "" "2018.10.22.11:11:45 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2018.10.22.11:11:45 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1540228305978 ""}
{ "Info" "  ]" "" "2018.10.22.11:11:45 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2018.10.22.11:11:45 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1540228305978 ""}
{ "Info" "" "" "2018.10.22.11:11:46 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2018.10.22.11:11:46 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1540228306343 ""}
{ "Info" "" "" "2018.10.22.11:11:46 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2018.10.22.11:11:46 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1540228306350 ""}
{ "Info" "" "" "2018.10.22.11:11:46 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.10.22.11:11:46 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1540228306373 ""}
{ "Info" "  ]" "" "2018.10.22.11:11:46 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0006_led_pio_gen" {  } {  } 0 0 "2018.10.22.11:11:46 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1540228306374 ""}
{ "Info" "" "" "2018.10.22.11:11:46 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.10.22.11:11:46 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1540228306616 ""}
{ "Info" "" "" "2018.10.22.11:11:46 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2018.10.22.11:11:46 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1540228306621 ""}
{ "Info" "" "" "2018.10.22.11:11:46 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2018.10.22.11:11:46 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1540228306634 ""}
{ "Info" "" "" "2018.10.22.11:11:46 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2018.10.22.11:11:46 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1540228306653 ""}
{ "Info" "" "" "2018.10.22.11:11:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:11:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228307688 ""}
{ "Info" "" "" "2018.10.22.11:11:48 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.10.22.11:11:48 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1540228308371 ""}
{ "Info" "" "" "2018.10.22.11:11:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:11:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228311542 ""}
{ "Info" "" "" "2018.10.22.11:11:51 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:11:51 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228311879 ""}
{ "Info" "" "" "2018.10.22.11:11:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:11:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228312198 ""}
{ "Info" "" "" "2018.10.22.11:11:52 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:11:52 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228312518 ""}
{ "Info" "" "" "2018.10.22.11:11:52 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:11:52 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228312862 ""}
{ "Info" "" "" "2018.10.22.11:11:53 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:11:53 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228313174 ""}
{ "Info" "" "" "2018.10.22.11:11:55 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.10.22.11:11:55 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1540228315544 ""}
{ "Info" "" "" "2018.10.22.11:11:56 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.10.22.11:11:56 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1540228316519 ""}
{ "Info" "" "" "2018.10.22.11:11:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:11:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228317747 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1540228318389 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1540228318415 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1540228318427 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1540228318439 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1540228318477 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1540228318575 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1540228318630 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1540228318653 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1540228318675 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1540228318693 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1540228318715 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1540228318740 ""}
{ "Info" "" "" "2018.10.22.11:11:58 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2018.10.22.11:11:58 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1540228318755 ""}
{ "Info" "" "" "2018.10.22.11:12:54 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.10.22.11:12:54 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1540228374469 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.10.22.11:12:56 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:56 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228376771 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.10.22.11:12:56 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:56 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228376771 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2018.10.22.11:12:56 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:56 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228376772 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1540228378292 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1540228378305 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378306 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1540228378317 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378329 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1540228378332 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378332 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378333 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540228378354 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1540228378374 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1540228378385 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378385 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378386 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378386 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378387 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378387 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378388 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378388 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378388 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378389 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378389 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540228378393 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540228378412 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378423 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1540228378431 ""}
{ "Info" "" "" "2018.10.22.11:12:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.22.11:12:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540228378452 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:58 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228378463 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1540228379031 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1540228379041 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379042 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1540228379044 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379044 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540228379066 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1540228379095 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1540228379120 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379142 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379142 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540228379147 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540228379167 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379177 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1540228379181 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540228379200 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379212 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1540228379227 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379240 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379241 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379241 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540228379262 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1540228379291 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540228379297 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540228379315 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379326 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1540228379330 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540228379349 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379360 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1540228379375 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379389 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379390 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540228379412 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1540228379438 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540228379448 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540228379468 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379478 ""}
{ "Info" "" "" "2018.10.22.11:12:59 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.22.11:12:59 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540228379488 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:12:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228379497 ""}
{ "Info" "" "" "2018.10.22.11:13:00 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.22.11:13:00 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1540228380078 ""}
{ "Info" "" "" "2018.10.22.11:13:00 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.10.22.11:13:00 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1540228380168 ""}
{ "Info" "verbosity_pkg.sv" "" "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228380168 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228380168 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228380169 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228380169 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228380170 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228380170 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2018.10.22.11:13:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1540228380170 ""}
{ "Info" "" "" "2018.10.22.11:13:00 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.10.22.11:13:00 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1540228380206 ""}
{ "Info" "" "" "2018.10.22.11:13:00 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.10.22.11:13:00 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1540228380221 ""}
{ "Info" "" "" "2018.10.22.11:13:00 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" {  } {  } 0 0 "2018.10.22.11:13:00 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" 0 0 "Shell" 0 -1 1540228380232 ""}
{ "Info" "" "" "2018.10.22.11:13:00 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.22.11:13:00 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540228380298 ""}
{ "Info" "" "" "2018.10.22.11:13:00 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.10.22.11:13:00 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1540228380298 ""}
{ "Info" "" "" "2018.10.22.11:13:00 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.10.22.11:13:00 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1540228380298 ""}
{ "Info" "" --use-relative-paths=true" "" "2018.10.22.11:13:00 Info: sim-script-gen --spd=\"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd\" --output-directory=\"E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2018.10.22.11:13:00 Info: sim-script-gen --spd=\"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd\" --output-directory=\"E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1540228380299 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.22.11:13:00 Info: Doing: ip-make-simscript --spd=E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2018.10.22.11:13:00 Info: Doing: ip-make-simscript --spd=E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1540228380303 ""}
{ "Info" " directory:" "" "2018.10.22.11:13:02 Info: Generating the following file(s) for MODELSIM simulator in E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2018.10.22.11:13:02 Info: Generating the following file(s) for MODELSIM simulator in E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1540228382503 ""}
{ "Info" "msim_setup.tcl" "" "2018.10.22.11:13:02 Info:     mentor" {  } {  } 0 0 "2018.10.22.11:13:02 Info:     mentor" 0 0 "Shell" 0 -1 1540228382514 ""}
{ "Info" " directory:" "" "2018.10.22.11:13:02 Info: Generating the following file(s) for VCS simulator in E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2018.10.22.11:13:02 Info: Generating the following file(s) for VCS simulator in E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1540228382522 ""}
{ "Info" "vcs_setup.sh" "" "2018.10.22.11:13:02 Info:     synopsys/vcs" {  } {  } 0 0 "2018.10.22.11:13:02 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1540228382531 ""}
{ "Info" " directory:" "" "2018.10.22.11:13:02 Info: Generating the following file(s) for VCSMX simulator in E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2018.10.22.11:13:02 Info: Generating the following file(s) for VCSMX simulator in E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1540228382542 ""}
{ "Info" "synopsys_sim.setup" "" "2018.10.22.11:13:02 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.22.11:13:02 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1540228382548 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.10.22.11:13:02 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.22.11:13:02 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1540228382556 ""}
{ "Info" " directory:" "" "2018.10.22.11:13:02 Info: Generating the following file(s) for NCSIM simulator in E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2018.10.22.11:13:02 Info: Generating the following file(s) for NCSIM simulator in E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1540228382581 ""}
{ "Info" "cds.lib" "" "2018.10.22.11:13:02 Info:     cadence" {  } {  } 0 0 "2018.10.22.11:13:02 Info:     cadence" 0 0 "Shell" 0 -1 1540228382590 ""}
{ "Info" "hdl.var" "" "2018.10.22.11:13:02 Info:     cadence" {  } {  } 0 0 "2018.10.22.11:13:02 Info:     cadence" 0 0 "Shell" 0 -1 1540228382891 ""}
{ "Info" "ncsim_setup.sh" "" "2018.10.22.11:13:02 Info:     cadence" {  } {  } 0 0 "2018.10.22.11:13:02 Info:     cadence" 0 0 "Shell" 0 -1 1540228382900 ""}
{ "Info" " directory" "" "2018.10.22.11:13:02 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.10.22.11:13:02 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1540228382900 ""}
{ "Info" " directory:" "" "2018.10.22.11:13:02 Info: Generating the following file(s) for RIVIERA simulator in E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2018.10.22.11:13:02 Info: Generating the following file(s) for RIVIERA simulator in E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1540228382907 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.10.22.11:13:02 Info:     aldec" {  } {  } 0 0 "2018.10.22.11:13:02 Info:     aldec" 0 0 "Shell" 0 -1 1540228382920 ""}
{ "Info" "." "" "2018.10.22.11:13:02 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2018.10.22.11:13:02 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1540228382920 ""}
{ "Info" "" "" "2018.10.22.11:13:02 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.10.22.11:13:02 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1540228382920 ""}
{ "Info" "" "" "2018.10.22.11:13:02 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.10.22.11:13:02 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1540228382920 ""}
{ "Info" "" "" "2018.10.22.11:13:02 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.22.11:13:02 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1540228382920 ""}
{ "Info" "" "" "2018.10.22.11:13:02 Info: qsys-generate \"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --block-symbol-file --output-directory=\"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.10.22.11:13:02 Info: qsys-generate \"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --block-symbol-file --output-directory=\"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1540228382921 ""}
{ "Info" "soc_system.qsys" "" "2018.10.22.11:13:02 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2018.10.22.11:13:02 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1540228382923 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Reading input file" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Reading input file" 0 0 "Shell" 0 -1 1540228383209 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding ILC \[interrupt_latency_counter 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding ILC \[interrupt_latency_counter 18.0\]" 0 0 "Shell" 0 -1 1540228383210 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module ILC" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1540228383211 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding button_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding button_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1540228383211 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module button_pio" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1540228383211 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1540228383211 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1540228383211 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1540228383212 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1540228383212 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1540228383212 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1540228383212 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1540228383213 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1540228383213 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding hps_0 \[altera_hps 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding hps_0 \[altera_hps 18.0\]" 0 0 "Shell" 0 -1 1540228383213 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1540228383215 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1540228383219 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1540228383219 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1540228383220 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1540228383220 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding led_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding led_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1540228383221 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module led_pio" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1540228383221 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" 0 0 "Shell" 0 -1 1540228383221 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1540228383221 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1540228383222 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1540228383222 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Building connections" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Building connections" 0 0 "Shell" 0 -1 1540228383222 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540228383224 ""}
{ "Info" "" "" "2018.10.22.11:13:03 Info: Validating" {  } {  } 0 0 "2018.10.22.11:13:03 Info: Validating" 0 0 "Shell" 0 -1 1540228383224 ""}
{ "Info" "" "" "2018.10.22.11:13:11 Info: Done reading input file" {  } {  } 0 0 "2018.10.22.11:13:11 Info: Done reading input file" 0 0 "Shell" 0 -1 1540228391307 ""}
{ "Info" "" "" "2018.10.22.11:13:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.22.11:13:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540228394674 ""}
{ "Info" "" "" "2018.10.22.11:13:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.22.11:13:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540228394674 ""}
{ "Info" "" "" "2018.10.22.11:13:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.10.22.11:13:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1540228394674 ""}
{ "Info" "" "" "2018.10.22.11:13:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.10.22.11:13:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1540228394674 ""}
{ "Info" "" "" "2018.10.22.11:13:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.22.11:13:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1540228394675 ""}
{ "Info" "" "" "2018.10.22.11:13:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.10.22.11:13:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1540228394675 ""}
{ "Info" "" "" "2018.10.22.11:13:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.10.22.11:13:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1540228394676 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.22.11:13:15 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540228395472 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1540228395472 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info:" {  } {  } 0 0 "2018.10.22.11:13:15 Info:" 0 0 "Shell" 0 -1 1540228395472 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1540228395472 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: qsys-generate \"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.10.22.11:13:15 Info: qsys-generate \"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"E:\\Documents\\School\\EELE 467 SoC\\quartus_project\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1540228395473 ""}
{ "Info" "soc_system.qsys" "" "2018.10.22.11:13:15 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1540228395475 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Reading input file" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Reading input file" 0 0 "Shell" 0 -1 1540228395753 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding ILC \[interrupt_latency_counter 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding ILC \[interrupt_latency_counter 18.0\]" 0 0 "Shell" 0 -1 1540228395754 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module ILC" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1540228395754 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding button_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding button_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1540228395754 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module button_pio" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1540228395754 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1540228395755 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1540228395755 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1540228395755 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1540228395755 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1540228395756 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1540228395756 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1540228395756 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1540228395756 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding hps_0 \[altera_hps 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding hps_0 \[altera_hps 18.0\]" 0 0 "Shell" 0 -1 1540228395756 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1540228395758 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1540228395762 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1540228395762 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1540228395762 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1540228395763 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding led_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding led_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1540228395763 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module led_pio" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1540228395763 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.0\]" 0 0 "Shell" 0 -1 1540228395763 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1540228395763 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1540228395764 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1540228395764 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Building connections" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Building connections" 0 0 "Shell" 0 -1 1540228395764 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540228395765 ""}
{ "Info" "" "" "2018.10.22.11:13:15 Info: Validating" {  } {  } 0 0 "2018.10.22.11:13:15 Info: Validating" 0 0 "Shell" 0 -1 1540228395766 ""}
{ "Info" "" "" "2018.10.22.11:13:23 Info: Done reading input file" {  } {  } 0 0 "2018.10.22.11:13:23 Info: Done reading input file" 0 0 "Shell" 0 -1 1540228403957 ""}
{ "Info" "" "" "2018.10.22.11:13:27 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.22.11:13:27 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540228407217 ""}
{ "Info" "" "" "2018.10.22.11:13:27 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.22.11:13:27 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540228407217 ""}
{ "Info" "" "" "2018.10.22.11:13:27 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.10.22.11:13:27 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1540228407217 ""}
{ "Info" "" "" "2018.10.22.11:13:27 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.10.22.11:13:27 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1540228407217 ""}
{ "Info" "" "" "2018.10.22.11:13:27 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.22.11:13:27 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1540228407219 ""}
{ "Info" "" "" "2018.10.22.11:13:27 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.10.22.11:13:27 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1540228407219 ""}
{ "Info" "" "" "2018.10.22.11:13:27 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.10.22.11:13:27 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1540228407219 ""}
{ "Info" "" "" "2018.10.22.11:13:29 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.10.22.11:13:29 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1540228409703 ""}
{ "Info" "" "" "2018.10.22.11:13:33 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2018.10.22.11:13:33 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1540228413639 ""}
{ "Info" "" "" "2018.10.22.11:13:35 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2018.10.22.11:13:35 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1540228415630 ""}
{ "Info" "" "" "2018.10.22.11:13:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2018.10.22.11:13:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1540228416431 ""}
{ "Info" "" "" "2018.10.22.11:13:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.10.22.11:13:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1540228416431 ""}
{ "Info" "" "" "2018.10.22.11:13:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.10.22.11:13:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1540228416431 ""}
{ "Info" "" "" "2018.10.22.11:13:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2018.10.22.11:13:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1540228416431 ""}
{ "Warning" "" "" "2018.10.22.11:13:36 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2018.10.22.11:13:36 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1540228416900 ""}
{ "Warning" "" "" "2018.10.22.11:13:36 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2018.10.22.11:13:36 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1540228416900 ""}
{ "Warning" "" "" "2018.10.22.11:13:36 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2018.10.22.11:13:36 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1540228416901 ""}
{ "Warning" "" "" "2018.10.22.11:13:36 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2018.10.22.11:13:36 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1540228416901 ""}
{ "Info" "" "" "2018.10.22.11:13:42 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2018.10.22.11:13:42 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1540228422384 ""}
{ "Info" "" "" "2018.10.22.11:13:42 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.10.22.11:13:42 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1540228422405 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.22.11:13:42 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0059_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0059_button_pio_gen/" {  } {  } 0 0 "2018.10.22.11:13:42 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0059_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0059_button_pio_gen/" 0 0 "Shell" 0 -1 1540228422405 ""}
{ "Info" "" "" "2018.10.22.11:13:42 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.10.22.11:13:42 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1540228422679 ""}
{ "Info" "" "" "2018.10.22.11:13:42 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2018.10.22.11:13:42 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1540228422683 ""}
{ "Info" "" "" "2018.10.22.11:13:42 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.10.22.11:13:42 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1540228422693 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.22.11:13:42 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0060_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0060_dipsw_pio_gen/" {  } {  } 0 0 "2018.10.22.11:13:42 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0060_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0060_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1540228422693 ""}
{ "Info" "" "" "2018.10.22.11:13:42 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.10.22.11:13:42 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1540228422975 ""}
{ "Info" "" "" "2018.10.22.11:13:42 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2018.10.22.11:13:42 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1540228422978 ""}
{ "Info" "" "" "2018.10.22.11:13:43 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2018.10.22.11:13:43 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1540228423620 ""}
{ "Info" "" "" "2018.10.22.11:13:43 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2018.10.22.11:13:43 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1540228423627 ""}
{ "Info" "" "" "2018.10.22.11:13:44 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.10.22.11:13:44 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1540228424226 ""}
{ "Info" "" "" "2018.10.22.11:13:44 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.10.22.11:13:44 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1540228424687 ""}
{ "Info" "" "" "2018.10.22.11:13:46 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2018.10.22.11:13:46 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1540228426710 ""}
{ "Info" "" "" "2018.10.22.11:13:46 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2018.10.22.11:13:46 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1540228426728 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.22.11:13:46 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0061_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2018.10.22.11:13:46 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0061_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1540228426728 ""}
{ "Info" "" "" "2018.10.22.11:13:47 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2018.10.22.11:13:47 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1540228427073 ""}
{ "Info" "" "" "2018.10.22.11:13:47 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2018.10.22.11:13:47 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1540228427080 ""}
{ "Info" "" "" "2018.10.22.11:13:47 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.10.22.11:13:47 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1540228427100 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.22.11:13:47 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0062_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0062_led_pio_gen/" {  } {  } 0 0 "2018.10.22.11:13:47 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0062_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt7826_1628749209172153502.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1540228427101 ""}
{ "Info" "" "" "2018.10.22.11:13:47 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.10.22.11:13:47 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1540228427342 ""}
{ "Info" "" "" "2018.10.22.11:13:47 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2018.10.22.11:13:47 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1540228427346 ""}
{ "Info" "" "" "2018.10.22.11:13:47 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2018.10.22.11:13:47 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1540228427348 ""}
{ "Info" "" "" "2018.10.22.11:13:47 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2018.10.22.11:13:47 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1540228427360 ""}
{ "Info" "" "" "2018.10.22.11:13:48 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:13:48 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228428286 ""}
{ "Info" "" "" "2018.10.22.11:13:48 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.10.22.11:13:48 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1540228428920 ""}
{ "Info" "" "" "2018.10.22.11:13:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:13:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228432108 ""}
{ "Info" "" "" "2018.10.22.11:13:52 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:13:52 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228432417 ""}
{ "Info" "" "" "2018.10.22.11:13:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:13:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228432741 ""}
{ "Info" "" "" "2018.10.22.11:13:53 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:13:53 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228433053 ""}
{ "Info" "" "" "2018.10.22.11:13:53 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:13:53 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228433364 ""}
{ "Info" "" "" "2018.10.22.11:13:53 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:13:53 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228433700 ""}
{ "Info" "" "" "2018.10.22.11:13:55 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.10.22.11:13:55 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1540228435891 ""}
{ "Info" "" "" "2018.10.22.11:13:56 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.10.22.11:13:56 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1540228436841 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.22.11:13:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540228438076 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1540228438738 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1540228438752 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1540228438762 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1540228438767 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1540228438774 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1540228438821 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1540228438873 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1540228438877 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1540228438888 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1540228438896 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1540228438904 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1540228438918 ""}
{ "Info" "" "" "2018.10.22.11:13:58 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2018.10.22.11:13:58 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1540228438925 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1540228439003 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1540228439646 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1540228439655 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1540228439664 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1540228439683 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540228439712 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1540228439727 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1540228439733 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.10.22.11:13:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:13:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228439782 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2018.10.22.11:13:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:13:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228439782 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.10.22.11:13:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:13:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228439782 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540228439787 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540228439815 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1540228439839 ""}
{ "Info" "" "" "2018.10.22.11:13:59 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.22.11:13:59 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540228439849 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:13:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:13:59 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228439851 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1540228440464 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1540228440467 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1540228440478 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540228440505 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1540228440529 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1540228440534 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440551 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440551 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540228440557 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540228440569 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440578 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1540228440582 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540228440597 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440607 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1540228440610 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440618 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440618 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440619 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540228440640 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1540228440663 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540228440668 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540228440684 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440686 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1540228440690 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540228440701 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440709 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1540228440714 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440723 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440724 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540228440740 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1540228440754 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540228440759 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540228440769 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440771 ""}
{ "Info" "" "" "2018.10.22.11:14:00 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.22.11:14:00 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540228440780 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.10.22.11:14:00 Info: Reusing file E:/Documents/School/EELE 467 SoC/quartus_project/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540228440782 ""}
{ "Info" "" "" "2018.10.22.11:14:01 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.22.11:14:01 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1540228441362 ""}
{ "Info" "" "" "2018.10.22.11:14:25 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.10.22.11:14:25 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1540228465309 ""}
{ "Info" "" "" "2018.10.22.11:14:25 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.10.22.11:14:25 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1540228465524 ""}
{ "Info" "" "" "2018.10.22.11:14:25 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.10.22.11:14:25 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1540228465530 ""}
{ "Info" "" "" "2018.10.22.11:14:25 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2018.10.22.11:14:25 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1540228465532 ""}
{ "Info" "" "" "2018.10.22.11:14:26 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.22.11:14:26 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540228466360 ""}
{ "Info" "" "" "2018.10.22.11:14:26 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.22.11:14:26 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1540228466360 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540228476029 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540228476029 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1540228484872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540228484872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 22 11:14:44 2018 " "Processing ended: Mon Oct 22 11:14:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540228484872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:32 " "Elapsed time: 00:04:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540228484872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:58 " "Total CPU time (on all processors): 00:06:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540228484872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1540228484872 ""}
