INFO: [VRFC 10-2263] Analyzing Verilog file "/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/decodificador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodificador
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/flipFlopD8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlopD8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/RegFile_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
