

================================================================
== Vitis HLS Report for 'full_pipeline_Pipeline_VITIS_LOOP_6_2'
================================================================
* Date:           Thu May 15 15:32:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Eindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       25|        ?|  0.250 us|         ?|   18|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_6_2  |       23|        ?|        24|          9|          1|  1 ~ ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    793|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    253|    -|
|Register         |        -|    -|     827|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     992|   1096|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln11_10_fu_443_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln11_11_fu_433_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln11_12_fu_423_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln11_13_fu_427_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln11_14_fu_438_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln11_1_fu_365_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln11_2_fu_301_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln11_3_fu_277_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln11_4_fu_335_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln11_5_fu_339_p2       |         +|   0|  0|  41|          34|          15|
    |add_ln11_6_fu_355_p2       |         +|   0|  0|  41|          34|          14|
    |add_ln11_7_fu_295_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln11_8_fu_411_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln11_9_fu_417_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln11_fu_349_p2         |         +|   0|  0|  71|          64|          64|
    |sum_fu_447_p2              |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln6_fu_271_p2         |      icmp|   0|  0|  38|          31|          31|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 793|         718|         650|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  53|         10|    1|         10|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|   31|         62|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |grp_fu_228_p0                     |  37|          7|   32|        224|
    |grp_fu_228_p1                     |  53|         10|   32|        320|
    |j_fu_102                          |   9|          2|   31|         62|
    |m_axi_gmem_ARADDR                 |  20|          4|   64|        256|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 253|         51|  199|        950|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln11_13_reg_592               |  32|   0|   32|          0|
    |add_ln11_14_reg_597               |  32|   0|   32|          0|
    |add_ln11_8_reg_562                |  32|   0|   32|          0|
    |add_ln11_9_reg_567                |  32|   0|   32|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_1_reg_552        |  32|   0|   32|          0|
    |gmem_addr_1_reg_534               |  64|   0|   64|          0|
    |gmem_addr_2_read_1_reg_557        |  32|   0|   32|          0|
    |gmem_addr_2_reg_540               |  64|   0|   64|          0|
    |gmem_addr_3_read_1_reg_572        |  32|   0|   32|          0|
    |gmem_addr_3_reg_546               |  64|   0|   64|          0|
    |icmp_ln6_reg_525                  |   1|   0|    1|          0|
    |icmp_ln6_reg_525_pp0_iter1_reg    |   1|   0|    1|          0|
    |j_fu_102                          |  31|   0|   31|          0|
    |mul_ln11_1_reg_577                |  32|   0|   32|          0|
    |mul_ln11_3_reg_587                |  32|   0|   32|          0|
    |mul_ln11_8_reg_582                |  32|   0|   32|          0|
    |reg_232                           |  32|   0|   32|          0|
    |reg_237                           |  32|   0|   32|          0|
    |reg_241                           |  32|   0|   32|          0|
    |reg_246                           |  32|   0|   32|          0|
    |reg_250                           |  32|   0|   32|          0|
    |shl_ln_reg_529                    |  31|   0|   33|          2|
    |sum_reg_602                       |  32|   0|   32|          0|
    |zext_ln5_2_cast_reg_515           |  45|   0|   64|         19|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 827|   0|  848|         21|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|sub2_i               |   in|   31|     ap_none|                                 sub2_i|        scalar|
|sext_ln6             |   in|   62|     ap_none|                               sext_ln6|        scalar|
|zext_ln5_2           |   in|   45|     ap_none|                             zext_ln5_2|        scalar|
|input_r              |   in|   64|     ap_none|                                input_r|        scalar|
|gmem_addr_read_2     |   in|   32|     ap_none|                       gmem_addr_read_2|        scalar|
|gmem_addr_read_5     |   in|   32|     ap_none|                       gmem_addr_read_5|        scalar|
|gmem_addr_read_1     |   in|   32|     ap_none|                       gmem_addr_read_1|        scalar|
|gmem_addr_read_8     |   in|   32|     ap_none|                       gmem_addr_read_8|        scalar|
|gmem_addr_read       |   in|   32|     ap_none|                         gmem_addr_read|        scalar|
|gmem_addr_read_6     |   in|   32|     ap_none|                       gmem_addr_read_6|        scalar|
|gmem_addr_read_4     |   in|   32|     ap_none|                       gmem_addr_read_4|        scalar|
|gmem_addr_read_3     |   in|   32|     ap_none|                       gmem_addr_read_3|        scalar|
|gmem_addr_read_7     |   in|   32|     ap_none|                       gmem_addr_read_7|        scalar|
+---------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 9, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.89>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_7"   --->   Operation 28 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_3"   --->   Operation 29 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_4"   --->   Operation 30 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_6"   --->   Operation 31 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem_addr_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read"   --->   Operation 32 'read' 'gmem_addr_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_8"   --->   Operation 33 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_1"   --->   Operation 34 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_5"   --->   Operation 35 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_2"   --->   Operation 36 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 37 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln5_2_read = read i45 @_ssdm_op_Read.ap_auto.i45, i45 %zext_ln5_2"   --->   Operation 38 'read' 'zext_ln5_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln6_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln6"   --->   Operation 39 'read' 'sext_ln6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sub2_i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sub2_i"   --->   Operation 40 'read' 'sub2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln5_2_cast = zext i45 %zext_ln5_2_read"   --->   Operation 41 'zext' 'zext_ln5_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln6_cast = sext i62 %sext_ln6_read"   --->   Operation 42 'sext' 'sext_ln6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 9402976, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln6 = store i31 0, i31 %j" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 44 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_9_3.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 46 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.52ns)   --->   "%icmp_ln6 = icmp_eq  i31 %j_1, i31 %sub2_i_read" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 48 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.52ns)   --->   "%add_ln11_3 = add i31 %j_1, i31 1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 50 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %VITIS_LOOP_9_3.i.split, void %for.inc32.i.loopexit.exitStub" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 51 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %j_1, i2 0" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i33 %shl_ln" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 53 'zext' 'zext_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_7 = add i64 %zext_ln11, i64 %input_r_read" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 54 'add' 'add_ln11_7' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i64 %add_ln11_7, i64 %zext_ln5_2_cast" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 55 'add' 'add_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln11_2, i32 2, i32 63" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i62 %trunc_ln" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 57 'sext' 'sext_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 58 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln6 = store i31 %add_ln11_3, i31 %j" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 59 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i33 %shl_ln" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 60 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.52ns)   --->   "%add_ln11_4 = add i64 %zext_ln5_2_cast, i64 %input_r_read" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 61 'add' 'add_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.59ns)   --->   "%add_ln11_5 = add i34 %zext_ln11_1, i34 17056" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 62 'add' 'add_ln11_5' <Predicate = (!icmp_ln6)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i34 %add_ln11_5" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 63 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.52ns)   --->   "%add_ln11 = add i64 %zext_ln11_2, i64 %add_ln11_4" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 64 'add' 'add_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.59ns)   --->   "%add_ln11_6 = add i34 %zext_ln11_1, i34 8528" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 65 'add' 'add_ln11_6' <Predicate = (!icmp_ln6)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i34 %add_ln11_6" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 66 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (3.52ns)   --->   "%add_ln11_1 = add i64 %zext_ln11_3, i64 %add_ln11_4" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 67 'add' 'add_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 68 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln11_1, i32 2, i32 63" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 69 'partselect' 'trunc_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i62 %trunc_ln11_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 70 'sext' 'sext_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln11_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 71 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln11, i32 2, i32 63" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 72 'partselect' 'trunc_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln11_2 = sext i62 %trunc_ln11_2" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 73 'sext' 'sext_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln11_2" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 74 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 75 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 75 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 76 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 76 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 77 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 77 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 78 [8/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 78 'readreq' 'empty_26' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 79 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 79 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 80 [7/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 80 'readreq' 'empty_26' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 81 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 81 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 82 [6/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 82 'readreq' 'empty_26' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 83 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 83 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 84 [5/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 84 'readreq' 'empty_26' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 85 [8/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 85 'readreq' 'empty_27' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 86 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 86 'readreq' 'empty' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 87 [4/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 87 'readreq' 'empty_26' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 88 [7/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 88 'readreq' 'empty_27' <Predicate = (!icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 89 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 89 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 90 [3/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 90 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 91 [6/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 91 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 92 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 92 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 93 [2/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 93 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 94 [5/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 94 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 95 [2/2] (6.91ns)   --->   "%mul_ln11_4 = mul i32 %gmem_addr_1_read, i32 %gmem_addr_read11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 95 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 96 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 96 'read' 'gmem_addr_1_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 97 [1/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 97 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 98 [4/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 98 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 99 [2/2] (6.91ns)   --->   "%mul_ln11_2 = mul i32 %gmem_addr_1_read_1, i32 %gmem_addr_read_14" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 99 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/2] (6.91ns)   --->   "%mul_ln11_4 = mul i32 %gmem_addr_1_read, i32 %gmem_addr_read11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 100 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 101 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_2" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 101 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 102 [3/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 102 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 103 [2/2] (6.91ns)   --->   "%mul_ln11 = mul i32 %gmem_addr_1_read_2, i32 %gmem_addr_read_16" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 103 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/2] (6.91ns)   --->   "%mul_ln11_2 = mul i32 %gmem_addr_1_read_1, i32 %gmem_addr_read_14" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 104 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 105 [1/1] (7.30ns)   --->   "%gmem_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_2" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 105 'read' 'gmem_addr_2_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 106 [2/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 106 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 107 [1/2] (6.91ns)   --->   "%mul_ln11 = mul i32 %gmem_addr_1_read_2, i32 %gmem_addr_read_16" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 107 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [2/2] (6.91ns)   --->   "%mul_ln11_7 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_read_10" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 108 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln11_8 = add i32 %mul_ln11_2, i32 %mul_ln11_4" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 109 'add' 'add_ln11_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 110 [1/1] (7.30ns)   --->   "%gmem_addr_2_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_2" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 110 'read' 'gmem_addr_2_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 111 [1/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i64 3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 111 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 112 [2/2] (6.91ns)   --->   "%mul_ln11_6 = mul i32 %gmem_addr_2_read_1, i32 %gmem_addr_read_11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 112 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [1/2] (6.91ns)   --->   "%mul_ln11_7 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_read_10" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 113 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln6)> <Delay = 1.58>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 114 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 114 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 115 [2/2] (6.91ns)   --->   "%mul_ln11_1 = mul i32 %gmem_addr_2_read_2, i32 %gmem_addr_read_15" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 115 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/2] (6.91ns)   --->   "%mul_ln11_6 = mul i32 %gmem_addr_2_read_1, i32 %gmem_addr_read_11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 116 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln11_9 = add i32 %mul_ln11, i32 %mul_ln11_7" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 117 'add' 'add_ln11_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 118 [1/1] (7.30ns)   --->   "%gmem_addr_3_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 118 'read' 'gmem_addr_3_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 119 [1/2] (6.91ns)   --->   "%mul_ln11_1 = mul i32 %gmem_addr_2_read_2, i32 %gmem_addr_read_15" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 119 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [2/2] (6.91ns)   --->   "%mul_ln11_5 = mul i32 %gmem_addr_3_read, i32 %gmem_addr_read_12" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 120 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 121 [1/1] (7.30ns)   --->   "%gmem_addr_3_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 121 'read' 'gmem_addr_3_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 122 [1/2] (6.91ns)   --->   "%mul_ln11_5 = mul i32 %gmem_addr_3_read, i32 %gmem_addr_read_12" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 122 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 123 [2/2] (6.91ns)   --->   "%mul_ln11_8 = mul i32 %gmem_addr_3_read_1, i32 %gmem_addr_read_9" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 123 'mul' 'mul_ln11_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 124 [2/2] (6.91ns)   --->   "%mul_ln11_3 = mul i32 %gmem_addr_3_read_2, i32 %gmem_addr_read_13" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 124 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/2] (6.91ns)   --->   "%mul_ln11_8 = mul i32 %gmem_addr_3_read_1, i32 %gmem_addr_read_9" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 125 'mul' 'mul_ln11_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 126 [1/2] (6.91ns)   --->   "%mul_ln11_3 = mul i32 %gmem_addr_3_read_2, i32 %gmem_addr_read_13" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 126 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.37>
ST_21 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_12 = add i32 %mul_ln11_8, i32 %mul_ln11_3" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 127 'add' 'add_ln11_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 128 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_13 = add i32 %add_ln11_12, i32 %mul_ln11_5" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 128 'add' 'add_ln11_13' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.37>
ST_22 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_11 = add i32 %mul_ln11_6, i32 %mul_ln11_1" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 129 'add' 'add_ln11_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 130 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_14 = add i32 %add_ln11_13, i32 %add_ln11_11" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 130 'add' 'add_ln11_14' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 4.37>
ST_23 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_10 = add i32 %add_ln11_9, i32 %add_ln11_8" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 131 'add' 'add_ln11_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 132 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum = add i32 %add_ln11_14, i32 %add_ln11_10" [Include/HLS.c:11->Include/HLS.c:93]   --->   Operation 132 'add' 'sum' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln6_cast" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Include/HLS.c:7->Include/HLS.c:93]   --->   Operation 134 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 135 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (7.30ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %sum, i4 15" [Include/HLS.c:14->Include/HLS.c:93]   --->   Operation 136 'write' 'write_ln14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln6 = br void %VITIS_LOOP_9_3.i" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 137 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sub2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln5_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100000000000000000000000]
gmem_addr_read_9      (read             ) [ 0111111111111111111100000]
gmem_addr_read_10     (read             ) [ 0111111111111111000000000]
gmem_addr_read_11     (read             ) [ 0111111111111111100000000]
gmem_addr_read_12     (read             ) [ 0111111111111111111000000]
gmem_addr_read11      (read             ) [ 0111111111111000000000000]
gmem_addr_read_13     (read             ) [ 0111111111111111111110000]
gmem_addr_read_14     (read             ) [ 0111111111111100000000000]
gmem_addr_read_15     (read             ) [ 0111111111111111110000000]
gmem_addr_read_16     (read             ) [ 0111111111111110000000000]
input_r_read          (read             ) [ 0010000000000000000000000]
zext_ln5_2_read       (read             ) [ 0000000000000000000000000]
sext_ln6_read         (read             ) [ 0000000000000000000000000]
sub2_i_read           (read             ) [ 0000000000000000000000000]
zext_ln5_2_cast       (zext             ) [ 0010000000000000000000000]
sext_ln6_cast         (sext             ) [ 0111111111111111111111111]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000]
store_ln6             (store            ) [ 0000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000]
j_1                   (load             ) [ 0000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000]
icmp_ln6              (icmp             ) [ 0111111111111111000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000]
add_ln11_3            (add              ) [ 0000000000000000000000000]
br_ln6                (br               ) [ 0000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0010000000000000000000000]
zext_ln11             (zext             ) [ 0000000000000000000000000]
add_ln11_7            (add              ) [ 0000000000000000000000000]
add_ln11_2            (add              ) [ 0000000000000000000000000]
trunc_ln              (partselect       ) [ 0000000000000000000000000]
sext_ln11             (sext             ) [ 0000000000000000000000000]
gmem_addr_1           (getelementptr    ) [ 0111111111111000000000000]
store_ln6             (store            ) [ 0000000000000000000000000]
zext_ln11_1           (zext             ) [ 0000000000000000000000000]
add_ln11_4            (add              ) [ 0000000000000000000000000]
add_ln11_5            (add              ) [ 0000000000000000000000000]
zext_ln11_2           (zext             ) [ 0000000000000000000000000]
add_ln11              (add              ) [ 0000000000000000000000000]
add_ln11_6            (add              ) [ 0000000000000000000000000]
zext_ln11_3           (zext             ) [ 0000000000000000000000000]
add_ln11_1            (add              ) [ 0000000000000000000000000]
trunc_ln11_1          (partselect       ) [ 0000000000000000000000000]
sext_ln11_1           (sext             ) [ 0000000000000000000000000]
gmem_addr_2           (getelementptr    ) [ 0111111111111111000000000]
trunc_ln11_2          (partselect       ) [ 0000000000000000000000000]
sext_ln11_2           (sext             ) [ 0000000000000000000000000]
gmem_addr_3           (getelementptr    ) [ 0111111111111111111000000]
empty                 (readreq          ) [ 0000000000000000000000000]
gmem_addr_1_read      (read             ) [ 0011000000011000000000000]
gmem_addr_1_read_1    (read             ) [ 0001100000001100000000000]
gmem_addr_1_read_2    (read             ) [ 0000110000000110000000000]
empty_26              (readreq          ) [ 0000000000000000000000000]
mul_ln11_4            (mul              ) [ 0000110000000110000000000]
gmem_addr_2_read      (read             ) [ 0000011000000011000000000]
mul_ln11_2            (mul              ) [ 0000010000000010000000000]
gmem_addr_2_read_1    (read             ) [ 0000001100000001100000000]
mul_ln11              (mul              ) [ 0000001100000001100000000]
add_ln11_8            (add              ) [ 0111111111000001111111110]
gmem_addr_2_read_2    (read             ) [ 0000000110000000110000000]
empty_27              (readreq          ) [ 0000000000000000000000000]
mul_ln11_7            (mul              ) [ 0000000100000000100000000]
gmem_addr_3_read      (read             ) [ 0000000011000000011000000]
mul_ln11_6            (mul              ) [ 0111100011000000011111100]
add_ln11_9            (add              ) [ 0111110011000000011111110]
gmem_addr_3_read_1    (read             ) [ 0100000001000000001100000]
mul_ln11_1            (mul              ) [ 0111100001000000001111100]
gmem_addr_3_read_2    (read             ) [ 0110000000000000000110000]
mul_ln11_5            (mul              ) [ 0111000000000000000111000]
mul_ln11_8            (mul              ) [ 0011000000000000000011000]
mul_ln11_3            (mul              ) [ 0001000000000000000001000]
add_ln11_12           (add              ) [ 0000000000000000000000000]
add_ln11_13           (add              ) [ 0000100000000000000000100]
add_ln11_11           (add              ) [ 0000000000000000000000000]
add_ln11_14           (add              ) [ 0000010000000000000000010]
add_ln11_10           (add              ) [ 0000000000000000000000000]
sum                   (add              ) [ 0000001000000000000000001]
gmem_addr             (getelementptr    ) [ 0000000000000000000000000]
specpipeline_ln7      (specpipeline     ) [ 0000000000000000000000000]
specloopname_ln6      (specloopname     ) [ 0000000000000000000000000]
write_ln14            (write            ) [ 0000000000000000000000000]
br_ln6                (br               ) [ 0000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub2_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub2_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln5_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln5_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem_addr_read_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem_addr_read_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem_addr_read_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem_addr_read_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem_addr_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem_addr_read_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gmem_addr_read_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gmem_addr_read_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gmem_addr_read_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i45"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i31.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="gmem_addr_read_9_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_9/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="gmem_addr_read_10_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_10/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="gmem_addr_read_11_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_11/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="gmem_addr_read_12_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_12/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="gmem_addr_read11_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read11/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="gmem_addr_read_13_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_13/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="gmem_addr_read_14_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_14/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="gmem_addr_read_15_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_15/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="gmem_addr_read_16_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_16/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_r_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln5_2_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="45" slack="0"/>
<pin id="168" dir="0" index="1" bw="45" slack="0"/>
<pin id="169" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln5_2_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln6_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="62" slack="0"/>
<pin id="174" dir="0" index="1" bw="62" slack="0"/>
<pin id="175" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln6_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sub2_i_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="31" slack="0"/>
<pin id="180" dir="0" index="1" bw="31" slack="0"/>
<pin id="181" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub2_i_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_readreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_readreq_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="3"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_26/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_readreq_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="6"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_27/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_read_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="9"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/10 gmem_addr_1_read_1/11 gmem_addr_1_read_2/12 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="11"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/13 gmem_addr_2_read_1/14 gmem_addr_2_read_2/15 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_read_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="14"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/16 gmem_addr_3_read_1/17 gmem_addr_3_read_2/18 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln14_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="1"/>
<pin id="224" dir="0" index="3" bw="1" slack="0"/>
<pin id="225" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/24 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="32" slack="10"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_4/11 mul_ln11_2/12 mul_ln11/13 mul_ln11_7/14 mul_ln11_6/15 mul_ln11_1/16 mul_ln11_5/17 mul_ln11_8/18 mul_ln11_3/19 "/>
</bind>
</comp>

<comp id="232" class="1005" name="reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read gmem_addr_1_read_2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2"/>
<pin id="239" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln11_4 mul_ln11 mul_ln11_5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read gmem_addr_2_read_2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_2 mul_ln11_7 mul_ln11_6 "/>
</bind>
</comp>

<comp id="250" class="1005" name="reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read gmem_addr_3_read_2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln5_2_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="45" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_2_cast/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln6_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="62" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln6_cast/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln6_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="31" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="j_1_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="31" slack="0"/>
<pin id="273" dir="0" index="1" bw="31" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln11_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="31" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="shl_ln_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="33" slack="0"/>
<pin id="285" dir="0" index="1" bw="31" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln11_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="33" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln11_7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="33" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_7/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln11_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="45" slack="0"/>
<pin id="304" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="62" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln11_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="62" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="gmem_addr_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln6_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="31" slack="0"/>
<pin id="329" dir="0" index="1" bw="31" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln11_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="33" slack="1"/>
<pin id="334" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln11_4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="45" slack="1"/>
<pin id="337" dir="0" index="1" bw="64" slack="1"/>
<pin id="338" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_4/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln11_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="33" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_5/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln11_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="34" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_2/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln11_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="34" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln11_6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="33" slack="0"/>
<pin id="357" dir="0" index="1" bw="15" slack="0"/>
<pin id="358" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_6/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln11_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="34" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_3/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln11_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="34" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln11_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="62" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="0" index="3" bw="7" slack="0"/>
<pin id="376" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln11_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="62" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="gmem_addr_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln11_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="62" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="0"/>
<pin id="394" dir="0" index="2" bw="3" slack="0"/>
<pin id="395" dir="0" index="3" bw="7" slack="0"/>
<pin id="396" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11_2/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln11_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="62" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="gmem_addr_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln11_8_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="0" index="1" bw="32" slack="2"/>
<pin id="414" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_8/14 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln11_9_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="2"/>
<pin id="419" dir="0" index="1" bw="32" slack="1"/>
<pin id="420" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_9/16 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln11_12_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="2"/>
<pin id="425" dir="0" index="1" bw="32" slack="1"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_12/21 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln11_13_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="3"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_13/21 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln11_11_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="6"/>
<pin id="435" dir="0" index="1" bw="32" slack="5"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_11/22 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln11_14_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_14/22 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln11_10_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="7"/>
<pin id="445" dir="0" index="1" bw="32" slack="9"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_10/23 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sum_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/23 "/>
</bind>
</comp>

<comp id="452" class="1004" name="gmem_addr_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="23"/>
<pin id="455" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/24 "/>
</bind>
</comp>

<comp id="458" class="1005" name="j_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="31" slack="0"/>
<pin id="460" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="465" class="1005" name="gmem_addr_read_9_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="17"/>
<pin id="467" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="gmem_addr_read_9 "/>
</bind>
</comp>

<comp id="470" class="1005" name="gmem_addr_read_10_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="13"/>
<pin id="472" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="gmem_addr_read_10 "/>
</bind>
</comp>

<comp id="475" class="1005" name="gmem_addr_read_11_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="14"/>
<pin id="477" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="gmem_addr_read_11 "/>
</bind>
</comp>

<comp id="480" class="1005" name="gmem_addr_read_12_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="16"/>
<pin id="482" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="gmem_addr_read_12 "/>
</bind>
</comp>

<comp id="485" class="1005" name="gmem_addr_read11_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="10"/>
<pin id="487" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="gmem_addr_read11 "/>
</bind>
</comp>

<comp id="490" class="1005" name="gmem_addr_read_13_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="18"/>
<pin id="492" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="gmem_addr_read_13 "/>
</bind>
</comp>

<comp id="495" class="1005" name="gmem_addr_read_14_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="11"/>
<pin id="497" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="gmem_addr_read_14 "/>
</bind>
</comp>

<comp id="500" class="1005" name="gmem_addr_read_15_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="15"/>
<pin id="502" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="gmem_addr_read_15 "/>
</bind>
</comp>

<comp id="505" class="1005" name="gmem_addr_read_16_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="12"/>
<pin id="507" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="gmem_addr_read_16 "/>
</bind>
</comp>

<comp id="510" class="1005" name="input_r_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="515" class="1005" name="zext_ln5_2_cast_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="1"/>
<pin id="517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln5_2_cast "/>
</bind>
</comp>

<comp id="520" class="1005" name="sext_ln6_cast_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="23"/>
<pin id="522" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="sext_ln6_cast "/>
</bind>
</comp>

<comp id="525" class="1005" name="icmp_ln6_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="529" class="1005" name="shl_ln_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="33" slack="1"/>
<pin id="531" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="534" class="1005" name="gmem_addr_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="gmem_addr_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="3"/>
<pin id="542" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="gmem_addr_3_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="6"/>
<pin id="548" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="552" class="1005" name="gmem_addr_1_read_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="gmem_addr_2_read_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="add_ln11_8_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="9"/>
<pin id="564" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="add_ln11_8 "/>
</bind>
</comp>

<comp id="567" class="1005" name="add_ln11_9_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="7"/>
<pin id="569" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="add_ln11_9 "/>
</bind>
</comp>

<comp id="572" class="1005" name="gmem_addr_3_read_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="mul_ln11_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="5"/>
<pin id="579" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln11_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="mul_ln11_8_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="2"/>
<pin id="584" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln11_8 "/>
</bind>
</comp>

<comp id="587" class="1005" name="mul_ln11_3_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_3 "/>
</bind>
</comp>

<comp id="592" class="1005" name="add_ln11_13_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_13 "/>
</bind>
</comp>

<comp id="597" class="1005" name="add_ln11_14_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_14 "/>
</bind>
</comp>

<comp id="602" class="1005" name="sum_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="86" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="88" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="86" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="88" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="86" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="88" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="90" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="90" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="90" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="98" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="100" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="235"><net_src comp="205" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="228" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="210" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="249"><net_src comp="228" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="215" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="258"><net_src comp="166" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="172" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="178" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="268" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="72" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="268" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="74" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="160" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="255" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="76" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="78" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="80" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="307" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="0" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="277" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="343"><net_src comp="332" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="82" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="335" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="332" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="335" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="76" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="78" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="80" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="371" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="0" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="76" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="349" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="78" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="80" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="404"><net_src comp="391" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="0" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="246" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="237" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="237" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="246" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="237" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="246" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="0" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="452" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="461"><net_src comp="102" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="468"><net_src comp="106" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="473"><net_src comp="112" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="478"><net_src comp="118" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="483"><net_src comp="124" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="488"><net_src comp="130" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="493"><net_src comp="136" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="498"><net_src comp="142" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="503"><net_src comp="148" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="508"><net_src comp="154" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="513"><net_src comp="160" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="518"><net_src comp="255" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="523"><net_src comp="259" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="528"><net_src comp="271" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="283" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="537"><net_src comp="321" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="543"><net_src comp="385" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="549"><net_src comp="405" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="555"><net_src comp="205" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="560"><net_src comp="210" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="565"><net_src comp="411" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="570"><net_src comp="417" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="575"><net_src comp="215" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="580"><net_src comp="228" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="585"><net_src comp="228" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="590"><net_src comp="228" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="595"><net_src comp="427" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="600"><net_src comp="438" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="605"><net_src comp="447" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="220" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {24 }
 - Input state : 
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : sub2_i | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : sext_ln6 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : zext_ln5_2 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : input_r | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : gmem_addr_read_2 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : gmem_addr_read_5 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : gmem_addr_read_1 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : gmem_addr_read_8 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : gmem_addr_read | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : gmem_addr_read_6 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : gmem_addr_read_4 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : gmem_addr_read_3 | {1 }
	Port: full_pipeline_Pipeline_VITIS_LOOP_6_2 : gmem_addr_read_7 | {1 }
  - Chain level:
	State 1
		store_ln6 : 1
		j_1 : 1
		icmp_ln6 : 2
		add_ln11_3 : 2
		br_ln6 : 3
		shl_ln : 2
		zext_ln11 : 3
		add_ln11_7 : 4
		add_ln11_2 : 5
		trunc_ln : 6
		sext_ln11 : 7
		gmem_addr_1 : 8
		store_ln6 : 3
	State 2
		add_ln11_5 : 1
		zext_ln11_2 : 2
		add_ln11 : 3
		add_ln11_6 : 1
		zext_ln11_3 : 2
		add_ln11_1 : 3
		trunc_ln11_1 : 4
		sext_ln11_1 : 5
		gmem_addr_2 : 6
		trunc_ln11_2 : 4
		sext_ln11_2 : 5
		gmem_addr_3 : 6
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		add_ln11_13 : 1
	State 22
		add_ln11_14 : 1
	State 23
		sum : 1
	State 24
		write_ln14 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln11_3_fu_277       |    0    |    0    |    38   |
|          |       add_ln11_7_fu_295       |    0    |    0    |    64   |
|          |       add_ln11_2_fu_301       |    0    |    0    |    64   |
|          |       add_ln11_4_fu_335       |    0    |    0    |    71   |
|          |       add_ln11_5_fu_339       |    0    |    0    |    40   |
|          |        add_ln11_fu_349        |    0    |    0    |    71   |
|          |       add_ln11_6_fu_355       |    0    |    0    |    40   |
|    add   |       add_ln11_1_fu_365       |    0    |    0    |    71   |
|          |       add_ln11_8_fu_411       |    0    |    0    |    39   |
|          |       add_ln11_9_fu_417       |    0    |    0    |    39   |
|          |       add_ln11_12_fu_423      |    0    |    0    |    32   |
|          |       add_ln11_13_fu_427      |    0    |    0    |    32   |
|          |       add_ln11_11_fu_433      |    0    |    0    |    32   |
|          |       add_ln11_14_fu_438      |    0    |    0    |    32   |
|          |       add_ln11_10_fu_443      |    0    |    0    |    32   |
|          |           sum_fu_447          |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_228          |    3    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln6_fu_271        |    0    |    0    |    38   |
|----------|-------------------------------|---------|---------|---------|
|          |  gmem_addr_read_9_read_fu_106 |    0    |    0    |    0    |
|          | gmem_addr_read_10_read_fu_112 |    0    |    0    |    0    |
|          | gmem_addr_read_11_read_fu_118 |    0    |    0    |    0    |
|          | gmem_addr_read_12_read_fu_124 |    0    |    0    |    0    |
|          |  gmem_addr_read11_read_fu_130 |    0    |    0    |    0    |
|          | gmem_addr_read_13_read_fu_136 |    0    |    0    |    0    |
|          | gmem_addr_read_14_read_fu_142 |    0    |    0    |    0    |
|   read   | gmem_addr_read_15_read_fu_148 |    0    |    0    |    0    |
|          | gmem_addr_read_16_read_fu_154 |    0    |    0    |    0    |
|          |    input_r_read_read_fu_160   |    0    |    0    |    0    |
|          |  zext_ln5_2_read_read_fu_166  |    0    |    0    |    0    |
|          |   sext_ln6_read_read_fu_172   |    0    |    0    |    0    |
|          |    sub2_i_read_read_fu_178    |    0    |    0    |    0    |
|          |        grp_read_fu_205        |    0    |    0    |    0    |
|          |        grp_read_fu_210        |    0    |    0    |    0    |
|          |        grp_read_fu_215        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_184      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_191      |    0    |    0    |    0    |
|          |       grp_readreq_fu_198      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln14_write_fu_220    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     zext_ln5_2_cast_fu_255    |    0    |    0    |    0    |
|          |        zext_ln11_fu_291       |    0    |    0    |    0    |
|   zext   |       zext_ln11_1_fu_332      |    0    |    0    |    0    |
|          |       zext_ln11_2_fu_345      |    0    |    0    |    0    |
|          |       zext_ln11_3_fu_361      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      sext_ln6_cast_fu_259     |    0    |    0    |    0    |
|   sext   |        sext_ln11_fu_317       |    0    |    0    |    0    |
|          |       sext_ln11_1_fu_381      |    0    |    0    |    0    |
|          |       sext_ln11_2_fu_401      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_283         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_307        |    0    |    0    |    0    |
|partselect|      trunc_ln11_1_fu_371      |    0    |    0    |    0    |
|          |      trunc_ln11_2_fu_391      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |   165   |   817   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln11_13_reg_592   |   32   |
|    add_ln11_14_reg_597   |   32   |
|    add_ln11_8_reg_562    |   32   |
|    add_ln11_9_reg_567    |   32   |
|gmem_addr_1_read_1_reg_552|   32   |
|    gmem_addr_1_reg_534   |   32   |
|gmem_addr_2_read_1_reg_557|   32   |
|    gmem_addr_2_reg_540   |   32   |
|gmem_addr_3_read_1_reg_572|   32   |
|    gmem_addr_3_reg_546   |   32   |
| gmem_addr_read11_reg_485 |   32   |
| gmem_addr_read_10_reg_470|   32   |
| gmem_addr_read_11_reg_475|   32   |
| gmem_addr_read_12_reg_480|   32   |
| gmem_addr_read_13_reg_490|   32   |
| gmem_addr_read_14_reg_495|   32   |
| gmem_addr_read_15_reg_500|   32   |
| gmem_addr_read_16_reg_505|   32   |
| gmem_addr_read_9_reg_465 |   32   |
|     icmp_ln6_reg_525     |    1   |
|   input_r_read_reg_510   |   64   |
|         j_reg_458        |   31   |
|    mul_ln11_1_reg_577    |   32   |
|    mul_ln11_3_reg_587    |   32   |
|    mul_ln11_8_reg_582    |   32   |
|          reg_232         |   32   |
|          reg_237         |   32   |
|          reg_241         |   32   |
|          reg_246         |   32   |
|          reg_250         |   32   |
|   sext_ln6_cast_reg_520  |   64   |
|      shl_ln_reg_529      |   33   |
|        sum_reg_602       |   32   |
|  zext_ln5_2_cast_reg_515 |   64   |
+--------------------------+--------+
|           Total          |  1153  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_228 |  p0  |   6  |  32  |   192  ||    0    ||    31   |
| grp_fu_228 |  p1  |   9  |  32  |   288  ||    0    ||    48   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   480  ||  4.4883 ||    0    ||    79   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   817  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   79   |
|  Register |    -   |    -   |  1153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |  1318  |   896  |
+-----------+--------+--------+--------+--------+
