#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 30 21:20:37 2024
# Process ID: 13592
# Current directory: C:/Mirror/GitProject/IC-Design/Projects/Training/syn/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log FP_adder_32_13cc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FP_adder_32_13cc.tcl
# Log file: C:/Mirror/GitProject/IC-Design/Projects/Training/syn/project_1/project_1.runs/synth_1/FP_adder_32_13cc.vds
# Journal file: C:/Mirror/GitProject/IC-Design/Projects/Training/syn/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FP_adder_32_13cc.tcl -notrace
Command: synth_design -top FP_adder_32_13cc -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36792
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FP_adder_32_13cc' [C:/Mirror/GitProject/IC-Design/Projects/Training/dut/FP_adder_32_13cc.sv:26]
INFO: [Synth 8-6157] synthesizing module 'full_subtractor_bw8' [C:/Mirror/GitProject/IC-Design/Projects/Training/dut/FP_adder_32_13cc.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'full_subtractor_bw8' (1#1) [C:/Mirror/GitProject/IC-Design/Projects/Training/dut/FP_adder_32_13cc.sv:2]
INFO: [Synth 8-6157] synthesizing module 'full_adder_bw24' [C:/Mirror/GitProject/IC-Design/Projects/Training/dut/FP_adder_32_13cc.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_bw24' (2#1) [C:/Mirror/GitProject/IC-Design/Projects/Training/dut/FP_adder_32_13cc.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'FP_adder_32_13cc' (3#1) [C:/Mirror/GitProject/IC-Design/Projects/Training/dut/FP_adder_32_13cc.sv:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.633 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1015.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Mirror/GitProject/IC-Design/Projects/Training/constraint/const.xdc]
Finished Parsing XDC File [C:/Mirror/GitProject/IC-Design/Projects/Training/constraint/const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1077.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1077.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.855 ; gain = 62.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.855 ; gain = 62.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1077.855 ; gain = 62.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.855 ; gain = 62.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 23    
	               24 Bit    Registers := 19    
	               23 Bit    Registers := 15    
	                8 Bit    Registers := 27    
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 7     
	   2 Input   23 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1077.855 ; gain = 62.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1077.855 ; gain = 62.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1080.219 ; gain = 64.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1090.254 ; gain = 74.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1090.254 ; gain = 74.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1090.254 ; gain = 74.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1090.254 ; gain = 74.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1090.254 ; gain = 74.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1090.254 ; gain = 74.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1090.254 ; gain = 74.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FP_adder_32_13cc | out_ready_reg_reg        | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
|FP_adder_32_13cc | ShiftDir_reg_4_reg       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FP_adder_32_13cc | ref_exp_reg_6_reg[7]     | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|FP_adder_32_13cc | NoChange_reg_4_reg       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FP_adder_32_13cc | sub_exp_reg_7_reg[7]     | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|FP_adder_32_13cc | in_data_1_reg_10_reg[30] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|FP_adder_32_13cc | in_data_1_reg_10_reg[22] | 8      | 23    | YES          | NO                 | YES               | 23     | 0       | 
|FP_adder_32_13cc | in_data_0_reg_10_reg[30] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|FP_adder_32_13cc | in_data_0_reg_10_reg[22] | 8      | 23    | YES          | NO                 | YES               | 23     | 0       | 
|FP_adder_32_13cc | ref_sign_reg_7_reg       | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FP_adder_32_13cc | ref_frac_reg_7_reg[22]   | 8      | 23    | YES          | NO                 | YES               | 23     | 0       | 
+-----------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    34|
|3     |LUT1   |    72|
|4     |LUT2   |   139|
|5     |LUT3   |    85|
|6     |LUT4   |    78|
|7     |LUT5   |   104|
|8     |LUT6   |   245|
|9     |SRL16E |   105|
|10    |FDRE   |   851|
|11    |FDSE   |    14|
|12    |IBUF   |    67|
|13    |OBUF   |    33|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1090.254 ; gain = 74.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1090.254 ; gain = 12.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 1090.254 ; gain = 74.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1095.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'FP_adder_32_13cc' is not ideal for floorplanning, since the cellview 'FP_adder_32_13cc' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1095.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 1095.152 ; gain = 79.520
INFO: [Common 17-1381] The checkpoint 'C:/Mirror/GitProject/IC-Design/Projects/Training/syn/project_1/project_1.runs/synth_1/FP_adder_32_13cc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FP_adder_32_13cc_utilization_synth.rpt -pb FP_adder_32_13cc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 21:21:56 2024...
