--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_facade.twx cpu_facade.ncd -o cpu_facade.twr
cpu_facade.pcf -ucf cpu_facade.ucf

Design file:              cpu_facade.ncd
Physical constraint file: cpu_facade.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2201 paths analyzed, 522 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.890ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_106/XLXI_1/A (SLICE_X20Y38.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_1/C (RAM)
  Destination:          XLXI_106/XLXI_1/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.855ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_1/C to XLXI_106/XLXI_1/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.084   XLXN_431<0>
                                                       XLXI_106/XLXI_1/C
                                                       XLXI_106/XLXI_1/F7.B
                                                       XLXI_106/XLXI_1/F8
    SLICE_X20Y36.A3      net (fanout=1)        0.523   XLXN_431<0>
    SLICE_X20Y36.AMUX    Tilo                  0.261   XLXI_7/XLXI_130/XLXI_1/XLXI_1/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_1/Mmux_O11
    SLICE_X20Y36.D5      net (fanout=1)        0.223   XLXI_174/o0
    SLICE_X20Y36.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_1/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_1/S3_D15_Mux_0_o
    SLICE_X15Y34.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o1
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=21)       1.651   XLXI_7/XLXI_130/XLXI_1/o0
    SLICE_X20Y38.CLK     Tds                   0.585   XLXN_431<0>
                                                       XLXI_106/XLXI_1/A
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (2.582ns logic, 3.273ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_1/D (RAM)
  Destination:          XLXI_106/XLXI_1/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.828ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_1/D to XLXI_106/XLXI_1/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.057   XLXN_431<0>
                                                       XLXI_106/XLXI_1/D
                                                       XLXI_106/XLXI_1/F7.B
                                                       XLXI_106/XLXI_1/F8
    SLICE_X20Y36.A3      net (fanout=1)        0.523   XLXN_431<0>
    SLICE_X20Y36.AMUX    Tilo                  0.261   XLXI_7/XLXI_130/XLXI_1/XLXI_1/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_1/Mmux_O11
    SLICE_X20Y36.D5      net (fanout=1)        0.223   XLXI_174/o0
    SLICE_X20Y36.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_1/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_1/S3_D15_Mux_0_o
    SLICE_X15Y34.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o1
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=21)       1.651   XLXI_7/XLXI_130/XLXI_1/o0
    SLICE_X20Y38.CLK     Tds                   0.585   XLXN_431<0>
                                                       XLXI_106/XLXI_1/A
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (2.555ns logic, 3.273ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_1/B (RAM)
  Destination:          XLXI_106/XLXI_1/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.814ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_1/B to XLXI_106/XLXI_1/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.043   XLXN_431<0>
                                                       XLXI_106/XLXI_1/B
                                                       XLXI_106/XLXI_1/F7.A
                                                       XLXI_106/XLXI_1/F8
    SLICE_X20Y36.A3      net (fanout=1)        0.523   XLXN_431<0>
    SLICE_X20Y36.AMUX    Tilo                  0.261   XLXI_7/XLXI_130/XLXI_1/XLXI_1/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_1/Mmux_O11
    SLICE_X20Y36.D5      net (fanout=1)        0.223   XLXI_174/o0
    SLICE_X20Y36.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_1/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_1/S3_D15_Mux_0_o
    SLICE_X15Y34.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o1
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=21)       1.651   XLXI_7/XLXI_130/XLXI_1/o0
    SLICE_X20Y38.CLK     Tds                   0.585   XLXN_431<0>
                                                       XLXI_106/XLXI_1/A
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (2.541ns logic, 3.273ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_106/XLXI_19/A (SLICE_X20Y40.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_19/C (RAM)
  Destination:          XLXI_106/XLXI_19/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.836ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_19/C to XLXI_106/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BMUX    Tshcko                1.084   XLXN_431<3>
                                                       XLXI_106/XLXI_19/C
                                                       XLXI_106/XLXI_19/F7.B
                                                       XLXI_106/XLXI_19/F8
    SLICE_X20Y37.A2      net (fanout=1)        0.827   XLXN_431<3>
    SLICE_X20Y37.AMUX    Tilo                  0.261   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_17/Mmux_O11
    SLICE_X20Y37.D5      net (fanout=1)        0.223   XLXI_174/o3
    SLICE_X20Y37.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X19Y34.B6      net (fanout=1)        0.630   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
    SLICE_X19Y34.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o3
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X20Y40.DX      net (fanout=22)       1.574   XLXI_7/XLXI_130/XLXI_1/o3
    SLICE_X20Y40.CLK     Tds                   0.585   XLXN_431<3>
                                                       XLXI_106/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      5.836ns (2.582ns logic, 3.254ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_19/D (RAM)
  Destination:          XLXI_106/XLXI_19/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.809ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_19/D to XLXI_106/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BMUX    Tshcko                1.057   XLXN_431<3>
                                                       XLXI_106/XLXI_19/D
                                                       XLXI_106/XLXI_19/F7.B
                                                       XLXI_106/XLXI_19/F8
    SLICE_X20Y37.A2      net (fanout=1)        0.827   XLXN_431<3>
    SLICE_X20Y37.AMUX    Tilo                  0.261   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_17/Mmux_O11
    SLICE_X20Y37.D5      net (fanout=1)        0.223   XLXI_174/o3
    SLICE_X20Y37.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X19Y34.B6      net (fanout=1)        0.630   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
    SLICE_X19Y34.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o3
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X20Y40.DX      net (fanout=22)       1.574   XLXI_7/XLXI_130/XLXI_1/o3
    SLICE_X20Y40.CLK     Tds                   0.585   XLXN_431<3>
                                                       XLXI_106/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      5.809ns (2.555ns logic, 3.254ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_19/B (RAM)
  Destination:          XLXI_106/XLXI_19/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.795ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_19/B to XLXI_106/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BMUX    Tshcko                1.043   XLXN_431<3>
                                                       XLXI_106/XLXI_19/B
                                                       XLXI_106/XLXI_19/F7.A
                                                       XLXI_106/XLXI_19/F8
    SLICE_X20Y37.A2      net (fanout=1)        0.827   XLXN_431<3>
    SLICE_X20Y37.AMUX    Tilo                  0.261   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_17/Mmux_O11
    SLICE_X20Y37.D5      net (fanout=1)        0.223   XLXI_174/o3
    SLICE_X20Y37.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X19Y34.B6      net (fanout=1)        0.630   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
    SLICE_X19Y34.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o3
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X20Y40.DX      net (fanout=22)       1.574   XLXI_7/XLXI_130/XLXI_1/o3
    SLICE_X20Y40.CLK     Tds                   0.585   XLXN_431<3>
                                                       XLXI_106/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      5.795ns (2.541ns logic, 3.254ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_106/XLXI_17/A (SLICE_X20Y31.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_17/C (RAM)
  Destination:          XLXI_106/XLXI_17/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_17/C to XLXI_106/XLXI_17/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BMUX    Tshcko                1.084   XLXN_431<1>
                                                       XLXI_106/XLXI_17/C
                                                       XLXI_106/XLXI_17/F7.B
                                                       XLXI_106/XLXI_17/F8
    SLICE_X20Y34.A3      net (fanout=1)        0.702   XLXN_431<1>
    SLICE_X20Y34.AMUX    Tilo                  0.261   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_13/Mmux_O11
    SLICE_X20Y34.D5      net (fanout=1)        0.223   XLXI_174/o1
    SLICE_X20Y34.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y34.D2      net (fanout=1)        1.218   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
    SLICE_X15Y34.D       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o1
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_O11
    SLICE_X20Y31.DX      net (fanout=22)       1.017   XLXI_7/XLXI_130/XLXI_1/o1
    SLICE_X20Y31.CLK     Tds                   0.585   XLXN_431<1>
                                                       XLXI_106/XLXI_17/A
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (2.582ns logic, 3.160ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_17/D (RAM)
  Destination:          XLXI_106/XLXI_17/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.715ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_17/D to XLXI_106/XLXI_17/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BMUX    Tshcko                1.057   XLXN_431<1>
                                                       XLXI_106/XLXI_17/D
                                                       XLXI_106/XLXI_17/F7.B
                                                       XLXI_106/XLXI_17/F8
    SLICE_X20Y34.A3      net (fanout=1)        0.702   XLXN_431<1>
    SLICE_X20Y34.AMUX    Tilo                  0.261   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_13/Mmux_O11
    SLICE_X20Y34.D5      net (fanout=1)        0.223   XLXI_174/o1
    SLICE_X20Y34.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y34.D2      net (fanout=1)        1.218   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
    SLICE_X15Y34.D       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o1
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_O11
    SLICE_X20Y31.DX      net (fanout=22)       1.017   XLXI_7/XLXI_130/XLXI_1/o1
    SLICE_X20Y31.CLK     Tds                   0.585   XLXN_431<1>
                                                       XLXI_106/XLXI_17/A
    -------------------------------------------------  ---------------------------
    Total                                      5.715ns (2.555ns logic, 3.160ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_17/B (RAM)
  Destination:          XLXI_106/XLXI_17/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.701ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_17/B to XLXI_106/XLXI_17/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BMUX    Tshcko                1.043   XLXN_431<1>
                                                       XLXI_106/XLXI_17/B
                                                       XLXI_106/XLXI_17/F7.A
                                                       XLXI_106/XLXI_17/F8
    SLICE_X20Y34.A3      net (fanout=1)        0.702   XLXN_431<1>
    SLICE_X20Y34.AMUX    Tilo                  0.261   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_13/Mmux_O11
    SLICE_X20Y34.D5      net (fanout=1)        0.223   XLXI_174/o1
    SLICE_X20Y34.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y34.D2      net (fanout=1)        1.218   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
    SLICE_X15Y34.D       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o1
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_O11
    SLICE_X20Y31.DX      net (fanout=22)       1.017   XLXI_7/XLXI_130/XLXI_1/o1
    SLICE_X20Y31.CLK     Tds                   0.585   XLXN_431<1>
                                                       XLXI_106/XLXI_17/A
    -------------------------------------------------  ---------------------------
    Total                                      5.701ns (2.541ns logic, 3.160ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_105/XLXI_2/usart_clk (SLICE_X13Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_105/XLXI_2/usart_clk (FF)
  Destination:          XLXI_105/XLXI_2/usart_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_105/XLXI_2/usart_clk to XLXI_105/XLXI_2/usart_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.198   XLXI_105/XLXI_2/usart_clk
                                                       XLXI_105/XLXI_2/usart_clk
    SLICE_X13Y42.A6      net (fanout=6)        0.022   XLXI_105/XLXI_2/usart_clk
    SLICE_X13Y42.CLK     Tah         (-Th)    -0.215   XLXI_105/XLXI_2/usart_clk
                                                       XLXI_105/XLXI_2/usart_clk_rstpot
                                                       XLXI_105/XLXI_2/usart_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_51/XLXI_2/COUNT_7 (SLICE_X14Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_51/XLXI_2/COUNT_7 (FF)
  Destination:          XLXI_51/XLXI_2/COUNT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_51/XLXI_2/COUNT_7 to XLXI_51/XLXI_2/COUNT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y59.DQ      Tcko                  0.200   XLXI_51/db2<7>
                                                       XLXI_51/XLXI_2/COUNT_7
    SLICE_X14Y59.D6      net (fanout=2)        0.022   XLXI_51/db2<7>
    SLICE_X14Y59.CLK     Tah         (-Th)    -0.237   XLXI_51/db2<7>
                                                       XLXI_51/db2<7>_rt
                                                       XLXI_51/XLXI_2/Mcount_COUNT_xor<7>
                                                       XLXI_51/XLXI_2/COUNT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 (SLICE_X2Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 (FF)
  Destination:          XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 to XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.DQ       Tcko                  0.200   XLXI_7/XLXI_927/high<7>
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7
    SLICE_X2Y42.D6       net (fanout=2)        0.022   XLXI_7/XLXI_927/high<7>
    SLICE_X2Y42.CLK      Tah         (-Th)    -0.237   XLXI_7/XLXI_927/high<7>
                                                       XLXI_7/XLXI_927/high<7>_rt
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/Mcount_COUNT_xor<7>
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: in_clk_BUFGP/BUFG/I0
  Logical resource: in_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: in_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXN_431<7>/CLK
  Logical resource: XLXI_106/XLXI_23/A/CLK
  Location pin: SLICE_X8Y33.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXN_431<7>/CLK
  Logical resource: XLXI_106/XLXI_23/B/CLK
  Location pin: SLICE_X8Y33.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |    5.890|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2201 paths, 0 nets, and 364 connections

Design statistics:
   Minimum period:   5.890ns{1}   (Maximum frequency: 169.779MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 22 01:50:27 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



