Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jul 19 10:18:48 2017
| Host         : DESKTOP-5F6G55S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: imem0/op_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imem0/op_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][16]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][17]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][32]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][33]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][34]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][35]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][37]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][39]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.111       -0.167                      2                   55        0.175        0.000                      0                   55        4.500        0.000                       0                   159  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
mclk                    {0.000 5.000}      10.000          100.000         
  div0/cnt_reg[1]_0[0]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                          8.921        0.000                      0                    2        0.232        0.000                      0                    2        4.500        0.000                       0                     3  
  div0/cnt_reg[1]_0[0]       -0.111       -0.167                      2                   53        0.175        0.000                      0                   53        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
div0/cnt_reg[1]_0[0]  mclk                        1.513        0.000                      0                    1        0.802        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        8.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.921ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.580ns (54.049%)  route 0.493ns (45.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.493     6.035    div0/cnt__0[0]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.159 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.159    div0/cnt[0]_i_1_n_1
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  8.921    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.606ns (55.136%)  route 0.493ns (44.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.493     6.035    div0/cnt__0[0]
    SLICE_X33Y46         LUT3 (Prop_lut3_I1_O)        0.150     6.185 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.185    div0/cnt[1]_i_1_n_1
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  8.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.156     1.743    div0/cnt__0[0]
    SLICE_X33Y46         LUT3 (Prop_lut3_I1_O)        0.042     1.785 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    div0/cnt[1]_i_1_n_1
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.156     1.743    div0/cnt__0[0]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.788 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    div0/cnt[0]_i_1_n_1
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   div0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   div0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  div0/cnt_reg[1]_0[0]

Setup :            2  Failing Endpoints,  Worst Slack       -0.111ns,  Total Violation       -0.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        10.026ns  (logic 5.367ns (53.530%)  route 4.659ns (46.470%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.304ns = ( 22.304 - 15.000 ) 
    Source Clock Delay      (SCD):    7.915ns = ( 12.915 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.915    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.459    13.374 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.629    14.002    r0/num_reg[4][0]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124    14.126 r  r0/buff4_carry_i_4/O
                         net (fo=1, routed)           0.000    14.126    io0/regis_reg[1][3][0]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.639 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    14.639    io0/buff4_carry_n_1
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.756 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    io0/buff4_carry__0_n_1
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.873 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.874    io0/buff4_carry__1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.991 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.991    io0/buff4_carry__2_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.108 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.108    io0/buff4_carry__3_n_1
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.225 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.225    io0/buff4_carry__4_n_1
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.342 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.342    io0/buff4_carry__5_n_1
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.459 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.459    io0/buff4_carry__6_n_1
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.576 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.576    r0/CO[0]
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.830 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.648    16.478    r0/seg_reg[1][0]
    SLICE_X32Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835    17.313 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.355    17.668    r0/seg_reg[1]_0[0]
    SLICE_X33Y57         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    18.455 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.305    18.760    io0/regis_reg[1][37][1]
    SLICE_X31Y57         LUT4 (Prop_lut4_I3_O)        0.303    19.063 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.297    19.360    io0/seg[6]_i_62_n_1
    SLICE_X33Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.484 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.154    19.638    io0/seg[6]_i_60_n_1
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.762 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.492    20.254    io0/seg[6]_i_55_n_1
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  io0/seg[6]_i_42/O
                         net (fo=2, routed)           0.312    20.690    io0/seg_reg[1]_2
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.124    20.814 r  io0/seg[6]_i_27/O
                         net (fo=1, routed)           0.000    20.814    io0/seg[6]_i_27_n_1
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    21.052 r  io0/seg_reg[6]_i_12/O
                         net (fo=1, routed)           0.815    21.867    io0/seg_reg[6]_i_12_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.298    22.165 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.651    22.817    io0/buff1__122[0]
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    22.941 r  io0/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    22.941    io0/seg[5]_i_1_n_1
    SLICE_X30Y55         FDRE                                         r  io0/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514    20.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.869 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.435    22.304    io0/clk
    SLICE_X30Y55         FDRE                                         r  io0/seg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.479    22.783    
                         clock uncertainty           -0.035    22.747    
    SLICE_X30Y55         FDRE (Setup_fdre_C_D)        0.082    22.829    io0/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         22.829    
                         arrival time                         -22.941    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.974ns  (logic 5.347ns (53.608%)  route 4.627ns (46.392%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.304ns = ( 22.304 - 15.000 ) 
    Source Clock Delay      (SCD):    7.915ns = ( 12.915 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.915    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.459    13.374 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.629    14.002    r0/num_reg[4][0]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124    14.126 r  r0/buff4_carry_i_4/O
                         net (fo=1, routed)           0.000    14.126    io0/regis_reg[1][3][0]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.639 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    14.639    io0/buff4_carry_n_1
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.756 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    io0/buff4_carry__0_n_1
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.873 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.874    io0/buff4_carry__1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.991 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.991    io0/buff4_carry__2_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.108 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.108    io0/buff4_carry__3_n_1
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.225 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.225    io0/buff4_carry__4_n_1
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.342 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.342    io0/buff4_carry__5_n_1
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.459 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.459    io0/buff4_carry__6_n_1
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.576 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.576    r0/CO[0]
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.830 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.648    16.478    r0/seg_reg[1][0]
    SLICE_X32Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835    17.313 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.355    17.668    r0/seg_reg[1]_0[0]
    SLICE_X33Y57         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    18.455 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.305    18.760    io0/regis_reg[1][37][1]
    SLICE_X31Y57         LUT4 (Prop_lut4_I3_O)        0.303    19.063 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.297    19.360    io0/seg[6]_i_62_n_1
    SLICE_X33Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.484 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.154    19.638    io0/seg[6]_i_60_n_1
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.762 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.338    20.100    io0/seg[6]_i_55_n_1
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.124    20.224 r  io0/seg[6]_i_43/O
                         net (fo=2, routed)           0.461    20.685    io0/seg[6]_i_43_n_1
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.809 r  io0/seg[6]_i_22/O
                         net (fo=1, routed)           0.000    20.809    io0/seg[6]_i_22_n_1
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    21.026 r  io0/seg_reg[6]_i_9/O
                         net (fo=1, routed)           0.803    21.829    io0/seg_reg[6]_i_9_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.299    22.128 r  io0/seg[6]_i_3/O
                         net (fo=7, routed)           0.637    22.765    io0/buff1__122[1]
    SLICE_X30Y55         LUT5 (Prop_lut5_I1_O)        0.124    22.889 r  io0/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    22.889    io0/seg[1]_i_1_n_1
    SLICE_X30Y55         FDRE                                         r  io0/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514    20.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.869 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.435    22.304    io0/clk
    SLICE_X30Y55         FDRE                                         r  io0/seg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.479    22.783    
                         clock uncertainty           -0.035    22.747    
    SLICE_X30Y55         FDRE (Setup_fdre_C_D)        0.086    22.833    io0/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.833    
                         arrival time                         -22.889    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.832ns  (logic 5.367ns (54.587%)  route 4.465ns (45.413%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 22.306 - 15.000 ) 
    Source Clock Delay      (SCD):    7.915ns = ( 12.915 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.915    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.459    13.374 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.629    14.002    r0/num_reg[4][0]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124    14.126 r  r0/buff4_carry_i_4/O
                         net (fo=1, routed)           0.000    14.126    io0/regis_reg[1][3][0]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.639 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    14.639    io0/buff4_carry_n_1
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.756 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    io0/buff4_carry__0_n_1
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.873 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.874    io0/buff4_carry__1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.991 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.991    io0/buff4_carry__2_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.108 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.108    io0/buff4_carry__3_n_1
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.225 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.225    io0/buff4_carry__4_n_1
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.342 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.342    io0/buff4_carry__5_n_1
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.459 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.459    io0/buff4_carry__6_n_1
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.576 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.576    r0/CO[0]
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.830 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.648    16.478    r0/seg_reg[1][0]
    SLICE_X32Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835    17.313 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.355    17.668    r0/seg_reg[1]_0[0]
    SLICE_X33Y57         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    18.455 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.305    18.760    io0/regis_reg[1][37][1]
    SLICE_X31Y57         LUT4 (Prop_lut4_I3_O)        0.303    19.063 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.297    19.360    io0/seg[6]_i_62_n_1
    SLICE_X33Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.484 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.154    19.638    io0/seg[6]_i_60_n_1
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.762 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.492    20.254    io0/seg[6]_i_55_n_1
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  io0/seg[6]_i_42/O
                         net (fo=2, routed)           0.312    20.690    io0/seg_reg[1]_2
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.124    20.814 r  io0/seg[6]_i_27/O
                         net (fo=1, routed)           0.000    20.814    io0/seg[6]_i_27_n_1
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    21.052 r  io0/seg_reg[6]_i_12/O
                         net (fo=1, routed)           0.815    21.867    io0/seg_reg[6]_i_12_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.298    22.165 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.457    22.623    io0/buff1__122[0]
    SLICE_X29Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.747 r  io0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    22.747    io0/seg[3]_i_1_n_1
    SLICE_X29Y56         FDRE                                         r  io0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514    20.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.869 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.437    22.306    io0/clk
    SLICE_X29Y56         FDRE                                         r  io0/seg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.479    22.785    
                         clock uncertainty           -0.035    22.749    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.034    22.783    io0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.783    
                         arrival time                         -22.747    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.828ns  (logic 5.367ns (54.609%)  route 4.461ns (45.391%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 22.306 - 15.000 ) 
    Source Clock Delay      (SCD):    7.915ns = ( 12.915 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.915    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.459    13.374 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.629    14.002    r0/num_reg[4][0]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124    14.126 r  r0/buff4_carry_i_4/O
                         net (fo=1, routed)           0.000    14.126    io0/regis_reg[1][3][0]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.639 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    14.639    io0/buff4_carry_n_1
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.756 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    io0/buff4_carry__0_n_1
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.873 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.874    io0/buff4_carry__1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.991 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.991    io0/buff4_carry__2_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.108 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.108    io0/buff4_carry__3_n_1
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.225 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.225    io0/buff4_carry__4_n_1
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.342 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.342    io0/buff4_carry__5_n_1
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.459 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.459    io0/buff4_carry__6_n_1
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.576 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.576    r0/CO[0]
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.830 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.648    16.478    r0/seg_reg[1][0]
    SLICE_X32Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835    17.313 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.355    17.668    r0/seg_reg[1]_0[0]
    SLICE_X33Y57         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    18.455 r  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.305    18.760    io0/regis_reg[1][37][1]
    SLICE_X31Y57         LUT4 (Prop_lut4_I3_O)        0.303    19.063 r  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.297    19.360    io0/seg[6]_i_62_n_1
    SLICE_X33Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.484 r  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.154    19.638    io0/seg[6]_i_60_n_1
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.762 r  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.492    20.254    io0/seg[6]_i_55_n_1
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    20.378 f  io0/seg[6]_i_42/O
                         net (fo=2, routed)           0.312    20.690    io0/seg_reg[1]_2
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.124    20.814 f  io0/seg[6]_i_27/O
                         net (fo=1, routed)           0.000    20.814    io0/seg[6]_i_27_n_1
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    21.052 f  io0/seg_reg[6]_i_12/O
                         net (fo=1, routed)           0.815    21.867    io0/seg_reg[6]_i_12_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.298    22.165 f  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.453    22.619    io0/buff1__122[0]
    SLICE_X29Y56         LUT6 (Prop_lut6_I3_O)        0.124    22.743 r  io0/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    22.743    io0/seg[2]_i_1_n_1
    SLICE_X29Y56         FDRE                                         r  io0/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514    20.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.869 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.437    22.306    io0/clk
    SLICE_X29Y56         FDRE                                         r  io0/seg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.479    22.785    
                         clock uncertainty           -0.035    22.749    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.032    22.781    io0/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.781    
                         arrival time                         -22.743    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.838ns  (logic 5.367ns (54.551%)  route 4.471ns (45.449%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.304ns = ( 22.304 - 15.000 ) 
    Source Clock Delay      (SCD):    7.915ns = ( 12.915 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.915    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.459    13.374 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.629    14.002    r0/num_reg[4][0]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124    14.126 r  r0/buff4_carry_i_4/O
                         net (fo=1, routed)           0.000    14.126    io0/regis_reg[1][3][0]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.639 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    14.639    io0/buff4_carry_n_1
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.756 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    io0/buff4_carry__0_n_1
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.873 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.874    io0/buff4_carry__1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.991 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.991    io0/buff4_carry__2_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.108 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.108    io0/buff4_carry__3_n_1
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.225 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.225    io0/buff4_carry__4_n_1
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.342 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.342    io0/buff4_carry__5_n_1
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.459 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.459    io0/buff4_carry__6_n_1
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.576 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.576    r0/CO[0]
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.830 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.648    16.478    r0/seg_reg[1][0]
    SLICE_X32Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835    17.313 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.355    17.668    r0/seg_reg[1]_0[0]
    SLICE_X33Y57         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    18.455 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.305    18.760    io0/regis_reg[1][37][1]
    SLICE_X31Y57         LUT4 (Prop_lut4_I3_O)        0.303    19.063 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.297    19.360    io0/seg[6]_i_62_n_1
    SLICE_X33Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.484 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.154    19.638    io0/seg[6]_i_60_n_1
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.762 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.492    20.254    io0/seg[6]_i_55_n_1
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    20.378 r  io0/seg[6]_i_42/O
                         net (fo=2, routed)           0.312    20.690    io0/seg_reg[1]_2
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.124    20.814 r  io0/seg[6]_i_27/O
                         net (fo=1, routed)           0.000    20.814    io0/seg[6]_i_27_n_1
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    21.052 r  io0/seg_reg[6]_i_12/O
                         net (fo=1, routed)           0.815    21.867    io0/seg_reg[6]_i_12_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.298    22.165 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.464    22.629    io0/buff1__122[0]
    SLICE_X30Y55         LUT6 (Prop_lut6_I3_O)        0.124    22.753 r  io0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    22.753    io0/seg[6]_i_1_n_1
    SLICE_X30Y55         FDRE                                         r  io0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514    20.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.869 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.435    22.304    io0/clk
    SLICE_X30Y55         FDRE                                         r  io0/seg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.479    22.783    
                         clock uncertainty           -0.035    22.747    
    SLICE_X30Y55         FDRE (Setup_fdre_C_D)        0.084    22.831    io0/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         22.831    
                         arrival time                         -22.753    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.774ns  (logic 5.347ns (54.705%)  route 4.427ns (45.295%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 22.306 - 15.000 ) 
    Source Clock Delay      (SCD):    7.915ns = ( 12.915 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.915    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.459    13.374 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.629    14.002    r0/num_reg[4][0]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124    14.126 r  r0/buff4_carry_i_4/O
                         net (fo=1, routed)           0.000    14.126    io0/regis_reg[1][3][0]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.639 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    14.639    io0/buff4_carry_n_1
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.756 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    io0/buff4_carry__0_n_1
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.873 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.874    io0/buff4_carry__1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.991 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.991    io0/buff4_carry__2_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.108 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.108    io0/buff4_carry__3_n_1
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.225 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.225    io0/buff4_carry__4_n_1
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.342 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.342    io0/buff4_carry__5_n_1
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.459 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.459    io0/buff4_carry__6_n_1
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.576 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.576    r0/CO[0]
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.830 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.648    16.478    r0/seg_reg[1][0]
    SLICE_X32Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835    17.313 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.355    17.668    r0/seg_reg[1]_0[0]
    SLICE_X33Y57         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    18.455 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.305    18.760    io0/regis_reg[1][37][1]
    SLICE_X31Y57         LUT4 (Prop_lut4_I3_O)        0.303    19.063 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.297    19.360    io0/seg[6]_i_62_n_1
    SLICE_X33Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.484 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.154    19.638    io0/seg[6]_i_60_n_1
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.762 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.338    20.100    io0/seg[6]_i_55_n_1
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.124    20.224 r  io0/seg[6]_i_43/O
                         net (fo=2, routed)           0.461    20.685    io0/seg[6]_i_43_n_1
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.809 r  io0/seg[6]_i_22/O
                         net (fo=1, routed)           0.000    20.809    io0/seg[6]_i_22_n_1
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    21.026 r  io0/seg_reg[6]_i_9/O
                         net (fo=1, routed)           0.803    21.829    io0/seg_reg[6]_i_9_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.299    22.128 r  io0/seg[6]_i_3/O
                         net (fo=7, routed)           0.437    22.565    io0/buff1__122[1]
    SLICE_X29Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.689 r  io0/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    22.689    io0/seg[4]_i_1_n_1
    SLICE_X29Y56         FDRE                                         r  io0/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514    20.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.869 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.437    22.306    io0/clk
    SLICE_X29Y56         FDRE                                         r  io0/seg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.479    22.785    
                         clock uncertainty           -0.035    22.749    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.034    22.783    io0/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.783    
                         arrival time                         -22.689    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.773ns  (logic 5.347ns (54.710%)  route 4.426ns (45.290%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 22.306 - 15.000 ) 
    Source Clock Delay      (SCD):    7.915ns = ( 12.915 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.915    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.459    13.374 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.629    14.002    r0/num_reg[4][0]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124    14.126 r  r0/buff4_carry_i_4/O
                         net (fo=1, routed)           0.000    14.126    io0/regis_reg[1][3][0]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.639 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    14.639    io0/buff4_carry_n_1
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.756 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    io0/buff4_carry__0_n_1
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.873 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.001    14.874    io0/buff4_carry__1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.991 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.991    io0/buff4_carry__2_n_1
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.108 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.108    io0/buff4_carry__3_n_1
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.225 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.225    io0/buff4_carry__4_n_1
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.342 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.342    io0/buff4_carry__5_n_1
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.459 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.459    io0/buff4_carry__6_n_1
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.576 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.576    r0/CO[0]
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.830 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.648    16.478    r0/seg_reg[1][0]
    SLICE_X32Y56         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835    17.313 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.355    17.668    r0/seg_reg[1]_0[0]
    SLICE_X33Y57         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    18.455 r  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.305    18.760    io0/regis_reg[1][37][1]
    SLICE_X31Y57         LUT4 (Prop_lut4_I3_O)        0.303    19.063 r  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.297    19.360    io0/seg[6]_i_62_n_1
    SLICE_X33Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.484 r  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.154    19.638    io0/seg[6]_i_60_n_1
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.762 r  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.338    20.100    io0/seg[6]_i_55_n_1
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.124    20.224 f  io0/seg[6]_i_43/O
                         net (fo=2, routed)           0.461    20.685    io0/seg[6]_i_43_n_1
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.809 f  io0/seg[6]_i_22/O
                         net (fo=1, routed)           0.000    20.809    io0/seg[6]_i_22_n_1
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    21.026 f  io0/seg_reg[6]_i_9/O
                         net (fo=1, routed)           0.803    21.829    io0/seg_reg[6]_i_9_n_1
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.299    22.128 f  io0/seg[6]_i_3/O
                         net (fo=7, routed)           0.436    22.564    io0/buff1__122[1]
    SLICE_X29Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.688 r  io0/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    22.688    io0/seg[0]_i_1_n_1
    SLICE_X29Y56         FDRE                                         r  io0/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514    20.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.869 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.437    22.306    io0/clk
    SLICE_X29Y56         FDRE                                         r  io0/seg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.479    22.785    
                         clock uncertainty           -0.035    22.749    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.035    22.784    io0/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.784    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.197ns  (logic 1.695ns (32.617%)  route 3.502ns (67.383%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.316ns = ( 22.316 - 15.000 ) 
    Source Clock Delay      (SCD):    7.915ns = ( 12.915 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.915    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.459    13.374 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          1.480    14.854    r0/num_reg[4][0]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124    14.978 r  r0/num0_carry_i_8/O
                         net (fo=1, routed)           0.000    14.978    io0/S[0]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.510 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.001    15.510    io0/num0_carry_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.624    io0/num0_carry__0_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.738    io0/num0_carry__1_n_1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.852    io0/num0_carry__2_n_1
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.320    17.286    io0/num0_carry__3_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    17.410 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.701    18.111    io0/num
    SLICE_X33Y48         FDRE                                         r  io0/num_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514    20.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.869 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.446    22.316    io0/clk
    SLICE_X33Y48         FDRE                                         r  io0/num_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.574    22.890    
                         clock uncertainty           -0.035    22.854    
    SLICE_X33Y48         FDRE (Setup_fdre_C_CE)      -0.202    22.652    io0/num_reg[4]
  -------------------------------------------------------------------
                         required time                         22.652    
                         arrival time                         -18.111    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.103ns  (logic 1.695ns (33.215%)  route 3.408ns (66.785%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.316ns = ( 22.316 - 15.000 ) 
    Source Clock Delay      (SCD):    7.915ns = ( 12.915 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.915    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.459    13.374 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          1.480    14.854    r0/num_reg[4][0]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124    14.978 r  r0/num0_carry_i_8/O
                         net (fo=1, routed)           0.000    14.978    io0/S[0]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.510 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.001    15.510    io0/num0_carry_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.624    io0/num0_carry__0_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.738    io0/num0_carry__1_n_1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.852    io0/num0_carry__2_n_1
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.320    17.286    io0/num0_carry__3_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    17.410 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.607    18.018    io0/num
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514    20.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.869 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.446    22.316    io0/clk
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.577    22.893    
                         clock uncertainty           -0.035    22.857    
    SLICE_X33Y47         FDRE (Setup_fdre_C_CE)      -0.202    22.655    io0/num_reg[1]
  -------------------------------------------------------------------
                         required time                         22.655    
                         arrival time                         -18.018    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.103ns  (logic 1.695ns (33.215%)  route 3.408ns (66.785%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.316ns = ( 22.316 - 15.000 ) 
    Source Clock Delay      (SCD):    7.915ns = ( 12.915 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.915    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.459    13.374 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          1.480    14.854    r0/num_reg[4][0]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124    14.978 r  r0/num0_carry_i_8/O
                         net (fo=1, routed)           0.000    14.978    io0/S[0]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.510 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.001    15.510    io0/num0_carry_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.624    io0/num0_carry__0_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.738    io0/num0_carry__1_n_1
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.852    io0/num0_carry__2_n_1
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.320    17.286    io0/num0_carry__3_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    17.410 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.607    18.018    io0/num
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514    20.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.869 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.446    22.316    io0/clk
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.577    22.893    
                         clock uncertainty           -0.035    22.857    
    SLICE_X33Y47         FDRE (Setup_fdre_C_CE)      -0.202    22.655    io0/num_reg[2]
  -------------------------------------------------------------------
                         required time                         22.655    
                         arrival time                         -18.018    
  -------------------------------------------------------------------
                         slack                                  4.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 io0/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/btn_flag_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.212ns (74.091%)  route 0.074ns (25.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 8.299 - 5.000 ) 
    Source Clock Delay      (SCD):    2.442ns = ( 7.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     6.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.878 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.564     7.442    io0/clk
    SLICE_X30Y47         FDRE                                         r  io0/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.167     7.609 r  io0/count_reg[10]/Q
                         net (fo=5, routed)           0.074     7.683    io0/count_reg[10]
    SLICE_X31Y47         LUT6 (Prop_lut6_I5_O)        0.045     7.728 r  io0/btn_flag[3]_i_1/O
                         net (fo=1, routed)           0.000     7.728    io0/btn_flag[3]_i_1_n_1
    SLICE_X31Y47         FDRE                                         r  io0/btn_flag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.250     7.369    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.466 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.833     8.299    io0/clk
    SLICE_X31Y47         FDRE                                         r  io0/btn_flag_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.844     7.455    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.098     7.553    io0/btn_flag_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.553    
                         arrival time                           7.728    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.290ns  (logic 0.191ns (65.777%)  route 0.099ns (34.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 8.299 - 5.000 ) 
    Source Clock Delay      (SCD):    2.442ns = ( 7.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     6.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.878 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.564     7.442    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.146     7.588 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.099     7.687    io0/Q[0]
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.045     7.732 r  io0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     7.732    io0/num[3]_i_1_n_1
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.250     7.369    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.466 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.833     8.299    io0/clk
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.844     7.455    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.099     7.554    io0/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.554    
                         arrival time                           7.732    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.582ns  (logic 0.191ns (32.835%)  route 0.391ns (67.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 8.297 - 5.000 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 7.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     6.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.878 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.561     7.439    io0/clk
    SLICE_X36Y54         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.146     7.585 r  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.391     7.975    io0/sel0[41]
    SLICE_X29Y56         LUT6 (Prop_lut6_I4_O)        0.045     8.020 r  io0/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.020    io0/seg[0]_i_1_n_1
    SLICE_X29Y56         FDRE                                         r  io0/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.250     7.369    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.466 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.831     8.297    io0/clk
    SLICE_X29Y56         FDRE                                         r  io0/seg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.593     7.703    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)         0.099     7.802    io0/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.802    
                         arrival time                           8.020    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 io0/num_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.846%)  route 0.151ns (44.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 8.299 - 5.000 ) 
    Source Clock Delay      (SCD):    2.442ns = ( 7.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     6.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.878 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.564     7.442    io0/clk
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.146     7.588 r  io0/num_reg[1]/Q
                         net (fo=19, routed)          0.151     7.739    io0/Q[1]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.045     7.784 r  io0/num[4]_i_2/O
                         net (fo=1, routed)           0.000     7.784    io0/num[4]_i_2_n_1
    SLICE_X33Y48         FDRE                                         r  io0/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.250     7.369    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.466 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.833     8.299    io0/clk
    SLICE_X33Y48         FDRE                                         r  io0/num_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.841     7.458    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.099     7.557    io0/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.557    
                         arrival time                           7.784    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.373ns  (logic 0.191ns (51.155%)  route 0.182ns (48.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 8.299 - 5.000 ) 
    Source Clock Delay      (SCD):    2.442ns = ( 7.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     6.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.878 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.564     7.442    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.146     7.588 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.182     7.770    io0/Q[0]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.045     7.815 r  io0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     7.815    io0/num[2]_i_1_n_1
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.250     7.369    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.466 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.833     8.299    io0/clk
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.844     7.455    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.114     7.569    io0/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.569    
                         arrival time                           7.815    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 pc0/pc_out_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc0/pc_out_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.231ns (66.579%)  route 0.116ns (33.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 8.292 - 5.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 7.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     6.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.878 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.557     7.435    pc0/clk
    SLICE_X29Y63         FDRE                                         r  pc0/pc_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.133     7.568 r  pc0/pc_out_reg[2]/Q
                         net (fo=3, routed)           0.116     7.684    pc0/pc_out_reg__0[2]
    SLICE_X29Y63         LUT6 (Prop_lut6_I1_O)        0.098     7.782 r  pc0/pc_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.782    pc0/pc_out[3]_i_1_n_1
    SLICE_X29Y63         FDRE                                         r  pc0/pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.250     7.369    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.466 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.826     8.292    pc0/clk
    SLICE_X29Y63         FDRE                                         r  pc0/pc_out_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.857     7.435    
    SLICE_X29Y63         FDRE (Hold_fdre_C_D)         0.099     7.534    pc0/pc_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.534    
                         arrival time                           7.782    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.373ns  (logic 0.191ns (51.155%)  route 0.182ns (48.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 8.299 - 5.000 ) 
    Source Clock Delay      (SCD):    2.442ns = ( 7.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     6.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.878 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.564     7.442    io0/clk
    SLICE_X32Y47         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.146     7.588 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.182     7.770    io0/Q[0]
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.045     7.815 r  io0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     7.815    io0/num[1]_i_1_n_1
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.250     7.369    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.466 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.833     8.299    io0/clk
    SLICE_X33Y47         FDRE                                         r  io0/num_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.844     7.455    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.099     7.554    io0/num_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.554    
                         arrival time                           7.815    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.656ns  (logic 0.191ns (29.120%)  route 0.465ns (70.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 8.296 - 5.000 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 7.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     6.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.878 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.561     7.439    io0/clk
    SLICE_X36Y54         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.146     7.585 f  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.465     8.050    io0/sel0[41]
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.045     8.095 r  io0/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.095    io0/seg[1]_i_1_n_1
    SLICE_X30Y55         FDRE                                         r  io0/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.250     7.369    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.466 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.829     8.296    io0/clk
    SLICE_X30Y55         FDRE                                         r  io0/seg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.593     7.702    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.125     7.827    io0/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.827    
                         arrival time                           8.095    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pc0/pc_out_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc0/pc_out_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.380ns  (logic 0.188ns (49.533%)  route 0.192ns (50.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 8.292 - 5.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 7.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     6.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.878 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.557     7.435    pc0/clk
    SLICE_X29Y63         FDRE                                         r  pc0/pc_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.146     7.581 f  pc0/pc_out_reg[0]/Q
                         net (fo=7, routed)           0.192     7.772    imem0/pc_out_reg[1][0]
    SLICE_X29Y63         LUT4 (Prop_lut4_I3_O)        0.042     7.814 r  imem0/pc_out[0]_i_1/O
                         net (fo=1, routed)           0.000     7.814    pc0/D[0]
    SLICE_X29Y63         FDRE                                         r  pc0/pc_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.250     7.369    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.466 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.826     8.292    pc0/clk
    SLICE_X29Y63         FDRE                                         r  pc0/pc_out_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.857     7.435    
    SLICE_X29Y63         FDRE (Hold_fdre_C_D)         0.112     7.547    pc0/pc_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.547    
                         arrival time                           7.814    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 pc0/pc_out_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc0/pc_out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.407%)  route 0.194ns (50.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 8.292 - 5.000 ) 
    Source Clock Delay      (SCD):    2.435ns = ( 7.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     6.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.878 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.557     7.435    pc0/clk
    SLICE_X29Y63         FDRE                                         r  pc0/pc_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.146     7.581 r  pc0/pc_out_reg[0]/Q
                         net (fo=7, routed)           0.194     7.774    pc0/Q[0]
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.043     7.817 r  pc0/pc_out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.817    pc0/pc_out[2]_i_1_n_1
    SLICE_X29Y63         FDRE                                         r  pc0/pc_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.250     7.369    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.466 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.826     8.292    pc0/clk
    SLICE_X29Y63         FDRE                                         r  pc0/pc_out_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.857     7.435    
    SLICE_X29Y63         FDRE (Hold_fdre_C_D)         0.114     7.549    pc0/pc_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.549    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div0/cnt_reg[1]_0[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div0/cnt_reg[1]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  div0/cnt_reg[1]_0[0]_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   io0/btn_flag_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   io0/btn_flag_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   io0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y47   io0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y47   io0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   io0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   io0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   io0/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   io0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   io0/btn_flag_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   io0/btn_flag_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   io0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   io0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   io0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   io0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   io0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   io0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   io0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   r0/regis_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   r0/regis_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   r0/regis_reg[0][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y58   r0/regis_reg[0][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   r0/regis_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   r0/regis_reg[0][23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y55   r0/regis_reg[0][27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y55   r0/regis_reg[0][28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y56   r0/regis_reg[0][29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y57   r0/regis_reg[0][30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y55   r0/regis_reg[0][31]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mclk rise@10.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        2.988ns  (logic 0.421ns (14.090%)  route 2.567ns (85.910%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.505ns = ( 10.505 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.572    11.077    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.348 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         1.995    13.343    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X33Y46         LUT3 (Prop_lut3_I0_O)        0.150    13.493 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    13.493    div0/cnt[1]_i_1_n_1
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.075    15.006    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                  1.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - div0/cnt_reg[1]_0[0] rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.126ns (11.997%)  route 0.924ns (88.003%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.224     1.798    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.878 r  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=156, routed)         0.700     2.578    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X33Y46         LUT3 (Prop_lut3_I0_O)        0.046     2.624 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.624    div0/cnt[1]_i_1_n_1
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    div0/mclk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.107     1.822    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.802    





