
IMUReadingI2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002364  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002474  08002474  00003474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024b4  080024b4  00004054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080024b4  080024b4  00004054  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080024b4  080024b4  00004054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024b4  080024b4  000034b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080024b8  080024b8  000034b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080024bc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  20000054  08002510  00004054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  08002510  00004208  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001686  00000000  00000000  0000407d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000006b2  00000000  00000000  00005703  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000248  00000000  00000000  00005db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001b5  00000000  00000000  00006000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000152c3  00000000  00000000  000061b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002895  00000000  00000000  0001b478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007eef1  00000000  00000000  0001dd0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009cbfe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000dbc  00000000  00000000  0009cc44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0009da00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000054 	.word	0x20000054
 800012c:	00000000 	.word	0x00000000
 8000130:	0800245c 	.word	0x0800245c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000058 	.word	0x20000058
 800014c:	0800245c 	.word	0x0800245c

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	@ 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__gedf2>:
 800071c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000720:	e006      	b.n	8000730 <__cmpdf2+0x4>
 8000722:	bf00      	nop

08000724 <__ledf2>:
 8000724:	f04f 0c01 	mov.w	ip, #1
 8000728:	e002      	b.n	8000730 <__cmpdf2+0x4>
 800072a:	bf00      	nop

0800072c <__cmpdf2>:
 800072c:	f04f 0c01 	mov.w	ip, #1
 8000730:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000734:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000738:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800073c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000746:	d01b      	beq.n	8000780 <__cmpdf2+0x54>
 8000748:	b001      	add	sp, #4
 800074a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800074e:	bf0c      	ite	eq
 8000750:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000754:	ea91 0f03 	teqne	r1, r3
 8000758:	bf02      	ittt	eq
 800075a:	ea90 0f02 	teqeq	r0, r2
 800075e:	2000      	moveq	r0, #0
 8000760:	4770      	bxeq	lr
 8000762:	f110 0f00 	cmn.w	r0, #0
 8000766:	ea91 0f03 	teq	r1, r3
 800076a:	bf58      	it	pl
 800076c:	4299      	cmppl	r1, r3
 800076e:	bf08      	it	eq
 8000770:	4290      	cmpeq	r0, r2
 8000772:	bf2c      	ite	cs
 8000774:	17d8      	asrcs	r0, r3, #31
 8000776:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800077a:	f040 0001 	orr.w	r0, r0, #1
 800077e:	4770      	bx	lr
 8000780:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000784:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000788:	d102      	bne.n	8000790 <__cmpdf2+0x64>
 800078a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800078e:	d107      	bne.n	80007a0 <__cmpdf2+0x74>
 8000790:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000794:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000798:	d1d6      	bne.n	8000748 <__cmpdf2+0x1c>
 800079a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800079e:	d0d3      	beq.n	8000748 <__cmpdf2+0x1c>
 80007a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop

080007a8 <__aeabi_cdrcmple>:
 80007a8:	4684      	mov	ip, r0
 80007aa:	4610      	mov	r0, r2
 80007ac:	4662      	mov	r2, ip
 80007ae:	468c      	mov	ip, r1
 80007b0:	4619      	mov	r1, r3
 80007b2:	4663      	mov	r3, ip
 80007b4:	e000      	b.n	80007b8 <__aeabi_cdcmpeq>
 80007b6:	bf00      	nop

080007b8 <__aeabi_cdcmpeq>:
 80007b8:	b501      	push	{r0, lr}
 80007ba:	f7ff ffb7 	bl	800072c <__cmpdf2>
 80007be:	2800      	cmp	r0, #0
 80007c0:	bf48      	it	mi
 80007c2:	f110 0f00 	cmnmi.w	r0, #0
 80007c6:	bd01      	pop	{r0, pc}

080007c8 <__aeabi_dcmpeq>:
 80007c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007cc:	f7ff fff4 	bl	80007b8 <__aeabi_cdcmpeq>
 80007d0:	bf0c      	ite	eq
 80007d2:	2001      	moveq	r0, #1
 80007d4:	2000      	movne	r0, #0
 80007d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007da:	bf00      	nop

080007dc <__aeabi_dcmplt>:
 80007dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007e0:	f7ff ffea 	bl	80007b8 <__aeabi_cdcmpeq>
 80007e4:	bf34      	ite	cc
 80007e6:	2001      	movcc	r0, #1
 80007e8:	2000      	movcs	r0, #0
 80007ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ee:	bf00      	nop

080007f0 <__aeabi_dcmple>:
 80007f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007f4:	f7ff ffe0 	bl	80007b8 <__aeabi_cdcmpeq>
 80007f8:	bf94      	ite	ls
 80007fa:	2001      	movls	r0, #1
 80007fc:	2000      	movhi	r0, #0
 80007fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000802:	bf00      	nop

08000804 <__aeabi_dcmpge>:
 8000804:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000808:	f7ff ffce 	bl	80007a8 <__aeabi_cdrcmple>
 800080c:	bf94      	ite	ls
 800080e:	2001      	movls	r0, #1
 8000810:	2000      	movhi	r0, #0
 8000812:	f85d fb08 	ldr.w	pc, [sp], #8
 8000816:	bf00      	nop

08000818 <__aeabi_dcmpgt>:
 8000818:	f84d ed08 	str.w	lr, [sp, #-8]!
 800081c:	f7ff ffc4 	bl	80007a8 <__aeabi_cdrcmple>
 8000820:	bf34      	ite	cc
 8000822:	2001      	movcc	r0, #1
 8000824:	2000      	movcs	r0, #0
 8000826:	f85d fb08 	ldr.w	pc, [sp], #8
 800082a:	bf00      	nop

0800082c <__aeabi_d2uiz>:
 800082c:	004a      	lsls	r2, r1, #1
 800082e:	d211      	bcs.n	8000854 <__aeabi_d2uiz+0x28>
 8000830:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000834:	d211      	bcs.n	800085a <__aeabi_d2uiz+0x2e>
 8000836:	d50d      	bpl.n	8000854 <__aeabi_d2uiz+0x28>
 8000838:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800083c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000840:	d40e      	bmi.n	8000860 <__aeabi_d2uiz+0x34>
 8000842:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000846:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800084a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800084e:	fa23 f002 	lsr.w	r0, r3, r2
 8000852:	4770      	bx	lr
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	4770      	bx	lr
 800085a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800085e:	d102      	bne.n	8000866 <__aeabi_d2uiz+0x3a>
 8000860:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000864:	4770      	bx	lr
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	4770      	bx	lr

0800086c <__aeabi_d2f>:
 800086c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000870:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000874:	bf24      	itt	cs
 8000876:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800087a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800087e:	d90d      	bls.n	800089c <__aeabi_d2f+0x30>
 8000880:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000884:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000888:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800088c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000890:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000894:	bf08      	it	eq
 8000896:	f020 0001 	biceq.w	r0, r0, #1
 800089a:	4770      	bx	lr
 800089c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008a0:	d121      	bne.n	80008e6 <__aeabi_d2f+0x7a>
 80008a2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008a6:	bfbc      	itt	lt
 80008a8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008ac:	4770      	bxlt	lr
 80008ae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008b2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008b6:	f1c2 0218 	rsb	r2, r2, #24
 80008ba:	f1c2 0c20 	rsb	ip, r2, #32
 80008be:	fa10 f30c 	lsls.w	r3, r0, ip
 80008c2:	fa20 f002 	lsr.w	r0, r0, r2
 80008c6:	bf18      	it	ne
 80008c8:	f040 0001 	orrne.w	r0, r0, #1
 80008cc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008d0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008d4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008d8:	ea40 000c 	orr.w	r0, r0, ip
 80008dc:	fa23 f302 	lsr.w	r3, r3, r2
 80008e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008e4:	e7cc      	b.n	8000880 <__aeabi_d2f+0x14>
 80008e6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ea:	d107      	bne.n	80008fc <__aeabi_d2f+0x90>
 80008ec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008f0:	bf1e      	ittt	ne
 80008f2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80008f6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80008fa:	4770      	bxne	lr
 80008fc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000900:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000904:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop

0800090c <__aeabi_frsub>:
 800090c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000910:	e002      	b.n	8000918 <__addsf3>
 8000912:	bf00      	nop

08000914 <__aeabi_fsub>:
 8000914:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000918 <__addsf3>:
 8000918:	0042      	lsls	r2, r0, #1
 800091a:	bf1f      	itttt	ne
 800091c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000920:	ea92 0f03 	teqne	r2, r3
 8000924:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000928:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800092c:	d06a      	beq.n	8000a04 <__addsf3+0xec>
 800092e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000932:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000936:	bfc1      	itttt	gt
 8000938:	18d2      	addgt	r2, r2, r3
 800093a:	4041      	eorgt	r1, r0
 800093c:	4048      	eorgt	r0, r1
 800093e:	4041      	eorgt	r1, r0
 8000940:	bfb8      	it	lt
 8000942:	425b      	neglt	r3, r3
 8000944:	2b19      	cmp	r3, #25
 8000946:	bf88      	it	hi
 8000948:	4770      	bxhi	lr
 800094a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800094e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000952:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000956:	bf18      	it	ne
 8000958:	4240      	negne	r0, r0
 800095a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800095e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000962:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000966:	bf18      	it	ne
 8000968:	4249      	negne	r1, r1
 800096a:	ea92 0f03 	teq	r2, r3
 800096e:	d03f      	beq.n	80009f0 <__addsf3+0xd8>
 8000970:	f1a2 0201 	sub.w	r2, r2, #1
 8000974:	fa41 fc03 	asr.w	ip, r1, r3
 8000978:	eb10 000c 	adds.w	r0, r0, ip
 800097c:	f1c3 0320 	rsb	r3, r3, #32
 8000980:	fa01 f103 	lsl.w	r1, r1, r3
 8000984:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000988:	d502      	bpl.n	8000990 <__addsf3+0x78>
 800098a:	4249      	negs	r1, r1
 800098c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000990:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000994:	d313      	bcc.n	80009be <__addsf3+0xa6>
 8000996:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800099a:	d306      	bcc.n	80009aa <__addsf3+0x92>
 800099c:	0840      	lsrs	r0, r0, #1
 800099e:	ea4f 0131 	mov.w	r1, r1, rrx
 80009a2:	f102 0201 	add.w	r2, r2, #1
 80009a6:	2afe      	cmp	r2, #254	@ 0xfe
 80009a8:	d251      	bcs.n	8000a4e <__addsf3+0x136>
 80009aa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80009ae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009b2:	bf08      	it	eq
 80009b4:	f020 0001 	biceq.w	r0, r0, #1
 80009b8:	ea40 0003 	orr.w	r0, r0, r3
 80009bc:	4770      	bx	lr
 80009be:	0049      	lsls	r1, r1, #1
 80009c0:	eb40 0000 	adc.w	r0, r0, r0
 80009c4:	3a01      	subs	r2, #1
 80009c6:	bf28      	it	cs
 80009c8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80009cc:	d2ed      	bcs.n	80009aa <__addsf3+0x92>
 80009ce:	fab0 fc80 	clz	ip, r0
 80009d2:	f1ac 0c08 	sub.w	ip, ip, #8
 80009d6:	ebb2 020c 	subs.w	r2, r2, ip
 80009da:	fa00 f00c 	lsl.w	r0, r0, ip
 80009de:	bfaa      	itet	ge
 80009e0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80009e4:	4252      	neglt	r2, r2
 80009e6:	4318      	orrge	r0, r3
 80009e8:	bfbc      	itt	lt
 80009ea:	40d0      	lsrlt	r0, r2
 80009ec:	4318      	orrlt	r0, r3
 80009ee:	4770      	bx	lr
 80009f0:	f092 0f00 	teq	r2, #0
 80009f4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80009f8:	bf06      	itte	eq
 80009fa:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80009fe:	3201      	addeq	r2, #1
 8000a00:	3b01      	subne	r3, #1
 8000a02:	e7b5      	b.n	8000970 <__addsf3+0x58>
 8000a04:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a0c:	bf18      	it	ne
 8000a0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a12:	d021      	beq.n	8000a58 <__addsf3+0x140>
 8000a14:	ea92 0f03 	teq	r2, r3
 8000a18:	d004      	beq.n	8000a24 <__addsf3+0x10c>
 8000a1a:	f092 0f00 	teq	r2, #0
 8000a1e:	bf08      	it	eq
 8000a20:	4608      	moveq	r0, r1
 8000a22:	4770      	bx	lr
 8000a24:	ea90 0f01 	teq	r0, r1
 8000a28:	bf1c      	itt	ne
 8000a2a:	2000      	movne	r0, #0
 8000a2c:	4770      	bxne	lr
 8000a2e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000a32:	d104      	bne.n	8000a3e <__addsf3+0x126>
 8000a34:	0040      	lsls	r0, r0, #1
 8000a36:	bf28      	it	cs
 8000a38:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000a3c:	4770      	bx	lr
 8000a3e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000a42:	bf3c      	itt	cc
 8000a44:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000a48:	4770      	bxcc	lr
 8000a4a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a4e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000a52:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a56:	4770      	bx	lr
 8000a58:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a5c:	bf16      	itet	ne
 8000a5e:	4608      	movne	r0, r1
 8000a60:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a64:	4601      	movne	r1, r0
 8000a66:	0242      	lsls	r2, r0, #9
 8000a68:	bf06      	itte	eq
 8000a6a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a6e:	ea90 0f01 	teqeq	r0, r1
 8000a72:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000a76:	4770      	bx	lr

08000a78 <__aeabi_ui2f>:
 8000a78:	f04f 0300 	mov.w	r3, #0
 8000a7c:	e004      	b.n	8000a88 <__aeabi_i2f+0x8>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_i2f>:
 8000a80:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000a84:	bf48      	it	mi
 8000a86:	4240      	negmi	r0, r0
 8000a88:	ea5f 0c00 	movs.w	ip, r0
 8000a8c:	bf08      	it	eq
 8000a8e:	4770      	bxeq	lr
 8000a90:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000a94:	4601      	mov	r1, r0
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	e01c      	b.n	8000ad6 <__aeabi_l2f+0x2a>

08000a9c <__aeabi_ul2f>:
 8000a9c:	ea50 0201 	orrs.w	r2, r0, r1
 8000aa0:	bf08      	it	eq
 8000aa2:	4770      	bxeq	lr
 8000aa4:	f04f 0300 	mov.w	r3, #0
 8000aa8:	e00a      	b.n	8000ac0 <__aeabi_l2f+0x14>
 8000aaa:	bf00      	nop

08000aac <__aeabi_l2f>:
 8000aac:	ea50 0201 	orrs.w	r2, r0, r1
 8000ab0:	bf08      	it	eq
 8000ab2:	4770      	bxeq	lr
 8000ab4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ab8:	d502      	bpl.n	8000ac0 <__aeabi_l2f+0x14>
 8000aba:	4240      	negs	r0, r0
 8000abc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ac0:	ea5f 0c01 	movs.w	ip, r1
 8000ac4:	bf02      	ittt	eq
 8000ac6:	4684      	moveq	ip, r0
 8000ac8:	4601      	moveq	r1, r0
 8000aca:	2000      	moveq	r0, #0
 8000acc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ad0:	bf08      	it	eq
 8000ad2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ad6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000ada:	fabc f28c 	clz	r2, ip
 8000ade:	3a08      	subs	r2, #8
 8000ae0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ae4:	db10      	blt.n	8000b08 <__aeabi_l2f+0x5c>
 8000ae6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000aea:	4463      	add	r3, ip
 8000aec:	fa00 fc02 	lsl.w	ip, r0, r2
 8000af0:	f1c2 0220 	rsb	r2, r2, #32
 8000af4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000af8:	fa20 f202 	lsr.w	r2, r0, r2
 8000afc:	eb43 0002 	adc.w	r0, r3, r2
 8000b00:	bf08      	it	eq
 8000b02:	f020 0001 	biceq.w	r0, r0, #1
 8000b06:	4770      	bx	lr
 8000b08:	f102 0220 	add.w	r2, r2, #32
 8000b0c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b10:	f1c2 0220 	rsb	r2, r2, #32
 8000b14:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b18:	fa21 f202 	lsr.w	r2, r1, r2
 8000b1c:	eb43 0002 	adc.w	r0, r3, r2
 8000b20:	bf08      	it	eq
 8000b22:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_fmul>:
 8000b28:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b30:	bf1e      	ittt	ne
 8000b32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b36:	ea92 0f0c 	teqne	r2, ip
 8000b3a:	ea93 0f0c 	teqne	r3, ip
 8000b3e:	d06f      	beq.n	8000c20 <__aeabi_fmul+0xf8>
 8000b40:	441a      	add	r2, r3
 8000b42:	ea80 0c01 	eor.w	ip, r0, r1
 8000b46:	0240      	lsls	r0, r0, #9
 8000b48:	bf18      	it	ne
 8000b4a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b4e:	d01e      	beq.n	8000b8e <__aeabi_fmul+0x66>
 8000b50:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000b54:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b58:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b5c:	fba0 3101 	umull	r3, r1, r0, r1
 8000b60:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b64:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000b68:	bf3e      	ittt	cc
 8000b6a:	0049      	lslcc	r1, r1, #1
 8000b6c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b70:	005b      	lslcc	r3, r3, #1
 8000b72:	ea40 0001 	orr.w	r0, r0, r1
 8000b76:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000b7a:	2afd      	cmp	r2, #253	@ 0xfd
 8000b7c:	d81d      	bhi.n	8000bba <__aeabi_fmul+0x92>
 8000b7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000b82:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b86:	bf08      	it	eq
 8000b88:	f020 0001 	biceq.w	r0, r0, #1
 8000b8c:	4770      	bx	lr
 8000b8e:	f090 0f00 	teq	r0, #0
 8000b92:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000b96:	bf08      	it	eq
 8000b98:	0249      	lsleq	r1, r1, #9
 8000b9a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b9e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ba2:	3a7f      	subs	r2, #127	@ 0x7f
 8000ba4:	bfc2      	ittt	gt
 8000ba6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000baa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bae:	4770      	bxgt	lr
 8000bb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb4:	f04f 0300 	mov.w	r3, #0
 8000bb8:	3a01      	subs	r2, #1
 8000bba:	dc5d      	bgt.n	8000c78 <__aeabi_fmul+0x150>
 8000bbc:	f112 0f19 	cmn.w	r2, #25
 8000bc0:	bfdc      	itt	le
 8000bc2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bxle	lr
 8000bc8:	f1c2 0200 	rsb	r2, r2, #0
 8000bcc:	0041      	lsls	r1, r0, #1
 8000bce:	fa21 f102 	lsr.w	r1, r1, r2
 8000bd2:	f1c2 0220 	rsb	r2, r2, #32
 8000bd6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bda:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bde:	f140 0000 	adc.w	r0, r0, #0
 8000be2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000be6:	bf08      	it	eq
 8000be8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bec:	4770      	bx	lr
 8000bee:	f092 0f00 	teq	r2, #0
 8000bf2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000bf6:	bf02      	ittt	eq
 8000bf8:	0040      	lsleq	r0, r0, #1
 8000bfa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000bfe:	3a01      	subeq	r2, #1
 8000c00:	d0f9      	beq.n	8000bf6 <__aeabi_fmul+0xce>
 8000c02:	ea40 000c 	orr.w	r0, r0, ip
 8000c06:	f093 0f00 	teq	r3, #0
 8000c0a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c0e:	bf02      	ittt	eq
 8000c10:	0049      	lsleq	r1, r1, #1
 8000c12:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c16:	3b01      	subeq	r3, #1
 8000c18:	d0f9      	beq.n	8000c0e <__aeabi_fmul+0xe6>
 8000c1a:	ea41 010c 	orr.w	r1, r1, ip
 8000c1e:	e78f      	b.n	8000b40 <__aeabi_fmul+0x18>
 8000c20:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c24:	ea92 0f0c 	teq	r2, ip
 8000c28:	bf18      	it	ne
 8000c2a:	ea93 0f0c 	teqne	r3, ip
 8000c2e:	d00a      	beq.n	8000c46 <__aeabi_fmul+0x11e>
 8000c30:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c34:	bf18      	it	ne
 8000c36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c3a:	d1d8      	bne.n	8000bee <__aeabi_fmul+0xc6>
 8000c3c:	ea80 0001 	eor.w	r0, r0, r1
 8000c40:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	4770      	bx	lr
 8000c46:	f090 0f00 	teq	r0, #0
 8000c4a:	bf17      	itett	ne
 8000c4c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000c50:	4608      	moveq	r0, r1
 8000c52:	f091 0f00 	teqne	r1, #0
 8000c56:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000c5a:	d014      	beq.n	8000c86 <__aeabi_fmul+0x15e>
 8000c5c:	ea92 0f0c 	teq	r2, ip
 8000c60:	d101      	bne.n	8000c66 <__aeabi_fmul+0x13e>
 8000c62:	0242      	lsls	r2, r0, #9
 8000c64:	d10f      	bne.n	8000c86 <__aeabi_fmul+0x15e>
 8000c66:	ea93 0f0c 	teq	r3, ip
 8000c6a:	d103      	bne.n	8000c74 <__aeabi_fmul+0x14c>
 8000c6c:	024b      	lsls	r3, r1, #9
 8000c6e:	bf18      	it	ne
 8000c70:	4608      	movne	r0, r1
 8000c72:	d108      	bne.n	8000c86 <__aeabi_fmul+0x15e>
 8000c74:	ea80 0001 	eor.w	r0, r0, r1
 8000c78:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c8a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000c8e:	4770      	bx	lr

08000c90 <__aeabi_fdiv>:
 8000c90:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c94:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c98:	bf1e      	ittt	ne
 8000c9a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c9e:	ea92 0f0c 	teqne	r2, ip
 8000ca2:	ea93 0f0c 	teqne	r3, ip
 8000ca6:	d069      	beq.n	8000d7c <__aeabi_fdiv+0xec>
 8000ca8:	eba2 0203 	sub.w	r2, r2, r3
 8000cac:	ea80 0c01 	eor.w	ip, r0, r1
 8000cb0:	0249      	lsls	r1, r1, #9
 8000cb2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cb6:	d037      	beq.n	8000d28 <__aeabi_fdiv+0x98>
 8000cb8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000cbc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cc0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000cc4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cc8:	428b      	cmp	r3, r1
 8000cca:	bf38      	it	cc
 8000ccc:	005b      	lslcc	r3, r3, #1
 8000cce:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000cd2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	bf24      	itt	cs
 8000cda:	1a5b      	subcs	r3, r3, r1
 8000cdc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ce0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ce4:	bf24      	itt	cs
 8000ce6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000cea:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000cee:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000cf2:	bf24      	itt	cs
 8000cf4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000cf8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000cfc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d00:	bf24      	itt	cs
 8000d02:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d06:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d0a:	011b      	lsls	r3, r3, #4
 8000d0c:	bf18      	it	ne
 8000d0e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d12:	d1e0      	bne.n	8000cd6 <__aeabi_fdiv+0x46>
 8000d14:	2afd      	cmp	r2, #253	@ 0xfd
 8000d16:	f63f af50 	bhi.w	8000bba <__aeabi_fmul+0x92>
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d20:	bf08      	it	eq
 8000d22:	f020 0001 	biceq.w	r0, r0, #1
 8000d26:	4770      	bx	lr
 8000d28:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d2c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d30:	327f      	adds	r2, #127	@ 0x7f
 8000d32:	bfc2      	ittt	gt
 8000d34:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d38:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3c:	4770      	bxgt	lr
 8000d3e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d42:	f04f 0300 	mov.w	r3, #0
 8000d46:	3a01      	subs	r2, #1
 8000d48:	e737      	b.n	8000bba <__aeabi_fmul+0x92>
 8000d4a:	f092 0f00 	teq	r2, #0
 8000d4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d52:	bf02      	ittt	eq
 8000d54:	0040      	lsleq	r0, r0, #1
 8000d56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d5a:	3a01      	subeq	r2, #1
 8000d5c:	d0f9      	beq.n	8000d52 <__aeabi_fdiv+0xc2>
 8000d5e:	ea40 000c 	orr.w	r0, r0, ip
 8000d62:	f093 0f00 	teq	r3, #0
 8000d66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d6a:	bf02      	ittt	eq
 8000d6c:	0049      	lsleq	r1, r1, #1
 8000d6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d72:	3b01      	subeq	r3, #1
 8000d74:	d0f9      	beq.n	8000d6a <__aeabi_fdiv+0xda>
 8000d76:	ea41 010c 	orr.w	r1, r1, ip
 8000d7a:	e795      	b.n	8000ca8 <__aeabi_fdiv+0x18>
 8000d7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d80:	ea92 0f0c 	teq	r2, ip
 8000d84:	d108      	bne.n	8000d98 <__aeabi_fdiv+0x108>
 8000d86:	0242      	lsls	r2, r0, #9
 8000d88:	f47f af7d 	bne.w	8000c86 <__aeabi_fmul+0x15e>
 8000d8c:	ea93 0f0c 	teq	r3, ip
 8000d90:	f47f af70 	bne.w	8000c74 <__aeabi_fmul+0x14c>
 8000d94:	4608      	mov	r0, r1
 8000d96:	e776      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000d98:	ea93 0f0c 	teq	r3, ip
 8000d9c:	d104      	bne.n	8000da8 <__aeabi_fdiv+0x118>
 8000d9e:	024b      	lsls	r3, r1, #9
 8000da0:	f43f af4c 	beq.w	8000c3c <__aeabi_fmul+0x114>
 8000da4:	4608      	mov	r0, r1
 8000da6:	e76e      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000da8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dac:	bf18      	it	ne
 8000dae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db2:	d1ca      	bne.n	8000d4a <__aeabi_fdiv+0xba>
 8000db4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000db8:	f47f af5c 	bne.w	8000c74 <__aeabi_fmul+0x14c>
 8000dbc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000dc0:	f47f af3c 	bne.w	8000c3c <__aeabi_fmul+0x114>
 8000dc4:	e75f      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000dc6:	bf00      	nop

08000dc8 <__gesf2>:
 8000dc8:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000dcc:	e006      	b.n	8000ddc <__cmpsf2+0x4>
 8000dce:	bf00      	nop

08000dd0 <__lesf2>:
 8000dd0:	f04f 0c01 	mov.w	ip, #1
 8000dd4:	e002      	b.n	8000ddc <__cmpsf2+0x4>
 8000dd6:	bf00      	nop

08000dd8 <__cmpsf2>:
 8000dd8:	f04f 0c01 	mov.w	ip, #1
 8000ddc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000de0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000de4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000de8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dec:	bf18      	it	ne
 8000dee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000df2:	d011      	beq.n	8000e18 <__cmpsf2+0x40>
 8000df4:	b001      	add	sp, #4
 8000df6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000dfa:	bf18      	it	ne
 8000dfc:	ea90 0f01 	teqne	r0, r1
 8000e00:	bf58      	it	pl
 8000e02:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e06:	bf88      	it	hi
 8000e08:	17c8      	asrhi	r0, r1, #31
 8000e0a:	bf38      	it	cc
 8000e0c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e10:	bf18      	it	ne
 8000e12:	f040 0001 	orrne.w	r0, r0, #1
 8000e16:	4770      	bx	lr
 8000e18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e1c:	d102      	bne.n	8000e24 <__cmpsf2+0x4c>
 8000e1e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e22:	d105      	bne.n	8000e30 <__cmpsf2+0x58>
 8000e24:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e28:	d1e4      	bne.n	8000df4 <__cmpsf2+0x1c>
 8000e2a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e2e:	d0e1      	beq.n	8000df4 <__cmpsf2+0x1c>
 8000e30:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop

08000e38 <__aeabi_cfrcmple>:
 8000e38:	4684      	mov	ip, r0
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	4661      	mov	r1, ip
 8000e3e:	e7ff      	b.n	8000e40 <__aeabi_cfcmpeq>

08000e40 <__aeabi_cfcmpeq>:
 8000e40:	b50f      	push	{r0, r1, r2, r3, lr}
 8000e42:	f7ff ffc9 	bl	8000dd8 <__cmpsf2>
 8000e46:	2800      	cmp	r0, #0
 8000e48:	bf48      	it	mi
 8000e4a:	f110 0f00 	cmnmi.w	r0, #0
 8000e4e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000e50 <__aeabi_fcmpeq>:
 8000e50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e54:	f7ff fff4 	bl	8000e40 <__aeabi_cfcmpeq>
 8000e58:	bf0c      	ite	eq
 8000e5a:	2001      	moveq	r0, #1
 8000e5c:	2000      	movne	r0, #0
 8000e5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e62:	bf00      	nop

08000e64 <__aeabi_fcmplt>:
 8000e64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e68:	f7ff ffea 	bl	8000e40 <__aeabi_cfcmpeq>
 8000e6c:	bf34      	ite	cc
 8000e6e:	2001      	movcc	r0, #1
 8000e70:	2000      	movcs	r0, #0
 8000e72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e76:	bf00      	nop

08000e78 <__aeabi_fcmple>:
 8000e78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e7c:	f7ff ffe0 	bl	8000e40 <__aeabi_cfcmpeq>
 8000e80:	bf94      	ite	ls
 8000e82:	2001      	movls	r0, #1
 8000e84:	2000      	movhi	r0, #0
 8000e86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e8a:	bf00      	nop

08000e8c <__aeabi_fcmpge>:
 8000e8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e90:	f7ff ffd2 	bl	8000e38 <__aeabi_cfrcmple>
 8000e94:	bf94      	ite	ls
 8000e96:	2001      	movls	r0, #1
 8000e98:	2000      	movhi	r0, #0
 8000e9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e9e:	bf00      	nop

08000ea0 <__aeabi_fcmpgt>:
 8000ea0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ea4:	f7ff ffc8 	bl	8000e38 <__aeabi_cfrcmple>
 8000ea8:	bf34      	ite	cc
 8000eaa:	2001      	movcc	r0, #1
 8000eac:	2000      	movcs	r0, #0
 8000eae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_fcmpun>:
 8000eb4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000eb8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ebc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ec0:	d102      	bne.n	8000ec8 <__aeabi_fcmpun+0x14>
 8000ec2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fcmpun+0x26>
 8000ec8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ecc:	d102      	bne.n	8000ed4 <__aeabi_fcmpun+0x20>
 8000ece:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ed2:	d102      	bne.n	8000eda <__aeabi_fcmpun+0x26>
 8000ed4:	f04f 0000 	mov.w	r0, #0
 8000ed8:	4770      	bx	lr
 8000eda:	f04f 0001 	mov.w	r0, #1
 8000ede:	4770      	bx	lr

08000ee0 <__aeabi_f2iz>:
 8000ee0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ee4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000ee8:	d30f      	bcc.n	8000f0a <__aeabi_f2iz+0x2a>
 8000eea:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000eee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ef2:	d90d      	bls.n	8000f10 <__aeabi_f2iz+0x30>
 8000ef4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ef8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000efc:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f00:	fa23 f002 	lsr.w	r0, r3, r2
 8000f04:	bf18      	it	ne
 8000f06:	4240      	negne	r0, r0
 8000f08:	4770      	bx	lr
 8000f0a:	f04f 0000 	mov.w	r0, #0
 8000f0e:	4770      	bx	lr
 8000f10:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f14:	d101      	bne.n	8000f1a <__aeabi_f2iz+0x3a>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	d105      	bne.n	8000f26 <__aeabi_f2iz+0x46>
 8000f1a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f1e:	bf08      	it	eq
 8000f20:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f24:	4770      	bx	lr
 8000f26:	f04f 0000 	mov.w	r0, #0
 8000f2a:	4770      	bx	lr

08000f2c <__aeabi_f2uiz>:
 8000f2c:	0042      	lsls	r2, r0, #1
 8000f2e:	d20e      	bcs.n	8000f4e <__aeabi_f2uiz+0x22>
 8000f30:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f34:	d30b      	bcc.n	8000f4e <__aeabi_f2uiz+0x22>
 8000f36:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f3a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f3e:	d409      	bmi.n	8000f54 <__aeabi_f2uiz+0x28>
 8000f40:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f44:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f48:	fa23 f002 	lsr.w	r0, r3, r2
 8000f4c:	4770      	bx	lr
 8000f4e:	f04f 0000 	mov.w	r0, #0
 8000f52:	4770      	bx	lr
 8000f54:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f58:	d101      	bne.n	8000f5e <__aeabi_f2uiz+0x32>
 8000f5a:	0242      	lsls	r2, r0, #9
 8000f5c:	d102      	bne.n	8000f64 <__aeabi_f2uiz+0x38>
 8000f5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f62:	4770      	bx	lr
 8000f64:	f04f 0000 	mov.w	r0, #0
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	0000      	movs	r0, r0
	...

08000f70 <main>:
float gx, gy, gz;      // Gyroscope (°/s)




int main(void){
 8000f70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f72:	b087      	sub	sp, #28
 8000f74:	af04      	add	r7, sp, #16
	enableClk();
 8000f76:	f000 f94b 	bl	8001210 <enableClk>
	configureIO();
 8000f7a:	f000 f92f 	bl	80011dc <configureIO>


	Kp = 5.0f;
 8000f7e:	4b84      	ldr	r3, [pc, #528]	@ (8001190 <main+0x220>)
 8000f80:	4a84      	ldr	r2, [pc, #528]	@ (8001194 <main+0x224>)
 8000f82:	601a      	str	r2, [r3, #0]
	Ki = 0.5f;
 8000f84:	4b84      	ldr	r3, [pc, #528]	@ (8001198 <main+0x228>)
 8000f86:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8000f8a:	601a      	str	r2, [r3, #0]
	Kd = 0.8f;
 8000f8c:	4b83      	ldr	r3, [pc, #524]	@ (800119c <main+0x22c>)
 8000f8e:	4a84      	ldr	r2, [pc, #528]	@ (80011a0 <main+0x230>)
 8000f90:	601a      	str	r2, [r3, #0]

	initADC2();
 8000f92:	f000 f9c5 	bl	8001320 <initADC2>
	initPWM();
 8000f96:	f000 fac5 	bl	8001524 <initPWM>
	initI2C();
 8000f9a:	f000 fb3b 	bl	8001614 <initI2C>
	initIMU();
 8000f9e:	f000 fb6f 	bl	8001680 <initIMU>


while (1) {


	freeMotor();
 8000fa2:	f000 fab1 	bl	8001508 <freeMotor>

	readIMUData(&ax, &ay, &az, &gx, &gy, &gz);
 8000fa6:	4b7f      	ldr	r3, [pc, #508]	@ (80011a4 <main+0x234>)
 8000fa8:	9301      	str	r3, [sp, #4]
 8000faa:	4b7f      	ldr	r3, [pc, #508]	@ (80011a8 <main+0x238>)
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	4b7f      	ldr	r3, [pc, #508]	@ (80011ac <main+0x23c>)
 8000fb0:	4a7f      	ldr	r2, [pc, #508]	@ (80011b0 <main+0x240>)
 8000fb2:	4980      	ldr	r1, [pc, #512]	@ (80011b4 <main+0x244>)
 8000fb4:	4880      	ldr	r0, [pc, #512]	@ (80011b8 <main+0x248>)
 8000fb6:	f000 fbd3 	bl	8001760 <readIMUData>

	if (gx !=0){
 8000fba:	4b7c      	ldr	r3, [pc, #496]	@ (80011ac <main+0x23c>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f04f 0100 	mov.w	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff ff44 	bl	8000e50 <__aeabi_fcmpeq>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d103      	bne.n	8000fd6 <main+0x66>
			turnON(2);
 8000fce:	2002      	movs	r0, #2
 8000fd0:	f000 f94a 	bl	8001268 <turnON>
 8000fd4:	e002      	b.n	8000fdc <main+0x6c>
		}
		else {
			turnOFF(2);
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	f000 f974 	bl	80012c4 <turnOFF>
		}
	if (gy !=0){
 8000fdc:	4b72      	ldr	r3, [pc, #456]	@ (80011a8 <main+0x238>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f04f 0100 	mov.w	r1, #0
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff ff33 	bl	8000e50 <__aeabi_fcmpeq>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d103      	bne.n	8000ff8 <main+0x88>
				turnON(2);
 8000ff0:	2002      	movs	r0, #2
 8000ff2:	f000 f939 	bl	8001268 <turnON>
 8000ff6:	e002      	b.n	8000ffe <main+0x8e>
			}
			else {
				turnOFF(2);
 8000ff8:	2002      	movs	r0, #2
 8000ffa:	f000 f963 	bl	80012c4 <turnOFF>
			}
	if (gz !=0){
 8000ffe:	4b69      	ldr	r3, [pc, #420]	@ (80011a4 <main+0x234>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f04f 0100 	mov.w	r1, #0
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff ff22 	bl	8000e50 <__aeabi_fcmpeq>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d103      	bne.n	800101a <main+0xaa>
					turnON(2);
 8001012:	2002      	movs	r0, #2
 8001014:	f000 f928 	bl	8001268 <turnON>
 8001018:	e002      	b.n	8001020 <main+0xb0>
				}
				else {
					turnOFF(2);
 800101a:	2002      	movs	r0, #2
 800101c:	f000 f952 	bl	80012c4 <turnOFF>
				}

	setAngles(ax, ay, az, gx, gy, gz, &roll, &pitch);
 8001020:	4b65      	ldr	r3, [pc, #404]	@ (80011b8 <main+0x248>)
 8001022:	6818      	ldr	r0, [r3, #0]
 8001024:	4b63      	ldr	r3, [pc, #396]	@ (80011b4 <main+0x244>)
 8001026:	6819      	ldr	r1, [r3, #0]
 8001028:	4b61      	ldr	r3, [pc, #388]	@ (80011b0 <main+0x240>)
 800102a:	681c      	ldr	r4, [r3, #0]
 800102c:	4b5f      	ldr	r3, [pc, #380]	@ (80011ac <main+0x23c>)
 800102e:	681d      	ldr	r5, [r3, #0]
 8001030:	4b5d      	ldr	r3, [pc, #372]	@ (80011a8 <main+0x238>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a5b      	ldr	r2, [pc, #364]	@ (80011a4 <main+0x234>)
 8001036:	6812      	ldr	r2, [r2, #0]
 8001038:	4e60      	ldr	r6, [pc, #384]	@ (80011bc <main+0x24c>)
 800103a:	9603      	str	r6, [sp, #12]
 800103c:	4e60      	ldr	r6, [pc, #384]	@ (80011c0 <main+0x250>)
 800103e:	9602      	str	r6, [sp, #8]
 8001040:	9201      	str	r2, [sp, #4]
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	462b      	mov	r3, r5
 8001046:	4622      	mov	r2, r4
 8001048:	f000 fcac 	bl	80019a4 <setAngles>

	yaw += gz * DT;
 800104c:	4b55      	ldr	r3, [pc, #340]	@ (80011a4 <main+0x234>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	495c      	ldr	r1, [pc, #368]	@ (80011c4 <main+0x254>)
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fd68 	bl	8000b28 <__aeabi_fmul>
 8001058:	4603      	mov	r3, r0
 800105a:	461a      	mov	r2, r3
 800105c:	4b5a      	ldr	r3, [pc, #360]	@ (80011c8 <main+0x258>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4619      	mov	r1, r3
 8001062:	4610      	mov	r0, r2
 8001064:	f7ff fc58 	bl	8000918 <__addsf3>
 8001068:	4603      	mov	r3, r0
 800106a:	461a      	mov	r2, r3
 800106c:	4b56      	ldr	r3, [pc, #344]	@ (80011c8 <main+0x258>)
 800106e:	601a      	str	r2, [r3, #0]
	if (pitch > 180.0f) pitch = 180.0f;
	if (roll < 0.0f) roll = 0.0f;
	if (yaw < 0.0f) yaw = 0.0f;
	if (pitch < 0.0f) pitch = 0.0f; */

	float angle_deg =0;
 8001070:	f04f 0300 	mov.w	r3, #0
 8001074:	607b      	str	r3, [r7, #4]


	if (fabs(roll) > STABILITY_TOLERANCE){
 8001076:	4b52      	ldr	r3, [pc, #328]	@ (80011c0 <main+0x250>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800107e:	4953      	ldr	r1, [pc, #332]	@ (80011cc <main+0x25c>)
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff ff0d 	bl	8000ea0 <__aeabi_fcmpgt>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d002      	beq.n	8001092 <main+0x122>
		    angle_deg = roll;
 800108c:	4b4c      	ldr	r3, [pc, #304]	@ (80011c0 <main+0x250>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	607b      	str	r3, [r7, #4]
	}
	if (fabs(pitch) > STABILITY_TOLERANCE){
 8001092:	4b4a      	ldr	r3, [pc, #296]	@ (80011bc <main+0x24c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800109a:	494c      	ldr	r1, [pc, #304]	@ (80011cc <main+0x25c>)
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff feff 	bl	8000ea0 <__aeabi_fcmpgt>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d002      	beq.n	80010ae <main+0x13e>
			angle_deg = pitch;
 80010a8:	4b44      	ldr	r3, [pc, #272]	@ (80011bc <main+0x24c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	607b      	str	r3, [r7, #4]
	}
	if (fabs(yaw) > STABILITY_TOLERANCE){
 80010ae:	4b46      	ldr	r3, [pc, #280]	@ (80011c8 <main+0x258>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010b6:	4945      	ldr	r1, [pc, #276]	@ (80011cc <main+0x25c>)
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fef1 	bl	8000ea0 <__aeabi_fcmpgt>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d002      	beq.n	80010ca <main+0x15a>
			angle_deg = yaw;
 80010c4:	4b40      	ldr	r3, [pc, #256]	@ (80011c8 <main+0x258>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	607b      	str	r3, [r7, #4]
	}
	if (angle_deg >15){
 80010ca:	4941      	ldr	r1, [pc, #260]	@ (80011d0 <main+0x260>)
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f7ff fee7 	bl	8000ea0 <__aeabi_fcmpgt>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d003      	beq.n	80010e0 <main+0x170>
		turnON(2);
 80010d8:	2002      	movs	r0, #2
 80010da:	f000 f8c5 	bl	8001268 <turnON>
 80010de:	e002      	b.n	80010e6 <main+0x176>
	}
	else {
		turnOFF(2);
 80010e0:	2002      	movs	r0, #2
 80010e2:	f000 f8ef 	bl	80012c4 <turnOFF>

	// 3400 from Motor Side to 1050 to the Potentiometer Side gives angle from 0 to 180
	// 3400 -> 0
	// 1050 -> 180

	angle_deg = 10; //Hard Coded to test
 80010e6:	4b39      	ldr	r3, [pc, #228]	@ (80011cc <main+0x25c>)
 80010e8:	607b      	str	r3, [r7, #4]

	angle_deg = ax < 0? -angle_deg : angle_deg ;
 80010ea:	4b33      	ldr	r3, [pc, #204]	@ (80011b8 <main+0x248>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f04f 0100 	mov.w	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff feb6 	bl	8000e64 <__aeabi_fcmplt>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d003      	beq.n	8001106 <main+0x196>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001104:	e000      	b.n	8001108 <main+0x198>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	607b      	str	r3, [r7, #4]

    //  0° → 2225

    // +90° → 1050

	ref = (uint16_t)(-13.0556 * angle_deg + 2225);
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff faae 	bl	800066c <__aeabi_f2d>
 8001110:	a31b      	add	r3, pc, #108	@ (adr r3, 8001180 <main+0x210>)
 8001112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001116:	f7ff f81b 	bl	8000150 <__aeabi_dmul>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4610      	mov	r0, r2
 8001120:	4619      	mov	r1, r3
 8001122:	a319      	add	r3, pc, #100	@ (adr r3, 8001188 <main+0x218>)
 8001124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001128:	f7ff f942 	bl	80003b0 <__adddf3>
 800112c:	4602      	mov	r2, r0
 800112e:	460b      	mov	r3, r1
 8001130:	4610      	mov	r0, r2
 8001132:	4619      	mov	r1, r3
 8001134:	f7ff fb7a 	bl	800082c <__aeabi_d2uiz>
 8001138:	4603      	mov	r3, r0
 800113a:	b29b      	uxth	r3, r3
 800113c:	461a      	mov	r2, r3
 800113e:	4b25      	ldr	r3, [pc, #148]	@ (80011d4 <main+0x264>)
 8001140:	601a      	str	r2, [r3, #0]

	curr = getcurrentPosition();
 8001142:	f000 fcdf 	bl	8001b04 <getcurrentPosition>
 8001146:	4603      	mov	r3, r0
 8001148:	461a      	mov	r2, r3
 800114a:	4b23      	ldr	r3, [pc, #140]	@ (80011d8 <main+0x268>)
 800114c:	601a      	str	r2, [r3, #0]

	if ((ref >= LOWER_LIMIT && ref <= UPPER_LIMIT) && (curr != ref)) PIDController();
 800114e:	4b21      	ldr	r3, [pc, #132]	@ (80011d4 <main+0x264>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f240 4219 	movw	r2, #1049	@ 0x419
 8001156:	4293      	cmp	r3, r2
 8001158:	dd0d      	ble.n	8001176 <main+0x206>
 800115a:	4b1e      	ldr	r3, [pc, #120]	@ (80011d4 <main+0x264>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f640 5248 	movw	r2, #3400	@ 0xd48
 8001162:	4293      	cmp	r3, r2
 8001164:	dc07      	bgt.n	8001176 <main+0x206>
 8001166:	4b1c      	ldr	r3, [pc, #112]	@ (80011d8 <main+0x268>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	4b1a      	ldr	r3, [pc, #104]	@ (80011d4 <main+0x264>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	429a      	cmp	r2, r3
 8001170:	d001      	beq.n	8001176 <main+0x206>
 8001172:	f000 fcd1 	bl	8001b18 <PIDController>

	delay(10);
 8001176:	200a      	movs	r0, #10
 8001178:	f000 f92a 	bl	80013d0 <delay>
while (1) {
 800117c:	e711      	b.n	8000fa2 <main+0x32>
 800117e:	bf00      	nop
 8001180:	9a6b50b1 	.word	0x9a6b50b1
 8001184:	c02a1c77 	.word	0xc02a1c77
 8001188:	00000000 	.word	0x00000000
 800118c:	40a16200 	.word	0x40a16200
 8001190:	20000070 	.word	0x20000070
 8001194:	40a00000 	.word	0x40a00000
 8001198:	20000074 	.word	0x20000074
 800119c:	20000078 	.word	0x20000078
 80011a0:	3f4ccccd 	.word	0x3f4ccccd
 80011a4:	200000bc 	.word	0x200000bc
 80011a8:	200000b8 	.word	0x200000b8
 80011ac:	200000b4 	.word	0x200000b4
 80011b0:	200000b0 	.word	0x200000b0
 80011b4:	200000ac 	.word	0x200000ac
 80011b8:	200000a8 	.word	0x200000a8
 80011bc:	200000a0 	.word	0x200000a0
 80011c0:	2000009c 	.word	0x2000009c
 80011c4:	3c23d70a 	.word	0x3c23d70a
 80011c8:	200000a4 	.word	0x200000a4
 80011cc:	41200000 	.word	0x41200000
 80011d0:	41700000 	.word	0x41700000
 80011d4:	2000008c 	.word	0x2000008c
 80011d8:	20000094 	.word	0x20000094

080011dc <configureIO>:


}


void configureIO(){
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
	 * SDA -> B11
	 * SCL -> B10
	 *
	 * */

	GPIOA -> CRL = 0x444440A4;
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <configureIO+0x20>)
 80011e2:	4a07      	ldr	r2, [pc, #28]	@ (8001200 <configureIO+0x24>)
 80011e4:	601a      	str	r2, [r3, #0]
	GPIOB -> CRL = 0x24444444;
 80011e6:	4b07      	ldr	r3, [pc, #28]	@ (8001204 <configureIO+0x28>)
 80011e8:	4a07      	ldr	r2, [pc, #28]	@ (8001208 <configureIO+0x2c>)
 80011ea:	601a      	str	r2, [r3, #0]
	GPIOB -> CRH = 0x4424AA22;
 80011ec:	4b05      	ldr	r3, [pc, #20]	@ (8001204 <configureIO+0x28>)
 80011ee:	4a07      	ldr	r2, [pc, #28]	@ (800120c <configureIO+0x30>)
 80011f0:	605a      	str	r2, [r3, #4]


}
 80011f2:	bf00      	nop
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40010800 	.word	0x40010800
 8001200:	444440a4 	.word	0x444440a4
 8001204:	40010c00 	.word	0x40010c00
 8001208:	24444444 	.word	0x24444444
 800120c:	4424aa22 	.word	0x4424aa22

08001210 <enableClk>:

void enableClk(){
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
	RCC -> APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001214:	4b13      	ldr	r3, [pc, #76]	@ (8001264 <enableClk+0x54>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	4a12      	ldr	r2, [pc, #72]	@ (8001264 <enableClk+0x54>)
 800121a:	f043 0304 	orr.w	r3, r3, #4
 800121e:	6193      	str	r3, [r2, #24]
	RCC -> APB2ENR |= RCC_APB2ENR_IOPBEN;
 8001220:	4b10      	ldr	r3, [pc, #64]	@ (8001264 <enableClk+0x54>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4a0f      	ldr	r2, [pc, #60]	@ (8001264 <enableClk+0x54>)
 8001226:	f043 0308 	orr.w	r3, r3, #8
 800122a:	6193      	str	r3, [r2, #24]
	RCC -> APB1ENR |= 0b11; //enable TIM2 & TIM3
 800122c:	4b0d      	ldr	r3, [pc, #52]	@ (8001264 <enableClk+0x54>)
 800122e:	69db      	ldr	r3, [r3, #28]
 8001230:	4a0c      	ldr	r2, [pc, #48]	@ (8001264 <enableClk+0x54>)
 8001232:	f043 0303 	orr.w	r3, r3, #3
 8001236:	61d3      	str	r3, [r2, #28]
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8001238:	4b0a      	ldr	r3, [pc, #40]	@ (8001264 <enableClk+0x54>)
 800123a:	69db      	ldr	r3, [r3, #28]
 800123c:	4a09      	ldr	r2, [pc, #36]	@ (8001264 <enableClk+0x54>)
 800123e:	f043 0302 	orr.w	r3, r3, #2
 8001242:	61d3      	str	r3, [r2, #28]
	RCC -> APB2ENR |= (1 << 9) | (1 << 10); // enable CLK for ADC1
 8001244:	4b07      	ldr	r3, [pc, #28]	@ (8001264 <enableClk+0x54>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	4a06      	ldr	r2, [pc, #24]	@ (8001264 <enableClk+0x54>)
 800124a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800124e:	6193      	str	r3, [r2, #24]
	RCC->APB1ENR |= RCC_APB1ENR_I2C2EN; //enable I2C2 CLK
 8001250:	4b04      	ldr	r3, [pc, #16]	@ (8001264 <enableClk+0x54>)
 8001252:	69db      	ldr	r3, [r3, #28]
 8001254:	4a03      	ldr	r2, [pc, #12]	@ (8001264 <enableClk+0x54>)
 8001256:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800125a:	61d3      	str	r3, [r2, #28]
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr
 8001264:	40021000 	.word	0x40021000

08001268 <turnON>:


void turnON(uint8_t i){
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]


	switch (i){
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	2b02      	cmp	r3, #2
 8001276:	d014      	beq.n	80012a2 <turnON+0x3a>
 8001278:	2b02      	cmp	r3, #2
 800127a:	dc19      	bgt.n	80012b0 <turnON+0x48>
 800127c:	2b00      	cmp	r3, #0
 800127e:	d002      	beq.n	8001286 <turnON+0x1e>
 8001280:	2b01      	cmp	r3, #1
 8001282:	d007      	beq.n	8001294 <turnON+0x2c>

		case 0: GPIOA ->ODR |= (1 << 7);  return; // Blue indicates reached goal
		case 1: GPIOB ->ODR |= (1 << 10); return; // Red indicates still processing
		case 2: GPIOB ->ODR |= (1 << 13); return; // Green indicates CAL for first time

		default: break;
 8001284:	e014      	b.n	80012b0 <turnON+0x48>
		case 0: GPIOA ->ODR |= (1 << 7);  return; // Blue indicates reached goal
 8001286:	4b0d      	ldr	r3, [pc, #52]	@ (80012bc <turnON+0x54>)
 8001288:	68db      	ldr	r3, [r3, #12]
 800128a:	4a0c      	ldr	r2, [pc, #48]	@ (80012bc <turnON+0x54>)
 800128c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001290:	60d3      	str	r3, [r2, #12]
 8001292:	e00e      	b.n	80012b2 <turnON+0x4a>
		case 1: GPIOB ->ODR |= (1 << 10); return; // Red indicates still processing
 8001294:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <turnON+0x58>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	4a09      	ldr	r2, [pc, #36]	@ (80012c0 <turnON+0x58>)
 800129a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800129e:	60d3      	str	r3, [r2, #12]
 80012a0:	e007      	b.n	80012b2 <turnON+0x4a>
		case 2: GPIOB ->ODR |= (1 << 13); return; // Green indicates CAL for first time
 80012a2:	4b07      	ldr	r3, [pc, #28]	@ (80012c0 <turnON+0x58>)
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	4a06      	ldr	r2, [pc, #24]	@ (80012c0 <turnON+0x58>)
 80012a8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80012ac:	60d3      	str	r3, [r2, #12]
 80012ae:	e000      	b.n	80012b2 <turnON+0x4a>
		default: break;
 80012b0:	bf00      	nop
	}
}
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	40010800 	.word	0x40010800
 80012c0:	40010c00 	.word	0x40010c00

080012c4 <turnOFF>:

void turnOFF(uint8_t i){
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]


	switch (i){
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d014      	beq.n	80012fe <turnOFF+0x3a>
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	dc19      	bgt.n	800130c <turnOFF+0x48>
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d002      	beq.n	80012e2 <turnOFF+0x1e>
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d007      	beq.n	80012f0 <turnOFF+0x2c>

		case 0: GPIOA ->ODR &= ~(1 << 7);  return;
		case 1: GPIOB ->ODR &= ~(1 << 10); return;
		case 2: GPIOB ->ODR &= ~(1 << 13); return;

		default: break;
 80012e0:	e014      	b.n	800130c <turnOFF+0x48>
		case 0: GPIOA ->ODR &= ~(1 << 7);  return;
 80012e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001318 <turnOFF+0x54>)
 80012e4:	68db      	ldr	r3, [r3, #12]
 80012e6:	4a0c      	ldr	r2, [pc, #48]	@ (8001318 <turnOFF+0x54>)
 80012e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80012ec:	60d3      	str	r3, [r2, #12]
 80012ee:	e00e      	b.n	800130e <turnOFF+0x4a>
		case 1: GPIOB ->ODR &= ~(1 << 10); return;
 80012f0:	4b0a      	ldr	r3, [pc, #40]	@ (800131c <turnOFF+0x58>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	4a09      	ldr	r2, [pc, #36]	@ (800131c <turnOFF+0x58>)
 80012f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80012fa:	60d3      	str	r3, [r2, #12]
 80012fc:	e007      	b.n	800130e <turnOFF+0x4a>
		case 2: GPIOB ->ODR &= ~(1 << 13); return;
 80012fe:	4b07      	ldr	r3, [pc, #28]	@ (800131c <turnOFF+0x58>)
 8001300:	68db      	ldr	r3, [r3, #12]
 8001302:	4a06      	ldr	r2, [pc, #24]	@ (800131c <turnOFF+0x58>)
 8001304:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001308:	60d3      	str	r3, [r2, #12]
 800130a:	e000      	b.n	800130e <turnOFF+0x4a>
		default: break;
 800130c:	bf00      	nop
	}
}
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	40010800 	.word	0x40010800
 800131c:	40010c00 	.word	0x40010c00

08001320 <initADC2>:


void initADC2(){
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0

		ADC2->SQR1 = 0x00000000;  // Reset SQR1 (sequence length = 1 by default)
 8001326:	4b29      	ldr	r3, [pc, #164]	@ (80013cc <initADC2+0xac>)
 8001328:	2200      	movs	r2, #0
 800132a:	62da      	str	r2, [r3, #44]	@ 0x2c
		ADC2->SQR3 = 2; // Channel 2
 800132c:	4b27      	ldr	r3, [pc, #156]	@ (80013cc <initADC2+0xac>)
 800132e:	2202      	movs	r2, #2
 8001330:	635a      	str	r2, [r3, #52]	@ 0x34
		ADC2 -> SMPR2 &= 0; // reseting the sample time
 8001332:	4b26      	ldr	r3, [pc, #152]	@ (80013cc <initADC2+0xac>)
 8001334:	691b      	ldr	r3, [r3, #16]
 8001336:	4b25      	ldr	r3, [pc, #148]	@ (80013cc <initADC2+0xac>)
 8001338:	2200      	movs	r2, #0
 800133a:	611a      	str	r2, [r3, #16]
		ADC2->SMPR2 |= (0b010 << 6); // Channel 2 7.5 cycles
 800133c:	4b23      	ldr	r3, [pc, #140]	@ (80013cc <initADC2+0xac>)
 800133e:	691b      	ldr	r3, [r3, #16]
 8001340:	4a22      	ldr	r2, [pc, #136]	@ (80013cc <initADC2+0xac>)
 8001342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001346:	6113      	str	r3, [r2, #16]

		ADC2->CR2 |= ADC_CR2_ADON; // ADC on
 8001348:	4b20      	ldr	r3, [pc, #128]	@ (80013cc <initADC2+0xac>)
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	4a1f      	ldr	r2, [pc, #124]	@ (80013cc <initADC2+0xac>)
 800134e:	f043 0301 	orr.w	r3, r3, #1
 8001352:	6093      	str	r3, [r2, #8]
		for (volatile int i = 0; i < 10000; i++);  // Short delay
 8001354:	2300      	movs	r3, #0
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	e002      	b.n	8001360 <initADC2+0x40>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	3301      	adds	r3, #1
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001366:	4293      	cmp	r3, r2
 8001368:	ddf7      	ble.n	800135a <initADC2+0x3a>

		ADC2->CR2 |= ADC_CR2_CAL;          // Start calibration
 800136a:	4b18      	ldr	r3, [pc, #96]	@ (80013cc <initADC2+0xac>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	4a17      	ldr	r2, [pc, #92]	@ (80013cc <initADC2+0xac>)
 8001370:	f043 0304 	orr.w	r3, r3, #4
 8001374:	6093      	str	r3, [r2, #8]
		while (ADC2->CR2 & ADC_CR2_CAL);   // Wait for calibration to finish
 8001376:	bf00      	nop
 8001378:	4b14      	ldr	r3, [pc, #80]	@ (80013cc <initADC2+0xac>)
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f003 0304 	and.w	r3, r3, #4
 8001380:	2b00      	cmp	r3, #0
 8001382:	d1f9      	bne.n	8001378 <initADC2+0x58>

		ADC2->CR2 |= ADC_CR2_EXTTRIG;  // Enable external trigger
 8001384:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <initADC2+0xac>)
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	4a10      	ldr	r2, [pc, #64]	@ (80013cc <initADC2+0xac>)
 800138a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800138e:	6093      	str	r3, [r2, #8]

		ADC2->CR2 &= ~ADC_CR2_EXTSEL;       // Clear EXTSEL bits
 8001390:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <initADC2+0xac>)
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	4a0d      	ldr	r2, [pc, #52]	@ (80013cc <initADC2+0xac>)
 8001396:	f423 2360 	bic.w	r3, r3, #917504	@ 0xe0000
 800139a:	6093      	str	r3, [r2, #8]
		ADC2->CR2 |= (0b111 << 17);         // Set EXTSEL = 111 for SWSTART
 800139c:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <initADC2+0xac>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	4a0a      	ldr	r2, [pc, #40]	@ (80013cc <initADC2+0xac>)
 80013a2:	f443 2360 	orr.w	r3, r3, #917504	@ 0xe0000
 80013a6:	6093      	str	r3, [r2, #8]

		ADC2->CR2 &= ~ADC_CR2_CONT;  // Clear CONT bit for single conversion mode
 80013a8:	4b08      	ldr	r3, [pc, #32]	@ (80013cc <initADC2+0xac>)
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	4a07      	ldr	r2, [pc, #28]	@ (80013cc <initADC2+0xac>)
 80013ae:	f023 0302 	bic.w	r3, r3, #2
 80013b2:	6093      	str	r3, [r2, #8]

		ADC2->CR2 &= ~ADC_CR2_ALIGN;  // 0 = Right alignment (default)
 80013b4:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <initADC2+0xac>)
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	4a04      	ldr	r2, [pc, #16]	@ (80013cc <initADC2+0xac>)
 80013ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80013be:	6093      	str	r3, [r2, #8]

}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	40012800 	.word	0x40012800

080013d0 <delay>:


void delay(uint16_t t){
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	80fb      	strh	r3, [r7, #6]
	TIM3 ->PSC = 8000-1;
 80013da:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <delay+0x58>)
 80013dc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80013e0:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3 ->ARR = t-1;
 80013e2:	88fb      	ldrh	r3, [r7, #6]
 80013e4:	1e5a      	subs	r2, r3, #1
 80013e6:	4b10      	ldr	r3, [pc, #64]	@ (8001428 <delay+0x58>)
 80013e8:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3 ->CR1 |= TIM_CR1_CEN;
 80013ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <delay+0x58>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001428 <delay+0x58>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6013      	str	r3, [r2, #0]
	while(!(TIM3->SR & TIM_SR_UIF));
 80013f6:	bf00      	nop
 80013f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001428 <delay+0x58>)
 80013fa:	691b      	ldr	r3, [r3, #16]
 80013fc:	f003 0301 	and.w	r3, r3, #1
 8001400:	2b00      	cmp	r3, #0
 8001402:	d0f9      	beq.n	80013f8 <delay+0x28>
	TIM3->SR &= ~TIM_SR_UIF;
 8001404:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <delay+0x58>)
 8001406:	691b      	ldr	r3, [r3, #16]
 8001408:	4a07      	ldr	r2, [pc, #28]	@ (8001428 <delay+0x58>)
 800140a:	f023 0301 	bic.w	r3, r3, #1
 800140e:	6113      	str	r3, [r2, #16]
	TIM3 ->CR1 &= ~(TIM_CR1_CEN);
 8001410:	4b05      	ldr	r3, [pc, #20]	@ (8001428 <delay+0x58>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a04      	ldr	r2, [pc, #16]	@ (8001428 <delay+0x58>)
 8001416:	f023 0301 	bic.w	r3, r3, #1
 800141a:	6013      	str	r3, [r2, #0]
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	40000400 	.word	0x40000400

0800142c <getADCVal>:


uint16_t getADCVal(uint8_t i){
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	71fb      	strb	r3, [r7, #7]
	if (i ==0){
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d117      	bne.n	800146c <getADCVal+0x40>
		ADC1->CR2 |= ADC_CR2_SWSTART; // start conversion
 800143c:	4b19      	ldr	r3, [pc, #100]	@ (80014a4 <getADCVal+0x78>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	4a18      	ldr	r2, [pc, #96]	@ (80014a4 <getADCVal+0x78>)
 8001442:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001446:	6093      	str	r3, [r2, #8]
			while (!(ADC1->SR & ADC_SR_EOC));     // Wait for conversion complete
 8001448:	bf00      	nop
 800144a:	4b16      	ldr	r3, [pc, #88]	@ (80014a4 <getADCVal+0x78>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	2b00      	cmp	r3, #0
 8001454:	d0f9      	beq.n	800144a <getADCVal+0x1e>
			ADC1->SR &= ~(ADC_SR_EOC);
 8001456:	4b13      	ldr	r3, [pc, #76]	@ (80014a4 <getADCVal+0x78>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a12      	ldr	r2, [pc, #72]	@ (80014a4 <getADCVal+0x78>)
 800145c:	f023 0302 	bic.w	r3, r3, #2
 8001460:	6013      	str	r3, [r2, #0]
			uint16_t ADCVal = ADC1->DR;  // Read result (10-bit mask)
 8001462:	4b10      	ldr	r3, [pc, #64]	@ (80014a4 <getADCVal+0x78>)
 8001464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001466:	81bb      	strh	r3, [r7, #12]
			return ADCVal;
 8001468:	89bb      	ldrh	r3, [r7, #12]
 800146a:	e016      	b.n	800149a <getADCVal+0x6e>
	}
	else {
		ADC2->CR2 |= ADC_CR2_SWSTART; // start conversion
 800146c:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <getADCVal+0x7c>)
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	4a0d      	ldr	r2, [pc, #52]	@ (80014a8 <getADCVal+0x7c>)
 8001472:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001476:	6093      	str	r3, [r2, #8]
		while (!(ADC2->SR & ADC_SR_EOC));     // Wait for conversion complete
 8001478:	bf00      	nop
 800147a:	4b0b      	ldr	r3, [pc, #44]	@ (80014a8 <getADCVal+0x7c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	2b00      	cmp	r3, #0
 8001484:	d0f9      	beq.n	800147a <getADCVal+0x4e>
		ADC2->SR &= ~(ADC_SR_EOC);
 8001486:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <getADCVal+0x7c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a07      	ldr	r2, [pc, #28]	@ (80014a8 <getADCVal+0x7c>)
 800148c:	f023 0302 	bic.w	r3, r3, #2
 8001490:	6013      	str	r3, [r2, #0]
		uint16_t ADCVal = ADC2->DR;  // Read result (10-bit mask)
 8001492:	4b05      	ldr	r3, [pc, #20]	@ (80014a8 <getADCVal+0x7c>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001496:	81fb      	strh	r3, [r7, #14]
		return ADCVal;
 8001498:	89fb      	ldrh	r3, [r7, #14]
	}


}
 800149a:	4618      	mov	r0, r3
 800149c:	3714      	adds	r7, #20
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr
 80014a4:	40012400 	.word	0x40012400
 80014a8:	40012800 	.word	0x40012800

080014ac <setRotationDir>:


void setRotationDir(uint8_t i){
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
	switch(i){
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d002      	beq.n	80014c2 <setRotationDir+0x16>
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d007      	beq.n	80014d0 <setRotationDir+0x24>
		case 0 : GPIOB -> ODR |= (1 << 7) ;break; // Counter CLockwise
		case 1 : GPIOB -> ODR |= (1 << 8) ;break; // CLockwise
		default: break;
 80014c0:	e00d      	b.n	80014de <setRotationDir+0x32>
		case 0 : GPIOB -> ODR |= (1 << 7) ;break; // Counter CLockwise
 80014c2:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <setRotationDir+0x3c>)
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	4a08      	ldr	r2, [pc, #32]	@ (80014e8 <setRotationDir+0x3c>)
 80014c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014cc:	60d3      	str	r3, [r2, #12]
 80014ce:	e006      	b.n	80014de <setRotationDir+0x32>
		case 1 : GPIOB -> ODR |= (1 << 8) ;break; // CLockwise
 80014d0:	4b05      	ldr	r3, [pc, #20]	@ (80014e8 <setRotationDir+0x3c>)
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	4a04      	ldr	r2, [pc, #16]	@ (80014e8 <setRotationDir+0x3c>)
 80014d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014da:	60d3      	str	r3, [r2, #12]
 80014dc:	bf00      	nop
	}
}
 80014de:	bf00      	nop
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr
 80014e8:	40010c00 	.word	0x40010c00

080014ec <pressBreak>:


void pressBreak(){
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
	GPIOB->ODR |= (1 << 7) | (1 << 8);
 80014f0:	4b04      	ldr	r3, [pc, #16]	@ (8001504 <pressBreak+0x18>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	4a03      	ldr	r2, [pc, #12]	@ (8001504 <pressBreak+0x18>)
 80014f6:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80014fa:	60d3      	str	r3, [r2, #12]

}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	bc80      	pop	{r7}
 8001502:	4770      	bx	lr
 8001504:	40010c00 	.word	0x40010c00

08001508 <freeMotor>:


void freeMotor(){
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~((1 << 7) | (1 << 8));
 800150c:	4b04      	ldr	r3, [pc, #16]	@ (8001520 <freeMotor+0x18>)
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	4a03      	ldr	r2, [pc, #12]	@ (8001520 <freeMotor+0x18>)
 8001512:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8001516:	60d3      	str	r3, [r2, #12]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	40010c00 	.word	0x40010c00

08001524 <initPWM>:

void initPWM(){
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
	RCC ->APB1ENR |= RCC_APB1ENR_TIM2EN; //enable Timer
 8001528:	4b23      	ldr	r3, [pc, #140]	@ (80015b8 <initPWM+0x94>)
 800152a:	69db      	ldr	r3, [r3, #28]
 800152c:	4a22      	ldr	r2, [pc, #136]	@ (80015b8 <initPWM+0x94>)
 800152e:	f043 0301 	orr.w	r3, r3, #1
 8001532:	61d3      	str	r3, [r2, #28]

	TIM2 -> PSC = 8 - 1;
 8001534:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001538:	2207      	movs	r2, #7
 800153a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2 -> ARR = 20000 - 1;
 800153c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001540:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001544:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM2->CCMR1 |= (6 << 12); // mode 1 for ch2
 8001546:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001550:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001554:	6193      	str	r3, [r2, #24]

	TIM2 -> CCR2 = 0; //duty Cycle =0
 8001556:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800155a:	2200      	movs	r2, #0
 800155c:	639a      	str	r2, [r3, #56]	@ 0x38

	TIM2->CCMR1 |= TIM_CCMR1_OC1PE; // Enable preload
 800155e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001568:	f043 0308 	orr.w	r3, r3, #8
 800156c:	6193      	str	r3, [r2, #24]

	TIM2->CCER |= TIM_CCER_CC2E;    // Enable output for CH1
 800156e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001572:	6a1b      	ldr	r3, [r3, #32]
 8001574:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001578:	f043 0310 	orr.w	r3, r3, #16
 800157c:	6213      	str	r3, [r2, #32]

	TIM2->CR1 |= TIM_CR1_ARPE;   // Enable auto-reload Preload
 800157e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001588:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800158c:	6013      	str	r3, [r2, #0]

	TIM2->EGR |= TIM_EGR_UG;     // Force update to load registers
 800158e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001592:	695b      	ldr	r3, [r3, #20]
 8001594:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6153      	str	r3, [r2, #20]

	TIM2->CR1 |= TIM_CR1_CEN;    // Enable timer
 800159e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6013      	str	r3, [r2, #0]

}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40021000 	.word	0x40021000

080015bc <writePWM>:

void writePWM (float dutyCycle){
 80015bc:	b590      	push	{r4, r7, lr}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
	if (dutyCycle > 100){
 80015c4:	4912      	ldr	r1, [pc, #72]	@ (8001610 <writePWM+0x54>)
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff fc6a 	bl	8000ea0 <__aeabi_fcmpgt>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <writePWM+0x1a>
		dutyCycle = 100;
 80015d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001610 <writePWM+0x54>)
 80015d4:	607b      	str	r3, [r7, #4]
	}

	TIM2 -> CCR2 = (TIM2->ARR + 1) * dutyCycle / 100;
 80015d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80015da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015dc:	3301      	adds	r3, #1
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fa4a 	bl	8000a78 <__aeabi_ui2f>
 80015e4:	4603      	mov	r3, r0
 80015e6:	6879      	ldr	r1, [r7, #4]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff fa9d 	bl	8000b28 <__aeabi_fmul>
 80015ee:	4603      	mov	r3, r0
 80015f0:	4907      	ldr	r1, [pc, #28]	@ (8001610 <writePWM+0x54>)
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fb4c 	bl	8000c90 <__aeabi_fdiv>
 80015f8:	4603      	mov	r3, r0
 80015fa:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff fc94 	bl	8000f2c <__aeabi_f2uiz>
 8001604:	4603      	mov	r3, r0
 8001606:	63a3      	str	r3, [r4, #56]	@ 0x38

}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	bd90      	pop	{r4, r7, pc}
 8001610:	42c80000 	.word	0x42c80000

08001614 <initI2C>:

void initI2C(){
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0

	//enabled RCC
	//Configured IO as AF OD

	I2C2-> CR1 &= ~I2C_CR1_PE; // Disable I2C2 before configuring
 8001618:	4b18      	ldr	r3, [pc, #96]	@ (800167c <initI2C+0x68>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a17      	ldr	r2, [pc, #92]	@ (800167c <initI2C+0x68>)
 800161e:	f023 0301 	bic.w	r3, r3, #1
 8001622:	6013      	str	r3, [r2, #0]

	// Reset I2C2 peripheral
	I2C2-> CR1 |= I2C_CR1_SWRST;
 8001624:	4b15      	ldr	r3, [pc, #84]	@ (800167c <initI2C+0x68>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a14      	ldr	r2, [pc, #80]	@ (800167c <initI2C+0x68>)
 800162a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800162e:	6013      	str	r3, [r2, #0]
	I2C2-> CR1 &= ~I2C_CR1_SWRST;
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <initI2C+0x68>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a11      	ldr	r2, [pc, #68]	@ (800167c <initI2C+0x68>)
 8001636:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800163a:	6013      	str	r3, [r2, #0]

	I2C2 -> CR2 = 8 ; // set Freq.
 800163c:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <initI2C+0x68>)
 800163e:	2208      	movs	r2, #8
 8001640:	605a      	str	r2, [r3, #4]

	I2C2-> CCR &= ~I2C_CCR_FS;  // Standard mode
 8001642:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <initI2C+0x68>)
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	4a0d      	ldr	r2, [pc, #52]	@ (800167c <initI2C+0x68>)
 8001648:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800164c:	61d3      	str	r3, [r2, #28]
	I2C2 -> CCR |= (1<<15); //or
 800164e:	4b0b      	ldr	r3, [pc, #44]	@ (800167c <initI2C+0x68>)
 8001650:	69db      	ldr	r3, [r3, #28]
 8001652:	4a0a      	ldr	r2, [pc, #40]	@ (800167c <initI2C+0x68>)
 8001654:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001658:	61d3      	str	r3, [r2, #28]

	//I2C2->CCR &= ~I2C_CCR_DUTY; setting duty here is useless

	I2C2->CCR = 7;
 800165a:	4b08      	ldr	r3, [pc, #32]	@ (800167c <initI2C+0x68>)
 800165c:	2207      	movs	r2, #7
 800165e:	61da      	str	r2, [r3, #28]

	// F/(2*speed) -> 8M / ( 2*100K )

	I2C2-> TRISE = 8 + 1 ;  // TRISE = Fpclk1(MHz) + 1 => 8 + 1
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <initI2C+0x68>)
 8001662:	2209      	movs	r2, #9
 8001664:	621a      	str	r2, [r3, #32]

	I2C2-> CR1 |= I2C_CR1_PE; //Enable I2C2
 8001666:	4b05      	ldr	r3, [pc, #20]	@ (800167c <initI2C+0x68>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a04      	ldr	r2, [pc, #16]	@ (800167c <initI2C+0x68>)
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6013      	str	r3, [r2, #0]


}
 8001672:	bf00      	nop
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	40005800 	.word	0x40005800

08001680 <initIMU>:
	}




void initIMU() {
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
    // Wake up the MPU9050
	if (I2C2->SR2 & I2C_SR2_BUSY){
 8001686:	4b35      	ldr	r3, [pc, #212]	@ (800175c <initIMU+0xdc>)
 8001688:	699b      	ldr	r3, [r3, #24]
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d017      	beq.n	80016c2 <initIMU+0x42>
		I2C2 ->CR1 &= ~I2C_CR1_PE;     // Disable I2C
 8001692:	4b32      	ldr	r3, [pc, #200]	@ (800175c <initIMU+0xdc>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a31      	ldr	r2, [pc, #196]	@ (800175c <initIMU+0xdc>)
 8001698:	f023 0301 	bic.w	r3, r3, #1
 800169c:	6013      	str	r3, [r2, #0]
		I2C2 ->CR1 |= I2C_CR1_SWRST;   // Software reset
 800169e:	4b2f      	ldr	r3, [pc, #188]	@ (800175c <initIMU+0xdc>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a2e      	ldr	r2, [pc, #184]	@ (800175c <initIMU+0xdc>)
 80016a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016a8:	6013      	str	r3, [r2, #0]
		I2C2 ->CR1 &= ~I2C_CR1_SWRST;
 80016aa:	4b2c      	ldr	r3, [pc, #176]	@ (800175c <initIMU+0xdc>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a2b      	ldr	r2, [pc, #172]	@ (800175c <initIMU+0xdc>)
 80016b0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80016b4:	6013      	str	r3, [r2, #0]
		I2C2 ->CR1 |= I2C_CR1_PE;      // Re-enable I2C
 80016b6:	4b29      	ldr	r3, [pc, #164]	@ (800175c <initIMU+0xdc>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a28      	ldr	r2, [pc, #160]	@ (800175c <initIMU+0xdc>)
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	6013      	str	r3, [r2, #0]
	}

    I2C2->CR1 |= I2C_CR1_START;
 80016c2:	4b26      	ldr	r3, [pc, #152]	@ (800175c <initIMU+0xdc>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a25      	ldr	r2, [pc, #148]	@ (800175c <initIMU+0xdc>)
 80016c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016cc:	6013      	str	r3, [r2, #0]
    while (!(I2C2->SR1 & I2C_SR1_SB));
 80016ce:	bf00      	nop
 80016d0:	4b22      	ldr	r3, [pc, #136]	@ (800175c <initIMU+0xdc>)
 80016d2:	695b      	ldr	r3, [r3, #20]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f9      	beq.n	80016d0 <initIMU+0x50>
    (void)I2C2->SR1;
 80016dc:	4b1f      	ldr	r3, [pc, #124]	@ (800175c <initIMU+0xdc>)
 80016de:	695b      	ldr	r3, [r3, #20]

    for (volatile int i = 0 ; i<20 ; i++);
 80016e0:	2300      	movs	r3, #0
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	e002      	b.n	80016ec <initIMU+0x6c>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	3301      	adds	r3, #1
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b13      	cmp	r3, #19
 80016f0:	ddf9      	ble.n	80016e6 <initIMU+0x66>

    I2C2->DR = MPU9050_ADDR << 1; // write
 80016f2:	4b1a      	ldr	r3, [pc, #104]	@ (800175c <initIMU+0xdc>)
 80016f4:	22d0      	movs	r2, #208	@ 0xd0
 80016f6:	611a      	str	r2, [r3, #16]
    while (!(I2C2->SR1 & I2C_SR1_ADDR));
 80016f8:	bf00      	nop
 80016fa:	4b18      	ldr	r3, [pc, #96]	@ (800175c <initIMU+0xdc>)
 80016fc:	695b      	ldr	r3, [r3, #20]
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0f9      	beq.n	80016fa <initIMU+0x7a>
    (void)I2C2->SR1;
 8001706:	4b15      	ldr	r3, [pc, #84]	@ (800175c <initIMU+0xdc>)
 8001708:	695b      	ldr	r3, [r3, #20]
    (void)I2C2->SR2;
 800170a:	4b14      	ldr	r3, [pc, #80]	@ (800175c <initIMU+0xdc>)
 800170c:	699b      	ldr	r3, [r3, #24]

    while (!(I2C2->SR1 & I2C_SR1_TXE));
 800170e:	bf00      	nop
 8001710:	4b12      	ldr	r3, [pc, #72]	@ (800175c <initIMU+0xdc>)
 8001712:	695b      	ldr	r3, [r3, #20]
 8001714:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001718:	2b00      	cmp	r3, #0
 800171a:	d0f9      	beq.n	8001710 <initIMU+0x90>
    I2C2->DR = PWR_MGMT_1;
 800171c:	4b0f      	ldr	r3, [pc, #60]	@ (800175c <initIMU+0xdc>)
 800171e:	226b      	movs	r2, #107	@ 0x6b
 8001720:	611a      	str	r2, [r3, #16]
    while (!(I2C2->SR1 & I2C_SR1_BTF));
 8001722:	bf00      	nop
 8001724:	4b0d      	ldr	r3, [pc, #52]	@ (800175c <initIMU+0xdc>)
 8001726:	695b      	ldr	r3, [r3, #20]
 8001728:	f003 0304 	and.w	r3, r3, #4
 800172c:	2b00      	cmp	r3, #0
 800172e:	d0f9      	beq.n	8001724 <initIMU+0xa4>
    I2C2->DR = 0x00;
 8001730:	4b0a      	ldr	r3, [pc, #40]	@ (800175c <initIMU+0xdc>)
 8001732:	2200      	movs	r2, #0
 8001734:	611a      	str	r2, [r3, #16]
    while (!(I2C2->SR1 & I2C_SR1_BTF));
 8001736:	bf00      	nop
 8001738:	4b08      	ldr	r3, [pc, #32]	@ (800175c <initIMU+0xdc>)
 800173a:	695b      	ldr	r3, [r3, #20]
 800173c:	f003 0304 	and.w	r3, r3, #4
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0f9      	beq.n	8001738 <initIMU+0xb8>
    I2C2->CR1 |= I2C_CR1_STOP;
 8001744:	4b05      	ldr	r3, [pc, #20]	@ (800175c <initIMU+0xdc>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a04      	ldr	r2, [pc, #16]	@ (800175c <initIMU+0xdc>)
 800174a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800174e:	6013      	str	r3, [r2, #0]
}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	bc80      	pop	{r7}
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40005800 	.word	0x40005800

08001760 <readIMUData>:

void readIMUData(float* ax, float* ay, float* az,
                 float* gx, float* gy, float* gz) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b08e      	sub	sp, #56	@ 0x38
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
 800176c:	603b      	str	r3, [r7, #0]
    uint8_t rawData[14];

    // Start communication
    I2C2->CR1 |= I2C_CR1_START;
 800176e:	4b8b      	ldr	r3, [pc, #556]	@ (800199c <readIMUData+0x23c>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a8a      	ldr	r2, [pc, #552]	@ (800199c <readIMUData+0x23c>)
 8001774:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001778:	6013      	str	r3, [r2, #0]
    while (!(I2C2->SR1 & I2C_SR1_SB));
 800177a:	bf00      	nop
 800177c:	4b87      	ldr	r3, [pc, #540]	@ (800199c <readIMUData+0x23c>)
 800177e:	695b      	ldr	r3, [r3, #20]
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	2b00      	cmp	r3, #0
 8001786:	d0f9      	beq.n	800177c <readIMUData+0x1c>
    (void)I2C2->SR1;
 8001788:	4b84      	ldr	r3, [pc, #528]	@ (800199c <readIMUData+0x23c>)
 800178a:	695b      	ldr	r3, [r3, #20]

    for (volatile int i = 0; i <20 ;i++);
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	e002      	b.n	8001798 <readIMUData+0x38>
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	3301      	adds	r3, #1
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	2b13      	cmp	r3, #19
 800179c:	ddf9      	ble.n	8001792 <readIMUData+0x32>

    I2C2->DR = MPU9050_ADDR << 1; // Write
 800179e:	4b7f      	ldr	r3, [pc, #508]	@ (800199c <readIMUData+0x23c>)
 80017a0:	22d0      	movs	r2, #208	@ 0xd0
 80017a2:	611a      	str	r2, [r3, #16]
    while (!(I2C2->SR1 & I2C_SR1_ADDR));
 80017a4:	bf00      	nop
 80017a6:	4b7d      	ldr	r3, [pc, #500]	@ (800199c <readIMUData+0x23c>)
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d0f9      	beq.n	80017a6 <readIMUData+0x46>
    (void)I2C2->SR1;
 80017b2:	4b7a      	ldr	r3, [pc, #488]	@ (800199c <readIMUData+0x23c>)
 80017b4:	695b      	ldr	r3, [r3, #20]
    (void)I2C2->SR2;
 80017b6:	4b79      	ldr	r3, [pc, #484]	@ (800199c <readIMUData+0x23c>)
 80017b8:	699b      	ldr	r3, [r3, #24]

    while (!(I2C2->SR1 & I2C_SR1_TXE));
 80017ba:	bf00      	nop
 80017bc:	4b77      	ldr	r3, [pc, #476]	@ (800199c <readIMUData+0x23c>)
 80017be:	695b      	ldr	r3, [r3, #20]
 80017c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d0f9      	beq.n	80017bc <readIMUData+0x5c>
    I2C2->DR = ACCEL_XOUT_H;
 80017c8:	4b74      	ldr	r3, [pc, #464]	@ (800199c <readIMUData+0x23c>)
 80017ca:	223b      	movs	r2, #59	@ 0x3b
 80017cc:	611a      	str	r2, [r3, #16]

    while (!(I2C2->SR1 & I2C_SR1_TXE));
 80017ce:	bf00      	nop
 80017d0:	4b72      	ldr	r3, [pc, #456]	@ (800199c <readIMUData+0x23c>)
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d0f9      	beq.n	80017d0 <readIMUData+0x70>
    I2C2->CR1 |= I2C_CR1_START; // Repeated start
 80017dc:	4b6f      	ldr	r3, [pc, #444]	@ (800199c <readIMUData+0x23c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a6e      	ldr	r2, [pc, #440]	@ (800199c <readIMUData+0x23c>)
 80017e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017e6:	6013      	str	r3, [r2, #0]
    while (!(I2C2->SR1 & I2C_SR1_SB));
 80017e8:	bf00      	nop
 80017ea:	4b6c      	ldr	r3, [pc, #432]	@ (800199c <readIMUData+0x23c>)
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d0f9      	beq.n	80017ea <readIMUData+0x8a>
    (void)I2C2->SR1;
 80017f6:	4b69      	ldr	r3, [pc, #420]	@ (800199c <readIMUData+0x23c>)
 80017f8:	695b      	ldr	r3, [r3, #20]

    I2C2->DR = (MPU9050_ADDR << 1) | 0x01; // Read
 80017fa:	4b68      	ldr	r3, [pc, #416]	@ (800199c <readIMUData+0x23c>)
 80017fc:	22d1      	movs	r2, #209	@ 0xd1
 80017fe:	611a      	str	r2, [r3, #16]
    while (!(I2C2->SR1 & I2C_SR1_ADDR));
 8001800:	bf00      	nop
 8001802:	4b66      	ldr	r3, [pc, #408]	@ (800199c <readIMUData+0x23c>)
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b00      	cmp	r3, #0
 800180c:	d0f9      	beq.n	8001802 <readIMUData+0xa2>
    (void)I2C2->SR1; (void)I2C2->SR2;
 800180e:	4b63      	ldr	r3, [pc, #396]	@ (800199c <readIMUData+0x23c>)
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	4b62      	ldr	r3, [pc, #392]	@ (800199c <readIMUData+0x23c>)
 8001814:	699b      	ldr	r3, [r3, #24]

    for (int i = 0; i < 13; i++) {
 8001816:	2300      	movs	r3, #0
 8001818:	637b      	str	r3, [r7, #52]	@ 0x34
 800181a:	e012      	b.n	8001842 <readIMUData+0xe2>
        while (!(I2C2->SR1 & I2C_SR1_RXNE));
 800181c:	bf00      	nop
 800181e:	4b5f      	ldr	r3, [pc, #380]	@ (800199c <readIMUData+0x23c>)
 8001820:	695b      	ldr	r3, [r3, #20]
 8001822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0f9      	beq.n	800181e <readIMUData+0xbe>
        rawData[i] = I2C2->DR;
 800182a:	4b5c      	ldr	r3, [pc, #368]	@ (800199c <readIMUData+0x23c>)
 800182c:	691b      	ldr	r3, [r3, #16]
 800182e:	b2d9      	uxtb	r1, r3
 8001830:	f107 0218 	add.w	r2, r7, #24
 8001834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001836:	4413      	add	r3, r2
 8001838:	460a      	mov	r2, r1
 800183a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 13; i++) {
 800183c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800183e:	3301      	adds	r3, #1
 8001840:	637b      	str	r3, [r7, #52]	@ 0x34
 8001842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001844:	2b0c      	cmp	r3, #12
 8001846:	dde9      	ble.n	800181c <readIMUData+0xbc>
    }

    I2C2->CR1 &= ~I2C_CR1_ACK; // NACK
 8001848:	4b54      	ldr	r3, [pc, #336]	@ (800199c <readIMUData+0x23c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a53      	ldr	r2, [pc, #332]	@ (800199c <readIMUData+0x23c>)
 800184e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001852:	6013      	str	r3, [r2, #0]
    I2C2->CR1 |= I2C_CR1_STOP;
 8001854:	4b51      	ldr	r3, [pc, #324]	@ (800199c <readIMUData+0x23c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a50      	ldr	r2, [pc, #320]	@ (800199c <readIMUData+0x23c>)
 800185a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800185e:	6013      	str	r3, [r2, #0]
    while (!(I2C2->SR1 & I2C_SR1_RXNE));
 8001860:	bf00      	nop
 8001862:	4b4e      	ldr	r3, [pc, #312]	@ (800199c <readIMUData+0x23c>)
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800186a:	2b00      	cmp	r3, #0
 800186c:	d0f9      	beq.n	8001862 <readIMUData+0x102>
    rawData[13] = I2C2->DR;
 800186e:	4b4b      	ldr	r3, [pc, #300]	@ (800199c <readIMUData+0x23c>)
 8001870:	691b      	ldr	r3, [r3, #16]
 8001872:	b2db      	uxtb	r3, r3
 8001874:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    int16_t ax_raw = (rawData[0] << 8) | rawData[1];
 8001878:	7e3b      	ldrb	r3, [r7, #24]
 800187a:	b21b      	sxth	r3, r3
 800187c:	021b      	lsls	r3, r3, #8
 800187e:	b21a      	sxth	r2, r3
 8001880:	7e7b      	ldrb	r3, [r7, #25]
 8001882:	b21b      	sxth	r3, r3
 8001884:	4313      	orrs	r3, r2
 8001886:	867b      	strh	r3, [r7, #50]	@ 0x32
    int16_t ay_raw = (rawData[2] << 8) | rawData[3];
 8001888:	7ebb      	ldrb	r3, [r7, #26]
 800188a:	b21b      	sxth	r3, r3
 800188c:	021b      	lsls	r3, r3, #8
 800188e:	b21a      	sxth	r2, r3
 8001890:	7efb      	ldrb	r3, [r7, #27]
 8001892:	b21b      	sxth	r3, r3
 8001894:	4313      	orrs	r3, r2
 8001896:	863b      	strh	r3, [r7, #48]	@ 0x30
    int16_t az_raw = (rawData[4] << 8) | rawData[5];
 8001898:	7f3b      	ldrb	r3, [r7, #28]
 800189a:	b21b      	sxth	r3, r3
 800189c:	021b      	lsls	r3, r3, #8
 800189e:	b21a      	sxth	r2, r3
 80018a0:	7f7b      	ldrb	r3, [r7, #29]
 80018a2:	b21b      	sxth	r3, r3
 80018a4:	4313      	orrs	r3, r2
 80018a6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    int16_t gx_raw = (rawData[8] << 8) | rawData[9];
 80018a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018ac:	b21b      	sxth	r3, r3
 80018ae:	021b      	lsls	r3, r3, #8
 80018b0:	b21a      	sxth	r2, r3
 80018b2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80018b6:	b21b      	sxth	r3, r3
 80018b8:	4313      	orrs	r3, r2
 80018ba:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    int16_t gy_raw = (rawData[10] << 8) | rawData[11];
 80018bc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80018c0:	b21b      	sxth	r3, r3
 80018c2:	021b      	lsls	r3, r3, #8
 80018c4:	b21a      	sxth	r2, r3
 80018c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80018ca:	b21b      	sxth	r3, r3
 80018cc:	4313      	orrs	r3, r2
 80018ce:	857b      	strh	r3, [r7, #42]	@ 0x2a
    int16_t gz_raw = (rawData[12] << 8) | rawData[13];
 80018d0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80018d4:	b21b      	sxth	r3, r3
 80018d6:	021b      	lsls	r3, r3, #8
 80018d8:	b21a      	sxth	r2, r3
 80018da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80018de:	b21b      	sxth	r3, r3
 80018e0:	4313      	orrs	r3, r2
 80018e2:	853b      	strh	r3, [r7, #40]	@ 0x28

    // Convert raw to physical units (example: depends on sensitivity settings)
    *ax = ax_raw / 16384.0f;  // Assuming ±2g
 80018e4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff f8c9 	bl	8000a80 <__aeabi_i2f>
 80018ee:	4603      	mov	r3, r0
 80018f0:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff f9cb 	bl	8000c90 <__aeabi_fdiv>
 80018fa:	4603      	mov	r3, r0
 80018fc:	461a      	mov	r2, r3
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	601a      	str	r2, [r3, #0]
    *ay = ay_raw / 16384.0f;
 8001902:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff f8ba 	bl	8000a80 <__aeabi_i2f>
 800190c:	4603      	mov	r3, r0
 800190e:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff f9bc 	bl	8000c90 <__aeabi_fdiv>
 8001918:	4603      	mov	r3, r0
 800191a:	461a      	mov	r2, r3
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	601a      	str	r2, [r3, #0]
    *az = az_raw / 16384.0f;
 8001920:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff f8ab 	bl	8000a80 <__aeabi_i2f>
 800192a:	4603      	mov	r3, r0
 800192c:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff f9ad 	bl	8000c90 <__aeabi_fdiv>
 8001936:	4603      	mov	r3, r0
 8001938:	461a      	mov	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	601a      	str	r2, [r3, #0]
    *gx = gx_raw / 131.0f;    // Assuming ±250°/s
 800193e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff f89c 	bl	8000a80 <__aeabi_i2f>
 8001948:	4603      	mov	r3, r0
 800194a:	4915      	ldr	r1, [pc, #84]	@ (80019a0 <readIMUData+0x240>)
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff f99f 	bl	8000c90 <__aeabi_fdiv>
 8001952:	4603      	mov	r3, r0
 8001954:	461a      	mov	r2, r3
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	601a      	str	r2, [r3, #0]
    *gy = gy_raw / 131.0f;
 800195a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff f88e 	bl	8000a80 <__aeabi_i2f>
 8001964:	4603      	mov	r3, r0
 8001966:	490e      	ldr	r1, [pc, #56]	@ (80019a0 <readIMUData+0x240>)
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff f991 	bl	8000c90 <__aeabi_fdiv>
 800196e:	4603      	mov	r3, r0
 8001970:	461a      	mov	r2, r3
 8001972:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001974:	601a      	str	r2, [r3, #0]
    *gz = gz_raw / 131.0f;
 8001976:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff f880 	bl	8000a80 <__aeabi_i2f>
 8001980:	4603      	mov	r3, r0
 8001982:	4907      	ldr	r1, [pc, #28]	@ (80019a0 <readIMUData+0x240>)
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff f983 	bl	8000c90 <__aeabi_fdiv>
 800198a:	4603      	mov	r3, r0
 800198c:	461a      	mov	r2, r3
 800198e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001990:	601a      	str	r2, [r3, #0]
}
 8001992:	bf00      	nop
 8001994:	3738      	adds	r7, #56	@ 0x38
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40005800 	.word	0x40005800
 80019a0:	43030000 	.word	0x43030000

080019a4 <setAngles>:


void setAngles(float ax, float ay, float az,
               float gx, float gy, float gz,
               float* roll, float* pitch) {
 80019a4:	b5b0      	push	{r4, r5, r7, lr}
 80019a6:	b08a      	sub	sp, #40	@ 0x28
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	60b9      	str	r1, [r7, #8]
 80019ae:	607a      	str	r2, [r7, #4]
 80019b0:	603b      	str	r3, [r7, #0]

    // Compute roll and pitch from accelerometer (in degrees)
    float accel_roll  = atan2f(ay, az) * RAD_TO_DEG;
 80019b2:	6879      	ldr	r1, [r7, #4]
 80019b4:	68b8      	ldr	r0, [r7, #8]
 80019b6:	f000 fb03 	bl	8001fc0 <atan2f>
 80019ba:	4603      	mov	r3, r0
 80019bc:	494a      	ldr	r1, [pc, #296]	@ (8001ae8 <setAngles+0x144>)
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff f8b2 	bl	8000b28 <__aeabi_fmul>
 80019c4:	4603      	mov	r3, r0
 80019c6:	627b      	str	r3, [r7, #36]	@ 0x24
    float accel_pitch = atan2f(-ax, sqrtf(ay * ay + az * az)) * RAD_TO_DEG;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 80019ce:	68b9      	ldr	r1, [r7, #8]
 80019d0:	68b8      	ldr	r0, [r7, #8]
 80019d2:	f7ff f8a9 	bl	8000b28 <__aeabi_fmul>
 80019d6:	4603      	mov	r3, r0
 80019d8:	461d      	mov	r5, r3
 80019da:	6879      	ldr	r1, [r7, #4]
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7ff f8a3 	bl	8000b28 <__aeabi_fmul>
 80019e2:	4603      	mov	r3, r0
 80019e4:	4619      	mov	r1, r3
 80019e6:	4628      	mov	r0, r5
 80019e8:	f7fe ff96 	bl	8000918 <__addsf3>
 80019ec:	4603      	mov	r3, r0
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 fae8 	bl	8001fc4 <sqrtf>
 80019f4:	4603      	mov	r3, r0
 80019f6:	4619      	mov	r1, r3
 80019f8:	4620      	mov	r0, r4
 80019fa:	f000 fae1 	bl	8001fc0 <atan2f>
 80019fe:	4603      	mov	r3, r0
 8001a00:	4939      	ldr	r1, [pc, #228]	@ (8001ae8 <setAngles+0x144>)
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff f890 	bl	8000b28 <__aeabi_fmul>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	623b      	str	r3, [r7, #32]

    // Calculate delta time in seconds
    static uint32_t lastTime = 0;
    uint32_t now = SysTick->VAL;
 8001a0c:	4b37      	ldr	r3, [pc, #220]	@ (8001aec <setAngles+0x148>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	61fb      	str	r3, [r7, #28]
    float dt = (now - lastTime) / 8000000.0f;  // Assuming 8 MHz SysTick clock
 8001a12:	4b37      	ldr	r3, [pc, #220]	@ (8001af0 <setAngles+0x14c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	69fa      	ldr	r2, [r7, #28]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff f82c 	bl	8000a78 <__aeabi_ui2f>
 8001a20:	4603      	mov	r3, r0
 8001a22:	4934      	ldr	r1, [pc, #208]	@ (8001af4 <setAngles+0x150>)
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff f933 	bl	8000c90 <__aeabi_fdiv>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	61bb      	str	r3, [r7, #24]
    lastTime = now;
 8001a2e:	4a30      	ldr	r2, [pc, #192]	@ (8001af0 <setAngles+0x14c>)
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	6013      	str	r3, [r2, #0]

    // Complementary filter constant
    const float alpha = 0.98f;
 8001a34:	4b30      	ldr	r3, [pc, #192]	@ (8001af8 <setAngles+0x154>)
 8001a36:	617b      	str	r3, [r7, #20]

    // Integrate gyro data
    static float roll_cf = 0.0f;
    static float pitch_cf = 0.0f;

    roll_cf  = alpha * (roll_cf + gx * dt)  + (1 - alpha) * accel_roll;
 8001a38:	69b9      	ldr	r1, [r7, #24]
 8001a3a:	6838      	ldr	r0, [r7, #0]
 8001a3c:	f7ff f874 	bl	8000b28 <__aeabi_fmul>
 8001a40:	4603      	mov	r3, r0
 8001a42:	461a      	mov	r2, r3
 8001a44:	4b2d      	ldr	r3, [pc, #180]	@ (8001afc <setAngles+0x158>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4610      	mov	r0, r2
 8001a4c:	f7fe ff64 	bl	8000918 <__addsf3>
 8001a50:	4603      	mov	r3, r0
 8001a52:	6979      	ldr	r1, [r7, #20]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff f867 	bl	8000b28 <__aeabi_fmul>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	461c      	mov	r4, r3
 8001a5e:	6979      	ldr	r1, [r7, #20]
 8001a60:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001a64:	f7fe ff56 	bl	8000914 <__aeabi_fsub>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff f85b 	bl	8000b28 <__aeabi_fmul>
 8001a72:	4603      	mov	r3, r0
 8001a74:	4619      	mov	r1, r3
 8001a76:	4620      	mov	r0, r4
 8001a78:	f7fe ff4e 	bl	8000918 <__addsf3>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	461a      	mov	r2, r3
 8001a80:	4b1e      	ldr	r3, [pc, #120]	@ (8001afc <setAngles+0x158>)
 8001a82:	601a      	str	r2, [r3, #0]
    pitch_cf = alpha * (pitch_cf + gy * dt) + (1 - alpha) * accel_pitch;
 8001a84:	69b9      	ldr	r1, [r7, #24]
 8001a86:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001a88:	f7ff f84e 	bl	8000b28 <__aeabi_fmul>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	461a      	mov	r2, r3
 8001a90:	4b1b      	ldr	r3, [pc, #108]	@ (8001b00 <setAngles+0x15c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4619      	mov	r1, r3
 8001a96:	4610      	mov	r0, r2
 8001a98:	f7fe ff3e 	bl	8000918 <__addsf3>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	6979      	ldr	r1, [r7, #20]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff f841 	bl	8000b28 <__aeabi_fmul>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	461c      	mov	r4, r3
 8001aaa:	6979      	ldr	r1, [r7, #20]
 8001aac:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001ab0:	f7fe ff30 	bl	8000914 <__aeabi_fsub>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	6a39      	ldr	r1, [r7, #32]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff f835 	bl	8000b28 <__aeabi_fmul>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4620      	mov	r0, r4
 8001ac4:	f7fe ff28 	bl	8000918 <__addsf3>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	461a      	mov	r2, r3
 8001acc:	4b0c      	ldr	r3, [pc, #48]	@ (8001b00 <setAngles+0x15c>)
 8001ace:	601a      	str	r2, [r3, #0]

    *roll = roll_cf;
 8001ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8001afc <setAngles+0x158>)
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ad6:	601a      	str	r2, [r3, #0]
    *pitch = pitch_cf;
 8001ad8:	4b09      	ldr	r3, [pc, #36]	@ (8001b00 <setAngles+0x15c>)
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ade:	601a      	str	r2, [r3, #0]
}
 8001ae0:	bf00      	nop
 8001ae2:	3728      	adds	r7, #40	@ 0x28
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ae8:	42652ee1 	.word	0x42652ee1
 8001aec:	e000e010 	.word	0xe000e010
 8001af0:	200000c0 	.word	0x200000c0
 8001af4:	4af42400 	.word	0x4af42400
 8001af8:	3f7ae148 	.word	0x3f7ae148
 8001afc:	200000c4 	.word	0x200000c4
 8001b00:	200000c8 	.word	0x200000c8

08001b04 <getcurrentPosition>:
    *roll = Kalman_getAngle(&kalmanRoll, accel_roll, gx, dt);
    *pitch = Kalman_getAngle(&kalmanPitch, accel_pitch, gy, dt);
}
 */

uint16_t getcurrentPosition(){ return getADCVal(1);}
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	2001      	movs	r0, #1
 8001b0a:	f7ff fc8f 	bl	800142c <getADCVal>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4618      	mov	r0, r3
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	0000      	movs	r0, r0
	...

08001b18 <PIDController>:

// PID -> u(t) = Kp * E(t) + Ki * ∫E(t)dt + Kd * dE(t)/dt

void PIDController() {
 8001b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b1c:	b089      	sub	sp, #36	@ 0x24
 8001b1e:	af04      	add	r7, sp, #16
    int count = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	60fb      	str	r3, [r7, #12]

    while ((fabs(ref - curr) > TOLERANCE) && (count++ < 10000)) {
 8001b24:	e19c      	b.n	8001e60 <PIDController+0x348>

    	if (fabs(prevRef - ref) > RESET_THRESHOLD){
 8001b26:	4b82      	ldr	r3, [pc, #520]	@ (8001d30 <PIDController+0x218>)
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	4b82      	ldr	r3, [pc, #520]	@ (8001d34 <PIDController+0x21c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fd89 	bl	8000648 <__aeabi_i2d>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	4614      	mov	r4, r2
 8001b3c:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001b40:	f04f 0200 	mov.w	r2, #0
 8001b44:	4b7c      	ldr	r3, [pc, #496]	@ (8001d38 <PIDController+0x220>)
 8001b46:	4620      	mov	r0, r4
 8001b48:	4629      	mov	r1, r5
 8001b4a:	f7fe fe65 	bl	8000818 <__aeabi_dcmpgt>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d005      	beq.n	8001b60 <PIDController+0x48>
    		errDerivative =0;
 8001b54:	4b79      	ldr	r3, [pc, #484]	@ (8001d3c <PIDController+0x224>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
    		errIntegral = 0;
 8001b5a:	4b79      	ldr	r3, [pc, #484]	@ (8001d40 <PIDController+0x228>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]

    	}

        curr = getcurrentPosition();
 8001b60:	f7ff ffd0 	bl	8001b04 <getcurrentPosition>
 8001b64:	4603      	mov	r3, r0
 8001b66:	461a      	mov	r2, r3
 8001b68:	4b76      	ldr	r3, [pc, #472]	@ (8001d44 <PIDController+0x22c>)
 8001b6a:	601a      	str	r2, [r3, #0]
        err = ref - curr;
 8001b6c:	4b71      	ldr	r3, [pc, #452]	@ (8001d34 <PIDController+0x21c>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	4b74      	ldr	r3, [pc, #464]	@ (8001d44 <PIDController+0x22c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	4a74      	ldr	r2, [pc, #464]	@ (8001d48 <PIDController+0x230>)
 8001b78:	6013      	str	r3, [r2, #0]

        // Enforce limits and prevent overshooting
        if ((curr <= LOWER_LIMIT && err < 0) ||
 8001b7a:	4b72      	ldr	r3, [pc, #456]	@ (8001d44 <PIDController+0x22c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f240 421a 	movw	r2, #1050	@ 0x41a
 8001b82:	4293      	cmp	r3, r2
 8001b84:	dc03      	bgt.n	8001b8e <PIDController+0x76>
 8001b86:	4b70      	ldr	r3, [pc, #448]	@ (8001d48 <PIDController+0x230>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	db16      	blt.n	8001bbc <PIDController+0xa4>
            (curr >= UPPER_LIMIT && err > 0) ||
 8001b8e:	4b6d      	ldr	r3, [pc, #436]	@ (8001d44 <PIDController+0x22c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
        if ((curr <= LOWER_LIMIT && err < 0) ||
 8001b92:	f640 5247 	movw	r2, #3399	@ 0xd47
 8001b96:	4293      	cmp	r3, r2
 8001b98:	dd03      	ble.n	8001ba2 <PIDController+0x8a>
            (curr >= UPPER_LIMIT && err > 0) ||
 8001b9a:	4b6b      	ldr	r3, [pc, #428]	@ (8001d48 <PIDController+0x230>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	dc0c      	bgt.n	8001bbc <PIDController+0xa4>
            curr < LOWER_LIMIT ||
 8001ba2:	4b68      	ldr	r3, [pc, #416]	@ (8001d44 <PIDController+0x22c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
            (curr >= UPPER_LIMIT && err > 0) ||
 8001ba6:	f240 4219 	movw	r2, #1049	@ 0x419
 8001baa:	4293      	cmp	r3, r2
 8001bac:	dd06      	ble.n	8001bbc <PIDController+0xa4>
            curr > UPPER_LIMIT) {
 8001bae:	4b65      	ldr	r3, [pc, #404]	@ (8001d44 <PIDController+0x22c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
            curr < LOWER_LIMIT ||
 8001bb2:	f640 5248 	movw	r2, #3400	@ 0xd48
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	f340 80a0 	ble.w	8001cfc <PIDController+0x1e4>

            pressBreak();        // Emergency stop
 8001bbc:	f7ff fc96 	bl	80014ec <pressBreak>

            // Wait until ref is set to move AWAY from the limit
            while (1) {
                curr = getcurrentPosition();
 8001bc0:	f7ff ffa0 	bl	8001b04 <getcurrentPosition>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	4b5e      	ldr	r3, [pc, #376]	@ (8001d44 <PIDController+0x22c>)
 8001bca:	601a      	str	r2, [r3, #0]
            	readIMUData(&ax, &ay, &az, &gx, &gy, &gz);
 8001bcc:	4b5f      	ldr	r3, [pc, #380]	@ (8001d4c <PIDController+0x234>)
 8001bce:	9301      	str	r3, [sp, #4]
 8001bd0:	4b5f      	ldr	r3, [pc, #380]	@ (8001d50 <PIDController+0x238>)
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	4b5f      	ldr	r3, [pc, #380]	@ (8001d54 <PIDController+0x23c>)
 8001bd6:	4a60      	ldr	r2, [pc, #384]	@ (8001d58 <PIDController+0x240>)
 8001bd8:	4960      	ldr	r1, [pc, #384]	@ (8001d5c <PIDController+0x244>)
 8001bda:	4861      	ldr	r0, [pc, #388]	@ (8001d60 <PIDController+0x248>)
 8001bdc:	f7ff fdc0 	bl	8001760 <readIMUData>
            	setAngles(ax, ay, az, gx, gy, gz, &roll, &pitch);
 8001be0:	4b5f      	ldr	r3, [pc, #380]	@ (8001d60 <PIDController+0x248>)
 8001be2:	6818      	ldr	r0, [r3, #0]
 8001be4:	4b5d      	ldr	r3, [pc, #372]	@ (8001d5c <PIDController+0x244>)
 8001be6:	6819      	ldr	r1, [r3, #0]
 8001be8:	4b5b      	ldr	r3, [pc, #364]	@ (8001d58 <PIDController+0x240>)
 8001bea:	681e      	ldr	r6, [r3, #0]
 8001bec:	4b59      	ldr	r3, [pc, #356]	@ (8001d54 <PIDController+0x23c>)
 8001bee:	f8d3 c000 	ldr.w	ip, [r3]
 8001bf2:	4b57      	ldr	r3, [pc, #348]	@ (8001d50 <PIDController+0x238>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a55      	ldr	r2, [pc, #340]	@ (8001d4c <PIDController+0x234>)
 8001bf8:	6812      	ldr	r2, [r2, #0]
 8001bfa:	f8df e168 	ldr.w	lr, [pc, #360]	@ 8001d64 <PIDController+0x24c>
 8001bfe:	f8cd e00c 	str.w	lr, [sp, #12]
 8001c02:	f8df e164 	ldr.w	lr, [pc, #356]	@ 8001d68 <PIDController+0x250>
 8001c06:	f8cd e008 	str.w	lr, [sp, #8]
 8001c0a:	9201      	str	r2, [sp, #4]
 8001c0c:	9300      	str	r3, [sp, #0]
 8001c0e:	4663      	mov	r3, ip
 8001c10:	4632      	mov	r2, r6
 8001c12:	f7ff fec7 	bl	80019a4 <setAngles>

            	float angle_deg =0;
 8001c16:	f04f 0300 	mov.w	r3, #0
 8001c1a:	60bb      	str	r3, [r7, #8]
            		if (fabs(roll) > STABILITY_TOLERANCE){
 8001c1c:	4b52      	ldr	r3, [pc, #328]	@ (8001d68 <PIDController+0x250>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c24:	4951      	ldr	r1, [pc, #324]	@ (8001d6c <PIDController+0x254>)
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff f93a 	bl	8000ea0 <__aeabi_fcmpgt>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d002      	beq.n	8001c38 <PIDController+0x120>
            			    angle_deg = roll;
 8001c32:	4b4d      	ldr	r3, [pc, #308]	@ (8001d68 <PIDController+0x250>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	60bb      	str	r3, [r7, #8]
            			}
            			if (fabs(pitch) > STABILITY_TOLERANCE){
 8001c38:	4b4a      	ldr	r3, [pc, #296]	@ (8001d64 <PIDController+0x24c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c40:	494a      	ldr	r1, [pc, #296]	@ (8001d6c <PIDController+0x254>)
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff f92c 	bl	8000ea0 <__aeabi_fcmpgt>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d002      	beq.n	8001c54 <PIDController+0x13c>
            				angle_deg = pitch;
 8001c4e:	4b45      	ldr	r3, [pc, #276]	@ (8001d64 <PIDController+0x24c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	60bb      	str	r3, [r7, #8]
            			}
            			if (fabs(yaw) > STABILITY_TOLERANCE){
 8001c54:	4b46      	ldr	r3, [pc, #280]	@ (8001d70 <PIDController+0x258>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c5c:	4943      	ldr	r1, [pc, #268]	@ (8001d6c <PIDController+0x254>)
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff f91e 	bl	8000ea0 <__aeabi_fcmpgt>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d002      	beq.n	8001c70 <PIDController+0x158>
            				angle_deg = yaw;
 8001c6a:	4b41      	ldr	r3, [pc, #260]	@ (8001d70 <PIDController+0x258>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	60bb      	str	r3, [r7, #8]
            			}

            		ref = (uint16_t) (-13.0556 * angle_deg + 3400);
 8001c70:	68b8      	ldr	r0, [r7, #8]
 8001c72:	f7fe fcfb 	bl	800066c <__aeabi_f2d>
 8001c76:	a32a      	add	r3, pc, #168	@ (adr r3, 8001d20 <PIDController+0x208>)
 8001c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7c:	f7fe fa68 	bl	8000150 <__aeabi_dmul>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	a327      	add	r3, pc, #156	@ (adr r3, 8001d28 <PIDController+0x210>)
 8001c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c8e:	f7fe fb8f 	bl	80003b0 <__adddf3>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4610      	mov	r0, r2
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f7fe fdc7 	bl	800082c <__aeabi_d2uiz>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	4b23      	ldr	r3, [pc, #140]	@ (8001d34 <PIDController+0x21c>)
 8001ca6:	601a      	str	r2, [r3, #0]
                err = ref - curr;
 8001ca8:	4b22      	ldr	r3, [pc, #136]	@ (8001d34 <PIDController+0x21c>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b25      	ldr	r3, [pc, #148]	@ (8001d44 <PIDController+0x22c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	4a25      	ldr	r2, [pc, #148]	@ (8001d48 <PIDController+0x230>)
 8001cb4:	6013      	str	r3, [r2, #0]

                if ((curr > LOWER_LIMIT && err > 0) ||
 8001cb6:	4b23      	ldr	r3, [pc, #140]	@ (8001d44 <PIDController+0x22c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f240 421a 	movw	r2, #1050	@ 0x41a
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	dd03      	ble.n	8001cca <PIDController+0x1b2>
 8001cc2:	4b21      	ldr	r3, [pc, #132]	@ (8001d48 <PIDController+0x230>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	dc18      	bgt.n	8001cfc <PIDController+0x1e4>
                    (curr < UPPER_LIMIT && err < 0)) {
 8001cca:	4b1e      	ldr	r3, [pc, #120]	@ (8001d44 <PIDController+0x22c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
                if ((curr > LOWER_LIMIT && err > 0) ||
 8001cce:	f640 5247 	movw	r2, #3399	@ 0xd47
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	dc03      	bgt.n	8001cde <PIDController+0x1c6>
                    (curr < UPPER_LIMIT && err < 0)) {
 8001cd6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d48 <PIDController+0x230>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	db0e      	blt.n	8001cfc <PIDController+0x1e4>
                    break; // Safe to resume
                }

                if (ref > LOWER_LIMIT && ref < UPPER_LIMIT) break;
 8001cde:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <PIDController+0x21c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f240 421a 	movw	r2, #1050	@ 0x41a
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	f77f af6a 	ble.w	8001bc0 <PIDController+0xa8>
 8001cec:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <PIDController+0x21c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f640 5247 	movw	r2, #3399	@ 0xd47
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	dd00      	ble.n	8001cfa <PIDController+0x1e2>
            while (1) {
 8001cf8:	e762      	b.n	8001bc0 <PIDController+0xa8>
                if (ref > LOWER_LIMIT && ref < UPPER_LIMIT) break;
 8001cfa:	bf00      	nop
            }
        }


        errIntegral += err;
 8001cfc:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <PIDController+0x228>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	4b11      	ldr	r3, [pc, #68]	@ (8001d48 <PIDController+0x230>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4413      	add	r3, r2
 8001d06:	4a0e      	ldr	r2, [pc, #56]	@ (8001d40 <PIDController+0x228>)
 8001d08:	6013      	str	r3, [r2, #0]
        if (errIntegral > 1000) errIntegral = 1000;
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d40 <PIDController+0x228>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d12:	dd2f      	ble.n	8001d74 <PIDController+0x25c>
 8001d14:	4b0a      	ldr	r3, [pc, #40]	@ (8001d40 <PIDController+0x228>)
 8001d16:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	e032      	b.n	8001d84 <PIDController+0x26c>
 8001d1e:	bf00      	nop
 8001d20:	9a6b50b1 	.word	0x9a6b50b1
 8001d24:	c02a1c77 	.word	0xc02a1c77
 8001d28:	00000000 	.word	0x00000000
 8001d2c:	40aa9000 	.word	0x40aa9000
 8001d30:	20000090 	.word	0x20000090
 8001d34:	2000008c 	.word	0x2000008c
 8001d38:	406f4000 	.word	0x406f4000
 8001d3c:	2000007c 	.word	0x2000007c
 8001d40:	20000080 	.word	0x20000080
 8001d44:	20000094 	.word	0x20000094
 8001d48:	20000088 	.word	0x20000088
 8001d4c:	200000bc 	.word	0x200000bc
 8001d50:	200000b8 	.word	0x200000b8
 8001d54:	200000b4 	.word	0x200000b4
 8001d58:	200000b0 	.word	0x200000b0
 8001d5c:	200000ac 	.word	0x200000ac
 8001d60:	200000a8 	.word	0x200000a8
 8001d64:	200000a0 	.word	0x200000a0
 8001d68:	2000009c 	.word	0x2000009c
 8001d6c:	41200000 	.word	0x41200000
 8001d70:	200000a4 	.word	0x200000a4
        else if (errIntegral < -1000) errIntegral = -1000;
 8001d74:	4b4f      	ldr	r3, [pc, #316]	@ (8001eb4 <PIDController+0x39c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8001d7c:	da02      	bge.n	8001d84 <PIDController+0x26c>
 8001d7e:	4b4d      	ldr	r3, [pc, #308]	@ (8001eb4 <PIDController+0x39c>)
 8001d80:	4a4d      	ldr	r2, [pc, #308]	@ (8001eb8 <PIDController+0x3a0>)
 8001d82:	601a      	str	r2, [r3, #0]

        errDerivative = err - prevErr;
 8001d84:	4b4d      	ldr	r3, [pc, #308]	@ (8001ebc <PIDController+0x3a4>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4b4d      	ldr	r3, [pc, #308]	@ (8001ec0 <PIDController+0x3a8>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	4a4d      	ldr	r2, [pc, #308]	@ (8001ec4 <PIDController+0x3ac>)
 8001d90:	6013      	str	r3, [r2, #0]
        prevErr = err;
 8001d92:	4b4a      	ldr	r3, [pc, #296]	@ (8001ebc <PIDController+0x3a4>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a4a      	ldr	r2, [pc, #296]	@ (8001ec0 <PIDController+0x3a8>)
 8001d98:	6013      	str	r3, [r2, #0]

        u = Kp * err + Ki * errIntegral + Kd * errDerivative;
 8001d9a:	4b48      	ldr	r3, [pc, #288]	@ (8001ebc <PIDController+0x3a4>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe fe6e 	bl	8000a80 <__aeabi_i2f>
 8001da4:	4602      	mov	r2, r0
 8001da6:	4b48      	ldr	r3, [pc, #288]	@ (8001ec8 <PIDController+0x3b0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4619      	mov	r1, r3
 8001dac:	4610      	mov	r0, r2
 8001dae:	f7fe febb 	bl	8000b28 <__aeabi_fmul>
 8001db2:	4603      	mov	r3, r0
 8001db4:	461e      	mov	r6, r3
 8001db6:	4b3f      	ldr	r3, [pc, #252]	@ (8001eb4 <PIDController+0x39c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7fe fe60 	bl	8000a80 <__aeabi_i2f>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	4b42      	ldr	r3, [pc, #264]	@ (8001ecc <PIDController+0x3b4>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4610      	mov	r0, r2
 8001dca:	f7fe fead 	bl	8000b28 <__aeabi_fmul>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4630      	mov	r0, r6
 8001dd4:	f7fe fda0 	bl	8000918 <__addsf3>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	461e      	mov	r6, r3
 8001ddc:	4b39      	ldr	r3, [pc, #228]	@ (8001ec4 <PIDController+0x3ac>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7fe fe4d 	bl	8000a80 <__aeabi_i2f>
 8001de6:	4602      	mov	r2, r0
 8001de8:	4b39      	ldr	r3, [pc, #228]	@ (8001ed0 <PIDController+0x3b8>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4619      	mov	r1, r3
 8001dee:	4610      	mov	r0, r2
 8001df0:	f7fe fe9a 	bl	8000b28 <__aeabi_fmul>
 8001df4:	4603      	mov	r3, r0
 8001df6:	4619      	mov	r1, r3
 8001df8:	4630      	mov	r0, r6
 8001dfa:	f7fe fd8d 	bl	8000918 <__addsf3>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff f86d 	bl	8000ee0 <__aeabi_f2iz>
 8001e06:	4603      	mov	r3, r0
 8001e08:	4a32      	ldr	r2, [pc, #200]	@ (8001ed4 <PIDController+0x3bc>)
 8001e0a:	6013      	str	r3, [r2, #0]

        float duty = fabs(u);
 8001e0c:	4b31      	ldr	r3, [pc, #196]	@ (8001ed4 <PIDController+0x3bc>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7fe fc19 	bl	8000648 <__aeabi_i2d>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f7fe fd25 	bl	800086c <__aeabi_d2f>
 8001e22:	4603      	mov	r3, r0
 8001e24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e28:	607b      	str	r3, [r7, #4]
        duty = duty > 100.0f ? 100.0f : duty;  // Clamp to 100
 8001e2a:	492b      	ldr	r1, [pc, #172]	@ (8001ed8 <PIDController+0x3c0>)
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f7ff f837 	bl	8000ea0 <__aeabi_fcmpgt>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <PIDController+0x324>
 8001e38:	4b27      	ldr	r3, [pc, #156]	@ (8001ed8 <PIDController+0x3c0>)
 8001e3a:	e000      	b.n	8001e3e <PIDController+0x326>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	607b      	str	r3, [r7, #4]

        freeMotor();  // Remove brake
 8001e40:	f7ff fb62 	bl	8001508 <freeMotor>

        if (u > 0) {
 8001e44:	4b23      	ldr	r3, [pc, #140]	@ (8001ed4 <PIDController+0x3bc>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	dd03      	ble.n	8001e54 <PIDController+0x33c>
            setRotationDir(1);  // Clockwise
 8001e4c:	2001      	movs	r0, #1
 8001e4e:	f7ff fb2d 	bl	80014ac <setRotationDir>
 8001e52:	e002      	b.n	8001e5a <PIDController+0x342>
        } else {
            setRotationDir(0);  // Counter-clockwise
 8001e54:	2000      	movs	r0, #0
 8001e56:	f7ff fb29 	bl	80014ac <setRotationDir>
        }

        writePWM(duty);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff fbae 	bl	80015bc <writePWM>
    while ((fabs(ref - curr) > TOLERANCE) && (count++ < 10000)) {
 8001e60:	4b1e      	ldr	r3, [pc, #120]	@ (8001edc <PIDController+0x3c4>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee0 <PIDController+0x3c8>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe fbec 	bl	8000648 <__aeabi_i2d>
 8001e70:	4602      	mov	r2, r0
 8001e72:	460b      	mov	r3, r1
 8001e74:	4690      	mov	r8, r2
 8001e76:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	4b19      	ldr	r3, [pc, #100]	@ (8001ee4 <PIDController+0x3cc>)
 8001e80:	4640      	mov	r0, r8
 8001e82:	4649      	mov	r1, r9
 8001e84:	f7fe fcc8 	bl	8000818 <__aeabi_dcmpgt>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d007      	beq.n	8001e9e <PIDController+0x386>
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	1c5a      	adds	r2, r3, #1
 8001e92:	60fa      	str	r2, [r7, #12]
 8001e94:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	f77f ae44 	ble.w	8001b26 <PIDController+0xe>

    }

    // Stop motor and show finish (BLUE ON)
    pressBreak();
 8001e9e:	f7ff fb25 	bl	80014ec <pressBreak>
    prevRef = ref;
 8001ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8001edc <PIDController+0x3c4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a10      	ldr	r2, [pc, #64]	@ (8001ee8 <PIDController+0x3d0>)
 8001ea8:	6013      	str	r3, [r2, #0]
}
 8001eaa:	bf00      	nop
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001eb4:	20000080 	.word	0x20000080
 8001eb8:	fffffc18 	.word	0xfffffc18
 8001ebc:	20000088 	.word	0x20000088
 8001ec0:	20000084 	.word	0x20000084
 8001ec4:	2000007c 	.word	0x2000007c
 8001ec8:	20000070 	.word	0x20000070
 8001ecc:	20000074 	.word	0x20000074
 8001ed0:	20000078 	.word	0x20000078
 8001ed4:	20000098 	.word	0x20000098
 8001ed8:	42c80000 	.word	0x42c80000
 8001edc:	2000008c 	.word	0x2000008c
 8001ee0:	20000094 	.word	0x20000094
 8001ee4:	40418000 	.word	0x40418000
 8001ee8:	20000090 	.word	0x20000090

08001eec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ef0:	bf00      	nop
 8001ef2:	e7fd      	b.n	8001ef0 <NMI_Handler+0x4>

08001ef4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <HardFault_Handler+0x4>

08001efc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <MemManage_Handler+0x4>

08001f04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <BusFault_Handler+0x4>

08001f0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <UsageFault_Handler+0x4>

08001f14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bc80      	pop	{r7}
 8001f1e:	4770      	bx	lr

08001f20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bc80      	pop	{r7}
 8001f2a:	4770      	bx	lr

08001f2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr

08001f38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f3c:	f000 f82e 	bl	8001f9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr

08001f50 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f50:	f7ff fff8 	bl	8001f44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f54:	480b      	ldr	r0, [pc, #44]	@ (8001f84 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f56:	490c      	ldr	r1, [pc, #48]	@ (8001f88 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f58:	4a0c      	ldr	r2, [pc, #48]	@ (8001f8c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f5c:	e002      	b.n	8001f64 <LoopCopyDataInit>

08001f5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f62:	3304      	adds	r3, #4

08001f64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f68:	d3f9      	bcc.n	8001f5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f6a:	4a09      	ldr	r2, [pc, #36]	@ (8001f90 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f6c:	4c09      	ldr	r4, [pc, #36]	@ (8001f94 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f70:	e001      	b.n	8001f76 <LoopFillZerobss>

08001f72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f74:	3204      	adds	r2, #4

08001f76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f78:	d3fb      	bcc.n	8001f72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f7a:	f000 fa4b 	bl	8002414 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f7e:	f7fe fff7 	bl	8000f70 <main>
  bx lr
 8001f82:	4770      	bx	lr
  ldr r0, =_sdata
 8001f84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f88:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8001f8c:	080024bc 	.word	0x080024bc
  ldr r2, =_sbss
 8001f90:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8001f94:	20000208 	.word	0x20000208

08001f98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f98:	e7fe      	b.n	8001f98 <ADC1_2_IRQHandler>
	...

08001f9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fa0:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <HAL_IncTick+0x1c>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	4b05      	ldr	r3, [pc, #20]	@ (8001fbc <HAL_IncTick+0x20>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4413      	add	r3, r2
 8001fac:	4a03      	ldr	r2, [pc, #12]	@ (8001fbc <HAL_IncTick+0x20>)
 8001fae:	6013      	str	r3, [r2, #0]
}
 8001fb0:	bf00      	nop
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr
 8001fb8:	20000000 	.word	0x20000000
 8001fbc:	200000cc 	.word	0x200000cc

08001fc0 <atan2f>:
 8001fc0:	f000 b88a 	b.w	80020d8 <__ieee754_atan2f>

08001fc4 <sqrtf>:
 8001fc4:	b538      	push	{r3, r4, r5, lr}
 8001fc6:	4605      	mov	r5, r0
 8001fc8:	f000 f816 	bl	8001ff8 <__ieee754_sqrtf>
 8001fcc:	4629      	mov	r1, r5
 8001fce:	4604      	mov	r4, r0
 8001fd0:	4628      	mov	r0, r5
 8001fd2:	f7fe ff6f 	bl	8000eb4 <__aeabi_fcmpun>
 8001fd6:	b968      	cbnz	r0, 8001ff4 <sqrtf+0x30>
 8001fd8:	2100      	movs	r1, #0
 8001fda:	4628      	mov	r0, r5
 8001fdc:	f7fe ff42 	bl	8000e64 <__aeabi_fcmplt>
 8001fe0:	b140      	cbz	r0, 8001ff4 <sqrtf+0x30>
 8001fe2:	f000 fa11 	bl	8002408 <__errno>
 8001fe6:	2321      	movs	r3, #33	@ 0x21
 8001fe8:	2100      	movs	r1, #0
 8001fea:	6003      	str	r3, [r0, #0]
 8001fec:	4608      	mov	r0, r1
 8001fee:	f7fe fe4f 	bl	8000c90 <__aeabi_fdiv>
 8001ff2:	4604      	mov	r4, r0
 8001ff4:	4620      	mov	r0, r4
 8001ff6:	bd38      	pop	{r3, r4, r5, pc}

08001ff8 <__ieee754_sqrtf>:
 8001ff8:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8001ffc:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8002000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002004:	4603      	mov	r3, r0
 8002006:	4604      	mov	r4, r0
 8002008:	d30a      	bcc.n	8002020 <__ieee754_sqrtf+0x28>
 800200a:	4601      	mov	r1, r0
 800200c:	f7fe fd8c 	bl	8000b28 <__aeabi_fmul>
 8002010:	4601      	mov	r1, r0
 8002012:	4620      	mov	r0, r4
 8002014:	f7fe fc80 	bl	8000918 <__addsf3>
 8002018:	4604      	mov	r4, r0
 800201a:	4620      	mov	r0, r4
 800201c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002020:	2a00      	cmp	r2, #0
 8002022:	d0fa      	beq.n	800201a <__ieee754_sqrtf+0x22>
 8002024:	2800      	cmp	r0, #0
 8002026:	da06      	bge.n	8002036 <__ieee754_sqrtf+0x3e>
 8002028:	4601      	mov	r1, r0
 800202a:	f7fe fc73 	bl	8000914 <__aeabi_fsub>
 800202e:	4601      	mov	r1, r0
 8002030:	f7fe fe2e 	bl	8000c90 <__aeabi_fdiv>
 8002034:	e7f0      	b.n	8002018 <__ieee754_sqrtf+0x20>
 8002036:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 800203a:	d03c      	beq.n	80020b6 <__ieee754_sqrtf+0xbe>
 800203c:	15c2      	asrs	r2, r0, #23
 800203e:	2400      	movs	r4, #0
 8002040:	2019      	movs	r0, #25
 8002042:	4626      	mov	r6, r4
 8002044:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8002048:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800204c:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8002050:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002054:	07d2      	lsls	r2, r2, #31
 8002056:	bf58      	it	pl
 8002058:	005b      	lslpl	r3, r3, #1
 800205a:	106d      	asrs	r5, r5, #1
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	1872      	adds	r2, r6, r1
 8002060:	429a      	cmp	r2, r3
 8002062:	bfcf      	iteee	gt
 8002064:	461a      	movgt	r2, r3
 8002066:	1856      	addle	r6, r2, r1
 8002068:	1864      	addle	r4, r4, r1
 800206a:	1a9a      	suble	r2, r3, r2
 800206c:	3801      	subs	r0, #1
 800206e:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8002072:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8002076:	d1f2      	bne.n	800205e <__ieee754_sqrtf+0x66>
 8002078:	b1ba      	cbz	r2, 80020aa <__ieee754_sqrtf+0xb2>
 800207a:	4e15      	ldr	r6, [pc, #84]	@ (80020d0 <__ieee754_sqrtf+0xd8>)
 800207c:	4f15      	ldr	r7, [pc, #84]	@ (80020d4 <__ieee754_sqrtf+0xdc>)
 800207e:	6830      	ldr	r0, [r6, #0]
 8002080:	6839      	ldr	r1, [r7, #0]
 8002082:	f7fe fc47 	bl	8000914 <__aeabi_fsub>
 8002086:	f8d6 8000 	ldr.w	r8, [r6]
 800208a:	4601      	mov	r1, r0
 800208c:	4640      	mov	r0, r8
 800208e:	f7fe fef3 	bl	8000e78 <__aeabi_fcmple>
 8002092:	b150      	cbz	r0, 80020aa <__ieee754_sqrtf+0xb2>
 8002094:	6830      	ldr	r0, [r6, #0]
 8002096:	6839      	ldr	r1, [r7, #0]
 8002098:	f7fe fc3e 	bl	8000918 <__addsf3>
 800209c:	6836      	ldr	r6, [r6, #0]
 800209e:	4601      	mov	r1, r0
 80020a0:	4630      	mov	r0, r6
 80020a2:	f7fe fedf 	bl	8000e64 <__aeabi_fcmplt>
 80020a6:	b170      	cbz	r0, 80020c6 <__ieee754_sqrtf+0xce>
 80020a8:	3402      	adds	r4, #2
 80020aa:	1064      	asrs	r4, r4, #1
 80020ac:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 80020b0:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 80020b4:	e7b1      	b.n	800201a <__ieee754_sqrtf+0x22>
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	0218      	lsls	r0, r3, #8
 80020ba:	460a      	mov	r2, r1
 80020bc:	f101 0101 	add.w	r1, r1, #1
 80020c0:	d5f9      	bpl.n	80020b6 <__ieee754_sqrtf+0xbe>
 80020c2:	4252      	negs	r2, r2
 80020c4:	e7bb      	b.n	800203e <__ieee754_sqrtf+0x46>
 80020c6:	3401      	adds	r4, #1
 80020c8:	f024 0401 	bic.w	r4, r4, #1
 80020cc:	e7ed      	b.n	80020aa <__ieee754_sqrtf+0xb2>
 80020ce:	bf00      	nop
 80020d0:	08002478 	.word	0x08002478
 80020d4:	08002474 	.word	0x08002474

080020d8 <__ieee754_atan2f>:
 80020d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020da:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80020de:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 80020e2:	4603      	mov	r3, r0
 80020e4:	d805      	bhi.n	80020f2 <__ieee754_atan2f+0x1a>
 80020e6:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80020ea:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80020ee:	4607      	mov	r7, r0
 80020f0:	d904      	bls.n	80020fc <__ieee754_atan2f+0x24>
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7fe fc10 	bl	8000918 <__addsf3>
 80020f8:	4603      	mov	r3, r0
 80020fa:	e010      	b.n	800211e <__ieee754_atan2f+0x46>
 80020fc:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 8002100:	d103      	bne.n	800210a <__ieee754_atan2f+0x32>
 8002102:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002106:	f000 b86f 	b.w	80021e8 <atanf>
 800210a:	178c      	asrs	r4, r1, #30
 800210c:	f004 0402 	and.w	r4, r4, #2
 8002110:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8002114:	b92a      	cbnz	r2, 8002122 <__ieee754_atan2f+0x4a>
 8002116:	2c02      	cmp	r4, #2
 8002118:	d04b      	beq.n	80021b2 <__ieee754_atan2f+0xda>
 800211a:	2c03      	cmp	r4, #3
 800211c:	d04b      	beq.n	80021b6 <__ieee754_atan2f+0xde>
 800211e:	4618      	mov	r0, r3
 8002120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002122:	b91e      	cbnz	r6, 800212c <__ieee754_atan2f+0x54>
 8002124:	2f00      	cmp	r7, #0
 8002126:	db4c      	blt.n	80021c2 <__ieee754_atan2f+0xea>
 8002128:	4b27      	ldr	r3, [pc, #156]	@ (80021c8 <__ieee754_atan2f+0xf0>)
 800212a:	e7f8      	b.n	800211e <__ieee754_atan2f+0x46>
 800212c:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8002130:	d10e      	bne.n	8002150 <__ieee754_atan2f+0x78>
 8002132:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8002136:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 800213a:	d105      	bne.n	8002148 <__ieee754_atan2f+0x70>
 800213c:	2c02      	cmp	r4, #2
 800213e:	d83c      	bhi.n	80021ba <__ieee754_atan2f+0xe2>
 8002140:	4b22      	ldr	r3, [pc, #136]	@ (80021cc <__ieee754_atan2f+0xf4>)
 8002142:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002146:	e7ea      	b.n	800211e <__ieee754_atan2f+0x46>
 8002148:	2c02      	cmp	r4, #2
 800214a:	d838      	bhi.n	80021be <__ieee754_atan2f+0xe6>
 800214c:	4b20      	ldr	r3, [pc, #128]	@ (80021d0 <__ieee754_atan2f+0xf8>)
 800214e:	e7f8      	b.n	8002142 <__ieee754_atan2f+0x6a>
 8002150:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8002154:	d0e6      	beq.n	8002124 <__ieee754_atan2f+0x4c>
 8002156:	1b92      	subs	r2, r2, r6
 8002158:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 800215c:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8002160:	da17      	bge.n	8002192 <__ieee754_atan2f+0xba>
 8002162:	2900      	cmp	r1, #0
 8002164:	da01      	bge.n	800216a <__ieee754_atan2f+0x92>
 8002166:	303c      	adds	r0, #60	@ 0x3c
 8002168:	db15      	blt.n	8002196 <__ieee754_atan2f+0xbe>
 800216a:	4618      	mov	r0, r3
 800216c:	f7fe fd90 	bl	8000c90 <__aeabi_fdiv>
 8002170:	f000 f946 	bl	8002400 <fabsf>
 8002174:	f000 f838 	bl	80021e8 <atanf>
 8002178:	4603      	mov	r3, r0
 800217a:	2c01      	cmp	r4, #1
 800217c:	d00d      	beq.n	800219a <__ieee754_atan2f+0xc2>
 800217e:	2c02      	cmp	r4, #2
 8002180:	d00e      	beq.n	80021a0 <__ieee754_atan2f+0xc8>
 8002182:	2c00      	cmp	r4, #0
 8002184:	d0cb      	beq.n	800211e <__ieee754_atan2f+0x46>
 8002186:	4913      	ldr	r1, [pc, #76]	@ (80021d4 <__ieee754_atan2f+0xfc>)
 8002188:	4618      	mov	r0, r3
 800218a:	f7fe fbc5 	bl	8000918 <__addsf3>
 800218e:	4912      	ldr	r1, [pc, #72]	@ (80021d8 <__ieee754_atan2f+0x100>)
 8002190:	e00c      	b.n	80021ac <__ieee754_atan2f+0xd4>
 8002192:	4b0d      	ldr	r3, [pc, #52]	@ (80021c8 <__ieee754_atan2f+0xf0>)
 8002194:	e7f1      	b.n	800217a <__ieee754_atan2f+0xa2>
 8002196:	2300      	movs	r3, #0
 8002198:	e7ef      	b.n	800217a <__ieee754_atan2f+0xa2>
 800219a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800219e:	e7be      	b.n	800211e <__ieee754_atan2f+0x46>
 80021a0:	490c      	ldr	r1, [pc, #48]	@ (80021d4 <__ieee754_atan2f+0xfc>)
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7fe fbb8 	bl	8000918 <__addsf3>
 80021a8:	4601      	mov	r1, r0
 80021aa:	480b      	ldr	r0, [pc, #44]	@ (80021d8 <__ieee754_atan2f+0x100>)
 80021ac:	f7fe fbb2 	bl	8000914 <__aeabi_fsub>
 80021b0:	e7a2      	b.n	80020f8 <__ieee754_atan2f+0x20>
 80021b2:	4b09      	ldr	r3, [pc, #36]	@ (80021d8 <__ieee754_atan2f+0x100>)
 80021b4:	e7b3      	b.n	800211e <__ieee754_atan2f+0x46>
 80021b6:	4b09      	ldr	r3, [pc, #36]	@ (80021dc <__ieee754_atan2f+0x104>)
 80021b8:	e7b1      	b.n	800211e <__ieee754_atan2f+0x46>
 80021ba:	4b09      	ldr	r3, [pc, #36]	@ (80021e0 <__ieee754_atan2f+0x108>)
 80021bc:	e7af      	b.n	800211e <__ieee754_atan2f+0x46>
 80021be:	2300      	movs	r3, #0
 80021c0:	e7ad      	b.n	800211e <__ieee754_atan2f+0x46>
 80021c2:	4b08      	ldr	r3, [pc, #32]	@ (80021e4 <__ieee754_atan2f+0x10c>)
 80021c4:	e7ab      	b.n	800211e <__ieee754_atan2f+0x46>
 80021c6:	bf00      	nop
 80021c8:	3fc90fdb 	.word	0x3fc90fdb
 80021cc:	08002488 	.word	0x08002488
 80021d0:	0800247c 	.word	0x0800247c
 80021d4:	33bbbd2e 	.word	0x33bbbd2e
 80021d8:	40490fdb 	.word	0x40490fdb
 80021dc:	c0490fdb 	.word	0xc0490fdb
 80021e0:	3f490fdb 	.word	0x3f490fdb
 80021e4:	bfc90fdb 	.word	0xbfc90fdb

080021e8 <atanf>:
 80021e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021ec:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80021f0:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 80021f4:	4604      	mov	r4, r0
 80021f6:	4680      	mov	r8, r0
 80021f8:	d30e      	bcc.n	8002218 <atanf+0x30>
 80021fa:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80021fe:	d904      	bls.n	800220a <atanf+0x22>
 8002200:	4601      	mov	r1, r0
 8002202:	f7fe fb89 	bl	8000918 <__addsf3>
 8002206:	4604      	mov	r4, r0
 8002208:	e003      	b.n	8002212 <atanf+0x2a>
 800220a:	2800      	cmp	r0, #0
 800220c:	f340 80ce 	ble.w	80023ac <atanf+0x1c4>
 8002210:	4c67      	ldr	r4, [pc, #412]	@ (80023b0 <atanf+0x1c8>)
 8002212:	4620      	mov	r0, r4
 8002214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002218:	4b66      	ldr	r3, [pc, #408]	@ (80023b4 <atanf+0x1cc>)
 800221a:	429d      	cmp	r5, r3
 800221c:	d80e      	bhi.n	800223c <atanf+0x54>
 800221e:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 8002222:	d208      	bcs.n	8002236 <atanf+0x4e>
 8002224:	4964      	ldr	r1, [pc, #400]	@ (80023b8 <atanf+0x1d0>)
 8002226:	f7fe fb77 	bl	8000918 <__addsf3>
 800222a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800222e:	f7fe fe37 	bl	8000ea0 <__aeabi_fcmpgt>
 8002232:	2800      	cmp	r0, #0
 8002234:	d1ed      	bne.n	8002212 <atanf+0x2a>
 8002236:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800223a:	e01c      	b.n	8002276 <atanf+0x8e>
 800223c:	f000 f8e0 	bl	8002400 <fabsf>
 8002240:	4b5e      	ldr	r3, [pc, #376]	@ (80023bc <atanf+0x1d4>)
 8002242:	4604      	mov	r4, r0
 8002244:	429d      	cmp	r5, r3
 8002246:	d87c      	bhi.n	8002342 <atanf+0x15a>
 8002248:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800224c:	429d      	cmp	r5, r3
 800224e:	d867      	bhi.n	8002320 <atanf+0x138>
 8002250:	4601      	mov	r1, r0
 8002252:	f7fe fb61 	bl	8000918 <__addsf3>
 8002256:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800225a:	f7fe fb5b 	bl	8000914 <__aeabi_fsub>
 800225e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002262:	4605      	mov	r5, r0
 8002264:	4620      	mov	r0, r4
 8002266:	f7fe fb57 	bl	8000918 <__addsf3>
 800226a:	4601      	mov	r1, r0
 800226c:	4628      	mov	r0, r5
 800226e:	f7fe fd0f 	bl	8000c90 <__aeabi_fdiv>
 8002272:	2600      	movs	r6, #0
 8002274:	4604      	mov	r4, r0
 8002276:	4621      	mov	r1, r4
 8002278:	4620      	mov	r0, r4
 800227a:	f7fe fc55 	bl	8000b28 <__aeabi_fmul>
 800227e:	4601      	mov	r1, r0
 8002280:	4607      	mov	r7, r0
 8002282:	f7fe fc51 	bl	8000b28 <__aeabi_fmul>
 8002286:	4605      	mov	r5, r0
 8002288:	494d      	ldr	r1, [pc, #308]	@ (80023c0 <atanf+0x1d8>)
 800228a:	f7fe fc4d 	bl	8000b28 <__aeabi_fmul>
 800228e:	494d      	ldr	r1, [pc, #308]	@ (80023c4 <atanf+0x1dc>)
 8002290:	f7fe fb42 	bl	8000918 <__addsf3>
 8002294:	4629      	mov	r1, r5
 8002296:	f7fe fc47 	bl	8000b28 <__aeabi_fmul>
 800229a:	494b      	ldr	r1, [pc, #300]	@ (80023c8 <atanf+0x1e0>)
 800229c:	f7fe fb3c 	bl	8000918 <__addsf3>
 80022a0:	4629      	mov	r1, r5
 80022a2:	f7fe fc41 	bl	8000b28 <__aeabi_fmul>
 80022a6:	4949      	ldr	r1, [pc, #292]	@ (80023cc <atanf+0x1e4>)
 80022a8:	f7fe fb36 	bl	8000918 <__addsf3>
 80022ac:	4629      	mov	r1, r5
 80022ae:	f7fe fc3b 	bl	8000b28 <__aeabi_fmul>
 80022b2:	4947      	ldr	r1, [pc, #284]	@ (80023d0 <atanf+0x1e8>)
 80022b4:	f7fe fb30 	bl	8000918 <__addsf3>
 80022b8:	4629      	mov	r1, r5
 80022ba:	f7fe fc35 	bl	8000b28 <__aeabi_fmul>
 80022be:	4945      	ldr	r1, [pc, #276]	@ (80023d4 <atanf+0x1ec>)
 80022c0:	f7fe fb2a 	bl	8000918 <__addsf3>
 80022c4:	4639      	mov	r1, r7
 80022c6:	f7fe fc2f 	bl	8000b28 <__aeabi_fmul>
 80022ca:	4943      	ldr	r1, [pc, #268]	@ (80023d8 <atanf+0x1f0>)
 80022cc:	4607      	mov	r7, r0
 80022ce:	4628      	mov	r0, r5
 80022d0:	f7fe fc2a 	bl	8000b28 <__aeabi_fmul>
 80022d4:	4941      	ldr	r1, [pc, #260]	@ (80023dc <atanf+0x1f4>)
 80022d6:	f7fe fb1d 	bl	8000914 <__aeabi_fsub>
 80022da:	4629      	mov	r1, r5
 80022dc:	f7fe fc24 	bl	8000b28 <__aeabi_fmul>
 80022e0:	493f      	ldr	r1, [pc, #252]	@ (80023e0 <atanf+0x1f8>)
 80022e2:	f7fe fb17 	bl	8000914 <__aeabi_fsub>
 80022e6:	4629      	mov	r1, r5
 80022e8:	f7fe fc1e 	bl	8000b28 <__aeabi_fmul>
 80022ec:	493d      	ldr	r1, [pc, #244]	@ (80023e4 <atanf+0x1fc>)
 80022ee:	f7fe fb11 	bl	8000914 <__aeabi_fsub>
 80022f2:	4629      	mov	r1, r5
 80022f4:	f7fe fc18 	bl	8000b28 <__aeabi_fmul>
 80022f8:	493b      	ldr	r1, [pc, #236]	@ (80023e8 <atanf+0x200>)
 80022fa:	f7fe fb0b 	bl	8000914 <__aeabi_fsub>
 80022fe:	4629      	mov	r1, r5
 8002300:	f7fe fc12 	bl	8000b28 <__aeabi_fmul>
 8002304:	4601      	mov	r1, r0
 8002306:	4638      	mov	r0, r7
 8002308:	f7fe fb06 	bl	8000918 <__addsf3>
 800230c:	4621      	mov	r1, r4
 800230e:	f7fe fc0b 	bl	8000b28 <__aeabi_fmul>
 8002312:	1c73      	adds	r3, r6, #1
 8002314:	4601      	mov	r1, r0
 8002316:	d133      	bne.n	8002380 <atanf+0x198>
 8002318:	4620      	mov	r0, r4
 800231a:	f7fe fafb 	bl	8000914 <__aeabi_fsub>
 800231e:	e772      	b.n	8002206 <atanf+0x1e>
 8002320:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002324:	f7fe faf6 	bl	8000914 <__aeabi_fsub>
 8002328:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800232c:	4605      	mov	r5, r0
 800232e:	4620      	mov	r0, r4
 8002330:	f7fe faf2 	bl	8000918 <__addsf3>
 8002334:	4601      	mov	r1, r0
 8002336:	4628      	mov	r0, r5
 8002338:	f7fe fcaa 	bl	8000c90 <__aeabi_fdiv>
 800233c:	2601      	movs	r6, #1
 800233e:	4604      	mov	r4, r0
 8002340:	e799      	b.n	8002276 <atanf+0x8e>
 8002342:	4b2a      	ldr	r3, [pc, #168]	@ (80023ec <atanf+0x204>)
 8002344:	429d      	cmp	r5, r3
 8002346:	d814      	bhi.n	8002372 <atanf+0x18a>
 8002348:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800234c:	f7fe fae2 	bl	8000914 <__aeabi_fsub>
 8002350:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8002354:	4605      	mov	r5, r0
 8002356:	4620      	mov	r0, r4
 8002358:	f7fe fbe6 	bl	8000b28 <__aeabi_fmul>
 800235c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002360:	f7fe fada 	bl	8000918 <__addsf3>
 8002364:	4601      	mov	r1, r0
 8002366:	4628      	mov	r0, r5
 8002368:	f7fe fc92 	bl	8000c90 <__aeabi_fdiv>
 800236c:	2602      	movs	r6, #2
 800236e:	4604      	mov	r4, r0
 8002370:	e781      	b.n	8002276 <atanf+0x8e>
 8002372:	4601      	mov	r1, r0
 8002374:	481e      	ldr	r0, [pc, #120]	@ (80023f0 <atanf+0x208>)
 8002376:	f7fe fc8b 	bl	8000c90 <__aeabi_fdiv>
 800237a:	2603      	movs	r6, #3
 800237c:	4604      	mov	r4, r0
 800237e:	e77a      	b.n	8002276 <atanf+0x8e>
 8002380:	4b1c      	ldr	r3, [pc, #112]	@ (80023f4 <atanf+0x20c>)
 8002382:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8002386:	f7fe fac5 	bl	8000914 <__aeabi_fsub>
 800238a:	4621      	mov	r1, r4
 800238c:	f7fe fac2 	bl	8000914 <__aeabi_fsub>
 8002390:	4b19      	ldr	r3, [pc, #100]	@ (80023f8 <atanf+0x210>)
 8002392:	4601      	mov	r1, r0
 8002394:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8002398:	f7fe fabc 	bl	8000914 <__aeabi_fsub>
 800239c:	f1b8 0f00 	cmp.w	r8, #0
 80023a0:	4604      	mov	r4, r0
 80023a2:	f6bf af36 	bge.w	8002212 <atanf+0x2a>
 80023a6:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 80023aa:	e732      	b.n	8002212 <atanf+0x2a>
 80023ac:	4c13      	ldr	r4, [pc, #76]	@ (80023fc <atanf+0x214>)
 80023ae:	e730      	b.n	8002212 <atanf+0x2a>
 80023b0:	3fc90fdb 	.word	0x3fc90fdb
 80023b4:	3edfffff 	.word	0x3edfffff
 80023b8:	7149f2ca 	.word	0x7149f2ca
 80023bc:	3f97ffff 	.word	0x3f97ffff
 80023c0:	3c8569d7 	.word	0x3c8569d7
 80023c4:	3d4bda59 	.word	0x3d4bda59
 80023c8:	3d886b35 	.word	0x3d886b35
 80023cc:	3dba2e6e 	.word	0x3dba2e6e
 80023d0:	3e124925 	.word	0x3e124925
 80023d4:	3eaaaaab 	.word	0x3eaaaaab
 80023d8:	bd15a221 	.word	0xbd15a221
 80023dc:	3d6ef16b 	.word	0x3d6ef16b
 80023e0:	3d9d8795 	.word	0x3d9d8795
 80023e4:	3de38e38 	.word	0x3de38e38
 80023e8:	3e4ccccd 	.word	0x3e4ccccd
 80023ec:	401bffff 	.word	0x401bffff
 80023f0:	bf800000 	.word	0xbf800000
 80023f4:	08002494 	.word	0x08002494
 80023f8:	080024a4 	.word	0x080024a4
 80023fc:	bfc90fdb 	.word	0xbfc90fdb

08002400 <fabsf>:
 8002400:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002404:	4770      	bx	lr
	...

08002408 <__errno>:
 8002408:	4b01      	ldr	r3, [pc, #4]	@ (8002410 <__errno+0x8>)
 800240a:	6818      	ldr	r0, [r3, #0]
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	20000004 	.word	0x20000004

08002414 <__libc_init_array>:
 8002414:	b570      	push	{r4, r5, r6, lr}
 8002416:	2600      	movs	r6, #0
 8002418:	4d0c      	ldr	r5, [pc, #48]	@ (800244c <__libc_init_array+0x38>)
 800241a:	4c0d      	ldr	r4, [pc, #52]	@ (8002450 <__libc_init_array+0x3c>)
 800241c:	1b64      	subs	r4, r4, r5
 800241e:	10a4      	asrs	r4, r4, #2
 8002420:	42a6      	cmp	r6, r4
 8002422:	d109      	bne.n	8002438 <__libc_init_array+0x24>
 8002424:	f000 f81a 	bl	800245c <_init>
 8002428:	2600      	movs	r6, #0
 800242a:	4d0a      	ldr	r5, [pc, #40]	@ (8002454 <__libc_init_array+0x40>)
 800242c:	4c0a      	ldr	r4, [pc, #40]	@ (8002458 <__libc_init_array+0x44>)
 800242e:	1b64      	subs	r4, r4, r5
 8002430:	10a4      	asrs	r4, r4, #2
 8002432:	42a6      	cmp	r6, r4
 8002434:	d105      	bne.n	8002442 <__libc_init_array+0x2e>
 8002436:	bd70      	pop	{r4, r5, r6, pc}
 8002438:	f855 3b04 	ldr.w	r3, [r5], #4
 800243c:	4798      	blx	r3
 800243e:	3601      	adds	r6, #1
 8002440:	e7ee      	b.n	8002420 <__libc_init_array+0xc>
 8002442:	f855 3b04 	ldr.w	r3, [r5], #4
 8002446:	4798      	blx	r3
 8002448:	3601      	adds	r6, #1
 800244a:	e7f2      	b.n	8002432 <__libc_init_array+0x1e>
 800244c:	080024b4 	.word	0x080024b4
 8002450:	080024b4 	.word	0x080024b4
 8002454:	080024b4 	.word	0x080024b4
 8002458:	080024b8 	.word	0x080024b8

0800245c <_init>:
 800245c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800245e:	bf00      	nop
 8002460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002462:	bc08      	pop	{r3}
 8002464:	469e      	mov	lr, r3
 8002466:	4770      	bx	lr

08002468 <_fini>:
 8002468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800246a:	bf00      	nop
 800246c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800246e:	bc08      	pop	{r3}
 8002470:	469e      	mov	lr, r3
 8002472:	4770      	bx	lr
