Error in VHDL (Xilinx): failed to link the design
