// Seed: 1625318401
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri0 id_3
);
  supply0 id_5;
  assign module_1.type_0 = 0;
  assign id_5 = id_5;
  always @(negedge id_5 or posedge 1)
    if (id_1) begin : LABEL_0
      id_5 = 1;
    end
  wire id_6;
  wor  id_7;
  assign id_7 = id_7;
  assign id_7 = 1;
  assign id_3 = (id_0);
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    inout uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri id_7,
    output wor id_8
);
  wire id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_8
  );
endmodule
