

================================================================
== Vitis HLS Report for 'transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:47:00 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.495 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.280 us|  0.280 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- transpMemBlocks_writePIPO_VITIS_LOOP_269_2  |       32|       32|         2|          1|          1|    32|       yes|
        |- transpMemBlocks_readPIPO_VITIS_LOOP_280_4   |       34|       34|         4|          1|          1|    32|       yes|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      358|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|     1376|    -|
|Memory               |        -|     -|        -|        -|   16|
|Multiplexer          |        -|     -|        -|      489|    -|
|Register             |        -|     -|      962|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      962|     2223|   16|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    5|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_83_27_1_1_U874  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U875  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U876  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U877  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U878  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U879  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U880  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U881  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U882  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U883  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U884  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U885  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U886  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U887  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U888  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U889  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U890  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U891  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U892  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U893  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U894  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U895  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U896  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U897  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U898  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U899  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U900  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U901  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U902  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U903  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U904  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    |mux_83_27_1_1_U905  |mux_83_27_1_1  |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|1376|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                                     Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |l_buf_M_real_V_0_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_real_V_1_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_real_V_2_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_real_V_3_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_real_V_4_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_real_V_5_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_real_V_6_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_real_V_7_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_imag_V_0_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_imag_V_1_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_imag_V_2_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_imag_V_3_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_imag_V_4_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_imag_V_5_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_imag_V_6_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    |l_buf_M_imag_V_7_U  |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0  |        0|  0|   0|    1|    32|   27|     1|          864|
    +--------------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                                               |        0|  0|   0|   16|   512|  432|    16|        13824|
    +--------------------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln268_2_fu_1237_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln268_fu_1249_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln279_2_fu_1494_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln279_fu_1506_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln291_10_fu_1854_p2    |         +|   0|  0|  10|           3|           2|
    |add_ln291_6_fu_1609_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln291_7_fu_1658_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln291_8_fu_1756_p2     |         +|   0|  0|  10|           3|           3|
    |add_ln291_9_fu_1805_p2     |         +|   0|  0|  10|           3|           3|
    |add_ln291_fu_1560_p2       |         +|   0|  0|  10|           3|           1|
    |empty_105_fu_821_p2        |         +|   0|  0|  12|           5|           5|
    |j_2_fu_1488_p2             |         +|   0|  0|   9|           2|           1|
    |j_fu_1231_p2               |         +|   0|  0|   9|           2|           1|
    |sub_ln274_10_fu_1031_p2    |         -|   0|  0|  12|           4|           3|
    |sub_ln274_11_fu_1081_p2    |         -|   0|  0|  10|           3|           3|
    |sub_ln274_12_fu_1131_p2    |         -|   0|  0|  10|           3|           3|
    |sub_ln274_7_fu_881_p2      |         -|   0|  0|  10|           1|           3|
    |sub_ln274_8_fu_931_p2      |         -|   0|  0|  10|           2|           3|
    |sub_ln274_9_fu_981_p2      |         -|   0|  0|  10|           2|           3|
    |sub_ln274_fu_831_p2        |         -|   0|  0|  10|           1|           3|
    |sub_ln288_10_fu_1400_p2    |         -|   0|  0|  12|           4|           3|
    |sub_ln288_11_fu_1422_p2    |         -|   0|  0|  10|           3|           3|
    |sub_ln288_12_fu_1444_p2    |         -|   0|  0|  10|           3|           3|
    |sub_ln288_7_fu_1334_p2     |         -|   0|  0|  10|           1|           3|
    |sub_ln288_8_fu_1356_p2     |         -|   0|  0|  10|           2|           3|
    |sub_ln288_9_fu_1378_p2     |         -|   0|  0|  10|           2|           3|
    |sub_ln288_fu_1308_p2       |         -|   0|  0|  10|           1|           3|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n          |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n          |       and|   0|  0|   2|           2|           2|
    |icmp_ln268_fu_1255_p2      |      icmp|   0|  0|   9|           5|           2|
    |icmp_ln269_fu_1243_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln279_fu_1512_p2      |      icmp|   0|  0|   9|           5|           2|
    |icmp_ln280_fu_1500_p2      |      icmp|   0|  0|   8|           2|           3|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |i_2_fu_1288_p3             |    select|   0|  0|   5|           1|           5|
    |i_fu_649_p3                |    select|   0|  0|   5|           1|           5|
    |select_ln268_fu_641_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln279_fu_1280_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |xor_ln274_fu_1181_p2       |       xor|   0|  0|   3|           3|           2|
    |xor_ln288_fu_1466_p2       |       xor|   0|  0|   3|           3|           2|
    |xor_ln291_fu_1707_p2       |       xor|   0|  0|   4|           3|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 358|         117|         110|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |add_ln268206_reg_531                         |   9|          2|    5|         10|
    |add_ln279201_reg_586                         |   9|          2|    5|         10|
    |ap_NS_fsm                                    |  31|          6|    1|          6|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                      |   9|          2|    1|          2|
    |ap_phi_mux_add_ln268206_phi_fu_535_p4        |   9|          2|    5|         10|
    |ap_phi_mux_add_ln279201_phi_fu_590_p4        |   9|          2|    5|         10|
    |ap_phi_mux_i203_phi_fu_568_p4                |   9|          2|    5|         10|
    |ap_phi_mux_i_4198_phi_fu_623_p4              |   9|          2|    5|         10|
    |ap_phi_mux_icmp_ln269205_phi_fu_546_p4       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln280200_phi_fu_601_p4       |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten202_phi_fu_579_p4   |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten6197_phi_fu_634_p4  |   9|          2|    5|         10|
    |ap_phi_mux_j204_phi_fu_557_p4                |   9|          2|    2|          4|
    |ap_phi_mux_j_3199_phi_fu_612_p4              |   9|          2|    2|          4|
    |i203_reg_564                                 |   9|          2|    5|         10|
    |i_4198_reg_619                               |   9|          2|    5|         10|
    |icmp_ln269205_reg_542                        |   9|          2|    1|          2|
    |icmp_ln280200_reg_597                        |   9|          2|    1|          2|
    |indvar_flatten202_reg_575                    |   9|          2|    5|         10|
    |indvar_flatten6197_reg_630                   |   9|          2|    5|         10|
    |j204_reg_553                                 |   9|          2|    2|          4|
    |j_3199_reg_608                               |   9|          2|    2|          4|
    |l_buf_M_imag_V_0_address0                    |  14|          3|    5|         15|
    |l_buf_M_imag_V_1_address0                    |  14|          3|    5|         15|
    |l_buf_M_imag_V_2_address0                    |  14|          3|    5|         15|
    |l_buf_M_imag_V_3_address0                    |  14|          3|    5|         15|
    |l_buf_M_imag_V_4_address0                    |  14|          3|    5|         15|
    |l_buf_M_imag_V_5_address0                    |  14|          3|    5|         15|
    |l_buf_M_imag_V_6_address0                    |  14|          3|    5|         15|
    |l_buf_M_imag_V_7_address0                    |  14|          3|    5|         15|
    |l_buf_M_real_V_0_address0                    |  14|          3|    5|         15|
    |l_buf_M_real_V_1_address0                    |  14|          3|    5|         15|
    |l_buf_M_real_V_2_address0                    |  14|          3|    5|         15|
    |l_buf_M_real_V_3_address0                    |  14|          3|    5|         15|
    |l_buf_M_real_V_4_address0                    |  14|          3|    5|         15|
    |l_buf_M_real_V_5_address0                    |  14|          3|    5|         15|
    |l_buf_M_real_V_6_address0                    |  14|          3|    5|         15|
    |l_buf_M_real_V_7_address0                    |  14|          3|    5|         15|
    |l_invTranspBlkMatrixStream_blk_n             |   9|          2|    1|          2|
    |l_transpMatrixStream_blk_n                   |   9|          2|    1|          2|
    |real_start                                   |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 489|        106|  159|        402|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln268206_reg_531                |   5|   0|    5|          0|
    |add_ln268_2_reg_2053                |   5|   0|    5|          0|
    |add_ln268_reg_2063                  |   5|   0|    5|          0|
    |add_ln279201_reg_586                |   5|   0|    5|          0|
    |add_ln279_2_reg_2175                |   5|   0|    5|          0|
    |add_ln279_reg_2185                  |   5|   0|    5|          0|
    |ap_CS_fsm                           |   5|   0|    5|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3             |   1|   0|    1|          0|
    |empty_105_reg_1963                  |   5|   0|    5|          0|
    |i203_reg_564                        |   5|   0|    5|          0|
    |i_2_reg_2072                        |   5|   0|    5|          0|
    |i_4198_reg_619                      |   5|   0|    5|          0|
    |i_reg_1958                          |   5|   0|    5|          0|
    |icmp_ln268_reg_2068                 |   1|   0|    1|          0|
    |icmp_ln269205_reg_542               |   1|   0|    1|          0|
    |icmp_ln269_reg_2058                 |   1|   0|    1|          0|
    |icmp_ln279_reg_2190                 |   1|   0|    1|          0|
    |icmp_ln280200_reg_597               |   1|   0|    1|          0|
    |icmp_ln280_reg_2180                 |   1|   0|    1|          0|
    |indvar_flatten202_reg_575           |   5|   0|    5|          0|
    |indvar_flatten6197_reg_630          |   5|   0|    5|          0|
    |j204_reg_553                        |   2|   0|    2|          0|
    |j_2_reg_2170                        |   2|   0|    2|          0|
    |j_3199_reg_608                      |   2|   0|    2|          0|
    |j_reg_2048                          |   2|   0|    2|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |tmp_31_reg_1973                     |  27|   0|   27|          0|
    |tmp_32_reg_1978                     |  27|   0|   27|          0|
    |tmp_33_reg_1983                     |  27|   0|   27|          0|
    |tmp_34_reg_1988                     |  27|   0|   27|          0|
    |tmp_35_reg_1993                     |  27|   0|   27|          0|
    |tmp_36_reg_1998                     |  27|   0|   27|          0|
    |tmp_37_reg_2003                     |  27|   0|   27|          0|
    |tmp_38_reg_2008                     |  27|   0|   27|          0|
    |tmp_39_reg_2013                     |  27|   0|   27|          0|
    |tmp_40_reg_2018                     |  27|   0|   27|          0|
    |tmp_41_reg_2023                     |  27|   0|   27|          0|
    |tmp_42_reg_2028                     |  27|   0|   27|          0|
    |tmp_43_reg_2033                     |  27|   0|   27|          0|
    |tmp_44_reg_2038                     |  27|   0|   27|          0|
    |tmp_45_reg_2043                     |  27|   0|   27|          0|
    |tmp_47_reg_2194                     |  27|   0|   27|          0|
    |tmp_48_reg_2199                     |  27|   0|   27|          0|
    |tmp_49_reg_2204                     |  27|   0|   27|          0|
    |tmp_50_reg_2209                     |  27|   0|   27|          0|
    |tmp_51_reg_2214                     |  27|   0|   27|          0|
    |tmp_52_reg_2219                     |  27|   0|   27|          0|
    |tmp_53_reg_2224                     |  27|   0|   27|          0|
    |tmp_54_reg_2229                     |  27|   0|   27|          0|
    |tmp_55_reg_2234                     |  27|   0|   27|          0|
    |tmp_56_reg_2239                     |  27|   0|   27|          0|
    |tmp_57_reg_2244                     |  27|   0|   27|          0|
    |tmp_58_reg_2249                     |  27|   0|   27|          0|
    |tmp_59_reg_2254                     |  27|   0|   27|          0|
    |tmp_60_reg_2259                     |  27|   0|   27|          0|
    |tmp_61_reg_2264                     |  27|   0|   27|          0|
    |tmp_62_reg_2269                     |  27|   0|   27|          0|
    |tmp_reg_1968                        |  27|   0|   27|          0|
    |trunc_ln288_reg_2077                |   3|   0|    3|          0|
    |trunc_ln288_reg_2077_pp1_iter1_reg  |   3|   0|    3|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 962|   0|  962|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|start_full_n                        |   in|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|start_out                           |  out|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|start_write                         |  out|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_ext_blocking_n                   |  out|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_str_blocking_n                   |  out|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_int_blocking_n                   |  out|    1|  ap_ctrl_hs|  transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|l_invTranspBlkMatrixStream_dout     |   in|  512|     ap_fifo|                                               l_invTranspBlkMatrixStream|       pointer|
|l_invTranspBlkMatrixStream_empty_n  |   in|    1|     ap_fifo|                                               l_invTranspBlkMatrixStream|       pointer|
|l_invTranspBlkMatrixStream_read     |  out|    1|     ap_fifo|                                               l_invTranspBlkMatrixStream|       pointer|
|l_transpMatrixStream_din            |  out|  512|     ap_fifo|                                                     l_transpMatrixStream|       pointer|
|l_transpMatrixStream_full_n         |   in|    1|     ap_fifo|                                                     l_transpMatrixStream|       pointer|
|l_transpMatrixStream_write          |  out|    1|     ap_fifo|                                                     l_transpMatrixStream|       pointer|
+------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

