###############################################################################
# Created by write_sdc
###############################################################################
current_design IHP_SRAM
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name Tile_X0Y1_UserCLK -period 20.0000 [get_ports {Tile_X0Y1_UserCLK}]
set_clock_transition 0.1500 [get_clocks {Tile_X0Y1_UserCLK}]
set_clock_uncertainty 0.2500 Tile_X0Y1_UserCLK
set_propagated_clock [get_clocks {Tile_X0Y1_UserCLK}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {CONFIGURED_top}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM0}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM1}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM10}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM11}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM12}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM13}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM14}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM15}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM16}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM17}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM18}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM19}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM2}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM20}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM21}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM22}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM23}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM24}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM25}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM26}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM27}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM28}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM29}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM3}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM30}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM31}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM4}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM5}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM6}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM7}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM8}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DOUT_SRAM9}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E1END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E1END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E1END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E1END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2END[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2END[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2END[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2END[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2MID[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2MID[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2MID[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2MID[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2MID[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2MID[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2MID[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E2MID[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[10]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[11]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[8]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_E6END[9]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[10]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[11]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[12]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[13]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[14]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[15]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[8]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_EE4END[9]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[10]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[11]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[12]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[13]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[14]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[15]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[16]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[17]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[18]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[19]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[20]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[21]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[22]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[23]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[24]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[25]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[26]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[27]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[28]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[29]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[30]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[31]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[8]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData[9]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S1END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S1END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S1END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S1END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2END[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2END[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2END[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2END[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2MID[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2MID[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2MID[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2MID[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2MID[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2MID[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2MID[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S2MID[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[10]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[11]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[12]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[13]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[14]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[15]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[8]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_S4END[9]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E1END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E1END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E1END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E1END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2END[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2END[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2END[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2END[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2MID[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2MID[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2MID[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2MID[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2MID[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2MID[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2MID[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E2MID[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[10]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[11]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[8]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_E6END[9]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[10]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[11]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[12]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[13]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[14]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[15]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[8]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_EE4END[9]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[10]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[11]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[12]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[13]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[14]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[15]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[16]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[17]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[18]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[19]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[20]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[21]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[22]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[23]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[24]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[25]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[26]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[27]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[28]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[29]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[30]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[31]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[8]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData[9]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[10]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[11]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[12]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[13]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[14]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[15]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[16]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[17]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[18]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[19]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[8]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameStrobe[9]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N1END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N1END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N1END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N1END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2END[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2END[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2END[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2END[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2MID[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2MID[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2MID[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2MID[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2MID[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2MID[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2MID[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N2MID[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[0]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[10]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[11]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[12]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[13]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[14]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[15]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[1]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[2]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[3]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[4]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[5]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[6]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[7]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[8]}]
set_input_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_N4END[9]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {ADDR_SRAM0}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {ADDR_SRAM1}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {ADDR_SRAM2}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {ADDR_SRAM3}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {ADDR_SRAM4}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {ADDR_SRAM5}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {ADDR_SRAM6}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {ADDR_SRAM7}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {ADDR_SRAM8}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {ADDR_SRAM9}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM0}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM1}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM10}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM11}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM12}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM13}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM14}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM15}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM16}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM17}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM18}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM19}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM2}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM20}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM21}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM22}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM23}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM24}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM25}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM26}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM27}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM28}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM29}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM3}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM30}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM31}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM4}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM5}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM6}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM7}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM8}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {BM_SRAM9}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {CLK_SRAM}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM0}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM1}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM10}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM11}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM12}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM13}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM14}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM15}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM16}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM17}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM18}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM19}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM2}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM20}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM21}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM22}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM23}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM24}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM25}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM26}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM27}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM28}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM29}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM3}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM30}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM31}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM4}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM5}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM6}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM7}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM8}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {DIN_SRAM9}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {MEN_SRAM}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {REN_SRAM}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {TIE_HIGH_SRAM}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {TIE_LOW_SRAM}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[10]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[11]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[12]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[13]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[14]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[15]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[16]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[17]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[18]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[19]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[20]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[21]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[22]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[23]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[24]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[25]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[26]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[27]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[28]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[29]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[30]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[31]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[8]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameData_O[9]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[10]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[11]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[12]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[13]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[14]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[15]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[16]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[17]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[18]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[19]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[8]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_FrameStrobe_O[9]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N1BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N1BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N1BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N1BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEG[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEG[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEG[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEG[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEGb[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEGb[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEGb[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEGb[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEGb[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEGb[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEGb[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N2BEGb[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[10]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[11]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[12]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[13]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[14]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[15]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[8]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_N4BEG[9]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_UserCLKo}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W1BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W1BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W1BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W1BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEG[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEG[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEG[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEG[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEGb[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEGb[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEGb[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEGb[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEGb[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEGb[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEGb[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W2BEGb[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[10]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[11]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[8]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_W6BEG[9]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[10]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[11]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[12]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[13]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[14]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[15]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[8]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y0_WW4BEG[9]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[10]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[11]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[12]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[13]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[14]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[15]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[16]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[17]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[18]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[19]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[20]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[21]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[22]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[23]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[24]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[25]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[26]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[27]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[28]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[29]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[30]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[31]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[8]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_FrameData_O[9]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S1BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S1BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S1BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S1BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEG[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEG[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEG[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEG[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEGb[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEGb[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEGb[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEGb[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEGb[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEGb[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEGb[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S2BEGb[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[10]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[11]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[12]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[13]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[14]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[15]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[8]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_S4BEG[9]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W1BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W1BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W1BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W1BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEG[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEG[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEG[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEG[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEGb[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEGb[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEGb[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEGb[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEGb[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEGb[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEGb[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W2BEGb[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[10]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[11]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[8]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_W6BEG[9]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[0]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[10]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[11]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[12]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[13]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[14]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[15]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[1]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[2]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[3]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[4]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[5]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[6]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[7]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[8]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {Tile_X0Y1_WW4BEG[9]}]
set_output_delay 4.0000 -clock [get_clocks {Tile_X0Y1_UserCLK}] -add_delay [get_ports {WEN_SRAM}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0060 [get_ports {ADDR_SRAM0}]
set_load -pin_load 0.0060 [get_ports {ADDR_SRAM1}]
set_load -pin_load 0.0060 [get_ports {ADDR_SRAM2}]
set_load -pin_load 0.0060 [get_ports {ADDR_SRAM3}]
set_load -pin_load 0.0060 [get_ports {ADDR_SRAM4}]
set_load -pin_load 0.0060 [get_ports {ADDR_SRAM5}]
set_load -pin_load 0.0060 [get_ports {ADDR_SRAM6}]
set_load -pin_load 0.0060 [get_ports {ADDR_SRAM7}]
set_load -pin_load 0.0060 [get_ports {ADDR_SRAM8}]
set_load -pin_load 0.0060 [get_ports {ADDR_SRAM9}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM0}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM1}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM10}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM11}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM12}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM13}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM14}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM15}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM16}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM17}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM18}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM19}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM2}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM20}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM21}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM22}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM23}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM24}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM25}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM26}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM27}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM28}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM29}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM3}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM30}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM31}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM4}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM5}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM6}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM7}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM8}]
set_load -pin_load 0.0060 [get_ports {BM_SRAM9}]
set_load -pin_load 0.0060 [get_ports {CLK_SRAM}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM0}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM1}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM10}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM11}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM12}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM13}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM14}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM15}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM16}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM17}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM18}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM19}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM2}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM20}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM21}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM22}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM23}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM24}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM25}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM26}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM27}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM28}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM29}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM3}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM30}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM31}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM4}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM5}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM6}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM7}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM8}]
set_load -pin_load 0.0060 [get_ports {DIN_SRAM9}]
set_load -pin_load 0.0060 [get_ports {MEN_SRAM}]
set_load -pin_load 0.0060 [get_ports {REN_SRAM}]
set_load -pin_load 0.0060 [get_ports {TIE_HIGH_SRAM}]
set_load -pin_load 0.0060 [get_ports {TIE_LOW_SRAM}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_UserCLKo}]
set_load -pin_load 0.0060 [get_ports {WEN_SRAM}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[31]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[30]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[29]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[28]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[27]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[26]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[25]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[24]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[23]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[22]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[21]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[20]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[19]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[18]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[17]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[16]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[15]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[14]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[13]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[12]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[11]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[10]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[9]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[8]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameData_O[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[19]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[18]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[17]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[16]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[15]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[14]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[13]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[12]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[11]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[10]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[9]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[8]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_FrameStrobe_O[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N1BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N1BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N1BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N1BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEG[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEG[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEG[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEG[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEGb[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEGb[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEGb[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEGb[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEGb[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEGb[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEGb[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N2BEGb[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[15]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[14]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[13]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[12]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[11]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[10]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[9]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[8]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_N4BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W1BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W1BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W1BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W1BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEG[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEG[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEG[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEG[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEGb[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEGb[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEGb[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEGb[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEGb[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEGb[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEGb[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W2BEGb[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[11]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[10]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[9]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[8]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_W6BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[15]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[14]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[13]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[12]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[11]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[10]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[9]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[8]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y0_WW4BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[31]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[30]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[29]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[28]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[27]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[26]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[25]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[24]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[23]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[22]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[21]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[20]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[19]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[18]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[17]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[16]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[15]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[14]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[13]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[12]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[11]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[10]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[9]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[8]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_FrameData_O[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S1BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S1BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S1BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S1BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEG[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEG[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEG[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEG[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEGb[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEGb[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEGb[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEGb[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEGb[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEGb[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEGb[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S2BEGb[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[15]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[14]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[13]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[12]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[11]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[10]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[9]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[8]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_S4BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W1BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W1BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W1BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W1BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEG[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEG[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEG[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEG[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEGb[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEGb[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEGb[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEGb[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEGb[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEGb[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEGb[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W2BEGb[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[11]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[10]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[9]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[8]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_W6BEG[0]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[15]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[14]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[13]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[12]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[11]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[10]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[9]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[8]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[7]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[6]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[5]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[4]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[3]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[2]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[1]}]
set_load -pin_load 0.0060 [get_ports {Tile_X0Y1_WW4BEG[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {CONFIGURED_top}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM0}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM1}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM10}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM11}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM12}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM13}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM14}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM15}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM16}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM17}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM18}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM19}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM2}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM20}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM21}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM22}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM23}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM24}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM25}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM26}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM27}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM28}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM29}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM3}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM30}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM31}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM4}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM5}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM6}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM7}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM8}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {DOUT_SRAM9}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_UserCLK}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E1END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E1END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E1END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E1END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2END[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2END[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2END[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2END[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2MID[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2MID[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2MID[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2MID[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2MID[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2MID[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2MID[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E2MID[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[11]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[10]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[9]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[8]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_E6END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[15]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[14]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[13]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[12]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[11]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[10]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[9]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[8]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_EE4END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[31]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[30]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[29]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[28]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[27]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[26]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[25]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[24]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[23]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[22]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[21]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[20]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[19]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[18]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[17]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[16]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[15]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[14]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[13]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[12]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[11]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[10]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[9]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[8]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_FrameData[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S1END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S1END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S1END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S1END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2END[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2END[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2END[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2END[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2MID[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2MID[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2MID[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2MID[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2MID[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2MID[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2MID[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S2MID[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[15]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[14]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[13]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[12]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[11]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[10]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[9]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[8]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y0_S4END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E1END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E1END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E1END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E1END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2END[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2END[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2END[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2END[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2MID[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2MID[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2MID[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2MID[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2MID[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2MID[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2MID[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E2MID[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[11]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[10]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[9]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[8]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_E6END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[15]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[14]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[13]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[12]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[11]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[10]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[9]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[8]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_EE4END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[31]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[30]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[29]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[28]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[27]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[26]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[25]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[24]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[23]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[22]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[21]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[20]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[19]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[18]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[17]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[16]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[15]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[14]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[13]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[12]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[11]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[10]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[9]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[8]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameData[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[19]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[18]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[17]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[16]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[15]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[14]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[13]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[12]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[11]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[10]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[9]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[8]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_FrameStrobe[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N1END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N1END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N1END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N1END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2END[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2END[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2END[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2END[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2END[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2MID[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2MID[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2MID[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2MID[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2MID[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2MID[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2MID[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N2MID[0]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[15]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[14]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[13]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[12]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[11]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[10]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[9]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[8]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[7]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[6]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[5]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[4]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[3]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[2]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[1]}]
set_driving_cell -lib_cell sg13g2_buf_4 -pin {X} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Tile_X0Y1_N4END[0]}]
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 10.0000 [current_design]
