verilog xil_defaultlib --include "../../../../RISC_V_CPU_DSP.gen/sources_1/bd/vio/ipshared/814a/hdl/verilog" --include "../../../../RISC_V_CPU_DSP.gen/sources_1/bd/vio/ipshared/1017/hdl/verilog" --include "../../../../RISC_V_CPU_DSP.gen/sources_1/bd/vio/ipshared/406c/hdl" \
"../../../bd/vio/sim/vio.v" \
"../../../bd/vio/ip/vio_vio_0_0_1/sim/vio_vio_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
