$date
	Mon Aug 15 12:24:56 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	100ps
$end

$scope module UART_TX_tb $end
$var parameter 32 ! WIDTH $end
$var parameter 32 " CLOCK_PERIOD $end
$var reg 8 # P_DATA_tb [7:0] $end
$var reg 1 $ DATA_VALID_tb $end
$var reg 1 % PAR_EN_tb $end
$var reg 1 & PAR_TYP_tb $end
$var reg 1 ' CLK_tb $end
$var reg 1 ( RST_tb $end
$var wire 1 ) TX_OUT_tb $end
$var wire 1 * Busy_tb $end
$var reg 8 + OLD_P_DATA_tb [7:0] $end

$scope task initialize $end
$upscope $end

$scope task reset $end
$upscope $end

$scope task Test_with_no_parity $end
$var integer 32 , I $end
$upscope $end

$scope task Test_with_even_parity $end
$var integer 32 - I $end
$upscope $end

$scope task Test_with_odd_parity $end
$var integer 32 . I $end
$upscope $end

$scope task miscellaneous_tests $end
$var integer 32 / I $end
$upscope $end

$scope module DUT $end
$var parameter 32 0 WIDTH $end
$var parameter 1 1 START_BIT $end
$var parameter 1 2 STOP_BIT $end
$var wire 1 3 P_DATA [7] $end
$var wire 1 4 P_DATA [6] $end
$var wire 1 5 P_DATA [5] $end
$var wire 1 6 P_DATA [4] $end
$var wire 1 7 P_DATA [3] $end
$var wire 1 8 P_DATA [2] $end
$var wire 1 9 P_DATA [1] $end
$var wire 1 : P_DATA [0] $end
$var wire 1 ; DATA_VALID $end
$var wire 1 < PAR_EN $end
$var wire 1 = PAR_TYP $end
$var wire 1 > CLK $end
$var wire 1 ? RST $end
$var wire 1 ) TX_OUT $end
$var wire 1 * Busy $end
$var wire 1 @ mux_sel [1] $end
$var wire 1 A mux_sel [0] $end
$var wire 1 B ser_data $end
$var wire 1 C ser_en $end
$var wire 1 D ser_done $end
$var wire 1 E sample $end
$var wire 1 F Par_bit $end

$scope module Tx_FSM_module $end
$var parameter 3 G IDLE_STATE $end
$var parameter 3 H START_STATE $end
$var parameter 3 I DATA_STATE $end
$var parameter 3 J PARITY_STATE $end
$var parameter 3 K STOP_STATE $end
$var wire 1 > CLK $end
$var wire 1 ? RST $end
$var wire 1 < PAR_EN $end
$var wire 1 ; DATA_VALID $end
$var wire 1 D ser_done $end
$var reg 1 L ser_en $end
$var reg 1 M sample $end
$var reg 2 N mux_sel [1:0] $end
$var reg 1 O Busy $end
$var reg 3 P next_state [2:0] $end
$var reg 3 Q current_state [2:0] $end
$upscope $end

$scope module ser_module $end
$var parameter 32 R WIDTH $end
$var parameter 32 S BITS $end
$var wire 1 > CLK $end
$var wire 1 ? RST $end
$var wire 1 3 DATA [7] $end
$var wire 1 4 DATA [6] $end
$var wire 1 5 DATA [5] $end
$var wire 1 6 DATA [4] $end
$var wire 1 7 DATA [3] $end
$var wire 1 8 DATA [2] $end
$var wire 1 9 DATA [1] $end
$var wire 1 : DATA [0] $end
$var wire 1 C ser_en $end
$var wire 1 E sample $end
$var wire 1 ; DATA_VALID $end
$var wire 1 D ser_done $end
$var reg 1 T ser_data $end
$var reg 4 U counter [3:0] $end
$var reg 8 V shift_reg [7:0] $end
$var reg 8 W buffer_reg [7:0] $end
$upscope $end

$scope module parity_module $end
$var parameter 32 X WIDTH $end
$var wire 1 ? RST $end
$var wire 1 > CLK $end
$var wire 1 3 DATA [7] $end
$var wire 1 4 DATA [6] $end
$var wire 1 5 DATA [5] $end
$var wire 1 6 DATA [4] $end
$var wire 1 7 DATA [3] $end
$var wire 1 8 DATA [2] $end
$var wire 1 9 DATA [1] $end
$var wire 1 : DATA [0] $end
$var wire 1 ; DATA_VALID $end
$var wire 1 = PAR_TYP $end
$var reg 1 Y Par_bit $end
$var reg 8 Z SAMPLED_DATA [7:0] $end
$upscope $end

$scope module mux_module $end
$var wire 1 @ SEL [1] $end
$var wire 1 A SEL [0] $end
$var wire 1 [ IN0 $end
$var wire 1 \ IN1 $end
$var wire 1 B IN2 $end
$var wire 1 F IN3 $end
$var reg 1 ] out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101001 #
0$
0%
0&
1'
1(
bx +
0L
0M
b1 N
0O
b0 P
b0 Q
xT
b0 U
b0 V
bx W
xY
bx Z
1]
b1000 !
b10100 "
b1000 0
b0 1
b1 2
b0 G
b1 H
b10 I
b11 J
b100 K
b1000 R
b11 S
b1000 X
bx ,
bx -
bx .
bx /
1)
0*
1A
0@
xB
0C
0D
0E
xF
1?
1>
0=
0<
0;
1:
09
08
17
06
15
14
03
1\
0[
$end
#50
0(
0?
b0 Z
0Y
0F
0T
0B
#100
0'
0>
#110
1(
1$
1?
1;
b1 P
b1101001 W
#200
1'
1>
b1101001 Z
b1 Q
1O
1M
b0 N
b10 P
1*
1E
0A
0]
0)
b1101001 V
#300
0'
0>
#310
0$
b0 ,
0;
#400
1'
1>
b10 Q
1L
0M
b10 N
1C
0E
1@
b110100 V
1T
b1 U
1B
1]
1)
#500
0'
0>
#510
b1 ,
#600
1'
1>
b10 U
b11010 V
0T
0B
0]
0)
#700
0'
0>
#710
b10 ,
#800
1'
1>
b11 U
b1101 V
#900
0'
0>
#910
b11 ,
#1000
1'
1>
b100 U
b110 V
1T
1B
1]
1)
#1100
0'
0>
#1110
b100 ,
#1200
1'
1>
b101 U
b11 V
0T
0B
0]
0)
#1300
0'
0>
#1310
b101 ,
#1400
1'
1>
b110 U
b1 V
1T
1B
1]
1)
#1500
0'
0>
#1510
b110 ,
#1600
1'
1>
b111 U
b0 V
#1700
0'
0>
#1710
b111 ,
#1800
1'
1>
b1000 U
0T
1D
0B
0]
b100 P
0)
#1900
0'
0>
#1910
b1000 ,
#2000
1'
1>
b100 Q
b1001 U
0L
b1 N
b0 P
0C
1A
0@
1]
1)
b0 U
0D
#2100
0'
0>
#2200
1'
1>
b0 Q
0O
0*
#2300
0'
0>
#2310
1$
1%
1;
1<
b1 P
#2400
1'
1>
b1 Q
1O
1M
b0 N
b10 P
1*
1E
0A
0]
0)
b1101001 V
#2500
0'
0>
#2510
0$
b0 -
0;
#2600
1'
1>
b10 Q
1L
0M
b10 N
1C
0E
1@
b110100 V
1T
b1 U
1B
1]
1)
#2700
0'
0>
#2710
b1 -
#2800
1'
1>
b10 U
b11010 V
0T
0B
0]
0)
#2900
0'
0>
#2910
b10 -
#3000
1'
1>
b11 U
b1101 V
#3100
0'
0>
#3110
b11 -
#3200
1'
1>
b100 U
b110 V
1T
1B
1]
1)
#3300
0'
0>
#3310
b100 -
#3400
1'
1>
b101 U
b11 V
0T
0B
0]
0)
#3500
0'
0>
#3510
b101 -
#3600
1'
1>
b110 U
b1 V
1T
1B
1]
1)
#3700
0'
0>
#3710
b110 -
#3800
1'
1>
b111 U
b0 V
#3900
0'
0>
#3910
b111 -
#4000
1'
1>
b1000 U
0T
1D
0B
0]
b11 P
0)
#4100
0'
0>
#4110
b1000 -
#4200
1'
1>
b11 Q
b1001 U
0L
b11 N
b100 P
0C
1A
b0 U
0D
#4300
0'
0>
#4400
1'
1>
b100 Q
b1 N
b0 P
0@
1]
1)
#4500
0'
0>
#4600
1'
1>
b0 Q
0O
0*
#4700
0'
0>
#4710
1$
1&
1;
1=
1Y
b1 P
1F
#4800
1'
1>
b1 Q
1O
1M
b0 N
b10 P
1*
1E
0A
0]
0)
b1101001 V
#4900
0'
0>
#4910
0$
b0 .
0;
#5000
1'
1>
b10 Q
1L
0M
b10 N
1C
0E
1@
b110100 V
1T
b1 U
1B
1]
1)
#5100
0'
0>
#5110
b1 .
#5200
1'
1>
b10 U
b11010 V
0T
0B
0]
0)
#5300
0'
0>
#5310
b10 .
#5400
1'
1>
b11 U
b1101 V
#5500
0'
0>
#5510
b11 .
#5600
1'
1>
b100 U
b110 V
1T
1B
1]
1)
#5700
0'
0>
#5710
b100 .
#5800
1'
1>
b101 U
b11 V
0T
0B
0]
0)
#5900
0'
0>
#5910
b101 .
#6000
1'
1>
b110 U
b1 V
1T
1B
1]
1)
#6100
0'
0>
#6110
b110 .
#6200
1'
1>
b111 U
b0 V
#6300
0'
0>
#6310
b111 .
#6400
1'
1>
b1000 U
0T
1D
0B
0]
b11 P
0)
#6500
0'
0>
#6510
b1000 .
#6600
1'
1>
b11 Q
b1001 U
0L
b11 N
b100 P
0C
1A
1]
1)
b0 U
0D
#6700
0'
0>
#6800
1'
1>
b100 Q
b1 N
b0 P
0@
#6900
0'
0>
#7000
1'
1>
b0 Q
0O
0*
#7100
0'
0>
#7110
1$
0%
0&
1;
0<
0=
0Y
b1 P
0F
#7200
1'
1>
b1 Q
1O
1M
b0 N
b10 P
1*
1E
0A
0]
0)
b1101001 V
#7300
0'
0>
#7310
0$
b1101001 +
0;
#7320
b10110110 #
b0 /
0:
19
18
07
16
04
13
#7400
1'
1>
b10 Q
1L
0M
b10 N
1C
0E
1@
b110100 V
1T
b1 U
1B
1]
1)
#7500
0'
0>
#7520
b1 /
#7600
1'
1>
b10 U
b11010 V
0T
0B
0]
0)
#7700
0'
0>
#7720
b10 /
#7800
1'
1>
b11 U
b1101 V
#7900
0'
0>
#7920
b11 /
#8000
1'
1>
b100 U
b110 V
1T
1B
1]
1)
#8100
0'
0>
#8120
b100 /
#8200
1'
1>
b101 U
b11 V
0T
0B
0]
0)
#8300
0'
0>
#8320
b101 /
#8400
1'
1>
b110 U
b1 V
1T
1B
1]
1)
#8500
0'
0>
#8520
b110 /
#8600
1'
1>
b111 U
b0 V
#8700
0'
0>
#8720
b111 /
#8800
1'
1>
b1000 U
0T
1D
0B
0]
b100 P
0)
#8900
0'
0>
#8920
b1000 /
#9000
1'
1>
b100 Q
b1001 U
0L
b1 N
b0 P
0C
1A
0@
1]
1)
b0 U
0D
#9100
0'
0>
#9120
1$
1;
b1 P
b10110110 W
#9200
1'
1>
b10110110 Z
1Y
1F
b1 Q
1M
b0 N
b10 P
1E
0A
0]
0)
b10110110 V
#9300
0'
0>
#9320
0$
b0 /
0;
#9400
1'
1>
b10 Q
1L
0M
b10 N
1C
0E
1@
b1011011 V
b1 U
#9500
0'
0>
#9520
b1 /
#9600
1'
1>
b10 U
b101101 V
1T
1B
1]
1)
#9700
0'
0>
#9720
b10 /
#9800
1'
1>
b11 U
b10110 V
#9900
0'
0>
#9920
b11 /
#10000
1'
1>
b100 U
b1011 V
0T
0B
0]
0)
#10100
0'
0>
#10120
b100 /
#10200
1'
1>
b101 U
b101 V
1T
1B
1]
1)
#10300
0'
0>
#10320
b101 /
#10400
1'
1>
b110 U
b10 V
#10500
0'
0>
#10520
b110 /
#10600
1'
1>
b111 U
b1 V
0T
0B
0]
0)
#10700
0'
0>
#10720
b111 /
#10800
1'
1>
b1000 U
b0 V
1T
1D
1B
1]
b100 P
1)
#10900
0'
0>
#10920
b1000 /
#11000
1'
1>
b100 Q
b1001 U
0T
0B
0]
0L
b1 N
b0 P
0)
0C
1A
0@
1]
1)
b0 U
0D
#11100
0'
0>
#11200
1'
1>
b0 Q
0O
0*
#11300
0'
0>
#11400
1'
1>
#11500
0'
0>
#11600
1'
1>
#11700
0'
0>
#11800
1'
1>
#11900
0'
0>
#12000
1'
1>
#12100
0'
0>
