#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May  1 20:56:15 2023
# Process ID: 10536
# Current directory: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17092 D:\rooth\rooth-fpga\xilinx\ZYNQXC7Z020\ZYNQXC7Z020.xpr
# Log file: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/vivado.log
# Journal file: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 937.031 ; gain = 273.043
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci' is already up-to-date
[Mon May  1 20:58:51 2023] Launched synth_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1/runme.log
[Mon May  1 20:58:51 2023] Launched impl_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  1 22:12:32 2023...
