<stg><name>CNN_Pipeline_VITIS_LOOP_93_1</name>


<trans_list>

<trans id="127" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %hs = alloca i32 1

]]></Node>
<StgValue><ssdm name="hs"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln92 = store i6 0, i6 %hs

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body.i:0 %i = load i6 %hs

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i:1 %icmp_ln93 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i:2 %add_ln93_1 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln93 = br i1 %icmp_ln93, void %for.body.i.split, void %_Z19GlobalAveragePool1DP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="6">
<![CDATA[
for.body.i.split:4 %trunc_ln96 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i.split:5 %shl_ln96 = shl i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="shl_ln96"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="6">
<![CDATA[
for.body.i.split:6 %zext_ln96 = zext i6 %shl_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:7 %OutPool3_addr = getelementptr i16 %OutPool3, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="OutPool3_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:8 %avg = load i6 %OutPool3_addr

]]></Node>
<StgValue><ssdm name="avg"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:9 %OutPool3_1_addr = getelementptr i16 %OutPool3_1, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="OutPool3_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:10 %OutPool3_1_load = load i6 %OutPool3_1_addr

]]></Node>
<StgValue><ssdm name="OutPool3_1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:11 %OutPool3_2_addr = getelementptr i16 %OutPool3_2, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="OutPool3_2_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:12 %OutPool3_2_load = load i6 %OutPool3_2_addr

]]></Node>
<StgValue><ssdm name="OutPool3_2_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:13 %OutPool3_3_addr = getelementptr i16 %OutPool3_3, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="OutPool3_3_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:14 %OutPool3_3_load = load i6 %OutPool3_3_addr

]]></Node>
<StgValue><ssdm name="OutPool3_3_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:15 %OutPool3_4_addr = getelementptr i16 %OutPool3_4, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="OutPool3_4_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:16 %OutPool3_4_load = load i6 %OutPool3_4_addr

]]></Node>
<StgValue><ssdm name="OutPool3_4_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:17 %OutPool3_5_addr = getelementptr i16 %OutPool3_5, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="OutPool3_5_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:18 %OutPool3_5_load = load i6 %OutPool3_5_addr

]]></Node>
<StgValue><ssdm name="OutPool3_5_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:19 %OutPool3_6_addr = getelementptr i16 %OutPool3_6, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="OutPool3_6_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:20 %OutPool3_6_load = load i6 %OutPool3_6_addr

]]></Node>
<StgValue><ssdm name="OutPool3_6_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:21 %OutPool3_7_addr = getelementptr i16 %OutPool3_7, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="OutPool3_7_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:22 %OutPool3_7_load = load i6 %OutPool3_7_addr

]]></Node>
<StgValue><ssdm name="OutPool3_7_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:23 %OutPool3_8_addr = getelementptr i16 %OutPool3_8, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="OutPool3_8_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:24 %OutPool3_8_load = load i6 %OutPool3_8_addr

]]></Node>
<StgValue><ssdm name="OutPool3_8_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:25 %OutPool3_9_addr = getelementptr i16 %OutPool3_9, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="OutPool3_9_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:26 %OutPool3_9_load = load i6 %OutPool3_9_addr

]]></Node>
<StgValue><ssdm name="OutPool3_9_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.body.i.split:27 %or_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln96, i1 1

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
for.body.i.split:28 %zext_ln96_1 = zext i6 %or_ln2

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:29 %OutPool3_addr_1 = getelementptr i16 %OutPool3, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="OutPool3_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:30 %OutPool3_load = load i6 %OutPool3_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:31 %OutPool3_1_addr_1 = getelementptr i16 %OutPool3_1, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="OutPool3_1_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:32 %OutPool3_1_load_1 = load i6 %OutPool3_1_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_1_load_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:33 %OutPool3_2_addr_1 = getelementptr i16 %OutPool3_2, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="OutPool3_2_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:34 %OutPool3_2_load_1 = load i6 %OutPool3_2_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_2_load_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:35 %OutPool3_3_addr_1 = getelementptr i16 %OutPool3_3, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="OutPool3_3_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:36 %OutPool3_3_load_1 = load i6 %OutPool3_3_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_3_load_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:37 %OutPool3_4_addr_1 = getelementptr i16 %OutPool3_4, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="OutPool3_4_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:38 %OutPool3_4_load_1 = load i6 %OutPool3_4_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_4_load_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:39 %OutPool3_5_addr_1 = getelementptr i16 %OutPool3_5, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="OutPool3_5_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:40 %OutPool3_5_load_1 = load i6 %OutPool3_5_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_5_load_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:41 %OutPool3_6_addr_1 = getelementptr i16 %OutPool3_6, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="OutPool3_6_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:42 %OutPool3_6_load_1 = load i6 %OutPool3_6_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_6_load_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:43 %OutPool3_7_addr_1 = getelementptr i16 %OutPool3_7, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="OutPool3_7_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:44 %OutPool3_7_load_1 = load i6 %OutPool3_7_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_7_load_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:45 %OutPool3_8_addr_1 = getelementptr i16 %OutPool3_8, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="OutPool3_8_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:46 %OutPool3_8_load_1 = load i6 %OutPool3_8_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_8_load_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:47 %OutPool3_9_addr_1 = getelementptr i16 %OutPool3_9, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="OutPool3_9_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:48 %OutPool3_9_load_1 = load i6 %OutPool3_9_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_9_load_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split:81 %store_ln92 = store i6 %add_ln93_1, i6 %hs

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:8 %avg = load i6 %OutPool3_addr

]]></Node>
<StgValue><ssdm name="avg"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:10 %OutPool3_1_load = load i6 %OutPool3_1_addr

]]></Node>
<StgValue><ssdm name="OutPool3_1_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:12 %OutPool3_2_load = load i6 %OutPool3_2_addr

]]></Node>
<StgValue><ssdm name="OutPool3_2_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:14 %OutPool3_3_load = load i6 %OutPool3_3_addr

]]></Node>
<StgValue><ssdm name="OutPool3_3_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:16 %OutPool3_4_load = load i6 %OutPool3_4_addr

]]></Node>
<StgValue><ssdm name="OutPool3_4_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:18 %OutPool3_5_load = load i6 %OutPool3_5_addr

]]></Node>
<StgValue><ssdm name="OutPool3_5_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:20 %OutPool3_6_load = load i6 %OutPool3_6_addr

]]></Node>
<StgValue><ssdm name="OutPool3_6_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:22 %OutPool3_7_load = load i6 %OutPool3_7_addr

]]></Node>
<StgValue><ssdm name="OutPool3_7_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:24 %OutPool3_8_load = load i6 %OutPool3_8_addr

]]></Node>
<StgValue><ssdm name="OutPool3_8_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:26 %OutPool3_9_load = load i6 %OutPool3_9_addr

]]></Node>
<StgValue><ssdm name="OutPool3_9_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:30 %OutPool3_load = load i6 %OutPool3_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:32 %OutPool3_1_load_1 = load i6 %OutPool3_1_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_1_load_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:34 %OutPool3_2_load_1 = load i6 %OutPool3_2_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_2_load_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:36 %OutPool3_3_load_1 = load i6 %OutPool3_3_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_3_load_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:38 %OutPool3_4_load_1 = load i6 %OutPool3_4_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_4_load_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:40 %OutPool3_5_load_1 = load i6 %OutPool3_5_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_5_load_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:42 %OutPool3_6_load_1 = load i6 %OutPool3_6_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_6_load_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:44 %OutPool3_7_load_1 = load i6 %OutPool3_7_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_7_load_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:46 %OutPool3_8_load_1 = load i6 %OutPool3_8_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_8_load_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="6">
<![CDATA[
for.body.i.split:48 %OutPool3_9_load_1 = load i6 %OutPool3_9_addr_1

]]></Node>
<StgValue><ssdm name="OutPool3_9_load_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:49 %add_ln96 = add i16 %OutPool3_1_load, i16 %avg

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:50 %add_ln96_1 = add i16 %OutPool3_3_load, i16 %OutPool3_4_load

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:51 %add_ln96_2 = add i16 %add_ln96_1, i16 %OutPool3_2_load

]]></Node>
<StgValue><ssdm name="add_ln96_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:52 %add_ln96_3 = add i16 %add_ln96_2, i16 %add_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:53 %add_ln96_4 = add i16 %OutPool3_5_load, i16 %OutPool3_6_load

]]></Node>
<StgValue><ssdm name="add_ln96_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:54 %add_ln96_5 = add i16 %OutPool3_8_load, i16 %OutPool3_9_load

]]></Node>
<StgValue><ssdm name="add_ln96_5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:55 %add_ln96_6 = add i16 %add_ln96_5, i16 %OutPool3_7_load

]]></Node>
<StgValue><ssdm name="add_ln96_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:56 %add_ln96_7 = add i16 %add_ln96_6, i16 %add_ln96_4

]]></Node>
<StgValue><ssdm name="add_ln96_7"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:57 %add_ln96_8 = add i16 %add_ln96_7, i16 %add_ln96_3

]]></Node>
<StgValue><ssdm name="add_ln96_8"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:58 %add_ln96_9 = add i16 %OutPool3_load, i16 %OutPool3_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln96_9"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:59 %add_ln96_10 = add i16 %OutPool3_3_load_1, i16 %OutPool3_4_load_1

]]></Node>
<StgValue><ssdm name="add_ln96_10"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:60 %add_ln96_11 = add i16 %add_ln96_10, i16 %OutPool3_2_load_1

]]></Node>
<StgValue><ssdm name="add_ln96_11"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:61 %add_ln96_12 = add i16 %add_ln96_11, i16 %add_ln96_9

]]></Node>
<StgValue><ssdm name="add_ln96_12"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:62 %add_ln96_13 = add i16 %OutPool3_5_load_1, i16 %OutPool3_6_load_1

]]></Node>
<StgValue><ssdm name="add_ln96_13"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:63 %add_ln96_14 = add i16 %OutPool3_8_load_1, i16 %OutPool3_9_load_1

]]></Node>
<StgValue><ssdm name="add_ln96_14"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:64 %add_ln96_15 = add i16 %add_ln96_14, i16 %OutPool3_7_load_1

]]></Node>
<StgValue><ssdm name="add_ln96_15"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:65 %add_ln96_16 = add i16 %add_ln96_15, i16 %add_ln96_13

]]></Node>
<StgValue><ssdm name="add_ln96_16"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:66 %add_ln96_17 = add i16 %add_ln96_16, i16 %add_ln96_12

]]></Node>
<StgValue><ssdm name="add_ln96_17"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:67 %avg_1 = add i16 %add_ln96_17, i16 %add_ln96_8

]]></Node>
<StgValue><ssdm name="avg_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.i.split:72 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %avg_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
_Z19GlobalAveragePool1DP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
for.body.i.split:0 %zext_ln93 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split:1 %specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln93"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split:2 %speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln93"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:3 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="34" op_0_bw="16">
<![CDATA[
for.body.i.split:68 %sext_ln98 = sext i16 %avg_1

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body.i.split:69 %mul_ln98 = mul i34 %sext_ln98, i34 104858

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="33" op_0_bw="34">
<![CDATA[
for.body.i.split:70 %trunc_ln98 = trunc i34 %mul_ln98

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.i.split:71 %sub_ln98 = sub i33 0, i33 %trunc_ln98

]]></Node>
<StgValue><ssdm name="sub_ln98"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split:73 %tmp_246_cast = partselect i11 @_ssdm_op_PartSelect.i11.i33.i32.i32, i33 %sub_ln98, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split:74 %tmp_247_cast = partselect i11 @_ssdm_op_PartSelect.i11.i34.i32.i32, i34 %mul_ln98, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body.i.split:75 %select_ln98 = select i1 %tmp, i11 %tmp_246_cast, i11 %tmp_247_cast

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="11">
<![CDATA[
for.body.i.split:76 %zext_ln98 = zext i11 %select_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i.split:77 %sub_ln98_1 = sub i12 0, i12 %zext_ln98

]]></Node>
<StgValue><ssdm name="sub_ln98_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body.i.split:78 %select_ln98_1 = select i1 %tmp, i12 %sub_ln98_1, i12 %zext_ln98

]]></Node>
<StgValue><ssdm name="select_ln98_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:79 %OutGlobalAverPool1D_addr = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="OutGlobalAverPool1D_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
for.body.i.split:80 %store_ln98 = store i12 %select_ln98_1, i5 %OutGlobalAverPool1D_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.split:82 %br_ln93 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
