{"vcs1":{"timestamp_begin":1746986864.833475598, "rt":6.23, "ut":5.92, "st":0.24}}
{"vcselab":{"timestamp_begin":1746986871.143321228, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1746986871.479448408, "rt":0.30, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746986864.510871614}
{"VCS_COMP_START_TIME": 1746986864.510871614}
{"VCS_COMP_END_TIME": 1746986871.846318758}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 375500}}
{"vcselab": {"peak_mem": 174704}}
