
can_sensor_node_example_gcc.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000f8  00800100  00001696  0000170a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001696  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000022  008001f8  0000178e  00001802  2**0
                  ALLOC
  3 .stab         00000750  00000000  00000000  00001804  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000054  00000000  00000000  00001f54  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00001fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000002aa  00000000  00000000  00002068  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000ddd  00000000  00000000  00002312  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000610  00000000  00000000  000030ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000d68  00000000  00000000  000036ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001b0  00000000  00000000  00004468  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000059d  00000000  00000000  00004618  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000854  00000000  00000000  00004bb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000030  00000000  00000000  00005409  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       8:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      14:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      24:	0c 94 93 0a 	jmp	0x1526	; 0x1526 <__vector_9>
      28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      2c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      34:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      3c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      40:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      44:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      48:	0c 94 8a 00 	jmp	0x114	; 0x114 <__vector_18>
      4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      64:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      80:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      88:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e6 e9       	ldi	r30, 0x96	; 150
      a8:	f6 e1       	ldi	r31, 0x16	; 22
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a8 3f       	cpi	r26, 0xF8	; 248
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	12 e0       	ldi	r17, 0x02	; 2
      bc:	a8 ef       	ldi	r26, 0xF8	; 248
      be:	b1 e0       	ldi	r27, 0x01	; 1
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	aa 31       	cpi	r26, 0x1A	; 26
      c6:	b1 07       	cpc	r27, r17
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	0e 94 06 01 	call	0x20c	; 0x20c <main>
      ce:	0c 94 49 0b 	jmp	0x1692	; 0x1692 <_exit>

000000d2 <__bad_interrupt>:
      d2:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

000000d6 <convertanalog>:
    }
}

//----- ADC konvertering ------------------------------------------------------
unsigned short int convertanalog(unsigned channel)
{
      d6:	8f 70       	andi	r24, 0x0F	; 15
      d8:	80 64       	ori	r24, 0x40	; 64
      da:	80 93 7c 00 	sts	0x007C, r24
	unsigned int adlow = 0;
	unsigned int adhigh = 0; 
	
    ADMUX=(1<<REFS0)|(channel & 0x0f);
    ADCSRA=(1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
      de:	87 e8       	ldi	r24, 0x87	; 135
      e0:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA|= (1<<ADSC);
      e4:	80 91 7a 00 	lds	r24, 0x007A
      e8:	80 64       	ori	r24, 0x40	; 64
      ea:	80 93 7a 00 	sts	0x007A, r24
    while(bit_is_set(ADCSRA,ADSC)); 
      ee:	80 91 7a 00 	lds	r24, 0x007A
      f2:	86 fd       	sbrc	r24, 6
      f4:	fc cf       	rjmp	.-8      	; 0xee <convertanalog+0x18>
    adlow=ADCL; 
      f6:	20 91 78 00 	lds	r18, 0x0078
    adhigh=ADCH;
      fa:	40 91 79 00 	lds	r20, 0x0079
      fe:	30 e0       	ldi	r19, 0x00	; 0
     100:	94 2f       	mov	r25, r20
     102:	80 e0       	ldi	r24, 0x00	; 0
     104:	28 2b       	or	r18, r24
     106:	39 2b       	or	r19, r25
     108:	36 95       	lsr	r19
     10a:	27 95       	ror	r18
     10c:	36 95       	lsr	r19
     10e:	27 95       	ror	r18
    return((unsigned short int)(((adhigh<<8)|(adlow & 0xFF))>>2));
}
     110:	c9 01       	movw	r24, r18
     112:	08 95       	ret

00000114 <__vector_18>:

ISR(CANIT_vect)
{
     114:	1f 92       	push	r1
     116:	0f 92       	push	r0
     118:	0f b6       	in	r0, 0x3f	; 63
     11a:	0f 92       	push	r0
     11c:	11 24       	eor	r1, r1
     11e:	8f 93       	push	r24
    PORTA ^=_BV(PORTA7);
     120:	82 b1       	in	r24, 0x02	; 2
     122:	80 58       	subi	r24, 0x80	; 128
     124:	82 b9       	out	0x02, r24	; 2
}
     126:	8f 91       	pop	r24
     128:	0f 90       	pop	r0
     12a:	0f be       	out	0x3f, r0	; 63
     12c:	0f 90       	pop	r0
     12e:	1f 90       	pop	r1
     130:	18 95       	reti

00000132 <send_data_CAN>:
//! 2) The second operation is to send a CAN data frame with the same ID and as
//!    data:
//------------------------------------------------------------------------------

void send_data_CAN(void)
{
     132:	bf 92       	push	r11
     134:	cf 92       	push	r12
     136:	df 92       	push	r13
     138:	ef 92       	push	r14
     13a:	ff 92       	push	r15
     13c:	0f 93       	push	r16
     13e:	1f 93       	push	r17
     140:	cf 93       	push	r28
     142:	df 93       	push	r29
    // --- Init Reply data
    sensor_message.pt_data = &sensor_buffer[0];
     144:	87 e0       	ldi	r24, 0x07	; 7
     146:	92 e0       	ldi	r25, 0x02	; 2
     148:	90 93 03 02 	sts	0x0203, r25
     14c:	80 93 02 02 	sts	0x0202, r24
unsigned short int convertanalog(unsigned channel)
{
	unsigned int adlow = 0;
	unsigned int adhigh = 0; 
	
    ADMUX=(1<<REFS0)|(channel & 0x0f);
     150:	61 e4       	ldi	r22, 0x41	; 65
     152:	b6 2e       	mov	r11, r22
    ADCSRA=(1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
     154:	57 e8       	ldi	r21, 0x87	; 135
     156:	c5 2e       	mov	r12, r21
		sensor_buffer[6] = (U8)(dummy_counter+60);
		sensor_buffer[7] = (U8)(convertanalog(1));
		
        // --- Auto-reply Command
        sensor_message.ctrl.ide = 0;            //- CAN 2.0A
        sensor_message.dlc = 8;                 //- Message with x-byte data
     158:	48 e0       	ldi	r20, 0x08	; 8
     15a:	d4 2e       	mov	r13, r20
        sensor_message.id.std = MY_ID_TAG;
     15c:	30 e8       	ldi	r19, 0x80	; 128
     15e:	e3 2e       	mov	r14, r19
     160:	f1 2c       	mov	r15, r1
        sensor_message.cmd = CMD_RX;
     162:	04 e0       	ldi	r16, 0x04	; 4
     164:	10 e0       	ldi	r17, 0x00	; 0
    sensor_message.pt_data = &sensor_buffer[0];

    while(1)
    {   
        
		sensor_buffer[0] = (U8)(dummy_counter);
     166:	80 91 f8 01 	lds	r24, 0x01F8
     16a:	80 93 07 02 	sts	0x0207, r24
        sensor_buffer[1] = (U8)(dummy_counter+10);
     16e:	86 5f       	subi	r24, 0xF6	; 246
     170:	80 93 08 02 	sts	0x0208, r24
        sensor_buffer[2] = (U8)(dummy_counter+20);
     174:	86 5f       	subi	r24, 0xF6	; 246
     176:	80 93 09 02 	sts	0x0209, r24
        sensor_buffer[3] = (U8)(dummy_counter+30);
     17a:	86 5f       	subi	r24, 0xF6	; 246
     17c:	80 93 0a 02 	sts	0x020A, r24
		sensor_buffer[4] = (U8)(dummy_counter+40);
     180:	86 5f       	subi	r24, 0xF6	; 246
     182:	80 93 0b 02 	sts	0x020B, r24
		sensor_buffer[5] = (U8)(dummy_counter+50);
     186:	86 5f       	subi	r24, 0xF6	; 246
     188:	80 93 0c 02 	sts	0x020C, r24
		sensor_buffer[6] = (U8)(dummy_counter+60);
     18c:	86 5f       	subi	r24, 0xF6	; 246
     18e:	80 93 0d 02 	sts	0x020D, r24
unsigned short int convertanalog(unsigned channel)
{
	unsigned int adlow = 0;
	unsigned int adhigh = 0; 
	
    ADMUX=(1<<REFS0)|(channel & 0x0f);
     192:	b0 92 7c 00 	sts	0x007C, r11
    ADCSRA=(1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
     196:	c0 92 7a 00 	sts	0x007A, r12
    ADCSRA|= (1<<ADSC);
     19a:	80 91 7a 00 	lds	r24, 0x007A
     19e:	80 64       	ori	r24, 0x40	; 64
     1a0:	80 93 7a 00 	sts	0x007A, r24
    while(bit_is_set(ADCSRA,ADSC)); 
     1a4:	80 91 7a 00 	lds	r24, 0x007A
     1a8:	86 fd       	sbrc	r24, 6
     1aa:	fc cf       	rjmp	.-8      	; 0x1a4 <send_data_CAN+0x72>
    adlow=ADCL; 
     1ac:	80 91 78 00 	lds	r24, 0x0078
    adhigh=ADCH;
     1b0:	20 91 79 00 	lds	r18, 0x0079
        sensor_buffer[2] = (U8)(dummy_counter+20);
        sensor_buffer[3] = (U8)(dummy_counter+30);
		sensor_buffer[4] = (U8)(dummy_counter+40);
		sensor_buffer[5] = (U8)(dummy_counter+50);
		sensor_buffer[6] = (U8)(dummy_counter+60);
		sensor_buffer[7] = (U8)(convertanalog(1));
     1b4:	90 e0       	ldi	r25, 0x00	; 0
     1b6:	d2 2f       	mov	r29, r18
     1b8:	c0 e0       	ldi	r28, 0x00	; 0
     1ba:	8c 2b       	or	r24, r28
     1bc:	9d 2b       	or	r25, r29
     1be:	96 95       	lsr	r25
     1c0:	87 95       	ror	r24
     1c2:	96 95       	lsr	r25
     1c4:	87 95       	ror	r24
     1c6:	80 93 0e 02 	sts	0x020E, r24
		
        // --- Auto-reply Command
        sensor_message.ctrl.ide = 0;            //- CAN 2.0A
     1ca:	10 92 06 02 	sts	0x0206, r1
        sensor_message.dlc = 8;                 //- Message with x-byte data
     1ce:	d0 92 01 02 	sts	0x0201, r13
        sensor_message.id.std = MY_ID_TAG;
     1d2:	f0 92 fe 01 	sts	0x01FE, r15
     1d6:	e0 92 fd 01 	sts	0x01FD, r14
        sensor_message.cmd = CMD_RX;
     1da:	10 93 fc 01 	sts	0x01FC, r17
     1de:	00 93 fb 01 	sts	0x01FB, r16

        // --- Enable reply
        while(can_cmd(&sensor_message) != CAN_CMD_ACCEPTED);
     1e2:	8a ef       	ldi	r24, 0xFA	; 250
     1e4:	91 e0       	ldi	r25, 0x01	; 1
     1e6:	0e 94 42 04 	call	0x884	; 0x884 <can_cmd>
     1ea:	88 23       	and	r24, r24
     1ec:	d1 f7       	brne	.-12     	; 0x1e2 <send_data_CAN+0xb0>
        // --- Wait for Reply completed
        while(can_get_status(&sensor_message) == CAN_STATUS_NOT_COMPLETED);
     1ee:	8a ef       	ldi	r24, 0xFA	; 250
     1f0:	91 e0       	ldi	r25, 0x01	; 1
     1f2:	0e 94 af 03 	call	0x75e	; 0x75e <can_get_status>
     1f6:	81 30       	cpi	r24, 0x01	; 1
     1f8:	d1 f3       	breq	.-12     	; 0x1ee <send_data_CAN+0xbc>

        PORTA ^=_BV(PORTA7);
     1fa:	82 b1       	in	r24, 0x02	; 2
     1fc:	80 58       	subi	r24, 0x80	; 128
     1fe:	82 b9       	out	0x02, r24	; 2
		
		dummy_counter++;
     200:	80 91 f8 01 	lds	r24, 0x01F8
     204:	8f 5f       	subi	r24, 0xFF	; 255
     206:	80 93 f8 01 	sts	0x01F8, r24
     20a:	ad cf       	rjmp	.-166    	; 0x166 <send_data_CAN+0x34>

0000020c <main>:
//! This program performs a response to an remote frame of a master.
//! The response is a data frame that contents (in the order) the local
//! temperature, the local luminosity and the local VCC values.
//------------------------------------------------------------------------------
int main (void)
{	
     20c:	80 e8       	ldi	r24, 0x80	; 128
     20e:	80 93 61 00 	sts	0x0061, r24
     212:	10 92 61 00 	sts	0x0061, r1
    CLKPR = 0x80;  CLKPR = 0x00;  // Clock prescaler Reset

    can_init(0);
     216:	80 e0       	ldi	r24, 0x00	; 0
     218:	0e 94 73 09 	call	0x12e6	; 0x12e6 <can_init>

	DDRA = 0xFF; // LED'er output
     21c:	8f ef       	ldi	r24, 0xFF	; 255
     21e:	81 b9       	out	0x01, r24	; 1
	PORTA = 0xFF; // LED'er tændt
     220:	82 b9       	out	0x02, r24	; 2

    DDRD = 0xFF;
     222:	8a b9       	out	0x0a, r24	; 10
    PORTD |= 0b1000000;
     224:	5e 9a       	sbi	0x0b, 6	; 11

    // Interrupt
    sei();
     226:	78 94       	sei

    // Modtag CAN interrupt

    CANIE2 = 0xFF;
     228:	80 93 de 00 	sts	0x00DE, r24
    CANIE1 = 0xFF;
     22c:	80 93 df 00 	sts	0x00DF, r24

    CANGIE |=(1<<ENIT);
     230:	80 91 db 00 	lds	r24, 0x00DB
     234:	80 68       	ori	r24, 0x80	; 128
     236:	80 93 db 00 	sts	0x00DB, r24
    CANGIE |=(1<<ENRX);
     23a:	80 91 db 00 	lds	r24, 0x00DB
     23e:	80 62       	ori	r24, 0x20	; 32
     240:	80 93 db 00 	sts	0x00DB, r24
    CANGIE |=(1<<ENTX);
     244:	80 91 db 00 	lds	r24, 0x00DB
     248:	80 61       	ori	r24, 0x10	; 16
     24a:	80 93 db 00 	sts	0x00DB, r24

	send_data_CAN();
     24e:	0e 94 99 00 	call	0x132	; 0x132 <send_data_CAN>
     252:	ff cf       	rjmp	.-2      	; 0x252 <main+0x46>

00000254 <adc_init>:
//!                 Left adjust result >2,
//!          TRUE:  In range
//!
//------------------------------------------------------------------------------
U8 adc_init(U8 voltage_ref, Bool left_adjust, U8 adc_channel)
{
     254:	98 2f       	mov	r25, r24
        
    range_voltage_ref = TRUE;
    range_left_adjust = TRUE;
    
    // --- Enter in ADC
    Disable_adc();
     256:	80 91 7a 00 	lds	r24, 0x007A
     25a:	8f 77       	andi	r24, 0x7F	; 127
     25c:	80 93 7a 00 	sts	0x007A, r24
    Disable_adc_it();
     260:	80 91 7a 00 	lds	r24, 0x007A
     264:	87 7f       	andi	r24, 0xF7	; 247
     266:	80 93 7a 00 	sts	0x007A, r24
    Clear_adc_it_flag();
     26a:	80 91 7a 00 	lds	r24, 0x007A
     26e:	80 61       	ori	r24, 0x10	; 16
     270:	80 93 7a 00 	sts	0x007A, r24
    
    // --- AVcc Voltage Reference
    switch (voltage_ref)
     274:	91 30       	cpi	r25, 0x01	; 1
     276:	51 f0       	breq	.+20     	; 0x28c <adc_init+0x38>
     278:	91 30       	cpi	r25, 0x01	; 1
     27a:	20 f0       	brcs	.+8      	; 0x284 <adc_init+0x30>
     27c:	93 30       	cpi	r25, 0x03	; 3
     27e:	79 f0       	breq	.+30     	; 0x29e <adc_init+0x4a>
     280:	20 e0       	ldi	r18, 0x00	; 0
     282:	13 c0       	rjmp	.+38     	; 0x2aa <adc_init+0x56>
    {
        case EXTERNAL_AREF:            // Enable external AREF
            Enable_external_aref();
     284:	80 91 7c 00 	lds	r24, 0x007C
     288:	8f 73       	andi	r24, 0x3F	; 63
     28a:	0c c0       	rjmp	.+24     	; 0x2a4 <adc_init+0x50>
            break;
        case AVCC_AS_VREF:             // Enable AVCC as Vref
            Enable_avcc_as_vref();
     28c:	80 91 7c 00 	lds	r24, 0x007C
     290:	8f 77       	andi	r24, 0x7F	; 127
     292:	80 93 7c 00 	sts	0x007C, r24
     296:	80 91 7c 00 	lds	r24, 0x007C
     29a:	80 64       	ori	r24, 0x40	; 64
     29c:	03 c0       	rjmp	.+6      	; 0x2a4 <adc_init+0x50>
            break;
        case INTERNAL_VREF:            // Enable internal Vref
            Enable_internal_vref();
     29e:	80 91 7c 00 	lds	r24, 0x007C
     2a2:	80 6c       	ori	r24, 0xC0	; 192
     2a4:	80 93 7c 00 	sts	0x007C, r24
     2a8:	21 e0       	ldi	r18, 0x01	; 1
            range_voltage_ref = FALSE;
           break;
    }
      
    // --- Left Adjust Result
    switch (left_adjust)
     2aa:	66 23       	and	r22, r22
     2ac:	41 f0       	breq	.+16     	; 0x2be <adc_init+0x6a>
     2ae:	61 30       	cpi	r22, 0x01	; 1
     2b0:	11 f0       	breq	.+4      	; 0x2b6 <adc_init+0x62>
     2b2:	90 e0       	ldi	r25, 0x00	; 0
     2b4:	0a c0       	rjmp	.+20     	; 0x2ca <adc_init+0x76>
    {
        case LEFT_ADJUST:              // Enable left adjust result
            Set_left_adjust();
     2b6:	80 91 7c 00 	lds	r24, 0x007C
     2ba:	80 62       	ori	r24, 0x20	; 32
     2bc:	03 c0       	rjmp	.+6      	; 0x2c4 <adc_init+0x70>
            break;
        case NO_LEFT_ADJUST:           // Disable left adjust result
            Clear_left_adjust();
     2be:	80 91 7c 00 	lds	r24, 0x007C
     2c2:	8f 7d       	andi	r24, 0xDF	; 223
     2c4:	80 93 7c 00 	sts	0x007C, r24
     2c8:	91 e0       	ldi	r25, 0x01	; 1
            range_left_adjust = FALSE;
           break;
    }
      
    // --- Set Channel number
    Select_adc_channel(adc_channel);
     2ca:	80 91 7c 00 	lds	r24, 0x007C
     2ce:	80 7e       	andi	r24, 0xE0	; 224
     2d0:	80 93 7c 00 	sts	0x007C, r24
     2d4:	80 91 7c 00 	lds	r24, 0x007C
     2d8:	84 2b       	or	r24, r20
     2da:	80 93 7c 00 	sts	0x007C, r24
         
    // --- Set ADC prescaler close to 125kHz
    Set_adc_prescaler(ADC_PRESCALER);    
     2de:	80 91 7a 00 	lds	r24, 0x007A
     2e2:	88 7f       	andi	r24, 0xF8	; 248
     2e4:	80 93 7a 00 	sts	0x007A, r24
     2e8:	80 91 7a 00 	lds	r24, 0x007A
     2ec:	86 60       	ori	r24, 0x06	; 6
     2ee:	80 93 7a 00 	sts	0x007A, r24
     
    return (range_voltage_ref | range_left_adjust);     
}
     2f2:	89 2f       	mov	r24, r25
     2f4:	82 2b       	or	r24, r18
     2f6:	08 95       	ret

000002f8 <adc_single_conversion>:
//!
//! @return Conversion value (U16).
//!
//------------------------------------------------------------------------------
U16 adc_single_conversion(U8 adc_input_pin)
{
     2f8:	91 b3       	in	r25, 0x11	; 17
     2fa:	21 e0       	ldi	r18, 0x01	; 1
     2fc:	30 e0       	ldi	r19, 0x00	; 0
     2fe:	02 c0       	rjmp	.+4      	; 0x304 <adc_single_conversion+0xc>
     300:	22 0f       	add	r18, r18
     302:	33 1f       	adc	r19, r19
     304:	8a 95       	dec	r24
     306:	e2 f7       	brpl	.-8      	; 0x300 <adc_single_conversion+0x8>
     308:	82 2f       	mov	r24, r18
     30a:	80 95       	com	r24
     30c:	98 23       	and	r25, r24
     30e:	91 bb       	out	0x11, r25	; 17
    // --- To save power, the voltage over the ADC is turned off when not used.
    // --- This is done by controlling the voltage from the ADC I/O-pin.
    
    // Enable ADC I/O-pin
    ADC_PORT_OUT &= ~(1<<adc_input_pin);
    ADC_PORT_DIR &= ~(1<<adc_input_pin);
     310:	90 b3       	in	r25, 0x10	; 16
     312:	89 23       	and	r24, r25
     314:	80 bb       	out	0x10, r24	; 16
    ADC_DID_REG  |=  (1<<adc_input_pin);        
     316:	80 91 7e 00 	lds	r24, 0x007E
     31a:	28 2b       	or	r18, r24
     31c:	20 93 7e 00 	sts	0x007E, r18

    // --- Enable the ADC
    Enable_adc();
     320:	80 91 7a 00 	lds	r24, 0x007A
     324:	80 68       	ori	r24, 0x80	; 128
     326:	80 93 7a 00 	sts	0x007A, r24
    // --- This stabilizes INTERNAL_VREF rising level (if used) after enable ADC
    if ( Get_vref() == ((1<<REFS1)|(1<<REFS0)) )
     32a:	80 91 7c 00 	lds	r24, 0x007C
     32e:	80 7c       	andi	r24, 0xC0	; 192
     330:	80 3c       	cpi	r24, 0xC0	; 192
     332:	49 f4       	brne	.+18     	; 0x346 <adc_single_conversion+0x4e>
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	90 e0       	ldi	r25, 0x00	; 0
    {
        for (j=0; j<(0x3FF<<(ADC_PRESCALER-1)); j++) {asm("nop");asm("nop");}
     338:	00 00       	nop
     33a:	00 00       	nop
     33c:	01 96       	adiw	r24, 0x01	; 1
     33e:	2f e7       	ldi	r18, 0x7F	; 127
     340:	80 3e       	cpi	r24, 0xE0	; 224
     342:	92 07       	cpc	r25, r18
     344:	c9 f7       	brne	.-14     	; 0x338 <adc_single_conversion+0x40>
    }
    // --- Perform a dummy single conversion first
    Start_conv();                   // Do single conversion
     346:	80 91 7a 00 	lds	r24, 0x007A
     34a:	8f 7d       	andi	r24, 0xDF	; 223
     34c:	80 93 7a 00 	sts	0x007A, r24
     350:	80 91 7a 00 	lds	r24, 0x007A
     354:	80 64       	ori	r24, 0x40	; 64
     356:	80 93 7a 00 	sts	0x007A, r24
    while(!Conv_complete());        // Wait for conversion done, ADIF flag active
     35a:	80 91 7a 00 	lds	r24, 0x007A
     35e:	84 ff       	sbrs	r24, 4
     360:	fc cf       	rjmp	.-8      	; 0x35a <adc_single_conversion+0x62>
    Clear_adc_it_flag();            // Clear ADIF flag      
     362:	80 91 7a 00 	lds	r24, 0x007A
     366:	80 61       	ori	r24, 0x10	; 16
     368:	80 93 7a 00 	sts	0x007A, r24
     36c:	40 e0       	ldi	r20, 0x00	; 0
     36e:	20 e0       	ldi	r18, 0x00	; 0
     370:	30 e0       	ldi	r19, 0x00	; 0
        
    // --- Do the ADC conversion 16 times for better accuracy
    for(i=0; i<16; i++)             
    {
        // --- Perform a single conversion
        Start_conv();        
     372:	80 91 7a 00 	lds	r24, 0x007A
     376:	8f 7d       	andi	r24, 0xDF	; 223
     378:	80 93 7a 00 	sts	0x007A, r24
     37c:	80 91 7a 00 	lds	r24, 0x007A
     380:	80 64       	ori	r24, 0x40	; 64
     382:	80 93 7a 00 	sts	0x007A, r24
        // --- Wait for conversion done, ADIF flag active
        while(!Conv_complete());    
     386:	80 91 7a 00 	lds	r24, 0x007A
     38a:	84 ff       	sbrs	r24, 4
     38c:	fc cf       	rjmp	.-8      	; 0x386 <adc_single_conversion+0x8e>
        // --- Read out ADCH/ADCL registers
        adc_result = ADC;
     38e:	80 91 78 00 	lds	r24, 0x0078
     392:	90 91 79 00 	lds	r25, 0x0079
        // --- Accumulate result (32 samples) for later averaging
        accu_adc_result += adc_result;
     396:	28 0f       	add	r18, r24
     398:	39 1f       	adc	r19, r25
        // --- Clear ADIF flag      
        Clear_adc_it_flag();
     39a:	80 91 7a 00 	lds	r24, 0x007A
     39e:	80 61       	ori	r24, 0x10	; 16
     3a0:	80 93 7a 00 	sts	0x007A, r24
    Start_conv();                   // Do single conversion
    while(!Conv_complete());        // Wait for conversion done, ADIF flag active
    Clear_adc_it_flag();            // Clear ADIF flag      
        
    // --- Do the ADC conversion 16 times for better accuracy
    for(i=0; i<16; i++)             
     3a4:	4f 5f       	subi	r20, 0xFF	; 255
     3a6:	40 31       	cpi	r20, 0x10	; 16
     3a8:	21 f7       	brne	.-56     	; 0x372 <adc_single_conversion+0x7a>

    // --- Average the 16 samples
    adc_result = accu_adc_result >> 4;     
        
    // --- Disable the ADC
    Disable_adc();      
     3aa:	80 91 7a 00 	lds	r24, 0x007A
     3ae:	8f 77       	andi	r24, 0x7F	; 127
     3b0:	80 93 7a 00 	sts	0x007A, r24
     3b4:	84 e0       	ldi	r24, 0x04	; 4
     3b6:	36 95       	lsr	r19
     3b8:	27 95       	ror	r18
     3ba:	8a 95       	dec	r24
     3bc:	e1 f7       	brne	.-8      	; 0x3b6 <adc_single_conversion+0xbe>

    return adc_result;
}
     3be:	c9 01       	movw	r24, r18
     3c0:	08 95       	ret

000003c2 <can_clear_all_mob>:
//! @param none
//!
//! @return none
//------------------------------------------------------------------------------
void can_clear_all_mob(void)
{
     3c2:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     3c4:	89 2f       	mov	r24, r25
     3c6:	82 95       	swap	r24
     3c8:	80 7f       	andi	r24, 0xF0	; 240
     3ca:	80 93 ed 00 	sts	0x00ED, r24
     3ce:	ee ee       	ldi	r30, 0xEE	; 238
     3d0:	f0 e0       	ldi	r31, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     3d2:	11 92       	st	Z+, r1
     3d4:	e8 3f       	cpi	r30, 0xF8	; 248
     3d6:	f1 05       	cpc	r31, r1
     3d8:	e1 f7       	brne	.-8      	; 0x3d2 <can_clear_all_mob+0x10>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     3da:	9f 5f       	subi	r25, 0xFF	; 255
     3dc:	9f 30       	cpi	r25, 0x0F	; 15
     3de:	91 f7       	brne	.-28     	; 0x3c4 <can_clear_all_mob+0x2>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     3e0:	08 95       	ret

000003e2 <can_get_mob_free>:
//! @return Handle of MOb.
//!          - MOb[0] upto MOb[LAST_MOB_NB]
//!          - 0xFF if no MOb
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
     3e2:	20 91 ed 00 	lds	r18, 0x00ED
     3e6:	90 e0       	ldi	r25, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     3e8:	89 2f       	mov	r24, r25
     3ea:	82 95       	swap	r24
     3ec:	80 7f       	andi	r24, 0xF0	; 240
     3ee:	80 93 ed 00 	sts	0x00ED, r24
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     3f2:	80 91 ef 00 	lds	r24, 0x00EF
     3f6:	80 7c       	andi	r24, 0xC0	; 192
     3f8:	19 f4       	brne	.+6      	; 0x400 <can_get_mob_free+0x1e>
        {
            CANPAGE = page_saved;
     3fa:	20 93 ed 00 	sts	0x00ED, r18
     3fe:	06 c0       	rjmp	.+12     	; 0x40c <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     400:	9f 5f       	subi	r25, 0xFF	; 255
     402:	9f 30       	cpi	r25, 0x0F	; 15
     404:	89 f7       	brne	.-30     	; 0x3e8 <can_get_mob_free+0x6>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     406:	20 93 ed 00 	sts	0x00ED, r18
     40a:	9f ef       	ldi	r25, 0xFF	; 255
    return (NO_MOB);
}
     40c:	89 2f       	mov	r24, r25
     40e:	08 95       	ret

00000410 <can_get_mob_status>:
//!          -  MOB_CRC_ERROR
//!          -  MOB_STUFF_ERROR
//!          -  MOB_BIT_ERROR
//------------------------------------------------------------------------------
U8 can_get_mob_status(void)
{
     410:	80 91 ef 00 	lds	r24, 0x00EF
     414:	80 7c       	andi	r24, 0xC0	; 192
     416:	11 f4       	brne	.+4      	; 0x41c <can_get_mob_status+0xc>
     418:	8f ef       	ldi	r24, 0xFF	; 255
     41a:	08 95       	ret
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}

    canstmob_copy = CANSTMOB; // Copy for test integrity
     41c:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     420:	89 2f       	mov	r24, r25
     422:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     424:	80 32       	cpi	r24, 0x20	; 32
     426:	31 f0       	breq	.+12     	; 0x434 <can_get_mob_status+0x24>
     428:	80 34       	cpi	r24, 0x40	; 64
     42a:	21 f0       	breq	.+8      	; 0x434 <can_get_mob_status+0x24>
     42c:	80 3a       	cpi	r24, 0xA0	; 160
     42e:	11 f0       	breq	.+4      	; 0x434 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     430:	89 2f       	mov	r24, r25
     432:	8f 71       	andi	r24, 0x1F	; 31
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     434:	08 95       	ret

00000436 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     436:	ac 01       	movw	r20, r24
     438:	20 e0       	ldi	r18, 0x00	; 0
     43a:	06 c0       	rjmp	.+12     	; 0x448 <can_get_data+0x12>
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
    {
        *(p_can_message_data + data_index) = CANMSG;
     43c:	80 91 fa 00 	lds	r24, 0x00FA
     440:	e4 0f       	add	r30, r20
     442:	f5 1f       	adc	r31, r21
     444:	80 83       	st	Z, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     446:	2f 5f       	subi	r18, 0xFF	; 255
     448:	80 91 ef 00 	lds	r24, 0x00EF
     44c:	e2 2f       	mov	r30, r18
     44e:	f0 e0       	ldi	r31, 0x00	; 0
     450:	90 e0       	ldi	r25, 0x00	; 0
     452:	8f 70       	andi	r24, 0x0F	; 15
     454:	90 70       	andi	r25, 0x00	; 0
     456:	e8 17       	cp	r30, r24
     458:	f9 07       	cpc	r31, r25
     45a:	84 f3       	brlt	.-32     	; 0x43c <can_get_data+0x6>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     45c:	08 95       	ret

0000045e <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     45e:	9f 92       	push	r9
     460:	af 92       	push	r10
     462:	bf 92       	push	r11
     464:	cf 92       	push	r12
     466:	df 92       	push	r13
     468:	ef 92       	push	r14
     46a:	ff 92       	push	r15
     46c:	0f 93       	push	r16
     46e:	1f 93       	push	r17
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     470:	88 23       	and	r24, r24
     472:	61 f4       	brne	.+24     	; 0x48c <can_auto_baudrate+0x2e>
     474:	dd 24       	eor	r13, r13
     476:	d3 94       	inc	r13
     478:	b3 e0       	ldi	r27, 0x03	; 3
     47a:	a8 e0       	ldi	r26, 0x08	; 8
     47c:	62 e0       	ldi	r22, 0x02	; 2
     47e:	72 e0       	ldi	r23, 0x02	; 2
     480:	50 e0       	ldi	r21, 0x00	; 0
     482:	11 e0       	ldi	r17, 0x01	; 1
     484:	40 e0       	ldi	r20, 0x00	; 0
     486:	ff 24       	eor	r15, r15
     488:	f3 94       	inc	r15
     48a:	54 c0       	rjmp	.+168    	; 0x534 <can_auto_baudrate+0xd6>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     48c:	80 91 e2 00 	lds	r24, 0x00E2
     490:	8e 77       	andi	r24, 0x7E	; 126
     492:	19 f4       	brne	.+6      	; 0x49a <can_auto_baudrate+0x3c>
     494:	dd 24       	eor	r13, r13
     496:	d3 94       	inc	r13
     498:	09 c0       	rjmp	.+18     	; 0x4ac <can_auto_baudrate+0x4e>
     49a:	80 91 e2 00 	lds	r24, 0x00E2
     49e:	90 e0       	ldi	r25, 0x00	; 0
     4a0:	8e 77       	andi	r24, 0x7E	; 126
     4a2:	90 70       	andi	r25, 0x00	; 0
     4a4:	95 95       	asr	r25
     4a6:	87 95       	ror	r24
     4a8:	d8 2e       	mov	r13, r24
     4aa:	d3 94       	inc	r13
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     4ac:	80 91 e3 00 	lds	r24, 0x00E3
     4b0:	8e 70       	andi	r24, 0x0E	; 14
     4b2:	11 f4       	brne	.+4      	; 0x4b8 <can_auto_baudrate+0x5a>
     4b4:	b1 e0       	ldi	r27, 0x01	; 1
     4b6:	09 c0       	rjmp	.+18     	; 0x4ca <can_auto_baudrate+0x6c>
     4b8:	80 91 e3 00 	lds	r24, 0x00E3
     4bc:	90 e0       	ldi	r25, 0x00	; 0
     4be:	8e 70       	andi	r24, 0x0E	; 14
     4c0:	90 70       	andi	r25, 0x00	; 0
     4c2:	95 95       	asr	r25
     4c4:	87 95       	ror	r24
     4c6:	b8 2f       	mov	r27, r24
     4c8:	bf 5f       	subi	r27, 0xFF	; 255
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     4ca:	80 91 e4 00 	lds	r24, 0x00E4
     4ce:	8e 70       	andi	r24, 0x0E	; 14
     4d0:	83 30       	cpi	r24, 0x03	; 3
     4d2:	10 f4       	brcc	.+4      	; 0x4d8 <can_auto_baudrate+0x7a>
     4d4:	62 e0       	ldi	r22, 0x02	; 2
     4d6:	09 c0       	rjmp	.+18     	; 0x4ea <can_auto_baudrate+0x8c>
     4d8:	80 91 e4 00 	lds	r24, 0x00E4
     4dc:	90 e0       	ldi	r25, 0x00	; 0
     4de:	8e 70       	andi	r24, 0x0E	; 14
     4e0:	90 70       	andi	r25, 0x00	; 0
     4e2:	95 95       	asr	r25
     4e4:	87 95       	ror	r24
     4e6:	68 2f       	mov	r22, r24
     4e8:	6f 5f       	subi	r22, 0xFF	; 255
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     4ea:	80 91 e4 00 	lds	r24, 0x00E4
     4ee:	80 77       	andi	r24, 0x70	; 112
     4f0:	81 31       	cpi	r24, 0x11	; 17
     4f2:	10 f4       	brcc	.+4      	; 0x4f8 <can_auto_baudrate+0x9a>
     4f4:	72 e0       	ldi	r23, 0x02	; 2
     4f6:	0c c0       	rjmp	.+24     	; 0x510 <can_auto_baudrate+0xb2>
     4f8:	80 91 e4 00 	lds	r24, 0x00E4
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	80 77       	andi	r24, 0x70	; 112
     500:	90 70       	andi	r25, 0x00	; 0
     502:	24 e0       	ldi	r18, 0x04	; 4
     504:	95 95       	asr	r25
     506:	87 95       	ror	r24
     508:	2a 95       	dec	r18
     50a:	e1 f7       	brne	.-8      	; 0x504 <can_auto_baudrate+0xa6>
     50c:	78 2f       	mov	r23, r24
     50e:	7f 5f       	subi	r23, 0xFF	; 255
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     510:	8b 2f       	mov	r24, r27
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	86 0f       	add	r24, r22
     516:	91 1d       	adc	r25, r1
     518:	87 0f       	add	r24, r23
     51a:	91 1d       	adc	r25, r1
     51c:	08 97       	sbiw	r24, 0x08	; 8
     51e:	14 f4       	brge	.+4      	; 0x524 <can_auto_baudrate+0xc6>
     520:	a8 e0       	ldi	r26, 0x08	; 8
     522:	04 c0       	rjmp	.+8      	; 0x52c <can_auto_baudrate+0xce>
     524:	ab 2f       	mov	r26, r27
     526:	af 5f       	subi	r26, 0xFF	; 255
     528:	a6 0f       	add	r26, r22
     52a:	a7 0f       	add	r26, r23
     52c:	51 e0       	ldi	r21, 0x01	; 1
     52e:	10 e0       	ldi	r17, 0x00	; 0
     530:	41 e0       	ldi	r20, 0x01	; 1
     532:	ff 24       	eor	r15, r15
     534:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     536:	89 2f       	mov	r24, r25
     538:	82 95       	swap	r24
     53a:	80 7f       	andi	r24, 0xF0	; 240
     53c:	80 93 ed 00 	sts	0x00ED, r24
     540:	ee ee       	ldi	r30, 0xEE	; 238
     542:	f0 e0       	ldi	r31, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     544:	11 92       	st	Z+, r1
     546:	e8 3f       	cpi	r30, 0xF8	; 248
     548:	f1 05       	cpc	r31, r1
     54a:	e1 f7       	brne	.-8      	; 0x544 <can_auto_baudrate+0xe6>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     54c:	9f 5f       	subi	r25, 0xFF	; 255
     54e:	9f 30       	cpi	r25, 0x0F	; 15
     550:	91 f7       	brne	.-28     	; 0x536 <can_auto_baudrate+0xd8>
     552:	ee 24       	eor	r14, r14
     554:	e0 e0       	ldi	r30, 0x00	; 0
     556:	f0 e0       	ldi	r31, 0x00	; 0
     558:	cc 24       	eor	r12, r12
            CANTCON = (U8)(conf_index >> 3);

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     55a:	90 e8       	ldi	r25, 0x80	; 128
     55c:	a9 2e       	mov	r10, r25

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     55e:	8a e0       	ldi	r24, 0x0A	; 10
     560:	98 2e       	mov	r9, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     562:	bb 24       	eor	r11, r11
     564:	ba 94       	dec	r11
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     566:	81 e0       	ldi	r24, 0x01	; 1
     568:	f8 16       	cp	r15, r24
     56a:	09 f0       	breq	.+2      	; 0x56e <can_auto_baudrate+0x110>
     56c:	43 c0       	rjmp	.+134    	; 0x5f4 <can_auto_baudrate+0x196>
        {
            Can_reset();
     56e:	f0 92 d8 00 	sts	0x00D8, r15
            conf_index++;
     572:	31 96       	adiw	r30, 0x01	; 1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     574:	8d 2d       	mov	r24, r13
     576:	81 50       	subi	r24, 0x01	; 1
     578:	88 0f       	add	r24, r24
     57a:	80 93 e2 00 	sts	0x00E2, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     57e:	27 2f       	mov	r18, r23
     580:	26 95       	lsr	r18
     582:	30 e0       	ldi	r19, 0x00	; 0
     584:	21 50       	subi	r18, 0x01	; 1
     586:	30 40       	sbci	r19, 0x00	; 0
     588:	05 e0       	ldi	r16, 0x05	; 5
     58a:	22 0f       	add	r18, r18
     58c:	33 1f       	adc	r19, r19
     58e:	0a 95       	dec	r16
     590:	e1 f7       	brne	.-8      	; 0x58a <can_auto_baudrate+0x12c>
     592:	8b 2f       	mov	r24, r27
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	01 97       	sbiw	r24, 0x01	; 1
     598:	88 0f       	add	r24, r24
     59a:	99 1f       	adc	r25, r25
     59c:	28 2b       	or	r18, r24
     59e:	20 93 e3 00 	sts	0x00E3, r18
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     5a2:	27 2f       	mov	r18, r23
     5a4:	30 e0       	ldi	r19, 0x00	; 0
     5a6:	21 50       	subi	r18, 0x01	; 1
     5a8:	30 40       	sbci	r19, 0x00	; 0
     5aa:	04 e0       	ldi	r16, 0x04	; 4
     5ac:	22 0f       	add	r18, r18
     5ae:	33 1f       	adc	r19, r19
     5b0:	0a 95       	dec	r16
     5b2:	e1 f7       	brne	.-8      	; 0x5ac <can_auto_baudrate+0x14e>
     5b4:	86 2f       	mov	r24, r22
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	01 97       	sbiw	r24, 0x01	; 1
     5ba:	88 0f       	add	r24, r24
     5bc:	99 1f       	adc	r25, r25
     5be:	28 2b       	or	r18, r24
     5c0:	21 60       	ori	r18, 0x01	; 1
     5c2:	20 93 e4 00 	sts	0x00E4, r18

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     5c6:	cf 01       	movw	r24, r30
     5c8:	23 e0       	ldi	r18, 0x03	; 3
     5ca:	96 95       	lsr	r25
     5cc:	87 95       	ror	r24
     5ce:	2a 95       	dec	r18
     5d0:	e1 f7       	brne	.-8      	; 0x5ca <can_auto_baudrate+0x16c>
     5d2:	80 93 e5 00 	sts	0x00E5, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     5d6:	10 92 ed 00 	sts	0x00ED, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     5da:	10 92 ee 00 	sts	0x00EE, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     5de:	a0 92 ef 00 	sts	0x00EF, r10

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     5e2:	90 92 d8 00 	sts	0x00D8, r9
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     5e6:	80 91 d9 00 	lds	r24, 0x00D9
     5ea:	82 ff       	sbrs	r24, 2
     5ec:	fc cf       	rjmp	.-8      	; 0x5e6 <can_auto_baudrate+0x188>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     5ee:	b0 92 da 00 	sts	0x00DA, r11
     5f2:	ee 24       	eor	r14, r14
     5f4:	01 e0       	ldi	r16, 0x01	; 1
     5f6:	3a c0       	rjmp	.+116    	; 0x66c <can_auto_baudrate+0x20e>
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
        {
            u8_temp0 = CANSTMOB;
     5f8:	80 91 ee 00 	lds	r24, 0x00EE
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     5fc:	90 e0       	ldi	r25, 0x00	; 0
     5fe:	85 ff       	sbrs	r24, 5
     600:	10 c0       	rjmp	.+32     	; 0x622 <can_auto_baudrate+0x1c4>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     602:	80 91 ef 00 	lds	r24, 0x00EF
     606:	8f 73       	andi	r24, 0x3F	; 63
     608:	80 93 ef 00 	sts	0x00EF, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     60c:	10 92 d8 00 	sts	0x00D8, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     610:	80 91 d9 00 	lds	r24, 0x00D9
     614:	82 fd       	sbrc	r24, 2
     616:	fc cf       	rjmp	.-8      	; 0x610 <can_auto_baudrate+0x1b2>
     618:	00 e0       	ldi	r16, 0x00	; 0
     61a:	10 e0       	ldi	r17, 0x00	; 0
     61c:	cc 24       	eor	r12, r12
     61e:	c3 94       	inc	r12
     620:	81 c0       	rjmp	.+258    	; 0x724 <can_auto_baudrate+0x2c6>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     622:	8f 71       	andi	r24, 0x1F	; 31
     624:	90 70       	andi	r25, 0x00	; 0
     626:	89 2b       	or	r24, r25
     628:	11 f0       	breq	.+4      	; 0x62e <can_auto_baudrate+0x1d0>
     62a:	10 e0       	ldi	r17, 0x00	; 0
     62c:	41 e0       	ldi	r20, 0x01	; 1
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                }

                u8_temp0 = CANGIT;
     62e:	80 91 da 00 	lds	r24, 0x00DA

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     632:	28 2f       	mov	r18, r24
     634:	30 e0       	ldi	r19, 0x00	; 0
     636:	85 ff       	sbrs	r24, 5
     638:	11 c0       	rjmp	.+34     	; 0x65c <can_auto_baudrate+0x1fe>
                {
                    if (ovrtim_flag==0)
     63a:	ee 20       	and	r14, r14
     63c:	41 f4       	brne	.+16     	; 0x64e <can_auto_baudrate+0x1f0>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     63e:	80 91 da 00 	lds	r24, 0x00DA
     642:	80 62       	ori	r24, 0x20	; 32
     644:	80 93 da 00 	sts	0x00DA, r24
     648:	ee 24       	eor	r14, r14
     64a:	e3 94       	inc	r14
     64c:	07 c0       	rjmp	.+14     	; 0x65c <can_auto_baudrate+0x1fe>
                        ovrtim_flag++;
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     64e:	80 91 da 00 	lds	r24, 0x00DA
     652:	80 62       	ori	r24, 0x20	; 32
     654:	80 93 da 00 	sts	0x00DA, r24
     658:	10 e0       	ldi	r17, 0x00	; 0
     65a:	41 e0       	ldi	r20, 0x01	; 1
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     65c:	2f 70       	andi	r18, 0x0F	; 15
     65e:	30 70       	andi	r19, 0x00	; 0
     660:	23 2b       	or	r18, r19
     662:	21 f0       	breq	.+8      	; 0x66c <can_auto_baudrate+0x20e>
     664:	10 e0       	ldi	r17, 0x00	; 0
     666:	ff 24       	eor	r15, r15
     668:	f3 94       	inc	r15
     66a:	03 c0       	rjmp	.+6      	; 0x672 <can_auto_baudrate+0x214>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     66c:	11 30       	cpi	r17, 0x01	; 1
     66e:	21 f2       	breq	.-120    	; 0x5f8 <can_auto_baudrate+0x19a>
     670:	56 c0       	rjmp	.+172    	; 0x71e <can_auto_baudrate+0x2c0>
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
     672:	51 11       	cpse	r21, r1
     674:	6f 5f       	subi	r22, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     676:	69 30       	cpi	r22, 0x09	; 9
     678:	f8 f0       	brcs	.+62     	; 0x6b8 <can_auto_baudrate+0x25a>
     67a:	78 30       	cpi	r23, 0x08	; 8
     67c:	e8 f0       	brcs	.+58     	; 0x6b8 <can_auto_baudrate+0x25a>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     67e:	a9 31       	cpi	r26, 0x19	; 25
     680:	11 f0       	breq	.+4      	; 0x686 <can_auto_baudrate+0x228>
     682:	af 5f       	subi	r26, 0xFF	; 255
     684:	05 c0       	rjmp	.+10     	; 0x690 <can_auto_baudrate+0x232>
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     686:	80 e4       	ldi	r24, 0x40	; 64
     688:	d8 16       	cp	r13, r24
     68a:	21 f0       	breq	.+8      	; 0x694 <can_auto_baudrate+0x236>
     68c:	d3 94       	inc	r13
     68e:	a8 e0       	ldi	r26, 0x08	; 8
     690:	62 e0       	ldi	r22, 0x02	; 2
     692:	14 c0       	rjmp	.+40     	; 0x6bc <can_auto_baudrate+0x25e>
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     694:	80 91 ef 00 	lds	r24, 0x00EF
     698:	8f 73       	andi	r24, 0x3F	; 63
     69a:	80 93 ef 00 	sts	0x00EF, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     69e:	10 92 d8 00 	sts	0x00D8, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     6a2:	80 91 d9 00 	lds	r24, 0x00D9
     6a6:	82 fd       	sbrc	r24, 2
     6a8:	fc cf       	rjmp	.-8      	; 0x6a2 <can_auto_baudrate+0x244>
     6aa:	a8 e0       	ldi	r26, 0x08	; 8
     6ac:	62 e0       	ldi	r22, 0x02	; 2
     6ae:	72 e0       	ldi	r23, 0x02	; 2
     6b0:	50 e0       	ldi	r21, 0x00	; 0
     6b2:	00 e0       	ldi	r16, 0x00	; 0
     6b4:	cc 24       	eor	r12, r12
     6b6:	36 c0       	rjmp	.+108    	; 0x724 <can_auto_baudrate+0x2c6>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     6b8:	66 30       	cpi	r22, 0x06	; 6
     6ba:	10 f4       	brcc	.+4      	; 0x6c0 <can_auto_baudrate+0x262>
     6bc:	76 2f       	mov	r23, r22
     6be:	0a c0       	rjmp	.+20     	; 0x6d4 <can_auto_baudrate+0x276>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     6c0:	26 2f       	mov	r18, r22
     6c2:	30 e0       	ldi	r19, 0x00	; 0
     6c4:	87 2f       	mov	r24, r23
     6c6:	90 e0       	ldi	r25, 0x00	; 0
     6c8:	01 96       	adiw	r24, 0x01	; 1
     6ca:	82 17       	cp	r24, r18
     6cc:	93 07       	cpc	r25, r19
     6ce:	14 f4       	brge	.+4      	; 0x6d4 <can_auto_baudrate+0x276>
     6d0:	7f 5f       	subi	r23, 0xFF	; 255
     6d2:	67 2f       	mov	r22, r23
                }
                else
                {
                phs2=phs1;
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     6d4:	b7 2f       	mov	r27, r23
     6d6:	b6 0f       	add	r27, r22
     6d8:	b0 95       	com	r27
     6da:	ba 0f       	add	r27, r26

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     6dc:	8b 2f       	mov	r24, r27
     6de:	81 50       	subi	r24, 0x01	; 1
     6e0:	88 30       	cpi	r24, 0x08	; 8
     6e2:	40 f6       	brcc	.-112    	; 0x674 <can_auto_baudrate+0x216>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     6e4:	47 2f       	mov	r20, r23
     6e6:	50 e0       	ldi	r21, 0x00	; 0
     6e8:	26 2f       	mov	r18, r22
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	2f 5f       	subi	r18, 0xFF	; 255
     6ee:	3f 4f       	sbci	r19, 0xFF	; 255
     6f0:	2b 0f       	add	r18, r27
     6f2:	31 1d       	adc	r19, r1
     6f4:	ca 01       	movw	r24, r20
     6f6:	88 0f       	add	r24, r24
     6f8:	99 1f       	adc	r25, r25
     6fa:	88 0f       	add	r24, r24
     6fc:	99 1f       	adc	r25, r25
     6fe:	82 17       	cp	r24, r18
     700:	93 07       	cpc	r25, r19
     702:	0c f4       	brge	.+2      	; 0x706 <can_auto_baudrate+0x2a8>
     704:	b7 cf       	rjmp	.-146    	; 0x674 <can_auto_baudrate+0x216>
     706:	ca 01       	movw	r24, r20
     708:	88 0f       	add	r24, r24
     70a:	99 1f       	adc	r25, r25
     70c:	84 0f       	add	r24, r20
     70e:	95 1f       	adc	r25, r21
     710:	28 17       	cp	r18, r24
     712:	39 07       	cpc	r19, r25
     714:	0c f4       	brge	.+2      	; 0x718 <can_auto_baudrate+0x2ba>
     716:	ae cf       	rjmp	.-164    	; 0x674 <can_auto_baudrate+0x216>
     718:	51 e0       	ldi	r21, 0x01	; 1
     71a:	11 e0       	ldi	r17, 0x01	; 1
     71c:	03 c0       	rjmp	.+6      	; 0x724 <can_auto_baudrate+0x2c6>
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     71e:	41 30       	cpi	r20, 0x01	; 1
     720:	09 f4       	brne	.+2      	; 0x724 <can_auto_baudrate+0x2c6>
     722:	a7 cf       	rjmp	.-178    	; 0x672 <can_auto_baudrate+0x214>
     724:	40 e0       	ldi	r20, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     726:	01 30       	cpi	r16, 0x01	; 1
     728:	09 f4       	brne	.+2      	; 0x72c <can_auto_baudrate+0x2ce>
     72a:	1d cf       	rjmp	.-454    	; 0x566 <can_auto_baudrate+0x108>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     72c:	8c 2d       	mov	r24, r12
     72e:	1f 91       	pop	r17
     730:	0f 91       	pop	r16
     732:	ff 90       	pop	r15
     734:	ef 90       	pop	r14
     736:	df 90       	pop	r13
     738:	cf 90       	pop	r12
     73a:	bf 90       	pop	r11
     73c:	af 90       	pop	r10
     73e:	9f 90       	pop	r9
     740:	08 95       	ret

00000742 <can_fixed_baudrate>:
//!
//! @return Baudrate Status
//!         fixed = 1: baudrate performed
//------------------------------------------------------------------------------
U8 can_fixed_baudrate(U8 mode)
{
     742:	81 e0       	ldi	r24, 0x01	; 1
     744:	80 93 d8 00 	sts	0x00D8, r24
    Can_reset();
    Can_conf_bt();
     748:	82 e0       	ldi	r24, 0x02	; 2
     74a:	80 93 e2 00 	sts	0x00E2, r24
     74e:	8c e0       	ldi	r24, 0x0C	; 12
     750:	80 93 e3 00 	sts	0x00E3, r24
     754:	87 e3       	ldi	r24, 0x37	; 55
     756:	80 93 e4 00 	sts	0x00E4, r24
    return 1;
}
     75a:	81 e0       	ldi	r24, 0x01	; 1
     75c:	08 95       	ret

0000075e <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
     75e:	1f 93       	push	r17
     760:	cf 93       	push	r28
     762:	df 93       	push	r29
     764:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
     766:	8a 85       	ldd	r24, Y+10	; 0x0a
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
     768:	88 23       	and	r24, r24
     76a:	09 f4       	brne	.+2      	; 0x76e <can_get_status+0x10>
     76c:	86 c0       	rjmp	.+268    	; 0x87a <can_get_status+0x11c>
     76e:	8f 31       	cpi	r24, 0x1F	; 31
     770:	09 f4       	brne	.+2      	; 0x774 <can_get_status+0x16>
     772:	83 c0       	rjmp	.+262    	; 0x87a <can_get_status+0x11c>
     774:	8f 3f       	cpi	r24, 0xFF	; 255
     776:	09 f4       	brne	.+2      	; 0x77a <can_get_status+0x1c>
     778:	80 c0       	rjmp	.+256    	; 0x87a <can_get_status+0x11c>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
     77a:	88 81       	ld	r24, Y
     77c:	82 95       	swap	r24
     77e:	80 7f       	andi	r24, 0xF0	; 240
     780:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
     784:	0e 94 08 02 	call	0x410	; 0x410 <can_get_mob_status>
     788:	18 2f       	mov	r17, r24
    
    switch (a_status)
     78a:	80 32       	cpi	r24, 0x20	; 32
     78c:	71 f0       	breq	.+28     	; 0x7aa <can_get_status+0x4c>
     78e:	81 32       	cpi	r24, 0x21	; 33
     790:	18 f4       	brcc	.+6      	; 0x798 <can_get_status+0x3a>
     792:	88 23       	and	r24, r24
     794:	41 f0       	breq	.+16     	; 0x7a6 <can_get_status+0x48>
     796:	69 c0       	rjmp	.+210    	; 0x86a <can_get_status+0x10c>
     798:	80 34       	cpi	r24, 0x40	; 64
     79a:	09 f4       	brne	.+2      	; 0x79e <can_get_status+0x40>
     79c:	5c c0       	rjmp	.+184    	; 0x856 <can_get_status+0xf8>
     79e:	80 3a       	cpi	r24, 0xA0	; 160
     7a0:	09 f0       	breq	.+2      	; 0x7a4 <can_get_status+0x46>
     7a2:	63 c0       	rjmp	.+198    	; 0x86a <can_get_status+0x10c>
     7a4:	02 c0       	rjmp	.+4      	; 0x7aa <can_get_status+0x4c>
     7a6:	81 e0       	ldi	r24, 0x01	; 1
     7a8:	69 c0       	rjmp	.+210    	; 0x87c <can_get_status+0x11e>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
     7aa:	80 91 ef 00 	lds	r24, 0x00EF
     7ae:	8f 70       	andi	r24, 0x0F	; 15
     7b0:	8f 83       	std	Y+7, r24	; 0x07
            can_get_data(cmd->pt_data);
     7b2:	88 85       	ldd	r24, Y+8	; 0x08
     7b4:	99 85       	ldd	r25, Y+9	; 0x09
     7b6:	0e 94 1b 02 	call	0x436	; 0x436 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
     7ba:	80 91 f0 00 	lds	r24, 0x00F0
     7be:	90 e0       	ldi	r25, 0x00	; 0
     7c0:	84 70       	andi	r24, 0x04	; 4
     7c2:	90 70       	andi	r25, 0x00	; 0
     7c4:	95 95       	asr	r25
     7c6:	87 95       	ror	r24
     7c8:	95 95       	asr	r25
     7ca:	87 95       	ror	r24
     7cc:	8b 87       	std	Y+11, r24	; 0x0b
            if (Can_get_ide()) // if extended frame
     7ce:	80 91 ef 00 	lds	r24, 0x00EF
     7d2:	fe 01       	movw	r30, r28
     7d4:	33 96       	adiw	r30, 0x03	; 3
     7d6:	84 ff       	sbrs	r24, 4
     7d8:	2b c0       	rjmp	.+86     	; 0x830 <can_get_status+0xd2>
            {
                cmd->ctrl.ide = 1; // extended frame
     7da:	81 e0       	ldi	r24, 0x01	; 1
     7dc:	8c 87       	std	Y+12, r24	; 0x0c
                Can_get_ext_id(cmd->id.ext);
     7de:	80 91 f3 00 	lds	r24, 0x00F3
     7e2:	86 95       	lsr	r24
     7e4:	86 95       	lsr	r24
     7e6:	86 95       	lsr	r24
     7e8:	83 83       	std	Z+3, r24	; 0x03
     7ea:	90 91 f2 00 	lds	r25, 0x00F2
     7ee:	80 91 f3 00 	lds	r24, 0x00F3
     7f2:	82 95       	swap	r24
     7f4:	88 0f       	add	r24, r24
     7f6:	80 7e       	andi	r24, 0xE0	; 224
     7f8:	96 95       	lsr	r25
     7fa:	96 95       	lsr	r25
     7fc:	96 95       	lsr	r25
     7fe:	89 0f       	add	r24, r25
     800:	82 83       	std	Z+2, r24	; 0x02
     802:	90 91 f1 00 	lds	r25, 0x00F1
     806:	80 91 f2 00 	lds	r24, 0x00F2
     80a:	82 95       	swap	r24
     80c:	88 0f       	add	r24, r24
     80e:	80 7e       	andi	r24, 0xE0	; 224
     810:	96 95       	lsr	r25
     812:	96 95       	lsr	r25
     814:	96 95       	lsr	r25
     816:	89 0f       	add	r24, r25
     818:	81 83       	std	Z+1, r24	; 0x01
     81a:	90 91 f0 00 	lds	r25, 0x00F0
     81e:	80 91 f1 00 	lds	r24, 0x00F1
     822:	82 95       	swap	r24
     824:	88 0f       	add	r24, r24
     826:	80 7e       	andi	r24, 0xE0	; 224
     828:	96 95       	lsr	r25
     82a:	96 95       	lsr	r25
     82c:	96 95       	lsr	r25
     82e:	11 c0       	rjmp	.+34     	; 0x852 <can_get_status+0xf4>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
     830:	1c 86       	std	Y+12, r1	; 0x0c
                    Can_get_std_id(cmd->id.std);
     832:	80 91 f3 00 	lds	r24, 0x00F3
     836:	82 95       	swap	r24
     838:	86 95       	lsr	r24
     83a:	87 70       	andi	r24, 0x07	; 7
     83c:	81 83       	std	Z+1, r24	; 0x01
     83e:	90 91 f2 00 	lds	r25, 0x00F2
     842:	80 91 f3 00 	lds	r24, 0x00F3
     846:	88 0f       	add	r24, r24
     848:	88 0f       	add	r24, r24
     84a:	88 0f       	add	r24, r24
     84c:	92 95       	swap	r25
     84e:	96 95       	lsr	r25
     850:	97 70       	andi	r25, 0x07	; 7
     852:	89 0f       	add	r24, r25
     854:	8b 83       	std	Y+3, r24	; 0x03
            rtn_val = CAN_STATUS_COMPLETED;
            break;
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
     856:	1a 87       	std	Y+10, r17	; 0x0a
            Can_mob_abort();        // Freed the MOB
     858:	80 91 ef 00 	lds	r24, 0x00EF
     85c:	8f 73       	andi	r24, 0x3F	; 63
     85e:	80 93 ef 00 	sts	0x00EF, r24
            Can_clear_status_mob(); //   and reset MOb status
     862:	10 92 ee 00 	sts	0x00EE, r1
     866:	80 e0       	ldi	r24, 0x00	; 0
     868:	09 c0       	rjmp	.+18     	; 0x87c <can_get_status+0x11e>
            rtn_val = CAN_STATUS_COMPLETED;
            break;
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
     86a:	1a 87       	std	Y+10, r17	; 0x0a
            Can_mob_abort();        // Freed the MOB
     86c:	80 91 ef 00 	lds	r24, 0x00EF
     870:	8f 73       	andi	r24, 0x3F	; 63
     872:	80 93 ef 00 	sts	0x00EF, r24
            Can_clear_status_mob(); //   and reset MOb status
     876:	10 92 ee 00 	sts	0x00EE, r1
     87a:	82 e0       	ldi	r24, 0x02	; 2
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
     87c:	df 91       	pop	r29
     87e:	cf 91       	pop	r28
     880:	1f 91       	pop	r17
     882:	08 95       	ret

00000884 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     884:	0f 93       	push	r16
     886:	1f 93       	push	r17
     888:	df 93       	push	r29
     88a:	cf 93       	push	r28
     88c:	00 d0       	rcall	.+0      	; 0x88e <can_cmd+0xa>
     88e:	00 d0       	rcall	.+0      	; 0x890 <can_cmd+0xc>
     890:	cd b7       	in	r28, 0x3d	; 61
     892:	de b7       	in	r29, 0x3e	; 62
     894:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     896:	dc 01       	movw	r26, r24
     898:	11 96       	adiw	r26, 0x01	; 1
     89a:	8d 91       	ld	r24, X+
     89c:	9c 91       	ld	r25, X
     89e:	12 97       	sbiw	r26, 0x02	; 2
     8a0:	0c 97       	sbiw	r24, 0x0c	; 12
     8a2:	a9 f4       	brne	.+42     	; 0x8ce <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     8a4:	1a 96       	adiw	r26, 0x0a	; 10
     8a6:	8c 91       	ld	r24, X
     8a8:	1a 97       	sbiw	r26, 0x0a	; 10
     8aa:	80 36       	cpi	r24, 0x60	; 96
     8ac:	69 f4       	brne	.+26     	; 0x8c8 <can_cmd+0x44>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     8ae:	8c 91       	ld	r24, X
     8b0:	82 95       	swap	r24
     8b2:	80 7f       	andi	r24, 0xF0	; 240
     8b4:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     8b8:	80 91 ef 00 	lds	r24, 0x00EF
     8bc:	8f 73       	andi	r24, 0x3F	; 63
     8be:	80 93 ef 00 	sts	0x00EF, r24
      Can_clear_status_mob();       // To be sure !
     8c2:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     8c6:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     8c8:	f8 01       	movw	r30, r16
     8ca:	12 86       	std	Z+10, r1	; 0x0a
     8cc:	33 c1       	rjmp	.+614    	; 0xb34 <can_cmd+0x2b0>
  }
  else
  {
    mob_handle = can_get_mob_free();
     8ce:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <can_get_mob_free>
     8d2:	98 2f       	mov	r25, r24
    if (mob_handle!= NO_MOB)
     8d4:	8f 3f       	cpi	r24, 0xFF	; 255
     8d6:	09 f4       	brne	.+2      	; 0x8da <can_cmd+0x56>
     8d8:	f9 c4       	rjmp	.+2546   	; 0x12cc <__stack+0x1cd>
    {
      cmd->status = MOB_PENDING; 
     8da:	80 e6       	ldi	r24, 0x60	; 96
     8dc:	d8 01       	movw	r26, r16
     8de:	1a 96       	adiw	r26, 0x0a	; 10
     8e0:	8c 93       	st	X, r24
     8e2:	1a 97       	sbiw	r26, 0x0a	; 10
      cmd->handle = mob_handle;
     8e4:	9c 93       	st	X, r25
      Can_set_mob(mob_handle);
     8e6:	92 95       	swap	r25
     8e8:	90 7f       	andi	r25, 0xF0	; 240
     8ea:	90 93 ed 00 	sts	0x00ED, r25
     8ee:	ee ee       	ldi	r30, 0xEE	; 238
     8f0:	f0 e0       	ldi	r31, 0x00	; 0
      Can_clear_mob();
     8f2:	11 92       	st	Z+, r1
     8f4:	e8 3f       	cpi	r30, 0xF8	; 248
     8f6:	f1 05       	cpc	r31, r1
     8f8:	e1 f7       	brne	.-8      	; 0x8f2 <can_cmd+0x6e>
          
      switch (cmd->cmd)
     8fa:	f8 01       	movw	r30, r16
     8fc:	81 81       	ldd	r24, Z+1	; 0x01
     8fe:	92 81       	ldd	r25, Z+2	; 0x02
     900:	86 30       	cpi	r24, 0x06	; 6
     902:	91 05       	cpc	r25, r1
     904:	09 f4       	brne	.+2      	; 0x908 <can_cmd+0x84>
     906:	e5 c1       	rjmp	.+970    	; 0xcd2 <can_cmd+0x44e>
     908:	87 30       	cpi	r24, 0x07	; 7
     90a:	91 05       	cpc	r25, r1
     90c:	b0 f4       	brcc	.+44     	; 0x93a <can_cmd+0xb6>
     90e:	83 30       	cpi	r24, 0x03	; 3
     910:	91 05       	cpc	r25, r1
     912:	09 f4       	brne	.+2      	; 0x916 <can_cmd+0x92>
     914:	11 c1       	rjmp	.+546    	; 0xb38 <can_cmd+0x2b4>
     916:	84 30       	cpi	r24, 0x04	; 4
     918:	91 05       	cpc	r25, r1
     91a:	38 f4       	brcc	.+14     	; 0x92a <can_cmd+0xa6>
     91c:	81 30       	cpi	r24, 0x01	; 1
     91e:	91 05       	cpc	r25, r1
     920:	39 f1       	breq	.+78     	; 0x970 <can_cmd+0xec>
     922:	02 97       	sbiw	r24, 0x02	; 2
     924:	09 f0       	breq	.+2      	; 0x928 <can_cmd+0xa4>
     926:	ce c4       	rjmp	.+2460   	; 0x12c4 <__stack+0x1c5>
     928:	91 c0       	rjmp	.+290    	; 0xa4c <can_cmd+0x1c8>
     92a:	84 30       	cpi	r24, 0x04	; 4
     92c:	91 05       	cpc	r25, r1
     92e:	09 f4       	brne	.+2      	; 0x932 <can_cmd+0xae>
     930:	55 c1       	rjmp	.+682    	; 0xbdc <can_cmd+0x358>
     932:	05 97       	sbiw	r24, 0x05	; 5
     934:	09 f0       	breq	.+2      	; 0x938 <can_cmd+0xb4>
     936:	c6 c4       	rjmp	.+2444   	; 0x12c4 <__stack+0x1c5>
     938:	8c c1       	rjmp	.+792    	; 0xc52 <can_cmd+0x3ce>
     93a:	89 30       	cpi	r24, 0x09	; 9
     93c:	91 05       	cpc	r25, r1
     93e:	09 f4       	brne	.+2      	; 0x942 <can_cmd+0xbe>
     940:	33 c3       	rjmp	.+1638   	; 0xfa8 <can_cmd+0x724>
     942:	8a 30       	cpi	r24, 0x0A	; 10
     944:	91 05       	cpc	r25, r1
     946:	40 f4       	brcc	.+16     	; 0x958 <can_cmd+0xd4>
     948:	87 30       	cpi	r24, 0x07	; 7
     94a:	91 05       	cpc	r25, r1
     94c:	09 f4       	brne	.+2      	; 0x950 <can_cmd+0xcc>
     94e:	08 c2       	rjmp	.+1040   	; 0xd60 <can_cmd+0x4dc>
     950:	08 97       	sbiw	r24, 0x08	; 8
     952:	09 f0       	breq	.+2      	; 0x956 <can_cmd+0xd2>
     954:	b7 c4       	rjmp	.+2414   	; 0x12c4 <__stack+0x1c5>
     956:	99 c2       	rjmp	.+1330   	; 0xe8a <can_cmd+0x606>
     958:	8a 30       	cpi	r24, 0x0A	; 10
     95a:	91 05       	cpc	r25, r1
     95c:	21 f0       	breq	.+8      	; 0x966 <can_cmd+0xe2>
     95e:	0b 97       	sbiw	r24, 0x0b	; 11
     960:	09 f0       	breq	.+2      	; 0x964 <can_cmd+0xe0>
     962:	b0 c4       	rjmp	.+2400   	; 0x12c4 <__stack+0x1c5>
     964:	0b c4       	rjmp	.+2070   	; 0x117c <__stack+0x7d>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     966:	d8 01       	movw	r26, r16
     968:	17 96       	adiw	r26, 0x07	; 7
     96a:	4c 91       	ld	r20, X
     96c:	90 e0       	ldi	r25, 0x00	; 0
     96e:	bc c3       	rjmp	.+1912   	; 0x10e8 <can_cmd+0x864>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     970:	f8 01       	movw	r30, r16
     972:	84 85       	ldd	r24, Z+12	; 0x0c
     974:	33 96       	adiw	r30, 0x03	; 3
     976:	88 23       	and	r24, r24
     978:	91 f1       	breq	.+100    	; 0x9de <can_cmd+0x15a>
     97a:	32 81       	ldd	r19, Z+2	; 0x02
     97c:	93 2f       	mov	r25, r19
     97e:	92 95       	swap	r25
     980:	96 95       	lsr	r25
     982:	97 70       	andi	r25, 0x07	; 7
     984:	83 81       	ldd	r24, Z+3	; 0x03
     986:	88 0f       	add	r24, r24
     988:	88 0f       	add	r24, r24
     98a:	88 0f       	add	r24, r24
     98c:	98 0f       	add	r25, r24
     98e:	90 93 f3 00 	sts	0x00F3, r25
     992:	21 81       	ldd	r18, Z+1	; 0x01
     994:	82 2f       	mov	r24, r18
     996:	82 95       	swap	r24
     998:	86 95       	lsr	r24
     99a:	87 70       	andi	r24, 0x07	; 7
     99c:	33 0f       	add	r19, r19
     99e:	33 0f       	add	r19, r19
     9a0:	33 0f       	add	r19, r19
     9a2:	83 0f       	add	r24, r19
     9a4:	80 93 f2 00 	sts	0x00F2, r24
     9a8:	d8 01       	movw	r26, r16
     9aa:	13 96       	adiw	r26, 0x03	; 3
     9ac:	9c 91       	ld	r25, X
     9ae:	22 0f       	add	r18, r18
     9b0:	22 0f       	add	r18, r18
     9b2:	22 0f       	add	r18, r18
     9b4:	89 2f       	mov	r24, r25
     9b6:	82 95       	swap	r24
     9b8:	86 95       	lsr	r24
     9ba:	87 70       	andi	r24, 0x07	; 7
     9bc:	28 0f       	add	r18, r24
     9be:	20 93 f1 00 	sts	0x00F1, r18
     9c2:	99 0f       	add	r25, r25
     9c4:	99 0f       	add	r25, r25
     9c6:	99 0f       	add	r25, r25
     9c8:	90 93 f0 00 	sts	0x00F0, r25
     9cc:	80 91 ef 00 	lds	r24, 0x00EF
     9d0:	80 61       	ori	r24, 0x10	; 16
     9d2:	80 93 ef 00 	sts	0x00EF, r24
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     9d6:	f8 01       	movw	r30, r16
     9d8:	27 81       	ldd	r18, Z+7	; 0x07
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	22 c0       	rjmp	.+68     	; 0xa22 <can_cmd+0x19e>
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
     9de:	d8 01       	movw	r26, r16
     9e0:	13 96       	adiw	r26, 0x03	; 3
     9e2:	2c 91       	ld	r18, X
     9e4:	81 81       	ldd	r24, Z+1	; 0x01
     9e6:	82 95       	swap	r24
     9e8:	88 0f       	add	r24, r24
     9ea:	80 7e       	andi	r24, 0xE0	; 224
     9ec:	92 2f       	mov	r25, r18
     9ee:	96 95       	lsr	r25
     9f0:	96 95       	lsr	r25
     9f2:	96 95       	lsr	r25
     9f4:	89 0f       	add	r24, r25
     9f6:	80 93 f3 00 	sts	0x00F3, r24
     9fa:	22 95       	swap	r18
     9fc:	22 0f       	add	r18, r18
     9fe:	20 7e       	andi	r18, 0xE0	; 224
     a00:	20 93 f2 00 	sts	0x00F2, r18
     a04:	80 91 ef 00 	lds	r24, 0x00EF
     a08:	8f 7e       	andi	r24, 0xEF	; 239
     a0a:	e3 cf       	rjmp	.-58     	; 0x9d2 <can_cmd+0x14e>
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     a0c:	d8 01       	movw	r26, r16
     a0e:	18 96       	adiw	r26, 0x08	; 8
     a10:	ed 91       	ld	r30, X+
     a12:	fc 91       	ld	r31, X
     a14:	19 97       	sbiw	r26, 0x09	; 9
     a16:	e9 0f       	add	r30, r25
     a18:	f1 1d       	adc	r31, r1
     a1a:	80 81       	ld	r24, Z
     a1c:	80 93 fa 00 	sts	0x00FA, r24
     a20:	9f 5f       	subi	r25, 0xFF	; 255
     a22:	92 17       	cp	r25, r18
     a24:	98 f3       	brcs	.-26     	; 0xa0c <can_cmd+0x188>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     a26:	f8 01       	movw	r30, r16
     a28:	83 85       	ldd	r24, Z+11	; 0x0b
     a2a:	88 23       	and	r24, r24
     a2c:	21 f0       	breq	.+8      	; 0xa36 <can_cmd+0x1b2>
     a2e:	80 91 f0 00 	lds	r24, 0x00F0
     a32:	84 60       	ori	r24, 0x04	; 4
     a34:	03 c0       	rjmp	.+6      	; 0xa3c <can_cmd+0x1b8>
            else Can_clear_rtr();    
     a36:	80 91 f0 00 	lds	r24, 0x00F0
     a3a:	8b 7f       	andi	r24, 0xFB	; 251
     a3c:	80 93 f0 00 	sts	0x00F0, r24
          Can_set_dlc(cmd->dlc);
     a40:	80 91 ef 00 	lds	r24, 0x00EF
     a44:	28 2b       	or	r18, r24
     a46:	20 93 ef 00 	sts	0x00EF, r18
     a4a:	6a c0       	rjmp	.+212    	; 0xb20 <can_cmd+0x29c>
          Can_config_tx();
          break;
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     a4c:	d8 01       	movw	r26, r16
     a4e:	1c 96       	adiw	r26, 0x0c	; 12
     a50:	8c 91       	ld	r24, X
     a52:	f8 01       	movw	r30, r16
     a54:	33 96       	adiw	r30, 0x03	; 3
     a56:	88 23       	and	r24, r24
     a58:	91 f1       	breq	.+100    	; 0xabe <can_cmd+0x23a>
     a5a:	32 81       	ldd	r19, Z+2	; 0x02
     a5c:	93 2f       	mov	r25, r19
     a5e:	92 95       	swap	r25
     a60:	96 95       	lsr	r25
     a62:	97 70       	andi	r25, 0x07	; 7
     a64:	83 81       	ldd	r24, Z+3	; 0x03
     a66:	88 0f       	add	r24, r24
     a68:	88 0f       	add	r24, r24
     a6a:	88 0f       	add	r24, r24
     a6c:	98 0f       	add	r25, r24
     a6e:	90 93 f3 00 	sts	0x00F3, r25
     a72:	21 81       	ldd	r18, Z+1	; 0x01
     a74:	82 2f       	mov	r24, r18
     a76:	82 95       	swap	r24
     a78:	86 95       	lsr	r24
     a7a:	87 70       	andi	r24, 0x07	; 7
     a7c:	33 0f       	add	r19, r19
     a7e:	33 0f       	add	r19, r19
     a80:	33 0f       	add	r19, r19
     a82:	83 0f       	add	r24, r19
     a84:	80 93 f2 00 	sts	0x00F2, r24
     a88:	f8 01       	movw	r30, r16
     a8a:	93 81       	ldd	r25, Z+3	; 0x03
     a8c:	22 0f       	add	r18, r18
     a8e:	22 0f       	add	r18, r18
     a90:	22 0f       	add	r18, r18
     a92:	89 2f       	mov	r24, r25
     a94:	82 95       	swap	r24
     a96:	86 95       	lsr	r24
     a98:	87 70       	andi	r24, 0x07	; 7
     a9a:	28 0f       	add	r18, r24
     a9c:	20 93 f1 00 	sts	0x00F1, r18
     aa0:	99 0f       	add	r25, r25
     aa2:	99 0f       	add	r25, r25
     aa4:	99 0f       	add	r25, r25
     aa6:	90 93 f0 00 	sts	0x00F0, r25
     aaa:	80 91 ef 00 	lds	r24, 0x00EF
     aae:	80 61       	ori	r24, 0x10	; 16
     ab0:	80 93 ef 00 	sts	0x00EF, r24
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     ab4:	d8 01       	movw	r26, r16
     ab6:	17 96       	adiw	r26, 0x07	; 7
     ab8:	2c 91       	ld	r18, X
     aba:	90 e0       	ldi	r25, 0x00	; 0
     abc:	22 c0       	rjmp	.+68     	; 0xb02 <can_cmd+0x27e>
          Can_config_tx();
          break;
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
     abe:	d8 01       	movw	r26, r16
     ac0:	13 96       	adiw	r26, 0x03	; 3
     ac2:	2c 91       	ld	r18, X
     ac4:	81 81       	ldd	r24, Z+1	; 0x01
     ac6:	82 95       	swap	r24
     ac8:	88 0f       	add	r24, r24
     aca:	80 7e       	andi	r24, 0xE0	; 224
     acc:	92 2f       	mov	r25, r18
     ace:	96 95       	lsr	r25
     ad0:	96 95       	lsr	r25
     ad2:	96 95       	lsr	r25
     ad4:	89 0f       	add	r24, r25
     ad6:	80 93 f3 00 	sts	0x00F3, r24
     ada:	22 95       	swap	r18
     adc:	22 0f       	add	r18, r18
     ade:	20 7e       	andi	r18, 0xE0	; 224
     ae0:	20 93 f2 00 	sts	0x00F2, r18
     ae4:	80 91 ef 00 	lds	r24, 0x00EF
     ae8:	8f 7e       	andi	r24, 0xEF	; 239
     aea:	e2 cf       	rjmp	.-60     	; 0xab0 <can_cmd+0x22c>
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     aec:	d8 01       	movw	r26, r16
     aee:	18 96       	adiw	r26, 0x08	; 8
     af0:	ed 91       	ld	r30, X+
     af2:	fc 91       	ld	r31, X
     af4:	19 97       	sbiw	r26, 0x09	; 9
     af6:	e9 0f       	add	r30, r25
     af8:	f1 1d       	adc	r31, r1
     afa:	80 81       	ld	r24, Z
     afc:	80 93 fa 00 	sts	0x00FA, r24
     b00:	9f 5f       	subi	r25, 0xFF	; 255
     b02:	92 17       	cp	r25, r18
     b04:	98 f3       	brcs	.-26     	; 0xaec <can_cmd+0x268>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     b06:	f8 01       	movw	r30, r16
     b08:	13 86       	std	Z+11, r1	; 0x0b
     b0a:	80 91 f0 00 	lds	r24, 0x00F0
     b0e:	8b 7f       	andi	r24, 0xFB	; 251
     b10:	80 93 f0 00 	sts	0x00F0, r24
          Can_set_dlc(cmd->dlc);
     b14:	80 91 ef 00 	lds	r24, 0x00EF
     b18:	97 81       	ldd	r25, Z+7	; 0x07
     b1a:	89 2b       	or	r24, r25
     b1c:	80 93 ef 00 	sts	0x00EF, r24
          Can_config_tx();
     b20:	80 91 ef 00 	lds	r24, 0x00EF
     b24:	8f 73       	andi	r24, 0x3F	; 63
     b26:	80 93 ef 00 	sts	0x00EF, r24
     b2a:	80 91 ef 00 	lds	r24, 0x00EF
     b2e:	80 64       	ori	r24, 0x40	; 64
     b30:	80 93 ef 00 	sts	0x00EF, r24
     b34:	80 e0       	ldi	r24, 0x00	; 0
     b36:	ce c3       	rjmp	.+1948   	; 0x12d4 <__stack+0x1d5>
          break;
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b38:	d8 01       	movw	r26, r16
     b3a:	1c 96       	adiw	r26, 0x0c	; 12
     b3c:	8c 91       	ld	r24, X
     b3e:	f8 01       	movw	r30, r16
     b40:	33 96       	adiw	r30, 0x03	; 3
     b42:	88 23       	and	r24, r24
     b44:	61 f1       	breq	.+88     	; 0xb9e <can_cmd+0x31a>
     b46:	32 81       	ldd	r19, Z+2	; 0x02
     b48:	93 2f       	mov	r25, r19
     b4a:	92 95       	swap	r25
     b4c:	96 95       	lsr	r25
     b4e:	97 70       	andi	r25, 0x07	; 7
     b50:	83 81       	ldd	r24, Z+3	; 0x03
     b52:	88 0f       	add	r24, r24
     b54:	88 0f       	add	r24, r24
     b56:	88 0f       	add	r24, r24
     b58:	98 0f       	add	r25, r24
     b5a:	90 93 f3 00 	sts	0x00F3, r25
     b5e:	21 81       	ldd	r18, Z+1	; 0x01
     b60:	82 2f       	mov	r24, r18
     b62:	82 95       	swap	r24
     b64:	86 95       	lsr	r24
     b66:	87 70       	andi	r24, 0x07	; 7
     b68:	33 0f       	add	r19, r19
     b6a:	33 0f       	add	r19, r19
     b6c:	33 0f       	add	r19, r19
     b6e:	83 0f       	add	r24, r19
     b70:	80 93 f2 00 	sts	0x00F2, r24
     b74:	f8 01       	movw	r30, r16
     b76:	93 81       	ldd	r25, Z+3	; 0x03
     b78:	22 0f       	add	r18, r18
     b7a:	22 0f       	add	r18, r18
     b7c:	22 0f       	add	r18, r18
     b7e:	89 2f       	mov	r24, r25
     b80:	82 95       	swap	r24
     b82:	86 95       	lsr	r24
     b84:	87 70       	andi	r24, 0x07	; 7
     b86:	28 0f       	add	r18, r24
     b88:	20 93 f1 00 	sts	0x00F1, r18
     b8c:	99 0f       	add	r25, r25
     b8e:	99 0f       	add	r25, r25
     b90:	99 0f       	add	r25, r25
     b92:	90 93 f0 00 	sts	0x00F0, r25
     b96:	80 91 ef 00 	lds	r24, 0x00EF
     b9a:	80 61       	ori	r24, 0x10	; 16
     b9c:	16 c0       	rjmp	.+44     	; 0xbca <can_cmd+0x346>
          else              { Can_set_std_id(cmd->id.std);}
     b9e:	d8 01       	movw	r26, r16
     ba0:	13 96       	adiw	r26, 0x03	; 3
     ba2:	2c 91       	ld	r18, X
     ba4:	81 81       	ldd	r24, Z+1	; 0x01
     ba6:	82 95       	swap	r24
     ba8:	88 0f       	add	r24, r24
     baa:	80 7e       	andi	r24, 0xE0	; 224
     bac:	92 2f       	mov	r25, r18
     bae:	96 95       	lsr	r25
     bb0:	96 95       	lsr	r25
     bb2:	96 95       	lsr	r25
     bb4:	89 0f       	add	r24, r25
     bb6:	80 93 f3 00 	sts	0x00F3, r24
     bba:	22 95       	swap	r18
     bbc:	22 0f       	add	r18, r18
     bbe:	20 7e       	andi	r18, 0xE0	; 224
     bc0:	20 93 f2 00 	sts	0x00F2, r18
     bc4:	80 91 ef 00 	lds	r24, 0x00EF
     bc8:	8f 7e       	andi	r24, 0xEF	; 239
     bca:	80 93 ef 00 	sts	0x00EF, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     bce:	81 e0       	ldi	r24, 0x01	; 1
     bd0:	f8 01       	movw	r30, r16
     bd2:	83 87       	std	Z+11, r24	; 0x0b
     bd4:	80 91 f0 00 	lds	r24, 0x00F0
     bd8:	84 60       	ori	r24, 0x04	; 4
     bda:	9a cf       	rjmp	.-204    	; 0xb10 <can_cmd+0x28c>
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
        //------------      
        case CMD_RX:
          u32_temp=0; Can_set_ext_msk(u32_temp);
     bdc:	19 82       	std	Y+1, r1	; 0x01
     bde:	1a 82       	std	Y+2, r1	; 0x02
     be0:	1b 82       	std	Y+3, r1	; 0x03
     be2:	1c 82       	std	Y+4, r1	; 0x04
     be4:	fe 01       	movw	r30, r28
     be6:	31 96       	adiw	r30, 0x01	; 1
     be8:	32 81       	ldd	r19, Z+2	; 0x02
     bea:	93 2f       	mov	r25, r19
     bec:	92 95       	swap	r25
     bee:	96 95       	lsr	r25
     bf0:	97 70       	andi	r25, 0x07	; 7
     bf2:	83 81       	ldd	r24, Z+3	; 0x03
     bf4:	88 0f       	add	r24, r24
     bf6:	88 0f       	add	r24, r24
     bf8:	88 0f       	add	r24, r24
     bfa:	98 0f       	add	r25, r24
     bfc:	90 93 f7 00 	sts	0x00F7, r25
     c00:	21 81       	ldd	r18, Z+1	; 0x01
     c02:	82 2f       	mov	r24, r18
     c04:	82 95       	swap	r24
     c06:	86 95       	lsr	r24
     c08:	87 70       	andi	r24, 0x07	; 7
     c0a:	33 0f       	add	r19, r19
     c0c:	33 0f       	add	r19, r19
     c0e:	33 0f       	add	r19, r19
     c10:	83 0f       	add	r24, r19
     c12:	80 93 f6 00 	sts	0x00F6, r24
     c16:	99 81       	ldd	r25, Y+1	; 0x01
     c18:	22 0f       	add	r18, r18
     c1a:	22 0f       	add	r18, r18
     c1c:	22 0f       	add	r18, r18
     c1e:	89 2f       	mov	r24, r25
     c20:	82 95       	swap	r24
     c22:	86 95       	lsr	r24
     c24:	87 70       	andi	r24, 0x07	; 7
     c26:	28 0f       	add	r18, r24
     c28:	20 93 f5 00 	sts	0x00F5, r18
     c2c:	99 0f       	add	r25, r25
     c2e:	99 0f       	add	r25, r25
     c30:	99 0f       	add	r25, r25
     c32:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
     c36:	80 91 ef 00 	lds	r24, 0x00EF
     c3a:	d8 01       	movw	r26, r16
     c3c:	17 96       	adiw	r26, 0x07	; 7
     c3e:	9c 91       	ld	r25, X
     c40:	89 2b       	or	r24, r25
     c42:	80 93 ef 00 	sts	0x00EF, r24
          Can_clear_rtrmsk();
     c46:	80 91 f4 00 	lds	r24, 0x00F4
     c4a:	8b 7f       	andi	r24, 0xFB	; 251
     c4c:	80 93 f4 00 	sts	0x00F4, r24
     c50:	91 c2       	rjmp	.+1314   	; 0x1174 <__stack+0x75>
          Can_clear_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_RX_DATA:
          u32_temp=0; Can_set_ext_msk(u32_temp);
     c52:	19 82       	std	Y+1, r1	; 0x01
     c54:	1a 82       	std	Y+2, r1	; 0x02
     c56:	1b 82       	std	Y+3, r1	; 0x03
     c58:	1c 82       	std	Y+4, r1	; 0x04
     c5a:	fe 01       	movw	r30, r28
     c5c:	31 96       	adiw	r30, 0x01	; 1
     c5e:	32 81       	ldd	r19, Z+2	; 0x02
     c60:	93 2f       	mov	r25, r19
     c62:	92 95       	swap	r25
     c64:	96 95       	lsr	r25
     c66:	97 70       	andi	r25, 0x07	; 7
     c68:	83 81       	ldd	r24, Z+3	; 0x03
     c6a:	88 0f       	add	r24, r24
     c6c:	88 0f       	add	r24, r24
     c6e:	88 0f       	add	r24, r24
     c70:	98 0f       	add	r25, r24
     c72:	90 93 f7 00 	sts	0x00F7, r25
     c76:	21 81       	ldd	r18, Z+1	; 0x01
     c78:	82 2f       	mov	r24, r18
     c7a:	82 95       	swap	r24
     c7c:	86 95       	lsr	r24
     c7e:	87 70       	andi	r24, 0x07	; 7
     c80:	33 0f       	add	r19, r19
     c82:	33 0f       	add	r19, r19
     c84:	33 0f       	add	r19, r19
     c86:	83 0f       	add	r24, r19
     c88:	80 93 f6 00 	sts	0x00F6, r24
     c8c:	99 81       	ldd	r25, Y+1	; 0x01
     c8e:	22 0f       	add	r18, r18
     c90:	22 0f       	add	r18, r18
     c92:	22 0f       	add	r18, r18
     c94:	89 2f       	mov	r24, r25
     c96:	82 95       	swap	r24
     c98:	86 95       	lsr	r24
     c9a:	87 70       	andi	r24, 0x07	; 7
     c9c:	28 0f       	add	r18, r24
     c9e:	20 93 f5 00 	sts	0x00F5, r18
     ca2:	99 0f       	add	r25, r25
     ca4:	99 0f       	add	r25, r25
     ca6:	99 0f       	add	r25, r25
     ca8:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
     cac:	80 91 ef 00 	lds	r24, 0x00EF
     cb0:	f8 01       	movw	r30, r16
     cb2:	97 81       	ldd	r25, Z+7	; 0x07
     cb4:	89 2b       	or	r24, r25
     cb6:	80 93 ef 00 	sts	0x00EF, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     cba:	13 86       	std	Z+11, r1	; 0x0b
     cbc:	80 91 f4 00 	lds	r24, 0x00F4
     cc0:	84 60       	ori	r24, 0x04	; 4
     cc2:	80 93 f4 00 	sts	0x00F4, r24
     cc6:	80 91 f0 00 	lds	r24, 0x00F0
     cca:	8b 7f       	andi	r24, 0xFB	; 251
     ccc:	80 93 f0 00 	sts	0x00F0, r24
     cd0:	51 c2       	rjmp	.+1186   	; 0x1174 <__stack+0x75>
          Can_clear_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_RX_REMOTE:
          u32_temp=0; Can_set_ext_msk(u32_temp);
     cd2:	19 82       	std	Y+1, r1	; 0x01
     cd4:	1a 82       	std	Y+2, r1	; 0x02
     cd6:	1b 82       	std	Y+3, r1	; 0x03
     cd8:	1c 82       	std	Y+4, r1	; 0x04
     cda:	fe 01       	movw	r30, r28
     cdc:	31 96       	adiw	r30, 0x01	; 1
     cde:	32 81       	ldd	r19, Z+2	; 0x02
     ce0:	93 2f       	mov	r25, r19
     ce2:	92 95       	swap	r25
     ce4:	96 95       	lsr	r25
     ce6:	97 70       	andi	r25, 0x07	; 7
     ce8:	83 81       	ldd	r24, Z+3	; 0x03
     cea:	88 0f       	add	r24, r24
     cec:	88 0f       	add	r24, r24
     cee:	88 0f       	add	r24, r24
     cf0:	98 0f       	add	r25, r24
     cf2:	90 93 f7 00 	sts	0x00F7, r25
     cf6:	21 81       	ldd	r18, Z+1	; 0x01
     cf8:	82 2f       	mov	r24, r18
     cfa:	82 95       	swap	r24
     cfc:	86 95       	lsr	r24
     cfe:	87 70       	andi	r24, 0x07	; 7
     d00:	33 0f       	add	r19, r19
     d02:	33 0f       	add	r19, r19
     d04:	33 0f       	add	r19, r19
     d06:	83 0f       	add	r24, r19
     d08:	80 93 f6 00 	sts	0x00F6, r24
     d0c:	99 81       	ldd	r25, Y+1	; 0x01
     d0e:	22 0f       	add	r18, r18
     d10:	22 0f       	add	r18, r18
     d12:	22 0f       	add	r18, r18
     d14:	89 2f       	mov	r24, r25
     d16:	82 95       	swap	r24
     d18:	86 95       	lsr	r24
     d1a:	87 70       	andi	r24, 0x07	; 7
     d1c:	28 0f       	add	r18, r24
     d1e:	20 93 f5 00 	sts	0x00F5, r18
     d22:	99 0f       	add	r25, r25
     d24:	99 0f       	add	r25, r25
     d26:	99 0f       	add	r25, r25
     d28:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
     d2c:	80 91 ef 00 	lds	r24, 0x00EF
     d30:	d8 01       	movw	r26, r16
     d32:	17 96       	adiw	r26, 0x07	; 7
     d34:	9c 91       	ld	r25, X
     d36:	17 97       	sbiw	r26, 0x07	; 7
     d38:	89 2b       	or	r24, r25
     d3a:	80 93 ef 00 	sts	0x00EF, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     d3e:	81 e0       	ldi	r24, 0x01	; 1
     d40:	1b 96       	adiw	r26, 0x0b	; 11
     d42:	8c 93       	st	X, r24
     d44:	80 91 f4 00 	lds	r24, 0x00F4
     d48:	84 60       	ori	r24, 0x04	; 4
     d4a:	80 93 f4 00 	sts	0x00F4, r24
     d4e:	80 91 f0 00 	lds	r24, 0x00F0
     d52:	84 60       	ori	r24, 0x04	; 4
     d54:	80 93 f0 00 	sts	0x00F0, r24
          Can_clear_rplv();
     d58:	80 91 ef 00 	lds	r24, 0x00EF
     d5c:	8f 7d       	andi	r24, 0xDF	; 223
     d5e:	08 c2       	rjmp	.+1040   	; 0x1170 <__stack+0x71>
          Can_clear_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d60:	f8 01       	movw	r30, r16
     d62:	84 85       	ldd	r24, Z+12	; 0x0c
     d64:	33 96       	adiw	r30, 0x03	; 3
     d66:	88 23       	and	r24, r24
     d68:	69 f1       	breq	.+90     	; 0xdc4 <can_cmd+0x540>
     d6a:	32 81       	ldd	r19, Z+2	; 0x02
     d6c:	93 2f       	mov	r25, r19
     d6e:	92 95       	swap	r25
     d70:	96 95       	lsr	r25
     d72:	97 70       	andi	r25, 0x07	; 7
     d74:	83 81       	ldd	r24, Z+3	; 0x03
     d76:	88 0f       	add	r24, r24
     d78:	88 0f       	add	r24, r24
     d7a:	88 0f       	add	r24, r24
     d7c:	98 0f       	add	r25, r24
     d7e:	90 93 f3 00 	sts	0x00F3, r25
     d82:	21 81       	ldd	r18, Z+1	; 0x01
     d84:	82 2f       	mov	r24, r18
     d86:	82 95       	swap	r24
     d88:	86 95       	lsr	r24
     d8a:	87 70       	andi	r24, 0x07	; 7
     d8c:	33 0f       	add	r19, r19
     d8e:	33 0f       	add	r19, r19
     d90:	33 0f       	add	r19, r19
     d92:	83 0f       	add	r24, r19
     d94:	80 93 f2 00 	sts	0x00F2, r24
     d98:	d8 01       	movw	r26, r16
     d9a:	13 96       	adiw	r26, 0x03	; 3
     d9c:	9c 91       	ld	r25, X
     d9e:	22 0f       	add	r18, r18
     da0:	22 0f       	add	r18, r18
     da2:	22 0f       	add	r18, r18
     da4:	89 2f       	mov	r24, r25
     da6:	82 95       	swap	r24
     da8:	86 95       	lsr	r24
     daa:	87 70       	andi	r24, 0x07	; 7
     dac:	28 0f       	add	r18, r24
     dae:	20 93 f1 00 	sts	0x00F1, r18
     db2:	99 0f       	add	r25, r25
     db4:	99 0f       	add	r25, r25
     db6:	99 0f       	add	r25, r25
     db8:	90 93 f0 00 	sts	0x00F0, r25
     dbc:	80 91 ef 00 	lds	r24, 0x00EF
     dc0:	80 61       	ori	r24, 0x10	; 16
     dc2:	16 c0       	rjmp	.+44     	; 0xdf0 <can_cmd+0x56c>
          else              { Can_set_std_id(cmd->id.std);}
     dc4:	d8 01       	movw	r26, r16
     dc6:	13 96       	adiw	r26, 0x03	; 3
     dc8:	2c 91       	ld	r18, X
     dca:	81 81       	ldd	r24, Z+1	; 0x01
     dcc:	82 95       	swap	r24
     dce:	88 0f       	add	r24, r24
     dd0:	80 7e       	andi	r24, 0xE0	; 224
     dd2:	92 2f       	mov	r25, r18
     dd4:	96 95       	lsr	r25
     dd6:	96 95       	lsr	r25
     dd8:	96 95       	lsr	r25
     dda:	89 0f       	add	r24, r25
     ddc:	80 93 f3 00 	sts	0x00F3, r24
     de0:	22 95       	swap	r18
     de2:	22 0f       	add	r18, r18
     de4:	20 7e       	andi	r18, 0xE0	; 224
     de6:	20 93 f2 00 	sts	0x00F2, r18
     dea:	80 91 ef 00 	lds	r24, 0x00EF
     dee:	8f 7e       	andi	r24, 0xEF	; 239
     df0:	80 93 ef 00 	sts	0x00EF, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
     df4:	8f ef       	ldi	r24, 0xFF	; 255
     df6:	9f ef       	ldi	r25, 0xFF	; 255
     df8:	af ef       	ldi	r26, 0xFF	; 255
     dfa:	bf ef       	ldi	r27, 0xFF	; 255
     dfc:	89 83       	std	Y+1, r24	; 0x01
     dfe:	9a 83       	std	Y+2, r25	; 0x02
     e00:	ab 83       	std	Y+3, r26	; 0x03
     e02:	bc 83       	std	Y+4, r27	; 0x04
     e04:	fe 01       	movw	r30, r28
     e06:	31 96       	adiw	r30, 0x01	; 1
     e08:	32 81       	ldd	r19, Z+2	; 0x02
     e0a:	93 2f       	mov	r25, r19
     e0c:	92 95       	swap	r25
     e0e:	96 95       	lsr	r25
     e10:	97 70       	andi	r25, 0x07	; 7
     e12:	83 81       	ldd	r24, Z+3	; 0x03
     e14:	88 0f       	add	r24, r24
     e16:	88 0f       	add	r24, r24
     e18:	88 0f       	add	r24, r24
     e1a:	98 0f       	add	r25, r24
     e1c:	90 93 f7 00 	sts	0x00F7, r25
     e20:	21 81       	ldd	r18, Z+1	; 0x01
     e22:	82 2f       	mov	r24, r18
     e24:	82 95       	swap	r24
     e26:	86 95       	lsr	r24
     e28:	87 70       	andi	r24, 0x07	; 7
     e2a:	33 0f       	add	r19, r19
     e2c:	33 0f       	add	r19, r19
     e2e:	33 0f       	add	r19, r19
     e30:	83 0f       	add	r24, r19
     e32:	80 93 f6 00 	sts	0x00F6, r24
     e36:	99 81       	ldd	r25, Y+1	; 0x01
     e38:	22 0f       	add	r18, r18
     e3a:	22 0f       	add	r18, r18
     e3c:	22 0f       	add	r18, r18
     e3e:	89 2f       	mov	r24, r25
     e40:	82 95       	swap	r24
     e42:	86 95       	lsr	r24
     e44:	87 70       	andi	r24, 0x07	; 7
     e46:	28 0f       	add	r18, r24
     e48:	20 93 f5 00 	sts	0x00F5, r18
     e4c:	99 0f       	add	r25, r25
     e4e:	99 0f       	add	r25, r25
     e50:	99 0f       	add	r25, r25
     e52:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
     e56:	80 91 ef 00 	lds	r24, 0x00EF
     e5a:	f8 01       	movw	r30, r16
     e5c:	97 81       	ldd	r25, Z+7	; 0x07
     e5e:	89 2b       	or	r24, r25
     e60:	80 93 ef 00 	sts	0x00EF, r24
          Can_clear_rtrmsk();
     e64:	80 91 f4 00 	lds	r24, 0x00F4
     e68:	8b 7f       	andi	r24, 0xFB	; 251
     e6a:	80 93 f4 00 	sts	0x00F4, r24
          Can_set_idemsk();
     e6e:	80 91 f4 00 	lds	r24, 0x00F4
     e72:	81 60       	ori	r24, 0x01	; 1
     e74:	80 93 f4 00 	sts	0x00F4, r24
          Can_config_rx();       
     e78:	80 91 ef 00 	lds	r24, 0x00EF
     e7c:	8f 73       	andi	r24, 0x3F	; 63
     e7e:	80 93 ef 00 	sts	0x00EF, r24
     e82:	80 91 ef 00 	lds	r24, 0x00EF
     e86:	80 68       	ori	r24, 0x80	; 128
     e88:	53 ce       	rjmp	.-858    	; 0xb30 <can_cmd+0x2ac>
          break;
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e8a:	d8 01       	movw	r26, r16
     e8c:	1c 96       	adiw	r26, 0x0c	; 12
     e8e:	8c 91       	ld	r24, X
     e90:	f8 01       	movw	r30, r16
     e92:	33 96       	adiw	r30, 0x03	; 3
     e94:	88 23       	and	r24, r24
     e96:	61 f1       	breq	.+88     	; 0xef0 <can_cmd+0x66c>
     e98:	32 81       	ldd	r19, Z+2	; 0x02
     e9a:	93 2f       	mov	r25, r19
     e9c:	92 95       	swap	r25
     e9e:	96 95       	lsr	r25
     ea0:	97 70       	andi	r25, 0x07	; 7
     ea2:	83 81       	ldd	r24, Z+3	; 0x03
     ea4:	88 0f       	add	r24, r24
     ea6:	88 0f       	add	r24, r24
     ea8:	88 0f       	add	r24, r24
     eaa:	98 0f       	add	r25, r24
     eac:	90 93 f3 00 	sts	0x00F3, r25
     eb0:	21 81       	ldd	r18, Z+1	; 0x01
     eb2:	82 2f       	mov	r24, r18
     eb4:	82 95       	swap	r24
     eb6:	86 95       	lsr	r24
     eb8:	87 70       	andi	r24, 0x07	; 7
     eba:	33 0f       	add	r19, r19
     ebc:	33 0f       	add	r19, r19
     ebe:	33 0f       	add	r19, r19
     ec0:	83 0f       	add	r24, r19
     ec2:	80 93 f2 00 	sts	0x00F2, r24
     ec6:	f8 01       	movw	r30, r16
     ec8:	93 81       	ldd	r25, Z+3	; 0x03
     eca:	22 0f       	add	r18, r18
     ecc:	22 0f       	add	r18, r18
     ece:	22 0f       	add	r18, r18
     ed0:	89 2f       	mov	r24, r25
     ed2:	82 95       	swap	r24
     ed4:	86 95       	lsr	r24
     ed6:	87 70       	andi	r24, 0x07	; 7
     ed8:	28 0f       	add	r18, r24
     eda:	20 93 f1 00 	sts	0x00F1, r18
     ede:	99 0f       	add	r25, r25
     ee0:	99 0f       	add	r25, r25
     ee2:	99 0f       	add	r25, r25
     ee4:	90 93 f0 00 	sts	0x00F0, r25
     ee8:	80 91 ef 00 	lds	r24, 0x00EF
     eec:	80 61       	ori	r24, 0x10	; 16
     eee:	16 c0       	rjmp	.+44     	; 0xf1c <can_cmd+0x698>
          else              { Can_set_std_id(cmd->id.std);}
     ef0:	d8 01       	movw	r26, r16
     ef2:	13 96       	adiw	r26, 0x03	; 3
     ef4:	2c 91       	ld	r18, X
     ef6:	81 81       	ldd	r24, Z+1	; 0x01
     ef8:	82 95       	swap	r24
     efa:	88 0f       	add	r24, r24
     efc:	80 7e       	andi	r24, 0xE0	; 224
     efe:	92 2f       	mov	r25, r18
     f00:	96 95       	lsr	r25
     f02:	96 95       	lsr	r25
     f04:	96 95       	lsr	r25
     f06:	89 0f       	add	r24, r25
     f08:	80 93 f3 00 	sts	0x00F3, r24
     f0c:	22 95       	swap	r18
     f0e:	22 0f       	add	r18, r18
     f10:	20 7e       	andi	r18, 0xE0	; 224
     f12:	20 93 f2 00 	sts	0x00F2, r18
     f16:	80 91 ef 00 	lds	r24, 0x00EF
     f1a:	8f 7e       	andi	r24, 0xEF	; 239
     f1c:	80 93 ef 00 	sts	0x00EF, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
     f20:	8f ef       	ldi	r24, 0xFF	; 255
     f22:	9f ef       	ldi	r25, 0xFF	; 255
     f24:	af ef       	ldi	r26, 0xFF	; 255
     f26:	bf ef       	ldi	r27, 0xFF	; 255
     f28:	89 83       	std	Y+1, r24	; 0x01
     f2a:	9a 83       	std	Y+2, r25	; 0x02
     f2c:	ab 83       	std	Y+3, r26	; 0x03
     f2e:	bc 83       	std	Y+4, r27	; 0x04
     f30:	fe 01       	movw	r30, r28
     f32:	31 96       	adiw	r30, 0x01	; 1
     f34:	32 81       	ldd	r19, Z+2	; 0x02
     f36:	93 2f       	mov	r25, r19
     f38:	92 95       	swap	r25
     f3a:	96 95       	lsr	r25
     f3c:	97 70       	andi	r25, 0x07	; 7
     f3e:	83 81       	ldd	r24, Z+3	; 0x03
     f40:	88 0f       	add	r24, r24
     f42:	88 0f       	add	r24, r24
     f44:	88 0f       	add	r24, r24
     f46:	98 0f       	add	r25, r24
     f48:	90 93 f7 00 	sts	0x00F7, r25
     f4c:	21 81       	ldd	r18, Z+1	; 0x01
     f4e:	82 2f       	mov	r24, r18
     f50:	82 95       	swap	r24
     f52:	86 95       	lsr	r24
     f54:	87 70       	andi	r24, 0x07	; 7
     f56:	33 0f       	add	r19, r19
     f58:	33 0f       	add	r19, r19
     f5a:	33 0f       	add	r19, r19
     f5c:	83 0f       	add	r24, r19
     f5e:	80 93 f6 00 	sts	0x00F6, r24
     f62:	99 81       	ldd	r25, Y+1	; 0x01
     f64:	22 0f       	add	r18, r18
     f66:	22 0f       	add	r18, r18
     f68:	22 0f       	add	r18, r18
     f6a:	89 2f       	mov	r24, r25
     f6c:	82 95       	swap	r24
     f6e:	86 95       	lsr	r24
     f70:	87 70       	andi	r24, 0x07	; 7
     f72:	28 0f       	add	r18, r24
     f74:	20 93 f5 00 	sts	0x00F5, r18
     f78:	99 0f       	add	r25, r25
     f7a:	99 0f       	add	r25, r25
     f7c:	99 0f       	add	r25, r25
     f7e:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
     f82:	80 91 ef 00 	lds	r24, 0x00EF
     f86:	f8 01       	movw	r30, r16
     f88:	97 81       	ldd	r25, Z+7	; 0x07
     f8a:	89 2b       	or	r24, r25
     f8c:	80 93 ef 00 	sts	0x00EF, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     f90:	13 86       	std	Z+11, r1	; 0x0b
     f92:	80 91 f4 00 	lds	r24, 0x00F4
     f96:	84 60       	ori	r24, 0x04	; 4
     f98:	80 93 f4 00 	sts	0x00F4, r24
     f9c:	80 91 f0 00 	lds	r24, 0x00F0
     fa0:	8b 7f       	andi	r24, 0xFB	; 251
     fa2:	80 93 f0 00 	sts	0x00F0, r24
     fa6:	63 cf       	rjmp	.-314    	; 0xe6e <can_cmd+0x5ea>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     fa8:	d8 01       	movw	r26, r16
     faa:	1c 96       	adiw	r26, 0x0c	; 12
     fac:	8c 91       	ld	r24, X
     fae:	f8 01       	movw	r30, r16
     fb0:	33 96       	adiw	r30, 0x03	; 3
     fb2:	88 23       	and	r24, r24
     fb4:	61 f1       	breq	.+88     	; 0x100e <can_cmd+0x78a>
     fb6:	32 81       	ldd	r19, Z+2	; 0x02
     fb8:	93 2f       	mov	r25, r19
     fba:	92 95       	swap	r25
     fbc:	96 95       	lsr	r25
     fbe:	97 70       	andi	r25, 0x07	; 7
     fc0:	83 81       	ldd	r24, Z+3	; 0x03
     fc2:	88 0f       	add	r24, r24
     fc4:	88 0f       	add	r24, r24
     fc6:	88 0f       	add	r24, r24
     fc8:	98 0f       	add	r25, r24
     fca:	90 93 f3 00 	sts	0x00F3, r25
     fce:	21 81       	ldd	r18, Z+1	; 0x01
     fd0:	82 2f       	mov	r24, r18
     fd2:	82 95       	swap	r24
     fd4:	86 95       	lsr	r24
     fd6:	87 70       	andi	r24, 0x07	; 7
     fd8:	33 0f       	add	r19, r19
     fda:	33 0f       	add	r19, r19
     fdc:	33 0f       	add	r19, r19
     fde:	83 0f       	add	r24, r19
     fe0:	80 93 f2 00 	sts	0x00F2, r24
     fe4:	f8 01       	movw	r30, r16
     fe6:	93 81       	ldd	r25, Z+3	; 0x03
     fe8:	22 0f       	add	r18, r18
     fea:	22 0f       	add	r18, r18
     fec:	22 0f       	add	r18, r18
     fee:	89 2f       	mov	r24, r25
     ff0:	82 95       	swap	r24
     ff2:	86 95       	lsr	r24
     ff4:	87 70       	andi	r24, 0x07	; 7
     ff6:	28 0f       	add	r18, r24
     ff8:	20 93 f1 00 	sts	0x00F1, r18
     ffc:	99 0f       	add	r25, r25
     ffe:	99 0f       	add	r25, r25
    1000:	99 0f       	add	r25, r25
    1002:	90 93 f0 00 	sts	0x00F0, r25
    1006:	80 91 ef 00 	lds	r24, 0x00EF
    100a:	80 61       	ori	r24, 0x10	; 16
    100c:	16 c0       	rjmp	.+44     	; 0x103a <can_cmd+0x7b6>
          else              { Can_set_std_id(cmd->id.std);}
    100e:	d8 01       	movw	r26, r16
    1010:	13 96       	adiw	r26, 0x03	; 3
    1012:	2c 91       	ld	r18, X
    1014:	81 81       	ldd	r24, Z+1	; 0x01
    1016:	82 95       	swap	r24
    1018:	88 0f       	add	r24, r24
    101a:	80 7e       	andi	r24, 0xE0	; 224
    101c:	92 2f       	mov	r25, r18
    101e:	96 95       	lsr	r25
    1020:	96 95       	lsr	r25
    1022:	96 95       	lsr	r25
    1024:	89 0f       	add	r24, r25
    1026:	80 93 f3 00 	sts	0x00F3, r24
    102a:	22 95       	swap	r18
    102c:	22 0f       	add	r18, r18
    102e:	20 7e       	andi	r18, 0xE0	; 224
    1030:	20 93 f2 00 	sts	0x00F2, r18
    1034:	80 91 ef 00 	lds	r24, 0x00EF
    1038:	8f 7e       	andi	r24, 0xEF	; 239
    103a:	80 93 ef 00 	sts	0x00EF, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    103e:	8f ef       	ldi	r24, 0xFF	; 255
    1040:	9f ef       	ldi	r25, 0xFF	; 255
    1042:	af ef       	ldi	r26, 0xFF	; 255
    1044:	bf ef       	ldi	r27, 0xFF	; 255
    1046:	89 83       	std	Y+1, r24	; 0x01
    1048:	9a 83       	std	Y+2, r25	; 0x02
    104a:	ab 83       	std	Y+3, r26	; 0x03
    104c:	bc 83       	std	Y+4, r27	; 0x04
    104e:	fe 01       	movw	r30, r28
    1050:	31 96       	adiw	r30, 0x01	; 1
    1052:	32 81       	ldd	r19, Z+2	; 0x02
    1054:	93 2f       	mov	r25, r19
    1056:	92 95       	swap	r25
    1058:	96 95       	lsr	r25
    105a:	97 70       	andi	r25, 0x07	; 7
    105c:	83 81       	ldd	r24, Z+3	; 0x03
    105e:	88 0f       	add	r24, r24
    1060:	88 0f       	add	r24, r24
    1062:	88 0f       	add	r24, r24
    1064:	98 0f       	add	r25, r24
    1066:	90 93 f7 00 	sts	0x00F7, r25
    106a:	21 81       	ldd	r18, Z+1	; 0x01
    106c:	82 2f       	mov	r24, r18
    106e:	82 95       	swap	r24
    1070:	86 95       	lsr	r24
    1072:	87 70       	andi	r24, 0x07	; 7
    1074:	33 0f       	add	r19, r19
    1076:	33 0f       	add	r19, r19
    1078:	33 0f       	add	r19, r19
    107a:	83 0f       	add	r24, r19
    107c:	80 93 f6 00 	sts	0x00F6, r24
    1080:	99 81       	ldd	r25, Y+1	; 0x01
    1082:	22 0f       	add	r18, r18
    1084:	22 0f       	add	r18, r18
    1086:	22 0f       	add	r18, r18
    1088:	89 2f       	mov	r24, r25
    108a:	82 95       	swap	r24
    108c:	86 95       	lsr	r24
    108e:	87 70       	andi	r24, 0x07	; 7
    1090:	28 0f       	add	r18, r24
    1092:	20 93 f5 00 	sts	0x00F5, r18
    1096:	99 0f       	add	r25, r25
    1098:	99 0f       	add	r25, r25
    109a:	99 0f       	add	r25, r25
    109c:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
    10a0:	80 91 ef 00 	lds	r24, 0x00EF
    10a4:	f8 01       	movw	r30, r16
    10a6:	97 81       	ldd	r25, Z+7	; 0x07
    10a8:	89 2b       	or	r24, r25
    10aa:	80 93 ef 00 	sts	0x00EF, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    10ae:	81 e0       	ldi	r24, 0x01	; 1
    10b0:	83 87       	std	Z+11, r24	; 0x0b
    10b2:	80 91 f4 00 	lds	r24, 0x00F4
    10b6:	84 60       	ori	r24, 0x04	; 4
    10b8:	80 93 f4 00 	sts	0x00F4, r24
    10bc:	80 91 f0 00 	lds	r24, 0x00F0
    10c0:	84 60       	ori	r24, 0x04	; 4
    10c2:	80 93 f0 00 	sts	0x00F0, r24
          Can_clear_rplv();
    10c6:	80 91 ef 00 	lds	r24, 0x00EF
    10ca:	8f 7d       	andi	r24, 0xDF	; 223
    10cc:	80 93 ef 00 	sts	0x00EF, r24
    10d0:	ce ce       	rjmp	.-612    	; 0xe6e <can_cmd+0x5ea>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    10d2:	d8 01       	movw	r26, r16
    10d4:	18 96       	adiw	r26, 0x08	; 8
    10d6:	ed 91       	ld	r30, X+
    10d8:	fc 91       	ld	r31, X
    10da:	19 97       	sbiw	r26, 0x09	; 9
    10dc:	e9 0f       	add	r30, r25
    10de:	f1 1d       	adc	r31, r1
    10e0:	80 81       	ld	r24, Z
    10e2:	80 93 fa 00 	sts	0x00FA, r24
    10e6:	9f 5f       	subi	r25, 0xFF	; 255
    10e8:	94 17       	cp	r25, r20
    10ea:	98 f3       	brcs	.-26     	; 0x10d2 <can_cmd+0x84e>
          u32_temp=0; Can_set_ext_msk(u32_temp);
    10ec:	19 82       	std	Y+1, r1	; 0x01
    10ee:	1a 82       	std	Y+2, r1	; 0x02
    10f0:	1b 82       	std	Y+3, r1	; 0x03
    10f2:	1c 82       	std	Y+4, r1	; 0x04
    10f4:	fe 01       	movw	r30, r28
    10f6:	31 96       	adiw	r30, 0x01	; 1
    10f8:	32 81       	ldd	r19, Z+2	; 0x02
    10fa:	93 2f       	mov	r25, r19
    10fc:	92 95       	swap	r25
    10fe:	96 95       	lsr	r25
    1100:	97 70       	andi	r25, 0x07	; 7
    1102:	83 81       	ldd	r24, Z+3	; 0x03
    1104:	88 0f       	add	r24, r24
    1106:	88 0f       	add	r24, r24
    1108:	88 0f       	add	r24, r24
    110a:	98 0f       	add	r25, r24
    110c:	90 93 f7 00 	sts	0x00F7, r25
    1110:	21 81       	ldd	r18, Z+1	; 0x01
    1112:	82 2f       	mov	r24, r18
    1114:	82 95       	swap	r24
    1116:	86 95       	lsr	r24
    1118:	87 70       	andi	r24, 0x07	; 7
    111a:	33 0f       	add	r19, r19
    111c:	33 0f       	add	r19, r19
    111e:	33 0f       	add	r19, r19
    1120:	83 0f       	add	r24, r19
    1122:	80 93 f6 00 	sts	0x00F6, r24
    1126:	99 81       	ldd	r25, Y+1	; 0x01
    1128:	22 0f       	add	r18, r18
    112a:	22 0f       	add	r18, r18
    112c:	22 0f       	add	r18, r18
    112e:	89 2f       	mov	r24, r25
    1130:	82 95       	swap	r24
    1132:	86 95       	lsr	r24
    1134:	87 70       	andi	r24, 0x07	; 7
    1136:	28 0f       	add	r18, r24
    1138:	20 93 f5 00 	sts	0x00F5, r18
    113c:	99 0f       	add	r25, r25
    113e:	99 0f       	add	r25, r25
    1140:	99 0f       	add	r25, r25
    1142:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
    1146:	80 91 ef 00 	lds	r24, 0x00EF
    114a:	48 2b       	or	r20, r24
    114c:	40 93 ef 00 	sts	0x00EF, r20
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1150:	81 e0       	ldi	r24, 0x01	; 1
    1152:	f8 01       	movw	r30, r16
    1154:	83 87       	std	Z+11, r24	; 0x0b
    1156:	80 91 f4 00 	lds	r24, 0x00F4
    115a:	84 60       	ori	r24, 0x04	; 4
    115c:	80 93 f4 00 	sts	0x00F4, r24
    1160:	80 91 f0 00 	lds	r24, 0x00F0
    1164:	84 60       	ori	r24, 0x04	; 4
    1166:	80 93 f0 00 	sts	0x00F0, r24
          Can_set_rplv();
    116a:	80 91 ef 00 	lds	r24, 0x00EF
    116e:	80 62       	ori	r24, 0x20	; 32
    1170:	80 93 ef 00 	sts	0x00EF, r24
          Can_clear_idemsk();
    1174:	80 91 f4 00 	lds	r24, 0x00F4
    1178:	8e 7f       	andi	r24, 0xFE	; 254
    117a:	7c ce       	rjmp	.-776    	; 0xe74 <can_cmd+0x5f0>
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    117c:	d8 01       	movw	r26, r16
    117e:	1c 96       	adiw	r26, 0x0c	; 12
    1180:	8c 91       	ld	r24, X
    1182:	f8 01       	movw	r30, r16
    1184:	33 96       	adiw	r30, 0x03	; 3
    1186:	88 23       	and	r24, r24
    1188:	91 f1       	breq	.+100    	; 0x11ee <__stack+0xef>
    118a:	32 81       	ldd	r19, Z+2	; 0x02
    118c:	93 2f       	mov	r25, r19
    118e:	92 95       	swap	r25
    1190:	96 95       	lsr	r25
    1192:	97 70       	andi	r25, 0x07	; 7
    1194:	83 81       	ldd	r24, Z+3	; 0x03
    1196:	88 0f       	add	r24, r24
    1198:	88 0f       	add	r24, r24
    119a:	88 0f       	add	r24, r24
    119c:	98 0f       	add	r25, r24
    119e:	90 93 f3 00 	sts	0x00F3, r25
    11a2:	21 81       	ldd	r18, Z+1	; 0x01
    11a4:	82 2f       	mov	r24, r18
    11a6:	82 95       	swap	r24
    11a8:	86 95       	lsr	r24
    11aa:	87 70       	andi	r24, 0x07	; 7
    11ac:	33 0f       	add	r19, r19
    11ae:	33 0f       	add	r19, r19
    11b0:	33 0f       	add	r19, r19
    11b2:	83 0f       	add	r24, r19
    11b4:	80 93 f2 00 	sts	0x00F2, r24
    11b8:	f8 01       	movw	r30, r16
    11ba:	93 81       	ldd	r25, Z+3	; 0x03
    11bc:	22 0f       	add	r18, r18
    11be:	22 0f       	add	r18, r18
    11c0:	22 0f       	add	r18, r18
    11c2:	89 2f       	mov	r24, r25
    11c4:	82 95       	swap	r24
    11c6:	86 95       	lsr	r24
    11c8:	87 70       	andi	r24, 0x07	; 7
    11ca:	28 0f       	add	r18, r24
    11cc:	20 93 f1 00 	sts	0x00F1, r18
    11d0:	99 0f       	add	r25, r25
    11d2:	99 0f       	add	r25, r25
    11d4:	99 0f       	add	r25, r25
    11d6:	90 93 f0 00 	sts	0x00F0, r25
    11da:	80 91 ef 00 	lds	r24, 0x00EF
    11de:	80 61       	ori	r24, 0x10	; 16
    11e0:	80 93 ef 00 	sts	0x00EF, r24
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    11e4:	d8 01       	movw	r26, r16
    11e6:	17 96       	adiw	r26, 0x07	; 7
    11e8:	4c 91       	ld	r20, X
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	22 c0       	rjmp	.+68     	; 0x1232 <__stack+0x133>
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
    11ee:	d8 01       	movw	r26, r16
    11f0:	13 96       	adiw	r26, 0x03	; 3
    11f2:	2c 91       	ld	r18, X
    11f4:	81 81       	ldd	r24, Z+1	; 0x01
    11f6:	82 95       	swap	r24
    11f8:	88 0f       	add	r24, r24
    11fa:	80 7e       	andi	r24, 0xE0	; 224
    11fc:	92 2f       	mov	r25, r18
    11fe:	96 95       	lsr	r25
    1200:	96 95       	lsr	r25
    1202:	96 95       	lsr	r25
    1204:	89 0f       	add	r24, r25
    1206:	80 93 f3 00 	sts	0x00F3, r24
    120a:	22 95       	swap	r18
    120c:	22 0f       	add	r18, r18
    120e:	20 7e       	andi	r18, 0xE0	; 224
    1210:	20 93 f2 00 	sts	0x00F2, r18
    1214:	80 91 ef 00 	lds	r24, 0x00EF
    1218:	8f 7e       	andi	r24, 0xEF	; 239
    121a:	e2 cf       	rjmp	.-60     	; 0x11e0 <__stack+0xe1>
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    121c:	d8 01       	movw	r26, r16
    121e:	18 96       	adiw	r26, 0x08	; 8
    1220:	ed 91       	ld	r30, X+
    1222:	fc 91       	ld	r31, X
    1224:	19 97       	sbiw	r26, 0x09	; 9
    1226:	e9 0f       	add	r30, r25
    1228:	f1 1d       	adc	r31, r1
    122a:	80 81       	ld	r24, Z
    122c:	80 93 fa 00 	sts	0x00FA, r24
    1230:	9f 5f       	subi	r25, 0xFF	; 255
    1232:	94 17       	cp	r25, r20
    1234:	98 f3       	brcs	.-26     	; 0x121c <__stack+0x11d>
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    1236:	8f ef       	ldi	r24, 0xFF	; 255
    1238:	9f ef       	ldi	r25, 0xFF	; 255
    123a:	af ef       	ldi	r26, 0xFF	; 255
    123c:	bf ef       	ldi	r27, 0xFF	; 255
    123e:	89 83       	std	Y+1, r24	; 0x01
    1240:	9a 83       	std	Y+2, r25	; 0x02
    1242:	ab 83       	std	Y+3, r26	; 0x03
    1244:	bc 83       	std	Y+4, r27	; 0x04
    1246:	fe 01       	movw	r30, r28
    1248:	31 96       	adiw	r30, 0x01	; 1
    124a:	32 81       	ldd	r19, Z+2	; 0x02
    124c:	93 2f       	mov	r25, r19
    124e:	92 95       	swap	r25
    1250:	96 95       	lsr	r25
    1252:	97 70       	andi	r25, 0x07	; 7
    1254:	83 81       	ldd	r24, Z+3	; 0x03
    1256:	88 0f       	add	r24, r24
    1258:	88 0f       	add	r24, r24
    125a:	88 0f       	add	r24, r24
    125c:	98 0f       	add	r25, r24
    125e:	90 93 f7 00 	sts	0x00F7, r25
    1262:	21 81       	ldd	r18, Z+1	; 0x01
    1264:	82 2f       	mov	r24, r18
    1266:	82 95       	swap	r24
    1268:	86 95       	lsr	r24
    126a:	87 70       	andi	r24, 0x07	; 7
    126c:	33 0f       	add	r19, r19
    126e:	33 0f       	add	r19, r19
    1270:	33 0f       	add	r19, r19
    1272:	83 0f       	add	r24, r19
    1274:	80 93 f6 00 	sts	0x00F6, r24
    1278:	99 81       	ldd	r25, Y+1	; 0x01
    127a:	22 0f       	add	r18, r18
    127c:	22 0f       	add	r18, r18
    127e:	22 0f       	add	r18, r18
    1280:	89 2f       	mov	r24, r25
    1282:	82 95       	swap	r24
    1284:	86 95       	lsr	r24
    1286:	87 70       	andi	r24, 0x07	; 7
    1288:	28 0f       	add	r18, r24
    128a:	20 93 f5 00 	sts	0x00F5, r18
    128e:	99 0f       	add	r25, r25
    1290:	99 0f       	add	r25, r25
    1292:	99 0f       	add	r25, r25
    1294:	90 93 f4 00 	sts	0x00F4, r25
          Can_set_dlc(cmd->dlc);
    1298:	80 91 ef 00 	lds	r24, 0x00EF
    129c:	48 2b       	or	r20, r24
    129e:	40 93 ef 00 	sts	0x00EF, r20
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    12a2:	81 e0       	ldi	r24, 0x01	; 1
    12a4:	f8 01       	movw	r30, r16
    12a6:	83 87       	std	Z+11, r24	; 0x0b
    12a8:	80 91 f4 00 	lds	r24, 0x00F4
    12ac:	84 60       	ori	r24, 0x04	; 4
    12ae:	80 93 f4 00 	sts	0x00F4, r24
    12b2:	80 91 f0 00 	lds	r24, 0x00F0
    12b6:	84 60       	ori	r24, 0x04	; 4
    12b8:	80 93 f0 00 	sts	0x00F0, r24
          Can_set_rplv();
    12bc:	80 91 ef 00 	lds	r24, 0x00EF
    12c0:	80 62       	ori	r24, 0x20	; 32
    12c2:	04 cf       	rjmp	.-504    	; 0x10cc <can_cmd+0x848>
          Can_config_rx();       
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    12c4:	d8 01       	movw	r26, r16
    12c6:	1a 96       	adiw	r26, 0x0a	; 10
    12c8:	1c 92       	st	X, r1
    12ca:	34 cc       	rjmp	.-1944   	; 0xb34 <can_cmd+0x2b0>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    12cc:	8f e1       	ldi	r24, 0x1F	; 31
    12ce:	f8 01       	movw	r30, r16
    12d0:	82 87       	std	Z+10, r24	; 0x0a
    12d2:	8f ef       	ldi	r24, 0xFF	; 255
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    12d4:	0f 90       	pop	r0
    12d6:	0f 90       	pop	r0
    12d8:	0f 90       	pop	r0
    12da:	0f 90       	pop	r0
    12dc:	cf 91       	pop	r28
    12de:	df 91       	pop	r29
    12e0:	1f 91       	pop	r17
    12e2:	0f 91       	pop	r16
    12e4:	08 95       	ret

000012e6 <can_init>:
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed 
//!
//------------------------------------------------------------------------------
U8 can_init(U8 mode)
{
    12e6:	0e 94 a1 03 	call	0x742	; 0x742 <can_fixed_baudrate>
    12ea:	88 23       	and	r24, r24
    12ec:	41 f0       	breq	.+16     	; 0x12fe <can_init+0x18>
    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    12ee:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
    12f2:	80 91 d8 00 	lds	r24, 0x00D8
    12f6:	82 60       	ori	r24, 0x02	; 2
    12f8:	80 93 d8 00 	sts	0x00D8, r24
    12fc:	81 e0       	ldi	r24, 0x01	; 1
    return (1);
}
    12fe:	08 95       	ret

00001300 <get_vin>:
#ifndef AREF_IS_OUTPUT_PIN
        #error You must define AREF_IS_OUTPUT_PIN in board.h
    #else

U16 get_vin (void)
{
    1300:	83 e0       	ldi	r24, 0x03	; 3
    1302:	60 e0       	ldi	r22, 0x00	; 0
    1304:	42 e0       	ldi	r20, 0x02	; 2
    1306:	0e 94 2a 01 	call	0x254	; 0x254 <adc_init>
    U16 voltage_result;
    
    //-- Channel initialization
    adc_init(INTERNAL_VREF, NO_LEFT_ADJUST, VIN_CHANNEL);
    //-- Get ADC value
    temp_value = (U32)(adc_single_conversion(VIN_INPUT_PIN));
    130a:	82 e0       	ldi	r24, 0x02	; 2
    130c:	0e 94 7c 01 	call	0x2f8	; 0x2f8 <adc_single_conversion>
    1310:	a0 e0       	ldi	r26, 0x00	; 0
    1312:	b0 e0       	ldi	r27, 0x00	; 0
    1314:	bc 01       	movw	r22, r24
    1316:	cd 01       	movw	r24, r26
    1318:	2d e7       	ldi	r18, 0x7D	; 125
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	40 e0       	ldi	r20, 0x00	; 0
    131e:	50 e0       	ldi	r21, 0x00	; 0
    1320:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <__mulsi3>
    1324:	24 e6       	ldi	r18, 0x64	; 100
    1326:	30 e0       	ldi	r19, 0x00	; 0
    1328:	40 e0       	ldi	r20, 0x00	; 0
    132a:	50 e0       	ldi	r21, 0x00	; 0
    132c:	0e 94 27 0b 	call	0x164e	; 0x164e <__udivmodsi4>
    1330:	c9 01       	movw	r24, r18
    //-- Compute Vin value (in x100 microV)
    vin_value = ( temp_value * VIN_ADC_STEP * VIN_RATIO_VALUE);
    //-- Compute voltage_result in x10mv or x0.01V   
    voltage_result = (U16)(vin_value / 100);
    return (voltage_result);
}
    1332:	08 95       	ret

00001334 <get_luminosity>:
    30,420,  36,380,  44,330,  50,300,  57,260,  63,220,  70,180,  77,140,
    85,100,  91,70,   98,40,  103,20,  110,10,  120,5,   135,2,   160,1,
    };

U8 get_luminosity (void)
{
    1334:	81 e0       	ldi	r24, 0x01	; 1
    1336:	60 e0       	ldi	r22, 0x00	; 0
    1338:	41 e0       	ldi	r20, 0x01	; 1
    133a:	0e 94 2a 01 	call	0x254	; 0x254 <adc_init>
    S8  i;
    
    //-- Channel initialization
    adc_init(AVCC_AS_VREF, NO_LEFT_ADJUST, LUMINOSITY_CHANNEL);
    //-- Get ADC value
    temp_value = adc_single_conversion(LUMINOSITY_INPUT_PIN);
    133e:	81 e0       	ldi	r24, 0x01	; 1
    1340:	0e 94 7c 01 	call	0x2f8	; 0x2f8 <adc_single_conversion>
    1344:	9c 01       	movw	r18, r24
    //-- Compute light dependent resistor value (in x100 ohms)
    ldres_value = (PU_LDRES_VALUE * temp_value) / (ADC_FULL_RANGE - temp_value);
    1346:	45 e0       	ldi	r20, 0x05	; 5
    1348:	88 0f       	add	r24, r24
    134a:	99 1f       	adc	r25, r25
    134c:	4a 95       	dec	r20
    134e:	e1 f7       	brne	.-8      	; 0x1348 <get_luminosity+0x14>
    1350:	6f ef       	ldi	r22, 0xFF	; 255
    1352:	73 e0       	ldi	r23, 0x03	; 3
    1354:	62 1b       	sub	r22, r18
    1356:	73 0b       	sbc	r23, r19
    1358:	82 0f       	add	r24, r18
    135a:	93 1f       	adc	r25, r19
    135c:	0e 94 13 0b 	call	0x1626	; 0x1626 <__udivmodhi4>
    1360:	9b 01       	movw	r18, r22
    1362:	aa e9       	ldi	r26, 0x9A	; 154
    1364:	b1 e0       	ldi	r27, 0x01	; 1
    1366:	e1 e0       	ldi	r30, 0x01	; 1
    for (i=1; i< 48; i+=2)        //-- Starting from 0 lux
        {
        if (ldres_value >= luminosity_table[i]) break;
    1368:	8d 91       	ld	r24, X+
    136a:	9c 91       	ld	r25, X
    136c:	11 97       	sbiw	r26, 0x01	; 1
    136e:	28 17       	cp	r18, r24
    1370:	39 07       	cpc	r19, r25
    1372:	20 f4       	brcc	.+8      	; 0x137c <get_luminosity+0x48>
    30,420,  36,380,  44,330,  50,300,  57,260,  63,220,  70,180,  77,140,
    85,100,  91,70,   98,40,  103,20,  110,10,  120,5,   135,2,   160,1,
    };

U8 get_luminosity (void)
{
    1374:	ee 5f       	subi	r30, 0xFE	; 254
    1376:	14 96       	adiw	r26, 0x04	; 4
    adc_init(AVCC_AS_VREF, NO_LEFT_ADJUST, LUMINOSITY_CHANNEL);
    //-- Get ADC value
    temp_value = adc_single_conversion(LUMINOSITY_INPUT_PIN);
    //-- Compute light dependent resistor value (in x100 ohms)
    ldres_value = (PU_LDRES_VALUE * temp_value) / (ADC_FULL_RANGE - temp_value);
    for (i=1; i< 48; i+=2)        //-- Starting from 0 lux
    1378:	e1 33       	cpi	r30, 0x31	; 49
    137a:	b1 f7       	brne	.-20     	; 0x1368 <get_luminosity+0x34>
    137c:	ff 27       	eor	r31, r31
    137e:	e7 fd       	sbrc	r30, 7
    1380:	f0 95       	com	r31
    1382:	ee 0f       	add	r30, r30
    1384:	ff 1f       	adc	r31, r31
    1386:	ea 56       	subi	r30, 0x6A	; 106
    1388:	fe 4f       	sbci	r31, 0xFE	; 254
        {
        if (ldres_value >= luminosity_table[i]) break;
        }
    luminosity_result = (U8)(luminosity_table[i-1]); 
    return (luminosity_result);
}
    138a:	80 81       	ld	r24, Z
    138c:	08 95       	ret

0000138e <get_temperature>:
         75, 72, 69, 66, 63, 60, 58, 55, 53, 50, 48, 46, 44, 43, 41,
         39, 38, 36, 35, 33, 32, 31, 29, 28, 27, 26, 25, 24, 23, 22,
    };

S8 get_temperature (void)
{
    138e:	81 e0       	ldi	r24, 0x01	; 1
    1390:	60 e0       	ldi	r22, 0x00	; 0
    1392:	40 e0       	ldi	r20, 0x00	; 0
    1394:	0e 94 2a 01 	call	0x254	; 0x254 <adc_init>
    S16 i;
    
    //-- Channel initialization
    adc_init(AVCC_AS_VREF, NO_LEFT_ADJUST, TEMPERATURE_CHANNEL);
    //-- Get ADC value
    temp_value = adc_single_conversion(TEMPERATURE_INPUT_PIN);
    1398:	80 e0       	ldi	r24, 0x00	; 0
    139a:	0e 94 7c 01 	call	0x2f8	; 0x2f8 <adc_single_conversion>
    //-- Compute thermistance value (in Kohms)
    therm_value = (PU_THERM_VALUE * temp_value) / (ADC_FULL_RANGE - temp_value);
    139e:	6f ef       	ldi	r22, 0xFF	; 255
    13a0:	73 e0       	ldi	r23, 0x03	; 3
    13a2:	68 1b       	sub	r22, r24
    13a4:	79 0b       	sbc	r23, r25
    13a6:	24 e6       	ldi	r18, 0x64	; 100
    13a8:	30 e0       	ldi	r19, 0x00	; 0
    13aa:	ac 01       	movw	r20, r24
    13ac:	42 9f       	mul	r20, r18
    13ae:	c0 01       	movw	r24, r0
    13b0:	43 9f       	mul	r20, r19
    13b2:	90 0d       	add	r25, r0
    13b4:	52 9f       	mul	r21, r18
    13b6:	90 0d       	add	r25, r0
    13b8:	11 24       	eor	r1, r1
    13ba:	0e 94 13 0b 	call	0x1626	; 0x1626 <__udivmodhi4>
    13be:	ab 01       	movw	r20, r22
    13c0:	ae e4       	ldi	r26, 0x4E	; 78
    13c2:	b1 e0       	ldi	r27, 0x01	; 1
    13c4:	fd 01       	movw	r30, r26
    13c6:	27 e2       	ldi	r18, 0x27	; 39
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    for (i=39; i< 76; i++)        //-- Starting from +25 to +59°C
    {
        if (therm_value >= thermistor_table[i]) break;
    13ca:	80 81       	ld	r24, Z
    13cc:	91 81       	ldd	r25, Z+1	; 0x01
    13ce:	48 17       	cp	r20, r24
    13d0:	59 07       	cpc	r21, r25
    13d2:	30 f4       	brcc	.+12     	; 0x13e0 <get_temperature+0x52>
    adc_init(AVCC_AS_VREF, NO_LEFT_ADJUST, TEMPERATURE_CHANNEL);
    //-- Get ADC value
    temp_value = adc_single_conversion(TEMPERATURE_INPUT_PIN);
    //-- Compute thermistance value (in Kohms)
    therm_value = (PU_THERM_VALUE * temp_value) / (ADC_FULL_RANGE - temp_value);
    for (i=39; i< 76; i++)        //-- Starting from +25 to +59°C
    13d4:	2f 5f       	subi	r18, 0xFF	; 255
    13d6:	3f 4f       	sbci	r19, 0xFF	; 255
    13d8:	32 96       	adiw	r30, 0x02	; 2
    13da:	2c 34       	cpi	r18, 0x4C	; 76
    13dc:	31 05       	cpc	r19, r1
    13de:	a9 f7       	brne	.-22     	; 0x13ca <get_temperature+0x3c>
    {
        if (therm_value >= thermistor_table[i]) break;
    }
    i--;          //-- Rounded to the lower value
    13e0:	21 50       	subi	r18, 0x01	; 1
    13e2:	30 40       	sbci	r19, 0x00	; 0
    if (i==38)    //-- Re-starting from +25 to -15°C
    13e4:	26 32       	cpi	r18, 0x26	; 38
    13e6:	31 05       	cpc	r19, r1
    13e8:	71 f4       	brne	.+28     	; 0x1406 <get_temperature+0x78>
    13ea:	27 e2       	ldi	r18, 0x27	; 39
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    {
        for (i=39; i>=1; i--)
        {
            if (therm_value < thermistor_table[i]) break;
    13ee:	8d 91       	ld	r24, X+
    13f0:	9c 91       	ld	r25, X
    13f2:	11 97       	sbiw	r26, 0x01	; 1
    13f4:	48 17       	cp	r20, r24
    13f6:	59 07       	cpc	r21, r25
    13f8:	30 f0       	brcs	.+12     	; 0x1406 <get_temperature+0x78>
        if (therm_value >= thermistor_table[i]) break;
    }
    i--;          //-- Rounded to the lower value
    if (i==38)    //-- Re-starting from +25 to -15°C
    {
        for (i=39; i>=1; i--)
    13fa:	21 50       	subi	r18, 0x01	; 1
    13fc:	30 40       	sbci	r19, 0x00	; 0
    13fe:	12 97       	sbiw	r26, 0x02	; 2
    1400:	21 15       	cp	r18, r1
    1402:	31 05       	cpc	r19, r1
    1404:	a1 f7       	brne	.-24     	; 0x13ee <get_temperature+0x60>
            if (therm_value < thermistor_table[i]) break;
        }
    }
    temperature_result = i-15; 
    return (temperature_result); 
}
    1406:	82 2f       	mov	r24, r18
    1408:	8f 50       	subi	r24, 0x0F	; 15
    140a:	08 95       	ret

0000140c <wait_for>:
//!
//! @return  none 
//!
//------------------------------------------------------------------------------
void wait_for(U16 ms_count)
{
    140c:	ef 92       	push	r14
    140e:	ff 92       	push	r15
    1410:	0f 93       	push	r16
    1412:	1f 93       	push	r17
    1414:	bc 01       	movw	r22, r24
U32 temp;
U16 i;
U8  j, k;

    if (rtc_running == ON)
    1416:	80 91 f9 01 	lds	r24, 0x01F9
    141a:	81 30       	cpi	r24, 0x01	; 1
    141c:	71 f5       	brne	.+92     	; 0x147a <wait_for+0x6e>
    {
        Disable_interrupt(); temp = rtc_tics; Enable_interrupt();    //-- Get atomic U32 value
    141e:	f8 94       	cli
    1420:	20 91 14 02 	lds	r18, 0x0214
    1424:	30 91 15 02 	lds	r19, 0x0215
    1428:	40 91 16 02 	lds	r20, 0x0216
    142c:	50 91 17 02 	lds	r21, 0x0217
    1430:	78 94       	sei
        temp += ((U32)(ms_count));
    1432:	7b 01       	movw	r14, r22
    1434:	00 e0       	ldi	r16, 0x00	; 0
    1436:	10 e0       	ldi	r17, 0x00	; 0
    1438:	2e 0d       	add	r18, r14
    143a:	3f 1d       	adc	r19, r15
    143c:	40 1f       	adc	r20, r16
    143e:	51 1f       	adc	r21, r17
        while (1)
        {
            Disable_interrupt();    //-- Get atomic U32 values
    1440:	f8 94       	cli
            if (rtc_tics == temp) break;                //-- Standart EXIT
    1442:	80 91 14 02 	lds	r24, 0x0214
    1446:	90 91 15 02 	lds	r25, 0x0215
    144a:	a0 91 16 02 	lds	r26, 0x0216
    144e:	b0 91 17 02 	lds	r27, 0x0217
    1452:	82 17       	cp	r24, r18
    1454:	93 07       	cpc	r25, r19
    1456:	a4 07       	cpc	r26, r20
    1458:	b5 07       	cpc	r27, r21
    145a:	79 f0       	breq	.+30     	; 0x147a <wait_for+0x6e>
            if (rtc_tics == ((U32)(ms_count)) ) break;  //-- EXIT if overflow (not right)
    145c:	80 91 14 02 	lds	r24, 0x0214
    1460:	90 91 15 02 	lds	r25, 0x0215
    1464:	a0 91 16 02 	lds	r26, 0x0216
    1468:	b0 91 17 02 	lds	r27, 0x0217
    146c:	8e 15       	cp	r24, r14
    146e:	9f 05       	cpc	r25, r15
    1470:	a0 07       	cpc	r26, r16
    1472:	b1 07       	cpc	r27, r17
    1474:	11 f0       	breq	.+4      	; 0x147a <wait_for+0x6e>
            Enable_interrupt();
    1476:	78 94       	sei
    1478:	e3 cf       	rjmp	.-58     	; 0x1440 <wait_for+0x34>
            {
                for (k=0; k<90;k++);
            }
        }
    }
}
    147a:	1f 91       	pop	r17
    147c:	0f 91       	pop	r16
    147e:	ff 90       	pop	r15
    1480:	ef 90       	pop	r14
    1482:	08 95       	ret

00001484 <rtc_int_init>:
//!
//------------------------------------------------------------------------------
#if (RTC_TIMER == 2)

void rtc_int_init(void)
{
    1484:	f8 94       	cli
U16 i;
    
    Disable_interrupt();

    Timer8_clear();                 //-- Timer 2 cleared & initialized "OFF"
    1486:	10 92 b0 00 	sts	0x00B0, r1
    148a:	10 92 b2 00 	sts	0x00B2, r1
    148e:	10 92 b3 00 	sts	0x00B3, r1
    for (i=0;i<0xFFFF;i++);         //-- Waiting to let the Xtal stabilize after a power-on
    Timer8_overflow_it_disable();   //-- Disable OCIE2A interrupt
    1492:	80 91 70 00 	lds	r24, 0x0070
    1496:	8e 7f       	andi	r24, 0xFE	; 254
    1498:	80 93 70 00 	sts	0x0070, r24
    Timer8_compare_a_it_disable();  //-- Disable TOIE2 interrupt
    149c:	80 91 70 00 	lds	r24, 0x0070
    14a0:	8d 7f       	andi	r24, 0xFD	; 253
    14a2:	80 93 70 00 	sts	0x0070, r24
    //-- Config: - CTC mode (mode 2, top=OCR2A)
    //--         - No output
    //--        (- Timer "OFF")
    Timer8_set_mode_output_a(TIMER8_COMP_MODE_NORMAL);
    14a6:	80 91 b0 00 	lds	r24, 0x00B0
    14aa:	8f 7c       	andi	r24, 0xCF	; 207
    14ac:	80 93 b0 00 	sts	0x00B0, r24
    Timer8_set_waveform_mode(TIMER8_WGM_CTC_OCR);
    14b0:	80 91 b0 00 	lds	r24, 0x00B0
    14b4:	87 7b       	andi	r24, 0xB7	; 183
    14b6:	88 60       	ori	r24, 0x08	; 8
    14b8:	80 93 b0 00 	sts	0x00B0, r24

#   if (RTC_CLOCK == 32)
   
    //--- Asynchronous external clock 32,768 KHZ
        Timer8_2_external_osc();            //-- Init RTC clock
    14bc:	80 91 b6 00 	lds	r24, 0x00B6
    14c0:	87 7e       	andi	r24, 0xE7	; 231
    14c2:	88 60       	ori	r24, 0x08	; 8
    14c4:	80 93 b6 00 	sts	0x00B6, r24
        Timer8_set_compare_a(33-1);         //-- MAGIC_NUMBER !
    14c8:	80 e2       	ldi	r24, 0x20	; 32
    14ca:	80 93 b3 00 	sts	0x00B3, r24
        //-- No prescaler & timer "ON"
        //-- Tic interval: ((1/32768)*MAGIC_NUMBER) sec = 1.00708008 msec
        Timer8_set_clock(TIMER8_CLKIO_BY_1);
    14ce:	80 91 b0 00 	lds	r24, 0x00B0
    14d2:	88 7f       	andi	r24, 0xF8	; 248
    14d4:	81 60       	ori	r24, 0x01	; 1
    14d6:	80 93 b0 00 	sts	0x00B0, r24
#   else
#       error This RTC_CLOCK value is not available input for "rtc_drv.c" file

#   endif // (RTC_CLOCK ...
    
    while(Timer8_2_update_busy());    //-- Wait for TCN2UB, OCR2UB and TCR2UB to be cleared
    14da:	80 91 b6 00 	lds	r24, 0x00B6
    14de:	90 e0       	ldi	r25, 0x00	; 0
    14e0:	87 70       	andi	r24, 0x07	; 7
    14e2:	90 70       	andi	r25, 0x00	; 0
    14e4:	89 2b       	or	r24, r25
    14e6:	c9 f7       	brne	.-14     	; 0x14da <rtc_int_init+0x56>

    Timer8_clear_compare_a_it();      //-- Clear Output_Compare Interrupt-flags
    14e8:	b9 9a       	sbi	0x17, 1	; 23
    Timer8_compare_a_it_enable();     //-- Enable Timer2 Output_Compare Interrupt
    14ea:	80 91 70 00 	lds	r24, 0x0070
    14ee:	82 60       	ori	r24, 0x02	; 2
    14f0:	80 93 70 00 	sts	0x0070, r24

    //-- Time setting
    rtc_tics         = 0;
    14f4:	10 92 14 02 	sts	0x0214, r1
    14f8:	10 92 15 02 	sts	0x0215, r1
    14fc:	10 92 16 02 	sts	0x0216, r1
    1500:	10 92 17 02 	sts	0x0217, r1
    rtc_milliseconds = 0;
    1504:	10 92 13 02 	sts	0x0213, r1
    1508:	10 92 12 02 	sts	0x0212, r1
    rtc_seconds      = 0;
    150c:	10 92 19 02 	sts	0x0219, r1
    rtc_minutes      = 0;
    1510:	10 92 10 02 	sts	0x0210, r1
    rtc_hours        = 0;
    1514:	10 92 18 02 	sts	0x0218, r1
    rtc_days         = 0;
    1518:	10 92 11 02 	sts	0x0211, r1

    rtc_running = ON;
    151c:	81 e0       	ldi	r24, 0x01	; 1
    151e:	80 93 f9 01 	sts	0x01F9, r24
    Enable_interrupt();
    1522:	78 94       	sei
}
    1524:	08 95       	ret

00001526 <__vector_9>:
//!
//------------------------------------------------------------------------------
#if (RTC_TIMER == 2)

ISR(TIMER2_COMP_vect)
{
    1526:	1f 92       	push	r1
    1528:	0f 92       	push	r0
    152a:	0f b6       	in	r0, 0x3f	; 63
    152c:	0f 92       	push	r0
    152e:	11 24       	eor	r1, r1
    1530:	2f 93       	push	r18
    1532:	8f 93       	push	r24
    1534:	9f 93       	push	r25
    1536:	af 93       	push	r26
    1538:	bf 93       	push	r27
    rtc_tics++;                     //-- Increments tics
    153a:	80 91 14 02 	lds	r24, 0x0214
    153e:	90 91 15 02 	lds	r25, 0x0215
    1542:	a0 91 16 02 	lds	r26, 0x0216
    1546:	b0 91 17 02 	lds	r27, 0x0217
    154a:	01 96       	adiw	r24, 0x01	; 1
    154c:	a1 1d       	adc	r26, r1
    154e:	b1 1d       	adc	r27, r1
    1550:	80 93 14 02 	sts	0x0214, r24
    1554:	90 93 15 02 	sts	0x0215, r25
    1558:	a0 93 16 02 	sts	0x0216, r26
    155c:	b0 93 17 02 	sts	0x0217, r27
    rtc_milliseconds++;             //-- Increments milli seconds
    1560:	80 91 12 02 	lds	r24, 0x0212
    1564:	90 91 13 02 	lds	r25, 0x0213
    1568:	01 96       	adiw	r24, 0x01	; 1
    156a:	90 93 13 02 	sts	0x0213, r25
    156e:	80 93 12 02 	sts	0x0212, r24
    
    if (rtc_milliseconds == 1000)
    1572:	80 91 12 02 	lds	r24, 0x0212
    1576:	90 91 13 02 	lds	r25, 0x0213
    157a:	88 5e       	subi	r24, 0xE8	; 232
    157c:	93 40       	sbci	r25, 0x03	; 3
    157e:	51 f5       	brne	.+84     	; 0x15d4 <__vector_9+0xae>
    {
        rtc_milliseconds = 0;
    1580:	10 92 13 02 	sts	0x0213, r1
    1584:	10 92 12 02 	sts	0x0212, r1
        rtc_seconds++;              //-- Increments seconds
    1588:	80 91 19 02 	lds	r24, 0x0219
    158c:	8f 5f       	subi	r24, 0xFF	; 255
    158e:	80 93 19 02 	sts	0x0219, r24

        if (rtc_seconds == 60)
    1592:	80 91 19 02 	lds	r24, 0x0219
    1596:	8c 33       	cpi	r24, 0x3C	; 60
    1598:	e9 f4       	brne	.+58     	; 0x15d4 <__vector_9+0xae>
        {
            rtc_seconds = 0;
    159a:	10 92 19 02 	sts	0x0219, r1
            rtc_minutes++;          //-- Increments minutes
    159e:	80 91 10 02 	lds	r24, 0x0210
    15a2:	8f 5f       	subi	r24, 0xFF	; 255
    15a4:	80 93 10 02 	sts	0x0210, r24
            
            if (rtc_minutes == 60)
    15a8:	80 91 10 02 	lds	r24, 0x0210
    15ac:	8c 33       	cpi	r24, 0x3C	; 60
    15ae:	91 f4       	brne	.+36     	; 0x15d4 <__vector_9+0xae>
            {
                rtc_minutes = 0;
    15b0:	10 92 10 02 	sts	0x0210, r1
                rtc_hours++;        //-- Increments hours
    15b4:	80 91 18 02 	lds	r24, 0x0218
    15b8:	8f 5f       	subi	r24, 0xFF	; 255
    15ba:	80 93 18 02 	sts	0x0218, r24
                        
                if (rtc_hours == 24)
    15be:	80 91 18 02 	lds	r24, 0x0218
    15c2:	88 31       	cpi	r24, 0x18	; 24
    15c4:	39 f4       	brne	.+14     	; 0x15d4 <__vector_9+0xae>
                {
                    rtc_hours = 0;
    15c6:	10 92 18 02 	sts	0x0218, r1
                    rtc_days++;     //-- Increments days
    15ca:	80 91 11 02 	lds	r24, 0x0211
    15ce:	8f 5f       	subi	r24, 0xFF	; 255
    15d0:	80 93 11 02 	sts	0x0211, r24
                }
            }
        }
    }
}
    15d4:	bf 91       	pop	r27
    15d6:	af 91       	pop	r26
    15d8:	9f 91       	pop	r25
    15da:	8f 91       	pop	r24
    15dc:	2f 91       	pop	r18
    15de:	0f 90       	pop	r0
    15e0:	0f be       	out	0x3f, r0	; 63
    15e2:	0f 90       	pop	r0
    15e4:	1f 90       	pop	r1
    15e6:	18 95       	reti

000015e8 <__mulsi3>:
    15e8:	62 9f       	mul	r22, r18
    15ea:	d0 01       	movw	r26, r0
    15ec:	73 9f       	mul	r23, r19
    15ee:	f0 01       	movw	r30, r0
    15f0:	82 9f       	mul	r24, r18
    15f2:	e0 0d       	add	r30, r0
    15f4:	f1 1d       	adc	r31, r1
    15f6:	64 9f       	mul	r22, r20
    15f8:	e0 0d       	add	r30, r0
    15fa:	f1 1d       	adc	r31, r1
    15fc:	92 9f       	mul	r25, r18
    15fe:	f0 0d       	add	r31, r0
    1600:	83 9f       	mul	r24, r19
    1602:	f0 0d       	add	r31, r0
    1604:	74 9f       	mul	r23, r20
    1606:	f0 0d       	add	r31, r0
    1608:	65 9f       	mul	r22, r21
    160a:	f0 0d       	add	r31, r0
    160c:	99 27       	eor	r25, r25
    160e:	72 9f       	mul	r23, r18
    1610:	b0 0d       	add	r27, r0
    1612:	e1 1d       	adc	r30, r1
    1614:	f9 1f       	adc	r31, r25
    1616:	63 9f       	mul	r22, r19
    1618:	b0 0d       	add	r27, r0
    161a:	e1 1d       	adc	r30, r1
    161c:	f9 1f       	adc	r31, r25
    161e:	bd 01       	movw	r22, r26
    1620:	cf 01       	movw	r24, r30
    1622:	11 24       	eor	r1, r1
    1624:	08 95       	ret

00001626 <__udivmodhi4>:
    1626:	aa 1b       	sub	r26, r26
    1628:	bb 1b       	sub	r27, r27
    162a:	51 e1       	ldi	r21, 0x11	; 17
    162c:	07 c0       	rjmp	.+14     	; 0x163c <__udivmodhi4_ep>

0000162e <__udivmodhi4_loop>:
    162e:	aa 1f       	adc	r26, r26
    1630:	bb 1f       	adc	r27, r27
    1632:	a6 17       	cp	r26, r22
    1634:	b7 07       	cpc	r27, r23
    1636:	10 f0       	brcs	.+4      	; 0x163c <__udivmodhi4_ep>
    1638:	a6 1b       	sub	r26, r22
    163a:	b7 0b       	sbc	r27, r23

0000163c <__udivmodhi4_ep>:
    163c:	88 1f       	adc	r24, r24
    163e:	99 1f       	adc	r25, r25
    1640:	5a 95       	dec	r21
    1642:	a9 f7       	brne	.-22     	; 0x162e <__udivmodhi4_loop>
    1644:	80 95       	com	r24
    1646:	90 95       	com	r25
    1648:	bc 01       	movw	r22, r24
    164a:	cd 01       	movw	r24, r26
    164c:	08 95       	ret

0000164e <__udivmodsi4>:
    164e:	a1 e2       	ldi	r26, 0x21	; 33
    1650:	1a 2e       	mov	r1, r26
    1652:	aa 1b       	sub	r26, r26
    1654:	bb 1b       	sub	r27, r27
    1656:	fd 01       	movw	r30, r26
    1658:	0d c0       	rjmp	.+26     	; 0x1674 <__udivmodsi4_ep>

0000165a <__udivmodsi4_loop>:
    165a:	aa 1f       	adc	r26, r26
    165c:	bb 1f       	adc	r27, r27
    165e:	ee 1f       	adc	r30, r30
    1660:	ff 1f       	adc	r31, r31
    1662:	a2 17       	cp	r26, r18
    1664:	b3 07       	cpc	r27, r19
    1666:	e4 07       	cpc	r30, r20
    1668:	f5 07       	cpc	r31, r21
    166a:	20 f0       	brcs	.+8      	; 0x1674 <__udivmodsi4_ep>
    166c:	a2 1b       	sub	r26, r18
    166e:	b3 0b       	sbc	r27, r19
    1670:	e4 0b       	sbc	r30, r20
    1672:	f5 0b       	sbc	r31, r21

00001674 <__udivmodsi4_ep>:
    1674:	66 1f       	adc	r22, r22
    1676:	77 1f       	adc	r23, r23
    1678:	88 1f       	adc	r24, r24
    167a:	99 1f       	adc	r25, r25
    167c:	1a 94       	dec	r1
    167e:	69 f7       	brne	.-38     	; 0x165a <__udivmodsi4_loop>
    1680:	60 95       	com	r22
    1682:	70 95       	com	r23
    1684:	80 95       	com	r24
    1686:	90 95       	com	r25
    1688:	9b 01       	movw	r18, r22
    168a:	ac 01       	movw	r20, r24
    168c:	bd 01       	movw	r22, r26
    168e:	cf 01       	movw	r24, r30
    1690:	08 95       	ret

00001692 <_exit>:
    1692:	f8 94       	cli

00001694 <__stop_program>:
    1694:	ff cf       	rjmp	.-2      	; 0x1694 <__stop_program>
