
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023986                       # Number of seconds simulated
sim_ticks                                 23985957500                       # Number of ticks simulated
final_tick                                23985957500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193124                       # Simulator instruction rate (inst/s)
host_op_rate                                   215244                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              463226636                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658960                       # Number of bytes of host memory used
host_seconds                                    51.78                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11145386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        29295936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          205184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29501120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     29295936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29295936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        79872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           79872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           457749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              460955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1248                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1221378634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            8554339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1229932972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1221378634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1221378634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3329948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3329948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3329948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1221378634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           8554339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1233262921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      460955                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1248                       # Number of write requests accepted
system.mem_ctrls.readBursts                    460955                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               29489792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   73984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29501120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                79872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    61                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            128746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             80291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            125231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23984958000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                460955                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1248                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  433993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        67225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    439.738312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.922239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.493367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10964     16.31%     16.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18926     28.15%     44.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8224     12.23%     56.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5041      7.50%     64.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3422      5.09%     69.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1898      2.82%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1415      2.10%     74.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2448      3.64%     77.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14887     22.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        67225                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           72                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6321.625000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   6148.543806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1530.482042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      1.39%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      2.78%      4.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      4.17%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            7      9.72%     18.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           10     13.89%     31.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           19     26.39%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            5      6.94%     65.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            4      5.56%     70.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            9     12.50%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            5      6.94%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      2.78%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      2.78%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      1.39%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            72                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           72                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.052434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.330978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               70     97.22%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      2.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            72                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2208170750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10847758250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2303890000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      4792.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23542.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1229.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1229.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   393706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      51892.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                415762200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                226854375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3068403000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6771600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1566364800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          16268415885                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            118605750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            21671177610                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            903.646858                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    105238000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     800800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   23076103500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 92458800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 50448750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               525376800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 719280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1566364800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13964487570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2139595500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            18339451500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            764.720220                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   3468585250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     800800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   19712538500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2284394                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1640036                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            114942                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1078828                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  978234                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.675622                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  249926                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              15973                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                         47971916                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12209812                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12797420                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2284394                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1228160                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2920685                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  233620                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           326                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1917813                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 68880                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           15247789                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.941741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.285250                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12488821     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   296359      1.94%     83.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   307826      2.02%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   266595      1.75%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   276357      1.81%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   241859      1.59%     91.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   240699      1.58%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   145425      0.95%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   983848      6.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15247789                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.047619                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.266769                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11860169                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                699111                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2413889                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                165748                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 108872                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               380164                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7965                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               13965943                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 22525                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 108872                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11957811                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  231632                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         127762                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2480508                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                341204                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               13719415                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                 315621                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2222                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    336                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            17656396                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              63442137                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         17831290                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                26                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14080277                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3576027                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10324                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           5439                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    669047                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1697575                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1244675                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             64158                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           267594                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13236331                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9821                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12129310                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4796                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2100718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6189699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             23                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      15247789                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.795480                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.435847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10107403     66.29%     66.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2008360     13.17%     79.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1334163      8.75%     88.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              706286      4.63%     92.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              542866      3.56%     96.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              274513      1.80%     98.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              171543      1.13%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               60761      0.40%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               41894      0.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15247789                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   38653     37.43%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  28726     27.82%     65.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 35885     34.75%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9183170     75.71%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                81513      0.67%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           6119      0.05%     76.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1687790     13.91%     90.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1170715      9.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12129310                       # Type of FU issued
system.cpu.iq.rate                           0.252842                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      103264                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008514                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           39614407                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          15347315                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11906367                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  60                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 42                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12232542                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            73445                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       217521                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          884                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          493                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       126276                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        54921                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            27                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 108872                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  215019                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10806                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13246172                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             53365                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1697575                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1244675                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5681                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10665                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            493                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          72475                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        43738                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               116213                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12016715                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1652120                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            112593                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            20                       # number of nop insts executed
system.cpu.iew.exec_refs                      2810931                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1922978                       # Number of branches executed
system.cpu.iew.exec_stores                    1158811                       # Number of stores executed
system.cpu.iew.exec_rate                     0.250495                       # Inst execution rate
system.cpu.iew.wb_sent                       11919296                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11906393                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7104656                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15607310                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.248195                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.455213                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2100772                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            9798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            107004                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14925629                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.746728                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.558489                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10203084     68.36%     68.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2331558     15.62%     83.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1034201      6.93%     90.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       380118      2.55%     93.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       324519      2.17%     95.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       188705      1.26%     96.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       138357      0.93%     97.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        67367      0.45%     98.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       257720      1.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14925629                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               11145386                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2598448                       # Number of memory references committed
system.cpu.commit.loads                       1480052                       # Number of loads committed
system.cpu.commit.membars                        4140                       # Number of memory barriers committed
system.cpu.commit.branches                    1804548                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9843381                       # Number of committed integer instructions.
system.cpu.commit.function_calls               210314                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8467076     75.97%     75.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           73743      0.66%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         6119      0.05%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1480052     13.28%     89.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1118396     10.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11145386                       # Class of committed instruction
system.cpu.commit.bw_lim_events                257720                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27912176                       # The number of ROB reads
system.cpu.rob.rob_writes                    26813505                       # The number of ROB writes
system.cpu.timesIdled                          433568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        32724127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11145386                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.797191                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.797191                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.208455                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.208455                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14442470                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7854739                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       10                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  40856140                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7070344                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2903826                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9767                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              2950                       # number of replacements
system.cpu.dcache.tags.tagsinuse           254.756561                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2537841                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3206                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            791.591079                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3074301500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   254.756561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10186198                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10186198                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1458683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1458683                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1070863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1070863                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4141                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4141                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4139                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4139                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2529546                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2529546                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2529546                       # number of overall hits
system.cpu.dcache.overall_hits::total         2529546                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3312                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4607                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         7919                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7919                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         7919                       # number of overall misses
system.cpu.dcache.overall_misses::total          7919                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    187759499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    187759499                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    241897980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    241897980                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       200250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    429657479                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    429657479                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    429657479                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    429657479                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1461995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1461995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2537465                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2537465                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2537465                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2537465                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002265                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004284                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004284                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000724                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000724                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003121                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003121                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003121                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003121                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56690.669988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56690.669988                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52506.616019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52506.616019                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        66750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54256.532264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54256.532264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54256.532264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54256.532264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          360                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1248                       # number of writebacks
system.cpu.dcache.writebacks::total              1248                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1400                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3309                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4709                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4709                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4709                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4709                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1912                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1912                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1298                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1298                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3210                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    109714000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    109714000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     76167501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     76167501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    185881501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    185881501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    185881501                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    185881501                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001265                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001265                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001265                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001265                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57381.799163                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57381.799163                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58680.663328                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58680.663328                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57907.009657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57907.009657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57907.009657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57907.009657                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            457685                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.995592                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1441222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            457749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.148498                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           5091250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.995592                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8129001                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8129001                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1441222                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1441222                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1441222                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1441222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1441222                       # number of overall hits
system.cpu.icache.overall_hits::total         1441222                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       476590                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        476590                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       476590                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         476590                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       476590                       # number of overall misses
system.cpu.icache.overall_misses::total        476590                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  23800207996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  23800207996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  23800207996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  23800207996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  23800207996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  23800207996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1917812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1917812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1917812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1917812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1917812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1917812                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.248507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.248507                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.248507                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.248507                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.248507                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.248507                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49938.538358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49938.538358                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49938.538358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49938.538358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49938.538358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49938.538358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1191                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.419355                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        18837                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18837                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        18837                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18837                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        18837                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18837                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       457753                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       457753                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       457753                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       457753                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       457753                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       457753                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  21953640998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  21953640998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  21953640998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  21953640998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  21953640998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  21953640998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.238685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.238685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.238685                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.238685                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.238685                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.238685                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47959.578633                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47959.578633                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47959.578633                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47959.578633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47959.578633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47959.578633                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              459665                       # Transaction distribution
system.membus.trans_dist::ReadResp             459665                       # Transaction distribution
system.membus.trans_dist::Writeback              1248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1294                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1294                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       915502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 923170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     29295936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       285056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29580992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                4                       # Total snoops (count)
system.membus.snoop_fanout::samples            462211                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  462211    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              462211                       # Request fanout histogram
system.membus.reqLayer0.occupancy           233601500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1249018250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            8504996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
