<?xml version='1.0' encoding='UTF-8'?>
<report-views version="1.7" >
 <header>
  <DateModified>2011-05-11T12:32:55</DateModified>
  <ModuleName>CPLD</ModuleName>
  <SummaryTimeStamp>2011-05-11T12:32:34</SummaryTimeStamp>
  <DateInitialized>2011-05-09T12:23:45</DateInitialized>
  <ImplementationReportsDirectory>G:/Xilinx/April 2011/USB/CPLD_v15.4\</ImplementationReportsDirectory>
  <SavedFilePath>G:/Xilinx/April 2011/USB/CPLD_v15.4/iseconfig/CPLD.xreport</SavedFilePath>
  <EnableMessageFiltering>false</EnableMessageFiltering>
 </header>
 <body>
  <viewgroup label="Design Overview" >
   <view inputState="Unknown" program="implementation" ShowPartitionData="false" type="FPGASummary" file="CPLD_summary.html" label="Summary" >
    <toc-item title="Design Overview" target="Design Overview" />
    <toc-item title="Design Utilization Summary" target="Design Utilization Summary" />
    <toc-item title="Performance Summary" target="Performance Summary" />
    <toc-item title="Failing Constraints" target="Failing Constraints" />
    <toc-item title="Detailed Reports" target="Detailed Reports" />
   </view>
   <view inputState="Unknown" program="implementation" contextTags="FPGA_ONLY,EDK_OFF" hidden="true" type="HTML" file="CPLD_partitions.html" label="Partition Report" >
    <toc-item title="Detailed Reports" target="Detailed Reports" />
   </view>
   <view inputState="Translated" program="map" locator="MAP_IOB_TABLE" contextTags="FPGA_ONLY" hidden="true" type="IOBProperties" file="CPLD_map.xrpt" label="IOB Properties" />
   <view inputState="Translated" program="map" contextTags="FPGA_ONLY" hidden="true" type="Control_Sets" file="CPLD_map.xrpt" label="Control Set Information" />
   <view inputState="Translated" program="map" locator="MAP_MODULE_HIERARCHY" contextTags="FPGA_ONLY" hidden="true" type="Module_Utilization" file="CPLD_map.xrpt" label="Module Level Utilization" />
   <view inputState="Mapped" program="par" locator="CONSTRAINT_TABLE" contextTags="FPGA_ONLY" hidden="true" type="ConstraintsData" file="CPLD.ptwx" label="Timing Constraints" translator="ptwxToTableXML.xslt" />
   <view inputState="Mapped" program="par" locator="PAR_PINOUT_BY_PIN_NUMBER" contextTags="FPGA_ONLY" hidden="true" type="PinoutData" file="CPLD_par.xrpt" label="Pinout Report" />
   <view inputState="Mapped" program="par" locator="PAR_CLOCK_TABLE" contextTags="FPGA_ONLY" hidden="true" type="ClocksData" file="CPLD_par.xrpt" label="Clock Report" />
   <view inputState="Mapped" program="par" contextTags="FPGA_ONLY,EDK_OFF" hidden="true" type="Timing_Analyzer" file="CPLD.twx" label="Static Timing" />
   <view inputState="Translated" program="cpldfit" contextTags="CPLD_ONLY,EDK_OFF" hidden="false" type="EXTERNAL_HTML" file="CPLD_html/fit/report.htm" label="CPLD Fitter Report" />
   <view inputState="Fitted" program="taengine" contextTags="CPLD_ONLY,EDK_OFF" hidden="false" type="EXTERNAL_HTML" file="CPLD_html/tim/report.htm" label="CPLD Timing Report" />
  </viewgroup>
  <viewgroup label="XPS Errors and Warnings" >
   <view program="platgen" contextTags="EDK_ON" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/platgen.xmsgs" label="Platgen Messages" />
   <view program="libgen" contextTags="EDK_ON" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/libgen.xmsgs" label="Libgen Messages" />
   <view program="simgen" contextTags="EDK_ON" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/simgen.xmsgs" label="Simgen Messages" />
   <view program="bitinit" contextTags="EDK_ON" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/bitinit.xmsgs" label="BitInit Messages" />
  </viewgroup>
  <viewgroup label="XPS Reports" >
   <view inputState="PreSynthesized" program="platgen" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="../platgen.log" label="Platgen Log File" />
   <view inputState="PreSynthesized" program="libgen" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="../libgen.log" label="Libgen Log File" />
   <view inputState="PreSynthesized" program="simgen" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="../simgen.log" label="Simgen Log File" />
   <view inputState="PreSynthesized" program="bitinit" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="../bitinit.log" label="BitInit Log File" />
   <view inputState="PreSynthesized" program="system" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="../CPLD.log" label="System Log File" />
  </viewgroup>
  <viewgroup label="Errors and Warnings" >
   <view inputState="Unknown" program="pn" WrapMessages="true" contextTags="EDK_OFF" type="MessageList" hideColumns="Filtered, New" file="_xmsgs/pn_parser.xmsgs" label="Parser Messages" />
   <view program="xst" contextTags="XST_ONLY,EDK_OFF" hidden="false" type="MessageList" hideColumns="Filtered" file="_xmsgs/xst.xmsgs" label="Synthesis Messages" />
   <view inputState="Synthesized" program="ngdbuild" type="MessageList" hideColumns="Filtered" file="_xmsgs/ngdbuild.xmsgs" label="Translation Messages" />
   <view inputState="Translated" program="map" contextTags="FPGA_ONLY" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/map.xmsgs" label="Map Messages" />
   <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/par.xmsgs" label="Place and Route Messages" />
   <view inputState="Routed" program="trce" contextTags="FPGA_ONLY" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/trce.xmsgs" label="Timing Messages" />
   <view inputState="Routed" program="xpwr" contextTags="EDK_OFF" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/xpwr.xmsgs" label="Power Messages" />
   <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/bitgen.xmsgs" label="Bitgen Messages" />
   <view inputState="Translated" program="cpldfit" contextTags="CPLD_ONLY,EDK_OFF" hidden="false" type="MessageList" hideColumns="Filtered" file="_xmsgs/cpldfit.xmsgs" label="Fitter Messages" />
   <view inputState="Current" program="implementation" fileList="_xmsgs/xst.xmsgs,_xmsgs/ngdbuild.xmsgs,_xmsgs/map.xmsgs,_xmsgs/par.xmsgs,_xmsgs/trce.xmsgs,_xmsgs/xpwr.xmsgs,_xmsgs/bitgen.xmsgs" contextTags="FPGA_ONLY" hidden="true" type="MessageList" hideColumns="Filtered" file="_xmsgs/*.xmsgs" label="All Current Messages" />
   <view inputState="Current" program="fitting" fileList="_xmsgs/xst.xmsgs,_xmsgs/ngdbuild.xmsgs,_xmsgs/cpldfit.xmsgs,_xmsgs/xpwr.xmsgs" contextTags="CPLD_ONLY,EDK_OFF" hidden="false" type="CPLD_MessageList" hideColumns="Filtered" file="_xmsgs/*.xmsgs" label="All Current Messages (CPLD)" />
  </viewgroup>
  <viewgroup label="Detailed Reports" >
   <view program="xst" contextTags="XST_ONLY,EDK_OFF" hidden="false" type="Report" file="CPLD.syr" label="Synthesis Report" >
    <toc-item title="Top of Report" target="Copyright " searchDir="Forward" />
    <toc-item title="Synthesis Options Summary" target="   Synthesis Options Summary   " />
    <toc-item title="HDL Compilation" target="   HDL Compilation   " />
    <toc-item title="Design Hierarchy Analysis" target="   Design Hierarchy Analysis   " />
    <toc-item title="HDL Analysis" target="   HDL Analysis   " />
    <toc-item title="HDL Parsing" target="   HDL Parsing   " />
    <toc-item title="HDL Elaboration" target="   HDL Elaboration   " />
    <toc-item title="HDL Synthesis" target="   HDL Synthesis   " />
    <toc-item title="HDL Synthesis Report" target="HDL Synthesis Report" searchCnt="2" searchDir="Backward" subItemLevel="1" />
    <toc-item title="Advanced HDL Synthesis" target="   Advanced HDL Synthesis   " searchDir="Backward" />
    <toc-item title="Advanced HDL Synthesis Report" target="Advanced HDL Synthesis Report" subItemLevel="1" />
    <toc-item title="Low Level Synthesis" target="   Low Level Synthesis   " />
    <toc-item title="Partition Report" target="   Partition Report     " />
    <toc-item title="Final Report" target="   Final Report   " />
    <toc-item title="Design Summary" target="   Design Summary   " />
    <toc-item title="Primitive and Black Box Usage" target="Primitive and Black Box Usage:" subItemLevel="1" />
    <toc-item title="Device Utilization Summary" target="Device utilization summary:" subItemLevel="1" />
    <toc-item title="Partition Resource Summary" target="Partition Resource Summary:" subItemLevel="1" />
    <toc-item title="Timing Report" target="Timing Report" subItemLevel="1" />
    <toc-item title="Clock Information" target="Clock Information" subItemLevel="2" />
    <toc-item title="Asynchronous Control Signals Information" target="Asynchronous Control Signals Information" subItemLevel="2" />
    <toc-item title="Timing Summary" target="Timing Summary" subItemLevel="2" />
    <toc-item title="Timing Details" target="Timing Details" subItemLevel="2" />
   </view>
   <view program="synplify" contextTags="SYNPLIFY_ONLY,EDK_OFF" hidden="true" type="Report" file="CPLD.srr" label="Synplify Report" />
   <view program="precision" contextTags="PRECISION_ONLY,EDK_OFF" hidden="true" type="Report" file="CPLD.prec_log" label="Precision Report" />
   <view inputState="Synthesized" program="ngdbuild" type="Report" file="CPLD.bld" label="Translation Report" >
    <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
    <toc-item title="Command Line" target="Command Line:" />
    <toc-item title="Partition Status" target="Partition Implementation Status" />
    <toc-item title="Final Summary" target="NGDBUILD Design Results Summary:" />
   </view>
   <view inputState="Translated" program="map" contextTags="FPGA_ONLY" hidden="true" type="Report" file="CPLD_map.mrp" label="Map Report" >
    <toc-item title="Top of Report" target="Release" searchDir="Forward" />
    <toc-item title="Section 1: Errors" target="Section 1 -" searchDir="Backward" />
    <toc-item title="Section 2: Warnings" target="Section 2 -" searchDir="Backward" />
    <toc-item title="Section 3: Infos" target="Section 3 -" searchDir="Backward" />
    <toc-item title="Section 4: Removed Logic Summary" target="Section 4 -" searchDir="Backward" />
    <toc-item title="Section 5: Removed Logic" target="Section 5 -" searchDir="Backward" />
    <toc-item title="Section 6: IOB Properties" target="Section 6 -" searchDir="Backward" />
    <toc-item title="Section 7: RPMs" target="Section 7 -" searchDir="Backward" />
    <toc-item title="Section 8: Guide Report" target="Section 8 -" searchDir="Backward" />
    <toc-item title="Section 9: Area Group and Partition Summary" target="Section 9 -" searchDir="Backward" />
    <toc-item title="Section 10: Modular Design Summary" target="Section 10 -" searchDir="Backward" />
    <toc-item title="Section 11: Timing Report" target="Section 11 -" searchDir="Backward" />
    <toc-item title="Section 12: Configuration String Details" target="Section 12 -" searchDir="Backward" />
    <toc-item title="Section 13: Control Set Information" target="Section 13 -" searchDir="Backward" />
    <toc-item title="Section 14: Utilization by Hierarchy" target="Section 14 -" searchDir="Backward" />
   </view>
   <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="Report" file="CPLD.par" label="Place and Route Report" >
    <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
    <toc-item title="Device Utilization" target="Device Utilization Summary:" />
    <toc-item title="Router Information" target="Starting Router" />
    <toc-item title="Partition Status" target="Partition Implementation Status" />
    <toc-item title="Clock Report" target="Generating Clock Report" />
    <toc-item title="Timing Results" target="Timing Score:" />
    <toc-item title="Final Summary" target="Peak Memory Usage:" />
   </view>
   <view inputState="Routed" program="trce" contextTags="FPGA_ONLY" hidden="true" type="Report" file="CPLD.twr" label="Post-PAR Static Timing Report" >
    <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
    <toc-item title="Data Sheet Report" target="Data Sheet" />
    <toc-item title="Timing Summary" target="Timing summary:" />
   </view>
   <view inputState="Translated" program="cpldfit" contextTags="CPLD_ONLY,EDK_OFF" hidden="false" type="Report" file="CPLD.rpt" label="CPLD Fitter Report (Text)" >
    <toc-item title="Top of Report" target="cpldfit:" searchDir="Forward" />
    <toc-item title="Resources Summary" target="**  Mapped Resource Summary  **" />
    <toc-item title="Pin Resources" target="** Pin Resources **" />
    <toc-item title="Global Resources" target="** Global Control Resources **" />
   </view>
   <view inputState="Fitted" program="taengine" contextTags="CPLD_ONLY,EDK_OFF" hidden="false" type="Report" file="CPLD.tim" label="CPLD Timing Report (Text)" >
    <toc-item title="Top of Report" target="Performance Summary Report" searchDir="Forward" />
    <toc-item title="Performance Summary" target="Performance Summary:" />
   </view>
   <view inputState="Routed" program="xpwr" contextTags="EDK_OFF" type="Report" file="CPLD.pwr" label="Power Report" >
    <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
    <toc-item title="Power summary" target="Power summary" />
    <toc-item title="Thermal summary" target="Thermal summary" />
   </view>
   <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" hidden="true" type="Report" file="CPLD.bgn" label="Bitgen Report" >
    <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
    <toc-item title="Bitgen Options" target="Summary of Bitgen Options:" />
    <toc-item title="Final Summary" target="DRC detected" />
   </view>
  </viewgroup>
  <viewgroup label="Secondary Reports" >
   <view inputState="PreSynthesized" program="isim" hidden="if_missing" type="Secondary_Report" file="isim.log" label="ISIM Simulator Log" />
   <view inputState="Synthesized" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/synthesis/CPLD_synthesis.nlf" label="Post-Synthesis Simulation Model Report" >
    <toc-item title="Top of Report" target="Release" searchDir="Forward" />
   </view>
   <view inputState="Translated" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/translate/CPLD_translate.nlf" label="Post-Translate Simulation Model Report" >
    <toc-item title="Top of Report" target="Release" searchDir="Forward" />
   </view>
   <view inputState="Translated" program="netgen" hidden="if_missing" type="Secondary_Report" file="CPLD_tran_fecn.nlf" label="Post-Translate Formality Netlist Report" />
   <view inputState="Translated" program="map" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD_map.map" label="Map Log File" >
    <toc-item title="Top of Report" target="Release" searchDir="Forward" />
    <toc-item title="Design Information" target="Design Information" />
    <toc-item title="Design Summary" target="Design Summary" />
   </view>
   <view inputState="Routed" program="smartxplorer" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="smartxplorer_results/smartxplorer.txt" label="SmartXplorer Report" />
   <view inputState="Mapped" program="trce" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD_preroute.twr" label="Post-Map Static Timing Report" />
   <view inputState="Mapped" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/map/CPLD_map.nlf" label="Post-Map Simulation Model Report" />
   <view inputState="Mapped" program="map" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD_map.psr" label="Physical Synthesis Report" >
    <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
   </view>
   <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="Pad_Report" file="CPLD_pad.txt" label="Pad Report" >
    <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
   </view>
   <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD.unroutes" label="Unroutes Report" >
    <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
   </view>
   <view inputState="Mapped" program="map" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD_preroute.tsi" label="Post-Map Constraints Interaction Report" >
    <toc-item title="Top of Report" target="Release" searchDir="Forward" />
   </view>
   <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD.grf" label="Guide Results Report" />
   <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD.dly" label="Asynchronous Delay Report" />
   <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD.clk_rgn" label="Clock Region Report" />
   <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD.tsi" label="Post-Place and Route Constraints Interaction Report" >
    <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" />
   </view>
   <view inputState="Routed" program="netgen" hidden="if_missing" type="Secondary_Report" file="CPLD_par_fecn.nlf" label="Post-Place and Route Formality Netlist Report" />
   <view inputState="Routed" program="netgen" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="netgen/par/CPLD_timesim.nlf" label="Post-Place and Route Simulation Model Report" />
   <view inputState="Routed" program="netgen" hidden="if_missing" type="Secondary_Report" file="CPLD_sta.nlf" label="Primetime Netlist Report" >
    <toc-item title="Top of Report" target="Release" searchDir="Forward" />
   </view>
   <view inputState="Routed" program="ibiswriter" hidden="if_missing" type="Secondary_Report" file="CPLD.ibs" label="IBIS Model" >
    <toc-item title="Top of Report" target="IBIS Models for" searchDir="Forward" />
    <toc-item title="Component" target="Component " />
   </view>
   <view inputState="Routed" program="pin2ucf" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD.lck" label="Back-annotate Pin Report" >
    <toc-item title="Top of Report" target="pin2ucf Report File" searchDir="Forward" />
    <toc-item title="Constraint Conflicts Information" target="Constraint Conflicts Information" />
   </view>
   <view inputState="Routed" program="pin2ucf" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="CPLD.lpc" label="Locked Pin Constraints" >
    <toc-item title="Top of Report" target="top.lpc" searchDir="Forward" />
    <toc-item title="Newly Added Constraints" target="The following constraints were newly added" />
   </view>
   <view inputState="Translated" program="netgen" contextTags="CPLD_ONLY,EDK_OFF" hidden="false" type="Secondary_Report" file="netgen/fit/CPLD_timesim.nlf" label="Post-Fit Simulation Model Report" />
   <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" hidden="if_missing" type="HTML" file="usage_statistics_webtalk.html" label="WebTalk Report" />
   <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="webtalk.log" label="WebTalk Log File" />
  </viewgroup>
 </body>
</report-views>
