#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 19 10:51:44 2025
# Process ID: 18648
# Current directory: D:/FPGA_JIHO_OUT/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10236 D:\FPGA_JIHO_OUT\project_2\project_2.xpr
# Log file: D:/FPGA_JIHO_OUT/project_2/vivado.log
# Journal file: D:/FPGA_JIHO_OUT/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_JIHO_OUT/project_2/project_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/FPGA_JIHO_OUT/project_2/project_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.078 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 19 10:52:12 2025...
