// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_aa_e
//
// Generated
//  by:  wig
//  on:  Sat Mar  3 11:02:57 2007
//  cmd: /cygdrive/c/Documents and Settings/wig/My Documents/work/MIX/mix_0.pl -nodelta ../../udc.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_aa_e.v,v 1.1 2007/03/03 11:17:34 wig Exp $
// $Date: 2007/03/03 11:17:34 $
// $Log: inst_aa_e.v,v $
// Revision 1.1  2007/03/03 11:17:34  wig
// Extended ::udc: language dependent %AINS% and %PINS%: e.g. <VHDL>...</VHDL>
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.101 2007/03/01 16:28:38 wig Exp 
//
// Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps

HOOK: global verilog head hook text

//
//
// Start of Generated Module rtl of inst_aa_e
//

// No user `defines in this module


module inst_aa_e
//
// Generated Module inst_aa_i
//
	(
		port_xa_i,	// tie to low to create port
		port_xa_o	// signal test aa to ba
	);

	// Generated Module Inputs:
		input		port_xa_i;
	// Generated Module Outputs:
		output		port_xa_o;
	// Generated Wires:
		wire		port_xa_i;
		wire		port_xa_o;
// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//


endmodule
//
// End of Generated Module rtl of inst_aa_e
//

//
//!End of Module/s
// --------------------------------------------------------------
