# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /MYSTUFF/SV-Independent-Study/sim_build -DCOCOTB_SIM=1 --top-module I2C_main --vpi --public-flat-rw --prefix Vtop -o I2C_main -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace-fst --trace-structs -I/MYSTUFF/SV-Independent-Study /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
S      9408 4222124650841600  1741625472   271646600  1741625472   271646600 "/MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
T      5152 1407374883717401  1741625477    65283500  1741625477    65283500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.cpp"
T      3670 844424930296087  1741625477    46408000  1741625477    46408000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.h"
T      2300 844424930296104  1741625477   230069200  1741625477   230069200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.mk"
T       669 1407374883717398  1741625477    31344700  1741625477    31344700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.cpp"
T       520 844424930296085  1741625477    19249800  1741625477    19249800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.h"
T      5252 844424930296083  1741625476   996306400  1741625476   996306400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.cpp"
T      1293 844424930296084  1741625477     7864700  1741625477     7864700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.h"
T       290 844424930296101  1741625477   190091500  1741625477   190091500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      3585 844424930296102  1741625477   196459600  1741625477   196459600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0.cpp"
T      9769 844424930296100  1741625477   184058800  1741625477   184058800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0__Slow.cpp"
T      2177 844424930296091  1741625477    87823500  1741625477    87823500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root.h"
T      1707 1407374883717410  1741625477   146224000  1741625477   146224000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896 1407374883717408  1741625477   119766900  1741625477   119766900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     17431 844424930296099  1741625477   158836100  1741625477   158836100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     10011 844424930296097  1741625477   129971200  1741625477   129971200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620 844424930296093  1741625477   102289600  1741625477   102289600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__Slow.cpp"
T       773 844424930296090  1741625477    76244800  1741625477    76244800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__pch.h"
T      1434 844424930296105  1741625477   245778500  1741625477   245778500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__ver.d"
T         0        0  1741625477   251656400  1741625477   251656400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__verFiles.dat"
T      1758 844424930296103  1741625477   218677300  1741625477   218677300 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop_classes.mk"
S  13716000    66948  1737993248   736705071  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345    75666  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    75667  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
