Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun  7 08:08:14 2022
| Host         : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.291        0.000                      0                93551        0.052        0.000                      0                93486        1.101        0.000                       0                 38105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
cam0_pclk                            {0.000 5.208}        10.416          96.006          
cam1_pclk                            {0.000 5.208}        10.416          96.006          
clk_fpga_0                           {0.000 4.167}        8.333           120.005         
clk_fpga_1                           {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  cam_xclk_design_1_clk_wiz_0_0      {0.000 20.833}       41.665          24.001          
  camif_xclk_design_1_clk_wiz_0_0    {0.000 5.208}        10.416          96.004          
  clkfbout_design_1_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  lcd_clk_design_1_clk_wiz_0_0       {0.000 14.999}       29.999          33.335          
design_1_i/clk_wiz_1/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  clkfbout_design_1_clk_wiz_1_0_1    {0.000 16.666}       33.332          30.001          
  dvi_clk_design_1_clk_wiz_1_0_1     {0.000 6.734}        13.467          74.253          
  dvi_clk_x5_design_1_clk_wiz_1_0_1  {0.000 1.347}        2.693           371.265         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam0_pclk                                  0.323        0.000                      0                12648        0.192        0.000                      0                12648        4.354        0.000                       0                  9120  
cam1_pclk                                  1.275        0.000                      0                12675        0.201        0.000                      0                12675        4.354        0.000                       0                  9130  
clk_fpga_0                                 1.037        0.000                      0                40854        0.052        0.000                      0                40854        3.036        0.000                       0                 14549  
clk_fpga_1                                 6.000        0.000                      0                11003        0.054        0.000                      0                11003        9.146        0.000                       0                  4331  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  cam_xclk_design_1_clk_wiz_0_0                                                                                                                                                       40.073        0.000                       0                     2  
  camif_xclk_design_1_clk_wiz_0_0          0.291        0.000                      0                25417        0.071        0.000                      0                25417        4.354        0.000                       0                 18304  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                        6.741        0.000                       0                     3  
  lcd_clk_design_1_clk_wiz_0_0            24.997        0.000                      0                  750        0.120        0.000                      0                  750       14.499        0.000                       0                   386  
design_1_i/clk_wiz_1/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                     31.740        0.000                       0                     3  
  dvi_clk_design_1_clk_wiz_1_0_1           7.991        0.000                      0                  968        0.074        0.000                      0                  968        6.234        0.000                       0                   547  
  dvi_clk_x5_design_1_clk_wiz_1_0_1                                                                                                                                                    1.101        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
lcd_clk_design_1_clk_wiz_0_0    clk_fpga_0                           28.954        0.000                      0                   10                                                                        
dvi_clk_design_1_clk_wiz_1_0_1  clk_fpga_0                           12.390        0.000                      0                   11                                                                        
clk_fpga_0                      lcd_clk_design_1_clk_wiz_0_0          7.254        0.000                      0                   21                                                                        
clk_fpga_0                      dvi_clk_design_1_clk_wiz_1_0_1        7.120        0.000                      0                   23                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                cam0_pclk                        cam0_pclk                              1.921        0.000                      0                 7557        0.640        0.000                      0                 7557  
**async_default**                cam1_pclk                        cam1_pclk                              1.946        0.000                      0                 7557        0.444        0.000                      0                 7557  
**async_default**                camif_xclk_design_1_clk_wiz_0_0  camif_xclk_design_1_clk_wiz_0_0        1.889        0.000                      0                15114        0.444        0.000                      0                15114  
**async_default**                dvi_clk_design_1_clk_wiz_1_0_1   dvi_clk_design_1_clk_wiz_1_0_1         9.977        0.000                      0                   44        0.347        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam0_pclk
  To Clock:  cam0_pclk

Setup :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 3.813ns (40.030%)  route 5.712ns (59.970%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 16.037 - 10.416 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.080     5.509    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X33Y137        LUT3 (Prop_lut3_I2_O)        0.105     5.614 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.544     6.159    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y54         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.284 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.189     9.473    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[0]
    SLICE_X39Y133        LUT5 (Prop_lut5_I4_O)        0.105     9.578 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.559    10.138    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X40Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    10.618 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.618    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.716 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.716    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.814 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.912 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.912    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.010 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.010    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.108 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.108    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.206 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.206    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.471 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[1]
                         net (fo=3, routed)           1.247    12.717    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/O[1]
    SLICE_X34Y140        LUT3 (Prop_lut3_I0_O)        0.250    12.967 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__6/O
                         net (fo=1, routed)           2.717    15.684    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__6_n_0
    RAMB18_X2Y55         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.712    15.338    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X34Y138        LUT3 (Prop_lut3_I0_O)        0.084    15.422 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.614    16.037    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y55         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.219    16.256    
                         clock uncertainty           -0.035    16.221    
    RAMB18_X2Y55         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.214    16.007    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.007    
                         arrival time                         -15.684    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 3.240ns (36.108%)  route 5.733ns (63.892%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 16.243 - 10.416 ) 
    Source Clock Delay      (SCD):    6.727ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.754    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.859 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.727    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.852 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.772    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.877 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    11.007    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.501 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.601 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.601    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.779 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/O[0]
                         net (fo=3, routed)           0.541    12.320    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_7[0]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.238    12.558 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_25__2/O
                         net (fo=1, routed)           3.142    15.700    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_25__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.377    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.461 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    16.243    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.219    16.462    
                         clock uncertainty           -0.035    16.427    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.214    16.213    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -15.700    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 3.740ns (41.753%)  route 5.217ns (58.247%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 16.243 - 10.416 ) 
    Source Clock Delay      (SCD):    6.727ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.754    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.859 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.727    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.852 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.772    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.877 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    11.007    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.501 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.601 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.601    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.701 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.701    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.801 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.901 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.001 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.001    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.101 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.101    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.279 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__6/O[0]
                         net (fo=3, routed)           0.491    12.770    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/O[0]
    SLICE_X32Y135        LUT3 (Prop_lut3_I0_O)        0.238    13.008 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_37__2/O
                         net (fo=1, routed)           2.677    15.685    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_37__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.377    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.461 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    16.243    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.219    16.462    
                         clock uncertainty           -0.035    16.427    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.214    16.213    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 3.767ns (42.108%)  route 5.179ns (57.892%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 16.243 - 10.416 ) 
    Source Clock Delay      (SCD):    6.727ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.754    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.859 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.727    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.852 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.772    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.877 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    11.007    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.501 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.601 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.601    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.701 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.701    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.801 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.901 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.001 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.001    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.101 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.101    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    12.300 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__6/O[2]
                         net (fo=3, routed)           0.477    12.777    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/O[2]
    SLICE_X33Y136        LUT3 (Prop_lut3_I0_O)        0.244    13.021 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_35__2/O
                         net (fo=1, routed)           2.652    15.673    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_35__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.377    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.461 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    16.243    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.219    16.462    
                         clock uncertainty           -0.035    16.427    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.214    16.213    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -15.673    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 3.726ns (41.811%)  route 5.186ns (58.189%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 16.243 - 10.416 ) 
    Source Clock Delay      (SCD):    6.727ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.754    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.859 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.727    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.852 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.772    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.877 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    11.007    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.501 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.601 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.601    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.701 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.701    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.801 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.901 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.001 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.001    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.258 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/O[1]
                         net (fo=3, routed)           0.703    12.961    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_3[1]
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.245    13.206 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_40__2/O
                         net (fo=1, routed)           2.433    15.639    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_40__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.377    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.461 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    16.243    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.219    16.462    
                         clock uncertainty           -0.035    16.427    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.214    16.213    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 3.340ns (37.499%)  route 5.567ns (62.501%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 16.243 - 10.416 ) 
    Source Clock Delay      (SCD):    6.727ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.754    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.859 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.727    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.852 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.772    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.877 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    11.007    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.501 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.601 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.601    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.701 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.701    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.879 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/O[0]
                         net (fo=3, routed)           0.628    12.507    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_6[0]
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.238    12.745 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_21__2/O
                         net (fo=1, routed)           2.889    15.634    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_21__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.377    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.461 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    16.243    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.219    16.462    
                         clock uncertainty           -0.035    16.427    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.214    16.213    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -15.634    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 3.667ns (41.412%)  route 5.188ns (58.588%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 16.243 - 10.416 ) 
    Source Clock Delay      (SCD):    6.727ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.754    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.859 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.727    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.852 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.772    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.877 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    11.007    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.501 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.601 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.601    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.701 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.701    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.801 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.901 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.001 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.001    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    12.200 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/O[2]
                         net (fo=3, routed)           0.437    12.637    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_3[2]
    SLICE_X32Y136        LUT3 (Prop_lut3_I0_O)        0.244    12.881 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_39__2/O
                         net (fo=1, routed)           2.701    15.582    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_39__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.377    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.461 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    16.243    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.219    16.462    
                         clock uncertainty           -0.035    16.427    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.214    16.213    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 3.226ns (36.438%)  route 5.627ns (63.562%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 16.243 - 10.416 ) 
    Source Clock Delay      (SCD):    6.727ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.754    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.859 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.727    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.852 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.772    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.877 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    11.007    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.501 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.758 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/O[1]
                         net (fo=3, routed)           0.468    12.226    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_8[1]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.245    12.471 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_28__2/O
                         net (fo=1, routed)           3.109    15.580    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_28__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.377    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.461 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    16.243    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.219    16.462    
                         clock uncertainty           -0.035    16.427    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.214    16.213    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -15.580    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/cur_raddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        10.297ns  (logic 2.204ns (21.404%)  route 8.093ns (78.596%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.024ns = ( 16.440 - 10.416 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.037     5.467    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pclk
    SLICE_X33Y130        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/cur_raddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y130        FDCE (Prop_fdce_C_Q)         0.379     5.846 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/cur_raddr_r_reg[6]/Q
                         net (fo=4, routed)           1.016     6.862    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_1[6]
    SLICE_X33Y132        LUT4 (Prop_lut4_I3_O)        0.105     6.967 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_53__2/O
                         net (fo=1, routed)           1.079     8.045    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_53__2_n_0
    SLICE_X36Y130        LUT4 (Prop_lut4_I1_O)        0.105     8.150 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_52__1/O
                         net (fo=35, routed)          1.134     9.284    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_10
    SLICE_X38Y130        LUT5 (Prop_lut5_I1_O)        0.105     9.389 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    10.519    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.013 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.013    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.113 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.113    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.213 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.213    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.313 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.413 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.413    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.513 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.513    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.613 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.613    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.791 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__6/O[0]
                         net (fo=3, routed)           0.509    12.300    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/O[0]
    SLICE_X32Y135        LUT3 (Prop_lut3_I0_O)        0.238    12.538 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_37__5/O
                         net (fo=1, routed)           3.225    15.764    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_37__5_n_0
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.878    15.505    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.084    15.589 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.851    16.440    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.219    16.659    
                         clock uncertainty           -0.035    16.624    
    RAMB18_X2Y53         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.214    16.410    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.410    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 3.436ns (39.007%)  route 5.373ns (60.993%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 16.243 - 10.416 ) 
    Source Clock Delay      (SCD):    6.727ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.754    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.859 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.727    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.852 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.772    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.877 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    11.007    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.501 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.501    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.601 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.601    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.701 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.701    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.963 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/O[3]
                         net (fo=3, routed)           0.384    12.347    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_6[3]
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.250    12.597 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_50__2/O
                         net (fo=1, routed)           2.939    15.536    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_50__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.377    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.461 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    16.243    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.219    16.462    
                         clock uncertainty           -0.035    16.427    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.214    16.213    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -15.536    
  -------------------------------------------------------------------
                         slack                                  0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.214%)  route 0.244ns (56.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.672     1.410    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.455 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.350     1.805    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X97Y85         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[12]/Q
                         net (fo=1, routed)           0.244     2.191    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/out_rgb[23][12]
    SLICE_X96Y83         LUT6 (Prop_lut6_I5_O)        0.045     2.236 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/out_rgb[12]_INST_0/O
                         net (fo=1, routed)           0.000     2.236    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_data[12]
    SLICE_X96Y83         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.734     1.741    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.056     1.797 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.484     2.281    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X96Y83         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]/C
                         clock pessimism             -0.358     1.923    
    SLICE_X96Y83         FDRE (Hold_fdre_C_D)         0.121     2.044    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.995%)  route 0.268ns (59.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.672     1.410    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.455 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.314     1.769    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X95Y85         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y85         FDCE (Prop_fdce_C_Q)         0.141     1.910 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[11]/Q
                         net (fo=1, routed)           0.268     2.178    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/out_rgb[23][11]
    SLICE_X99Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.223 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/out_rgb[11]_INST_0/O
                         net (fo=1, routed)           0.000     2.223    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_data[11]
    SLICE_X99Y84         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.734     1.741    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.056     1.797 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.471     2.269    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X99Y84         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[11]/C
                         clock pessimism             -0.342     1.926    
    SLICE_X99Y84         FDRE (Hold_fdre_C_D)         0.091     2.017    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.866%)  route 0.104ns (33.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.672     1.410    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.455 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.350     1.805    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X96Y85         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.164     1.969 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[10]/Q
                         net (fo=1, routed)           0.104     2.073    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r[10]
    SLICE_X97Y85         LUT6 (Prop_lut6_I3_O)        0.045     2.118 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6[10]_i_1/O
                         net (fo=1, routed)           0.000     2.118    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6[10]_i_1_n_0
    SLICE_X97Y85         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.734     1.741    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.056     1.797 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.387     2.185    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X97Y85         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[10]/C
                         clock pessimism             -0.366     1.818    
    SLICE_X97Y85         FDCE (Hold_fdce_C_D)         0.091     1.909    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.623%)  route 0.261ns (58.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.672     1.410    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.455 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.401     1.856    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X95Y83         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDCE (Prop_fdce_C_Q)         0.141     1.997 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[1]/Q
                         net (fo=1, routed)           0.261     2.258    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/out_rgb[23][1]
    SLICE_X97Y82         LUT6 (Prop_lut6_I5_O)        0.045     2.303 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/out_rgb[1]_INST_0/O
                         net (fo=1, routed)           0.000     2.303    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_data[1]
    SLICE_X97Y82         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.734     1.741    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.056     1.797 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.547     2.344    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X97Y82         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[1]/C
                         clock pessimism             -0.342     2.002    
    SLICE_X97Y82         FDRE (Hold_fdre_C_D)         0.092     2.094    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][6]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][6]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.025     1.763    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X54Y90         SRLC32E                                      r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][6]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.095 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][6]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     2.095    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][6]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X54Y90         SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][6]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.132     2.139    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X54Y90         SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][6]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.376     1.763    
    SLICE_X54Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.880    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][6]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.916     1.654    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/pclk
    SLICE_X92Y95         SRLC32E                                      r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.986 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     1.986    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X92Y95         SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.002     2.010    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/pclk
    SLICE_X92Y95         SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.355     1.654    
    SLICE_X92Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.771    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.026     1.764    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X54Y92         SRLC32E                                      r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.096 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     2.096    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X54Y92         SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.133     2.140    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X54Y92         SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.376     1.764    
    SLICE_X54Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.881    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.030     1.768    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X54Y93         SRLC32E                                      r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.100 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     2.100    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X54Y93         SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.137     2.144    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X54Y93         SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.376     1.768    
    SLICE_X54Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.885    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/href_dly_reg[31]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_y0_href_dly_reg_c_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/href_dly_reg[32]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_y0_href_dly_reg_c_31/D
                            (rising edge-triggered cell SRL16E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.270     2.008    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X66Y116        SRLC32E                                      r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/href_dly_reg[31]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_y0_href_dly_reg_c_30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.340 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/href_dly_reg[31]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_y0_href_dly_reg_c_30/Q31
                         net (fo=1, routed)           0.000     2.340    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/href_dly_reg[31]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_y0_href_dly_reg_c_30_n_1
    SLICE_X66Y116        SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/href_dly_reg[32]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_y0_href_dly_reg_c_31/D
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.448     2.455    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X66Y116        SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/href_dly_reg[32]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_y0_href_dly_reg_c_31/CLK
                         clock pessimism             -0.447     2.008    
    SLICE_X66Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.125    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/href_dly_reg[32]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_y0_href_dly_reg_c_31
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][3]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][3]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam0_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.894     1.632    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/pclk
    SLICE_X96Y94         SRLC32E                                      r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][3]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.964 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][3]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     1.964    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][3]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X96Y94         SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][3]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.976     1.983    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/pclk
    SLICE_X96Y94         SRL16E                                       r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][3]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.351     1.632    
    SLICE_X96Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.749    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][3]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam0_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { cam0_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.416      7.944      RAMB36_X4Y15   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X5Y14   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X5Y15   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X4Y21   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X4Y20   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X5Y21   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X5Y20   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y25   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y24   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y23   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X102Y95  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/href_dly_reg[7]_srl7_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_38/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X102Y95  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/vsync_dly_reg[7]_srl8_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_39/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X82Y93   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_88/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X82Y93   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_88/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X82Y93   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_88/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X82Y93   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_88/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         5.208       4.354      SLICE_X102Y95  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X102Y95  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         5.208       4.354      SLICE_X50Y90   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][2]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         5.208       4.354      SLICE_X54Y93   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][3]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X94Y81   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[16]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X94Y81   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[17]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X94Y81   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[18]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X94Y81   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[19]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X94Y81   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[20]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X94Y81   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[21]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X94Y81   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[22]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X94Y81   design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[23]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X92Y94   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][0]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_88/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X92Y94   design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_88/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cam1_pclk
  To Clock:  cam1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 2.786ns (39.170%)  route 4.327ns (60.830%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=2)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.529 - 10.416 ) 
    Source Clock Delay      (SCD):    7.702ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.432     7.702    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X37Y14         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.379     8.081 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/Q
                         net (fo=2, routed)           1.767     9.849    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0]__0[2]
    SLICE_X98Y15         LUT3 (Prop_lut3_I2_O)        0.119     9.968 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19/O
                         net (fo=2, routed)           0.542    10.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19_n_0
    SLICE_X98Y15         LUT4 (Prop_lut4_I3_O)        0.268    10.778 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22/O
                         net (fo=1, routed)           0.000    10.778    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.092 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.470 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11/O[0]
                         net (fo=2, routed)           0.966    12.436    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11_n_7
    SLICE_X103Y34        LUT3 (Prop_lut3_I1_O)        0.241    12.677 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4/O
                         net (fo=2, routed)           1.051    13.728    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4_n_0
    SLICE_X103Y34        LUT4 (Prop_lut4_I3_O)        0.267    13.995 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8/O
                         net (fo=1, routed)           0.000    13.995    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.452 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.452    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.550 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.550    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.815 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.815    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]_i_1_n_6
    SLICE_X103Y36        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.381    15.529    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X103Y36        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[21]/C
                         clock pessimism              0.538    16.067    
                         clock uncertainty           -0.035    16.031    
    SLICE_X103Y36        FDCE (Setup_fdce_C_D)        0.059    16.090    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[21]
  -------------------------------------------------------------------
                         required time                         16.090    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 2.781ns (39.127%)  route 4.327ns (60.873%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=2)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.529 - 10.416 ) 
    Source Clock Delay      (SCD):    7.702ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.432     7.702    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X37Y14         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.379     8.081 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/Q
                         net (fo=2, routed)           1.767     9.849    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0]__0[2]
    SLICE_X98Y15         LUT3 (Prop_lut3_I2_O)        0.119     9.968 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19/O
                         net (fo=2, routed)           0.542    10.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19_n_0
    SLICE_X98Y15         LUT4 (Prop_lut4_I3_O)        0.268    10.778 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22/O
                         net (fo=1, routed)           0.000    10.778    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.092 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.470 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11/O[0]
                         net (fo=2, routed)           0.966    12.436    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11_n_7
    SLICE_X103Y34        LUT3 (Prop_lut3_I1_O)        0.241    12.677 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4/O
                         net (fo=2, routed)           1.051    13.728    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4_n_0
    SLICE_X103Y34        LUT4 (Prop_lut4_I3_O)        0.267    13.995 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8/O
                         net (fo=1, routed)           0.000    13.995    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.452 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.452    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.550 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.550    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.810 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]_i_1_n_4
    SLICE_X103Y36        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.381    15.529    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X103Y36        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]/C
                         clock pessimism              0.538    16.067    
                         clock uncertainty           -0.035    16.031    
    SLICE_X103Y36        FDCE (Setup_fdce_C_D)        0.059    16.090    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]
  -------------------------------------------------------------------
                         required time                         16.090    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.721ns (38.609%)  route 4.327ns (61.391%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=2)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.529 - 10.416 ) 
    Source Clock Delay      (SCD):    7.702ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.432     7.702    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X37Y14         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.379     8.081 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/Q
                         net (fo=2, routed)           1.767     9.849    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0]__0[2]
    SLICE_X98Y15         LUT3 (Prop_lut3_I2_O)        0.119     9.968 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19/O
                         net (fo=2, routed)           0.542    10.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19_n_0
    SLICE_X98Y15         LUT4 (Prop_lut4_I3_O)        0.268    10.778 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22/O
                         net (fo=1, routed)           0.000    10.778    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.092 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.470 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11/O[0]
                         net (fo=2, routed)           0.966    12.436    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11_n_7
    SLICE_X103Y34        LUT3 (Prop_lut3_I1_O)        0.241    12.677 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4/O
                         net (fo=2, routed)           1.051    13.728    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4_n_0
    SLICE_X103Y34        LUT4 (Prop_lut4_I3_O)        0.267    13.995 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8/O
                         net (fo=1, routed)           0.000    13.995    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.452 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.452    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.550 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.550    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    14.750 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.750    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]_i_1_n_5
    SLICE_X103Y36        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.381    15.529    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X103Y36        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[22]/C
                         clock pessimism              0.538    16.067    
                         clock uncertainty           -0.035    16.031    
    SLICE_X103Y36        FDCE (Setup_fdce_C_D)        0.059    16.090    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[22]
  -------------------------------------------------------------------
                         required time                         16.090    
                         arrival time                         -14.750    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 2.688ns (38.320%)  route 4.327ns (61.680%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=2)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.499 - 10.416 ) 
    Source Clock Delay      (SCD):    7.702ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.432     7.702    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X37Y14         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.379     8.081 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/Q
                         net (fo=2, routed)           1.767     9.849    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0]__0[2]
    SLICE_X98Y15         LUT3 (Prop_lut3_I2_O)        0.119     9.968 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19/O
                         net (fo=2, routed)           0.542    10.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19_n_0
    SLICE_X98Y15         LUT4 (Prop_lut4_I3_O)        0.268    10.778 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22/O
                         net (fo=1, routed)           0.000    10.778    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.092 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.470 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11/O[0]
                         net (fo=2, routed)           0.966    12.436    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11_n_7
    SLICE_X103Y34        LUT3 (Prop_lut3_I1_O)        0.241    12.677 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4/O
                         net (fo=2, routed)           1.051    13.728    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4_n_0
    SLICE_X103Y34        LUT4 (Prop_lut4_I3_O)        0.267    13.995 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8/O
                         net (fo=1, routed)           0.000    13.995    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.452 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.452    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.717 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.717    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1_n_6
    SLICE_X103Y35        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.351    15.499    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X103Y35        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[17]/C
                         clock pessimism              0.538    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X103Y35        FDCE (Setup_fdce_C_D)        0.059    16.060    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[17]
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.010ns  (logic 2.683ns (38.276%)  route 4.327ns (61.724%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=2)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.499 - 10.416 ) 
    Source Clock Delay      (SCD):    7.702ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.432     7.702    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X37Y14         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.379     8.081 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/Q
                         net (fo=2, routed)           1.767     9.849    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0]__0[2]
    SLICE_X98Y15         LUT3 (Prop_lut3_I2_O)        0.119     9.968 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19/O
                         net (fo=2, routed)           0.542    10.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19_n_0
    SLICE_X98Y15         LUT4 (Prop_lut4_I3_O)        0.268    10.778 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22/O
                         net (fo=1, routed)           0.000    10.778    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.092 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.470 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11/O[0]
                         net (fo=2, routed)           0.966    12.436    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11_n_7
    SLICE_X103Y34        LUT3 (Prop_lut3_I1_O)        0.241    12.677 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4/O
                         net (fo=2, routed)           1.051    13.728    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4_n_0
    SLICE_X103Y34        LUT4 (Prop_lut4_I3_O)        0.267    13.995 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8/O
                         net (fo=1, routed)           0.000    13.995    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.452 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.452    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.712 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.712    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1_n_4
    SLICE_X103Y35        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.351    15.499    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X103Y35        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]/C
                         clock pessimism              0.538    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X103Y35        FDCE (Setup_fdce_C_D)        0.059    16.060    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                         -14.712    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[22][4]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 0.589ns (7.276%)  route 7.507ns (92.724%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.481 - 10.416 ) 
    Source Clock Delay      (SCD):    6.611ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.341     6.611    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X85Y16         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y16         FDRE (Prop_fdre_C_Q)         0.379     6.990 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[34]/Q
                         net (fo=49, routed)          7.146    14.136    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[37][4]_0[34]
    SLICE_X102Y38        LUT6 (Prop_lut6_I5_O)        0.105    14.241 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3[22][4]_i_3/O
                         net (fo=1, routed)           0.361    14.601    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3[22][4]_i_3_n_0
    SLICE_X102Y38        LUT6 (Prop_lut6_I2_O)        0.105    14.706 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3[22][4]_i_1/O
                         net (fo=1, routed)           0.000    14.706    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3[22][4]_i_1_n_0
    SLICE_X102Y38        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[22][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.333    15.481    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X102Y38        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[22][4]/C
                         clock pessimism              0.538    16.019    
                         clock uncertainty           -0.035    15.984    
    SLICE_X102Y38        FDCE (Setup_fdce_C_D)        0.072    16.056    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[22][4]
  -------------------------------------------------------------------
                         required time                         16.056    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 2.702ns (38.443%)  route 4.327ns (61.557%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=2)
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.529 - 10.416 ) 
    Source Clock Delay      (SCD):    7.702ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.432     7.702    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X37Y14         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.379     8.081 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/Q
                         net (fo=2, routed)           1.767     9.849    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0]__0[2]
    SLICE_X98Y15         LUT3 (Prop_lut3_I2_O)        0.119     9.968 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19/O
                         net (fo=2, routed)           0.542    10.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19_n_0
    SLICE_X98Y15         LUT4 (Prop_lut4_I3_O)        0.268    10.778 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22/O
                         net (fo=1, routed)           0.000    10.778    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.092 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.470 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11/O[0]
                         net (fo=2, routed)           0.966    12.436    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11_n_7
    SLICE_X103Y34        LUT3 (Prop_lut3_I1_O)        0.241    12.677 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4/O
                         net (fo=2, routed)           1.051    13.728    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4_n_0
    SLICE_X103Y34        LUT4 (Prop_lut4_I3_O)        0.267    13.995 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8/O
                         net (fo=1, routed)           0.000    13.995    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.452 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.452    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.550 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.550    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    14.731 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.731    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[23]_i_1_n_7
    SLICE_X103Y36        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.381    15.529    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X103Y36        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[20]/C
                         clock pessimism              0.538    16.067    
                         clock uncertainty           -0.035    16.031    
    SLICE_X103Y36        FDCE (Setup_fdce_C_D)        0.059    16.090    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[20]
  -------------------------------------------------------------------
                         required time                         16.090    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 2.623ns (37.743%)  route 4.327ns (62.257%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=2)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.499 - 10.416 ) 
    Source Clock Delay      (SCD):    7.702ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.432     7.702    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X37Y14         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.379     8.081 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/Q
                         net (fo=2, routed)           1.767     9.849    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0]__0[2]
    SLICE_X98Y15         LUT3 (Prop_lut3_I2_O)        0.119     9.968 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19/O
                         net (fo=2, routed)           0.542    10.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19_n_0
    SLICE_X98Y15         LUT4 (Prop_lut4_I3_O)        0.268    10.778 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22/O
                         net (fo=1, routed)           0.000    10.778    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.092 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.470 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11/O[0]
                         net (fo=2, routed)           0.966    12.436    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11_n_7
    SLICE_X103Y34        LUT3 (Prop_lut3_I1_O)        0.241    12.677 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4/O
                         net (fo=2, routed)           1.051    13.728    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4_n_0
    SLICE_X103Y34        LUT4 (Prop_lut4_I3_O)        0.267    13.995 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8/O
                         net (fo=1, routed)           0.000    13.995    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.452 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.452    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    14.652 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.652    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1_n_5
    SLICE_X103Y35        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.351    15.499    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X103Y35        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[18]/C
                         clock pessimism              0.538    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X103Y35        FDCE (Setup_fdce_C_D)        0.059    16.060    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[18]
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                         -14.652    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 2.604ns (37.573%)  route 4.327ns (62.427%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=2)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.499 - 10.416 ) 
    Source Clock Delay      (SCD):    7.702ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.432     7.702    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X37Y14         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.379     8.081 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0][2]/Q
                         net (fo=2, routed)           1.767     9.849    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_x_t6_reg[0]__0[2]
    SLICE_X98Y15         LUT3 (Prop_lut3_I2_O)        0.119     9.968 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19/O
                         net (fo=2, routed)           0.542    10.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_19_n_0
    SLICE_X98Y15         LUT4 (Prop_lut4_I3_O)        0.268    10.778 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22/O
                         net (fo=1, routed)           0.000    10.778    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[7]_i_22_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.092 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[7]_i_11_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[11]_i_11_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_11_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.470 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11/O[0]
                         net (fo=2, routed)           0.966    12.436    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_11_n_7
    SLICE_X103Y34        LUT3 (Prop_lut3_I1_O)        0.241    12.677 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4/O
                         net (fo=2, routed)           1.051    13.728    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_4_n_0
    SLICE_X103Y34        LUT4 (Prop_lut4_I3_O)        0.267    13.995 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8/O
                         net (fo=1, routed)           0.000    13.995    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7[15]_i_8_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.452 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.452    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[15]_i_1_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    14.633 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.633    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[19]_i_1_n_7
    SLICE_X103Y35        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.351    15.499    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X103Y35        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[16]/C
                         clock pessimism              0.538    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X103Y35        FDCE (Setup_fdce_C_D)        0.059    16.060    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/value_sum_t7_reg[16]
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[21][4]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 0.589ns (7.450%)  route 7.317ns (92.550%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.475 - 10.416 ) 
    Source Clock Delay      (SCD):    6.611ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.341     6.611    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X85Y16         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y16         FDRE (Prop_fdre_C_Q)         0.379     6.990 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_color_curve_y_reg[34]/Q
                         net (fo=49, routed)          7.201    14.191    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[37][4]_0[34]
    SLICE_X107Y38        LUT6 (Prop_lut6_I4_O)        0.105    14.296 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3[21][4]_i_3/O
                         net (fo=1, routed)           0.116    14.412    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3[21][4]_i_3_n_0
    SLICE_X107Y38        LUT6 (Prop_lut6_I2_O)        0.105    14.517 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3[21][4]_i_1/O
                         net (fo=1, routed)           0.000    14.517    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3[21][4]_i_1_n_0
    SLICE_X107Y38        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[21][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.327    15.475    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X107Y38        FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[21][4]/C
                         clock pessimism              0.538    16.012    
                         clock uncertainty           -0.035    15.977    
    SLICE_X107Y38        FDCE (Setup_fdce_C_D)        0.030    16.007    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[21][4]
  -------------------------------------------------------------------
                         required time                         16.007    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  1.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_min2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_max_of_min_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.915%)  route 0.748ns (80.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.980     2.608    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/pclk
    SLICE_X111Y3         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_min2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDCE (Prop_fdce_C_Q)         0.141     2.749 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_min2_reg[2]/Q
                         net (fo=5, routed)           0.748     3.497    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_min2[2]
    SLICE_X110Y4         LUT6 (Prop_lut6_I3_O)        0.045     3.542 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_max_of_min[2]_i_1/O
                         net (fo=1, routed)           0.000     3.542    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/max2_return[2]
    SLICE_X110Y4         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_max_of_min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.622     3.689    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/pclk
    SLICE_X110Y4         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_max_of_min_reg[2]/C
                         clock pessimism             -0.440     3.249    
    SLICE_X110Y4         FDCE (Hold_fdce_C_D)         0.091     3.340    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_max_of_min_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.340    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.741%)  route 0.419ns (69.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.784ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.764     2.392    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X90Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.437 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.497     2.934    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X83Y67         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDCE (Prop_fdce_C_Q)         0.141     3.075 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[4]/Q
                         net (fo=1, routed)           0.419     3.494    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r[4]
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.045     3.539 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6[4]_i_1/O
                         net (fo=1, routed)           0.000     3.539    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6[4]_i_1_n_0
    SLICE_X64Y64         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.853     2.921    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X90Y72         LUT3 (Prop_lut3_I2_O)        0.056     2.977 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.807     3.784    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X64Y64         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[4]/C
                         clock pessimism             -0.540     3.244    
    SLICE_X64Y64         FDCE (Hold_fdce_C_D)         0.092     3.336    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.086%)  route 0.412ns (68.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.784ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.764     2.392    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X90Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.437 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.506     2.943    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X80Y66         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y66         FDCE (Prop_fdce_C_Q)         0.141     3.084 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[3]/Q
                         net (fo=1, routed)           0.412     3.496    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r[3]
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.045     3.541 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6[3]_i_1/O
                         net (fo=1, routed)           0.000     3.541    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6[3]_i_1_n_0
    SLICE_X64Y64         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.853     2.921    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X90Y72         LUT3 (Prop_lut3_I2_O)        0.056     2.977 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.807     3.784    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X64Y64         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[3]/C
                         clock pessimism             -0.540     3.244    
    SLICE_X64Y64         FDCE (Hold_fdce_C_D)         0.091     3.335    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][4]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][4]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.000     3.627    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/pclk
    SLICE_X18Y6          SRLC32E                                      r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][4]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     3.959 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][4]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     3.959    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][4]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X18Y6          SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][4]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.305     4.372    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/pclk
    SLICE_X18Y6          SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][4]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.745     3.627    
    SLICE_X18Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.744    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][4]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.762     3.389    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X50Y5          SRLC32E                                      r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     3.721 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     3.721    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X50Y5          SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.029     4.096    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X50Y5          SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.707     3.389    
    SLICE_X50Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.506    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           3.721    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.998     3.626    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/pclk
    SLICE_X22Y13         SRLC32E                                      r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     3.958 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     3.958    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X22Y13         SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.275     4.343    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/pclk
    SLICE_X22Y13         SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.717     3.626    
    SLICE_X22Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.743    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.063     3.691    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/pclk
    SLICE_X10Y8          SRLC32E                                      r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     4.023 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     4.023    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X10Y8          SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.374     4.442    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/pclk
    SLICE_X10Y8          SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.751     3.691    
    SLICE_X10Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.808    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][6]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][6]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.687     3.314    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X50Y11         SRLC32E                                      r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][6]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     3.646 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][6]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     3.646    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][6]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X50Y11         SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][6]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.938     4.005    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X50Y11         SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][6]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.691     3.314    
    SLICE_X50Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.431    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][6]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.646    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.039     3.667    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X50Y9          SRLC32E                                      r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     3.999 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     3.999    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X50Y9          SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.312     4.380    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X50Y9          SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.713     3.667    
    SLICE_X50Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.784    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -3.784    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][3]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
                            (rising edge-triggered cell SRLC32E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][3]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
                            (rising edge-triggered cell SRL16E clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.768     3.396    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X46Y9          SRLC32E                                      r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][3]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     3.728 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][3]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/Q31
                         net (fo=1, routed)           0.000     3.728    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][3]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83_n_1
    SLICE_X46Y9          SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][3]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/D
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.031     4.098    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/pclk
    SLICE_X46Y9          SRL16E                                       r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][3]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
                         clock pessimism             -0.703     3.396    
    SLICE_X46Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.513    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][3]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam1_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { cam1_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.416      7.944      RAMB36_X3Y13  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y3   design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y4   design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X3Y2   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y2   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y1   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y0   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X4Y5   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X4Y3   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X4Y2   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X34Y23  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/vsync_dly_reg[4]_srl5_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_sobel_i0_href_dly_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X38Y17  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][0]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_88/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X34Y23  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/vsync_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_88/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         5.208       4.354      SLICE_X10Y8   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][7]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X10Y8   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][7]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         5.208       4.354      SLICE_X46Y9   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][0]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         5.208       4.354      SLICE_X50Y11  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][1]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         5.208       4.354      SLICE_X46Y9   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][3]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         5.208       4.354      SLICE_X50Y11  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[31][6]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X46Y9   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/data_buff_reg[32][0]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[10]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[11]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[12]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[13]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[14]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[15]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X58Y63  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[16]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X58Y63  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[17]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X58Y63  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[18]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X58Y63  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[19]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.694ns (10.316%)  route 6.033ns (89.684%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 10.619 - 8.333 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.391     2.470    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.698     5.547    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X94Y61         LUT3 (Prop_lut3_I1_O)        0.105     5.652 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          2.494     8.147    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.252 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.340     8.591    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X31Y23         LUT5 (Prop_lut5_I1_O)        0.105     8.696 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.501     9.197    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X31Y23         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.304    10.619    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X31Y23         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
                         clock pessimism              0.097    10.716    
                         clock uncertainty           -0.130    10.586    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.352    10.234    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.234    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.694ns (10.316%)  route 6.033ns (89.684%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 10.619 - 8.333 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.391     2.470    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.698     5.547    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X94Y61         LUT3 (Prop_lut3_I1_O)        0.105     5.652 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          2.494     8.147    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.252 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.340     8.591    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X31Y23         LUT5 (Prop_lut5_I1_O)        0.105     8.696 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.501     9.197    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X31Y23         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.304    10.619    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X31Y23         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                         clock pessimism              0.097    10.716    
                         clock uncertainty           -0.130    10.586    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.352    10.234    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.234    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 1.013ns (15.084%)  route 5.703ns (84.916%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 10.671 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.485     2.564    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.398     2.962 f  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=25, routed)          1.855     4.817    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.235     5.052 f  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_reset_reg_i_1/O
                         net (fo=81, routed)          2.287     7.339    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_fifo_ainit_nosync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.275     7.614 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1__3/O
                         net (fo=7, routed)           0.627     8.241    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.105     8.346 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.934     9.280    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_sig_10
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.356    10.671    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.193    10.864    
                         clock uncertainty           -0.130    10.734    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    10.447    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.447    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 1.013ns (15.244%)  route 5.632ns (84.756%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 10.676 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.485     2.564    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.398     2.962 f  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=25, routed)          1.855     4.817    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.235     5.052 f  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_reset_reg_i_1/O
                         net (fo=81, routed)          2.287     7.339    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_fifo_ainit_nosync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.275     7.614 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1__3/O
                         net (fo=7, routed)           0.744     8.358    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.105     8.463 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_REGCEB_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.747     9.209    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_REGCEB_cooolgate_en_sig_13
    RAMB18_X0Y18         RAMB18E1                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.361    10.676    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
                         clock pessimism              0.193    10.869    
                         clock uncertainty           -0.130    10.739    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.287    10.452    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4
  -------------------------------------------------------------------
                         required time                         10.452    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 0.694ns (10.681%)  route 5.803ns (89.319%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 10.618 - 8.333 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.391     2.470    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.698     5.547    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X94Y61         LUT3 (Prop_lut3_I1_O)        0.105     5.652 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          2.494     8.147    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.252 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.340     8.591    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X31Y23         LUT5 (Prop_lut5_I1_O)        0.105     8.696 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.271     8.967    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X31Y24         FDSE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.303    10.618    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X31Y24         FDSE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/C
                         clock pessimism              0.097    10.715    
                         clock uncertainty           -0.130    10.585    
    SLICE_X31Y24         FDSE (Setup_fdse_C_S)       -0.352    10.233    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 0.694ns (10.681%)  route 5.803ns (89.319%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 10.618 - 8.333 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.391     2.470    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          2.698     5.547    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X94Y61         LUT3 (Prop_lut3_I1_O)        0.105     5.652 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          2.494     8.147    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.252 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.340     8.591    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X31Y23         LUT5 (Prop_lut5_I1_O)        0.105     8.696 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.271     8.967    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X31Y24         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.303    10.618    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X31Y24         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.097    10.715    
                         clock uncertainty           -0.130    10.585    
    SLICE_X31Y24         FDRE (Setup_fdre_C_R)       -0.352    10.233    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.013ns (15.365%)  route 5.580ns (84.635%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 10.667 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.485     2.564    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.398     2.962 f  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=25, routed)          1.855     4.817    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.235     5.052 f  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_reset_reg_i_1/O
                         net (fo=81, routed)          2.287     7.339    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_fifo_ainit_nosync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.275     7.614 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1__3/O
                         net (fo=7, routed)           0.641     8.255    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X4Y37          LUT4 (Prop_lut4_I2_O)        0.105     8.360 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_REGCEB_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.797     9.157    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_REGCEB_cooolgate_en_sig_9
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.352    10.667    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.193    10.860    
                         clock uncertainty           -0.130    10.730    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    10.443    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.013ns (15.589%)  route 5.485ns (84.411%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 10.675 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.485     2.564    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.398     2.962 f  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=25, routed)          1.855     4.817    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.235     5.052 f  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_reset_reg_i_1/O
                         net (fo=81, routed)          2.287     7.339    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_fifo_ainit_nosync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.275     7.614 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1__3/O
                         net (fo=7, routed)           0.745     8.359    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.105     8.464 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3_REGCEB_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.598     9.062    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3_REGCEB_cooolgate_en_sig_12
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.360    10.675    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
                         clock pessimism              0.193    10.868    
                         clock uncertainty           -0.130    10.738    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    10.451    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                         10.451    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.484ns (7.712%)  route 5.792ns (92.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 10.700 - 8.333 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.428     2.507    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y72         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.379     2.886 f  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.379     8.265    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_aresetn
    SLICE_X0Y27          LUT1 (Prop_lut1_I0_O)        0.105     8.370 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.413     8.783    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe
    SLICE_X0Y27          FDSE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.385    10.700    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_aclk
    SLICE_X0Y27          FDSE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.097    10.797    
                         clock uncertainty           -0.130    10.667    
    SLICE_X0Y27          FDSE (Setup_fdse_C_S)       -0.423    10.244    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 1.013ns (16.005%)  route 5.316ns (83.995%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 10.667 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.485     2.564    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.398     2.962 f  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=25, routed)          1.855     4.817    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.235     5.052 f  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_reset_reg_i_1/O
                         net (fo=81, routed)          2.287     7.339    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_fifo_ainit_nosync
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.275     7.614 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1__3/O
                         net (fo=7, routed)           0.644     8.258    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.105     8.363 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_REGCEB_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.531     8.893    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_REGCEB_cooolgate_en_sig_11
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.352    10.667    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism              0.193    10.860    
                         clock uncertainty           -0.130    10.730    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    10.443    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  1.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.304ns (43.083%)  route 0.402ns (56.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.391     2.373    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X5Y36          FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.304     2.677 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1069]/Q
                         net (fo=1, routed)           0.402     3.079    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.519     2.598    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.193     2.405    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.622     3.027    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][85]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.231%)  route 0.199ns (48.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.563     0.899    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X36Y48         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[85]/Q
                         net (fo=1, routed)           0.199     1.261    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[84]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.306 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][85]_i_1/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][84]
    SLICE_X37Y51         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.825     1.191    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y51         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][85]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.092     1.253    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][85]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1025]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.562     0.898    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X41Y44         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1025]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1025]/Q
                         net (fo=1, routed)           0.291     1.330    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIC1
    SLICE_X38Y50         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.825     1.191    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X38Y50         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.275    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.175%)  route 0.284ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.556     0.892    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[15]/Q
                         net (fo=1, routed)           0.284     1.317    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[15]
    SLICE_X46Y49         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.830     1.196    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X46Y49         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.260    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.152%)  route 0.258ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.556     0.892    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[14]/Q
                         net (fo=1, routed)           0.258     1.278    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[14]
    SLICE_X46Y49         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.830     1.196    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X46Y49         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.221    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.708%)  route 0.203ns (61.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.588     0.924    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X69Y49         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.128     1.052 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[14]/Q
                         net (fo=2, routed)           0.203     1.254    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]_1[14]
    SLICE_X64Y54         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.848     1.214    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[14]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.012     1.196    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.996%)  route 0.402ns (71.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.556     0.892    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=8, routed)           0.402     1.457    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[2]
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.880     1.246    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.035     1.211    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.394    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.546     0.882    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y78         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/Q
                         net (fo=2, routed)           0.119     1.141    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1[11]
    SLICE_X42Y78         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.812     1.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y78         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.283     0.895    
    SLICE_X42Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.078    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.578     0.914    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X59Y51         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/Q
                         net (fo=2, routed)           0.119     1.173    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1[11]
    SLICE_X58Y51         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.848     1.214    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X58Y51         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.287     0.927    
    SLICE_X58Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.110    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.121%)  route 0.272ns (65.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.545     0.881    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X48Y71         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]/Q
                         net (fo=2, routed)           0.272     1.294    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1[10]
    SLICE_X50Y71         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.808     1.174    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X50Y71         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.090     1.229    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y7   design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y8   design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X0Y6   design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X0Y8   design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X0Y18  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y12  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y15  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y17  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y16  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y28  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X22Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X22Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X22Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X22Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X22Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X22Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X22Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X22Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y31  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y31  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X18Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X18Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X18Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X18Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X18Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X18Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X18Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X18Y34  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y33  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X10Y33  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 1.127ns (8.364%)  route 12.348ns (91.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=171, routed)        12.348    16.017    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X73Y8          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.308    22.290    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X73Y8          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[3]/C
                         clock pessimism              0.097    22.387    
                         clock uncertainty           -0.302    22.085    
    SLICE_X73Y8          FDRE (Setup_fdre_C_D)       -0.067    22.018    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb_reg[3]
  -------------------------------------------------------------------
                         required time                         22.018    
                         arrival time                         -16.017    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr_level_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 1.127ns (8.483%)  route 12.158ns (91.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 22.286 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=171, routed)        12.158    15.827    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X63Y8          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr_level_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.304    22.286    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y8          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr_level_reg[3]/C
                         clock pessimism              0.097    22.383    
                         clock uncertainty           -0.302    22.081    
    SLICE_X63Y8          FDRE (Setup_fdre_C_D)       -0.074    22.007    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr_level_reg[3]
  -------------------------------------------------------------------
                         required time                         22.007    
                         arrival time                         -15.827    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.188ns  (logic 1.127ns (8.546%)  route 12.061ns (91.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=171, routed)        12.061    15.731    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X69Y7          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.308    22.290    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y7          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_b_reg[3]/C
                         clock pessimism              0.097    22.387    
                         clock uncertainty           -0.302    22.085    
    SLICE_X69Y7          FDRE (Setup_fdre_C_D)       -0.080    22.005    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_b_reg[3]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 1.127ns (8.548%)  route 12.058ns (91.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 22.292 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=171, routed)        12.058    15.727    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X79Y8          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.310    22.292    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y8          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold_reg[3]/C
                         clock pessimism              0.097    22.389    
                         clock uncertainty           -0.302    22.087    
    SLICE_X79Y8          FDRE (Setup_fdre_C_D)       -0.047    22.040    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold_reg[3]
  -------------------------------------------------------------------
                         required time                         22.040    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.951ns  (logic 1.127ns (8.702%)  route 11.824ns (91.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 22.289 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=171, routed)        11.824    15.494    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X70Y8          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.307    22.289    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y8          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_r_reg[3]/C
                         clock pessimism              0.097    22.386    
                         clock uncertainty           -0.302    22.084    
    SLICE_X70Y8          FDRE (Setup_fdre_C_D)       -0.027    22.057    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.057    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_ggain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.929ns  (logic 1.127ns (8.717%)  route 11.802ns (91.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 22.286 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=171, routed)        11.802    15.471    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X58Y6          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_ggain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.304    22.286    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y6          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_ggain_reg[3]/C
                         clock pessimism              0.097    22.383    
                         clock uncertainty           -0.302    22.081    
    SLICE_X58Y6          FDRE (Setup_fdre_C_D)       -0.039    22.042    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_ggain_reg[3]
  -------------------------------------------------------------------
                         required time                         22.042    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[109]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.043ns  (logic 1.127ns (8.641%)  route 11.916ns (91.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 22.407 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=56, routed)         11.916    15.585    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X106Y34        FDSE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.425    22.407    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y34        FDSE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[109]/C
                         clock pessimism              0.097    22.504    
                         clock uncertainty           -0.302    22.202    
    SLICE_X106Y34        FDSE (Setup_fdse_C_D)       -0.042    22.160    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[109]
  -------------------------------------------------------------------
                         required time                         22.160    
                         arrival time                         -15.585    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[69]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.984ns  (logic 1.127ns (8.680%)  route 11.857ns (91.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 22.407 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=56, routed)         11.857    15.526    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X109Y33        FDSE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.425    22.407    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y33        FDSE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[69]/C
                         clock pessimism              0.097    22.504    
                         clock uncertainty           -0.302    22.202    
    SLICE_X109Y33        FDSE (Setup_fdse_C_D)       -0.059    22.143    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[69]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.797ns  (logic 1.127ns (8.807%)  route 11.670ns (91.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 22.289 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=171, routed)        11.670    15.339    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X69Y9          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.307    22.289    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y9          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gr_reg[3]/C
                         clock pessimism              0.097    22.386    
                         clock uncertainty           -0.302    22.084    
    SLICE_X69Y9          FDRE (Setup_fdre_C_D)       -0.059    22.025    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.025    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.703ns  (logic 1.127ns (8.872%)  route 11.576ns (91.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 22.291 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.463     2.542    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     3.669 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=174, routed)        11.576    15.246    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X74Y7          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        1.309    22.291    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X74Y7          FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_b_reg[1]/C
                         clock pessimism              0.097    22.388    
                         clock uncertainty           -0.302    22.086    
    SLICE_X74Y7          FDRE (Setup_fdre_C_D)       -0.070    22.016    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_b_reg[1]
  -------------------------------------------------------------------
                         required time                         22.016    
                         arrival time                         -15.246    
  -------------------------------------------------------------------
                         slack                                  6.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.448%)  route 0.255ns (66.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.550     0.886    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.255     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X36Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.035     1.153    
    SLICE_X36Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.214    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.627%)  route 0.231ns (55.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.551     0.887    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/Q
                         net (fo=1, routed)           0.231     1.258    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[21]
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.303 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X49Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X49Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.334%)  route 0.264ns (58.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.546     0.882    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y79         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]/Q
                         net (fo=1, routed)           0.264     1.287    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[28]
    SLICE_X50Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.332 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[28]
    SLICE_X50Y82         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.812     1.178    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y82         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121     1.264    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.188%)  route 0.234ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.552     0.888    design_1_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X50Y95         FDRE                                         r  design_1_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg/Q
                         net (fo=2, routed)           0.234     1.286    design_1_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2
    SLICE_X48Y95         FDRE                                         r  design_1_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.824     1.190    design_1_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck1_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.063     1.218    design_1_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck1_reg
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.702%)  route 0.170ns (47.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.170     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X29Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.354 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[2]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.107     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.424%)  route 0.355ns (71.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.556     0.892    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.355     1.388    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/p_3_out[3]
    SLICE_X40Y100        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.911     1.277    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y100        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.075     1.317    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.359%)  route 0.143ns (40.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.660     0.996    design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X58Y100        FDRE                                         r  design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164     1.160 r  design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/Q
                         net (fo=5, routed)           0.143     1.303    design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg__0[2]
    SLICE_X59Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.348 r  design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/p_0_in__1[6]
    SLICE_X59Y99         FDRE                                         r  design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.848     1.214    design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X59Y99         FDRE                                         r  design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.092     1.271    design_1_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.722%)  route 0.233ns (62.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.660     0.996    design_1_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  design_1_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[6]/Q
                         net (fo=1, routed)           0.233     1.370    design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[6]
    SLICE_X54Y98         SRL16E                                       r  design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.846     1.212    design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X54Y98         SRL16E                                       r  design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.286    design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.148ns (30.842%)  route 0.332ns (69.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.551     0.887    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.332     1.366    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X36Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.153    
    SLICE_X36Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.757%)  route 0.232ns (62.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.662     0.998    design_1_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X61Y100        FDRE                                         r  design_1_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  design_1_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/Q
                         net (fo=1, routed)           0.232     1.371    design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[1]
    SLICE_X54Y98         SRL16E                                       r  design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4315, routed)        0.846     1.212    design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X54Y98         SRL16E                                       r  design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.286    design_1_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y13  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y15  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y9   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y9   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y8   design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y22  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y22  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y23  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y23  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y16  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X66Y88  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  cam_xclk_design_1_clk_wiz_0_0
  To Clock:  cam_xclk_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_xclk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.665
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         41.665      40.073     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.665      40.416     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.665      171.695    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  camif_xclk_design_1_clk_wiz_0_0
  To Clock:  camif_xclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 3.813ns (40.030%)  route 5.712ns (59.970%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 15.767 - 10.416 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.080     5.303    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X33Y137        LUT3 (Prop_lut3_I2_O)        0.105     5.408 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.544     5.952    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y54         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.077 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.189     9.267    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/ping_rdata[0]
    SLICE_X39Y133        LUT5 (Prop_lut5_I4_O)        0.105     9.372 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.559     9.931    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X40Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    10.411 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.411    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.509 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.509    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.607 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.607    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.705 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.705    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.803 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.803    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.901 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.901    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.999 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.999    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.264 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[1]
                         net (fo=3, routed)           1.247    12.511    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/O[1]
    SLICE_X34Y140        LUT3 (Prop_lut3_I0_O)        0.250    12.761 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__6/O
                         net (fo=1, routed)           2.717    15.478    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_36__6_n_0
    RAMB18_X2Y55         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.712    15.069    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X34Y138        LUT3 (Prop_lut3_I0_O)        0.084    15.153 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.614    15.767    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y55         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.283    16.050    
                         clock uncertainty           -0.067    15.983    
    RAMB18_X2Y55         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.214    15.769    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 3.240ns (36.108%)  route 5.733ns (63.892%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.547    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.652 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.521    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.646 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.565    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.670 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    10.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.295 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.295    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.395 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.395    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.573 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/O[0]
                         net (fo=3, routed)           0.541    12.113    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_7[0]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.238    12.351 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_25__2/O
                         net (fo=1, routed)           3.142    15.494    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_25__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.107    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.191 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    15.973    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.283    16.256    
                         clock uncertainty           -0.067    16.189    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.214    15.975    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 3.740ns (41.753%)  route 5.217ns (58.247%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.547    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.652 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.521    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.646 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.565    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.670 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    10.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.295 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.295    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.395 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.395    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.495 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.495    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.595 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.695 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.695    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.795 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.895 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.073 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__6/O[0]
                         net (fo=3, routed)           0.491    12.563    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/O[0]
    SLICE_X32Y135        LUT3 (Prop_lut3_I0_O)        0.238    12.801 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_37__2/O
                         net (fo=1, routed)           2.677    15.478    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_37__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.107    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.191 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    15.973    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.283    16.256    
                         clock uncertainty           -0.067    16.189    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.214    15.975    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 3.767ns (42.108%)  route 5.179ns (57.892%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.547    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.652 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.521    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.646 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.565    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.670 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    10.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.295 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.295    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.395 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.395    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.495 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.495    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.595 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.695 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.695    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.795 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.895 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    12.094 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__6/O[2]
                         net (fo=3, routed)           0.477    12.571    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/O[2]
    SLICE_X33Y136        LUT3 (Prop_lut3_I0_O)        0.244    12.815 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_35__2/O
                         net (fo=1, routed)           2.652    15.467    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_35__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.107    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.191 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    15.973    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.283    16.256    
                         clock uncertainty           -0.067    16.189    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.214    15.975    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 3.726ns (41.811%)  route 5.186ns (58.189%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.547    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.652 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.521    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.646 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.565    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.670 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    10.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.295 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.295    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.395 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.395    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.495 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.495    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.595 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.695 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.695    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.795 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.052 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/O[1]
                         net (fo=3, routed)           0.703    12.754    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_3[1]
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.245    12.999 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_40__2/O
                         net (fo=1, routed)           2.433    15.432    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_40__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.107    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.191 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    15.973    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.283    16.256    
                         clock uncertainty           -0.067    16.189    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.214    15.975    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 3.340ns (37.499%)  route 5.567ns (62.501%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.547    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.652 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.521    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.646 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.565    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.670 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    10.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.295 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.295    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.395 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.395    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.495 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.495    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.673 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/O[0]
                         net (fo=3, routed)           0.628    12.300    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_6[0]
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.238    12.538 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_21__2/O
                         net (fo=1, routed)           2.889    15.427    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_21__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.107    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.191 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    15.973    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.283    16.256    
                         clock uncertainty           -0.067    16.189    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.214    15.975    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -15.427    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 3.667ns (41.412%)  route 5.188ns (58.588%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.547    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.652 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.521    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.646 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.565    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.670 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    10.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.295 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.295    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.395 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.395    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.495 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.495    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.595 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.695 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.695    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.795 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.994 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/O[2]
                         net (fo=3, routed)           0.437    12.431    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_3[2]
    SLICE_X32Y136        LUT3 (Prop_lut3_I0_O)        0.244    12.675 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_39__2/O
                         net (fo=1, routed)           2.701    15.375    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_39__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.107    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.191 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    15.973    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.283    16.256    
                         clock uncertainty           -0.067    16.189    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.214    15.975    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -15.375    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 3.226ns (36.438%)  route 5.627ns (63.562%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.547    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.652 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.521    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.646 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.565    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.670 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    10.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.295 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.295    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.552 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/O[1]
                         net (fo=3, routed)           0.468    12.019    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_8[1]
    SLICE_X37Y130        LUT3 (Prop_lut3_I0_O)        0.245    12.264 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_28__2/O
                         net (fo=1, routed)           3.109    15.374    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_28__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.107    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.191 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    15.973    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.283    16.256    
                         clock uncertainty           -0.067    16.189    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.214    15.975    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -15.374    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/cur_raddr_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.297ns  (logic 2.204ns (21.404%)  route 8.093ns (78.596%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 16.170 - 10.416 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.037     5.260    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pclk
    SLICE_X33Y130        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/cur_raddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y130        FDCE (Prop_fdce_C_Q)         0.379     5.639 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/cur_raddr_r_reg[6]/Q
                         net (fo=4, routed)           1.016     6.655    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_1[6]
    SLICE_X33Y132        LUT4 (Prop_lut4_I3_O)        0.105     6.760 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_53__2/O
                         net (fo=1, routed)           1.079     7.839    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_53__2_n_0
    SLICE_X36Y130        LUT4 (Prop_lut4_I1_O)        0.105     7.944 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_52__1/O
                         net (fo=35, routed)          1.134     9.078    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_10
    SLICE_X38Y130        LUT5 (Prop_lut5_I1_O)        0.105     9.183 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    10.313    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.807 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.807    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.907 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.907    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.007 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.007    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.107 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.107    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.207 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.207    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.307 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.307    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.407 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.407    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.585 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__6/O[0]
                         net (fo=3, routed)           0.509    12.094    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/O[0]
    SLICE_X32Y135        LUT3 (Prop_lut3_I0_O)        0.238    12.332 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_37__5/O
                         net (fo=1, routed)           3.225    15.557    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_37__5_n_0
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.878    15.235    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.084    15.319 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.851    16.170    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.283    16.453    
                         clock uncertainty           -0.067    16.386    
    RAMB18_X2Y53         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.214    16.172    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         16.172    
                         arrival time                         -15.557    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 3.436ns (39.007%)  route 5.373ns (60.993%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        3.324     5.547    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X31Y134        LUT3 (Prop_lut3_I0_O)        0.105     5.652 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.868     6.521    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y53         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.646 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.920     9.565    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X38Y130        LUT5 (Prop_lut5_I2_O)        0.105     9.670 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           1.130    10.801    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    11.295 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.295    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.395 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.395    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.495 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.495    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.757 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/O[3]
                         net (fo=3, routed)           0.384    12.141    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_6[3]
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.250    12.391 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_50__2/O
                         net (fo=1, routed)           2.939    15.329    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_50__2_n_0
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.751    15.107    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y138        LUT3 (Prop_lut3_I2_O)        0.084    15.191 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.782    15.973    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.283    16.256    
                         clock uncertainty           -0.067    16.189    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.214    15.975    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -15.329    
  -------------------------------------------------------------------
                         slack                                  0.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.208ns (10.394%)  route 1.793ns (89.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.637     0.639    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X112Y12        FDCE                                         r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y12        FDCE (Prop_fdce_C_Q)         0.164     0.803 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.793     2.596    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X112Y19        LUT4 (Prop_lut4_I0_O)        0.044     2.640 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[7]_i_1/O
                         net (fo=1, routed)           0.000     2.640    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_2
    SLICE_X112Y19        FDCE                                         r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.198     2.438    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X112Y19        FDCE                                         r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/C
                         clock pessimism              0.000     2.438    
    SLICE_X112Y19        FDCE (Hold_fdce_C_D)         0.131     2.569    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.209ns (10.439%)  route 1.793ns (89.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.637     0.639    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X112Y12        FDCE                                         r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y12        FDCE (Prop_fdce_C_Q)         0.164     0.803 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.793     2.596    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X112Y19        LUT4 (Prop_lut4_I0_O)        0.045     2.641 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[0]_i_1/O
                         net (fo=1, routed)           0.000     2.641    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_9
    SLICE_X112Y19        FDCE                                         r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.198     2.438    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X112Y19        FDCE                                         r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/C
                         clock pessimism              0.000     2.438    
    SLICE_X112Y19        FDCE (Hold_fdce_C_D)         0.120     2.558    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.285%)  route 0.956ns (83.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.633     0.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X111Y83        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           0.956     1.732    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     1.777 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[7]_i_1/O
                         net (fo=1, routed)           0.000     1.777    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_2
    SLICE_X111Y85        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.179     1.181    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.056     1.237 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.278     1.515    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X111Y85        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/C
                         clock pessimism              0.000     1.515    
    SLICE_X111Y85        FDCE (Hold_fdce_C_D)         0.107     1.622    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.189ns (16.454%)  route 0.960ns (83.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.633     0.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X111Y83        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           0.960     1.735    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048     1.783 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_6
    SLICE_X111Y85        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.179     1.181    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.056     1.237 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.278     1.515    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X111Y85        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/C
                         clock pessimism              0.000     1.515    
    SLICE_X111Y85        FDCE (Hold_fdce_C_D)         0.107     1.622    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.208ns (9.412%)  route 2.002ns (90.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.637     0.639    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X112Y12        FDCE                                         r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y12        FDCE (Prop_fdce_C_Q)         0.164     0.803 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/Q
                         net (fo=1, routed)           2.002     2.805    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_vsync
    SLICE_X112Y24        LUT3 (Prop_lut3_I0_O)        0.044     2.849 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_vsync_i_1/O
                         net (fo=1, routed)           0.000     2.849    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_0
    SLICE_X112Y24        FDCE                                         r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.311     2.552    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X112Y24        FDCE                                         r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                         clock pessimism              0.000     2.552    
    SLICE_X112Y24        FDCE (Hold_fdce_C_D)         0.131     2.683    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.285%)  route 0.956ns (83.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.633     0.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X111Y83        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           0.956     1.732    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     1.777 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[5]_i_1/O
                         net (fo=1, routed)           0.000     1.777    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_4
    SLICE_X111Y85        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.179     1.181    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.056     1.237 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.278     1.515    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X111Y85        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/C
                         clock pessimism              0.000     1.515    
    SLICE_X111Y85        FDCE (Hold_fdce_C_D)         0.092     1.607    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.186ns (16.236%)  route 0.960ns (83.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.633     0.635    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X111Y83        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           0.960     1.735    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     1.780 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[2]_i_1/O
                         net (fo=1, routed)           0.000     1.780    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_7
    SLICE_X111Y85        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.179     1.181    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.056     1.237 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.278     1.515    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X111Y85        FDCE                                         r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/C
                         clock pessimism              0.000     1.515    
    SLICE_X111Y85        FDCE (Hold_fdce_C_D)         0.091     1.606    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.214%)  route 0.244ns (56.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.857     0.859    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.045     0.904 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.672     1.576    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.621 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.350     1.971    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X97Y85         FDCE                                         r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.141     2.112 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[12]/Q
                         net (fo=1, routed)           0.244     2.357    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/out_rgb[23][12]
    SLICE_X96Y83         LUT6 (Prop_lut6_I5_O)        0.045     2.402 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/out_rgb[12]_INST_0/O
                         net (fo=1, routed)           0.000     2.402    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_data[12]
    SLICE_X96Y83         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.179     1.181    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.056     1.237 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.734     1.971    design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X93Y85         LUT3 (Prop_lut3_I2_O)        0.056     2.027 r  design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=509, routed)         0.484     2.511    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X96Y83         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]/C
                         clock pessimism             -0.422     2.089    
    SLICE_X96Y83         FDRE (Hold_fdre_C_D)         0.121     2.210    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_min2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_max_of_min_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.915%)  route 0.748ns (80.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.980     1.885    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/pclk
    SLICE_X111Y3         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_min2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDCE (Prop_fdce_C_Q)         0.141     2.026 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_min2_reg[2]/Q
                         net (fo=5, routed)           0.748     2.774    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_min2[2]
    SLICE_X110Y4         LUT6 (Prop_lut6_I3_O)        0.045     2.819 r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_max_of_min[2]_i_1/O
                         net (fo=1, routed)           0.000     2.819    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/max2_return[2]
    SLICE_X110Y4         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_max_of_min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.622     2.862    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/pclk
    SLICE_X110Y4         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_max_of_min_reg[2]/C
                         clock pessimism             -0.335     2.527    
    SLICE_X110Y4         FDCE (Hold_fdce_C_D)         0.091     2.618    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_max_of_min_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.741%)  route 0.419ns (69.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.764     1.669    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X90Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.714 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.497     2.212    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X83Y67         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDCE (Prop_fdce_C_Q)         0.141     2.353 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[4]/Q
                         net (fo=1, routed)           0.419     2.772    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r[4]
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.817 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6[4]_i_1/O
                         net (fo=1, routed)           0.000     2.817    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6[4]_i_1_n_0
    SLICE_X64Y64         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.853     2.093    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X90Y72         LUT3 (Prop_lut3_I2_O)        0.056     2.149 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=519, routed)         0.807     2.956    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X64Y64         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[4]/C
                         clock pessimism             -0.435     2.521    
    SLICE_X64Y64         FDCE (Hold_fdce_C_D)         0.092     2.613    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t6_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         camif_xclk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.416      7.944      RAMB36_X3Y13     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y3      design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y4      design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X3Y2      design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y2      design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y1      design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X2Y0      design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.416      7.944      RAMB36_X4Y15     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X5Y14     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.416      7.944      RAMB36_X5Y15     design_1_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.416      202.944    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.208       4.354      SLICE_X22Y13     design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][1]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.208       4.354      SLICE_X22Y13     design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[31][5]_srl32_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_83/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X22Y13     design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][1]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X22Y13     design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_u/data_buff_reg[32][5]_srl1_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_nr2d_delay_u_data_buff_reg_c_84/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[10]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[11]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[12]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[13]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[14]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y64     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[15]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y62     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[0]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y62     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[1]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y62     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[2]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y62     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[3]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y62     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[4]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y62     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[5]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y62     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[6]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X66Y62     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[7]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X34Y21     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/href_dly_reg[4]_srl5_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_sobel_i0_href_dly_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.208       4.354      SLICE_X34Y23     design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/vsync_dly_reg[4]_srl5_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_sobel_i0_href_dly_reg_c_3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.333       6.741      BUFGCTRL_X0Y5    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_design_1_clk_wiz_0_0
  To Clock:  lcd_clk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       24.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.997ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.154ns (23.401%)  route 3.777ns (76.599%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.513     1.515    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.249 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          1.426     3.674    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.105     3.779 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.857     4.636    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.105     4.741 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.992     5.733    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.105     5.838 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.503     6.341    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_5_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.105     6.446 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.446    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y3           FDSE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.395    31.396    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X3Y3           FDSE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.096    31.492    
                         clock uncertainty           -0.079    31.413    
    SLICE_X3Y3           FDSE (Setup_fdse_C_D)        0.030    31.443    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         31.443    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                 24.997    

Slack (MET) :             25.059ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.643ns (14.711%)  route 3.728ns (85.289%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 31.354 - 29.999 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.552     1.554    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X4Y4           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.433     1.987 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.635     3.622    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.105     3.727 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          0.869     4.596    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X3Y9           LUT4 (Prop_lut4_I2_O)        0.105     4.701 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          1.224     5.925    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.353    31.354    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.096    31.450    
                         clock uncertainty           -0.079    31.371    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    30.984    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         30.984    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                 25.059    

Slack (MET) :             25.381ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.154ns (25.157%)  route 3.433ns (74.843%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 31.394 - 29.999 ) 
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.513     1.515    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.249 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          1.607     3.855    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/dout[25]
    SLICE_X2Y3           LUT2 (Prop_lut2_I0_O)        0.105     3.960 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.734     4.695    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I3_O)        0.105     4.800 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_15/O
                         net (fo=1, routed)           0.533     5.332    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_15_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I5_O)        0.105     5.437 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.560     5.997    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_7_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I5_O)        0.105     6.102 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.102    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.393    31.394    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X4Y5           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.096    31.490    
                         clock uncertainty           -0.079    31.411    
    SLICE_X4Y5           FDRE (Setup_fdre_C_D)        0.072    31.483    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         31.483    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                 25.381    

Slack (MET) :             25.449ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.853ns (19.077%)  route 3.618ns (80.923%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 31.393 - 29.999 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.552     1.554    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X4Y4           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.433     1.987 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.635     3.622    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.105     3.727 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          0.869     4.596    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X3Y9           LUT4 (Prop_lut4_I2_O)        0.105     4.701 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.568     5.269    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.374 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.546     5.920    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.105     6.025 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     6.025    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X5Y8           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.392    31.393    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X5Y8           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.131    31.524    
                         clock uncertainty           -0.079    31.445    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.030    31.475    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         31.475    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                 25.449    

Slack (MET) :             25.471ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.853ns (19.162%)  route 3.599ns (80.838%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 31.393 - 29.999 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.552     1.554    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X4Y4           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.433     1.987 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.635     3.622    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.105     3.727 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          0.869     4.596    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X3Y9           LUT4 (Prop_lut4_I2_O)        0.105     4.701 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.568     5.269    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.374 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.526     5.901    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I2_O)        0.105     6.006 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     6.006    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X5Y8           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.392    31.393    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X5Y8           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.131    31.524    
                         clock uncertainty           -0.079    31.445    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.032    31.477    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         31.477    
                         arrival time                          -6.006    
  -------------------------------------------------------------------
                         slack                                 25.471    

Slack (MET) :             25.474ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.867ns (19.329%)  route 3.618ns (80.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 31.393 - 29.999 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.552     1.554    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X4Y4           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.433     1.987 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.635     3.622    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.105     3.727 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          0.869     4.596    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X3Y9           LUT4 (Prop_lut4_I2_O)        0.105     4.701 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.568     5.269    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.374 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.546     5.920    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X5Y8           LUT5 (Prop_lut5_I1_O)        0.119     6.039 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     6.039    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X5Y8           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.392    31.393    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X5Y8           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.131    31.524    
                         clock uncertainty           -0.079    31.445    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.069    31.514    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         31.514    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 25.474    

Slack (MET) :             25.600ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.822ns (21.419%)  route 3.016ns (78.581%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 31.327 - 29.999 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.552     1.554    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X4Y4           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.433     1.987 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.311     3.298    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.125     3.423 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=90, routed)          1.200     4.623    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X14Y6          LUT4 (Prop_lut4_I1_O)        0.264     4.887 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.504     5.392    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X15Y6          FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.326    31.327    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X15Y6          FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.096    31.423    
                         clock uncertainty           -0.079    31.344    
    SLICE_X15Y6          FDRE (Setup_fdre_C_R)       -0.352    30.992    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                 25.600    

Slack (MET) :             25.600ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.822ns (21.419%)  route 3.016ns (78.581%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 31.327 - 29.999 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.552     1.554    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X4Y4           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.433     1.987 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.311     3.298    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.125     3.423 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=90, routed)          1.200     4.623    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X14Y6          LUT4 (Prop_lut4_I1_O)        0.264     4.887 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.504     5.392    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X15Y6          FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.326    31.327    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X15Y6          FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.096    31.423    
                         clock uncertainty           -0.079    31.344    
    SLICE_X15Y6          FDRE (Setup_fdre_C_R)       -0.352    30.992    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                 25.600    

Slack (MET) :             25.600ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.822ns (21.419%)  route 3.016ns (78.581%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 31.327 - 29.999 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.552     1.554    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X4Y4           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.433     1.987 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.311     3.298    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.125     3.423 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=90, routed)          1.200     4.623    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X14Y6          LUT4 (Prop_lut4_I1_O)        0.264     4.887 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.504     5.392    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X15Y6          FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.326    31.327    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X15Y6          FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.096    31.423    
                         clock uncertainty           -0.079    31.344    
    SLICE_X15Y6          FDRE (Setup_fdre_C_R)       -0.352    30.992    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                 25.600    

Slack (MET) :             25.600ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_design_1_clk_wiz_0_0 rise@29.999ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.822ns (21.419%)  route 3.016ns (78.581%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 31.327 - 29.999 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.552     1.554    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X4Y4           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.433     1.987 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.311     3.298    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.125     3.423 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=90, routed)          1.200     4.623    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X14Y6          LUT4 (Prop_lut4_I1_O)        0.264     4.887 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.504     5.392    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X15Y6          FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    31.349    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.326    31.327    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X15Y6          FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.096    31.423    
                         clock uncertainty           -0.079    31.344    
    SLICE_X15Y6          FDRE (Setup_fdre_C_R)       -0.352    30.992    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                 25.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.619     0.621    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y13          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.762 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.817    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X3Y13          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.888     0.890    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y13          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.269     0.621    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.076     0.697    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.621     0.623    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y10          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.764 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.819    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X3Y10          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.891     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y10          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.270     0.623    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.076     0.699    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.620     0.622    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X3Y12          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.763 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.818    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X3Y12          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.889     0.891    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X3Y12          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.269     0.622    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.075     0.697    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.619     0.621    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X7Y14          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     0.762 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.817    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X7Y14          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.887     0.889    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X7Y14          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.268     0.621    
    SLICE_X7Y14          FDRE (Hold_fdre_C_D)         0.075     0.696    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.619     0.621    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X5Y14          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.762 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.817    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X5Y14          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.887     0.889    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X5Y14          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.268     0.621    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.075     0.696    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.621     0.623    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.764 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.819    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X3Y11          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.891     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.270     0.623    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.075     0.698    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.621     0.623    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y10          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.764 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.819    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X3Y10          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.891     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y10          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.270     0.623    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.075     0.698    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.619     0.621    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y13          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.762 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.817    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X3Y13          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.888     0.890    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y13          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.621    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.075     0.696    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.594     0.596    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X9Y6           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.737 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.792    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X9Y6           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.863     0.865    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X9Y6           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.596    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.075     0.671    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns - lcd_clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.620     0.622    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X5Y12          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.763 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.818    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X5Y12          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/lcd_clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.888     0.890    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X5Y12          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.268     0.622    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.075     0.697    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 14.999 }
Period(ns):         29.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         29.999      27.829     RAMB36_X0Y3      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         29.999      28.406     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X3Y9       design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X3Y9       design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       29.999      183.361    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X5Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X5Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X5Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X5Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X4Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X6Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X6Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X4Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X6Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X6Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X3Y9       design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X3Y9       design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X3Y9       design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X3Y9       design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X9Y10      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 16.666 }
Period(ns):         33.332
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         33.332      31.740     BUFGCTRL_X0Y6    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.332      66.668     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.332      180.028    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_design_1_clk_wiz_1_0_1
  To Clock:  dvi_clk_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.589ns (12.074%)  route 4.289ns (87.926%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 14.840 - 13.467 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.577     1.579    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     1.958 f  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.225     3.183    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[2]
    SLICE_X110Y92        LUT5 (Prop_lut5_I0_O)        0.105     3.288 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.782     5.071    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X109Y66        LUT4 (Prop_lut4_I2_O)        0.105     5.176 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.282     6.457    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X4Y28         RAMB18E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.370    14.840    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X4Y28         RAMB18E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.096    14.936    
                         clock uncertainty           -0.100    14.836    
    RAMB18_X4Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.449    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  7.991    

Slack (MET) :             8.276ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.589ns (12.538%)  route 4.109ns (87.462%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 14.844 - 13.467 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.577     1.579    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     1.958 f  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.225     3.183    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[2]
    SLICE_X110Y92        LUT5 (Prop_lut5_I0_O)        0.105     3.288 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.849     5.137    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X109Y68        LUT3 (Prop_lut3_I2_O)        0.105     5.242 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           1.035     6.277    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.374    14.844    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.096    14.940    
                         clock uncertainty           -0.100    14.840    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    14.553    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  8.276    

Slack (MET) :             8.346ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.589ns (13.011%)  route 3.938ns (86.989%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 14.844 - 13.467 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.577     1.579    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     1.958 f  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.225     3.183    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[2]
    SLICE_X110Y92        LUT5 (Prop_lut5_I0_O)        0.105     3.288 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.782     5.071    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X109Y66        LUT4 (Prop_lut4_I2_O)        0.105     5.176 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          0.930     6.106    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.374    14.844    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.096    14.940    
                         clock uncertainty           -0.100    14.840    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.453    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  8.346    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.589ns (12.780%)  route 4.020ns (87.220%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 14.840 - 13.467 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.577     1.579    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     1.958 f  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.225     3.183    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[2]
    SLICE_X110Y92        LUT5 (Prop_lut5_I0_O)        0.105     3.288 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.849     5.137    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X109Y68        LUT3 (Prop_lut3_I2_O)        0.105     5.242 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           0.946     6.188    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB18_X4Y28         RAMB18E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.370    14.840    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X4Y28         RAMB18E1                                     r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.096    14.936    
                         clock uncertainty           -0.100    14.836    
    RAMB18_X4Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.287    14.549    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.392ns (28.164%)  route 3.550ns (71.836%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 14.879 - 13.467 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.577     1.579    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     1.958 f  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.225     3.183    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[2]
    SLICE_X110Y92        LUT5 (Prop_lut5_I0_O)        0.105     3.288 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          2.325     5.613    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X111Y66        LUT5 (Prop_lut5_I1_O)        0.105     5.718 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     5.718    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.158 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.158    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.256 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.521 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.521    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_6
    SLICE_X111Y68        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.409    14.879    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X111Y68        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.096    14.974    
                         clock uncertainty           -0.100    14.874    
    SLICE_X111Y68        FDRE (Setup_fdre_C_D)        0.059    14.933    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.387ns (28.091%)  route 3.550ns (71.909%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 14.879 - 13.467 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.577     1.579    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     1.958 f  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.225     3.183    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[2]
    SLICE_X110Y92        LUT5 (Prop_lut5_I0_O)        0.105     3.288 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          2.325     5.613    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X111Y66        LUT5 (Prop_lut5_I1_O)        0.105     5.718 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     5.718    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.158 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.158    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.256 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.516 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.516    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_4
    SLICE_X111Y68        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.409    14.879    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X111Y68        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
                         clock pessimism              0.096    14.974    
                         clock uncertainty           -0.100    14.874    
    SLICE_X111Y68        FDRE (Setup_fdre_C_D)        0.059    14.933    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.769ns (16.915%)  route 3.777ns (83.085%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.577     1.579    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     1.958 f  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.221     3.179    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[2]
    SLICE_X113Y95        LUT4 (Prop_lut4_I3_O)        0.115     3.294 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.555     4.849    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X109Y100       LUT4 (Prop_lut4_I2_O)        0.275     5.124 r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          1.002     6.125    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X110Y98        FDRE                                         r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
                         clock pessimism              0.133    15.019    
                         clock uncertainty           -0.100    14.919    
    SLICE_X110Y98        FDRE (Setup_fdre_C_R)       -0.352    14.567    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.769ns (16.915%)  route 3.777ns (83.085%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.577     1.579    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     1.958 f  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.221     3.179    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[2]
    SLICE_X113Y95        LUT4 (Prop_lut4_I3_O)        0.115     3.294 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.555     4.849    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X109Y100       LUT4 (Prop_lut4_I2_O)        0.275     5.124 r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          1.002     6.125    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X110Y98        FDRE                                         r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/C
                         clock pessimism              0.133    15.019    
                         clock uncertainty           -0.100    14.919    
    SLICE_X110Y98        FDRE (Setup_fdre_C_R)       -0.352    14.567    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.769ns (16.915%)  route 3.777ns (83.085%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.577     1.579    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     1.958 f  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.221     3.179    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[2]
    SLICE_X113Y95        LUT4 (Prop_lut4_I3_O)        0.115     3.294 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.555     4.849    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X109Y100       LUT4 (Prop_lut4_I2_O)        0.275     5.124 r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          1.002     6.125    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X110Y98        FDRE                                         r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/C
                         clock pessimism              0.133    15.019    
                         clock uncertainty           -0.100    14.919    
    SLICE_X110Y98        FDRE (Setup_fdre_C_R)       -0.352    14.567    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.769ns (16.915%)  route 3.777ns (83.085%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 14.887 - 13.467 ) 
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.577     1.579    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.379     1.958 f  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.221     3.179    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[2]
    SLICE_X113Y95        LUT4 (Prop_lut4_I3_O)        0.115     3.294 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=95, routed)          1.555     4.849    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X109Y100       LUT4 (Prop_lut4_I2_O)        0.275     5.124 r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          1.002     6.125    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X110Y98        FDRE                                         r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.417    14.887    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
                         clock pessimism              0.133    15.019    
                         clock uncertainty           -0.100    14.919    
    SLICE_X110Y98        FDRE (Setup_fdre_C_R)       -0.352    14.567    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  8.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/vblank_rising_reg/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.883%)  route 0.332ns (64.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.639     0.641    design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/Q
                         net (fo=2, routed)           0.332     1.114    design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/vtg_vblank
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.045     1.159 r  design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/vblank_rising_i_1/O
                         net (fo=1, routed)           0.000     1.159    design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/vblank_rising_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/vblank_rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.997     0.999    design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X113Y100       FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/vblank_rising_reg/C
                         clock pessimism             -0.005     0.994    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.091     1.085    design_1_i/v_axi4s_vid_out_1/inst/FORMATTER_INST/vblank_rising_reg
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/encoder_g/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.664%)  route 0.383ns (67.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X106Y99        FDRE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_1_i/DVI_Transmitter_0/inst/encoder_g/n1d_reg[0]/Q
                         net (fo=4, routed)           0.383     1.164    design_1_i/DVI_Transmitter_0/inst/encoder_g/n1d[0]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.045     1.209 r  design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.209    design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_1
    SLICE_X108Y100       FDRE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.994     0.996    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X108Y100       FDRE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.120     1.111    design_1_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.095%)  route 0.065ns (25.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.633     0.635    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X113Y66        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[5][8]/Q
                         net (fo=3, routed)           0.065     0.841    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[5][8]
    SLICE_X112Y66        LUT4 (Prop_lut4_I0_O)        0.045     0.886 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_out_bin[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.886    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[11]_1[8]
    SLICE_X112Y66        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.903     0.905    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X112Y66        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[8]/C
                         clock pessimism             -0.257     0.648    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.121     0.769    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.631     0.633    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y67        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.829    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X109Y67        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.899     0.901    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y67        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.268     0.633    
    SLICE_X109Y67        FDRE (Hold_fdre_C_D)         0.076     0.709    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.633     0.635    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X109Y64        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.831    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X109Y64        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.902     0.904    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X109Y64        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.269     0.635    
    SLICE_X109Y64        FDRE (Hold_fdre_C_D)         0.075     0.710    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.633     0.635    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X109Y63        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.831    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X109Y63        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.902     0.904    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X109Y63        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.269     0.635    
    SLICE_X109Y63        FDRE (Hold_fdre_C_D)         0.075     0.710    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.634     0.636    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X113Y65        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.832    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X113Y65        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.904     0.906    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X113Y65        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.270     0.636    
    SLICE_X113Y65        FDRE (Hold_fdre_C_D)         0.075     0.711    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.629     0.631    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.827    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X111Y70        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.899     0.901    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.270     0.631    
    SLICE_X111Y70        FDRE (Hold_fdre_C_D)         0.075     0.706    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.631     0.633    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y67        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.829    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X109Y67        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.899     0.901    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y67        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.268     0.633    
    SLICE_X109Y67        FDRE (Hold_fdre_C_D)         0.075     0.708    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.633     0.635    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X107Y65        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.831    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X107Y65        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.901     0.903    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X107Y65        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.268     0.635    
    SLICE_X107Y65        FDRE (Hold_fdre_C_D)         0.075     0.710    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.467
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB36_X4Y13     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB18_X4Y28     design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.467      11.875     BUFGCTRL_X0Y0    design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y130    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y129    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y106    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y105    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y104    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y103    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y128    design_1_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y108   design_1_i/DVI_Transmitter_0/inst/encoder_b/de_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X110Y104   design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X112Y105   design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y102   design_1_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y102   design_1_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y103   design_1_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y104   design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y104   design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X112Y104   design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X112Y104   design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y125   design_1_i/DVI_Transmitter_0/inst/encoder_b/n0q_m_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y125   design_1_i/DVI_Transmitter_0/inst/encoder_b/n1q_m_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y125   design_1_i/DVI_Transmitter_0/inst/encoder_b/q_m_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y132   design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y132   design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y132   design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X113Y132   design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y66    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y66    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y70    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_x5_design_1_clk_wiz_1_0_1
  To Clock:  dvi_clk_x5_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_x5_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.693       1.101      BUFGCTRL_X0Y2    design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y130    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y129    design_1_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y106    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y105    design_1_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y104    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y103    design_1_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y128    design_1_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y127    design_1_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.667    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.954ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.954ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.833ns  (logic 0.348ns (41.802%)  route 0.485ns (58.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.485     0.833    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X9Y11          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)       -0.212    29.787    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         29.787    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 28.954    

Slack (MET) :             29.000ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.831ns  (logic 0.348ns (41.869%)  route 0.483ns (58.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.483     0.831    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X10Y12         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X10Y12         FDRE (Setup_fdre_C_D)       -0.168    29.831    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         29.831    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                 29.000    

Slack (MET) :             29.032ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.892ns  (logic 0.433ns (48.565%)  route 0.459ns (51.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.459     0.892    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X9Y13          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X9Y13          FDRE (Setup_fdre_C_D)       -0.075    29.924    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 29.032    

Slack (MET) :             29.080ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.757ns  (logic 0.398ns (52.589%)  route 0.359ns (47.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.359     0.757    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X10Y13         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)       -0.162    29.837    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         29.837    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 29.080    

Slack (MET) :             29.082ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.019%)  route 0.463ns (54.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.463     0.842    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X11Y11         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)       -0.075    29.924    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 29.082    

Slack (MET) :             29.094ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.837%)  route 0.350ns (50.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.350     0.698    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X11Y11         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)       -0.207    29.792    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         29.792    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 29.094    

Slack (MET) :             29.100ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.866ns  (logic 0.379ns (43.747%)  route 0.487ns (56.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.487     0.866    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X10Y11         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)       -0.033    29.966    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         29.966    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                 29.100    

Slack (MET) :             29.108ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.068%)  route 0.481ns (55.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.481     0.860    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X10Y11         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)       -0.031    29.968    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 29.108    

Slack (MET) :             29.116ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.713ns  (logic 0.348ns (48.795%)  route 0.365ns (51.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.365     0.713    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X10Y9          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)       -0.170    29.829    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         29.829    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 29.116    

Slack (MET) :             29.179ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.745ns  (logic 0.379ns (50.859%)  route 0.366ns (49.141%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.366     0.745    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X11Y10         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)       -0.075    29.924    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 29.179    





---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_design_1_clk_wiz_1_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.390ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.390ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.875ns  (logic 0.398ns (45.498%)  route 0.477ns (54.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.477     0.875    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X106Y71        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X106Y71        FDRE (Setup_fdre_C_D)       -0.202    13.265    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 12.390    

Slack (MET) :             12.431ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.826ns  (logic 0.348ns (42.140%)  route 0.478ns (57.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.478     0.826    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X109Y71        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X109Y71        FDRE (Setup_fdre_C_D)       -0.210    13.257    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                 12.431    

Slack (MET) :             12.450ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.938ns  (logic 0.433ns (46.183%)  route 0.505ns (53.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.505     0.938    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X109Y68        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X109Y68        FDRE (Setup_fdre_C_D)       -0.079    13.388    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                 12.450    

Slack (MET) :             12.502ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.890ns  (logic 0.433ns (48.674%)  route 0.457ns (51.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.457     0.890    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X107Y72        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X107Y72        FDRE (Setup_fdre_C_D)       -0.075    13.392    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 12.502    

Slack (MET) :             12.529ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.728ns  (logic 0.348ns (47.820%)  route 0.380ns (52.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.380     0.728    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X110Y71        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X110Y71        FDRE (Setup_fdre_C_D)       -0.210    13.257    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 12.529    

Slack (MET) :             12.533ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.731ns  (logic 0.398ns (54.462%)  route 0.333ns (45.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.333     0.731    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X109Y71        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X109Y71        FDRE (Setup_fdre_C_D)       -0.203    13.264    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 12.533    

Slack (MET) :             12.553ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.839ns  (logic 0.379ns (45.170%)  route 0.460ns (54.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.460     0.839    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y71        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X110Y71        FDRE (Setup_fdre_C_D)       -0.075    13.392    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                 12.553    

Slack (MET) :             12.555ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.303%)  route 0.458ns (54.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.458     0.837    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X103Y70        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)       -0.075    13.392    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                 12.555    

Slack (MET) :             12.559ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.861%)  route 0.350ns (50.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.350     0.698    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X103Y70        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)       -0.210    13.257    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 12.559    

Slack (MET) :             12.608ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.786ns  (logic 0.433ns (55.087%)  route 0.353ns (44.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.353     0.786    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X107Y72        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X107Y72        FDRE (Setup_fdre_C_D)       -0.073    13.394    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.394    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                 12.608    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lcd_clk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.254ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.874ns  (logic 0.398ns (45.538%)  route 0.476ns (54.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.476     0.874    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X3Y12          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)       -0.205     8.128    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.843ns  (logic 0.348ns (41.291%)  route 0.495ns (58.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.495     0.843    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X4Y11          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)       -0.165     8.168    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.912ns  (logic 0.433ns (47.454%)  route 0.479ns (52.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.912    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X7Y14          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.953ns  (logic 0.433ns (45.431%)  route 0.520ns (54.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.520     0.953    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X6Y10          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X6Y10          FDRE (Setup_fdre_C_D)       -0.033     8.300    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.300    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.817ns  (logic 0.398ns (48.705%)  route 0.419ns (51.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.419     0.817    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X4Y10          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)       -0.160     8.173    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.358ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.808ns  (logic 0.348ns (43.094%)  route 0.460ns (56.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.460     0.808    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X6Y13          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X6Y13          FDRE (Setup_fdre_C_D)       -0.167     8.166    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.166    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  7.358    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.756ns  (logic 0.398ns (52.673%)  route 0.358ns (47.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.358     0.756    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X5Y14          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)       -0.202     8.131    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.747ns  (logic 0.348ns (46.557%)  route 0.399ns (53.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.399     0.747    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y13          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)       -0.210     8.123    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.066%)  route 0.376ns (51.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.376     0.724    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X3Y11          FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.892ns  (logic 0.379ns (42.484%)  route 0.513ns (57.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13                                       0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.513     0.892    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y9           FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X2Y9           FDRE (Setup_fdre_C_D)       -0.033     8.300    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.300    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  7.408    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dvi_clk_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.120ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.003ns  (logic 0.348ns (34.698%)  route 0.655ns (65.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.655     1.003    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X111Y70        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X111Y70        FDRE (Setup_fdre_C_D)       -0.210     8.123    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.932ns  (logic 0.348ns (37.326%)  route 0.584ns (62.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.584     0.932    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X109Y64        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X109Y64        FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.827ns  (logic 0.348ns (42.077%)  route 0.479ns (57.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.479     0.827    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X110Y67        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y67        FDRE (Setup_fdre_C_D)       -0.208     8.125    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.952ns  (logic 0.379ns (39.797%)  route 0.573ns (60.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.573     0.952    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X108Y64        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X108Y64        FDRE (Setup_fdre_C_D)       -0.033     8.300    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.300    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.746ns  (logic 0.348ns (46.657%)  route 0.398ns (53.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.398     0.746    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X110Y63        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y63        FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.877ns  (logic 0.379ns (43.216%)  route 0.498ns (56.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.498     0.877    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X113Y66        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X113Y66        FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.848ns  (logic 0.379ns (44.701%)  route 0.469ns (55.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.469     0.848    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X110Y67        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y67        FDRE (Setup_fdre_C_D)       -0.075     8.258    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.710ns  (logic 0.348ns (49.047%)  route 0.362ns (50.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.362     0.710    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X109Y65        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X109Y65        FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.861%)  route 0.350ns (50.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.350     0.698    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X109Y67        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X109Y67        FDRE (Setup_fdre_C_D)       -0.212     8.121    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.691ns  (logic 0.348ns (50.391%)  route 0.343ns (49.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.343     0.691    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X113Y65        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X113Y65        FDRE (Setup_fdre_C_D)       -0.209     8.124    design_1_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  7.433    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cam0_pclk
  To Clock:  cam0_pclk

Setup :            0  Failing Endpoints,  Worst Slack        1.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_20/CLR
                            (recovery check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 0.484ns (5.953%)  route 7.646ns (94.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.803 - 10.416 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.679    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     5.058 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.247     8.305    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.105     8.410 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[1][12]_i_2/O
                         net (fo=123, routed)         4.399    12.809    design_1_i/xil_isp_lite_0/inst_n_23
    SLICE_X36Y111        FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_20/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.177    14.803    design_1_i/xil_isp_lite_0/pclk
    SLICE_X36Y111        FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_20/C
                         clock pessimism              0.219    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X36Y111        FDCE (Recov_fdce_C_CLR)     -0.258    14.729    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_20
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_22/CLR
                            (recovery check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 0.484ns (5.953%)  route 7.646ns (94.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.803 - 10.416 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.679    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     5.058 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.247     8.305    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.105     8.410 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[1][12]_i_2/O
                         net (fo=123, routed)         4.399    12.809    design_1_i/xil_isp_lite_0/inst_n_23
    SLICE_X36Y111        FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.177    14.803    design_1_i/xil_isp_lite_0/pclk
    SLICE_X36Y111        FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_22/C
                         clock pessimism              0.219    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X36Y111        FDCE (Recov_fdce_C_CLR)     -0.258    14.729    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_22
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_21/CLR
                            (recovery check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 0.484ns (6.016%)  route 7.561ns (93.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 15.019 - 10.416 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.679    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     5.058 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.247     8.305    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.105     8.410 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[1][12]_i_2/O
                         net (fo=123, routed)         4.313    12.723    design_1_i/xil_isp_lite_0/inst_n_23
    SLICE_X37Y115        FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_21/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.393    15.019    design_1_i/xil_isp_lite_0/pclk
    SLICE_X37Y115        FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_21/C
                         clock pessimism              0.219    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X37Y115        FDCE (Recov_fdce_C_CLR)     -0.331    14.872    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_21
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -12.723    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][2]/CLR
                            (recovery check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 0.484ns (6.953%)  route 6.477ns (93.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 14.067 - 10.416 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.679    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     5.058 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.119     8.176    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X107Y140       LUT3 (Prop_lut3_I2_O)        0.105     8.281 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4[18][9]_i_2/O
                         net (fo=119, routed)         3.359    11.640    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4[18][9]_i_2_n_0
    SLICE_X95Y106        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.441    14.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X95Y106        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][2]/C
                         clock pessimism              0.219    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X95Y106        FDCE (Recov_fdce_C_CLR)     -0.331    13.920    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][2]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][3]/CLR
                            (recovery check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 0.484ns (6.953%)  route 6.477ns (93.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 14.067 - 10.416 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.679    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     5.058 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.119     8.176    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X107Y140       LUT3 (Prop_lut3_I2_O)        0.105     8.281 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4[18][9]_i_2/O
                         net (fo=119, routed)         3.359    11.640    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4[18][9]_i_2_n_0
    SLICE_X95Y106        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.441    14.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X95Y106        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][3]/C
                         clock pessimism              0.219    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X95Y106        FDCE (Recov_fdce_C_CLR)     -0.331    13.920    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][3]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][4]/CLR
                            (recovery check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 0.484ns (6.953%)  route 6.477ns (93.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 14.067 - 10.416 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.679    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     5.058 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.119     8.176    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X107Y140       LUT3 (Prop_lut3_I2_O)        0.105     8.281 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4[18][9]_i_2/O
                         net (fo=119, routed)         3.359    11.640    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4[18][9]_i_2_n_0
    SLICE_X95Y106        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.441    14.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X95Y106        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][4]/C
                         clock pessimism              0.219    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X95Y106        FDCE (Recov_fdce_C_CLR)     -0.331    13.920    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][4]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][5]/CLR
                            (recovery check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 0.484ns (6.953%)  route 6.477ns (93.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 14.067 - 10.416 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.679    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     5.058 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.119     8.176    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X107Y140       LUT3 (Prop_lut3_I2_O)        0.105     8.281 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4[18][9]_i_2/O
                         net (fo=119, routed)         3.359    11.640    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4[18][9]_i_2_n_0
    SLICE_X95Y106        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.441    14.067    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X95Y106        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][5]/C
                         clock pessimism              0.219    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X95Y106        FDCE (Recov_fdce_C_CLR)     -0.331    13.920    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_t4_reg[17][5]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][0]/CLR
                            (recovery check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.484ns (6.300%)  route 7.199ns (93.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.814 - 10.416 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.679    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     5.058 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.247     8.305    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.105     8.410 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[1][12]_i_2/O
                         net (fo=123, routed)         3.951    12.361    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_1
    SLICE_X53Y116        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.188    14.814    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X53Y116        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][0]/C
                         clock pessimism              0.219    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X53Y116        FDCE (Recov_fdce_C_CLR)     -0.331    14.667    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][1]/CLR
                            (recovery check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.484ns (6.300%)  route 7.199ns (93.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.814 - 10.416 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.679    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     5.058 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.247     8.305    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.105     8.410 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[1][12]_i_2/O
                         net (fo=123, routed)         3.951    12.361    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_1
    SLICE_X53Y116        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.188    14.814    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X53Y116        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][1]/C
                         clock pessimism              0.219    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X53Y116        FDCE (Recov_fdce_C_CLR)     -0.331    14.667    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][2]/CLR
                            (recovery check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam0_pclk rise@10.416ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.484ns (6.300%)  route 7.199ns (93.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.814 - 10.416 ) 
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.870     2.325    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.105     2.430 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.679    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     5.058 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.247     8.305    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.105     8.410 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[1][12]_i_2/O
                         net (fo=123, routed)         3.951    12.361    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_1
    SLICE_X53Y116        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam0_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.738    12.542    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.084    12.626 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.188    14.814    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X53Y116        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][2]/C
                         clock pessimism              0.219    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X53Y116        FDCE (Recov_fdce_C_CLR)     -0.331    14.667    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  2.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_line_reg/CLR
                            (removal check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.021%)  route 0.588ns (75.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.934     1.672    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X91Y108        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDRE (Prop_fdre_C_Q)         0.141     1.813 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/Q
                         net (fo=11, routed)          0.286     2.099    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/s_blc_en
    SLICE_X84Y108        LUT3 (Prop_lut3_I2_O)        0.045     2.144 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2/O
                         net (fo=11, routed)          0.302     2.446    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2_n_0
    SLICE_X84Y108        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.160     2.168    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/pclk
    SLICE_X84Y108        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_line_reg/C
                         clock pessimism             -0.269     1.899    
    SLICE_X84Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.807    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_line_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_reg/CLR
                            (removal check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.021%)  route 0.588ns (75.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.934     1.672    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X91Y108        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDRE (Prop_fdre_C_Q)         0.141     1.813 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/Q
                         net (fo=11, routed)          0.286     2.099    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/s_blc_en
    SLICE_X84Y108        LUT3 (Prop_lut3_I2_O)        0.045     2.144 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2/O
                         net (fo=11, routed)          0.302     2.446    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2_n_0
    SLICE_X84Y108        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.160     2.168    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/pclk
    SLICE_X84Y108        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_reg/C
                         clock pessimism             -0.269     1.899    
    SLICE_X84Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.807    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/prev_href_reg/CLR
                            (removal check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.021%)  route 0.588ns (75.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.934     1.672    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X91Y108        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDRE (Prop_fdre_C_Q)         0.141     1.813 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/Q
                         net (fo=11, routed)          0.286     2.099    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/s_blc_en
    SLICE_X84Y108        LUT3 (Prop_lut3_I2_O)        0.045     2.144 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2/O
                         net (fo=11, routed)          0.302     2.446    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2_n_0
    SLICE_X84Y108        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/prev_href_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.160     2.168    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/pclk
    SLICE_X84Y108        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/prev_href_reg/C
                         clock pessimism             -0.269     1.899    
    SLICE_X84Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.807    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/prev_href_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/raw_now_reg[6]/CLR
                            (removal check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.021%)  route 0.588ns (75.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        0.934     1.672    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X91Y108        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDRE (Prop_fdre_C_Q)         0.141     1.813 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_blc_en_reg/Q
                         net (fo=11, routed)          0.286     2.099    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/s_blc_en
    SLICE_X84Y108        LUT3 (Prop_lut3_I2_O)        0.045     2.144 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2/O
                         net (fo=11, routed)          0.302     2.446    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2_n_0
    SLICE_X84Y108        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/raw_now_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.160     2.168    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/pclk
    SLICE_X84Y108        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/raw_now_reg[6]/C
                         clock pessimism             -0.269     1.899    
    SLICE_X84Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.807    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/raw_now_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[28]/CLR
                            (removal check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.226ns (21.120%)  route 0.844ns (78.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.232     1.970    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.128     2.098 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/Q
                         net (fo=2, routed)           0.372     2.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/s_stat_ae_en
    SLICE_X55Y124        LUT3 (Prop_lut3_I2_O)        0.098     2.568 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1/O
                         net (fo=136, routed)         0.472     3.040    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1_n_0
    SLICE_X47Y126        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.729     2.737    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X47Y126        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[28]/C
                         clock pessimism             -0.279     2.457    
    SLICE_X47Y126        FDCE (Remov_fdce_C_CLR)     -0.092     2.365    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[29]/CLR
                            (removal check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.226ns (21.120%)  route 0.844ns (78.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.232     1.970    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.128     2.098 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/Q
                         net (fo=2, routed)           0.372     2.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/s_stat_ae_en
    SLICE_X55Y124        LUT3 (Prop_lut3_I2_O)        0.098     2.568 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1/O
                         net (fo=136, routed)         0.472     3.040    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1_n_0
    SLICE_X47Y126        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.729     2.737    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X47Y126        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[29]/C
                         clock pessimism             -0.279     2.457    
    SLICE_X47Y126        FDCE (Remov_fdce_C_CLR)     -0.092     2.365    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[30]/CLR
                            (removal check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.226ns (21.120%)  route 0.844ns (78.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.232     1.970    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.128     2.098 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/Q
                         net (fo=2, routed)           0.372     2.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/s_stat_ae_en
    SLICE_X55Y124        LUT3 (Prop_lut3_I2_O)        0.098     2.568 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1/O
                         net (fo=136, routed)         0.472     3.040    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1_n_0
    SLICE_X47Y126        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.729     2.737    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X47Y126        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[30]/C
                         clock pessimism             -0.279     2.457    
    SLICE_X47Y126        FDCE (Remov_fdce_C_CLR)     -0.092     2.365    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[31]/CLR
                            (removal check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.226ns (21.120%)  route 0.844ns (78.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.232     1.970    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.128     2.098 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/Q
                         net (fo=2, routed)           0.372     2.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/s_stat_ae_en
    SLICE_X55Y124        LUT3 (Prop_lut3_I2_O)        0.098     2.568 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1/O
                         net (fo=136, routed)         0.472     3.040    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1_n_0
    SLICE_X47Y126        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.729     2.737    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X47Y126        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[31]/C
                         clock pessimism             -0.279     2.457    
    SLICE_X47Y126        FDCE (Remov_fdce_C_CLR)     -0.092     2.365    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/tmp_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[3]/CLR
                            (removal check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.226ns (20.558%)  route 0.873ns (79.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.232     1.970    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.128     2.098 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/Q
                         net (fo=2, routed)           0.372     2.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/s_stat_ae_en
    SLICE_X55Y124        LUT3 (Prop_lut3_I2_O)        0.098     2.568 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1/O
                         net (fo=136, routed)         0.502     3.069    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1_n_0
    SLICE_X49Y115        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.706     2.713    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X49Y115        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[3]/C
                         clock pessimism             -0.269     2.444    
    SLICE_X49Y115        FDCE (Remov_fdce_C_CLR)     -0.092     2.352    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[3]/CLR
                            (removal check against rising-edge clock cam0_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam0_pclk rise@0.000ns - cam0_pclk rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.226ns (20.558%)  route 0.873ns (79.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.693    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.045     0.738 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.232     1.970    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.128     2.098 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_stat_ae_en_reg/Q
                         net (fo=2, routed)           0.372     2.470    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/s_stat_ae_en
    SLICE_X55Y124        LUT3 (Prop_lut3_I2_O)        0.098     2.568 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1/O
                         net (fo=136, routed)         0.502     3.069    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt[31]_i_1_n_0
    SLICE_X49Y115        FDCE                                         f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam0_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam0_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam0_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam0_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.472     0.951    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.056     1.007 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.706     2.713    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X49Y115        FDCE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[3]/C
                         clock pessimism             -0.269     2.444    
    SLICE_X49Y115        FDCE (Remov_fdce_C_CLR)     -0.092     2.352    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cam1_pclk
  To Clock:  cam1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        1.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[3]/CLR
                            (recovery check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.484ns (5.767%)  route 7.909ns (94.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.557ns = ( 16.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     6.939    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     7.318 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          2.234     9.553    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/s_module_reset
    SLICE_X111Y16        LUT2 (Prop_lut2_I1_O)        0.105     9.658 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/href_reg_i_2__0/O
                         net (fo=128, routed)         5.675    15.333    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[0]_0
    SLICE_X48Y5          FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.825    16.973    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/pclk
    SLICE_X48Y5          FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[3]/C
                         clock pessimism              0.673    17.645    
                         clock uncertainty           -0.035    17.610    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.331    17.279    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                         -15.333    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[7]/CLR
                            (recovery check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.484ns (5.767%)  route 7.909ns (94.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.557ns = ( 16.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     6.939    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     7.318 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          2.234     9.553    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/s_module_reset
    SLICE_X111Y16        LUT2 (Prop_lut2_I1_O)        0.105     9.658 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/href_reg_i_2__0/O
                         net (fo=128, routed)         5.675    15.333    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[0]_0
    SLICE_X48Y5          FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.825    16.973    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/pclk
    SLICE_X48Y5          FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[7]/C
                         clock pessimism              0.673    17.645    
                         clock uncertainty           -0.035    17.610    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.331    17.279    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                         -15.333    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/vsync_reg_reg/CLR
                            (recovery check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.484ns (5.767%)  route 7.909ns (94.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.557ns = ( 16.973 - 10.416 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     6.939    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     7.318 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          2.234     9.553    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/s_module_reset
    SLICE_X111Y16        LUT2 (Prop_lut2_I1_O)        0.105     9.658 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/href_reg_i_2__0/O
                         net (fo=128, routed)         5.675    15.333    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[0]_0
    SLICE_X48Y5          FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.825    16.973    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/pclk
    SLICE_X48Y5          FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/vsync_reg_reg/C
                         clock pessimism              0.673    17.645    
                         clock uncertainty           -0.035    17.610    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.331    17.279    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                         -15.333    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p25_reg[3]/CLR
                            (recovery check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 0.484ns (6.324%)  route 7.169ns (93.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 16.185 - 10.416 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     6.939    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     7.318 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          2.638     9.956    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/s_module_reset
    SLICE_X66Y8          LUT3 (Prop_lut3_I1_O)        0.105    10.061 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p35[7]_i_1__1/O
                         net (fo=97, routed)          4.531    14.592    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p35[7]_i_1__1_n_0
    SLICE_X92Y8          FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p25_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.037    16.185    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X92Y8          FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p25_reg[3]/C
                         clock pessimism              0.730    16.915    
                         clock uncertainty           -0.035    16.879    
    SLICE_X92Y8          FDCE (Recov_fdce_C_CLR)     -0.258    16.621    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p25_reg[3]
  -------------------------------------------------------------------
                         required time                         16.621    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/data_reg_reg[18]/CLR
                            (recovery check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.484ns (6.748%)  route 6.688ns (93.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 16.046 - 10.416 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     6.939    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     7.318 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          3.046    10.364    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/s_module_reset
    SLICE_X35Y6          LUT2 (Prop_lut2_I1_O)        0.105    10.469 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_i_2/O
                         net (fo=110, routed)         3.643    14.112    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/data_reg_reg[0]_0
    SLICE_X72Y24         FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/data_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.898    16.046    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/pclk
    SLICE_X72Y24         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/data_reg_reg[18]/C
                         clock pessimism              0.538    16.583    
                         clock uncertainty           -0.035    16.548    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.331    16.217    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         16.217    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__6/CLR
                            (recovery check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.484ns (6.748%)  route 6.688ns (93.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 16.046 - 10.416 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     6.939    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     7.318 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          3.046    10.364    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/s_module_reset
    SLICE_X35Y6          LUT2 (Prop_lut2_I1_O)        0.105    10.469 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_i_2/O
                         net (fo=110, routed)         3.643    14.112    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/rst_n_0
    SLICE_X72Y24         FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.898    16.046    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/pclk
    SLICE_X72Y24         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__6/C
                         clock pessimism              0.538    16.583    
                         clock uncertainty           -0.035    16.548    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.331    16.217    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__6
  -------------------------------------------------------------------
                         required time                         16.217    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__7/CLR
                            (recovery check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.484ns (6.748%)  route 6.688ns (93.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 16.046 - 10.416 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     6.939    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     7.318 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          3.046    10.364    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/s_module_reset
    SLICE_X35Y6          LUT2 (Prop_lut2_I1_O)        0.105    10.469 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_i_2/O
                         net (fo=110, routed)         3.643    14.112    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/rst_n_0
    SLICE_X72Y24         FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.898    16.046    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/pclk
    SLICE_X72Y24         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__7/C
                         clock pessimism              0.538    16.583    
                         clock uncertainty           -0.035    16.548    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.331    16.217    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__7
  -------------------------------------------------------------------
                         required time                         16.217    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__8/CLR
                            (recovery check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.484ns (6.748%)  route 6.688ns (93.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 16.046 - 10.416 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     6.939    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     7.318 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          3.046    10.364    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/s_module_reset
    SLICE_X35Y6          LUT2 (Prop_lut2_I1_O)        0.105    10.469 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_i_2/O
                         net (fo=110, routed)         3.643    14.112    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/rst_n_0
    SLICE_X72Y24         FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.898    16.046    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/pclk
    SLICE_X72Y24         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__8/C
                         clock pessimism              0.538    16.583    
                         clock uncertainty           -0.035    16.548    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.331    16.217    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__8
  -------------------------------------------------------------------
                         required time                         16.217    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[4]/CLR
                            (recovery check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 0.484ns (5.942%)  route 7.661ns (94.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.471ns = ( 16.887 - 10.416 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     6.939    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     7.318 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          2.234     9.553    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/s_module_reset
    SLICE_X111Y16        LUT2 (Prop_lut2_I1_O)        0.105     9.658 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/href_reg_i_2__0/O
                         net (fo=128, routed)         5.427    15.085    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[0]_0
    SLICE_X45Y6          FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.738    16.887    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/pclk
    SLICE_X45Y6          FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[4]/C
                         clock pessimism              0.673    17.559    
                         clock uncertainty           -0.035    17.524    
    SLICE_X45Y6          FDCE (Recov_fdce_C_CLR)     -0.331    17.193    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.193    
                         arrival time                         -15.085    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[6]/CLR
                            (recovery check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam1_pclk rise@10.416ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 0.484ns (5.942%)  route 7.661ns (94.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.471ns = ( 16.887 - 10.416 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.770     4.165    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.105     4.270 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     6.939    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     7.318 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          2.234     9.553    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/s_module_reset
    SLICE_X111Y16        LUT2 (Prop_lut2_I1_O)        0.105     9.658 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/href_reg_i_2__0/O
                         net (fo=128, routed)         5.427    15.085    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[0]_0
    SLICE_X45Y6          FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                     10.416    10.416 r  
    D20                                               0.000    10.416 r  cam1_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         1.329    11.745 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.319    14.064    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.084    14.148 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.738    16.887    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/pclk
    SLICE_X45Y6          FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[6]/C
                         clock pessimism              0.673    17.559    
                         clock uncertainty           -0.035    17.524    
    SLICE_X45Y6          FDCE (Recov_fdce_C_CLR)     -0.331    17.193    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.193    
                         arrival time                         -15.085    
  -------------------------------------------------------------------
                         slack                                  2.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[0]/CLR
                            (removal check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     2.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.826 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     3.491    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.536 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     4.478    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X22Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     4.540    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X22Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[0]/C
                         clock pessimism             -0.440     4.101    
    SLICE_X22Y17         FDCE (Remov_fdce_C_CLR)     -0.067     4.034    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.034    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[1]/CLR
                            (removal check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     2.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.826 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     3.491    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.536 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     4.478    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X22Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     4.540    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X22Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[1]/C
                         clock pessimism             -0.440     4.101    
    SLICE_X22Y17         FDCE (Remov_fdce_C_CLR)     -0.067     4.034    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.034    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[2]/CLR
                            (removal check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     2.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.826 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     3.491    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.536 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     4.478    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X22Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     4.540    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X22Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[2]/C
                         clock pessimism             -0.440     4.101    
    SLICE_X22Y17         FDCE (Remov_fdce_C_CLR)     -0.067     4.034    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.034    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[3]/CLR
                            (removal check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     2.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.826 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     3.491    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.536 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     4.478    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X22Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     4.540    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X22Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[3]/C
                         clock pessimism             -0.440     4.101    
    SLICE_X22Y17         FDCE (Remov_fdce_C_CLR)     -0.067     4.034    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.034    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[3]/CLR
                            (removal check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     2.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.826 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     3.491    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.536 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     4.478    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     4.540    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[3]/C
                         clock pessimism             -0.440     4.101    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     4.009    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.009    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[4]/CLR
                            (removal check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     2.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.826 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     3.491    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.536 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     4.478    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     4.540    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[4]/C
                         clock pessimism             -0.440     4.101    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     4.009    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.009    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[5]/CLR
                            (removal check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     2.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.826 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     3.491    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.536 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     4.478    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     4.540    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[5]/C
                         clock pessimism             -0.440     4.101    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     4.009    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.009    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[5]/CLR
                            (removal check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     2.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.826 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     3.491    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.536 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     4.478    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     4.540    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[5]/C
                         clock pessimism             -0.440     4.101    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     4.009    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.009    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[6]/CLR
                            (removal check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     2.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.826 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     3.491    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.536 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     4.478    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     4.540    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[6]/C
                         clock pessimism             -0.440     4.101    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     4.009    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.009    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[7]/CLR
                            (removal check against rising-edge clock cam1_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam1_pclk rise@0.000ns - cam1_pclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.583    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.045     1.628 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     2.662    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.826 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     3.491    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.536 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     4.478    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam1_pclk rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  cam1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam1_pclk
    D20                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  cam1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.592     2.011    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I0_O)        0.056     2.067 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     4.540    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[7]/C
                         clock pessimism             -0.440     4.101    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     4.009    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.009    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  camif_xclk_design_1_clk_wiz_0_0
  To Clock:  camif_xclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_20/CLR
                            (recovery check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 0.484ns (5.953%)  route 7.646ns (94.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 14.534 - 10.416 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.472    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     4.851 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.247     8.098    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.105     8.203 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[1][12]_i_2/O
                         net (fo=123, routed)         4.399    12.602    design_1_i/xil_isp_lite_0/inst_n_23
    SLICE_X36Y111        FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_20/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.177    14.534    design_1_i/xil_isp_lite_0/pclk
    SLICE_X36Y111        FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_20/C
                         clock pessimism              0.283    14.817    
                         clock uncertainty           -0.067    14.749    
    SLICE_X36Y111        FDCE (Recov_fdce_C_CLR)     -0.258    14.491    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_20
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_22/CLR
                            (recovery check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 0.484ns (5.953%)  route 7.646ns (94.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 14.534 - 10.416 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.116     2.118    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.105     2.223 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.249     4.472    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X55Y124        FDRE                                         r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.379     4.851 r  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_2dnr_en_reg/Q
                         net (fo=57, routed)          3.247     8.098    design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/s_2dnr_en
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.105     8.203 f  design_1_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/weight_sum_x_t5[1][12]_i_2/O
                         net (fo=123, routed)         4.399    12.602    design_1_i/xil_isp_lite_0/inst_n_23
    SLICE_X36Y111        FDCE                                         f  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.854    12.273    design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X111Y85        LUT4 (Prop_lut4_I2_O)        0.084    12.357 r  design_1_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.177    14.534    design_1_i/xil_isp_lite_0/pclk
    SLICE_X36Y111        FDCE                                         r  design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_22/C
                         clock pessimism              0.283    14.817    
                         clock uncertainty           -0.067    14.749    
    SLICE_X36Y111        FDCE (Recov_fdce_C_CLR)     -0.258    14.491    design_1_i/xil_isp_lite_0/value_sum_x_t6_reg[0][20]_i_22
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[3]/CLR
                            (recovery check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.484ns (5.767%)  route 7.909ns (94.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 15.184 - 10.416 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.120     2.122    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.105     2.227 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     4.897    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     5.276 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          2.234     7.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/s_module_reset
    SLICE_X111Y16        LUT2 (Prop_lut2_I1_O)        0.105     7.615 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/href_reg_i_2__0/O
                         net (fo=128, routed)         5.675    13.290    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[0]_0
    SLICE_X48Y5          FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.857    12.276    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.084    12.360 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.825    15.184    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/pclk
    SLICE_X48Y5          FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[3]/C
                         clock pessimism              0.419    15.603    
                         clock uncertainty           -0.067    15.536    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.331    15.205    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[7]/CLR
                            (recovery check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.484ns (5.767%)  route 7.909ns (94.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 15.184 - 10.416 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.120     2.122    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.105     2.227 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     4.897    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     5.276 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          2.234     7.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/s_module_reset
    SLICE_X111Y16        LUT2 (Prop_lut2_I1_O)        0.105     7.615 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/href_reg_i_2__0/O
                         net (fo=128, routed)         5.675    13.290    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[0]_0
    SLICE_X48Y5          FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.857    12.276    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.084    12.360 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.825    15.184    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/pclk
    SLICE_X48Y5          FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[7]/C
                         clock pessimism              0.419    15.603    
                         clock uncertainty           -0.067    15.536    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.331    15.205    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/vsync_reg_reg/CLR
                            (recovery check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.484ns (5.767%)  route 7.909ns (94.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 15.184 - 10.416 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.120     2.122    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.105     2.227 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     4.897    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     5.276 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          2.234     7.510    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/s_module_reset
    SLICE_X111Y16        LUT2 (Prop_lut2_I1_O)        0.105     7.615 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_ccm_i0/href_reg_i_2__0/O
                         net (fo=128, routed)         5.675    13.290    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/data_reg_reg[0]_0
    SLICE_X48Y5          FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.857    12.276    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.084    12.360 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.825    15.184    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/pclk
    SLICE_X48Y5          FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/vsync_reg_reg/C
                         clock pessimism              0.419    15.603    
                         clock uncertainty           -0.067    15.536    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.331    15.205    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p25_reg[3]/CLR
                            (recovery check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 0.484ns (6.324%)  route 7.169ns (93.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 14.397 - 10.416 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.120     2.122    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.105     2.227 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     4.897    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     5.276 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          2.638     7.914    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/s_module_reset
    SLICE_X66Y8          LUT3 (Prop_lut3_I1_O)        0.105     8.019 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p35[7]_i_1__1/O
                         net (fo=97, routed)          4.531    12.550    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p35[7]_i_1__1_n_0
    SLICE_X92Y8          FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p25_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.857    12.276    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.084    12.360 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.037    14.397    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/pclk
    SLICE_X92Y8          FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p25_reg[3]/C
                         clock pessimism              0.476    14.873    
                         clock uncertainty           -0.067    14.805    
    SLICE_X92Y8          FDCE (Recov_fdce_C_CLR)     -0.258    14.547    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/p25_reg[3]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/data_reg_reg[18]/CLR
                            (recovery check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.484ns (6.748%)  route 6.688ns (93.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 14.257 - 10.416 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.120     2.122    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.105     2.227 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     4.897    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     5.276 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          3.046     8.322    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/s_module_reset
    SLICE_X35Y6          LUT2 (Prop_lut2_I1_O)        0.105     8.427 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_i_2/O
                         net (fo=110, routed)         3.643    12.069    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/data_reg_reg[0]_0
    SLICE_X72Y24         FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/data_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.857    12.276    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.084    12.360 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.898    14.257    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/pclk
    SLICE_X72Y24         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/data_reg_reg[18]/C
                         clock pessimism              0.284    14.541    
                         clock uncertainty           -0.067    14.474    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.331    14.143    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__6/CLR
                            (recovery check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.484ns (6.748%)  route 6.688ns (93.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 14.257 - 10.416 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.120     2.122    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.105     2.227 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     4.897    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     5.276 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          3.046     8.322    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/s_module_reset
    SLICE_X35Y6          LUT2 (Prop_lut2_I1_O)        0.105     8.427 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_i_2/O
                         net (fo=110, routed)         3.643    12.069    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/rst_n_0
    SLICE_X72Y24         FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.857    12.276    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.084    12.360 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.898    14.257    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/pclk
    SLICE_X72Y24         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__6/C
                         clock pessimism              0.284    14.541    
                         clock uncertainty           -0.067    14.474    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.331    14.143    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__6
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__7/CLR
                            (recovery check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.484ns (6.748%)  route 6.688ns (93.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 14.257 - 10.416 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.120     2.122    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.105     2.227 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     4.897    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     5.276 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          3.046     8.322    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/s_module_reset
    SLICE_X35Y6          LUT2 (Prop_lut2_I1_O)        0.105     8.427 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_i_2/O
                         net (fo=110, routed)         3.643    12.069    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/rst_n_0
    SLICE_X72Y24         FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.857    12.276    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.084    12.360 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.898    14.257    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/pclk
    SLICE_X72Y24         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__7/C
                         clock pessimism              0.284    14.541    
                         clock uncertainty           -0.067    14.474    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.331    14.143    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__7
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__8/CLR
                            (recovery check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_design_1_clk_wiz_0_0 rise@10.416ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.484ns (6.748%)  route 6.688ns (93.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 14.257 - 10.416 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.515     1.515    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          2.120     2.122    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.105     2.227 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.670     4.897    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y10         FDRE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     5.276 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=67, routed)          3.046     8.322    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/s_module_reset
    SLICE_X35Y6          LUT2 (Prop_lut2_I1_O)        0.105     8.427 f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_i_2/O
                         net (fo=110, routed)         3.643    12.069    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/rst_n_0
    SLICE_X72Y24         FDCE                                         f  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.350    11.766    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.418 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.857    12.276    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.084    12.360 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.898    14.257    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/pclk
    SLICE_X72Y24         FDCE                                         r  design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__8/C
                         clock pessimism              0.284    14.541    
                         clock uncertainty           -0.067    14.474    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.331    14.143    design_1_i/xil_isp_lite_1/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/href_reg_reg_rep__8
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  2.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[0]/CLR
                            (removal check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     1.939    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     2.768    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.813 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     3.755    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X22Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     3.713    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X22Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[0]/C
                         clock pessimism             -0.335     3.378    
    SLICE_X22Y17         FDCE (Remov_fdce_C_CLR)     -0.067     3.311    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[1]/CLR
                            (removal check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     1.939    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     2.768    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.813 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     3.755    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X22Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     3.713    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X22Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[1]/C
                         clock pessimism             -0.335     3.378    
    SLICE_X22Y17         FDCE (Remov_fdce_C_CLR)     -0.067     3.311    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[2]/CLR
                            (removal check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     1.939    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     2.768    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.813 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     3.755    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X22Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     3.713    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X22Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[2]/C
                         clock pessimism             -0.335     3.378    
    SLICE_X22Y17         FDCE (Remov_fdce_C_CLR)     -0.067     3.311    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[3]/CLR
                            (removal check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     1.939    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     2.768    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.813 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     3.755    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X22Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     3.713    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X22Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[3]/C
                         clock pessimism             -0.335     3.378    
    SLICE_X22Y17         FDCE (Remov_fdce_C_CLR)     -0.067     3.311    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/YOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[3]/CLR
                            (removal check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     1.939    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     2.768    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.813 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     3.755    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     3.713    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[3]/C
                         clock pessimism             -0.335     3.378    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     3.286    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[4]/CLR
                            (removal check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     1.939    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     2.768    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.813 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     3.755    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     3.713    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[4]/C
                         clock pessimism             -0.335     3.378    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     3.286    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[5]/CLR
                            (removal check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     1.939    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     2.768    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.813 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     3.755    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     3.713    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[5]/C
                         clock pessimism             -0.335     3.378    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     3.286    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cb_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[5]/CLR
                            (removal check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     1.939    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     2.768    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.813 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     3.755    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     3.713    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[5]/C
                         clock pessimism             -0.335     3.378    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     3.286    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[6]/CLR
                            (removal check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     1.939    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     2.768    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.813 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     3.755    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     3.713    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[6]/C
                         clock pessimism             -0.335     3.378    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     3.286    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[7]/CLR
                            (removal check against rising-edge clock camif_xclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns - camif_xclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.209ns (11.512%)  route 1.606ns (88.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.580     0.580    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858     0.860    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        1.034     1.939    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X58Y60         FDRE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_yuv2rgb_en_reg/Q
                         net (fo=27, routed)          0.665     2.768    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.813 f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.942     3.755    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X23Y17         FDCE                                         f  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.846     0.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_1_i/clk_wiz_0/inst/camif_xclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.182     1.184    design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X112Y78        LUT4 (Prop_lut4_I2_O)        0.056     1.240 r  design_1_i/xil_camif_1/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=8604, routed)        2.473     3.713    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X23Y17         FDCE                                         r  design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[7]/C
                         clock pessimism             -0.335     3.378    
    SLICE_X23Y17         FDCE (Remov_fdce_C_CLR)     -0.092     3.286    design_1_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/img_Cr_r2_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi_clk_design_1_clk_wiz_1_0_1
  To Clock:  dvi_clk_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.977ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.379ns (12.671%)  route 2.612ns (87.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 15.038 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.748     1.750    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.612     4.741    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y137       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.569    15.038    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y137       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.111    15.149    
                         clock uncertainty           -0.100    15.049    
    SLICE_X113Y137       FDCE (Recov_fdce_C_CLR)     -0.331    14.718    design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  9.977    

Slack (MET) :             10.050ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.379ns (12.671%)  route 2.612ns (87.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 15.038 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.748     1.750    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.612     4.741    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y137       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.569    15.038    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y137       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.111    15.149    
                         clock uncertainty           -0.100    15.049    
    SLICE_X112Y137       FDCE (Recov_fdce_C_CLR)     -0.258    14.791    design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                 10.050    

Slack (MET) :             10.164ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.379ns (13.177%)  route 2.497ns (86.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 15.037 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.748     1.750    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.497     4.626    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y136       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.568    15.037    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y136       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/C
                         clock pessimism              0.111    15.148    
                         clock uncertainty           -0.100    15.048    
    SLICE_X112Y136       FDCE (Recov_fdce_C_CLR)     -0.258    14.790    design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                 10.164    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.379ns (13.737%)  route 2.380ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 15.036 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.748     1.750    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.380     4.509    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y135       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.567    15.036    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y135       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/C
                         clock pessimism              0.111    15.147    
                         clock uncertainty           -0.100    15.047    
    SLICE_X113Y135       FDCE (Recov_fdce_C_CLR)     -0.331    14.716    design_1_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.379ns (13.737%)  route 2.380ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 15.036 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.748     1.750    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.380     4.509    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y135       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.567    15.036    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y135       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/C
                         clock pessimism              0.111    15.147    
                         clock uncertainty           -0.100    15.047    
    SLICE_X113Y135       FDCE (Recov_fdce_C_CLR)     -0.331    14.716    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.444ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.379ns (15.036%)  route 2.142ns (84.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.034 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.748     1.750    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.142     4.271    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y132       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.565    15.034    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y132       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/C
                         clock pessimism              0.111    15.145    
                         clock uncertainty           -0.100    15.045    
    SLICE_X113Y132       FDCE (Recov_fdce_C_CLR)     -0.331    14.714    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 10.444    

Slack (MET) :             10.444ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.379ns (15.036%)  route 2.142ns (84.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.034 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.748     1.750    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.142     4.271    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y132       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.565    15.034    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y132       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/C
                         clock pessimism              0.111    15.145    
                         clock uncertainty           -0.100    15.045    
    SLICE_X113Y132       FDCE (Recov_fdce_C_CLR)     -0.331    14.714    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 10.444    

Slack (MET) :             10.444ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.379ns (15.036%)  route 2.142ns (84.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.034 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.748     1.750    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.142     4.271    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y132       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.565    15.034    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y132       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/C
                         clock pessimism              0.111    15.145    
                         clock uncertainty           -0.100    15.045    
    SLICE_X113Y132       FDCE (Recov_fdce_C_CLR)     -0.331    14.714    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 10.444    

Slack (MET) :             10.444ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.379ns (15.036%)  route 2.142ns (84.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.034 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.748     1.750    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.142     4.271    design_1_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y132       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.565    15.034    design_1_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y132       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]/C
                         clock pessimism              0.111    15.145    
                         clock uncertainty           -0.100    15.045    
    SLICE_X113Y132       FDCE (Recov_fdce_C_CLR)     -0.331    14.714    design_1_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 10.444    

Slack (MET) :             10.542ns  (required time - arrival time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/CLR
                            (recovery check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.379ns (15.675%)  route 2.039ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.552     1.552    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.748     1.750    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.379     2.129 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.039     4.168    design_1_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X113Y128       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       1.386    14.853    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    design_1_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X113Y128       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    14.709    design_1_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                 10.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.953%)  route 0.130ns (48.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.130     0.994    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X110Y104       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y104       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X110Y104       FDCE (Remov_fdce_C_CLR)     -0.092     0.646    design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.953%)  route 0.130ns (48.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.130     0.994    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X110Y104       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y104       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X110Y104       FDCE (Remov_fdce_C_CLR)     -0.092     0.646    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.047%)  route 0.362ns (71.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.362     1.225    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y105       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y105       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X112Y105       FDCE (Remov_fdce_C_CLR)     -0.067     0.671    design_1_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/PRE
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.226ns (29.470%)  route 0.541ns (70.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X113Y95        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.128     0.768 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/locked_reg/Q
                         net (fo=3, routed)           0.151     0.919    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_n
    SLICE_X113Y95        LUT1 (Prop_lut1_I0_O)        0.098     1.017 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1/O
                         net (fo=2, routed)           0.390     1.407    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1_n_0
    SLICE_X111Y105       FDPE                                         f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg/C
                         clock pessimism             -0.005     0.993    
    SLICE_X111Y105       FDPE (Remov_fdpe_C_PRE)     -0.162     0.831    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/PRE
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.226ns (29.470%)  route 0.541ns (70.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.638     0.640    design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X113Y95        FDRE                                         r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.128     0.768 r  design_1_i/v_axi4s_vid_out_1/inst/SYNC_INST/locked_reg/Q
                         net (fo=3, routed)           0.151     0.919    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_n
    SLICE_X113Y95        LUT1 (Prop_lut1_I0_O)        0.098     1.017 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1/O
                         net (fo=2, routed)           0.390     1.407    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1_n_0
    SLICE_X111Y105       FDPE                                         f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                         clock pessimism             -0.005     0.993    
    SLICE_X111Y105       FDPE (Remov_fdpe_C_PRE)     -0.162     0.831    design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.064%)  route 0.422ns (74.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.422     1.285    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y104       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y104       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X112Y104       FDCE (Remov_fdce_C_CLR)     -0.067     0.671    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.064%)  route 0.422ns (74.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.422     1.285    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y104       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y104       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X112Y104       FDCE (Remov_fdce_C_CLR)     -0.067     0.671    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.064%)  route 0.422ns (74.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.422     1.285    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y104       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y104       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X112Y104       FDCE (Remov_fdce_C_CLR)     -0.067     0.671    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.064%)  route 0.422ns (74.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.422     1.285    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y104       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y104       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X113Y104       FDCE (Remov_fdce_C_CLR)     -0.092     0.646    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.064%)  route 0.422ns (74.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.597     0.597    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    design_1_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X111Y105       FDPE                                         r  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDPE (Prop_fdpe_C_Q)         0.141     0.863 f  design_1_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.422     1.285    design_1_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y104       FDCE                                         f  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14551, routed)       0.864     0.864    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_1/inst/dvi_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    design_1_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y104       FDCE                                         r  design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X113Y104       FDCE (Remov_fdce_C_CLR)     -0.092     0.646    design_1_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.639    





