Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef9d6e4b06564480bbdde5efacf7ab96 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab2_Team3_Carry_Look_Ahead_Adder_t_behav xil_defaultlib.Lab2_Team3_Carry_Look_Ahead_Adder_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'set' [E:/Code/Vivado/Lab 2/FPGA/Carry_Look_Ahead_Adder.srcs/sources_1/new/Lab2_Team3_Carry_Look_Ahead_Adder_t.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.zero
Compiling module xil_defaultlib.XNOR
Compiling module xil_defaultlib.one
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Carry_Look_Ahead_Adder_default
Compiling module xil_defaultlib.Lab2_Team3_Carry_Look_Ahead_Adde...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab2_Team3_Carry_Look_Ahead_Adder_t_behav
