// Seed: 2728019084
module module_0 (
    input tri0 id_0,
    input wand id_1
);
endmodule
module module_1 #(
    parameter id_1 = 32'd98
) (
    input tri0 id_0,
    input tri0 _id_1
);
  wire [id_1 : ""] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  logic id_13, id_14, id_15;
endmodule
macromodule module_2 #(
    parameter id_14 = 32'd18,
    parameter id_8  = 32'd60
) (
    input wand id_0,
    output wire id_1,
    input wand id_2,
    input wand id_3,
    output wor id_4,
    input wire id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wand _id_8,
    output wor id_9
    , id_20,
    output supply0 id_10,
    input uwire id_11,
    input tri id_12,
    output wand id_13,
    input supply0 _id_14#(.id_21(1)),
    input wire id_15,
    input tri0 id_16,
    input tri id_17,
    input wand id_18
);
  assign id_21 = id_2 + &id_18;
  wire [id_8 : id_14] id_22, id_23, id_24, id_25;
  module_0 modCall_1 (
      id_0,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
