ABADIR, M., AND BREUER, M. 1985. A knowledge-based system for designing testable VLSI chips. IEEE Des. Test Comput. (Aug.), 56-68.
ABRAMOVICI, M., BREUER, M., AND FRIEDMAN, A. 1990. Digital Systems Testing and Testable Design. IEEE Press, Los Alamitos, Calif.
LaNae J. Avra, Allocation and Assignment in High-Level Synthesis for Self-Testable Data Paths, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.463-472, October 26-30, 1991
LaNae J. Avra , Laurent Gerbaux , Jean Giomi , Francoise Martinolle , Edward J. McCluskey, A Synthesis-for-Test Design System, Stanford University, Stanford, CA, 1994
BOOK, D. 1996. G10-p Cell-Based ASIC Products. LSI Logic Corp.
A. P. Chandrakasan , M. Potkonjak , R. Mehra , J. Rabaey , R. W. Brodersen, Optimizing power using transformations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.1, p.12-31, November 2006[doi>10.1109/43.363126]
Sujit Dey , Miodrag Potkonjak, Transforming Behavioral Specifications to Facilitate Synthesis of Testable Designs, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.184-193, October 02-06, 1994
DUTT,N.,AND RAMACHANDRAN, C. 1992. Benchmarks for the 1992 high-level synthesis workshop. Tech. Report 92-107, Univ. of California, Irvine. Irvine, Calif.
Lisa Guerra , Miodrag Potkonjak , Jan Rabaey, High level synthesis for reconfigurable datapath structures, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.26-29, November 07-11, 1993, Santa Clara, California, USA
Haidar Harmanani , Christos A. Papachristou, An improved method for RTL synthesis with testability tradeoffs, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.30-35, November 07-11, 1993, Santa Clara, California, USA
Andrzej Krasniewski, Can Redundancy Enhance Testability?, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.483-491, October 26-30, 1991
R. Karri , A. Orailoglu, Transformation-based high-level synthesis of fault-tolerant ASICs, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.662-665, June 08-12, 1992, Anaheim, California, USA
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
R. Moreno , R. Hermida , M. Fernández, Register estimation in unscheduled dataflow graphs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.3, p.396-403, July 1996[doi>10.1145/234860.234866]
Christos A. Papachristou , Scott Chiu , Haidar Harmanani, A data path synthesis method for self-testable designs, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.378-384, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127698]
Ishwar Parulkar , Melvin A. Brever, Optimization of bist resources during high-level synthesis, University of Southern California, Los Angeles, CA, 1998
I. Parulkar , S. K. Gupta , M. A. Breuer, Scheduling and module assignment for reducing BIST resources, Proceedings of the conference on Design, automation and test in Europe, p.66-73, February 23-26, 1998, Le Palais des Congrés de Paris, France
Ishwar Parulkar , Sandeep K. Gupta , Melvin A. Breuer, Allocation Techniques for Reducing BIST Area Overhead ofData Paths, Journal of Electronic Testing: Theory and Applications, v.13 n.2, p.149-166, Oct. 1998[doi>10.1023/A:1008357805049]
POTKONJAK, M., AND RABAEY, J. 1994. Optimizing resource utilization using transformations. IEEE Trans. Comput. Aided Des. 13, 3 (Mar.), 277-292.
