--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf
UCF_Constraints.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: DCM_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: DCM_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: DCM_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: DCM_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: DCM_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: DCM_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: DCM_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCM_inst_clkout1 = PERIOD TIMEGRP "DCM_inst_clkout1" 
TS_sys_clk_pin *         0.142857143 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1405 paths analyzed, 239 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.783ns.
--------------------------------------------------------------------------------

Paths for end point uart_handler/UART_TX_Buffer_2 (SLICE_X13Y52.A5), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/bcd_min1_1 (FF)
  Destination:          uart_handler/UART_TX_Buffer_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.670ns (1.380 - 2.050)
  Source Clock:         clk_5M rising at 400.000ns
  Destination Clock:    clk_7M rising at 420.000ns
  Clock Uncertainty:    0.324ns

  Clock Uncertainty:          0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/bcd_min1_1 to uart_handler/UART_TX_Buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.BQ      Tcko                  0.476   Inst_RTC_driver/bcd_min1<3>
                                                       Inst_RTC_driver/bcd_min1_1
    SLICE_X12Y54.C4      net (fanout=5)        1.672   Inst_RTC_driver/bcd_min1<1>
    SLICE_X12Y54.C       Tilo                  0.255   Inst_RTC_driver/bcd_min2<3>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT31
    SLICE_X13Y52.B4      net (fanout=1)        0.567   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT3
    SLICE_X13Y52.B       Tilo                  0.259   uart_handler/UART_TX_Buffer<3>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT32
    SLICE_X13Y52.A5      net (fanout=1)        0.230   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT32
    SLICE_X13Y52.CLK     Tas                   0.373   uart_handler/UART_TX_Buffer<3>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT34
                                                       uart_handler/UART_TX_Buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      3.832ns (1.363ns logic, 2.469ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/bcd_sec2_1 (FF)
  Destination:          uart_handler/UART_TX_Buffer_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.673ns (1.380 - 2.053)
  Source Clock:         clk_5M rising at 400.000ns
  Destination Clock:    clk_7M rising at 420.000ns
  Clock Uncertainty:    0.324ns

  Clock Uncertainty:          0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/bcd_sec2_1 to uart_handler/UART_TX_Buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.BQ      Tcko                  0.430   Inst_RTC_driver/bcd_sec2<3>
                                                       Inst_RTC_driver/bcd_sec2_1
    SLICE_X12Y54.C5      net (fanout=2)        1.080   Inst_RTC_driver/bcd_sec2<1>
    SLICE_X12Y54.C       Tilo                  0.255   Inst_RTC_driver/bcd_min2<3>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT31
    SLICE_X13Y52.B4      net (fanout=1)        0.567   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT3
    SLICE_X13Y52.B       Tilo                  0.259   uart_handler/UART_TX_Buffer<3>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT32
    SLICE_X13Y52.A5      net (fanout=1)        0.230   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT32
    SLICE_X13Y52.CLK     Tas                   0.373   uart_handler/UART_TX_Buffer<3>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT34
                                                       uart_handler/UART_TX_Buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (1.317ns logic, 1.877ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/bcd_min2_1 (FF)
  Destination:          uart_handler/UART_TX_Buffer_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.639ns (1.380 - 2.019)
  Source Clock:         clk_5M rising at 400.000ns
  Destination Clock:    clk_7M rising at 420.000ns
  Clock Uncertainty:    0.324ns

  Clock Uncertainty:          0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/bcd_min2_1 to uart_handler/UART_TX_Buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.BQ      Tcko                  0.525   Inst_RTC_driver/bcd_min2<3>
                                                       Inst_RTC_driver/bcd_min2_1
    SLICE_X12Y54.C6      net (fanout=3)        0.346   Inst_RTC_driver/bcd_min2<1>
    SLICE_X12Y54.C       Tilo                  0.255   Inst_RTC_driver/bcd_min2<3>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT31
    SLICE_X13Y52.B4      net (fanout=1)        0.567   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT3
    SLICE_X13Y52.B       Tilo                  0.259   uart_handler/UART_TX_Buffer<3>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT32
    SLICE_X13Y52.A5      net (fanout=1)        0.230   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT32
    SLICE_X13Y52.CLK     Tas                   0.373   uart_handler/UART_TX_Buffer<3>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT34
                                                       uart_handler/UART_TX_Buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (1.412ns logic, 1.143ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point uart_handler/UART_TX_Buffer_4 (SLICE_X13Y50.A6), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/bcd_sec2_3 (FF)
  Destination:          uart_handler/UART_TX_Buffer_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 3)
  Clock Path Skew:      -0.669ns (1.384 - 2.053)
  Source Clock:         clk_5M rising at 400.000ns
  Destination Clock:    clk_7M rising at 420.000ns
  Clock Uncertainty:    0.324ns

  Clock Uncertainty:          0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/bcd_sec2_3 to uart_handler/UART_TX_Buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.DQ      Tcko                  0.430   Inst_RTC_driver/bcd_sec2<3>
                                                       Inst_RTC_driver/bcd_sec2_3
    SLICE_X13Y54.B3      net (fanout=2)        1.326   Inst_RTC_driver/bcd_sec2<3>
    SLICE_X13Y54.B       Tilo                  0.259   Inst_RTC_driver/RTC_dat<15>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT52
    SLICE_X13Y54.A5      net (fanout=1)        0.230   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT51
    SLICE_X13Y54.A       Tilo                  0.259   Inst_RTC_driver/RTC_dat<15>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT53
    SLICE_X13Y50.A6      net (fanout=1)        0.572   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT52
    SLICE_X13Y50.CLK     Tas                   0.373   uart_handler/UART_TX_Buffer<6>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT54
                                                       uart_handler/UART_TX_Buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (1.321ns logic, 2.128ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/bcd_min1_3 (FF)
  Destination:          uart_handler/UART_TX_Buffer_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.375ns (Levels of Logic = 2)
  Clock Path Skew:      -0.666ns (1.384 - 2.050)
  Source Clock:         clk_5M rising at 400.000ns
  Destination Clock:    clk_7M rising at 420.000ns
  Clock Uncertainty:    0.324ns

  Clock Uncertainty:          0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/bcd_min1_3 to uart_handler/UART_TX_Buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.DQ      Tcko                  0.476   Inst_RTC_driver/bcd_min1<3>
                                                       Inst_RTC_driver/bcd_min1_3
    SLICE_X13Y54.A3      net (fanout=3)        1.695   Inst_RTC_driver/bcd_min1<3>
    SLICE_X13Y54.A       Tilo                  0.259   Inst_RTC_driver/RTC_dat<15>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT53
    SLICE_X13Y50.A6      net (fanout=1)        0.572   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT52
    SLICE_X13Y50.CLK     Tas                   0.373   uart_handler/UART_TX_Buffer<6>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT54
                                                       uart_handler/UART_TX_Buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.108ns logic, 2.267ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/bcd_min2_3 (FF)
  Destination:          uart_handler/UART_TX_Buffer_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.635ns (1.384 - 2.019)
  Source Clock:         clk_5M rising at 400.000ns
  Destination Clock:    clk_7M rising at 420.000ns
  Clock Uncertainty:    0.324ns

  Clock Uncertainty:          0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/bcd_min2_3 to uart_handler/UART_TX_Buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.525   Inst_RTC_driver/bcd_min2<3>
                                                       Inst_RTC_driver/bcd_min2_3
    SLICE_X13Y54.B2      net (fanout=3)        0.561   Inst_RTC_driver/bcd_min2<3>
    SLICE_X13Y54.B       Tilo                  0.259   Inst_RTC_driver/RTC_dat<15>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT52
    SLICE_X13Y54.A5      net (fanout=1)        0.230   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT51
    SLICE_X13Y54.A       Tilo                  0.259   Inst_RTC_driver/RTC_dat<15>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT53
    SLICE_X13Y50.A6      net (fanout=1)        0.572   uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT52
    SLICE_X13Y50.CLK     Tas                   0.373   uart_handler/UART_TX_Buffer<6>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT54
                                                       uart_handler/UART_TX_Buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (1.416ns logic, 1.363ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_handler/UART_TX_Buffer_1 (SLICE_X12Y52.B1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/bcd_min2_0 (FF)
  Destination:          uart_handler/UART_TX_Buffer_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.639ns (1.380 - 2.019)
  Source Clock:         clk_5M rising at 400.000ns
  Destination Clock:    clk_7M rising at 420.000ns
  Clock Uncertainty:    0.324ns

  Clock Uncertainty:          0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/bcd_min2_0 to uart_handler/UART_TX_Buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.AQ      Tcko                  0.525   Inst_RTC_driver/bcd_min2<3>
                                                       Inst_RTC_driver/bcd_min2_0
    SLICE_X13Y53.D4      net (fanout=3)        1.204   Inst_RTC_driver/bcd_min2<0>
    SLICE_X13Y53.D       Tilo                  0.259   N75
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT24_SW0
    SLICE_X12Y52.B1      net (fanout=1)        0.718   N75
    SLICE_X12Y52.CLK     Tas                   0.339   uart_handler/UART_TX_Buffer<1>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT24
                                                       uart_handler/UART_TX_Buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (1.123ns logic, 1.922ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/bcd_sec1_0 (FF)
  Destination:          uart_handler/UART_TX_Buffer_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.728ns (Levels of Logic = 2)
  Clock Path Skew:      -0.642ns (1.380 - 2.022)
  Source Clock:         clk_5M rising at 400.000ns
  Destination Clock:    clk_7M rising at 420.000ns
  Clock Uncertainty:    0.324ns

  Clock Uncertainty:          0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/bcd_sec1_0 to uart_handler/UART_TX_Buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.AQ      Tcko                  0.430   Inst_RTC_driver/bcd_sec1<3>
                                                       Inst_RTC_driver/bcd_sec1_0
    SLICE_X13Y53.D1      net (fanout=2)        0.982   Inst_RTC_driver/bcd_sec1<0>
    SLICE_X13Y53.D       Tilo                  0.259   N75
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT24_SW0
    SLICE_X12Y52.B1      net (fanout=1)        0.718   N75
    SLICE_X12Y52.CLK     Tas                   0.339   uart_handler/UART_TX_Buffer<1>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT24
                                                       uart_handler/UART_TX_Buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (1.028ns logic, 1.700ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/bcd_hour1_0 (FF)
  Destination:          uart_handler/UART_TX_Buffer_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.471ns (Levels of Logic = 2)
  Clock Path Skew:      -0.646ns (1.380 - 2.026)
  Source Clock:         clk_5M rising at 400.000ns
  Destination Clock:    clk_7M rising at 420.000ns
  Clock Uncertainty:    0.324ns

  Clock Uncertainty:          0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/bcd_hour1_0 to uart_handler/UART_TX_Buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   Inst_RTC_driver/bcd_hour1<3>
                                                       Inst_RTC_driver/bcd_hour1_0
    SLICE_X13Y53.D3      net (fanout=6)        0.630   Inst_RTC_driver/bcd_hour1<0>
    SLICE_X13Y53.D       Tilo                  0.259   N75
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT24_SW0
    SLICE_X12Y52.B1      net (fanout=1)        0.718   N75
    SLICE_X12Y52.CLK     Tas                   0.339   uart_handler/UART_TX_Buffer<1>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT24
                                                       uart_handler/UART_TX_Buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (1.123ns logic, 1.348ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCM_inst_clkout1 = PERIOD TIMEGRP "DCM_inst_clkout1" TS_sys_clk_pin *
        0.142857143 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_handler/UART_TX_Buffer_1 (SLICE_X12Y52.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_handler/UART_TX_Buffer_2 (FF)
  Destination:          uart_handler/UART_TX_Buffer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk_7M rising at 140.000ns
  Destination Clock:    clk_7M rising at 140.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_handler/UART_TX_Buffer_2 to uart_handler/UART_TX_Buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.AQ      Tcko                  0.198   uart_handler/UART_TX_Buffer<3>
                                                       uart_handler/UART_TX_Buffer_2
    SLICE_X12Y52.B6      net (fanout=1)        0.018   uart_handler/UART_TX_Buffer<2>
    SLICE_X12Y52.CLK     Tah         (-Th)    -0.197   uart_handler/UART_TX_Buffer<1>
                                                       uart_handler/Mmux_GND_10_o_byte_cntr[3]_mux_18_OUT24
                                                       uart_handler/UART_TX_Buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.395ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point uart_handler/uart_br_0 (SLICE_X18Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_handler/uart_br_0 (FF)
  Destination:          uart_handler/uart_br_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_7M rising at 140.000ns
  Destination Clock:    clk_7M rising at 140.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_handler/uart_br_0 to uart_handler/uart_br_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.200   uart_handler/uart_br<5>
                                                       uart_handler/uart_br_0
    SLICE_X18Y43.A6      net (fanout=8)        0.047   uart_handler/uart_br<0>
    SLICE_X18Y43.CLK     Tah         (-Th)    -0.190   uart_handler/uart_br<5>
                                                       uart_handler/Mcount_uart_br_xor<0>11_INV_0
                                                       uart_handler/uart_br_0
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.390ns logic, 0.047ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point uart_handler/byte_cntr_2 (SLICE_X14Y44.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_handler/byte_cntr_2 (FF)
  Destination:          uart_handler/byte_cntr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_7M rising at 140.000ns
  Destination Clock:    clk_7M rising at 140.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_handler/byte_cntr_2 to uart_handler/byte_cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.DQ      Tcko                  0.200   uart_handler/byte_cntr<2>
                                                       uart_handler/byte_cntr_2
    SLICE_X14Y44.D6      net (fanout=14)       0.048   uart_handler/byte_cntr<2>
    SLICE_X14Y44.CLK     Tah         (-Th)    -0.190   uart_handler/byte_cntr<2>
                                                       uart_handler/byte_cntr_2_rstpot
                                                       uart_handler/byte_cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.390ns logic, 0.048ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCM_inst_clkout1 = PERIOD TIMEGRP "DCM_inst_clkout1" TS_sys_clk_pin *
        0.142857143 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 137.334ns (period - min period limit)
  Period: 140.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DCM_inst/clkout2_buf/I0
  Logical resource: DCM_inst/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: DCM_inst/clkout1
--------------------------------------------------------------------------------
Slack: 139.520ns (period - min period limit)
  Period: 140.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: uart_handler/time_interval<3>/CLK
  Logical resource: uart_handler/time_interval_0/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_7M
--------------------------------------------------------------------------------
Slack: 139.520ns (period - min period limit)
  Period: 140.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: uart_handler/time_interval<3>/CLK
  Logical resource: uart_handler/time_interval_1/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_7M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCM_inst_clkout2 = PERIOD TIMEGRP "DCM_inst_clkout2" 
TS_sys_clk_pin * 0.1         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6579 paths analyzed, 723 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.989ns.
--------------------------------------------------------------------------------

Paths for end point Inst_RTC_driver/value_7 (SLICE_X3Y51.A4), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/hour_chng_cntdown_7 (FF)
  Destination:          Inst_RTC_driver/value_7 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.822ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.704 - 0.667)
  Source Clock:         clk_5M rising at 0.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/hour_chng_cntdown_7 to Inst_RTC_driver/value_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y46.DQ       Tcko                  0.430   Inst_RTC_driver/hour_chng_cntdown<7>
                                                       Inst_RTC_driver/hour_chng_cntdown_7
    SLICE_X3Y51.D2       net (fanout=3)        1.189   Inst_RTC_driver/hour_chng_cntdown<7>
    SLICE_X3Y51.D        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C1       net (fanout=8)        0.993   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C        Tilo                  0.259   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_not_equal_45_o_inv
                                                       Inst_RTC_driver/_n02511_SW0
    SLICE_X9Y52.D5       net (fanout=1)        1.097   N10
    SLICE_X9Y52.D        Tilo                  0.259   Inst_RTC_driver/value<6>
                                                       Inst_RTC_driver/_n02511
    SLICE_X3Y51.A4       net (fanout=8)        0.963   Inst_RTC_driver/_n0251
    SLICE_X3Y51.CLK      Tas                   0.373   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/value_7_rstpot
                                                       Inst_RTC_driver/value_7
    -------------------------------------------------  ---------------------------
    Total                                      5.822ns (1.580ns logic, 4.242ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/hour_chng_cntdown_6 (FF)
  Destination:          Inst_RTC_driver/value_7 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.620ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.704 - 0.667)
  Source Clock:         clk_5M rising at 0.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/hour_chng_cntdown_6 to Inst_RTC_driver/value_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y46.CQ       Tcko                  0.430   Inst_RTC_driver/hour_chng_cntdown<7>
                                                       Inst_RTC_driver/hour_chng_cntdown_6
    SLICE_X3Y51.D1       net (fanout=3)        0.987   Inst_RTC_driver/hour_chng_cntdown<6>
    SLICE_X3Y51.D        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C1       net (fanout=8)        0.993   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C        Tilo                  0.259   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_not_equal_45_o_inv
                                                       Inst_RTC_driver/_n02511_SW0
    SLICE_X9Y52.D5       net (fanout=1)        1.097   N10
    SLICE_X9Y52.D        Tilo                  0.259   Inst_RTC_driver/value<6>
                                                       Inst_RTC_driver/_n02511
    SLICE_X3Y51.A4       net (fanout=8)        0.963   Inst_RTC_driver/_n0251
    SLICE_X3Y51.CLK      Tas                   0.373   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/value_7_rstpot
                                                       Inst_RTC_driver/value_7
    -------------------------------------------------  ---------------------------
    Total                                      5.620ns (1.580ns logic, 4.040ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/hour_chng_cntdown_4 (FF)
  Destination:          Inst_RTC_driver/value_7 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.473ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.704 - 0.667)
  Source Clock:         clk_5M rising at 0.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/hour_chng_cntdown_4 to Inst_RTC_driver/value_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y46.AQ       Tcko                  0.430   Inst_RTC_driver/hour_chng_cntdown<7>
                                                       Inst_RTC_driver/hour_chng_cntdown_4
    SLICE_X3Y51.D3       net (fanout=3)        0.840   Inst_RTC_driver/hour_chng_cntdown<4>
    SLICE_X3Y51.D        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C1       net (fanout=8)        0.993   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C        Tilo                  0.259   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_not_equal_45_o_inv
                                                       Inst_RTC_driver/_n02511_SW0
    SLICE_X9Y52.D5       net (fanout=1)        1.097   N10
    SLICE_X9Y52.D        Tilo                  0.259   Inst_RTC_driver/value<6>
                                                       Inst_RTC_driver/_n02511
    SLICE_X3Y51.A4       net (fanout=8)        0.963   Inst_RTC_driver/_n0251
    SLICE_X3Y51.CLK      Tas                   0.373   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/value_7_rstpot
                                                       Inst_RTC_driver/value_7
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (1.580ns logic, 3.893ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_RTC_driver/value_1 (SLICE_X8Y53.B3), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/hour_chng_cntdown_7 (FF)
  Destination:          Inst_RTC_driver/value_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.476ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.685 - 0.667)
  Source Clock:         clk_5M rising at 0.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/hour_chng_cntdown_7 to Inst_RTC_driver/value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y46.DQ       Tcko                  0.430   Inst_RTC_driver/hour_chng_cntdown<7>
                                                       Inst_RTC_driver/hour_chng_cntdown_7
    SLICE_X3Y51.D2       net (fanout=3)        1.189   Inst_RTC_driver/hour_chng_cntdown<7>
    SLICE_X3Y51.D        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C1       net (fanout=8)        0.993   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C        Tilo                  0.259   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_not_equal_45_o_inv
                                                       Inst_RTC_driver/_n02511_SW0
    SLICE_X9Y52.D5       net (fanout=1)        1.097   N10
    SLICE_X9Y52.D        Tilo                  0.259   Inst_RTC_driver/value<6>
                                                       Inst_RTC_driver/_n02511
    SLICE_X8Y53.B3       net (fanout=8)        0.651   Inst_RTC_driver/_n0251
    SLICE_X8Y53.CLK      Tas                   0.339   Inst_RTC_driver/value<3>
                                                       Inst_RTC_driver/value_1_rstpot
                                                       Inst_RTC_driver/value_1
    -------------------------------------------------  ---------------------------
    Total                                      5.476ns (1.546ns logic, 3.930ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/hour_chng_cntdown_6 (FF)
  Destination:          Inst_RTC_driver/value_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.274ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.685 - 0.667)
  Source Clock:         clk_5M rising at 0.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/hour_chng_cntdown_6 to Inst_RTC_driver/value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y46.CQ       Tcko                  0.430   Inst_RTC_driver/hour_chng_cntdown<7>
                                                       Inst_RTC_driver/hour_chng_cntdown_6
    SLICE_X3Y51.D1       net (fanout=3)        0.987   Inst_RTC_driver/hour_chng_cntdown<6>
    SLICE_X3Y51.D        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C1       net (fanout=8)        0.993   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C        Tilo                  0.259   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_not_equal_45_o_inv
                                                       Inst_RTC_driver/_n02511_SW0
    SLICE_X9Y52.D5       net (fanout=1)        1.097   N10
    SLICE_X9Y52.D        Tilo                  0.259   Inst_RTC_driver/value<6>
                                                       Inst_RTC_driver/_n02511
    SLICE_X8Y53.B3       net (fanout=8)        0.651   Inst_RTC_driver/_n0251
    SLICE_X8Y53.CLK      Tas                   0.339   Inst_RTC_driver/value<3>
                                                       Inst_RTC_driver/value_1_rstpot
                                                       Inst_RTC_driver/value_1
    -------------------------------------------------  ---------------------------
    Total                                      5.274ns (1.546ns logic, 3.728ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/hour_chng_cntdown_4 (FF)
  Destination:          Inst_RTC_driver/value_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.127ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.685 - 0.667)
  Source Clock:         clk_5M rising at 0.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/hour_chng_cntdown_4 to Inst_RTC_driver/value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y46.AQ       Tcko                  0.430   Inst_RTC_driver/hour_chng_cntdown<7>
                                                       Inst_RTC_driver/hour_chng_cntdown_4
    SLICE_X3Y51.D3       net (fanout=3)        0.840   Inst_RTC_driver/hour_chng_cntdown<4>
    SLICE_X3Y51.D        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C1       net (fanout=8)        0.993   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>11
    SLICE_X3Y47.C        Tilo                  0.259   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_not_equal_45_o_inv
                                                       Inst_RTC_driver/_n02511_SW0
    SLICE_X9Y52.D5       net (fanout=1)        1.097   N10
    SLICE_X9Y52.D        Tilo                  0.259   Inst_RTC_driver/value<6>
                                                       Inst_RTC_driver/_n02511
    SLICE_X8Y53.B3       net (fanout=8)        0.651   Inst_RTC_driver/_n0251
    SLICE_X8Y53.CLK      Tas                   0.339   Inst_RTC_driver/value<3>
                                                       Inst_RTC_driver/value_1_rstpot
                                                       Inst_RTC_driver/value_1
    -------------------------------------------------  ---------------------------
    Total                                      5.127ns (1.546ns logic, 3.581ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_RTC_driver/value_0 (SLICE_X8Y53.A1), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/hour_chng_cntdown_9 (FF)
  Destination:          Inst_RTC_driver/value_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.685 - 0.668)
  Source Clock:         clk_5M rising at 0.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/hour_chng_cntdown_9 to Inst_RTC_driver/value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.BQ       Tcko                  0.525   Inst_RTC_driver/hour_chng_cntdown<11>
                                                       Inst_RTC_driver/hour_chng_cntdown_9
    SLICE_X3Y47.B2       net (fanout=3)        0.764   Inst_RTC_driver/hour_chng_cntdown<9>
    SLICE_X3Y47.B        Tilo                  0.259   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_not_equal_45_o_inv
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>12
    SLICE_X3Y51.C4       net (fanout=8)        1.082   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>12
    SLICE_X3Y51.C        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>14
    SLICE_X3Y51.B4       net (fanout=2)        0.361   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>1
    SLICE_X3Y51.B        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/_n0306_inv1
    SLICE_X8Y53.A1       net (fanout=8)        1.605   Inst_RTC_driver/_n0306_inv
    SLICE_X8Y53.CLK      Tas                   0.339   Inst_RTC_driver/value<3>
                                                       Inst_RTC_driver/value_0_rstpot
                                                       Inst_RTC_driver/value_0
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (1.641ns logic, 3.812ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/hour_chng_cntdown_12 (FF)
  Destination:          Inst_RTC_driver/value_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.318 - 0.358)
  Source Clock:         clk_5M rising at 0.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/hour_chng_cntdown_12 to Inst_RTC_driver/value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y48.AQ       Tcko                  0.430   Inst_RTC_driver/hour_chng_cntdown<15>
                                                       Inst_RTC_driver/hour_chng_cntdown_12
    SLICE_X3Y47.B1       net (fanout=3)        0.715   Inst_RTC_driver/hour_chng_cntdown<12>
    SLICE_X3Y47.B        Tilo                  0.259   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_not_equal_45_o_inv
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>12
    SLICE_X3Y51.C4       net (fanout=8)        1.082   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>12
    SLICE_X3Y51.C        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>14
    SLICE_X3Y51.B4       net (fanout=2)        0.361   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>1
    SLICE_X3Y51.B        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/_n0306_inv1
    SLICE_X8Y53.A1       net (fanout=8)        1.605   Inst_RTC_driver/_n0306_inv
    SLICE_X8Y53.CLK      Tas                   0.339   Inst_RTC_driver/value<3>
                                                       Inst_RTC_driver/value_0_rstpot
                                                       Inst_RTC_driver/value_0
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (1.546ns logic, 3.763ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RTC_driver/hour_chng_cntdown_10 (FF)
  Destination:          Inst_RTC_driver/value_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.280ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.685 - 0.668)
  Source Clock:         clk_5M rising at 0.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RTC_driver/hour_chng_cntdown_10 to Inst_RTC_driver/value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.CQ       Tcko                  0.525   Inst_RTC_driver/hour_chng_cntdown<11>
                                                       Inst_RTC_driver/hour_chng_cntdown_10
    SLICE_X3Y47.B3       net (fanout=3)        0.591   Inst_RTC_driver/hour_chng_cntdown<10>
    SLICE_X3Y47.B        Tilo                  0.259   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_not_equal_45_o_inv
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>12
    SLICE_X3Y51.C4       net (fanout=8)        1.082   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>12
    SLICE_X3Y51.C        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>14
    SLICE_X3Y51.B4       net (fanout=2)        0.361   Inst_RTC_driver/GND_13_o_hour_chng_cntdown[20]_equal_30_o<20>1
    SLICE_X3Y51.B        Tilo                  0.259   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/_n0306_inv1
    SLICE_X8Y53.A1       net (fanout=8)        1.605   Inst_RTC_driver/_n0306_inv
    SLICE_X8Y53.CLK      Tas                   0.339   Inst_RTC_driver/value<3>
                                                       Inst_RTC_driver/value_0_rstpot
                                                       Inst_RTC_driver/value_0
    -------------------------------------------------  ---------------------------
    Total                                      5.280ns (1.641ns logic, 3.639ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCM_inst_clkout2 = PERIOD TIMEGRP "DCM_inst_clkout2" TS_sys_clk_pin * 0.1
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_RTC_driver/value_7 (SLICE_X3Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_RTC_driver/value_7 (FF)
  Destination:          Inst_RTC_driver/value_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5M rising at 200.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_RTC_driver/value_7 to Inst_RTC_driver/value_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y51.AQ       Tcko                  0.198   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/value_7
    SLICE_X3Y51.A6       net (fanout=4)        0.023   Inst_RTC_driver/value<7>
    SLICE_X3Y51.CLK      Tah         (-Th)    -0.215   Inst_RTC_driver/value<7>
                                                       Inst_RTC_driver/value_7_rstpot
                                                       Inst_RTC_driver/value_7
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_RTC_driver/min_chng_cntdown_4 (SLICE_X1Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_RTC_driver/min_chng_cntdown_4 (FF)
  Destination:          Inst_RTC_driver/min_chng_cntdown_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5M rising at 200.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_RTC_driver/min_chng_cntdown_4 to Inst_RTC_driver/min_chng_cntdown_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.198   Inst_RTC_driver/min_chng_cntdown<7>
                                                       Inst_RTC_driver/min_chng_cntdown_4
    SLICE_X1Y52.A6       net (fanout=3)        0.032   Inst_RTC_driver/min_chng_cntdown<4>
    SLICE_X1Y52.CLK      Tah         (-Th)    -0.215   Inst_RTC_driver/min_chng_cntdown<7>
                                                       Inst_RTC_driver/min_chng_cntdown_4_rstpot
                                                       Inst_RTC_driver/min_chng_cntdown_4
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_RTC_driver/min_chng_cntdown_15 (SLICE_X1Y54.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_RTC_driver/min_chng_cntdown_15 (FF)
  Destination:          Inst_RTC_driver/min_chng_cntdown_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5M rising at 200.000ns
  Destination Clock:    clk_5M rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_RTC_driver/min_chng_cntdown_15 to Inst_RTC_driver/min_chng_cntdown_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.DQ       Tcko                  0.198   Inst_RTC_driver/min_chng_cntdown<15>
                                                       Inst_RTC_driver/min_chng_cntdown_15
    SLICE_X1Y54.D6       net (fanout=3)        0.032   Inst_RTC_driver/min_chng_cntdown<15>
    SLICE_X1Y54.CLK      Tah         (-Th)    -0.215   Inst_RTC_driver/min_chng_cntdown<15>
                                                       Inst_RTC_driver/min_chng_cntdown_15_rstpot
                                                       Inst_RTC_driver/min_chng_cntdown_15
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCM_inst_clkout2 = PERIOD TIMEGRP "DCM_inst_clkout2" TS_sys_clk_pin * 0.1
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 197.334ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DCM_inst/clkout3_buf/I0
  Logical resource: DCM_inst/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: DCM_inst/clkout2
--------------------------------------------------------------------------------
Slack: 199.520ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_RTC_driver/hour_chng_cntdown<11>/CLK
  Logical resource: Inst_RTC_driver/hour_chng_cntdown_8/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_5M
--------------------------------------------------------------------------------
Slack: 199.520ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_RTC_driver/hour_chng_cntdown<11>/CLK
  Logical resource: Inst_RTC_driver/hour_chng_cntdown_9/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_5M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|      4.826ns|            0|            0|            0|         7984|
| TS_DCM_inst_clkout1           |    140.000ns|     33.783ns|          N/A|            0|            0|         1405|            0|
| TS_DCM_inst_clkout2           |    200.000ns|      5.989ns|          N/A|            0|            0|         6579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    5.989|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7984 paths, 0 nets, and 1337 connections

Design statistics:
   Minimum period:  33.783ns{1}   (Maximum frequency:  29.601MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 24 00:23:10 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4666 MB



