library verilog;
use verilog.vl_types.all;
entity DMreg is
    port(
        clk             : in     vl_logic;
        DMout           : in     vl_logic_vector(31 downto 0);
        DRout           : out    vl_logic_vector(31 downto 0)
    );
end DMreg;
