# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3253 \
    name dp_matrix_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_15 \
    op interface \
    ports { dp_matrix_V_15_address0 { O 8 vector } dp_matrix_V_15_ce0 { O 1 bit } dp_matrix_V_15_we0 { O 1 bit } dp_matrix_V_15_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3254 \
    name dp_matrix_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_14 \
    op interface \
    ports { dp_matrix_V_14_address0 { O 8 vector } dp_matrix_V_14_ce0 { O 1 bit } dp_matrix_V_14_we0 { O 1 bit } dp_matrix_V_14_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3255 \
    name dp_matrix_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_13 \
    op interface \
    ports { dp_matrix_V_13_address0 { O 8 vector } dp_matrix_V_13_ce0 { O 1 bit } dp_matrix_V_13_we0 { O 1 bit } dp_matrix_V_13_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3256 \
    name dp_matrix_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_12 \
    op interface \
    ports { dp_matrix_V_12_address0 { O 8 vector } dp_matrix_V_12_ce0 { O 1 bit } dp_matrix_V_12_we0 { O 1 bit } dp_matrix_V_12_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3257 \
    name dp_matrix_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_11 \
    op interface \
    ports { dp_matrix_V_11_address0 { O 8 vector } dp_matrix_V_11_ce0 { O 1 bit } dp_matrix_V_11_we0 { O 1 bit } dp_matrix_V_11_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3258 \
    name dp_matrix_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_10 \
    op interface \
    ports { dp_matrix_V_10_address0 { O 8 vector } dp_matrix_V_10_ce0 { O 1 bit } dp_matrix_V_10_we0 { O 1 bit } dp_matrix_V_10_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3259 \
    name dp_matrix_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_9 \
    op interface \
    ports { dp_matrix_V_9_address0 { O 8 vector } dp_matrix_V_9_ce0 { O 1 bit } dp_matrix_V_9_we0 { O 1 bit } dp_matrix_V_9_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3260 \
    name dp_matrix_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_8 \
    op interface \
    ports { dp_matrix_V_8_address0 { O 8 vector } dp_matrix_V_8_ce0 { O 1 bit } dp_matrix_V_8_we0 { O 1 bit } dp_matrix_V_8_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3261 \
    name dp_matrix_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_7 \
    op interface \
    ports { dp_matrix_V_7_address0 { O 8 vector } dp_matrix_V_7_ce0 { O 1 bit } dp_matrix_V_7_we0 { O 1 bit } dp_matrix_V_7_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3262 \
    name dp_matrix_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_6 \
    op interface \
    ports { dp_matrix_V_6_address0 { O 8 vector } dp_matrix_V_6_ce0 { O 1 bit } dp_matrix_V_6_we0 { O 1 bit } dp_matrix_V_6_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3263 \
    name dp_matrix_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_5 \
    op interface \
    ports { dp_matrix_V_5_address0 { O 8 vector } dp_matrix_V_5_ce0 { O 1 bit } dp_matrix_V_5_we0 { O 1 bit } dp_matrix_V_5_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3264 \
    name dp_matrix_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_4 \
    op interface \
    ports { dp_matrix_V_4_address0 { O 8 vector } dp_matrix_V_4_ce0 { O 1 bit } dp_matrix_V_4_we0 { O 1 bit } dp_matrix_V_4_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3265 \
    name dp_matrix_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_3 \
    op interface \
    ports { dp_matrix_V_3_address0 { O 8 vector } dp_matrix_V_3_ce0 { O 1 bit } dp_matrix_V_3_we0 { O 1 bit } dp_matrix_V_3_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3266 \
    name dp_matrix_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_2 \
    op interface \
    ports { dp_matrix_V_2_address0 { O 8 vector } dp_matrix_V_2_ce0 { O 1 bit } dp_matrix_V_2_we0 { O 1 bit } dp_matrix_V_2_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3267 \
    name dp_matrix_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_1 \
    op interface \
    ports { dp_matrix_V_1_address0 { O 8 vector } dp_matrix_V_1_ce0 { O 1 bit } dp_matrix_V_1_we0 { O 1 bit } dp_matrix_V_1_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3284 \
    name dp_matrix_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V \
    op interface \
    ports { dp_matrix_V_address0 { O 8 vector } dp_matrix_V_ce0 { O 1 bit } dp_matrix_V_we0 { O 1 bit } dp_matrix_V_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3285 \
    name query_string_comp_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename query_string_comp_4 \
    op interface \
    ports { query_string_comp_4_address0 { O 6 vector } query_string_comp_4_ce0 { O 1 bit } query_string_comp_4_q0 { I 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'query_string_comp_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3350 \
    name last_pe_score_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename last_pe_score_4 \
    op interface \
    ports { last_pe_score_4_address0 { O 6 vector } last_pe_score_4_ce0 { O 1 bit } last_pe_score_4_we0 { O 1 bit } last_pe_score_4_d0 { O 10 vector } last_pe_score_4_address1 { O 6 vector } last_pe_score_4_ce1 { O 1 bit } last_pe_score_4_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'last_pe_score_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3351 \
    name last_pe_scoreIx_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename last_pe_scoreIx_4 \
    op interface \
    ports { last_pe_scoreIx_4_address0 { O 6 vector } last_pe_scoreIx_4_ce0 { O 1 bit } last_pe_scoreIx_4_we0 { O 1 bit } last_pe_scoreIx_4_d0 { O 10 vector } last_pe_scoreIx_4_address1 { O 6 vector } last_pe_scoreIx_4_ce1 { O 1 bit } last_pe_scoreIx_4_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'last_pe_scoreIx_4'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3189 \
    name dp_mem_4_2_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_0_load \
    op interface \
    ports { dp_mem_4_2_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3190 \
    name Ix_mem_4_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_0_load \
    op interface \
    ports { Ix_mem_4_1_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3191 \
    name Iy_mem_4_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_0_load \
    op interface \
    ports { Iy_mem_4_1_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3192 \
    name dp_mem_4_2_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_1_load \
    op interface \
    ports { dp_mem_4_2_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3193 \
    name Ix_mem_4_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_1_load \
    op interface \
    ports { Ix_mem_4_1_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3194 \
    name Iy_mem_4_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_1_load \
    op interface \
    ports { Iy_mem_4_1_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3195 \
    name dp_mem_4_2_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_2_load \
    op interface \
    ports { dp_mem_4_2_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3196 \
    name Ix_mem_4_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_2_load \
    op interface \
    ports { Ix_mem_4_1_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3197 \
    name Iy_mem_4_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_2_load \
    op interface \
    ports { Iy_mem_4_1_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3198 \
    name dp_mem_4_2_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_3_load \
    op interface \
    ports { dp_mem_4_2_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3199 \
    name Ix_mem_4_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_3_load \
    op interface \
    ports { Ix_mem_4_1_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3200 \
    name Iy_mem_4_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_3_load \
    op interface \
    ports { Iy_mem_4_1_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3201 \
    name dp_mem_4_2_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_4_load \
    op interface \
    ports { dp_mem_4_2_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3202 \
    name Ix_mem_4_1_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_4_load \
    op interface \
    ports { Ix_mem_4_1_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3203 \
    name Iy_mem_4_1_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_4_load \
    op interface \
    ports { Iy_mem_4_1_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3204 \
    name dp_mem_4_2_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_5_load \
    op interface \
    ports { dp_mem_4_2_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3205 \
    name Ix_mem_4_1_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_5_load \
    op interface \
    ports { Ix_mem_4_1_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3206 \
    name Iy_mem_4_1_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_5_load \
    op interface \
    ports { Iy_mem_4_1_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3207 \
    name dp_mem_4_2_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_6_load \
    op interface \
    ports { dp_mem_4_2_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3208 \
    name Ix_mem_4_1_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_6_load \
    op interface \
    ports { Ix_mem_4_1_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3209 \
    name Iy_mem_4_1_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_6_load \
    op interface \
    ports { Iy_mem_4_1_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3210 \
    name dp_mem_4_2_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_7_load \
    op interface \
    ports { dp_mem_4_2_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3211 \
    name Ix_mem_4_1_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_7_load \
    op interface \
    ports { Ix_mem_4_1_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3212 \
    name Iy_mem_4_1_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_7_load \
    op interface \
    ports { Iy_mem_4_1_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3213 \
    name dp_mem_4_2_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_8_load \
    op interface \
    ports { dp_mem_4_2_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3214 \
    name Ix_mem_4_1_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_8_load \
    op interface \
    ports { Ix_mem_4_1_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3215 \
    name Iy_mem_4_1_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_8_load \
    op interface \
    ports { Iy_mem_4_1_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3216 \
    name dp_mem_4_2_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_9_load \
    op interface \
    ports { dp_mem_4_2_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3217 \
    name Ix_mem_4_1_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_9_load \
    op interface \
    ports { Ix_mem_4_1_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3218 \
    name Iy_mem_4_1_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_9_load \
    op interface \
    ports { Iy_mem_4_1_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3219 \
    name dp_mem_4_2_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_10_load \
    op interface \
    ports { dp_mem_4_2_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3220 \
    name Ix_mem_4_1_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_10_load \
    op interface \
    ports { Ix_mem_4_1_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3221 \
    name Iy_mem_4_1_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_10_load \
    op interface \
    ports { Iy_mem_4_1_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3222 \
    name dp_mem_4_2_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_11_load \
    op interface \
    ports { dp_mem_4_2_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3223 \
    name Ix_mem_4_1_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_11_load \
    op interface \
    ports { Ix_mem_4_1_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3224 \
    name Iy_mem_4_1_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_11_load \
    op interface \
    ports { Iy_mem_4_1_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3225 \
    name dp_mem_4_2_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_12_load \
    op interface \
    ports { dp_mem_4_2_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3226 \
    name Ix_mem_4_1_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_12_load \
    op interface \
    ports { Ix_mem_4_1_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3227 \
    name Iy_mem_4_1_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_12_load \
    op interface \
    ports { Iy_mem_4_1_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3228 \
    name dp_mem_4_2_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_13_load \
    op interface \
    ports { dp_mem_4_2_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3229 \
    name Ix_mem_4_1_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_13_load \
    op interface \
    ports { Ix_mem_4_1_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3230 \
    name Iy_mem_4_1_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_13_load \
    op interface \
    ports { Iy_mem_4_1_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3231 \
    name dp_mem_4_2_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_14_load \
    op interface \
    ports { dp_mem_4_2_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3232 \
    name Ix_mem_4_1_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_14_load \
    op interface \
    ports { Ix_mem_4_1_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3233 \
    name Iy_mem_4_1_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_14_load \
    op interface \
    ports { Iy_mem_4_1_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3234 \
    name dp_mem_4_2_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_15_load \
    op interface \
    ports { dp_mem_4_2_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3235 \
    name Ix_mem_4_1_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_15_load \
    op interface \
    ports { Ix_mem_4_1_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3236 \
    name Iy_mem_4_1_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_15_load \
    op interface \
    ports { Iy_mem_4_1_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3237 \
    name local_query_V_114_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_114_reload \
    op interface \
    ports { local_query_V_114_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3238 \
    name local_query_V_113_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_113_reload \
    op interface \
    ports { local_query_V_113_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3239 \
    name local_query_V_112_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_112_reload \
    op interface \
    ports { local_query_V_112_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3240 \
    name local_query_V_111_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_111_reload \
    op interface \
    ports { local_query_V_111_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3241 \
    name local_query_V_110_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_110_reload \
    op interface \
    ports { local_query_V_110_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3242 \
    name local_query_V_109_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_109_reload \
    op interface \
    ports { local_query_V_109_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3243 \
    name local_query_V_108_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_108_reload \
    op interface \
    ports { local_query_V_108_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3244 \
    name local_query_V_107_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_107_reload \
    op interface \
    ports { local_query_V_107_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3245 \
    name local_query_V_106_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_106_reload \
    op interface \
    ports { local_query_V_106_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3246 \
    name local_query_V_105_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_105_reload \
    op interface \
    ports { local_query_V_105_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3247 \
    name local_query_V_104_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_104_reload \
    op interface \
    ports { local_query_V_104_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3248 \
    name local_query_V_103_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_103_reload \
    op interface \
    ports { local_query_V_103_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3249 \
    name local_query_V_102_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_102_reload \
    op interface \
    ports { local_query_V_102_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3250 \
    name local_query_V_101_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_101_reload \
    op interface \
    ports { local_query_V_101_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3251 \
    name local_query_V_100_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_100_reload \
    op interface \
    ports { local_query_V_100_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3252 \
    name local_query_V_99_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_99_reload \
    op interface \
    ports { local_query_V_99_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3268 \
    name dp_mem_4_1_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_0 \
    op interface \
    ports { dp_mem_4_1_0_i { I 10 vector } dp_mem_4_1_0_o { O 10 vector } dp_mem_4_1_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3269 \
    name dp_mem_4_1_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_1 \
    op interface \
    ports { dp_mem_4_1_1_i { I 10 vector } dp_mem_4_1_1_o { O 10 vector } dp_mem_4_1_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3270 \
    name dp_mem_4_1_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_2 \
    op interface \
    ports { dp_mem_4_1_2_i { I 10 vector } dp_mem_4_1_2_o { O 10 vector } dp_mem_4_1_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3271 \
    name dp_mem_4_1_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_3 \
    op interface \
    ports { dp_mem_4_1_3_i { I 10 vector } dp_mem_4_1_3_o { O 10 vector } dp_mem_4_1_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3272 \
    name dp_mem_4_1_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_4 \
    op interface \
    ports { dp_mem_4_1_4_i { I 10 vector } dp_mem_4_1_4_o { O 10 vector } dp_mem_4_1_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3273 \
    name dp_mem_4_1_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_5 \
    op interface \
    ports { dp_mem_4_1_5_i { I 10 vector } dp_mem_4_1_5_o { O 10 vector } dp_mem_4_1_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3274 \
    name dp_mem_4_1_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_6 \
    op interface \
    ports { dp_mem_4_1_6_i { I 10 vector } dp_mem_4_1_6_o { O 10 vector } dp_mem_4_1_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3275 \
    name dp_mem_4_1_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_7 \
    op interface \
    ports { dp_mem_4_1_7_i { I 10 vector } dp_mem_4_1_7_o { O 10 vector } dp_mem_4_1_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3276 \
    name dp_mem_4_1_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_8 \
    op interface \
    ports { dp_mem_4_1_8_i { I 10 vector } dp_mem_4_1_8_o { O 10 vector } dp_mem_4_1_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3277 \
    name dp_mem_4_1_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_9 \
    op interface \
    ports { dp_mem_4_1_9_i { I 10 vector } dp_mem_4_1_9_o { O 10 vector } dp_mem_4_1_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3278 \
    name dp_mem_4_1_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_10 \
    op interface \
    ports { dp_mem_4_1_10_i { I 10 vector } dp_mem_4_1_10_o { O 10 vector } dp_mem_4_1_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3279 \
    name dp_mem_4_1_11 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_11 \
    op interface \
    ports { dp_mem_4_1_11_i { I 10 vector } dp_mem_4_1_11_o { O 10 vector } dp_mem_4_1_11_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3280 \
    name dp_mem_4_1_12 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_12 \
    op interface \
    ports { dp_mem_4_1_12_i { I 10 vector } dp_mem_4_1_12_o { O 10 vector } dp_mem_4_1_12_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3281 \
    name dp_mem_4_1_13 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_13 \
    op interface \
    ports { dp_mem_4_1_13_i { I 10 vector } dp_mem_4_1_13_o { O 10 vector } dp_mem_4_1_13_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3282 \
    name dp_mem_4_1_14 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_14 \
    op interface \
    ports { dp_mem_4_1_14_i { I 10 vector } dp_mem_4_1_14_o { O 10 vector } dp_mem_4_1_14_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3283 \
    name dp_mem_4_1_15 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_1_15 \
    op interface \
    ports { dp_mem_4_1_15_i { I 10 vector } dp_mem_4_1_15_o { O 10 vector } dp_mem_4_1_15_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3286 \
    name local_reference_V_0_1217_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_1217_reload \
    op interface \
    ports { local_reference_V_0_1217_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3287 \
    name local_reference_V_1_1233_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_1233_reload \
    op interface \
    ports { local_reference_V_1_1233_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3288 \
    name local_reference_V_2_1248_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_1248_reload \
    op interface \
    ports { local_reference_V_2_1248_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3289 \
    name local_reference_V_3_1263_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_1263_reload \
    op interface \
    ports { local_reference_V_3_1263_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3290 \
    name local_reference_V_0_1_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_1_12_reload \
    op interface \
    ports { local_reference_V_0_1_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3291 \
    name local_reference_V_1_1_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_1_12_reload \
    op interface \
    ports { local_reference_V_1_1_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3292 \
    name local_reference_V_2_1_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_1_12_reload \
    op interface \
    ports { local_reference_V_2_1_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3293 \
    name local_reference_V_3_1_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_1_12_reload \
    op interface \
    ports { local_reference_V_3_1_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3294 \
    name local_reference_V_0_2_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_2_12_reload \
    op interface \
    ports { local_reference_V_0_2_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3295 \
    name local_reference_V_1_2_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_2_12_reload \
    op interface \
    ports { local_reference_V_1_2_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3296 \
    name local_reference_V_2_2_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_2_12_reload \
    op interface \
    ports { local_reference_V_2_2_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3297 \
    name local_reference_V_3_2_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_2_12_reload \
    op interface \
    ports { local_reference_V_3_2_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3298 \
    name local_reference_V_0_3_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_3_12_reload \
    op interface \
    ports { local_reference_V_0_3_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3299 \
    name local_reference_V_1_3_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_3_12_reload \
    op interface \
    ports { local_reference_V_1_3_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3300 \
    name local_reference_V_2_3_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_3_12_reload \
    op interface \
    ports { local_reference_V_2_3_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3301 \
    name local_reference_V_3_3_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_3_12_reload \
    op interface \
    ports { local_reference_V_3_3_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3302 \
    name local_reference_V_0_4_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_4_12_reload \
    op interface \
    ports { local_reference_V_0_4_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3303 \
    name local_reference_V_1_4_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_4_12_reload \
    op interface \
    ports { local_reference_V_1_4_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3304 \
    name local_reference_V_2_4_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_4_12_reload \
    op interface \
    ports { local_reference_V_2_4_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3305 \
    name local_reference_V_3_4_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_4_12_reload \
    op interface \
    ports { local_reference_V_3_4_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3306 \
    name local_reference_V_0_5_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_5_12_reload \
    op interface \
    ports { local_reference_V_0_5_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3307 \
    name local_reference_V_1_5_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_5_12_reload \
    op interface \
    ports { local_reference_V_1_5_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3308 \
    name local_reference_V_2_5_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_5_12_reload \
    op interface \
    ports { local_reference_V_2_5_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3309 \
    name local_reference_V_3_5_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_5_12_reload \
    op interface \
    ports { local_reference_V_3_5_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3310 \
    name local_reference_V_0_6_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_6_12_reload \
    op interface \
    ports { local_reference_V_0_6_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3311 \
    name local_reference_V_1_6_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_6_12_reload \
    op interface \
    ports { local_reference_V_1_6_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3312 \
    name local_reference_V_2_6_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_6_12_reload \
    op interface \
    ports { local_reference_V_2_6_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3313 \
    name local_reference_V_3_6_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_6_12_reload \
    op interface \
    ports { local_reference_V_3_6_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3314 \
    name local_reference_V_0_7_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_7_12_reload \
    op interface \
    ports { local_reference_V_0_7_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3315 \
    name local_reference_V_1_7_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_7_12_reload \
    op interface \
    ports { local_reference_V_1_7_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3316 \
    name local_reference_V_2_7_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_7_12_reload \
    op interface \
    ports { local_reference_V_2_7_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3317 \
    name local_reference_V_3_7_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_7_12_reload \
    op interface \
    ports { local_reference_V_3_7_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3318 \
    name local_reference_V_0_8_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_8_12_reload \
    op interface \
    ports { local_reference_V_0_8_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3319 \
    name local_reference_V_1_8_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_8_12_reload \
    op interface \
    ports { local_reference_V_1_8_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3320 \
    name local_reference_V_2_8_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_8_12_reload \
    op interface \
    ports { local_reference_V_2_8_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3321 \
    name local_reference_V_3_8_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_8_12_reload \
    op interface \
    ports { local_reference_V_3_8_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3322 \
    name local_reference_V_0_9_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_9_12_reload \
    op interface \
    ports { local_reference_V_0_9_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3323 \
    name local_reference_V_1_9_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_9_12_reload \
    op interface \
    ports { local_reference_V_1_9_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3324 \
    name local_reference_V_2_9_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_9_12_reload \
    op interface \
    ports { local_reference_V_2_9_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3325 \
    name local_reference_V_3_9_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_9_12_reload \
    op interface \
    ports { local_reference_V_3_9_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3326 \
    name local_reference_V_0_10_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_10_12_reload \
    op interface \
    ports { local_reference_V_0_10_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3327 \
    name local_reference_V_1_10_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_10_12_reload \
    op interface \
    ports { local_reference_V_1_10_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3328 \
    name local_reference_V_2_10_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_10_12_reload \
    op interface \
    ports { local_reference_V_2_10_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3329 \
    name local_reference_V_3_10_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_10_12_reload \
    op interface \
    ports { local_reference_V_3_10_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3330 \
    name local_reference_V_0_11_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_11_12_reload \
    op interface \
    ports { local_reference_V_0_11_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3331 \
    name local_reference_V_1_11_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_11_12_reload \
    op interface \
    ports { local_reference_V_1_11_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3332 \
    name local_reference_V_2_11_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_11_12_reload \
    op interface \
    ports { local_reference_V_2_11_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3333 \
    name local_reference_V_3_11_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_11_12_reload \
    op interface \
    ports { local_reference_V_3_11_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3334 \
    name local_reference_V_0_12_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_12_12_reload \
    op interface \
    ports { local_reference_V_0_12_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3335 \
    name local_reference_V_1_12_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_12_12_reload \
    op interface \
    ports { local_reference_V_1_12_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3336 \
    name local_reference_V_2_12_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_12_12_reload \
    op interface \
    ports { local_reference_V_2_12_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3337 \
    name local_reference_V_3_12_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_12_12_reload \
    op interface \
    ports { local_reference_V_3_12_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3338 \
    name local_reference_V_0_13_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_13_12_reload \
    op interface \
    ports { local_reference_V_0_13_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3339 \
    name local_reference_V_1_13_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_13_12_reload \
    op interface \
    ports { local_reference_V_1_13_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3340 \
    name local_reference_V_2_13_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_13_12_reload \
    op interface \
    ports { local_reference_V_2_13_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3341 \
    name local_reference_V_3_13_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_13_12_reload \
    op interface \
    ports { local_reference_V_3_13_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3342 \
    name local_reference_V_0_14_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_14_12_reload \
    op interface \
    ports { local_reference_V_0_14_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3343 \
    name local_reference_V_1_14_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_14_12_reload \
    op interface \
    ports { local_reference_V_1_14_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3344 \
    name local_reference_V_2_14_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_14_12_reload \
    op interface \
    ports { local_reference_V_2_14_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3345 \
    name local_reference_V_3_14_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_14_12_reload \
    op interface \
    ports { local_reference_V_3_14_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3346 \
    name local_reference_V_0_15_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_15_12_reload \
    op interface \
    ports { local_reference_V_0_15_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3347 \
    name local_reference_V_1_15_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_15_12_reload \
    op interface \
    ports { local_reference_V_1_15_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3348 \
    name local_reference_V_2_15_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_15_12_reload \
    op interface \
    ports { local_reference_V_2_15_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3349 \
    name local_reference_V_3_15_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_15_12_reload \
    op interface \
    ports { local_reference_V_3_15_12_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3352 \
    name dp_mem_4_2_0_flag_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_4_2_0_flag_1_out \
    op interface \
    ports { dp_mem_4_2_0_flag_1_out { O 1 vector } dp_mem_4_2_0_flag_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3353 \
    name left_prev_V_90_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_90_out \
    op interface \
    ports { left_prev_V_90_out { O 10 vector } left_prev_V_90_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3354 \
    name Ix_prev_V_65_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_65_out \
    op interface \
    ports { Ix_prev_V_65_out { O 10 vector } Ix_prev_V_65_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3355 \
    name Iy_prev_V_64_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_64_out \
    op interface \
    ports { Iy_prev_V_64_out { O 10 vector } Iy_prev_V_64_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3356 \
    name left_prev_V_136_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_136_out \
    op interface \
    ports { left_prev_V_136_out { O 10 vector } left_prev_V_136_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3357 \
    name Ix_prev_V_66_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_66_out \
    op interface \
    ports { Ix_prev_V_66_out { O 10 vector } Ix_prev_V_66_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3358 \
    name Iy_prev_V_65_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_65_out \
    op interface \
    ports { Iy_prev_V_65_out { O 10 vector } Iy_prev_V_65_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3359 \
    name left_prev_V_137_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_137_out \
    op interface \
    ports { left_prev_V_137_out { O 10 vector } left_prev_V_137_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3360 \
    name Ix_prev_V_67_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_67_out \
    op interface \
    ports { Ix_prev_V_67_out { O 10 vector } Ix_prev_V_67_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3361 \
    name Iy_prev_V_66_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_66_out \
    op interface \
    ports { Iy_prev_V_66_out { O 10 vector } Iy_prev_V_66_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3362 \
    name left_prev_V_138_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_138_out \
    op interface \
    ports { left_prev_V_138_out { O 10 vector } left_prev_V_138_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3363 \
    name Ix_prev_V_68_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_68_out \
    op interface \
    ports { Ix_prev_V_68_out { O 10 vector } Ix_prev_V_68_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3364 \
    name Iy_prev_V_67_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_67_out \
    op interface \
    ports { Iy_prev_V_67_out { O 10 vector } Iy_prev_V_67_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3365 \
    name left_prev_V_139_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_139_out \
    op interface \
    ports { left_prev_V_139_out { O 10 vector } left_prev_V_139_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3366 \
    name Ix_prev_V_69_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_69_out \
    op interface \
    ports { Ix_prev_V_69_out { O 10 vector } Ix_prev_V_69_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3367 \
    name Iy_prev_V_68_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_68_out \
    op interface \
    ports { Iy_prev_V_68_out { O 10 vector } Iy_prev_V_68_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3368 \
    name left_prev_V_140_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_140_out \
    op interface \
    ports { left_prev_V_140_out { O 10 vector } left_prev_V_140_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3369 \
    name Ix_prev_V_70_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_70_out \
    op interface \
    ports { Ix_prev_V_70_out { O 10 vector } Ix_prev_V_70_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3370 \
    name Iy_prev_V_69_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_69_out \
    op interface \
    ports { Iy_prev_V_69_out { O 10 vector } Iy_prev_V_69_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3371 \
    name left_prev_V_141_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_141_out \
    op interface \
    ports { left_prev_V_141_out { O 10 vector } left_prev_V_141_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3372 \
    name Ix_prev_V_71_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_71_out \
    op interface \
    ports { Ix_prev_V_71_out { O 10 vector } Ix_prev_V_71_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3373 \
    name Iy_prev_V_70_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_70_out \
    op interface \
    ports { Iy_prev_V_70_out { O 10 vector } Iy_prev_V_70_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3374 \
    name left_prev_V_142_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_142_out \
    op interface \
    ports { left_prev_V_142_out { O 10 vector } left_prev_V_142_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3375 \
    name Ix_prev_V_72_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_72_out \
    op interface \
    ports { Ix_prev_V_72_out { O 10 vector } Ix_prev_V_72_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3376 \
    name Iy_prev_V_71_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_71_out \
    op interface \
    ports { Iy_prev_V_71_out { O 10 vector } Iy_prev_V_71_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3377 \
    name left_prev_V_143_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_143_out \
    op interface \
    ports { left_prev_V_143_out { O 10 vector } left_prev_V_143_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3378 \
    name Ix_prev_V_73_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_73_out \
    op interface \
    ports { Ix_prev_V_73_out { O 10 vector } Ix_prev_V_73_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3379 \
    name Iy_prev_V_72_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_72_out \
    op interface \
    ports { Iy_prev_V_72_out { O 10 vector } Iy_prev_V_72_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3380 \
    name left_prev_V_144_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_144_out \
    op interface \
    ports { left_prev_V_144_out { O 10 vector } left_prev_V_144_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3381 \
    name Ix_prev_V_74_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_74_out \
    op interface \
    ports { Ix_prev_V_74_out { O 10 vector } Ix_prev_V_74_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3382 \
    name Iy_prev_V_73_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_73_out \
    op interface \
    ports { Iy_prev_V_73_out { O 10 vector } Iy_prev_V_73_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3383 \
    name left_prev_V_145_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_145_out \
    op interface \
    ports { left_prev_V_145_out { O 10 vector } left_prev_V_145_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3384 \
    name Ix_prev_V_75_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_75_out \
    op interface \
    ports { Ix_prev_V_75_out { O 10 vector } Ix_prev_V_75_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3385 \
    name Iy_prev_V_74_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_74_out \
    op interface \
    ports { Iy_prev_V_74_out { O 10 vector } Iy_prev_V_74_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3386 \
    name left_prev_V_146_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_146_out \
    op interface \
    ports { left_prev_V_146_out { O 10 vector } left_prev_V_146_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3387 \
    name Ix_prev_V_76_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_76_out \
    op interface \
    ports { Ix_prev_V_76_out { O 10 vector } Ix_prev_V_76_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3388 \
    name Iy_prev_V_75_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_75_out \
    op interface \
    ports { Iy_prev_V_75_out { O 10 vector } Iy_prev_V_75_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3389 \
    name left_prev_V_147_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_147_out \
    op interface \
    ports { left_prev_V_147_out { O 10 vector } left_prev_V_147_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3390 \
    name Ix_prev_V_77_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_77_out \
    op interface \
    ports { Ix_prev_V_77_out { O 10 vector } Ix_prev_V_77_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3391 \
    name Iy_prev_V_76_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_76_out \
    op interface \
    ports { Iy_prev_V_76_out { O 10 vector } Iy_prev_V_76_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3392 \
    name left_prev_V_148_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_148_out \
    op interface \
    ports { left_prev_V_148_out { O 10 vector } left_prev_V_148_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3393 \
    name Ix_prev_V_78_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_78_out \
    op interface \
    ports { Ix_prev_V_78_out { O 10 vector } Ix_prev_V_78_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3394 \
    name Iy_prev_V_77_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_77_out \
    op interface \
    ports { Iy_prev_V_77_out { O 10 vector } Iy_prev_V_77_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3395 \
    name left_prev_V_149_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_149_out \
    op interface \
    ports { left_prev_V_149_out { O 10 vector } left_prev_V_149_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3396 \
    name Ix_prev_V_79_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_79_out \
    op interface \
    ports { Ix_prev_V_79_out { O 10 vector } Ix_prev_V_79_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3397 \
    name Iy_prev_V_78_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_78_out \
    op interface \
    ports { Iy_prev_V_78_out { O 10 vector } Iy_prev_V_78_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3398 \
    name left_prev_V_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_40_out \
    op interface \
    ports { left_prev_V_40_out { O 10 vector } left_prev_V_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3399 \
    name Ix_mem_4_1_15_loc_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_1_15_loc_1_out \
    op interface \
    ports { Ix_mem_4_1_15_loc_1_out { O 10 vector } Ix_mem_4_1_15_loc_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3400 \
    name Iy_mem_4_1_15_loc_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_1_15_loc_1_out \
    op interface \
    ports { Iy_mem_4_1_15_loc_1_out { O 10 vector } Iy_mem_4_1_15_loc_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3401 \
    name local_query_V_147_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_147_out \
    op interface \
    ports { local_query_V_147_out { O 2 vector } local_query_V_147_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3402 \
    name local_query_V_146_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_146_out \
    op interface \
    ports { local_query_V_146_out { O 2 vector } local_query_V_146_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3403 \
    name local_query_V_145_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_145_out \
    op interface \
    ports { local_query_V_145_out { O 2 vector } local_query_V_145_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3404 \
    name local_query_V_144_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_144_out \
    op interface \
    ports { local_query_V_144_out { O 2 vector } local_query_V_144_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3405 \
    name local_query_V_143_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_143_out \
    op interface \
    ports { local_query_V_143_out { O 2 vector } local_query_V_143_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3406 \
    name local_query_V_142_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_142_out \
    op interface \
    ports { local_query_V_142_out { O 2 vector } local_query_V_142_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3407 \
    name local_query_V_141_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_141_out \
    op interface \
    ports { local_query_V_141_out { O 2 vector } local_query_V_141_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3408 \
    name local_query_V_140_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_140_out \
    op interface \
    ports { local_query_V_140_out { O 2 vector } local_query_V_140_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3409 \
    name local_query_V_139_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_139_out \
    op interface \
    ports { local_query_V_139_out { O 2 vector } local_query_V_139_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3410 \
    name local_query_V_138_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_138_out \
    op interface \
    ports { local_query_V_138_out { O 2 vector } local_query_V_138_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3411 \
    name local_query_V_137_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_137_out \
    op interface \
    ports { local_query_V_137_out { O 2 vector } local_query_V_137_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3412 \
    name local_query_V_136_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_136_out \
    op interface \
    ports { local_query_V_136_out { O 2 vector } local_query_V_136_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3413 \
    name local_query_V_135_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_135_out \
    op interface \
    ports { local_query_V_135_out { O 2 vector } local_query_V_135_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3414 \
    name local_query_V_134_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_134_out \
    op interface \
    ports { local_query_V_134_out { O 2 vector } local_query_V_134_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3415 \
    name local_query_V_133_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_133_out \
    op interface \
    ports { local_query_V_133_out { O 2 vector } local_query_V_133_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3416 \
    name local_query_V_132_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_132_out \
    op interface \
    ports { local_query_V_132_out { O 2 vector } local_query_V_132_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3417 \
    name p_phi538_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi538_out \
    op interface \
    ports { p_phi538_out { O 10 vector } p_phi538_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3418 \
    name p_phi539_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi539_out \
    op interface \
    ports { p_phi539_out { O 10 vector } p_phi539_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3419 \
    name p_phi540_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi540_out \
    op interface \
    ports { p_phi540_out { O 10 vector } p_phi540_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3420 \
    name p_phi541_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi541_out \
    op interface \
    ports { p_phi541_out { O 10 vector } p_phi541_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3421 \
    name p_phi542_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi542_out \
    op interface \
    ports { p_phi542_out { O 10 vector } p_phi542_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3422 \
    name p_phi543_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi543_out \
    op interface \
    ports { p_phi543_out { O 10 vector } p_phi543_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3423 \
    name p_phi544_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi544_out \
    op interface \
    ports { p_phi544_out { O 10 vector } p_phi544_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3424 \
    name p_phi545_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi545_out \
    op interface \
    ports { p_phi545_out { O 10 vector } p_phi545_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3425 \
    name p_phi546_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi546_out \
    op interface \
    ports { p_phi546_out { O 10 vector } p_phi546_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3426 \
    name p_phi547_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi547_out \
    op interface \
    ports { p_phi547_out { O 10 vector } p_phi547_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3427 \
    name p_phi548_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi548_out \
    op interface \
    ports { p_phi548_out { O 10 vector } p_phi548_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3428 \
    name p_phi549_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi549_out \
    op interface \
    ports { p_phi549_out { O 10 vector } p_phi549_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3429 \
    name p_phi550_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi550_out \
    op interface \
    ports { p_phi550_out { O 10 vector } p_phi550_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3430 \
    name p_phi551_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi551_out \
    op interface \
    ports { p_phi551_out { O 10 vector } p_phi551_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3431 \
    name p_phi552_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi552_out \
    op interface \
    ports { p_phi552_out { O 10 vector } p_phi552_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3432 \
    name p_phi553_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi553_out \
    op interface \
    ports { p_phi553_out { O 10 vector } p_phi553_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3433 \
    name p_phi554_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi554_out \
    op interface \
    ports { p_phi554_out { O 10 vector } p_phi554_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3434 \
    name p_phi555_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi555_out \
    op interface \
    ports { p_phi555_out { O 10 vector } p_phi555_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3435 \
    name p_phi556_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi556_out \
    op interface \
    ports { p_phi556_out { O 10 vector } p_phi556_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3436 \
    name p_phi557_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi557_out \
    op interface \
    ports { p_phi557_out { O 10 vector } p_phi557_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3437 \
    name p_phi558_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi558_out \
    op interface \
    ports { p_phi558_out { O 10 vector } p_phi558_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3438 \
    name p_phi559_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi559_out \
    op interface \
    ports { p_phi559_out { O 10 vector } p_phi559_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3439 \
    name p_phi560_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi560_out \
    op interface \
    ports { p_phi560_out { O 10 vector } p_phi560_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3440 \
    name p_phi561_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi561_out \
    op interface \
    ports { p_phi561_out { O 10 vector } p_phi561_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3441 \
    name p_phi562_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi562_out \
    op interface \
    ports { p_phi562_out { O 10 vector } p_phi562_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3442 \
    name p_phi563_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi563_out \
    op interface \
    ports { p_phi563_out { O 10 vector } p_phi563_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3443 \
    name p_phi564_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi564_out \
    op interface \
    ports { p_phi564_out { O 10 vector } p_phi564_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3444 \
    name p_phi565_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi565_out \
    op interface \
    ports { p_phi565_out { O 10 vector } p_phi565_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3445 \
    name p_phi566_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi566_out \
    op interface \
    ports { p_phi566_out { O 10 vector } p_phi566_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3446 \
    name p_phi567_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi567_out \
    op interface \
    ports { p_phi567_out { O 10 vector } p_phi567_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3447 \
    name p_phi568_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi568_out \
    op interface \
    ports { p_phi568_out { O 10 vector } p_phi568_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3448 \
    name p_phi569_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi569_out \
    op interface \
    ports { p_phi569_out { O 10 vector } p_phi569_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3449 \
    name p_phi570_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi570_out \
    op interface \
    ports { p_phi570_out { O 10 vector } p_phi570_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3450 \
    name p_phi571_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi571_out \
    op interface \
    ports { p_phi571_out { O 10 vector } p_phi571_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3451 \
    name p_phi572_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi572_out \
    op interface \
    ports { p_phi572_out { O 10 vector } p_phi572_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3452 \
    name p_phi573_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi573_out \
    op interface \
    ports { p_phi573_out { O 10 vector } p_phi573_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3453 \
    name p_phi574_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi574_out \
    op interface \
    ports { p_phi574_out { O 10 vector } p_phi574_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3454 \
    name p_phi575_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi575_out \
    op interface \
    ports { p_phi575_out { O 10 vector } p_phi575_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3455 \
    name p_phi576_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi576_out \
    op interface \
    ports { p_phi576_out { O 10 vector } p_phi576_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3456 \
    name p_phi577_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi577_out \
    op interface \
    ports { p_phi577_out { O 10 vector } p_phi577_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3457 \
    name p_phi578_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi578_out \
    op interface \
    ports { p_phi578_out { O 10 vector } p_phi578_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3458 \
    name p_phi579_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi579_out \
    op interface \
    ports { p_phi579_out { O 10 vector } p_phi579_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3459 \
    name p_phi580_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi580_out \
    op interface \
    ports { p_phi580_out { O 10 vector } p_phi580_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3460 \
    name p_phi581_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi581_out \
    op interface \
    ports { p_phi581_out { O 10 vector } p_phi581_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3461 \
    name p_phi582_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi582_out \
    op interface \
    ports { p_phi582_out { O 10 vector } p_phi582_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3462 \
    name p_phi583_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi583_out \
    op interface \
    ports { p_phi583_out { O 10 vector } p_phi583_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3463 \
    name p_phi584_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi584_out \
    op interface \
    ports { p_phi584_out { O 10 vector } p_phi584_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3464 \
    name p_phi585_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi585_out \
    op interface \
    ports { p_phi585_out { O 10 vector } p_phi585_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName seq_align_multiple_flow_control_loop_pipe_sequential_init_U
set CompName seq_align_multiple_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix seq_align_multiple_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


