[library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
verilog = $MODEL_TECH/../verilog
vital2000 = $MODEL_TECH/../vital2000
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib
sv_std = $MODEL_TECH/../sv_std
mtiAvm = $MODEL_TECH/../avm
mtiOvm = $MODEL_TECH/../ovm-2.1.1
mtiUPF = $MODEL_TECH/../upf_lib
mtiPA = $MODEL_TECH/../pa_lib
floatfixlib = $MODEL_TECH/../floatfixlib
mc2_lib = $MODEL_TECH/../mc2_lib

secureip = C:/Xilinx/Vivado/compile_simlib/secureip
unisim = C:/Xilinx/Vivado/compile_simlib/unisim
unimacro = C:/Xilinx/Vivado/compile_simlib/unimacro
unifast = C:/Xilinx/Vivado/compile_simlib/unifast
unisims_ver = C:/Xilinx/Vivado/compile_simlib/unisims_ver
unimacro_ver = C:/Xilinx/Vivado/compile_simlib/unimacro_ver
unifast_ver = C:/Xilinx/Vivado/compile_simlib/unifast_ver
simprims_ver = C:/Xilinx/Vivado/compile_simlib/simprims_ver
xil_defaultlib = msim/xil_defaultlib
work = work
xbip_utils_v3_0_6 = msim/xbip_utils_v3_0_6
axi_utils_v2_0_2 = msim/axi_utils_v2_0_2
xbip_pipe_v3_0_2 = msim/xbip_pipe_v3_0_2
xbip_bram18k_v3_0_2 = msim/xbip_bram18k_v3_0_2
mult_gen_v12_0_11 = msim/mult_gen_v12_0_11
xbip_dsp48_wrapper_v3_0_4 = msim/xbip_dsp48_wrapper_v3_0_4
xbip_dsp48_addsub_v3_0_2 = msim/xbip_dsp48_addsub_v3_0_2
xbip_dsp48_multadd_v3_0_2 = msim/xbip_dsp48_multadd_v3_0_2
dds_compiler_v6_0_12 = msim/dds_compiler_v6_0_12
[Project]
; Warning -- Do not edit the project properties directly.
;            Property names are dynamic in nature and property
;            values have special syntax.  Changing property data directly
;            can result in a corrupt MPF file.  All project properties
;            can be modified through project window dialogs.
Project_Version = 6
Project_DefaultLib = work
Project_SortMethod = unused
Project_Files_Count = 4
Project_File_0 = Z:/Polyphase/BitMultiBlock.vhdl
Project_File_P_0 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1493296948 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 0 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 1 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_1 = Z:/Polyphase/Block24.txt
Project_File_P_1 = folder {Top Level} last_compile 0 compile_order -1 file_type txt group_id 0 dont_compile 1 ood 1
Project_File_2 = Z:/Polyphase/Block12.txt
Project_File_P_2 = folder {Top Level} last_compile 0 compile_order -1 file_type txt group_id 0 dont_compile 1 ood 1
Project_File_3 = Z:/Polyphase/FastFilter.vhdl
Project_File_P_3 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1493294390 vhdl_disableopt 0 vhdl_vital 0 cover_excludedefault 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_explicit 0 vhdl_showsource 0 vhdl_warn3 1 cover_covercells 0 vhdl_0InOptions {} vhdl_warn4 1 voptflow 1 cover_optlevel 3 vhdl_options {} vhdl_warn5 1 toggle - ood 0 cover_noshort 0 compile_to work compile_order 0 cover_nosub 0 dont_compile 0 vhdl_use93 2002
Project_Sim_Count = 0
Project_Folder_Count = 0
Echo_Compile_Output = 0
Save_Compile_Report = 1
Project_Opt_Count = 0
ForceSoftPaths = 0
ProjectStatusDelay = 5000
VERILOG_DoubleClick = Edit
VERILOG_CustomDoubleClick = 
SYSTEMVERILOG_DoubleClick = Edit
SYSTEMVERILOG_CustomDoubleClick = 
VHDL_DoubleClick = Edit
VHDL_CustomDoubleClick = 
PSL_DoubleClick = Edit
PSL_CustomDoubleClick = 
TEXT_DoubleClick = Edit
TEXT_CustomDoubleClick = 
SYSTEMC_DoubleClick = Edit
SYSTEMC_CustomDoubleClick = 
TCL_DoubleClick = Edit
TCL_CustomDoubleClick = 
MACRO_DoubleClick = Edit
MACRO_CustomDoubleClick = 
VCD_DoubleClick = Edit
VCD_CustomDoubleClick = 
SDF_DoubleClick = Edit
SDF_CustomDoubleClick = 
XML_DoubleClick = Edit
XML_CustomDoubleClick = 
LOGFILE_DoubleClick = Edit
LOGFILE_CustomDoubleClick = 
UCDB_DoubleClick = Edit
UCDB_CustomDoubleClick = 
TDB_DoubleClick = Edit
TDB_CustomDoubleClick = 
UPF_DoubleClick = Edit
UPF_CustomDoubleClick = 
PCF_DoubleClick = Edit
PCF_CustomDoubleClick = 
PROJECT_DoubleClick = Edit
PROJECT_CustomDoubleClick = 
VRM_DoubleClick = Edit
VRM_CustomDoubleClick = 
DEBUGDATABASE_DoubleClick = Edit
DEBUGDATABASE_CustomDoubleClick = 
DEBUGARCHIVE_DoubleClick = Edit
DEBUGARCHIVE_CustomDoubleClick = 
Project_Major_Version = 10
Project_Minor_Version = 5
[vsim]
RunLength = 10 us
