# Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile C:/Users/qiank/Desktop/FFT/FFT_verilog/fft.mpf
# Loading project fft
# Compile of usb_interface.v was successful.
# Compile of tb_usb_interface.sv was successful.
# Compile of fpga_fft_acc.v was successful.
# Compile of butterfly.v was successful.
# Compile of full_parallel_fft.v was successful.
# Compile of weight_buffer.v was successful.
# 6 compiles, 0 failed with no errors.
# Compile of usb_interface.v was successful.
# Compile of tb_usb_interface.sv was successful.
# Compile of fpga_fft_acc.v was successful.
# Compile of butterfly.v was successful.
# Compile of full_parallel_fft.v was successful.
# Compile of weight_buffer.v was successful.
# Compile of tb_fpga_fft_acc.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_fpga_fft_acc
# vsim -voptargs="+acc" work.tb_fpga_fft_acc 
# Start time: 17:24:16 on Jul 19,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "usb_interface(fast)".
# Loading sv_std.std
# Loading work.tb_fpga_fft_acc(fast)
# Loading work.fpga_fft_acc(fast)
# Loading work.usb_interface(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# ** Warning: (vsim-3015) C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/fpga_fft_acc/tb_fpga_fft_acc.sv(22): [PCDPC] - Port size (16) does not match connection size (1) for port 'fx2_db'. The port definition is at: C:/Users/qiank/Desktop/FFT/FFT_verilog/src/fpga_fft_acc/fpga_fft_acc.v(19).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpga_fft_acc/dut File: C:/Users/qiank/Desktop/FFT/FFT_verilog/src/fpga_fft_acc/fpga_fft_acc.v
# Compile of usb_interface.v was successful.
# Compile of tb_usb_interface.sv was successful.
# Compile of fpga_fft_acc.v was successful.
# Compile of butterfly.v was successful.
# Compile of full_parallel_fft.v was successful.
# Compile of weight_buffer.v was successful.
# Compile of tb_fpga_fft_acc.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_fpga_fft_acc
# vsim -voptargs="+acc" work.tb_fpga_fft_acc 
# Start time: 17:26:12 on Jul 19,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_fpga_fft_acc(fast)
# Loading work.fpga_fft_acc(fast)
# Loading work.usb_interface(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
add wave -position end  sim:/tb_fpga_fft_acc/NPOINT
add wave -position end  sim:/tb_fpga_fft_acc/clk
add wave -position end  sim:/tb_fpga_fft_acc/rst_n
add wave -position end  sim:/tb_fpga_fft_acc/fx2_flaga
add wave -position end  sim:/tb_fpga_fft_acc/fx2_flagb
add wave -position end  sim:/tb_fpga_fft_acc/fx2_flagc
add wave -position end  sim:/tb_fpga_fft_acc/fx2_flagd
add wave -position end  sim:/tb_fpga_fft_acc/fx2_slcs_n
add wave -position end  sim:/tb_fpga_fft_acc/fx2_slwr_n
add wave -position end  sim:/tb_fpga_fft_acc/fx2_slrd_n
add wave -position end  sim:/tb_fpga_fft_acc/fx2_sloe_n
add wave -position end  sim:/tb_fpga_fft_acc/fx2_pktend_n
add wave -position end  sim:/tb_fpga_fft_acc/fx2_a
add wave -position end  sim:/tb_fpga_fft_acc/fx2_db
add wave -position end  sim:/tb_fpga_fft_acc/fx2_db_din
add wave -position end  sim:/tb_fpga_fft_acc/din_fifo
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: qiank  Hostname: DESKTOP-9R5737C  ProcessID: 600
#           Attempting to use alternate WLF file "./wlftnzqee8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnzqee8
# Drop insertion failed: sim:/tb_fpga_fft_acc/din_fifo
# (vsim-4027) Logging is not supported for Queue item: /tb_fpga_fft_acc/din_fifo 
add wave -position end  sim:/tb_fpga_fft_acc/dut/u_fft/u_weight_buffer/weight_real
add wave -position end  sim:/tb_fpga_fft_acc/dut/u_fft/u_weight_buffer/weight_imag
run -all
# Compile of usb_interface.v was successful.
# Compile of tb_usb_interface.sv was successful.
# Compile of fpga_fft_acc.v was successful.
# Compile of butterfly.v was successful.
# Compile of full_parallel_fft.v was successful.
# Compile of weight_buffer.v was successful.
# Compile of tb_fpga_fft_acc.sv was successful.
# 7 compiles, 0 failed with no errors.
do script/fpga_test.do
# vsim -voptargs="+acc" work.tb_fpga_fft_acc 
# Start time: 17:33:11 on Jul 19,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "usb_interface(fast)".
# Loading sv_std.std
# Loading work.tb_fpga_fft_acc(fast)
# Loading work.fpga_fft_acc(fast)
# Loading work.usb_interface(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: qiank  Hostname: DESKTOP-9R5737C  ProcessID: 600
#           Attempting to use alternate WLF file "./wlftwqgxet".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwqgxet
# ** Error: (vsim-4027) Logging is not supported for Queue item: /tb_fpga_fft_acc/din_fifo 
# Error in macro ./script/fpga_test.do line 18
# (vsim-4027) Logging is not supported for Queue item: /tb_fpga_fft_acc/din_fifo 
#     while executing
# "add wave -position end  sim:/tb_fpga_fft_acc/NPOINT"
run -all
add wave -position end  sim:/tb_fpga_fft_acc/dut/u_usb_if/mode
do script/fpga_test.do
# vsim -voptargs="+acc" work.tb_fpga_fft_acc 
# Start time: 17:34:30 on Jul 19,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.tb_fpga_fft_acc(fast)
# Loading work.fpga_fft_acc(fast)
# Loading work.usb_interface(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: qiank  Hostname: DESKTOP-9R5737C  ProcessID: 600
#           Attempting to use alternate WLF file "./wlfthen90m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthen90m
run -all
# End time: 17:56:28 on Jul 19,2019, Elapsed time: 0:21:58
# Errors: 0, Warnings: 2
