<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7vx690t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="9A2BDAB106DA5D8A9815BE4DF9405F3A"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxcharisk_1[3]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxcharisk_1[2]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxcharisk_1[1]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxcharisk_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="9A2BDAB106DA5D8A9815BE4DF9405F3A"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[31]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[30]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[29]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[28]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[27]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[26]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[25]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[24]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[23]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[22]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[21]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[20]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[19]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[18]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[17]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[16]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[15]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[14]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[13]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[12]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[11]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[10]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[9]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[8]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[7]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[6]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[5]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[4]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[3]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[2]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[1]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdata_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="9A2BDAB106DA5D8A9815BE4DF9405F3A"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdisperr_1[3]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdisperr_1[2]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdisperr_1[1]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxdisperr_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="9A2BDAB106DA5D8A9815BE4DF9405F3A"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxnotintable_1[3]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxnotintable_1[2]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxnotintable_1[1]"/>
        <net name="design_1_wrapper_inst/design_1_i/system_ila_1/inst/SLOT_0_JESD204_RX_BUS_rxnotintable_1[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
