TimeQuest Timing Analyzer report for M3
Wed Jun 17 11:37:06 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Minimum Pulse Width: 'FPGA_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Setup Transfers
 22. Hold Transfers
 23. Report TCCS
 24. Report RSKM
 25. Unconstrained Paths
 26. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Wed Jun 17 11:37:05 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+------------------------------------------------+
; Fmax Summary                                   ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 9.39 MHz ; 9.39 MHz        ; FPGA_CLK   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -96.494 ; -96.494       ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 1.933 ; 0.000         ;
+----------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                           ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -96.494 ; host_itf:inst4|my_clk_cnt[0]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 107.402    ;
; -96.417 ; host_itf:inst4|my_clk_cnt[1]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 107.325    ;
; -96.332 ; host_itf:inst4|my_clk_cnt[2]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 107.240    ;
; -96.296 ; host_itf:inst4|my_clk_cnt[3]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 107.204    ;
; -96.161 ; host_itf:inst4|my_clk_cnt[4]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 107.069    ;
; -96.125 ; host_itf:inst4|my_clk_cnt[5]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 107.033    ;
; -96.039 ; host_itf:inst4|my_clk_cnt[6]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 106.947    ;
; -95.909 ; host_itf:inst4|my_clk_cnt[7]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 106.817    ;
; -95.762 ; host_itf:inst4|my_clk_cnt[8]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 106.670    ;
; -95.626 ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 106.534    ;
; -95.590 ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 106.498    ;
; -95.455 ; host_itf:inst4|my_clk_cnt[11]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 106.363    ;
; -95.419 ; host_itf:inst4|my_clk_cnt[12]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 106.327    ;
; -95.283 ; host_itf:inst4|my_clk_cnt[13]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 106.191    ;
; -95.197 ; host_itf:inst4|my_clk_cnt[14]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 106.105    ;
; -95.131 ; host_itf:inst4|my_clk_cnt[15]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.868      ; 106.039    ;
; -94.916 ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 105.833    ;
; -94.839 ; host_itf:inst4|my_clk_cnt[17]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 105.756    ;
; -94.754 ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 105.671    ;
; -94.718 ; host_itf:inst4|my_clk_cnt[19]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 105.635    ;
; -94.583 ; host_itf:inst4|my_clk_cnt[20]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 105.500    ;
; -94.547 ; host_itf:inst4|my_clk_cnt[21]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 105.464    ;
; -94.461 ; host_itf:inst4|my_clk_cnt[22]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 105.378    ;
; -94.331 ; host_itf:inst4|my_clk_cnt[23]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 105.248    ;
; -94.184 ; host_itf:inst4|my_clk_cnt[24]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 105.101    ;
; -94.048 ; host_itf:inst4|my_clk_cnt[25]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 104.965    ;
; -94.012 ; host_itf:inst4|my_clk_cnt[26]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 104.929    ;
; -93.877 ; host_itf:inst4|my_clk_cnt[27]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 104.794    ;
; -93.841 ; host_itf:inst4|my_clk_cnt[28]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 104.758    ;
; -93.705 ; host_itf:inst4|my_clk_cnt[29]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 104.622    ;
; -93.619 ; host_itf:inst4|my_clk_cnt[30]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 104.536    ;
; -92.716 ; host_itf:inst4|my_clk_cnt[31]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.877      ; 103.633    ;
; 1.023   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 9.017      ;
; 1.028   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 9.003      ;
; 1.062   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.978      ;
; 1.067   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.964      ;
; 1.259   ; host_itf:inst4|my_clk_cnt[8]                                                                                                        ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.772      ;
; 1.298   ; host_itf:inst4|my_clk_cnt[8]                                                                                                        ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.733      ;
; 1.378   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.662      ;
; 1.383   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.648      ;
; 1.453   ; host_itf:inst4|my_clk_cnt[13]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.578      ;
; 1.492   ; host_itf:inst4|my_clk_cnt[13]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.539      ;
; 1.614   ; host_itf:inst4|my_clk_cnt[8]                                                                                                        ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.417      ;
; 1.627   ; host_itf:inst4|my_clk_cnt[11]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.404      ;
; 1.652   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.379      ;
; 1.664   ; host_itf:inst4|my_clk_cnt[12]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.367      ;
; 1.666   ; host_itf:inst4|my_clk_cnt[11]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.365      ;
; 1.667   ; host_itf:inst4|my_clk_cnt[23]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.373      ;
; 1.691   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.340      ;
; 1.703   ; host_itf:inst4|my_clk_cnt[12]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.328      ;
; 1.706   ; host_itf:inst4|my_clk_cnt[23]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.334      ;
; 1.742   ; host_itf:inst4|my_clk_cnt[22]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.298      ;
; 1.774   ; host_itf:inst4|my_clk_cnt[17]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.266      ;
; 1.781   ; host_itf:inst4|my_clk_cnt[22]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.259      ;
; 1.808   ; host_itf:inst4|my_clk_cnt[13]                                                                                                       ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.223      ;
; 1.813   ; host_itf:inst4|my_clk_cnt[17]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.227      ;
; 1.914   ; host_itf:inst4|my_clk_cnt[20]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.126      ;
; 1.953   ; host_itf:inst4|my_clk_cnt[20]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.087      ;
; 1.956   ; host_itf:inst4|my_clk_cnt[24]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.084      ;
; 1.970   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.070      ;
; 1.982   ; host_itf:inst4|my_clk_cnt[11]                                                                                                       ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.049      ;
; 1.995   ; host_itf:inst4|my_clk_cnt[24]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.045      ;
; 2.007   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.024      ;
; 2.009   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.031      ;
; 2.019   ; host_itf:inst4|my_clk_cnt[12]                                                                                                       ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 8.012      ;
; 2.022   ; host_itf:inst4|my_clk_cnt[23]                                                                                                       ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.018      ;
; 2.026   ; host_itf:inst4|my_clk_cnt[31]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.014      ;
; 2.028   ; host_itf:inst4|my_clk_cnt[28]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 8.012      ;
; 2.042   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[25]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.998      ;
; 2.047   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[25]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 7.984      ;
; 2.049   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.991      ;
; 2.054   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 7.977      ;
; 2.057   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[17]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.983      ;
; 2.062   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[17]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 7.969      ;
; 2.065   ; host_itf:inst4|my_clk_cnt[31]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.975      ;
; 2.066   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[19]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.974      ;
; 2.067   ; host_itf:inst4|my_clk_cnt[28]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.973      ;
; 2.071   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[19]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 7.960      ;
; 2.094   ; host_itf:inst4|my_clk_cnt[21]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.946      ;
; 2.097   ; host_itf:inst4|my_clk_cnt[22]                                                                                                       ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.943      ;
; 2.129   ; host_itf:inst4|my_clk_cnt[17]                                                                                                       ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.911      ;
; 2.132   ; host_itf:inst4|my_clk_cnt[25]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.908      ;
; 2.133   ; host_itf:inst4|my_clk_cnt[21]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.907      ;
; 2.137   ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_smaller_dffe13[21]      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.002      ; 7.905      ;
; 2.141   ; host_itf:inst4|my_clk_cnt[19]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.899      ;
; 2.152   ; host_itf:inst4|my_clk_cnt[0]                                                                                                        ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 7.879      ;
; 2.171   ; host_itf:inst4|my_clk_cnt[25]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.869      ;
; 2.176   ; host_itf:inst4|my_clk_cnt[29]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.864      ;
; 2.177   ; host_itf:inst4|my_clk_cnt[26]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.863      ;
; 2.180   ; host_itf:inst4|my_clk_cnt[19]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.860      ;
; 2.184   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[13]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.009      ; 7.865      ;
; 2.189   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[13]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.851      ;
; 2.208   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[7]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.009      ; 7.841      ;
; 2.209   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[12]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.009      ; 7.840      ;
; 2.213   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[7]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.827      ;
; 2.214   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[12]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.826      ;
; 2.215   ; host_itf:inst4|my_clk_cnt[29]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.825      ;
; 2.216   ; host_itf:inst4|my_clk_cnt[26]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.824      ;
; 2.217   ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_leading_zeros_dffe31[0] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[8]             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.006     ; 7.817      ;
; 2.229   ; host_itf:inst4|my_clk_cnt[1]                                                                                                        ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 7.802      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst4|seg_clk                                                                                                                                                                                         ; host_itf:inst4|seg_clk                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst6|cnt_clk[0]                                                                                                                                                                                     ; processor:inst6|cnt_clk[0]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.733 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[5]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[5]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[1]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[1]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.039      ;
; 0.734 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_datab_nan_dffe12                                                                                 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe13                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[17]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[17]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe4                                                                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_out_dffe5                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_out_dffe5[4]                                                                                       ; processor:inst6|acc_dinb[27]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_res_dffe3[7]                                                                                       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_intermediate_res_dffe41[7]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[1]                                                                          ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[1]                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[10]                                                                                      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_out_dffe5[10]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ej:auto_generated|pad_cell_ffa[12]                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[12]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[8]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[8]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.737 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[22]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[22]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.739 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe14                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe1                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sticky_bit_dffe21                                                                                      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sticky_bit_dffe23                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe23                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe31                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.046      ;
; 0.740 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_amb_mux_dffe13                                                                                     ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_amb_mux_dffe14                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_is_not_zero_dffe3                                                                              ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_is_not_zero_dffe41                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[12]                                                                                      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_out_dffe5[12]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[4]                                                                          ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[4]                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe41                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe4                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ej:auto_generated|pad_cell_ffa[1]                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[1]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe23                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe31                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ej:auto_generated|pad_cell_ffa[9]                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[9]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[10]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[10]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[16]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[16]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_rounding_add_sub_result_reg[15]                                                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[15]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe27                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe21                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ej:auto_generated|pad_cell_ffa[8]                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[8]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ej:auto_generated|pad_cell_ffa[2]                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[2]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[17]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[17]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe1                                                                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe25                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe1                                                                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe25                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[0]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[0]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe27                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe21                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[18]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[18]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[9]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[9]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[2]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[2]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; processor:inst6|acc_dinb[7]                                                                                                                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[7]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[11]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[11]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[14]                                                                                      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_out_dffe5[14]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe3                                                                                     ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe41                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe23                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe31                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|rshift_distance_dffe13[3]                                                                              ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|rshift_distance_dffe14[3]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[3]                                                                          ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[3]                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_rounding_add_sub_result_reg[23]                                                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[22]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[4]                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_leading_zeros_dffe31[4]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[11]                                                                                      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_out_dffe5[11]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[13]                                                                                      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_out_dffe5[13]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[25]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe21[24]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[21]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[21]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[9]                                                                                       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_out_dffe5[9]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_res_dffe3                                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_res_dffe41                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]              ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_is_not_zero_dffe31                                                                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_is_not_zero_dffe3                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe25                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe2                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[8]                                                                          ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[8]                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|round_bit_dffe23                                                                                       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|round_bit_dffe31                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe27                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe21                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.752 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[20]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[20]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_rounding_add_sub_result_reg[21]                                                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[20]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; host_itf:inst4|my_clk_cnt[31]                                                                                                                                                                                  ; host_itf:inst4|my_clk_cnt[31]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; processor:inst6|cnt_clk[31]                                                                                                                                                                                    ; processor:inst6|cnt_clk[31]                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; processor:inst6|acc_dinb[3]                                                                                                                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[3]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[21]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[21]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.060      ;
; 0.754 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_rounding_add_sub_result_reg[21]                                                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[21]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; processor:inst6|acc_dinb[5]                                                                                                                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[5]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.061      ;
; 0.756 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_datab_infinite_dffe14                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe1                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.062      ;
; 0.759 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[23]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe21[22]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[24]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe21[23]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.066      ;
; 0.761 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|dffe3a[0]                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.067      ;
; 0.763 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe21[14]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[14]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.069      ;
; 0.767 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|dffe3a[1]                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.073      ;
; 0.767 ; processor:inst6|acc_dinb[6]                                                                                                                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[6]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.073      ;
; 0.768 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.074      ;
; 0.772 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe21[25]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[0]                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.078      ;
; 0.775 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe21[25]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[1]                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.081      ;
; 0.778 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe21[12]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[12]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.084      ;
; 0.780 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ej:auto_generated|pad_cell_ffa[5]                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[5]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.086      ;
; 0.811 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8vi:auto_generated|add_sub_regra[0]                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ej:auto_generated|pad_cell_ffa[6]                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.117      ;
; 0.863 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe21                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe23                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.169      ;
; 0.865 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_res_dffe41                                                                                        ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_res_dffe4                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.171      ;
; 0.867 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe31                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe3                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.173      ;
; 0.868 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_dffe31                                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_res_dffe3                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.174      ;
; 0.871 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe41                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe4                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.177      ;
; 0.871 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe3                                                                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe41                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.177      ;
; 0.872 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe31                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe3                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.178      ;
; 0.891 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe41                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe4                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.197      ;
; 0.891 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe2                                                                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe27                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.197      ;
; 0.893 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe21                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe23                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.199      ;
; 0.893 ; host_io:inst|re_dly                                                                                                                                                                                            ; host_io:inst|re_dly1                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.199      ;
; 0.895 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[20]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[20]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.201      ;
; 0.896 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[14]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[14]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.202      ;
; 0.897 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[9]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[9]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
; 0.899 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|rshift_distance_dffe13[4]                                                                              ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|rshift_distance_dffe14[4]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.205      ;
; 0.899 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[6]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|datab_man_dffe1[8]                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.205      ;
; 0.900 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[10]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[10]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.206      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0     ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0     ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1     ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1     ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0     ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0     ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1     ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1     ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a10                   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a10                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; XM0OEN    ; FPGA_CLK   ; -0.831 ; -0.831 ; Rise       ; FPGA_CLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; XM0OEN    ; FPGA_CLK   ; 1.097 ; 1.097 ; Rise       ; FPGA_CLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.348 ; 8.348 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.036 ; 8.036 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.348 ; 8.348 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.613 ; 7.613 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.613 ; 7.613 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.976 ; 7.976 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.348 ; 8.348 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.585 ; 7.585 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.585 ; 7.585 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.607 ; 7.607 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.348 ; 8.348 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.520 ; 7.520 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.520 ; 7.520 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.036 ; 8.036 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.572 ; 7.572 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.540 ; 7.540 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.593 ; 7.593 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.520 ; 7.520 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.036 ; 8.036 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.348 ; 8.348 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.613 ; 7.613 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.613 ; 7.613 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.976 ; 7.976 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.348 ; 8.348 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.585 ; 7.585 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.585 ; 7.585 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.607 ; 7.607 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.348 ; 8.348 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.520 ; 7.520 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.520 ; 7.520 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.036 ; 8.036 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.572 ; 7.572 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.540 ; 7.540 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.593 ; 7.593 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.425 ;    ;    ; 12.425 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.737 ;    ;    ; 12.737 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.002 ;    ;    ; 12.002 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.002 ;    ;    ; 12.002 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.365 ;    ;    ; 12.365 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.737 ;    ;    ; 12.737 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.974 ;    ;    ; 11.974 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.974 ;    ;    ; 11.974 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.996 ;    ;    ; 11.996 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.737 ;    ;    ; 12.737 ;
; CPLD_0     ; XM0_DATA[10] ; 11.909 ;    ;    ; 11.909 ;
; CPLD_0     ; XM0_DATA[11] ; 11.909 ;    ;    ; 11.909 ;
; CPLD_0     ; XM0_DATA[12] ; 12.425 ;    ;    ; 12.425 ;
; CPLD_0     ; XM0_DATA[13] ; 11.961 ;    ;    ; 11.961 ;
; CPLD_0     ; XM0_DATA[14] ; 11.929 ;    ;    ; 11.929 ;
; CPLD_0     ; XM0_DATA[15] ; 11.982 ;    ;    ; 11.982 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.436  ;    ;    ; 6.436  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.748  ;    ;    ; 6.748  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.013  ;    ;    ; 6.013  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.013  ;    ;    ; 6.013  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.376  ;    ;    ; 6.376  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.748  ;    ;    ; 6.748  ;
; XM0OEN     ; XM0_DATA[6]  ; 5.985  ;    ;    ; 5.985  ;
; XM0OEN     ; XM0_DATA[7]  ; 5.985  ;    ;    ; 5.985  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.007  ;    ;    ; 6.007  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.748  ;    ;    ; 6.748  ;
; XM0OEN     ; XM0_DATA[10] ; 5.920  ;    ;    ; 5.920  ;
; XM0OEN     ; XM0_DATA[11] ; 5.920  ;    ;    ; 5.920  ;
; XM0OEN     ; XM0_DATA[12] ; 6.436  ;    ;    ; 6.436  ;
; XM0OEN     ; XM0_DATA[13] ; 5.972  ;    ;    ; 5.972  ;
; XM0OEN     ; XM0_DATA[14] ; 5.940  ;    ;    ; 5.940  ;
; XM0OEN     ; XM0_DATA[15] ; 5.993  ;    ;    ; 5.993  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.425 ;    ;    ; 12.425 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.737 ;    ;    ; 12.737 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.002 ;    ;    ; 12.002 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.002 ;    ;    ; 12.002 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.365 ;    ;    ; 12.365 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.737 ;    ;    ; 12.737 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.974 ;    ;    ; 11.974 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.974 ;    ;    ; 11.974 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.996 ;    ;    ; 11.996 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.737 ;    ;    ; 12.737 ;
; CPLD_0     ; XM0_DATA[10] ; 11.909 ;    ;    ; 11.909 ;
; CPLD_0     ; XM0_DATA[11] ; 11.909 ;    ;    ; 11.909 ;
; CPLD_0     ; XM0_DATA[12] ; 12.425 ;    ;    ; 12.425 ;
; CPLD_0     ; XM0_DATA[13] ; 11.961 ;    ;    ; 11.961 ;
; CPLD_0     ; XM0_DATA[14] ; 11.929 ;    ;    ; 11.929 ;
; CPLD_0     ; XM0_DATA[15] ; 11.982 ;    ;    ; 11.982 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.436  ;    ;    ; 6.436  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.748  ;    ;    ; 6.748  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.013  ;    ;    ; 6.013  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.013  ;    ;    ; 6.013  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.376  ;    ;    ; 6.376  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.748  ;    ;    ; 6.748  ;
; XM0OEN     ; XM0_DATA[6]  ; 5.985  ;    ;    ; 5.985  ;
; XM0OEN     ; XM0_DATA[7]  ; 5.985  ;    ;    ; 5.985  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.007  ;    ;    ; 6.007  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.748  ;    ;    ; 6.748  ;
; XM0OEN     ; XM0_DATA[10] ; 5.920  ;    ;    ; 5.920  ;
; XM0OEN     ; XM0_DATA[11] ; 5.920  ;    ;    ; 5.920  ;
; XM0OEN     ; XM0_DATA[12] ; 6.436  ;    ;    ; 6.436  ;
; XM0OEN     ; XM0_DATA[13] ; 5.972  ;    ;    ; 5.972  ;
; XM0OEN     ; XM0_DATA[14] ; 5.940  ;    ;    ; 5.940  ;
; XM0OEN     ; XM0_DATA[15] ; 5.993  ;    ;    ; 5.993  ;
+------------+--------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 146   ; 146  ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Wed Jun 17 11:37:04 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst4|seg_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -96.494
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -96.494       -96.494 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 1.933
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.933         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Wed Jun 17 11:37:06 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


