verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/multiplier_12.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/adder_11.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/shifter_9.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/seven_seg_5.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/decoder_6.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/counter_4.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/cmp_10.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/boole_8.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/adder8bit_7.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/alu8bit_3.v"
verilog work "C:/Users/User/Documents/mojo/1DCO3/work/planAhead/1DCO3/1DCO3.srcs/sources_1/imports/verilog/mojo_top_0.v"
