

================================================================
== Vivado HLS Report for 'kern_enc'
================================================================
* Date:           Tue Nov  9 10:23:54 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        enc_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.814|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   23|    1|   23|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Lp6     |    9|    9|         2|          1|          1|     9|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 16 17 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.69>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %id), !map !114"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %in_V_data_V), !map !120"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_dest_V), !map !126"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !130"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_id_V), !map !134"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_V_user_V), !map !138"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_V_keep_V), !map !142"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %out_V_data_V), !map !146"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_dest_V), !map !150"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !154"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_id_V), !map !158"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_V_user_V), !map !162"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_V_keep_V), !map !166"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @kern_enc_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kern_enc.cpp:12]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, i8* %out_V_dest_V, i1* %out_V_last_V, i8* %out_V_id_V, i16* %out_V_user_V, i64* %out_V_keep_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kern_enc.cpp:13]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, i8* %in_V_dest_V, i1* %in_V_last_V, i8* %in_V_id_V, i16* %in_V_user_V, i64* %in_V_keep_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kern_enc.cpp:14]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%flag_load = load i32* @flag, align 4" [kern_enc.cpp:50]   --->   Operation 35 'load' 'flag_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %flag_load, i32 1, i32 31)" [kern_enc.cpp:50]   --->   Operation 36 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%icmp_ln50 = icmp slt i31 %tmp_2, 1" [kern_enc.cpp:50]   --->   Operation 37 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %0, label %4" [kern_enc.cpp:50]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%icmp_ln116 = icmp eq i32 %flag_load, 2" [kern_enc.cpp:116]   --->   Operation 39 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln50)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln116, label %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0, label %5" [kern_enc.cpp:116]   --->   Operation 40 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %flag_load, i32 2, i32 31)" [kern_enc.cpp:334]   --->   Operation 41 'partselect' 'tmp_3' <Predicate = (!icmp_ln50 & !icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%icmp_ln334 = icmp sgt i30 %tmp_3, 0" [kern_enc.cpp:334]   --->   Operation 42 'icmp' 'icmp_ln334' <Predicate = (!icmp_ln50 & !icmp_ln116)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.69ns)   --->   "br i1 %icmp_ln334, label %._crit_edge4536, label %._crit_edge4537" [kern_enc.cpp:334]   --->   Operation 43 'br' <Predicate = (!icmp_ln50 & !icmp_ln116)> <Delay = 0.69>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%keyT_V_load = load i128* @keyT_V, align 16" [kern_enc.cpp:126]   --->   Operation 44 'load' 'keyT_V_load' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i128 %keyT_V_load to i8" [kern_enc.cpp:126]   --->   Operation 45 'trunc' 'trunc_ln214' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 8, i32 15)" [kern_enc.cpp:126]   --->   Operation 46 'partselect' 'trunc_ln214_1' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln214_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 16, i32 23)" [kern_enc.cpp:126]   --->   Operation 47 'partselect' 'trunc_ln214_2' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln214_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 24, i32 31)" [kern_enc.cpp:126]   --->   Operation 48 'partselect' 'trunc_ln214_3' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln214_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 32, i32 39)" [kern_enc.cpp:126]   --->   Operation 49 'partselect' 'trunc_ln214_4' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln214_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 40, i32 47)" [kern_enc.cpp:126]   --->   Operation 50 'partselect' 'trunc_ln214_5' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln214_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 48, i32 55)" [kern_enc.cpp:126]   --->   Operation 51 'partselect' 'trunc_ln214_6' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln214_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 56, i32 63)" [kern_enc.cpp:126]   --->   Operation 52 'partselect' 'trunc_ln214_7' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln214_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 64, i32 71)" [kern_enc.cpp:126]   --->   Operation 53 'partselect' 'trunc_ln214_8' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln214_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 72, i32 79)" [kern_enc.cpp:126]   --->   Operation 54 'partselect' 'trunc_ln214_9' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln214_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 80, i32 87)" [kern_enc.cpp:126]   --->   Operation 55 'partselect' 'trunc_ln214_s' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln214_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 88, i32 95)" [kern_enc.cpp:126]   --->   Operation 56 'partselect' 'trunc_ln214_10' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln214_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 96, i32 103)" [kern_enc.cpp:126]   --->   Operation 57 'partselect' 'trunc_ln214_11' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln214_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 104, i32 111)" [kern_enc.cpp:126]   --->   Operation 58 'partselect' 'trunc_ln214_12' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln214_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 112, i32 119)" [kern_enc.cpp:126]   --->   Operation 59 'partselect' 'trunc_ln214_13' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln214_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 120, i32 127)" [kern_enc.cpp:126]   --->   Operation 60 'partselect' 'trunc_ln214_14' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.65ns)   --->   "store i128 0, i128* @keyT_V, align 16" [kern_enc.cpp:127]   --->   Operation 61 'store' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.65>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %trunc_ln214_3 to i64" [kern_enc.cpp:142]   --->   Operation 62 'zext' 'zext_ln544' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%SBOX_V_addr = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544" [kern_enc.cpp:142]   --->   Operation 63 'getelementptr' 'SBOX_V_addr' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%SBOX_V_load = load i8* %SBOX_V_addr, align 1" [kern_enc.cpp:142]   --->   Operation 64 'load' 'SBOX_V_load' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %trunc_ln214_2 to i64" [kern_enc.cpp:143]   --->   Operation 65 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%SBOX_V_addr_1 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_1" [kern_enc.cpp:143]   --->   Operation 66 'getelementptr' 'SBOX_V_addr_1' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%SBOX_V_load_1 = load i8* %SBOX_V_addr_1, align 1" [kern_enc.cpp:143]   --->   Operation 67 'load' 'SBOX_V_load_1' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %trunc_ln214_1 to i64" [kern_enc.cpp:144]   --->   Operation 68 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%SBOX_V_addr_2 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_2" [kern_enc.cpp:144]   --->   Operation 69 'getelementptr' 'SBOX_V_addr_2' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%SBOX_V_load_2 = load i8* %SBOX_V_addr_2, align 1" [kern_enc.cpp:144]   --->   Operation 70 'load' 'SBOX_V_load_2' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %trunc_ln214 to i64" [kern_enc.cpp:145]   --->   Operation 71 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%SBOX_V_addr_3 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_3" [kern_enc.cpp:145]   --->   Operation 72 'getelementptr' 'SBOX_V_addr_3' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%SBOX_V_load_3 = load i8* %SBOX_V_addr_3, align 1" [kern_enc.cpp:145]   --->   Operation 73 'load' 'SBOX_V_load_3' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i512P.i8P.i1P.i8P.i16P.i64P(i512* %in_V_data_V, i8* %in_V_dest_V, i1* %in_V_last_V, i8* %in_V_id_V, i16* %in_V_user_V, i64* %in_V_keep_V, i32 1)" [kern_enc.cpp:52]   --->   Operation 74 'nbreadreq' 'tmp' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 75 [1/1] (0.69ns)   --->   "br i1 %tmp, label %1, label %._crit_edge4536" [kern_enc.cpp:52]   --->   Operation 75 'br' <Predicate = (icmp_ln50)> <Delay = 0.69>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call { i512, i8, i1, i8, i16, i64 } @_ssdm_op_Read.axis.volatile.i512P.i8P.i1P.i8P.i16P.i64P(i512* %in_V_data_V, i8* %in_V_dest_V, i1* %in_V_last_V, i8* %in_V_id_V, i16* %in_V_user_V, i64* %in_V_keep_V)" [kern_enc.cpp:55]   --->   Operation 76 'read' 'empty' <Predicate = (icmp_ln50 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i8, i1, i8, i16, i64 } %empty, 0" [kern_enc.cpp:55]   --->   Operation 77 'extractvalue' 'tmp_data_V' <Predicate = (icmp_ln50 & tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i512, i8, i1, i8, i16, i64 } %empty, 3" [kern_enc.cpp:55]   --->   Operation 78 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln50 & tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.84ns)   --->   "%icmp_ln58 = icmp eq i8 %tmp_id_V, 0" [kern_enc.cpp:58]   --->   Operation 79 'icmp' 'icmp_ln58' <Predicate = (icmp_ln50 & tmp)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.65ns)   --->   "br i1 %icmp_ln58, label %2, label %._crit_edge4534" [kern_enc.cpp:58]   --->   Operation 80 'br' <Predicate = (icmp_ln50 & tmp)> <Delay = 0.65>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i512 %tmp_data_V to i128" [kern_enc.cpp:59]   --->   Operation 81 'trunc' 'trunc_ln209' <Predicate = (icmp_ln50 & tmp & icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.65ns)   --->   "store i128 %trunc_ln209, i128* @plainT_V, align 16" [kern_enc.cpp:59]   --->   Operation 82 'store' <Predicate = (icmp_ln50 & tmp & icmp_ln58)> <Delay = 0.65>
ST_1 : Operation 83 [1/1] (1.01ns)   --->   "%add_ln92 = add nsw i32 1, %flag_load" [kern_enc.cpp:92]   --->   Operation 83 'add' 'add_ln92' <Predicate = (icmp_ln50 & tmp & icmp_ln58)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.65ns)   --->   "br label %._crit_edge4534" [kern_enc.cpp:93]   --->   Operation 84 'br' <Predicate = (icmp_ln50 & tmp & icmp_ln58)> <Delay = 0.65>
ST_1 : Operation 85 [1/1] (0.84ns)   --->   "%icmp_ln94 = icmp eq i8 %tmp_id_V, 1" [kern_enc.cpp:94]   --->   Operation 85 'icmp' 'icmp_ln94' <Predicate = (icmp_ln50 & tmp)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.81>
ST_2 : Operation 86 [1/2] (1.23ns)   --->   "%SBOX_V_load = load i8* %SBOX_V_addr, align 1" [kern_enc.cpp:142]   --->   Operation 86 'load' 'SBOX_V_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%SBOX_V_load_1 = load i8* %SBOX_V_addr_1, align 1" [kern_enc.cpp:143]   --->   Operation 87 'load' 'SBOX_V_load_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%SBOX_V_load_2 = load i8* %SBOX_V_addr_2, align 1" [kern_enc.cpp:144]   --->   Operation 88 'load' 'SBOX_V_load_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%SBOX_V_load_3 = load i8* %SBOX_V_addr_3, align 1" [kern_enc.cpp:145]   --->   Operation 89 'load' 'SBOX_V_load_3' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357)   --->   "%xor_ln1357_144 = xor i8 %trunc_ln214_14, 1" [kern_enc.cpp:153]   --->   Operation 90 'xor' 'xor_ln1357_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357 = xor i8 %xor_ln1357_144, %SBOX_V_load_1" [kern_enc.cpp:153]   --->   Operation 91 'xor' 'xor_ln1357' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.33ns)   --->   "%xor_ln1357_1 = xor i8 %SBOX_V_load_2, %trunc_ln214_13" [kern_enc.cpp:154]   --->   Operation 92 'xor' 'xor_ln1357_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.33ns)   --->   "%xor_ln1357_2 = xor i8 %SBOX_V_load_3, %trunc_ln214_12" [kern_enc.cpp:155]   --->   Operation 93 'xor' 'xor_ln1357_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.33ns)   --->   "%xor_ln1357_3 = xor i8 %SBOX_V_load, %trunc_ln214_11" [kern_enc.cpp:156]   --->   Operation 94 'xor' 'xor_ln1357_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.33ns)   --->   "%xor_ln1357_4 = xor i8 %trunc_ln214_10, %xor_ln1357" [kern_enc.cpp:158]   --->   Operation 95 'xor' 'xor_ln1357_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.33ns)   --->   "%xor_ln1357_5 = xor i8 %trunc_ln214_s, %xor_ln1357_1" [kern_enc.cpp:159]   --->   Operation 96 'xor' 'xor_ln1357_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.33ns)   --->   "%xor_ln1357_6 = xor i8 %trunc_ln214_9, %xor_ln1357_2" [kern_enc.cpp:160]   --->   Operation 97 'xor' 'xor_ln1357_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.33ns)   --->   "%xor_ln1357_7 = xor i8 %trunc_ln214_8, %xor_ln1357_3" [kern_enc.cpp:161]   --->   Operation 98 'xor' 'xor_ln1357_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.33ns)   --->   "%xor_ln1357_8 = xor i8 %trunc_ln214_7, %xor_ln1357_4" [kern_enc.cpp:163]   --->   Operation 99 'xor' 'xor_ln1357_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.33ns)   --->   "%xor_ln1357_9 = xor i8 %trunc_ln214_6, %xor_ln1357_5" [kern_enc.cpp:164]   --->   Operation 100 'xor' 'xor_ln1357_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.33ns)   --->   "%xor_ln1357_10 = xor i8 %trunc_ln214_5, %xor_ln1357_6" [kern_enc.cpp:165]   --->   Operation 101 'xor' 'xor_ln1357_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.33ns)   --->   "%xor_ln1357_11 = xor i8 %trunc_ln214_4, %xor_ln1357_7" [kern_enc.cpp:166]   --->   Operation 102 'xor' 'xor_ln1357_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.33ns)   --->   "%xor_ln1357_12 = xor i8 %trunc_ln214_3, %xor_ln1357_8" [kern_enc.cpp:168]   --->   Operation 103 'xor' 'xor_ln1357_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.33ns)   --->   "%xor_ln1357_13 = xor i8 %trunc_ln214_2, %xor_ln1357_9" [kern_enc.cpp:169]   --->   Operation 104 'xor' 'xor_ln1357_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.33ns)   --->   "%xor_ln1357_14 = xor i8 %trunc_ln214_1, %xor_ln1357_10" [kern_enc.cpp:170]   --->   Operation 105 'xor' 'xor_ln1357_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.33ns)   --->   "%xor_ln1357_15 = xor i8 %trunc_ln214, %xor_ln1357_11" [kern_enc.cpp:171]   --->   Operation 106 'xor' 'xor_ln1357_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i8 %xor_ln1357_12 to i64" [kern_enc.cpp:142]   --->   Operation 107 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%SBOX_V_addr_4 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_4" [kern_enc.cpp:142]   --->   Operation 108 'getelementptr' 'SBOX_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (1.23ns)   --->   "%SBOX_V_load_4 = load i8* %SBOX_V_addr_4, align 1" [kern_enc.cpp:142]   --->   Operation 109 'load' 'SBOX_V_load_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i8 %xor_ln1357_13 to i64" [kern_enc.cpp:143]   --->   Operation 110 'zext' 'zext_ln544_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%SBOX_V_addr_5 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_5" [kern_enc.cpp:143]   --->   Operation 111 'getelementptr' 'SBOX_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (1.23ns)   --->   "%SBOX_V_load_5 = load i8* %SBOX_V_addr_5, align 1" [kern_enc.cpp:143]   --->   Operation 112 'load' 'SBOX_V_load_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i8 %xor_ln1357_14 to i64" [kern_enc.cpp:144]   --->   Operation 113 'zext' 'zext_ln544_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%SBOX_V_addr_10 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_6" [kern_enc.cpp:144]   --->   Operation 114 'getelementptr' 'SBOX_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (1.23ns)   --->   "%SBOX_V_load_6 = load i8* %SBOX_V_addr_10, align 1" [kern_enc.cpp:144]   --->   Operation 115 'load' 'SBOX_V_load_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i8 %xor_ln1357_15 to i64" [kern_enc.cpp:145]   --->   Operation 116 'zext' 'zext_ln544_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%SBOX_V_addr_11 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_7" [kern_enc.cpp:145]   --->   Operation 117 'getelementptr' 'SBOX_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (1.23ns)   --->   "%SBOX_V_load_7 = load i8* %SBOX_V_addr_11, align 1" [kern_enc.cpp:145]   --->   Operation 118 'load' 'SBOX_V_load_7' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 3.47>
ST_3 : Operation 119 [1/2] (1.23ns)   --->   "%SBOX_V_load_4 = load i8* %SBOX_V_addr_4, align 1" [kern_enc.cpp:142]   --->   Operation 119 'load' 'SBOX_V_load_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 120 [1/2] (1.23ns)   --->   "%SBOX_V_load_5 = load i8* %SBOX_V_addr_5, align 1" [kern_enc.cpp:143]   --->   Operation 120 'load' 'SBOX_V_load_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 121 [1/2] (1.23ns)   --->   "%SBOX_V_load_6 = load i8* %SBOX_V_addr_10, align 1" [kern_enc.cpp:144]   --->   Operation 121 'load' 'SBOX_V_load_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 122 [1/2] (1.23ns)   --->   "%SBOX_V_load_7 = load i8* %SBOX_V_addr_11, align 1" [kern_enc.cpp:145]   --->   Operation 122 'load' 'SBOX_V_load_7' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 123 [1/1] (0.33ns)   --->   "%xor_ln719 = xor i8 %SBOX_V_load_5, 2" [kern_enc.cpp:146]   --->   Operation 123 'xor' 'xor_ln719' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.33ns)   --->   "%xor_ln1357_20 = xor i8 %trunc_ln214_10, %xor_ln719" [kern_enc.cpp:158]   --->   Operation 124 'xor' 'xor_ln1357_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.33ns)   --->   "%xor_ln1357_21 = xor i8 %SBOX_V_load_6, %trunc_ln214_s" [kern_enc.cpp:159]   --->   Operation 125 'xor' 'xor_ln1357_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.33ns)   --->   "%xor_ln1357_22 = xor i8 %SBOX_V_load_7, %trunc_ln214_9" [kern_enc.cpp:160]   --->   Operation 126 'xor' 'xor_ln1357_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.33ns)   --->   "%xor_ln1357_23 = xor i8 %SBOX_V_load_4, %trunc_ln214_8" [kern_enc.cpp:161]   --->   Operation 127 'xor' 'xor_ln1357_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.33ns)   --->   "%xor_ln1357_28 = xor i8 %trunc_ln214_3, %xor_ln1357_20" [kern_enc.cpp:168]   --->   Operation 128 'xor' 'xor_ln1357_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.33ns)   --->   "%xor_ln1357_29 = xor i8 %trunc_ln214_2, %xor_ln1357_21" [kern_enc.cpp:169]   --->   Operation 129 'xor' 'xor_ln1357_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.33ns)   --->   "%xor_ln1357_30 = xor i8 %trunc_ln214_1, %xor_ln1357_22" [kern_enc.cpp:170]   --->   Operation 130 'xor' 'xor_ln1357_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.33ns)   --->   "%xor_ln1357_31 = xor i8 %trunc_ln214, %xor_ln1357_23" [kern_enc.cpp:171]   --->   Operation 131 'xor' 'xor_ln1357_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i8 %xor_ln1357_28 to i64" [kern_enc.cpp:142]   --->   Operation 132 'zext' 'zext_ln544_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%SBOX_V_addr_12 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_8" [kern_enc.cpp:142]   --->   Operation 133 'getelementptr' 'SBOX_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (1.23ns)   --->   "%SBOX_V_load_8 = load i8* %SBOX_V_addr_12, align 1" [kern_enc.cpp:142]   --->   Operation 134 'load' 'SBOX_V_load_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i8 %xor_ln1357_29 to i64" [kern_enc.cpp:143]   --->   Operation 135 'zext' 'zext_ln544_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%SBOX_V_addr_13 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_9" [kern_enc.cpp:143]   --->   Operation 136 'getelementptr' 'SBOX_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [2/2] (1.23ns)   --->   "%SBOX_V_load_9 = load i8* %SBOX_V_addr_13, align 1" [kern_enc.cpp:143]   --->   Operation 137 'load' 'SBOX_V_load_9' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln544_10 = zext i8 %xor_ln1357_30 to i64" [kern_enc.cpp:144]   --->   Operation 138 'zext' 'zext_ln544_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%SBOX_V_addr_14 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_10" [kern_enc.cpp:144]   --->   Operation 139 'getelementptr' 'SBOX_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (1.23ns)   --->   "%SBOX_V_load_10 = load i8* %SBOX_V_addr_14, align 1" [kern_enc.cpp:144]   --->   Operation 140 'load' 'SBOX_V_load_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln544_11 = zext i8 %xor_ln1357_31 to i64" [kern_enc.cpp:145]   --->   Operation 141 'zext' 'zext_ln544_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%SBOX_V_addr_15 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_11" [kern_enc.cpp:145]   --->   Operation 142 'getelementptr' 'SBOX_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (1.23ns)   --->   "%SBOX_V_load_11 = load i8* %SBOX_V_addr_15, align 1" [kern_enc.cpp:145]   --->   Operation 143 'load' 'SBOX_V_load_11' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 144 [1/1] (0.33ns)   --->   "%xor_ln1357_16 = xor i8 %xor_ln1357, %xor_ln719" [kern_enc.cpp:153]   --->   Operation 144 'xor' 'xor_ln1357_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.33ns)   --->   "%xor_ln1357_17 = xor i8 %SBOX_V_load_6, %xor_ln1357_1" [kern_enc.cpp:154]   --->   Operation 145 'xor' 'xor_ln1357_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.33ns)   --->   "%xor_ln1357_18 = xor i8 %SBOX_V_load_7, %xor_ln1357_2" [kern_enc.cpp:155]   --->   Operation 146 'xor' 'xor_ln1357_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.33ns)   --->   "%xor_ln1357_19 = xor i8 %SBOX_V_load_4, %xor_ln1357_3" [kern_enc.cpp:156]   --->   Operation 147 'xor' 'xor_ln1357_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/2] (1.23ns)   --->   "%SBOX_V_load_8 = load i8* %SBOX_V_addr_12, align 1" [kern_enc.cpp:142]   --->   Operation 148 'load' 'SBOX_V_load_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 149 [1/2] (1.23ns)   --->   "%SBOX_V_load_9 = load i8* %SBOX_V_addr_13, align 1" [kern_enc.cpp:143]   --->   Operation 149 'load' 'SBOX_V_load_9' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 150 [1/2] (1.23ns)   --->   "%SBOX_V_load_10 = load i8* %SBOX_V_addr_14, align 1" [kern_enc.cpp:144]   --->   Operation 150 'load' 'SBOX_V_load_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 151 [1/2] (1.23ns)   --->   "%SBOX_V_load_11 = load i8* %SBOX_V_addr_15, align 1" [kern_enc.cpp:145]   --->   Operation 151 'load' 'SBOX_V_load_11' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_32)   --->   "%xor_ln1357_160 = xor i8 %xor_ln1357_16, 4" [kern_enc.cpp:153]   --->   Operation 152 'xor' 'xor_ln1357_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_32 = xor i8 %xor_ln1357_160, %SBOX_V_load_9" [kern_enc.cpp:153]   --->   Operation 153 'xor' 'xor_ln1357_32' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.33ns)   --->   "%xor_ln1357_33 = xor i8 %SBOX_V_load_10, %xor_ln1357_17" [kern_enc.cpp:154]   --->   Operation 154 'xor' 'xor_ln1357_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.33ns)   --->   "%xor_ln1357_34 = xor i8 %SBOX_V_load_11, %xor_ln1357_18" [kern_enc.cpp:155]   --->   Operation 155 'xor' 'xor_ln1357_34' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.33ns)   --->   "%xor_ln1357_35 = xor i8 %SBOX_V_load_8, %xor_ln1357_19" [kern_enc.cpp:156]   --->   Operation 156 'xor' 'xor_ln1357_35' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.33ns)   --->   "%xor_ln1357_40 = xor i8 %xor_ln1357_8, %xor_ln1357_32" [kern_enc.cpp:163]   --->   Operation 157 'xor' 'xor_ln1357_40' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.33ns)   --->   "%xor_ln1357_41 = xor i8 %xor_ln1357_9, %xor_ln1357_33" [kern_enc.cpp:164]   --->   Operation 158 'xor' 'xor_ln1357_41' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.33ns)   --->   "%xor_ln1357_42 = xor i8 %xor_ln1357_10, %xor_ln1357_34" [kern_enc.cpp:165]   --->   Operation 159 'xor' 'xor_ln1357_42' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.33ns)   --->   "%xor_ln1357_43 = xor i8 %xor_ln1357_11, %xor_ln1357_35" [kern_enc.cpp:166]   --->   Operation 160 'xor' 'xor_ln1357_43' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.33ns)   --->   "%xor_ln1357_44 = xor i8 %xor_ln1357_28, %xor_ln1357_40" [kern_enc.cpp:168]   --->   Operation 161 'xor' 'xor_ln1357_44' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.33ns)   --->   "%xor_ln1357_45 = xor i8 %xor_ln1357_29, %xor_ln1357_41" [kern_enc.cpp:169]   --->   Operation 162 'xor' 'xor_ln1357_45' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.33ns)   --->   "%xor_ln1357_46 = xor i8 %xor_ln1357_30, %xor_ln1357_42" [kern_enc.cpp:170]   --->   Operation 163 'xor' 'xor_ln1357_46' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.33ns)   --->   "%xor_ln1357_47 = xor i8 %xor_ln1357_31, %xor_ln1357_43" [kern_enc.cpp:171]   --->   Operation 164 'xor' 'xor_ln1357_47' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln544_12 = zext i8 %xor_ln1357_44 to i64" [kern_enc.cpp:142]   --->   Operation 165 'zext' 'zext_ln544_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%SBOX_V_addr_16 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_12" [kern_enc.cpp:142]   --->   Operation 166 'getelementptr' 'SBOX_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [2/2] (1.23ns)   --->   "%SBOX_V_load_12 = load i8* %SBOX_V_addr_16, align 1" [kern_enc.cpp:142]   --->   Operation 167 'load' 'SBOX_V_load_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln544_13 = zext i8 %xor_ln1357_45 to i64" [kern_enc.cpp:143]   --->   Operation 168 'zext' 'zext_ln544_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%SBOX_V_addr_17 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_13" [kern_enc.cpp:143]   --->   Operation 169 'getelementptr' 'SBOX_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [2/2] (1.23ns)   --->   "%SBOX_V_load_13 = load i8* %SBOX_V_addr_17, align 1" [kern_enc.cpp:143]   --->   Operation 170 'load' 'SBOX_V_load_13' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln544_14 = zext i8 %xor_ln1357_46 to i64" [kern_enc.cpp:144]   --->   Operation 171 'zext' 'zext_ln544_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%SBOX_V_addr_18 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_14" [kern_enc.cpp:144]   --->   Operation 172 'getelementptr' 'SBOX_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [2/2] (1.23ns)   --->   "%SBOX_V_load_14 = load i8* %SBOX_V_addr_18, align 1" [kern_enc.cpp:144]   --->   Operation 173 'load' 'SBOX_V_load_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln544_15 = zext i8 %xor_ln1357_47 to i64" [kern_enc.cpp:145]   --->   Operation 174 'zext' 'zext_ln544_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%SBOX_V_addr_19 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_15" [kern_enc.cpp:145]   --->   Operation 175 'getelementptr' 'SBOX_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [2/2] (1.23ns)   --->   "%SBOX_V_load_15 = load i8* %SBOX_V_addr_19, align 1" [kern_enc.cpp:145]   --->   Operation 176 'load' 'SBOX_V_load_15' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 3.14>
ST_5 : Operation 177 [1/2] (1.23ns)   --->   "%SBOX_V_load_12 = load i8* %SBOX_V_addr_16, align 1" [kern_enc.cpp:142]   --->   Operation 177 'load' 'SBOX_V_load_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 178 [1/2] (1.23ns)   --->   "%SBOX_V_load_13 = load i8* %SBOX_V_addr_17, align 1" [kern_enc.cpp:143]   --->   Operation 178 'load' 'SBOX_V_load_13' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 179 [1/2] (1.23ns)   --->   "%SBOX_V_load_14 = load i8* %SBOX_V_addr_18, align 1" [kern_enc.cpp:144]   --->   Operation 179 'load' 'SBOX_V_load_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 180 [1/2] (1.23ns)   --->   "%SBOX_V_load_15 = load i8* %SBOX_V_addr_19, align 1" [kern_enc.cpp:145]   --->   Operation 180 'load' 'SBOX_V_load_15' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 181 [1/1] (0.33ns)   --->   "%xor_ln719_1 = xor i8 %SBOX_V_load_13, 8" [kern_enc.cpp:146]   --->   Operation 181 'xor' 'xor_ln719_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.33ns)   --->   "%xor_ln1357_60 = xor i8 %trunc_ln214_3, %xor_ln719_1" [kern_enc.cpp:168]   --->   Operation 182 'xor' 'xor_ln1357_60' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.33ns)   --->   "%xor_ln1357_61 = xor i8 %SBOX_V_load_14, %trunc_ln214_2" [kern_enc.cpp:169]   --->   Operation 183 'xor' 'xor_ln1357_61' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.33ns)   --->   "%xor_ln1357_62 = xor i8 %SBOX_V_load_15, %trunc_ln214_1" [kern_enc.cpp:170]   --->   Operation 184 'xor' 'xor_ln1357_62' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.33ns)   --->   "%xor_ln1357_63 = xor i8 %SBOX_V_load_12, %trunc_ln214" [kern_enc.cpp:171]   --->   Operation 185 'xor' 'xor_ln1357_63' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln544_16 = zext i8 %xor_ln1357_60 to i64" [kern_enc.cpp:142]   --->   Operation 186 'zext' 'zext_ln544_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%SBOX_V_addr_20 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_16" [kern_enc.cpp:142]   --->   Operation 187 'getelementptr' 'SBOX_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [2/2] (1.23ns)   --->   "%SBOX_V_load_16 = load i8* %SBOX_V_addr_20, align 1" [kern_enc.cpp:142]   --->   Operation 188 'load' 'SBOX_V_load_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln544_17 = zext i8 %xor_ln1357_61 to i64" [kern_enc.cpp:143]   --->   Operation 189 'zext' 'zext_ln544_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%SBOX_V_addr_21 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_17" [kern_enc.cpp:143]   --->   Operation 190 'getelementptr' 'SBOX_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [2/2] (1.23ns)   --->   "%SBOX_V_load_17 = load i8* %SBOX_V_addr_21, align 1" [kern_enc.cpp:143]   --->   Operation 191 'load' 'SBOX_V_load_17' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln544_18 = zext i8 %xor_ln1357_62 to i64" [kern_enc.cpp:144]   --->   Operation 192 'zext' 'zext_ln544_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%SBOX_V_addr_22 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_18" [kern_enc.cpp:144]   --->   Operation 193 'getelementptr' 'SBOX_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [2/2] (1.23ns)   --->   "%SBOX_V_load_18 = load i8* %SBOX_V_addr_22, align 1" [kern_enc.cpp:144]   --->   Operation 194 'load' 'SBOX_V_load_18' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln544_19 = zext i8 %xor_ln1357_63 to i64" [kern_enc.cpp:145]   --->   Operation 195 'zext' 'zext_ln544_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%SBOX_V_addr_23 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_19" [kern_enc.cpp:145]   --->   Operation 196 'getelementptr' 'SBOX_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [2/2] (1.23ns)   --->   "%SBOX_V_load_19 = load i8* %SBOX_V_addr_23, align 1" [kern_enc.cpp:145]   --->   Operation 197 'load' 'SBOX_V_load_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 3.47>
ST_6 : Operation 198 [1/1] (0.33ns)   --->   "%xor_ln1357_48 = xor i8 %xor_ln1357_32, %xor_ln719_1" [kern_enc.cpp:153]   --->   Operation 198 'xor' 'xor_ln1357_48' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.33ns)   --->   "%xor_ln1357_49 = xor i8 %SBOX_V_load_14, %xor_ln1357_33" [kern_enc.cpp:154]   --->   Operation 199 'xor' 'xor_ln1357_49' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.33ns)   --->   "%xor_ln1357_50 = xor i8 %SBOX_V_load_15, %xor_ln1357_34" [kern_enc.cpp:155]   --->   Operation 200 'xor' 'xor_ln1357_50' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.33ns)   --->   "%xor_ln1357_51 = xor i8 %SBOX_V_load_12, %xor_ln1357_35" [kern_enc.cpp:156]   --->   Operation 201 'xor' 'xor_ln1357_51' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/2] (1.23ns)   --->   "%SBOX_V_load_16 = load i8* %SBOX_V_addr_20, align 1" [kern_enc.cpp:142]   --->   Operation 202 'load' 'SBOX_V_load_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 203 [1/2] (1.23ns)   --->   "%SBOX_V_load_17 = load i8* %SBOX_V_addr_21, align 1" [kern_enc.cpp:143]   --->   Operation 203 'load' 'SBOX_V_load_17' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 204 [1/2] (1.23ns)   --->   "%SBOX_V_load_18 = load i8* %SBOX_V_addr_22, align 1" [kern_enc.cpp:144]   --->   Operation 204 'load' 'SBOX_V_load_18' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 205 [1/2] (1.23ns)   --->   "%SBOX_V_load_19 = load i8* %SBOX_V_addr_23, align 1" [kern_enc.cpp:145]   --->   Operation 205 'load' 'SBOX_V_load_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_64)   --->   "%xor_ln1357_161 = xor i8 %xor_ln1357_48, 16" [kern_enc.cpp:153]   --->   Operation 206 'xor' 'xor_ln1357_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_64 = xor i8 %xor_ln1357_161, %SBOX_V_load_17" [kern_enc.cpp:153]   --->   Operation 207 'xor' 'xor_ln1357_64' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.33ns)   --->   "%xor_ln1357_65 = xor i8 %SBOX_V_load_18, %xor_ln1357_49" [kern_enc.cpp:154]   --->   Operation 208 'xor' 'xor_ln1357_65' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.33ns)   --->   "%xor_ln1357_66 = xor i8 %SBOX_V_load_19, %xor_ln1357_50" [kern_enc.cpp:155]   --->   Operation 209 'xor' 'xor_ln1357_66' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.33ns)   --->   "%xor_ln1357_67 = xor i8 %SBOX_V_load_16, %xor_ln1357_51" [kern_enc.cpp:156]   --->   Operation 210 'xor' 'xor_ln1357_67' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.33ns)   --->   "%xor_ln1357_72 = xor i8 %xor_ln1357_40, %xor_ln1357_64" [kern_enc.cpp:163]   --->   Operation 211 'xor' 'xor_ln1357_72' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.33ns)   --->   "%xor_ln1357_73 = xor i8 %xor_ln1357_41, %xor_ln1357_65" [kern_enc.cpp:164]   --->   Operation 212 'xor' 'xor_ln1357_73' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.33ns)   --->   "%xor_ln1357_74 = xor i8 %xor_ln1357_42, %xor_ln1357_66" [kern_enc.cpp:165]   --->   Operation 213 'xor' 'xor_ln1357_74' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.33ns)   --->   "%xor_ln1357_75 = xor i8 %xor_ln1357_43, %xor_ln1357_67" [kern_enc.cpp:166]   --->   Operation 214 'xor' 'xor_ln1357_75' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.33ns)   --->   "%xor_ln1357_76 = xor i8 %xor_ln1357_60, %xor_ln1357_72" [kern_enc.cpp:168]   --->   Operation 215 'xor' 'xor_ln1357_76' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.33ns)   --->   "%xor_ln1357_77 = xor i8 %xor_ln1357_61, %xor_ln1357_73" [kern_enc.cpp:169]   --->   Operation 216 'xor' 'xor_ln1357_77' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.33ns)   --->   "%xor_ln1357_78 = xor i8 %xor_ln1357_62, %xor_ln1357_74" [kern_enc.cpp:170]   --->   Operation 217 'xor' 'xor_ln1357_78' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.33ns)   --->   "%xor_ln1357_79 = xor i8 %xor_ln1357_63, %xor_ln1357_75" [kern_enc.cpp:171]   --->   Operation 218 'xor' 'xor_ln1357_79' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln544_20 = zext i8 %xor_ln1357_76 to i64" [kern_enc.cpp:142]   --->   Operation 219 'zext' 'zext_ln544_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%SBOX_V_addr_24 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_20" [kern_enc.cpp:142]   --->   Operation 220 'getelementptr' 'SBOX_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [2/2] (1.23ns)   --->   "%SBOX_V_load_20 = load i8* %SBOX_V_addr_24, align 1" [kern_enc.cpp:142]   --->   Operation 221 'load' 'SBOX_V_load_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln544_21 = zext i8 %xor_ln1357_77 to i64" [kern_enc.cpp:143]   --->   Operation 222 'zext' 'zext_ln544_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%SBOX_V_addr_25 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_21" [kern_enc.cpp:143]   --->   Operation 223 'getelementptr' 'SBOX_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [2/2] (1.23ns)   --->   "%SBOX_V_load_21 = load i8* %SBOX_V_addr_25, align 1" [kern_enc.cpp:143]   --->   Operation 224 'load' 'SBOX_V_load_21' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln544_22 = zext i8 %xor_ln1357_78 to i64" [kern_enc.cpp:144]   --->   Operation 225 'zext' 'zext_ln544_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%SBOX_V_addr_26 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_22" [kern_enc.cpp:144]   --->   Operation 226 'getelementptr' 'SBOX_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [2/2] (1.23ns)   --->   "%SBOX_V_load_22 = load i8* %SBOX_V_addr_26, align 1" [kern_enc.cpp:144]   --->   Operation 227 'load' 'SBOX_V_load_22' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln544_23 = zext i8 %xor_ln1357_79 to i64" [kern_enc.cpp:145]   --->   Operation 228 'zext' 'zext_ln544_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%SBOX_V_addr_27 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_23" [kern_enc.cpp:145]   --->   Operation 229 'getelementptr' 'SBOX_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [2/2] (1.23ns)   --->   "%SBOX_V_load_23 = load i8* %SBOX_V_addr_27, align 1" [kern_enc.cpp:145]   --->   Operation 230 'load' 'SBOX_V_load_23' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 3.47>
ST_7 : Operation 231 [1/1] (0.33ns)   --->   "%xor_ln1357_52 = xor i8 %xor_ln1357_20, %xor_ln719_1" [kern_enc.cpp:158]   --->   Operation 231 'xor' 'xor_ln1357_52' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.33ns)   --->   "%xor_ln1357_53 = xor i8 %SBOX_V_load_14, %xor_ln1357_21" [kern_enc.cpp:159]   --->   Operation 232 'xor' 'xor_ln1357_53' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.33ns)   --->   "%xor_ln1357_54 = xor i8 %SBOX_V_load_15, %xor_ln1357_22" [kern_enc.cpp:160]   --->   Operation 233 'xor' 'xor_ln1357_54' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.33ns)   --->   "%xor_ln1357_55 = xor i8 %SBOX_V_load_12, %xor_ln1357_23" [kern_enc.cpp:161]   --->   Operation 234 'xor' 'xor_ln1357_55' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/2] (1.23ns)   --->   "%SBOX_V_load_20 = load i8* %SBOX_V_addr_24, align 1" [kern_enc.cpp:142]   --->   Operation 235 'load' 'SBOX_V_load_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 236 [1/2] (1.23ns)   --->   "%SBOX_V_load_21 = load i8* %SBOX_V_addr_25, align 1" [kern_enc.cpp:143]   --->   Operation 236 'load' 'SBOX_V_load_21' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 237 [1/2] (1.23ns)   --->   "%SBOX_V_load_22 = load i8* %SBOX_V_addr_26, align 1" [kern_enc.cpp:144]   --->   Operation 237 'load' 'SBOX_V_load_22' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 238 [1/2] (1.23ns)   --->   "%SBOX_V_load_23 = load i8* %SBOX_V_addr_27, align 1" [kern_enc.cpp:145]   --->   Operation 238 'load' 'SBOX_V_load_23' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 239 [1/1] (0.33ns)   --->   "%xor_ln719_2 = xor i8 %SBOX_V_load_21, 32" [kern_enc.cpp:146]   --->   Operation 239 'xor' 'xor_ln719_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.33ns)   --->   "%xor_ln1357_84 = xor i8 %xor_ln1357_52, %xor_ln719_2" [kern_enc.cpp:158]   --->   Operation 240 'xor' 'xor_ln1357_84' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.33ns)   --->   "%xor_ln1357_85 = xor i8 %SBOX_V_load_22, %xor_ln1357_53" [kern_enc.cpp:159]   --->   Operation 241 'xor' 'xor_ln1357_85' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.33ns)   --->   "%xor_ln1357_86 = xor i8 %SBOX_V_load_23, %xor_ln1357_54" [kern_enc.cpp:160]   --->   Operation 242 'xor' 'xor_ln1357_86' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.33ns)   --->   "%xor_ln1357_87 = xor i8 %SBOX_V_load_20, %xor_ln1357_55" [kern_enc.cpp:161]   --->   Operation 243 'xor' 'xor_ln1357_87' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.33ns)   --->   "%xor_ln1357_92 = xor i8 %xor_ln1357_60, %xor_ln1357_84" [kern_enc.cpp:168]   --->   Operation 244 'xor' 'xor_ln1357_92' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.33ns)   --->   "%xor_ln1357_93 = xor i8 %xor_ln1357_61, %xor_ln1357_85" [kern_enc.cpp:169]   --->   Operation 245 'xor' 'xor_ln1357_93' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.33ns)   --->   "%xor_ln1357_94 = xor i8 %xor_ln1357_62, %xor_ln1357_86" [kern_enc.cpp:170]   --->   Operation 246 'xor' 'xor_ln1357_94' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.33ns)   --->   "%xor_ln1357_95 = xor i8 %xor_ln1357_63, %xor_ln1357_87" [kern_enc.cpp:171]   --->   Operation 247 'xor' 'xor_ln1357_95' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln544_24 = zext i8 %xor_ln1357_92 to i64" [kern_enc.cpp:142]   --->   Operation 248 'zext' 'zext_ln544_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%SBOX_V_addr_6 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_24" [kern_enc.cpp:142]   --->   Operation 249 'getelementptr' 'SBOX_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [2/2] (1.23ns)   --->   "%SBOX_V_load_24 = load i8* %SBOX_V_addr_6, align 1" [kern_enc.cpp:142]   --->   Operation 250 'load' 'SBOX_V_load_24' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln544_25 = zext i8 %xor_ln1357_93 to i64" [kern_enc.cpp:143]   --->   Operation 251 'zext' 'zext_ln544_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%SBOX_V_addr_28 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_25" [kern_enc.cpp:143]   --->   Operation 252 'getelementptr' 'SBOX_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [2/2] (1.23ns)   --->   "%SBOX_V_load_25 = load i8* %SBOX_V_addr_28, align 1" [kern_enc.cpp:143]   --->   Operation 253 'load' 'SBOX_V_load_25' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln544_26 = zext i8 %xor_ln1357_94 to i64" [kern_enc.cpp:144]   --->   Operation 254 'zext' 'zext_ln544_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%SBOX_V_addr_29 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_26" [kern_enc.cpp:144]   --->   Operation 255 'getelementptr' 'SBOX_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [2/2] (1.23ns)   --->   "%SBOX_V_load_26 = load i8* %SBOX_V_addr_29, align 1" [kern_enc.cpp:144]   --->   Operation 256 'load' 'SBOX_V_load_26' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln544_27 = zext i8 %xor_ln1357_95 to i64" [kern_enc.cpp:145]   --->   Operation 257 'zext' 'zext_ln544_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%SBOX_V_addr_30 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_27" [kern_enc.cpp:145]   --->   Operation 258 'getelementptr' 'SBOX_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [2/2] (1.23ns)   --->   "%SBOX_V_load_27 = load i8* %SBOX_V_addr_30, align 1" [kern_enc.cpp:145]   --->   Operation 259 'load' 'SBOX_V_load_27' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 3.47>
ST_8 : Operation 260 [1/1] (0.33ns)   --->   "%xor_ln1357_80 = xor i8 %xor_ln1357_64, %xor_ln719_2" [kern_enc.cpp:153]   --->   Operation 260 'xor' 'xor_ln1357_80' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (0.33ns)   --->   "%xor_ln1357_81 = xor i8 %SBOX_V_load_22, %xor_ln1357_65" [kern_enc.cpp:154]   --->   Operation 261 'xor' 'xor_ln1357_81' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.33ns)   --->   "%xor_ln1357_82 = xor i8 %SBOX_V_load_23, %xor_ln1357_66" [kern_enc.cpp:155]   --->   Operation 262 'xor' 'xor_ln1357_82' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.33ns)   --->   "%xor_ln1357_83 = xor i8 %SBOX_V_load_20, %xor_ln1357_67" [kern_enc.cpp:156]   --->   Operation 263 'xor' 'xor_ln1357_83' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/2] (1.23ns)   --->   "%SBOX_V_load_24 = load i8* %SBOX_V_addr_6, align 1" [kern_enc.cpp:142]   --->   Operation 264 'load' 'SBOX_V_load_24' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 265 [1/2] (1.23ns)   --->   "%SBOX_V_load_25 = load i8* %SBOX_V_addr_28, align 1" [kern_enc.cpp:143]   --->   Operation 265 'load' 'SBOX_V_load_25' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 266 [1/2] (1.23ns)   --->   "%SBOX_V_load_26 = load i8* %SBOX_V_addr_29, align 1" [kern_enc.cpp:144]   --->   Operation 266 'load' 'SBOX_V_load_26' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 267 [1/2] (1.23ns)   --->   "%SBOX_V_load_27 = load i8* %SBOX_V_addr_30, align 1" [kern_enc.cpp:145]   --->   Operation 267 'load' 'SBOX_V_load_27' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_96)   --->   "%xor_ln1357_162 = xor i8 %xor_ln1357_80, 64" [kern_enc.cpp:153]   --->   Operation 268 'xor' 'xor_ln1357_162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_96 = xor i8 %xor_ln1357_162, %SBOX_V_load_25" [kern_enc.cpp:153]   --->   Operation 269 'xor' 'xor_ln1357_96' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.33ns)   --->   "%xor_ln1357_97 = xor i8 %SBOX_V_load_26, %xor_ln1357_81" [kern_enc.cpp:154]   --->   Operation 270 'xor' 'xor_ln1357_97' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.33ns)   --->   "%xor_ln1357_98 = xor i8 %SBOX_V_load_27, %xor_ln1357_82" [kern_enc.cpp:155]   --->   Operation 271 'xor' 'xor_ln1357_98' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.33ns)   --->   "%xor_ln1357_99 = xor i8 %SBOX_V_load_24, %xor_ln1357_83" [kern_enc.cpp:156]   --->   Operation 272 'xor' 'xor_ln1357_99' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.33ns)   --->   "%xor_ln1357_104 = xor i8 %xor_ln1357_72, %xor_ln1357_96" [kern_enc.cpp:163]   --->   Operation 273 'xor' 'xor_ln1357_104' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.33ns)   --->   "%xor_ln1357_105 = xor i8 %xor_ln1357_73, %xor_ln1357_97" [kern_enc.cpp:164]   --->   Operation 274 'xor' 'xor_ln1357_105' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (0.33ns)   --->   "%xor_ln1357_106 = xor i8 %xor_ln1357_74, %xor_ln1357_98" [kern_enc.cpp:165]   --->   Operation 275 'xor' 'xor_ln1357_106' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.33ns)   --->   "%xor_ln1357_107 = xor i8 %xor_ln1357_75, %xor_ln1357_99" [kern_enc.cpp:166]   --->   Operation 276 'xor' 'xor_ln1357_107' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.33ns)   --->   "%xor_ln1357_108 = xor i8 %xor_ln1357_92, %xor_ln1357_104" [kern_enc.cpp:168]   --->   Operation 277 'xor' 'xor_ln1357_108' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.33ns)   --->   "%xor_ln1357_109 = xor i8 %xor_ln1357_93, %xor_ln1357_105" [kern_enc.cpp:169]   --->   Operation 278 'xor' 'xor_ln1357_109' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.33ns)   --->   "%xor_ln1357_110 = xor i8 %xor_ln1357_94, %xor_ln1357_106" [kern_enc.cpp:170]   --->   Operation 279 'xor' 'xor_ln1357_110' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.33ns)   --->   "%xor_ln1357_111 = xor i8 %xor_ln1357_95, %xor_ln1357_107" [kern_enc.cpp:171]   --->   Operation 280 'xor' 'xor_ln1357_111' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln544_28 = zext i8 %xor_ln1357_108 to i64" [kern_enc.cpp:142]   --->   Operation 281 'zext' 'zext_ln544_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%SBOX_V_addr_7 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_28" [kern_enc.cpp:142]   --->   Operation 282 'getelementptr' 'SBOX_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [2/2] (1.23ns)   --->   "%SBOX_V_load_28 = load i8* %SBOX_V_addr_7, align 1" [kern_enc.cpp:142]   --->   Operation 283 'load' 'SBOX_V_load_28' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln544_29 = zext i8 %xor_ln1357_109 to i64" [kern_enc.cpp:143]   --->   Operation 284 'zext' 'zext_ln544_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%SBOX_V_addr_31 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_29" [kern_enc.cpp:143]   --->   Operation 285 'getelementptr' 'SBOX_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [2/2] (1.23ns)   --->   "%SBOX_V_load_29 = load i8* %SBOX_V_addr_31, align 1" [kern_enc.cpp:143]   --->   Operation 286 'load' 'SBOX_V_load_29' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln544_30 = zext i8 %xor_ln1357_110 to i64" [kern_enc.cpp:144]   --->   Operation 287 'zext' 'zext_ln544_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%SBOX_V_addr_32 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_30" [kern_enc.cpp:144]   --->   Operation 288 'getelementptr' 'SBOX_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [2/2] (1.23ns)   --->   "%SBOX_V_load_30 = load i8* %SBOX_V_addr_32, align 1" [kern_enc.cpp:144]   --->   Operation 289 'load' 'SBOX_V_load_30' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln544_31 = zext i8 %xor_ln1357_111 to i64" [kern_enc.cpp:145]   --->   Operation 290 'zext' 'zext_ln544_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%SBOX_V_addr_33 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_31" [kern_enc.cpp:145]   --->   Operation 291 'getelementptr' 'SBOX_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 292 [2/2] (1.23ns)   --->   "%SBOX_V_load_31 = load i8* %SBOX_V_addr_33, align 1" [kern_enc.cpp:145]   --->   Operation 292 'load' 'SBOX_V_load_31' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 3.14>
ST_9 : Operation 293 [1/2] (1.23ns)   --->   "%SBOX_V_load_28 = load i8* %SBOX_V_addr_7, align 1" [kern_enc.cpp:142]   --->   Operation 293 'load' 'SBOX_V_load_28' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 294 [1/2] (1.23ns)   --->   "%SBOX_V_load_29 = load i8* %SBOX_V_addr_31, align 1" [kern_enc.cpp:143]   --->   Operation 294 'load' 'SBOX_V_load_29' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 295 [1/2] (1.23ns)   --->   "%SBOX_V_load_30 = load i8* %SBOX_V_addr_32, align 1" [kern_enc.cpp:144]   --->   Operation 295 'load' 'SBOX_V_load_30' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 296 [1/2] (1.23ns)   --->   "%SBOX_V_load_31 = load i8* %SBOX_V_addr_33, align 1" [kern_enc.cpp:145]   --->   Operation 296 'load' 'SBOX_V_load_31' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 297 [1/1] (0.33ns)   --->   "%xor_ln719_3 = xor i8 %SBOX_V_load_29, -128" [kern_enc.cpp:146]   --->   Operation 297 'xor' 'xor_ln719_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.33ns)   --->   "%xor_ln1357_124 = xor i8 %xor_ln1357_60, %xor_ln719_3" [kern_enc.cpp:168]   --->   Operation 298 'xor' 'xor_ln1357_124' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.33ns)   --->   "%xor_ln1357_125 = xor i8 %SBOX_V_load_30, %xor_ln1357_61" [kern_enc.cpp:169]   --->   Operation 299 'xor' 'xor_ln1357_125' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.33ns)   --->   "%xor_ln1357_126 = xor i8 %SBOX_V_load_31, %xor_ln1357_62" [kern_enc.cpp:170]   --->   Operation 300 'xor' 'xor_ln1357_126' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [1/1] (0.33ns)   --->   "%xor_ln1357_127 = xor i8 %SBOX_V_load_28, %xor_ln1357_63" [kern_enc.cpp:171]   --->   Operation 301 'xor' 'xor_ln1357_127' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln544_32 = zext i8 %xor_ln1357_124 to i64" [kern_enc.cpp:142]   --->   Operation 302 'zext' 'zext_ln544_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%SBOX_V_addr_8 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_32" [kern_enc.cpp:142]   --->   Operation 303 'getelementptr' 'SBOX_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [2/2] (1.23ns)   --->   "%SBOX_V_load_32 = load i8* %SBOX_V_addr_8, align 1" [kern_enc.cpp:142]   --->   Operation 304 'load' 'SBOX_V_load_32' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln544_33 = zext i8 %xor_ln1357_125 to i64" [kern_enc.cpp:143]   --->   Operation 305 'zext' 'zext_ln544_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%SBOX_V_addr_34 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_33" [kern_enc.cpp:143]   --->   Operation 306 'getelementptr' 'SBOX_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 307 [2/2] (1.23ns)   --->   "%SBOX_V_load_33 = load i8* %SBOX_V_addr_34, align 1" [kern_enc.cpp:143]   --->   Operation 307 'load' 'SBOX_V_load_33' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln544_34 = zext i8 %xor_ln1357_126 to i64" [kern_enc.cpp:144]   --->   Operation 308 'zext' 'zext_ln544_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%SBOX_V_addr_35 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_34" [kern_enc.cpp:144]   --->   Operation 309 'getelementptr' 'SBOX_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 310 [2/2] (1.23ns)   --->   "%SBOX_V_load_34 = load i8* %SBOX_V_addr_35, align 1" [kern_enc.cpp:144]   --->   Operation 310 'load' 'SBOX_V_load_34' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln544_35 = zext i8 %xor_ln1357_127 to i64" [kern_enc.cpp:145]   --->   Operation 311 'zext' 'zext_ln544_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%SBOX_V_addr_36 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_35" [kern_enc.cpp:145]   --->   Operation 312 'getelementptr' 'SBOX_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 313 [2/2] (1.23ns)   --->   "%SBOX_V_load_35 = load i8* %SBOX_V_addr_36, align 1" [kern_enc.cpp:145]   --->   Operation 313 'load' 'SBOX_V_load_35' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 3.47>
ST_10 : Operation 314 [1/1] (0.33ns)   --->   "%xor_ln1357_112 = xor i8 %xor_ln1357_96, %xor_ln719_3" [kern_enc.cpp:153]   --->   Operation 314 'xor' 'xor_ln1357_112' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 315 [1/1] (0.33ns)   --->   "%xor_ln1357_113 = xor i8 %SBOX_V_load_30, %xor_ln1357_97" [kern_enc.cpp:154]   --->   Operation 315 'xor' 'xor_ln1357_113' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 316 [1/1] (0.33ns)   --->   "%xor_ln1357_114 = xor i8 %SBOX_V_load_31, %xor_ln1357_98" [kern_enc.cpp:155]   --->   Operation 316 'xor' 'xor_ln1357_114' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [1/1] (0.33ns)   --->   "%xor_ln1357_115 = xor i8 %SBOX_V_load_28, %xor_ln1357_99" [kern_enc.cpp:156]   --->   Operation 317 'xor' 'xor_ln1357_115' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 318 [1/2] (1.23ns)   --->   "%SBOX_V_load_32 = load i8* %SBOX_V_addr_8, align 1" [kern_enc.cpp:142]   --->   Operation 318 'load' 'SBOX_V_load_32' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 319 [1/2] (1.23ns)   --->   "%SBOX_V_load_33 = load i8* %SBOX_V_addr_34, align 1" [kern_enc.cpp:143]   --->   Operation 319 'load' 'SBOX_V_load_33' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 320 [1/2] (1.23ns)   --->   "%SBOX_V_load_34 = load i8* %SBOX_V_addr_35, align 1" [kern_enc.cpp:144]   --->   Operation 320 'load' 'SBOX_V_load_34' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 321 [1/2] (1.23ns)   --->   "%SBOX_V_load_35 = load i8* %SBOX_V_addr_36, align 1" [kern_enc.cpp:145]   --->   Operation 321 'load' 'SBOX_V_load_35' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_128)   --->   "%xor_ln1357_163 = xor i8 %xor_ln1357_112, 27" [kern_enc.cpp:153]   --->   Operation 322 'xor' 'xor_ln1357_163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 323 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_128 = xor i8 %xor_ln1357_163, %SBOX_V_load_33" [kern_enc.cpp:153]   --->   Operation 323 'xor' 'xor_ln1357_128' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 324 [1/1] (0.33ns)   --->   "%xor_ln1357_129 = xor i8 %SBOX_V_load_34, %xor_ln1357_113" [kern_enc.cpp:154]   --->   Operation 324 'xor' 'xor_ln1357_129' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 325 [1/1] (0.33ns)   --->   "%xor_ln1357_130 = xor i8 %SBOX_V_load_35, %xor_ln1357_114" [kern_enc.cpp:155]   --->   Operation 325 'xor' 'xor_ln1357_130' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 326 [1/1] (0.33ns)   --->   "%xor_ln1357_131 = xor i8 %SBOX_V_load_32, %xor_ln1357_115" [kern_enc.cpp:156]   --->   Operation 326 'xor' 'xor_ln1357_131' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (0.33ns)   --->   "%xor_ln1357_136 = xor i8 %xor_ln1357_104, %xor_ln1357_128" [kern_enc.cpp:163]   --->   Operation 327 'xor' 'xor_ln1357_136' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 328 [1/1] (0.33ns)   --->   "%xor_ln1357_137 = xor i8 %xor_ln1357_105, %xor_ln1357_129" [kern_enc.cpp:164]   --->   Operation 328 'xor' 'xor_ln1357_137' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [1/1] (0.33ns)   --->   "%xor_ln1357_138 = xor i8 %xor_ln1357_106, %xor_ln1357_130" [kern_enc.cpp:165]   --->   Operation 329 'xor' 'xor_ln1357_138' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [1/1] (0.33ns)   --->   "%xor_ln1357_139 = xor i8 %xor_ln1357_107, %xor_ln1357_131" [kern_enc.cpp:166]   --->   Operation 330 'xor' 'xor_ln1357_139' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [1/1] (0.33ns)   --->   "%xor_ln1357_140 = xor i8 %xor_ln1357_124, %xor_ln1357_136" [kern_enc.cpp:168]   --->   Operation 331 'xor' 'xor_ln1357_140' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 332 [1/1] (0.33ns)   --->   "%xor_ln1357_141 = xor i8 %xor_ln1357_125, %xor_ln1357_137" [kern_enc.cpp:169]   --->   Operation 332 'xor' 'xor_ln1357_141' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 333 [1/1] (0.33ns)   --->   "%xor_ln1357_142 = xor i8 %xor_ln1357_126, %xor_ln1357_138" [kern_enc.cpp:170]   --->   Operation 333 'xor' 'xor_ln1357_142' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/1] (0.33ns)   --->   "%xor_ln1357_143 = xor i8 %xor_ln1357_127, %xor_ln1357_139" [kern_enc.cpp:171]   --->   Operation 334 'xor' 'xor_ln1357_143' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln544_36 = zext i8 %xor_ln1357_140 to i64" [kern_enc.cpp:142]   --->   Operation 335 'zext' 'zext_ln544_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%SBOX_V_addr_9 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_36" [kern_enc.cpp:142]   --->   Operation 336 'getelementptr' 'SBOX_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 337 [2/2] (1.23ns)   --->   "%SBOX_V_load_36 = load i8* %SBOX_V_addr_9, align 1" [kern_enc.cpp:142]   --->   Operation 337 'load' 'SBOX_V_load_36' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln544_37 = zext i8 %xor_ln1357_141 to i64" [kern_enc.cpp:143]   --->   Operation 338 'zext' 'zext_ln544_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%SBOX_V_addr_37 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_37" [kern_enc.cpp:143]   --->   Operation 339 'getelementptr' 'SBOX_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [2/2] (1.23ns)   --->   "%SBOX_V_load_37 = load i8* %SBOX_V_addr_37, align 1" [kern_enc.cpp:143]   --->   Operation 340 'load' 'SBOX_V_load_37' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln544_38 = zext i8 %xor_ln1357_142 to i64" [kern_enc.cpp:144]   --->   Operation 341 'zext' 'zext_ln544_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%SBOX_V_addr_38 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_38" [kern_enc.cpp:144]   --->   Operation 342 'getelementptr' 'SBOX_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [2/2] (1.23ns)   --->   "%SBOX_V_load_38 = load i8* %SBOX_V_addr_38, align 1" [kern_enc.cpp:144]   --->   Operation 343 'load' 'SBOX_V_load_38' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln544_39 = zext i8 %xor_ln1357_143 to i64" [kern_enc.cpp:145]   --->   Operation 344 'zext' 'zext_ln544_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%SBOX_V_addr_39 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_39" [kern_enc.cpp:145]   --->   Operation 345 'getelementptr' 'SBOX_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [2/2] (1.23ns)   --->   "%SBOX_V_load_39 = load i8* %SBOX_V_addr_39, align 1" [kern_enc.cpp:145]   --->   Operation 346 'load' 'SBOX_V_load_39' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 2.24>
ST_11 : Operation 347 [1/1] (0.33ns)   --->   "%xor_ln1357_24 = xor i8 %xor_ln1357_8, %xor_ln1357_20" [kern_enc.cpp:163]   --->   Operation 347 'xor' 'xor_ln1357_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 348 [1/1] (0.33ns)   --->   "%xor_ln1357_25 = xor i8 %xor_ln1357_9, %xor_ln1357_21" [kern_enc.cpp:164]   --->   Operation 348 'xor' 'xor_ln1357_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [1/1] (0.33ns)   --->   "%xor_ln1357_26 = xor i8 %xor_ln1357_10, %xor_ln1357_22" [kern_enc.cpp:165]   --->   Operation 349 'xor' 'xor_ln1357_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [1/1] (0.33ns)   --->   "%xor_ln1357_27 = xor i8 %xor_ln1357_11, %xor_ln1357_23" [kern_enc.cpp:166]   --->   Operation 350 'xor' 'xor_ln1357_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.33ns)   --->   "%xor_ln1357_36 = xor i8 %xor_ln1357_20, %xor_ln1357_32" [kern_enc.cpp:158]   --->   Operation 351 'xor' 'xor_ln1357_36' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 352 [1/1] (0.33ns)   --->   "%xor_ln1357_37 = xor i8 %xor_ln1357_21, %xor_ln1357_33" [kern_enc.cpp:159]   --->   Operation 352 'xor' 'xor_ln1357_37' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (0.33ns)   --->   "%xor_ln1357_38 = xor i8 %xor_ln1357_22, %xor_ln1357_34" [kern_enc.cpp:160]   --->   Operation 353 'xor' 'xor_ln1357_38' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 354 [1/1] (0.33ns)   --->   "%xor_ln1357_39 = xor i8 %xor_ln1357_23, %xor_ln1357_35" [kern_enc.cpp:161]   --->   Operation 354 'xor' 'xor_ln1357_39' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.33ns)   --->   "%xor_ln1357_56 = xor i8 %xor_ln1357_40, %xor_ln1357_52" [kern_enc.cpp:163]   --->   Operation 355 'xor' 'xor_ln1357_56' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (0.33ns)   --->   "%xor_ln1357_57 = xor i8 %xor_ln1357_41, %xor_ln1357_53" [kern_enc.cpp:164]   --->   Operation 356 'xor' 'xor_ln1357_57' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.33ns)   --->   "%xor_ln1357_58 = xor i8 %xor_ln1357_42, %xor_ln1357_54" [kern_enc.cpp:165]   --->   Operation 357 'xor' 'xor_ln1357_58' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 358 [1/1] (0.33ns)   --->   "%xor_ln1357_59 = xor i8 %xor_ln1357_43, %xor_ln1357_55" [kern_enc.cpp:166]   --->   Operation 358 'xor' 'xor_ln1357_59' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.33ns)   --->   "%xor_ln1357_68 = xor i8 %xor_ln1357_52, %xor_ln1357_64" [kern_enc.cpp:158]   --->   Operation 359 'xor' 'xor_ln1357_68' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [1/1] (0.33ns)   --->   "%xor_ln1357_69 = xor i8 %xor_ln1357_53, %xor_ln1357_65" [kern_enc.cpp:159]   --->   Operation 360 'xor' 'xor_ln1357_69' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.33ns)   --->   "%xor_ln1357_70 = xor i8 %xor_ln1357_54, %xor_ln1357_66" [kern_enc.cpp:160]   --->   Operation 361 'xor' 'xor_ln1357_70' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/1] (0.33ns)   --->   "%xor_ln1357_71 = xor i8 %xor_ln1357_55, %xor_ln1357_67" [kern_enc.cpp:161]   --->   Operation 362 'xor' 'xor_ln1357_71' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [1/1] (0.33ns)   --->   "%xor_ln1357_88 = xor i8 %xor_ln1357_72, %xor_ln1357_84" [kern_enc.cpp:163]   --->   Operation 363 'xor' 'xor_ln1357_88' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [1/1] (0.33ns)   --->   "%xor_ln1357_89 = xor i8 %xor_ln1357_73, %xor_ln1357_85" [kern_enc.cpp:164]   --->   Operation 364 'xor' 'xor_ln1357_89' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 365 [1/1] (0.33ns)   --->   "%xor_ln1357_90 = xor i8 %xor_ln1357_74, %xor_ln1357_86" [kern_enc.cpp:165]   --->   Operation 365 'xor' 'xor_ln1357_90' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/1] (0.33ns)   --->   "%xor_ln1357_91 = xor i8 %xor_ln1357_75, %xor_ln1357_87" [kern_enc.cpp:166]   --->   Operation 366 'xor' 'xor_ln1357_91' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.33ns)   --->   "%xor_ln1357_100 = xor i8 %xor_ln1357_84, %xor_ln1357_96" [kern_enc.cpp:158]   --->   Operation 367 'xor' 'xor_ln1357_100' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [1/1] (0.33ns)   --->   "%xor_ln1357_101 = xor i8 %xor_ln1357_85, %xor_ln1357_97" [kern_enc.cpp:159]   --->   Operation 368 'xor' 'xor_ln1357_101' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 369 [1/1] (0.33ns)   --->   "%xor_ln1357_102 = xor i8 %xor_ln1357_86, %xor_ln1357_98" [kern_enc.cpp:160]   --->   Operation 369 'xor' 'xor_ln1357_102' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/1] (0.33ns)   --->   "%xor_ln1357_103 = xor i8 %xor_ln1357_87, %xor_ln1357_99" [kern_enc.cpp:161]   --->   Operation 370 'xor' 'xor_ln1357_103' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 371 [1/1] (0.33ns)   --->   "%xor_ln1357_116 = xor i8 %xor_ln1357_84, %xor_ln719_3" [kern_enc.cpp:158]   --->   Operation 371 'xor' 'xor_ln1357_116' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [1/1] (0.33ns)   --->   "%xor_ln1357_117 = xor i8 %SBOX_V_load_30, %xor_ln1357_85" [kern_enc.cpp:159]   --->   Operation 372 'xor' 'xor_ln1357_117' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [1/1] (0.33ns)   --->   "%xor_ln1357_118 = xor i8 %SBOX_V_load_31, %xor_ln1357_86" [kern_enc.cpp:160]   --->   Operation 373 'xor' 'xor_ln1357_118' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.33ns)   --->   "%xor_ln1357_119 = xor i8 %SBOX_V_load_28, %xor_ln1357_87" [kern_enc.cpp:161]   --->   Operation 374 'xor' 'xor_ln1357_119' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [1/1] (0.33ns)   --->   "%xor_ln1357_120 = xor i8 %xor_ln1357_104, %xor_ln1357_116" [kern_enc.cpp:163]   --->   Operation 375 'xor' 'xor_ln1357_120' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [1/1] (0.33ns)   --->   "%xor_ln1357_121 = xor i8 %xor_ln1357_105, %xor_ln1357_117" [kern_enc.cpp:164]   --->   Operation 376 'xor' 'xor_ln1357_121' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/1] (0.33ns)   --->   "%xor_ln1357_122 = xor i8 %xor_ln1357_106, %xor_ln1357_118" [kern_enc.cpp:165]   --->   Operation 377 'xor' 'xor_ln1357_122' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.33ns)   --->   "%xor_ln1357_123 = xor i8 %xor_ln1357_107, %xor_ln1357_119" [kern_enc.cpp:166]   --->   Operation 378 'xor' 'xor_ln1357_123' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [1/1] (0.33ns)   --->   "%xor_ln1357_132 = xor i8 %xor_ln1357_116, %xor_ln1357_128" [kern_enc.cpp:158]   --->   Operation 379 'xor' 'xor_ln1357_132' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [1/1] (0.33ns)   --->   "%xor_ln1357_133 = xor i8 %xor_ln1357_117, %xor_ln1357_129" [kern_enc.cpp:159]   --->   Operation 380 'xor' 'xor_ln1357_133' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/1] (0.33ns)   --->   "%xor_ln1357_134 = xor i8 %xor_ln1357_118, %xor_ln1357_130" [kern_enc.cpp:160]   --->   Operation 381 'xor' 'xor_ln1357_134' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 382 [1/1] (0.33ns)   --->   "%xor_ln1357_135 = xor i8 %xor_ln1357_119, %xor_ln1357_131" [kern_enc.cpp:161]   --->   Operation 382 'xor' 'xor_ln1357_135' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 383 [1/2] (1.23ns)   --->   "%SBOX_V_load_36 = load i8* %SBOX_V_addr_9, align 1" [kern_enc.cpp:142]   --->   Operation 383 'load' 'SBOX_V_load_36' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 384 [1/2] (1.23ns)   --->   "%SBOX_V_load_37 = load i8* %SBOX_V_addr_37, align 1" [kern_enc.cpp:143]   --->   Operation 384 'load' 'SBOX_V_load_37' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 385 [1/2] (1.23ns)   --->   "%SBOX_V_load_38 = load i8* %SBOX_V_addr_38, align 1" [kern_enc.cpp:144]   --->   Operation 385 'load' 'SBOX_V_load_38' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 386 [1/2] (1.23ns)   --->   "%SBOX_V_load_39 = load i8* %SBOX_V_addr_39, align 1" [kern_enc.cpp:145]   --->   Operation 386 'load' 'SBOX_V_load_39' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 387 [1/1] (0.33ns)   --->   "%xor_ln719_4 = xor i8 %SBOX_V_load_37, 54" [kern_enc.cpp:146]   --->   Operation 387 'xor' 'xor_ln719_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 388 [1/1] (0.33ns)   --->   "%xor_ln1357_145 = xor i8 %SBOX_V_load_38, %xor_ln1357_129" [kern_enc.cpp:154]   --->   Operation 388 'xor' 'xor_ln1357_145' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.33ns)   --->   "%xor_ln1357_146 = xor i8 %SBOX_V_load_39, %xor_ln1357_130" [kern_enc.cpp:155]   --->   Operation 389 'xor' 'xor_ln1357_146' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/1] (0.33ns)   --->   "%xor_ln1357_147 = xor i8 %SBOX_V_load_36, %xor_ln1357_131" [kern_enc.cpp:156]   --->   Operation 390 'xor' 'xor_ln1357_147' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 391 [1/1] (0.33ns)   --->   "%xor_ln1357_148 = xor i8 %xor_ln1357_116, %xor_ln719_4" [kern_enc.cpp:158]   --->   Operation 391 'xor' 'xor_ln1357_148' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (0.33ns)   --->   "%xor_ln1357_149 = xor i8 %SBOX_V_load_38, %xor_ln1357_117" [kern_enc.cpp:159]   --->   Operation 392 'xor' 'xor_ln1357_149' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (0.33ns)   --->   "%xor_ln1357_150 = xor i8 %SBOX_V_load_39, %xor_ln1357_118" [kern_enc.cpp:160]   --->   Operation 393 'xor' 'xor_ln1357_150' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 394 [1/1] (0.33ns)   --->   "%xor_ln1357_151 = xor i8 %SBOX_V_load_36, %xor_ln1357_119" [kern_enc.cpp:161]   --->   Operation 394 'xor' 'xor_ln1357_151' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.33ns)   --->   "%xor_ln1357_152 = xor i8 %xor_ln1357_136, %xor_ln1357_148" [kern_enc.cpp:163]   --->   Operation 395 'xor' 'xor_ln1357_152' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 396 [1/1] (0.33ns)   --->   "%xor_ln1357_153 = xor i8 %xor_ln1357_137, %xor_ln1357_149" [kern_enc.cpp:164]   --->   Operation 396 'xor' 'xor_ln1357_153' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 397 [1/1] (0.33ns)   --->   "%xor_ln1357_154 = xor i8 %xor_ln1357_138, %xor_ln1357_150" [kern_enc.cpp:165]   --->   Operation 397 'xor' 'xor_ln1357_154' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 398 [1/1] (0.33ns)   --->   "%xor_ln1357_155 = xor i8 %xor_ln1357_139, %xor_ln1357_151" [kern_enc.cpp:166]   --->   Operation 398 'xor' 'xor_ln1357_155' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 399 [1/1] (0.33ns)   --->   "%xor_ln1357_156 = xor i8 %xor_ln1357_124, %xor_ln1357_148" [kern_enc.cpp:168]   --->   Operation 399 'xor' 'xor_ln1357_156' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 400 [1/1] (0.33ns)   --->   "%xor_ln1357_157 = xor i8 %xor_ln1357_125, %xor_ln1357_149" [kern_enc.cpp:169]   --->   Operation 400 'xor' 'xor_ln1357_157' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 401 [1/1] (0.33ns)   --->   "%xor_ln1357_158 = xor i8 %xor_ln1357_126, %xor_ln1357_150" [kern_enc.cpp:170]   --->   Operation 401 'xor' 'xor_ln1357_158' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.33ns)   --->   "%xor_ln1357_159 = xor i8 %xor_ln1357_127, %xor_ln1357_151" [kern_enc.cpp:171]   --->   Operation 402 'xor' 'xor_ln1357_159' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%plainT_V_load = load i128* @plainT_V, align 16" [kern_enc.cpp:183]   --->   Operation 403 'load' 'plainT_V_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln214_15 = trunc i128 %plainT_V_load to i8" [kern_enc.cpp:183]   --->   Operation 404 'trunc' 'trunc_ln214_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln214_16 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 8, i32 15)" [kern_enc.cpp:183]   --->   Operation 405 'partselect' 'trunc_ln214_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln214_17 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 16, i32 23)" [kern_enc.cpp:183]   --->   Operation 406 'partselect' 'trunc_ln214_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln214_18 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 24, i32 31)" [kern_enc.cpp:183]   --->   Operation 407 'partselect' 'trunc_ln214_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln214_19 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 32, i32 39)" [kern_enc.cpp:183]   --->   Operation 408 'partselect' 'trunc_ln214_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln214_20 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 40, i32 47)" [kern_enc.cpp:183]   --->   Operation 409 'partselect' 'trunc_ln214_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln214_21 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 48, i32 55)" [kern_enc.cpp:183]   --->   Operation 410 'partselect' 'trunc_ln214_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln214_22 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 56, i32 63)" [kern_enc.cpp:183]   --->   Operation 411 'partselect' 'trunc_ln214_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln214_23 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 64, i32 71)" [kern_enc.cpp:183]   --->   Operation 412 'partselect' 'trunc_ln214_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln214_24 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 72, i32 79)" [kern_enc.cpp:183]   --->   Operation 413 'partselect' 'trunc_ln214_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln214_25 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 80, i32 87)" [kern_enc.cpp:183]   --->   Operation 414 'partselect' 'trunc_ln214_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln214_26 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 88, i32 95)" [kern_enc.cpp:183]   --->   Operation 415 'partselect' 'trunc_ln214_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln214_27 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 96, i32 103)" [kern_enc.cpp:183]   --->   Operation 416 'partselect' 'trunc_ln214_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln214_28 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 104, i32 111)" [kern_enc.cpp:183]   --->   Operation 417 'partselect' 'trunc_ln214_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln214_29 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 112, i32 119)" [kern_enc.cpp:183]   --->   Operation 418 'partselect' 'trunc_ln214_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln214_30 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %plainT_V_load, i32 120, i32 127)" [kern_enc.cpp:183]   --->   Operation 419 'partselect' 'trunc_ln214_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.65ns)   --->   "store i128 0, i128* @plainT_V, align 16" [kern_enc.cpp:184]   --->   Operation 420 'store' <Predicate = true> <Delay = 0.65>
ST_11 : Operation 421 [1/1] (0.33ns)   --->   "%cipher_0_V = xor i8 %trunc_ln214_14, %trunc_ln214_30" [kern_enc.cpp:191]   --->   Operation 421 'xor' 'cipher_0_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/1] (0.33ns)   --->   "%cipher_1_V = xor i8 %trunc_ln214_13, %trunc_ln214_29" [kern_enc.cpp:191]   --->   Operation 422 'xor' 'cipher_1_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 423 [1/1] (0.33ns)   --->   "%cipher_2_V = xor i8 %trunc_ln214_12, %trunc_ln214_28" [kern_enc.cpp:191]   --->   Operation 423 'xor' 'cipher_2_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 424 [1/1] (0.33ns)   --->   "%cipher_3_V = xor i8 %trunc_ln214_11, %trunc_ln214_27" [kern_enc.cpp:191]   --->   Operation 424 'xor' 'cipher_3_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (0.33ns)   --->   "%cipher_4_V = xor i8 %trunc_ln214_10, %trunc_ln214_26" [kern_enc.cpp:191]   --->   Operation 425 'xor' 'cipher_4_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (0.33ns)   --->   "%cipher_5_V = xor i8 %trunc_ln214_s, %trunc_ln214_25" [kern_enc.cpp:191]   --->   Operation 426 'xor' 'cipher_5_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 427 [1/1] (0.33ns)   --->   "%cipher_6_V = xor i8 %trunc_ln214_9, %trunc_ln214_24" [kern_enc.cpp:191]   --->   Operation 427 'xor' 'cipher_6_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 428 [1/1] (0.33ns)   --->   "%cipher_7_V = xor i8 %trunc_ln214_8, %trunc_ln214_23" [kern_enc.cpp:191]   --->   Operation 428 'xor' 'cipher_7_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.33ns)   --->   "%cipher_8_V = xor i8 %trunc_ln214_7, %trunc_ln214_22" [kern_enc.cpp:191]   --->   Operation 429 'xor' 'cipher_8_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 430 [1/1] (0.33ns)   --->   "%cipher_9_V = xor i8 %trunc_ln214_6, %trunc_ln214_21" [kern_enc.cpp:191]   --->   Operation 430 'xor' 'cipher_9_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 431 [1/1] (0.33ns)   --->   "%cipher_10_V = xor i8 %trunc_ln214_5, %trunc_ln214_20" [kern_enc.cpp:191]   --->   Operation 431 'xor' 'cipher_10_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 432 [1/1] (0.33ns)   --->   "%cipher_11_V = xor i8 %trunc_ln214_4, %trunc_ln214_19" [kern_enc.cpp:191]   --->   Operation 432 'xor' 'cipher_11_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 433 [1/1] (0.33ns)   --->   "%cipher_12_V = xor i8 %trunc_ln214_3, %trunc_ln214_18" [kern_enc.cpp:191]   --->   Operation 433 'xor' 'cipher_12_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 434 [1/1] (0.33ns)   --->   "%cipher_13_V = xor i8 %trunc_ln214_2, %trunc_ln214_17" [kern_enc.cpp:191]   --->   Operation 434 'xor' 'cipher_13_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 435 [1/1] (0.33ns)   --->   "%cipher_14_V = xor i8 %trunc_ln214_1, %trunc_ln214_16" [kern_enc.cpp:191]   --->   Operation 435 'xor' 'cipher_14_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (0.33ns)   --->   "%cipher_15_V = xor i8 %trunc_ln214, %trunc_ln214_15" [kern_enc.cpp:191]   --->   Operation 436 'xor' 'cipher_15_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 437 [1/1] (0.65ns)   --->   "br label %.preheader4500" [kern_enc.cpp:196]   --->   Operation 437 'br' <Predicate = true> <Delay = 0.65>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 438 [1/1] (0.00ns)   --->   "%cipher_V_11_0 = phi i8 [ %cipher_11_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_11_V_4, %Lp6_end ]"   --->   Operation 438 'phi' 'cipher_V_11_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 439 [1/1] (0.00ns)   --->   "%cipher_V_10_0 = phi i8 [ %cipher_10_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_10_V_4, %Lp6_end ]"   --->   Operation 439 'phi' 'cipher_V_10_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 440 [1/1] (0.00ns)   --->   "%cipher_V_9_0 = phi i8 [ %cipher_9_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_9_V_4, %Lp6_end ]"   --->   Operation 440 'phi' 'cipher_V_9_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 441 [1/1] (0.00ns)   --->   "%cipher_V_8_0 = phi i8 [ %cipher_8_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_8_V_3, %Lp6_end ]"   --->   Operation 441 'phi' 'cipher_V_8_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 442 [1/1] (0.00ns)   --->   "%cipher_V_7_0 = phi i8 [ %cipher_7_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_7_V_4, %Lp6_end ]"   --->   Operation 442 'phi' 'cipher_V_7_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 443 [1/1] (0.00ns)   --->   "%cipher_V_6_0 = phi i8 [ %cipher_6_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_6_V_4, %Lp6_end ]"   --->   Operation 443 'phi' 'cipher_V_6_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 444 [1/1] (0.00ns)   --->   "%cipher_V_5_0 = phi i8 [ %cipher_5_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_5_V_4, %Lp6_end ]"   --->   Operation 444 'phi' 'cipher_V_5_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 445 [1/1] (0.00ns)   --->   "%cipher_V_4_0 = phi i8 [ %cipher_4_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_4_V_3, %Lp6_end ]"   --->   Operation 445 'phi' 'cipher_V_4_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 446 [1/1] (0.00ns)   --->   "%cipher_V_3_0 = phi i8 [ %cipher_3_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_3_V_4, %Lp6_end ]"   --->   Operation 446 'phi' 'cipher_V_3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 447 [1/1] (0.00ns)   --->   "%cipher_V_2_0 = phi i8 [ %cipher_2_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_2_V_4, %Lp6_end ]"   --->   Operation 447 'phi' 'cipher_V_2_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 448 [1/1] (0.00ns)   --->   "%cipher_V_1_0 = phi i8 [ %cipher_1_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_1_V_4, %Lp6_end ]"   --->   Operation 448 'phi' 'cipher_V_1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 449 [1/1] (0.00ns)   --->   "%cipher_V_0_0 = phi i8 [ %cipher_0_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_0_V_3, %Lp6_end ]"   --->   Operation 449 'phi' 'cipher_V_0_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 450 [1/1] (0.00ns)   --->   "%cipher_V_12_0 = phi i8 [ %cipher_12_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_12_V_3, %Lp6_end ]"   --->   Operation 450 'phi' 'cipher_V_12_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 451 [1/1] (0.00ns)   --->   "%cipher_V_13_0 = phi i8 [ %cipher_13_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_13_V_4, %Lp6_end ]"   --->   Operation 451 'phi' 'cipher_V_13_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "%cipher_V_14_0 = phi i8 [ %cipher_14_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_14_V_4, %Lp6_end ]"   --->   Operation 452 'phi' 'cipher_V_14_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%cipher_V_15_0 = phi i8 [ %cipher_15_V, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %cipher_15_V_4, %Lp6_end ]"   --->   Operation 453 'phi' 'cipher_V_15_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%p_02329_1 = phi i4 [ 1, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit251.0 ], [ %j_V, %Lp6_end ]"   --->   Operation 454 'phi' 'p_02329_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 455 [1/1] (0.72ns)   --->   "%icmp_ln196 = icmp eq i4 %p_02329_1, -6" [kern_enc.cpp:196]   --->   Operation 455 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 456 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 456 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "br i1 %icmp_ln196, label %.preheader4498.0, label %Lp6_begin" [kern_enc.cpp:196]   --->   Operation 457 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln544_56 = zext i8 %cipher_V_0_0 to i64" [kern_enc.cpp:202]   --->   Operation 458 'zext' 'zext_ln544_56' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%SBOX_V_addr_56 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_56" [kern_enc.cpp:202]   --->   Operation 459 'getelementptr' 'SBOX_V_addr_56' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 460 [2/2] (1.23ns)   --->   "%SBOX_V_load_56 = load i8* %SBOX_V_addr_56, align 1" [kern_enc.cpp:202]   --->   Operation 460 'load' 'SBOX_V_load_56' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln544_57 = zext i8 %cipher_V_1_0 to i64" [kern_enc.cpp:202]   --->   Operation 461 'zext' 'zext_ln544_57' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%SBOX_V_addr_57 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_57" [kern_enc.cpp:202]   --->   Operation 462 'getelementptr' 'SBOX_V_addr_57' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 463 [2/2] (1.23ns)   --->   "%temp_V = load i8* %SBOX_V_addr_57, align 1" [kern_enc.cpp:202]   --->   Operation 463 'load' 'temp_V' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln544_58 = zext i8 %cipher_V_2_0 to i64" [kern_enc.cpp:202]   --->   Operation 464 'zext' 'zext_ln544_58' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 465 [1/1] (0.00ns)   --->   "%SBOX_V_addr_58 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_58" [kern_enc.cpp:202]   --->   Operation 465 'getelementptr' 'SBOX_V_addr_58' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 466 [2/2] (1.23ns)   --->   "%temp_V_5 = load i8* %SBOX_V_addr_58, align 1" [kern_enc.cpp:202]   --->   Operation 466 'load' 'temp_V_5' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln544_59 = zext i8 %cipher_V_3_0 to i64" [kern_enc.cpp:202]   --->   Operation 467 'zext' 'zext_ln544_59' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%SBOX_V_addr_59 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_59" [kern_enc.cpp:202]   --->   Operation 468 'getelementptr' 'SBOX_V_addr_59' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 469 [2/2] (1.23ns)   --->   "%SBOX_V_load_59 = load i8* %SBOX_V_addr_59, align 1" [kern_enc.cpp:202]   --->   Operation 469 'load' 'SBOX_V_load_59' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln544_60 = zext i8 %cipher_V_4_0 to i64" [kern_enc.cpp:202]   --->   Operation 470 'zext' 'zext_ln544_60' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%SBOX_V_addr_60 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_60" [kern_enc.cpp:202]   --->   Operation 471 'getelementptr' 'SBOX_V_addr_60' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 472 [2/2] (1.23ns)   --->   "%SBOX_V_load_60 = load i8* %SBOX_V_addr_60, align 1" [kern_enc.cpp:202]   --->   Operation 472 'load' 'SBOX_V_load_60' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln544_61 = zext i8 %cipher_V_5_0 to i64" [kern_enc.cpp:202]   --->   Operation 473 'zext' 'zext_ln544_61' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 474 [1/1] (0.00ns)   --->   "%SBOX_V_addr_61 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_61" [kern_enc.cpp:202]   --->   Operation 474 'getelementptr' 'SBOX_V_addr_61' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 475 [2/2] (1.23ns)   --->   "%SBOX_V_load_61 = load i8* %SBOX_V_addr_61, align 1" [kern_enc.cpp:202]   --->   Operation 475 'load' 'SBOX_V_load_61' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln544_62 = zext i8 %cipher_V_6_0 to i64" [kern_enc.cpp:202]   --->   Operation 476 'zext' 'zext_ln544_62' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (0.00ns)   --->   "%SBOX_V_addr_62 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_62" [kern_enc.cpp:202]   --->   Operation 477 'getelementptr' 'SBOX_V_addr_62' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 478 [2/2] (1.23ns)   --->   "%temp_V_6 = load i8* %SBOX_V_addr_62, align 1" [kern_enc.cpp:202]   --->   Operation 478 'load' 'temp_V_6' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln544_63 = zext i8 %cipher_V_7_0 to i64" [kern_enc.cpp:202]   --->   Operation 479 'zext' 'zext_ln544_63' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 480 [1/1] (0.00ns)   --->   "%SBOX_V_addr_63 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_63" [kern_enc.cpp:202]   --->   Operation 480 'getelementptr' 'SBOX_V_addr_63' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 481 [2/2] (1.23ns)   --->   "%SBOX_V_load_63 = load i8* %SBOX_V_addr_63, align 1" [kern_enc.cpp:202]   --->   Operation 481 'load' 'SBOX_V_load_63' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln544_64 = zext i8 %cipher_V_8_0 to i64" [kern_enc.cpp:202]   --->   Operation 482 'zext' 'zext_ln544_64' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.00ns)   --->   "%SBOX_V_addr_64 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_64" [kern_enc.cpp:202]   --->   Operation 483 'getelementptr' 'SBOX_V_addr_64' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 484 [2/2] (1.23ns)   --->   "%SBOX_V_load_64 = load i8* %SBOX_V_addr_64, align 1" [kern_enc.cpp:202]   --->   Operation 484 'load' 'SBOX_V_load_64' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln544_65 = zext i8 %cipher_V_9_0 to i64" [kern_enc.cpp:202]   --->   Operation 485 'zext' 'zext_ln544_65' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 486 [1/1] (0.00ns)   --->   "%SBOX_V_addr_65 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_65" [kern_enc.cpp:202]   --->   Operation 486 'getelementptr' 'SBOX_V_addr_65' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 487 [2/2] (1.23ns)   --->   "%SBOX_V_load_65 = load i8* %SBOX_V_addr_65, align 1" [kern_enc.cpp:202]   --->   Operation 487 'load' 'SBOX_V_load_65' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln544_66 = zext i8 %cipher_V_10_0 to i64" [kern_enc.cpp:202]   --->   Operation 488 'zext' 'zext_ln544_66' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 489 [1/1] (0.00ns)   --->   "%SBOX_V_addr_66 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_66" [kern_enc.cpp:202]   --->   Operation 489 'getelementptr' 'SBOX_V_addr_66' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 490 [2/2] (1.23ns)   --->   "%SBOX_V_load_66 = load i8* %SBOX_V_addr_66, align 1" [kern_enc.cpp:202]   --->   Operation 490 'load' 'SBOX_V_load_66' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln544_67 = zext i8 %cipher_V_11_0 to i64" [kern_enc.cpp:202]   --->   Operation 491 'zext' 'zext_ln544_67' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "%SBOX_V_addr_67 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_67" [kern_enc.cpp:202]   --->   Operation 492 'getelementptr' 'SBOX_V_addr_67' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 493 [2/2] (1.23ns)   --->   "%SBOX_V_load_67 = load i8* %SBOX_V_addr_67, align 1" [kern_enc.cpp:202]   --->   Operation 493 'load' 'SBOX_V_load_67' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln544_68 = zext i8 %cipher_V_12_0 to i64" [kern_enc.cpp:202]   --->   Operation 494 'zext' 'zext_ln544_68' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 495 [1/1] (0.00ns)   --->   "%SBOX_V_addr_68 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_68" [kern_enc.cpp:202]   --->   Operation 495 'getelementptr' 'SBOX_V_addr_68' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 496 [2/2] (1.23ns)   --->   "%SBOX_V_load_68 = load i8* %SBOX_V_addr_68, align 1" [kern_enc.cpp:202]   --->   Operation 496 'load' 'SBOX_V_load_68' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln544_69 = zext i8 %cipher_V_13_0 to i64" [kern_enc.cpp:202]   --->   Operation 497 'zext' 'zext_ln544_69' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%SBOX_V_addr_69 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_69" [kern_enc.cpp:202]   --->   Operation 498 'getelementptr' 'SBOX_V_addr_69' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 499 [2/2] (1.23ns)   --->   "%SBOX_V_load_69 = load i8* %SBOX_V_addr_69, align 1" [kern_enc.cpp:202]   --->   Operation 499 'load' 'SBOX_V_load_69' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln544_70 = zext i8 %cipher_V_14_0 to i64" [kern_enc.cpp:202]   --->   Operation 500 'zext' 'zext_ln544_70' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%SBOX_V_addr_70 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_70" [kern_enc.cpp:202]   --->   Operation 501 'getelementptr' 'SBOX_V_addr_70' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 502 [2/2] (1.23ns)   --->   "%SBOX_V_load_70 = load i8* %SBOX_V_addr_70, align 1" [kern_enc.cpp:202]   --->   Operation 502 'load' 'SBOX_V_load_70' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln544_71 = zext i8 %cipher_V_15_0 to i64" [kern_enc.cpp:202]   --->   Operation 503 'zext' 'zext_ln544_71' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%SBOX_V_addr_71 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_71" [kern_enc.cpp:202]   --->   Operation 504 'getelementptr' 'SBOX_V_addr_71' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 505 [2/2] (1.23ns)   --->   "%temp_V_7 = load i8* %SBOX_V_addr_71, align 1" [kern_enc.cpp:202]   --->   Operation 505 'load' 'temp_V_7' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 506 [1/1] (0.84ns)   --->   "switch i4 %p_02329_1, label %branch2784 [
    i4 1, label %Lp6_end
    i4 2, label %branch2672
    i4 3, label %branch2688
    i4 4, label %branch2704
    i4 5, label %branch2720
    i4 6, label %branch2736
    i4 7, label %branch2752
    i4 -8, label %branch2768
  ]" [kern_enc.cpp:259]   --->   Operation 506 'switch' <Predicate = (!icmp_ln196)> <Delay = 0.84>
ST_12 : Operation 507 [1/1] (0.84ns)   --->   "br label %Lp6_end" [kern_enc.cpp:259]   --->   Operation 507 'br' <Predicate = (!icmp_ln196 & p_02329_1 == 8)> <Delay = 0.84>
ST_12 : Operation 508 [1/1] (0.84ns)   --->   "br label %Lp6_end" [kern_enc.cpp:259]   --->   Operation 508 'br' <Predicate = (!icmp_ln196 & p_02329_1 == 7)> <Delay = 0.84>
ST_12 : Operation 509 [1/1] (0.84ns)   --->   "br label %Lp6_end" [kern_enc.cpp:259]   --->   Operation 509 'br' <Predicate = (!icmp_ln196 & p_02329_1 == 6)> <Delay = 0.84>
ST_12 : Operation 510 [1/1] (0.84ns)   --->   "br label %Lp6_end" [kern_enc.cpp:259]   --->   Operation 510 'br' <Predicate = (!icmp_ln196 & p_02329_1 == 5)> <Delay = 0.84>
ST_12 : Operation 511 [1/1] (0.84ns)   --->   "br label %Lp6_end" [kern_enc.cpp:259]   --->   Operation 511 'br' <Predicate = (!icmp_ln196 & p_02329_1 == 4)> <Delay = 0.84>
ST_12 : Operation 512 [1/1] (0.84ns)   --->   "br label %Lp6_end" [kern_enc.cpp:259]   --->   Operation 512 'br' <Predicate = (!icmp_ln196 & p_02329_1 == 3)> <Delay = 0.84>
ST_12 : Operation 513 [1/1] (0.84ns)   --->   "br label %Lp6_end" [kern_enc.cpp:259]   --->   Operation 513 'br' <Predicate = (!icmp_ln196 & p_02329_1 == 2)> <Delay = 0.84>
ST_12 : Operation 514 [1/1] (0.84ns)   --->   "br label %Lp6_end" [kern_enc.cpp:259]   --->   Operation 514 'br' <Predicate = (!icmp_ln196 & p_02329_1 != 1 & p_02329_1 != 2 & p_02329_1 != 3 & p_02329_1 != 4 & p_02329_1 != 5 & p_02329_1 != 6 & p_02329_1 != 7 & p_02329_1 != 8)> <Delay = 0.84>
ST_12 : Operation 515 [1/1] (0.79ns)   --->   "%j_V = add i4 %p_02329_1, 1" [kern_enc.cpp:196]   --->   Operation 515 'add' 'j_V' <Predicate = (!icmp_ln196)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.20>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str10) nounwind" [kern_enc.cpp:196]   --->   Operation 516 'specloopname' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str10)" [kern_enc.cpp:196]   --->   Operation 517 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kern_enc.cpp:197]   --->   Operation 518 'specpipeline' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 519 [1/2] (1.23ns)   --->   "%SBOX_V_load_56 = load i8* %SBOX_V_addr_56, align 1" [kern_enc.cpp:202]   --->   Operation 519 'load' 'SBOX_V_load_56' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 520 [1/2] (1.23ns)   --->   "%temp_V = load i8* %SBOX_V_addr_57, align 1" [kern_enc.cpp:202]   --->   Operation 520 'load' 'temp_V' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 521 [1/2] (1.23ns)   --->   "%temp_V_5 = load i8* %SBOX_V_addr_58, align 1" [kern_enc.cpp:202]   --->   Operation 521 'load' 'temp_V_5' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 522 [1/2] (1.23ns)   --->   "%SBOX_V_load_59 = load i8* %SBOX_V_addr_59, align 1" [kern_enc.cpp:202]   --->   Operation 522 'load' 'SBOX_V_load_59' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 523 [1/2] (1.23ns)   --->   "%SBOX_V_load_60 = load i8* %SBOX_V_addr_60, align 1" [kern_enc.cpp:202]   --->   Operation 523 'load' 'SBOX_V_load_60' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 524 [1/2] (1.23ns)   --->   "%SBOX_V_load_61 = load i8* %SBOX_V_addr_61, align 1" [kern_enc.cpp:202]   --->   Operation 524 'load' 'SBOX_V_load_61' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 525 [1/2] (1.23ns)   --->   "%temp_V_6 = load i8* %SBOX_V_addr_62, align 1" [kern_enc.cpp:202]   --->   Operation 525 'load' 'temp_V_6' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 526 [1/2] (1.23ns)   --->   "%SBOX_V_load_63 = load i8* %SBOX_V_addr_63, align 1" [kern_enc.cpp:202]   --->   Operation 526 'load' 'SBOX_V_load_63' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 527 [1/2] (1.23ns)   --->   "%SBOX_V_load_64 = load i8* %SBOX_V_addr_64, align 1" [kern_enc.cpp:202]   --->   Operation 527 'load' 'SBOX_V_load_64' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 528 [1/2] (1.23ns)   --->   "%SBOX_V_load_65 = load i8* %SBOX_V_addr_65, align 1" [kern_enc.cpp:202]   --->   Operation 528 'load' 'SBOX_V_load_65' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 529 [1/2] (1.23ns)   --->   "%SBOX_V_load_66 = load i8* %SBOX_V_addr_66, align 1" [kern_enc.cpp:202]   --->   Operation 529 'load' 'SBOX_V_load_66' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 530 [1/2] (1.23ns)   --->   "%SBOX_V_load_67 = load i8* %SBOX_V_addr_67, align 1" [kern_enc.cpp:202]   --->   Operation 530 'load' 'SBOX_V_load_67' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 531 [1/2] (1.23ns)   --->   "%SBOX_V_load_68 = load i8* %SBOX_V_addr_68, align 1" [kern_enc.cpp:202]   --->   Operation 531 'load' 'SBOX_V_load_68' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 532 [1/2] (1.23ns)   --->   "%SBOX_V_load_69 = load i8* %SBOX_V_addr_69, align 1" [kern_enc.cpp:202]   --->   Operation 532 'load' 'SBOX_V_load_69' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 533 [1/2] (1.23ns)   --->   "%SBOX_V_load_70 = load i8* %SBOX_V_addr_70, align 1" [kern_enc.cpp:202]   --->   Operation 533 'load' 'SBOX_V_load_70' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 534 [1/2] (1.23ns)   --->   "%temp_V_7 = load i8* %SBOX_V_addr_71, align 1" [kern_enc.cpp:202]   --->   Operation 534 'load' 'temp_V_7' <Predicate = (!icmp_ln196)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_0_V)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_56, i32 7)" [kern_enc.cpp:237]   --->   Operation 535 'bitselect' 'tmp_4' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln1503 = shl i8 %SBOX_V_load_56, 1" [kern_enc.cpp:238]   --->   Operation 536 'shl' 'shl_ln1503' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_0_V)   --->   "%xor_ln1503 = xor i8 %shl_ln1503, 27" [kern_enc.cpp:238]   --->   Operation 537 'xor' 'xor_ln1503' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 538 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_0_V = select i1 %tmp_4, i8 %xor_ln1503, i8 %shl_ln1503" [kern_enc.cpp:237]   --->   Operation 538 'select' 'temp_column_b_0_V' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_1_V)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_61, i32 7)" [kern_enc.cpp:237]   --->   Operation 539 'bitselect' 'tmp_5' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln1503_1 = shl i8 %SBOX_V_load_61, 1" [kern_enc.cpp:238]   --->   Operation 540 'shl' 'shl_ln1503_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_1_V)   --->   "%xor_ln1503_1 = xor i8 %shl_ln1503_1, 27" [kern_enc.cpp:238]   --->   Operation 541 'xor' 'xor_ln1503_1' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 542 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_1_V = select i1 %tmp_5, i8 %xor_ln1503_1, i8 %shl_ln1503_1" [kern_enc.cpp:237]   --->   Operation 542 'select' 'temp_column_b_1_V' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_2_V)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_66, i32 7)" [kern_enc.cpp:237]   --->   Operation 543 'bitselect' 'tmp_6' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln1503_2 = shl i8 %SBOX_V_load_66, 1" [kern_enc.cpp:238]   --->   Operation 544 'shl' 'shl_ln1503_2' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_2_V)   --->   "%xor_ln1503_2 = xor i8 %shl_ln1503_2, 27" [kern_enc.cpp:238]   --->   Operation 545 'xor' 'xor_ln1503_2' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 546 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_2_V = select i1 %tmp_6, i8 %xor_ln1503_2, i8 %shl_ln1503_2" [kern_enc.cpp:237]   --->   Operation 546 'select' 'temp_column_b_2_V' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_3_V)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %temp_V_7, i32 7)" [kern_enc.cpp:237]   --->   Operation 547 'bitselect' 'tmp_7' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln1503_3 = shl i8 %temp_V_7, 1" [kern_enc.cpp:238]   --->   Operation 548 'shl' 'shl_ln1503_3' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_3_V)   --->   "%xor_ln1503_3 = xor i8 %shl_ln1503_3, 27" [kern_enc.cpp:238]   --->   Operation 549 'xor' 'xor_ln1503_3' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 550 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_3_V = select i1 %tmp_7, i8 %xor_ln1503_3, i8 %shl_ln1503_3" [kern_enc.cpp:237]   --->   Operation 550 'select' 'temp_column_b_3_V' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_0_V_1)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_60, i32 7)" [kern_enc.cpp:237]   --->   Operation 551 'bitselect' 'tmp_8' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln1503_4 = shl i8 %SBOX_V_load_60, 1" [kern_enc.cpp:238]   --->   Operation 552 'shl' 'shl_ln1503_4' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_0_V_1)   --->   "%xor_ln1503_4 = xor i8 %shl_ln1503_4, 27" [kern_enc.cpp:238]   --->   Operation 553 'xor' 'xor_ln1503_4' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 554 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_0_V_1 = select i1 %tmp_8, i8 %xor_ln1503_4, i8 %shl_ln1503_4" [kern_enc.cpp:237]   --->   Operation 554 'select' 'temp_column_b_0_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_1_V_1)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_65, i32 7)" [kern_enc.cpp:237]   --->   Operation 555 'bitselect' 'tmp_9' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln1503_5 = shl i8 %SBOX_V_load_65, 1" [kern_enc.cpp:238]   --->   Operation 556 'shl' 'shl_ln1503_5' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_1_V_1)   --->   "%xor_ln1503_5 = xor i8 %shl_ln1503_5, 27" [kern_enc.cpp:238]   --->   Operation 557 'xor' 'xor_ln1503_5' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 558 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_1_V_1 = select i1 %tmp_9, i8 %xor_ln1503_5, i8 %shl_ln1503_5" [kern_enc.cpp:237]   --->   Operation 558 'select' 'temp_column_b_1_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_2_V_1)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_70, i32 7)" [kern_enc.cpp:237]   --->   Operation 559 'bitselect' 'tmp_10' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln1503_6 = shl i8 %SBOX_V_load_70, 1" [kern_enc.cpp:238]   --->   Operation 560 'shl' 'shl_ln1503_6' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_2_V_1)   --->   "%xor_ln1503_6 = xor i8 %shl_ln1503_6, 27" [kern_enc.cpp:238]   --->   Operation 561 'xor' 'xor_ln1503_6' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 562 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_2_V_1 = select i1 %tmp_10, i8 %xor_ln1503_6, i8 %shl_ln1503_6" [kern_enc.cpp:237]   --->   Operation 562 'select' 'temp_column_b_2_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_3_V_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_59, i32 7)" [kern_enc.cpp:237]   --->   Operation 563 'bitselect' 'tmp_11' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln1503_7 = shl i8 %SBOX_V_load_59, 1" [kern_enc.cpp:238]   --->   Operation 564 'shl' 'shl_ln1503_7' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_3_V_1)   --->   "%xor_ln1503_7 = xor i8 %shl_ln1503_7, 27" [kern_enc.cpp:238]   --->   Operation 565 'xor' 'xor_ln1503_7' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 566 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_3_V_1 = select i1 %tmp_11, i8 %xor_ln1503_7, i8 %shl_ln1503_7" [kern_enc.cpp:237]   --->   Operation 566 'select' 'temp_column_b_3_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_0_V_2)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_64, i32 7)" [kern_enc.cpp:237]   --->   Operation 567 'bitselect' 'tmp_12' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln1503_8 = shl i8 %SBOX_V_load_64, 1" [kern_enc.cpp:238]   --->   Operation 568 'shl' 'shl_ln1503_8' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_0_V_2)   --->   "%xor_ln1503_8 = xor i8 %shl_ln1503_8, 27" [kern_enc.cpp:238]   --->   Operation 569 'xor' 'xor_ln1503_8' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 570 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_0_V_2 = select i1 %tmp_12, i8 %xor_ln1503_8, i8 %shl_ln1503_8" [kern_enc.cpp:237]   --->   Operation 570 'select' 'temp_column_b_0_V_2' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_1_V_2)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_69, i32 7)" [kern_enc.cpp:237]   --->   Operation 571 'bitselect' 'tmp_13' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln1503_9 = shl i8 %SBOX_V_load_69, 1" [kern_enc.cpp:238]   --->   Operation 572 'shl' 'shl_ln1503_9' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_1_V_2)   --->   "%xor_ln1503_9 = xor i8 %shl_ln1503_9, 27" [kern_enc.cpp:238]   --->   Operation 573 'xor' 'xor_ln1503_9' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 574 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_1_V_2 = select i1 %tmp_13, i8 %xor_ln1503_9, i8 %shl_ln1503_9" [kern_enc.cpp:237]   --->   Operation 574 'select' 'temp_column_b_1_V_2' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_2_V_2)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %temp_V_5, i32 7)" [kern_enc.cpp:237]   --->   Operation 575 'bitselect' 'tmp_14' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 576 [1/1] (0.00ns)   --->   "%shl_ln1503_10 = shl i8 %temp_V_5, 1" [kern_enc.cpp:238]   --->   Operation 576 'shl' 'shl_ln1503_10' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_2_V_2)   --->   "%xor_ln1503_10 = xor i8 %shl_ln1503_10, 27" [kern_enc.cpp:238]   --->   Operation 577 'xor' 'xor_ln1503_10' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 578 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_2_V_2 = select i1 %tmp_14, i8 %xor_ln1503_10, i8 %shl_ln1503_10" [kern_enc.cpp:237]   --->   Operation 578 'select' 'temp_column_b_2_V_2' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_3_V_2)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_63, i32 7)" [kern_enc.cpp:237]   --->   Operation 579 'bitselect' 'tmp_15' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 580 [1/1] (0.00ns)   --->   "%shl_ln1503_11 = shl i8 %SBOX_V_load_63, 1" [kern_enc.cpp:238]   --->   Operation 580 'shl' 'shl_ln1503_11' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_3_V_2)   --->   "%xor_ln1503_11 = xor i8 %shl_ln1503_11, 27" [kern_enc.cpp:238]   --->   Operation 581 'xor' 'xor_ln1503_11' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 582 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_3_V_2 = select i1 %tmp_15, i8 %xor_ln1503_11, i8 %shl_ln1503_11" [kern_enc.cpp:237]   --->   Operation 582 'select' 'temp_column_b_3_V_2' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_0_V_3)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_68, i32 7)" [kern_enc.cpp:237]   --->   Operation 583 'bitselect' 'tmp_16' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln1503_12 = shl i8 %SBOX_V_load_68, 1" [kern_enc.cpp:238]   --->   Operation 584 'shl' 'shl_ln1503_12' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_0_V_3)   --->   "%xor_ln1503_12 = xor i8 %shl_ln1503_12, 27" [kern_enc.cpp:238]   --->   Operation 585 'xor' 'xor_ln1503_12' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 586 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_0_V_3 = select i1 %tmp_16, i8 %xor_ln1503_12, i8 %shl_ln1503_12" [kern_enc.cpp:237]   --->   Operation 586 'select' 'temp_column_b_0_V_3' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_1_V_3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %temp_V, i32 7)" [kern_enc.cpp:237]   --->   Operation 587 'bitselect' 'tmp_17' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln1503_13 = shl i8 %temp_V, 1" [kern_enc.cpp:238]   --->   Operation 588 'shl' 'shl_ln1503_13' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_1_V_3)   --->   "%xor_ln1503_13 = xor i8 %shl_ln1503_13, 27" [kern_enc.cpp:238]   --->   Operation 589 'xor' 'xor_ln1503_13' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 590 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_1_V_3 = select i1 %tmp_17, i8 %xor_ln1503_13, i8 %shl_ln1503_13" [kern_enc.cpp:237]   --->   Operation 590 'select' 'temp_column_b_1_V_3' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_2_V_3)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %temp_V_6, i32 7)" [kern_enc.cpp:237]   --->   Operation 591 'bitselect' 'tmp_18' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln1503_14 = shl i8 %temp_V_6, 1" [kern_enc.cpp:238]   --->   Operation 592 'shl' 'shl_ln1503_14' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_2_V_3)   --->   "%xor_ln1503_14 = xor i8 %shl_ln1503_14, 27" [kern_enc.cpp:238]   --->   Operation 593 'xor' 'xor_ln1503_14' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 594 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_2_V_3 = select i1 %tmp_18, i8 %xor_ln1503_14, i8 %shl_ln1503_14" [kern_enc.cpp:237]   --->   Operation 594 'select' 'temp_column_b_2_V_3' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_3_V_3)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBOX_V_load_67, i32 7)" [kern_enc.cpp:237]   --->   Operation 595 'bitselect' 'tmp_19' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "%shl_ln1503_15 = shl i8 %SBOX_V_load_67, 1" [kern_enc.cpp:238]   --->   Operation 596 'shl' 'shl_ln1503_15' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node temp_column_b_3_V_3)   --->   "%xor_ln1503_15 = xor i8 %shl_ln1503_15, 27" [kern_enc.cpp:238]   --->   Operation 597 'xor' 'xor_ln1503_15' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 598 [1/1] (0.39ns) (out node of the LUT)   --->   "%temp_column_b_3_V_3 = select i1 %tmp_19, i8 %xor_ln1503_15, i8 %shl_ln1503_15" [kern_enc.cpp:237]   --->   Operation 598 'select' 'temp_column_b_3_V_3' <Predicate = (!icmp_ln196)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 599 [1/1] (0.00ns)   --->   "%phi_ln719 = phi i8 [ %xor_ln1357_16, %branch2672 ], [ %xor_ln1357_32, %branch2688 ], [ %xor_ln1357_48, %branch2704 ], [ %xor_ln1357_64, %branch2720 ], [ %xor_ln1357_80, %branch2736 ], [ %xor_ln1357_96, %branch2752 ], [ %xor_ln1357_112, %branch2768 ], [ %xor_ln1357_128, %branch2784 ], [ %xor_ln1357, %Lp6_begin ]" [kern_enc.cpp:259]   --->   Operation 599 'phi' 'phi_ln719' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node cipher_0_V_3)   --->   "%xor_ln719_22 = xor i8 %SBOX_V_load_66, %SBOX_V_load_61" [kern_enc.cpp:259]   --->   Operation 600 'xor' 'xor_ln719_22' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node cipher_0_V_3)   --->   "%xor_ln719_23 = xor i8 %xor_ln719_22, %temp_V_7" [kern_enc.cpp:259]   --->   Operation 601 'xor' 'xor_ln719_23' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node cipher_0_V_3)   --->   "%xor_ln719_24 = xor i8 %temp_column_b_1_V, %phi_ln719" [kern_enc.cpp:259]   --->   Operation 602 'xor' 'xor_ln719_24' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node cipher_0_V_3)   --->   "%xor_ln719_25 = xor i8 %xor_ln719_24, %temp_column_b_0_V" [kern_enc.cpp:259]   --->   Operation 603 'xor' 'xor_ln719_25' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 604 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_0_V_3 = xor i8 %xor_ln719_25, %xor_ln719_23" [kern_enc.cpp:259]   --->   Operation 604 'xor' 'cipher_0_V_3' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 605 [1/1] (0.48ns)   --->   "%phi_ln719_1 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_13, i8 %xor_ln1357_1, i8 %xor_ln1357_17, i8 %xor_ln1357_33, i8 %xor_ln1357_49, i8 %xor_ln1357_65, i8 %xor_ln1357_81, i8 %xor_ln1357_97, i8 %xor_ln1357_113, i8 %xor_ln1357_129, i8 %xor_ln1357_145, i8 %xor_ln1357_145, i8 %xor_ln1357_145, i8 %xor_ln1357_145, i8 %xor_ln1357_145, i8 %xor_ln1357_145, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 605 'mux' 'phi_ln719_1' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 606 [1/1] (0.33ns)   --->   "%xor_ln719_27 = xor i8 %temp_V_7, %SBOX_V_load_56" [kern_enc.cpp:259]   --->   Operation 606 'xor' 'xor_ln719_27' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node cipher_1_V_4)   --->   "%xor_ln719_28 = xor i8 %xor_ln719_27, %SBOX_V_load_66" [kern_enc.cpp:259]   --->   Operation 607 'xor' 'xor_ln719_28' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node cipher_1_V_4)   --->   "%xor_ln719_29 = xor i8 %temp_column_b_2_V, %phi_ln719_1" [kern_enc.cpp:259]   --->   Operation 608 'xor' 'xor_ln719_29' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node cipher_1_V_4)   --->   "%xor_ln719_30 = xor i8 %xor_ln719_29, %temp_column_b_1_V" [kern_enc.cpp:259]   --->   Operation 609 'xor' 'xor_ln719_30' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 610 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_1_V_4 = xor i8 %xor_ln719_30, %xor_ln719_28" [kern_enc.cpp:259]   --->   Operation 610 'xor' 'cipher_1_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 611 [1/1] (0.48ns)   --->   "%phi_ln719_2 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_12, i8 %xor_ln1357_2, i8 %xor_ln1357_18, i8 %xor_ln1357_34, i8 %xor_ln1357_50, i8 %xor_ln1357_66, i8 %xor_ln1357_82, i8 %xor_ln1357_98, i8 %xor_ln1357_114, i8 %xor_ln1357_130, i8 %xor_ln1357_146, i8 %xor_ln1357_146, i8 %xor_ln1357_146, i8 %xor_ln1357_146, i8 %xor_ln1357_146, i8 %xor_ln1357_146, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 611 'mux' 'phi_ln719_2' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node cipher_2_V_4)   --->   "%xor_ln719_32 = xor i8 %xor_ln719_27, %SBOX_V_load_61" [kern_enc.cpp:259]   --->   Operation 612 'xor' 'xor_ln719_32' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node cipher_2_V_4)   --->   "%xor_ln719_33 = xor i8 %temp_column_b_3_V, %phi_ln719_2" [kern_enc.cpp:259]   --->   Operation 613 'xor' 'xor_ln719_33' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node cipher_2_V_4)   --->   "%xor_ln719_34 = xor i8 %xor_ln719_33, %temp_column_b_2_V" [kern_enc.cpp:259]   --->   Operation 614 'xor' 'xor_ln719_34' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 615 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_2_V_4 = xor i8 %xor_ln719_34, %xor_ln719_32" [kern_enc.cpp:259]   --->   Operation 615 'xor' 'cipher_2_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 616 [1/1] (0.48ns)   --->   "%phi_ln719_3 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_11, i8 %xor_ln1357_3, i8 %xor_ln1357_19, i8 %xor_ln1357_35, i8 %xor_ln1357_51, i8 %xor_ln1357_67, i8 %xor_ln1357_83, i8 %xor_ln1357_99, i8 %xor_ln1357_115, i8 %xor_ln1357_131, i8 %xor_ln1357_147, i8 %xor_ln1357_147, i8 %xor_ln1357_147, i8 %xor_ln1357_147, i8 %xor_ln1357_147, i8 %xor_ln1357_147, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 616 'mux' 'phi_ln719_3' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node cipher_3_V_4)   --->   "%xor_ln719_36 = xor i8 %SBOX_V_load_61, %SBOX_V_load_56" [kern_enc.cpp:259]   --->   Operation 617 'xor' 'xor_ln719_36' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node cipher_3_V_4)   --->   "%xor_ln719_37 = xor i8 %xor_ln719_36, %SBOX_V_load_66" [kern_enc.cpp:259]   --->   Operation 618 'xor' 'xor_ln719_37' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node cipher_3_V_4)   --->   "%xor_ln719_38 = xor i8 %temp_column_b_3_V, %phi_ln719_3" [kern_enc.cpp:259]   --->   Operation 619 'xor' 'xor_ln719_38' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node cipher_3_V_4)   --->   "%xor_ln719_39 = xor i8 %xor_ln719_38, %temp_column_b_0_V" [kern_enc.cpp:259]   --->   Operation 620 'xor' 'xor_ln719_39' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 621 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_3_V_4 = xor i8 %xor_ln719_39, %xor_ln719_37" [kern_enc.cpp:259]   --->   Operation 621 'xor' 'cipher_3_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 622 [1/1] (0.48ns)   --->   "%phi_ln719_4 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_10, i8 %xor_ln1357_4, i8 %xor_ln1357_20, i8 %xor_ln1357_36, i8 %xor_ln1357_52, i8 %xor_ln1357_68, i8 %xor_ln1357_84, i8 %xor_ln1357_100, i8 %xor_ln1357_116, i8 %xor_ln1357_132, i8 %xor_ln1357_148, i8 %xor_ln1357_148, i8 %xor_ln1357_148, i8 %xor_ln1357_148, i8 %xor_ln1357_148, i8 %xor_ln1357_148, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 622 'mux' 'phi_ln719_4' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node cipher_4_V_3)   --->   "%xor_ln719_41 = xor i8 %SBOX_V_load_70, %SBOX_V_load_65" [kern_enc.cpp:259]   --->   Operation 623 'xor' 'xor_ln719_41' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node cipher_4_V_3)   --->   "%xor_ln719_42 = xor i8 %xor_ln719_41, %SBOX_V_load_59" [kern_enc.cpp:259]   --->   Operation 624 'xor' 'xor_ln719_42' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node cipher_4_V_3)   --->   "%xor_ln719_43 = xor i8 %temp_column_b_1_V_1, %phi_ln719_4" [kern_enc.cpp:259]   --->   Operation 625 'xor' 'xor_ln719_43' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node cipher_4_V_3)   --->   "%xor_ln719_44 = xor i8 %xor_ln719_43, %temp_column_b_0_V_1" [kern_enc.cpp:259]   --->   Operation 626 'xor' 'xor_ln719_44' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 627 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_4_V_3 = xor i8 %xor_ln719_44, %xor_ln719_42" [kern_enc.cpp:259]   --->   Operation 627 'xor' 'cipher_4_V_3' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 628 [1/1] (0.48ns)   --->   "%phi_ln719_5 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_s, i8 %xor_ln1357_5, i8 %xor_ln1357_21, i8 %xor_ln1357_37, i8 %xor_ln1357_53, i8 %xor_ln1357_69, i8 %xor_ln1357_85, i8 %xor_ln1357_101, i8 %xor_ln1357_117, i8 %xor_ln1357_133, i8 %xor_ln1357_149, i8 %xor_ln1357_149, i8 %xor_ln1357_149, i8 %xor_ln1357_149, i8 %xor_ln1357_149, i8 %xor_ln1357_149, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 628 'mux' 'phi_ln719_5' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 629 [1/1] (0.33ns)   --->   "%xor_ln719_46 = xor i8 %SBOX_V_load_59, %SBOX_V_load_60" [kern_enc.cpp:259]   --->   Operation 629 'xor' 'xor_ln719_46' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node cipher_5_V_4)   --->   "%xor_ln719_47 = xor i8 %xor_ln719_46, %SBOX_V_load_70" [kern_enc.cpp:259]   --->   Operation 630 'xor' 'xor_ln719_47' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node cipher_5_V_4)   --->   "%xor_ln719_48 = xor i8 %temp_column_b_2_V_1, %phi_ln719_5" [kern_enc.cpp:259]   --->   Operation 631 'xor' 'xor_ln719_48' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node cipher_5_V_4)   --->   "%xor_ln719_49 = xor i8 %xor_ln719_48, %temp_column_b_1_V_1" [kern_enc.cpp:259]   --->   Operation 632 'xor' 'xor_ln719_49' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 633 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_5_V_4 = xor i8 %xor_ln719_49, %xor_ln719_47" [kern_enc.cpp:259]   --->   Operation 633 'xor' 'cipher_5_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 634 [1/1] (0.48ns)   --->   "%phi_ln719_6 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_9, i8 %xor_ln1357_6, i8 %xor_ln1357_22, i8 %xor_ln1357_38, i8 %xor_ln1357_54, i8 %xor_ln1357_70, i8 %xor_ln1357_86, i8 %xor_ln1357_102, i8 %xor_ln1357_118, i8 %xor_ln1357_134, i8 %xor_ln1357_150, i8 %xor_ln1357_150, i8 %xor_ln1357_150, i8 %xor_ln1357_150, i8 %xor_ln1357_150, i8 %xor_ln1357_150, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 634 'mux' 'phi_ln719_6' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node cipher_6_V_4)   --->   "%xor_ln719_51 = xor i8 %xor_ln719_46, %SBOX_V_load_65" [kern_enc.cpp:259]   --->   Operation 635 'xor' 'xor_ln719_51' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node cipher_6_V_4)   --->   "%xor_ln719_52 = xor i8 %temp_column_b_3_V_1, %phi_ln719_6" [kern_enc.cpp:259]   --->   Operation 636 'xor' 'xor_ln719_52' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node cipher_6_V_4)   --->   "%xor_ln719_53 = xor i8 %xor_ln719_52, %temp_column_b_2_V_1" [kern_enc.cpp:259]   --->   Operation 637 'xor' 'xor_ln719_53' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 638 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_6_V_4 = xor i8 %xor_ln719_53, %xor_ln719_51" [kern_enc.cpp:259]   --->   Operation 638 'xor' 'cipher_6_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 639 [1/1] (0.48ns)   --->   "%phi_ln719_7 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_8, i8 %xor_ln1357_7, i8 %xor_ln1357_23, i8 %xor_ln1357_39, i8 %xor_ln1357_55, i8 %xor_ln1357_71, i8 %xor_ln1357_87, i8 %xor_ln1357_103, i8 %xor_ln1357_119, i8 %xor_ln1357_135, i8 %xor_ln1357_151, i8 %xor_ln1357_151, i8 %xor_ln1357_151, i8 %xor_ln1357_151, i8 %xor_ln1357_151, i8 %xor_ln1357_151, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 639 'mux' 'phi_ln719_7' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node cipher_7_V_4)   --->   "%xor_ln719_55 = xor i8 %SBOX_V_load_65, %SBOX_V_load_60" [kern_enc.cpp:259]   --->   Operation 640 'xor' 'xor_ln719_55' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node cipher_7_V_4)   --->   "%xor_ln719_56 = xor i8 %xor_ln719_55, %SBOX_V_load_70" [kern_enc.cpp:259]   --->   Operation 641 'xor' 'xor_ln719_56' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node cipher_7_V_4)   --->   "%xor_ln719_57 = xor i8 %temp_column_b_3_V_1, %phi_ln719_7" [kern_enc.cpp:259]   --->   Operation 642 'xor' 'xor_ln719_57' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node cipher_7_V_4)   --->   "%xor_ln719_58 = xor i8 %xor_ln719_57, %temp_column_b_0_V_1" [kern_enc.cpp:259]   --->   Operation 643 'xor' 'xor_ln719_58' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 644 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_7_V_4 = xor i8 %xor_ln719_58, %xor_ln719_56" [kern_enc.cpp:259]   --->   Operation 644 'xor' 'cipher_7_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 645 [1/1] (0.48ns)   --->   "%phi_ln719_8 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_7, i8 %xor_ln1357_8, i8 %xor_ln1357_24, i8 %xor_ln1357_40, i8 %xor_ln1357_56, i8 %xor_ln1357_72, i8 %xor_ln1357_88, i8 %xor_ln1357_104, i8 %xor_ln1357_120, i8 %xor_ln1357_136, i8 %xor_ln1357_152, i8 %xor_ln1357_152, i8 %xor_ln1357_152, i8 %xor_ln1357_152, i8 %xor_ln1357_152, i8 %xor_ln1357_152, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 645 'mux' 'phi_ln719_8' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node cipher_8_V_3)   --->   "%xor_ln719_60 = xor i8 %temp_V_5, %SBOX_V_load_69" [kern_enc.cpp:259]   --->   Operation 646 'xor' 'xor_ln719_60' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node cipher_8_V_3)   --->   "%xor_ln719_61 = xor i8 %xor_ln719_60, %SBOX_V_load_63" [kern_enc.cpp:259]   --->   Operation 647 'xor' 'xor_ln719_61' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node cipher_8_V_3)   --->   "%xor_ln719_62 = xor i8 %temp_column_b_1_V_2, %phi_ln719_8" [kern_enc.cpp:259]   --->   Operation 648 'xor' 'xor_ln719_62' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node cipher_8_V_3)   --->   "%xor_ln719_63 = xor i8 %xor_ln719_62, %temp_column_b_0_V_2" [kern_enc.cpp:259]   --->   Operation 649 'xor' 'xor_ln719_63' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 650 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_8_V_3 = xor i8 %xor_ln719_63, %xor_ln719_61" [kern_enc.cpp:259]   --->   Operation 650 'xor' 'cipher_8_V_3' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 651 [1/1] (0.48ns)   --->   "%phi_ln719_9 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_6, i8 %xor_ln1357_9, i8 %xor_ln1357_25, i8 %xor_ln1357_41, i8 %xor_ln1357_57, i8 %xor_ln1357_73, i8 %xor_ln1357_89, i8 %xor_ln1357_105, i8 %xor_ln1357_121, i8 %xor_ln1357_137, i8 %xor_ln1357_153, i8 %xor_ln1357_153, i8 %xor_ln1357_153, i8 %xor_ln1357_153, i8 %xor_ln1357_153, i8 %xor_ln1357_153, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 651 'mux' 'phi_ln719_9' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 652 [1/1] (0.33ns)   --->   "%xor_ln719_65 = xor i8 %SBOX_V_load_63, %SBOX_V_load_64" [kern_enc.cpp:259]   --->   Operation 652 'xor' 'xor_ln719_65' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node cipher_9_V_4)   --->   "%xor_ln719_66 = xor i8 %xor_ln719_65, %temp_V_5" [kern_enc.cpp:259]   --->   Operation 653 'xor' 'xor_ln719_66' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node cipher_9_V_4)   --->   "%xor_ln719_67 = xor i8 %temp_column_b_2_V_2, %phi_ln719_9" [kern_enc.cpp:259]   --->   Operation 654 'xor' 'xor_ln719_67' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node cipher_9_V_4)   --->   "%xor_ln719_68 = xor i8 %xor_ln719_67, %temp_column_b_1_V_2" [kern_enc.cpp:259]   --->   Operation 655 'xor' 'xor_ln719_68' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 656 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_9_V_4 = xor i8 %xor_ln719_68, %xor_ln719_66" [kern_enc.cpp:259]   --->   Operation 656 'xor' 'cipher_9_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 657 [1/1] (0.48ns)   --->   "%phi_ln719_s = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_5, i8 %xor_ln1357_10, i8 %xor_ln1357_26, i8 %xor_ln1357_42, i8 %xor_ln1357_58, i8 %xor_ln1357_74, i8 %xor_ln1357_90, i8 %xor_ln1357_106, i8 %xor_ln1357_122, i8 %xor_ln1357_138, i8 %xor_ln1357_154, i8 %xor_ln1357_154, i8 %xor_ln1357_154, i8 %xor_ln1357_154, i8 %xor_ln1357_154, i8 %xor_ln1357_154, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 657 'mux' 'phi_ln719_s' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node cipher_10_V_4)   --->   "%xor_ln719_70 = xor i8 %xor_ln719_65, %SBOX_V_load_69" [kern_enc.cpp:259]   --->   Operation 658 'xor' 'xor_ln719_70' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node cipher_10_V_4)   --->   "%xor_ln719_71 = xor i8 %temp_column_b_3_V_2, %phi_ln719_s" [kern_enc.cpp:259]   --->   Operation 659 'xor' 'xor_ln719_71' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node cipher_10_V_4)   --->   "%xor_ln719_72 = xor i8 %xor_ln719_71, %temp_column_b_2_V_2" [kern_enc.cpp:259]   --->   Operation 660 'xor' 'xor_ln719_72' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 661 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_10_V_4 = xor i8 %xor_ln719_72, %xor_ln719_70" [kern_enc.cpp:259]   --->   Operation 661 'xor' 'cipher_10_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 662 [1/1] (0.48ns)   --->   "%phi_ln719_10 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_4, i8 %xor_ln1357_11, i8 %xor_ln1357_27, i8 %xor_ln1357_43, i8 %xor_ln1357_59, i8 %xor_ln1357_75, i8 %xor_ln1357_91, i8 %xor_ln1357_107, i8 %xor_ln1357_123, i8 %xor_ln1357_139, i8 %xor_ln1357_155, i8 %xor_ln1357_155, i8 %xor_ln1357_155, i8 %xor_ln1357_155, i8 %xor_ln1357_155, i8 %xor_ln1357_155, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 662 'mux' 'phi_ln719_10' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node cipher_11_V_4)   --->   "%xor_ln719_74 = xor i8 %SBOX_V_load_69, %SBOX_V_load_64" [kern_enc.cpp:259]   --->   Operation 663 'xor' 'xor_ln719_74' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node cipher_11_V_4)   --->   "%xor_ln719_75 = xor i8 %xor_ln719_74, %temp_V_5" [kern_enc.cpp:259]   --->   Operation 664 'xor' 'xor_ln719_75' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node cipher_11_V_4)   --->   "%xor_ln719_76 = xor i8 %temp_column_b_3_V_2, %phi_ln719_10" [kern_enc.cpp:259]   --->   Operation 665 'xor' 'xor_ln719_76' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node cipher_11_V_4)   --->   "%xor_ln719_77 = xor i8 %xor_ln719_76, %temp_column_b_0_V_2" [kern_enc.cpp:259]   --->   Operation 666 'xor' 'xor_ln719_77' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 667 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_11_V_4 = xor i8 %xor_ln719_77, %xor_ln719_75" [kern_enc.cpp:259]   --->   Operation 667 'xor' 'cipher_11_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 668 [1/1] (0.48ns)   --->   "%phi_ln719_11 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_3, i8 %xor_ln1357_12, i8 %xor_ln1357_28, i8 %xor_ln1357_44, i8 %xor_ln1357_60, i8 %xor_ln1357_76, i8 %xor_ln1357_92, i8 %xor_ln1357_108, i8 %xor_ln1357_124, i8 %xor_ln1357_140, i8 %xor_ln1357_156, i8 %xor_ln1357_156, i8 %xor_ln1357_156, i8 %xor_ln1357_156, i8 %xor_ln1357_156, i8 %xor_ln1357_156, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 668 'mux' 'phi_ln719_11' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node cipher_12_V_3)   --->   "%xor_ln719_79 = xor i8 %temp_V_6, %temp_V" [kern_enc.cpp:259]   --->   Operation 669 'xor' 'xor_ln719_79' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node cipher_12_V_3)   --->   "%xor_ln719_80 = xor i8 %xor_ln719_79, %SBOX_V_load_67" [kern_enc.cpp:259]   --->   Operation 670 'xor' 'xor_ln719_80' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node cipher_12_V_3)   --->   "%xor_ln719_81 = xor i8 %temp_column_b_1_V_3, %phi_ln719_11" [kern_enc.cpp:259]   --->   Operation 671 'xor' 'xor_ln719_81' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node cipher_12_V_3)   --->   "%xor_ln719_82 = xor i8 %xor_ln719_81, %temp_column_b_0_V_3" [kern_enc.cpp:259]   --->   Operation 672 'xor' 'xor_ln719_82' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 673 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_12_V_3 = xor i8 %xor_ln719_82, %xor_ln719_80" [kern_enc.cpp:259]   --->   Operation 673 'xor' 'cipher_12_V_3' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 674 [1/1] (0.48ns)   --->   "%phi_ln719_12 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_2, i8 %xor_ln1357_13, i8 %xor_ln1357_29, i8 %xor_ln1357_45, i8 %xor_ln1357_61, i8 %xor_ln1357_77, i8 %xor_ln1357_93, i8 %xor_ln1357_109, i8 %xor_ln1357_125, i8 %xor_ln1357_141, i8 %xor_ln1357_157, i8 %xor_ln1357_157, i8 %xor_ln1357_157, i8 %xor_ln1357_157, i8 %xor_ln1357_157, i8 %xor_ln1357_157, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 674 'mux' 'phi_ln719_12' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 675 [1/1] (0.33ns)   --->   "%xor_ln719_84 = xor i8 %SBOX_V_load_67, %SBOX_V_load_68" [kern_enc.cpp:259]   --->   Operation 675 'xor' 'xor_ln719_84' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node cipher_13_V_4)   --->   "%xor_ln719_85 = xor i8 %xor_ln719_84, %temp_V_6" [kern_enc.cpp:259]   --->   Operation 676 'xor' 'xor_ln719_85' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node cipher_13_V_4)   --->   "%xor_ln719_86 = xor i8 %temp_column_b_2_V_3, %phi_ln719_12" [kern_enc.cpp:259]   --->   Operation 677 'xor' 'xor_ln719_86' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node cipher_13_V_4)   --->   "%xor_ln719_87 = xor i8 %xor_ln719_86, %temp_column_b_1_V_3" [kern_enc.cpp:259]   --->   Operation 678 'xor' 'xor_ln719_87' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 679 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_13_V_4 = xor i8 %xor_ln719_87, %xor_ln719_85" [kern_enc.cpp:259]   --->   Operation 679 'xor' 'cipher_13_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 680 [1/1] (0.48ns)   --->   "%phi_ln719_13 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214_1, i8 %xor_ln1357_14, i8 %xor_ln1357_30, i8 %xor_ln1357_46, i8 %xor_ln1357_62, i8 %xor_ln1357_78, i8 %xor_ln1357_94, i8 %xor_ln1357_110, i8 %xor_ln1357_126, i8 %xor_ln1357_142, i8 %xor_ln1357_158, i8 %xor_ln1357_158, i8 %xor_ln1357_158, i8 %xor_ln1357_158, i8 %xor_ln1357_158, i8 %xor_ln1357_158, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 680 'mux' 'phi_ln719_13' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node cipher_14_V_4)   --->   "%xor_ln719_89 = xor i8 %xor_ln719_84, %temp_V" [kern_enc.cpp:259]   --->   Operation 681 'xor' 'xor_ln719_89' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node cipher_14_V_4)   --->   "%xor_ln719_90 = xor i8 %temp_column_b_3_V_3, %phi_ln719_13" [kern_enc.cpp:259]   --->   Operation 682 'xor' 'xor_ln719_90' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node cipher_14_V_4)   --->   "%xor_ln719_91 = xor i8 %xor_ln719_90, %temp_column_b_2_V_3" [kern_enc.cpp:259]   --->   Operation 683 'xor' 'xor_ln719_91' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 684 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_14_V_4 = xor i8 %xor_ln719_91, %xor_ln719_89" [kern_enc.cpp:259]   --->   Operation 684 'xor' 'cipher_14_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 685 [1/1] (0.48ns)   --->   "%phi_ln719_14 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %trunc_ln214, i8 %xor_ln1357_15, i8 %xor_ln1357_31, i8 %xor_ln1357_47, i8 %xor_ln1357_63, i8 %xor_ln1357_79, i8 %xor_ln1357_95, i8 %xor_ln1357_111, i8 %xor_ln1357_127, i8 %xor_ln1357_143, i8 %xor_ln1357_159, i8 %xor_ln1357_159, i8 %xor_ln1357_159, i8 %xor_ln1357_159, i8 %xor_ln1357_159, i8 %xor_ln1357_159, i4 %p_02329_1)" [kern_enc.cpp:259]   --->   Operation 685 'mux' 'phi_ln719_14' <Predicate = (!icmp_ln196)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node cipher_15_V_4)   --->   "%xor_ln719_93 = xor i8 %temp_V, %SBOX_V_load_68" [kern_enc.cpp:259]   --->   Operation 686 'xor' 'xor_ln719_93' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node cipher_15_V_4)   --->   "%xor_ln719_94 = xor i8 %xor_ln719_93, %temp_V_6" [kern_enc.cpp:259]   --->   Operation 687 'xor' 'xor_ln719_94' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node cipher_15_V_4)   --->   "%xor_ln719_95 = xor i8 %temp_column_b_3_V_3, %phi_ln719_14" [kern_enc.cpp:259]   --->   Operation 688 'xor' 'xor_ln719_95' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node cipher_15_V_4)   --->   "%xor_ln719_96 = xor i8 %xor_ln719_95, %temp_column_b_0_V_3" [kern_enc.cpp:259]   --->   Operation 689 'xor' 'xor_ln719_96' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 690 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_15_V_4 = xor i8 %xor_ln719_96, %xor_ln719_94" [kern_enc.cpp:259]   --->   Operation 690 'xor' 'cipher_15_V_4' <Predicate = (!icmp_ln196)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 691 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str10, i32 %tmp_1)" [kern_enc.cpp:261]   --->   Operation 691 'specregionend' 'empty_7' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 692 [1/1] (0.00ns)   --->   "br label %.preheader4500" [kern_enc.cpp:196]   --->   Operation 692 'br' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 1.23>
ST_14 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln544_40 = zext i8 %cipher_V_0_0 to i64" [kern_enc.cpp:269]   --->   Operation 693 'zext' 'zext_ln544_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 694 [1/1] (0.00ns)   --->   "%SBOX_V_addr_40 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_40" [kern_enc.cpp:269]   --->   Operation 694 'getelementptr' 'SBOX_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 695 [2/2] (1.23ns)   --->   "%cipher_0_V_1 = load i8* %SBOX_V_addr_40, align 1" [kern_enc.cpp:269]   --->   Operation 695 'load' 'cipher_0_V_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln544_41 = zext i8 %cipher_V_1_0 to i64" [kern_enc.cpp:269]   --->   Operation 696 'zext' 'zext_ln544_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 697 [1/1] (0.00ns)   --->   "%SBOX_V_addr_41 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_41" [kern_enc.cpp:269]   --->   Operation 697 'getelementptr' 'SBOX_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 698 [2/2] (1.23ns)   --->   "%cipher_1_V_5 = load i8* %SBOX_V_addr_41, align 1" [kern_enc.cpp:269]   --->   Operation 698 'load' 'cipher_1_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln544_42 = zext i8 %cipher_V_2_0 to i64" [kern_enc.cpp:269]   --->   Operation 699 'zext' 'zext_ln544_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 700 [1/1] (0.00ns)   --->   "%SBOX_V_addr_42 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_42" [kern_enc.cpp:269]   --->   Operation 700 'getelementptr' 'SBOX_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 701 [2/2] (1.23ns)   --->   "%cipher_2_V_5 = load i8* %SBOX_V_addr_42, align 1" [kern_enc.cpp:269]   --->   Operation 701 'load' 'cipher_2_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln544_43 = zext i8 %cipher_V_3_0 to i64" [kern_enc.cpp:269]   --->   Operation 702 'zext' 'zext_ln544_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 703 [1/1] (0.00ns)   --->   "%SBOX_V_addr_43 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_43" [kern_enc.cpp:269]   --->   Operation 703 'getelementptr' 'SBOX_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 704 [2/2] (1.23ns)   --->   "%cipher_3_V_5 = load i8* %SBOX_V_addr_43, align 1" [kern_enc.cpp:269]   --->   Operation 704 'load' 'cipher_3_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln544_44 = zext i8 %cipher_V_4_0 to i64" [kern_enc.cpp:269]   --->   Operation 705 'zext' 'zext_ln544_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 706 [1/1] (0.00ns)   --->   "%SBOX_V_addr_44 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_44" [kern_enc.cpp:269]   --->   Operation 706 'getelementptr' 'SBOX_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 707 [2/2] (1.23ns)   --->   "%cipher_4_V_1 = load i8* %SBOX_V_addr_44, align 1" [kern_enc.cpp:269]   --->   Operation 707 'load' 'cipher_4_V_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln544_45 = zext i8 %cipher_V_5_0 to i64" [kern_enc.cpp:269]   --->   Operation 708 'zext' 'zext_ln544_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 709 [1/1] (0.00ns)   --->   "%SBOX_V_addr_45 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_45" [kern_enc.cpp:269]   --->   Operation 709 'getelementptr' 'SBOX_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 710 [2/2] (1.23ns)   --->   "%cipher_5_V_5 = load i8* %SBOX_V_addr_45, align 1" [kern_enc.cpp:269]   --->   Operation 710 'load' 'cipher_5_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln544_46 = zext i8 %cipher_V_6_0 to i64" [kern_enc.cpp:269]   --->   Operation 711 'zext' 'zext_ln544_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 712 [1/1] (0.00ns)   --->   "%SBOX_V_addr_46 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_46" [kern_enc.cpp:269]   --->   Operation 712 'getelementptr' 'SBOX_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 713 [2/2] (1.23ns)   --->   "%cipher_6_V_5 = load i8* %SBOX_V_addr_46, align 1" [kern_enc.cpp:269]   --->   Operation 713 'load' 'cipher_6_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln544_47 = zext i8 %cipher_V_7_0 to i64" [kern_enc.cpp:269]   --->   Operation 714 'zext' 'zext_ln544_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 715 [1/1] (0.00ns)   --->   "%SBOX_V_addr_47 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_47" [kern_enc.cpp:269]   --->   Operation 715 'getelementptr' 'SBOX_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 716 [2/2] (1.23ns)   --->   "%cipher_7_V_5 = load i8* %SBOX_V_addr_47, align 1" [kern_enc.cpp:269]   --->   Operation 716 'load' 'cipher_7_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln544_48 = zext i8 %cipher_V_8_0 to i64" [kern_enc.cpp:269]   --->   Operation 717 'zext' 'zext_ln544_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 718 [1/1] (0.00ns)   --->   "%SBOX_V_addr_48 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_48" [kern_enc.cpp:269]   --->   Operation 718 'getelementptr' 'SBOX_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 719 [2/2] (1.23ns)   --->   "%cipher_8_V_1 = load i8* %SBOX_V_addr_48, align 1" [kern_enc.cpp:269]   --->   Operation 719 'load' 'cipher_8_V_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln544_49 = zext i8 %cipher_V_9_0 to i64" [kern_enc.cpp:269]   --->   Operation 720 'zext' 'zext_ln544_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 721 [1/1] (0.00ns)   --->   "%SBOX_V_addr_49 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_49" [kern_enc.cpp:269]   --->   Operation 721 'getelementptr' 'SBOX_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 722 [2/2] (1.23ns)   --->   "%cipher_9_V_5 = load i8* %SBOX_V_addr_49, align 1" [kern_enc.cpp:269]   --->   Operation 722 'load' 'cipher_9_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln544_50 = zext i8 %cipher_V_10_0 to i64" [kern_enc.cpp:269]   --->   Operation 723 'zext' 'zext_ln544_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 724 [1/1] (0.00ns)   --->   "%SBOX_V_addr_50 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_50" [kern_enc.cpp:269]   --->   Operation 724 'getelementptr' 'SBOX_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 725 [2/2] (1.23ns)   --->   "%cipher_10_V_5 = load i8* %SBOX_V_addr_50, align 1" [kern_enc.cpp:269]   --->   Operation 725 'load' 'cipher_10_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln544_51 = zext i8 %cipher_V_11_0 to i64" [kern_enc.cpp:269]   --->   Operation 726 'zext' 'zext_ln544_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 727 [1/1] (0.00ns)   --->   "%SBOX_V_addr_51 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_51" [kern_enc.cpp:269]   --->   Operation 727 'getelementptr' 'SBOX_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 728 [2/2] (1.23ns)   --->   "%cipher_11_V_5 = load i8* %SBOX_V_addr_51, align 1" [kern_enc.cpp:269]   --->   Operation 728 'load' 'cipher_11_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln544_52 = zext i8 %cipher_V_12_0 to i64" [kern_enc.cpp:269]   --->   Operation 729 'zext' 'zext_ln544_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 730 [1/1] (0.00ns)   --->   "%SBOX_V_addr_52 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_52" [kern_enc.cpp:269]   --->   Operation 730 'getelementptr' 'SBOX_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 731 [2/2] (1.23ns)   --->   "%cipher_12_V_1 = load i8* %SBOX_V_addr_52, align 1" [kern_enc.cpp:269]   --->   Operation 731 'load' 'cipher_12_V_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln544_53 = zext i8 %cipher_V_13_0 to i64" [kern_enc.cpp:269]   --->   Operation 732 'zext' 'zext_ln544_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 733 [1/1] (0.00ns)   --->   "%SBOX_V_addr_53 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_53" [kern_enc.cpp:269]   --->   Operation 733 'getelementptr' 'SBOX_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 734 [2/2] (1.23ns)   --->   "%cipher_13_V_5 = load i8* %SBOX_V_addr_53, align 1" [kern_enc.cpp:269]   --->   Operation 734 'load' 'cipher_13_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln544_54 = zext i8 %cipher_V_14_0 to i64" [kern_enc.cpp:269]   --->   Operation 735 'zext' 'zext_ln544_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 736 [1/1] (0.00ns)   --->   "%SBOX_V_addr_54 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_54" [kern_enc.cpp:269]   --->   Operation 736 'getelementptr' 'SBOX_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 737 [2/2] (1.23ns)   --->   "%cipher_14_V_5 = load i8* %SBOX_V_addr_54, align 1" [kern_enc.cpp:269]   --->   Operation 737 'load' 'cipher_14_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln544_55 = zext i8 %cipher_V_15_0 to i64" [kern_enc.cpp:269]   --->   Operation 738 'zext' 'zext_ln544_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 739 [1/1] (0.00ns)   --->   "%SBOX_V_addr_55 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_55" [kern_enc.cpp:269]   --->   Operation 739 'getelementptr' 'SBOX_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 740 [2/2] (1.23ns)   --->   "%cipher_15_V_5 = load i8* %SBOX_V_addr_55, align 1" [kern_enc.cpp:269]   --->   Operation 740 'load' 'cipher_15_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 15 <SV = 13> <Delay = 1.57>
ST_15 : Operation 741 [1/2] (1.23ns)   --->   "%cipher_0_V_1 = load i8* %SBOX_V_addr_40, align 1" [kern_enc.cpp:269]   --->   Operation 741 'load' 'cipher_0_V_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 742 [1/2] (1.23ns)   --->   "%cipher_1_V_5 = load i8* %SBOX_V_addr_41, align 1" [kern_enc.cpp:269]   --->   Operation 742 'load' 'cipher_1_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 743 [1/2] (1.23ns)   --->   "%cipher_2_V_5 = load i8* %SBOX_V_addr_42, align 1" [kern_enc.cpp:269]   --->   Operation 743 'load' 'cipher_2_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 744 [1/2] (1.23ns)   --->   "%cipher_3_V_5 = load i8* %SBOX_V_addr_43, align 1" [kern_enc.cpp:269]   --->   Operation 744 'load' 'cipher_3_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 745 [1/2] (1.23ns)   --->   "%cipher_4_V_1 = load i8* %SBOX_V_addr_44, align 1" [kern_enc.cpp:269]   --->   Operation 745 'load' 'cipher_4_V_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 746 [1/2] (1.23ns)   --->   "%cipher_5_V_5 = load i8* %SBOX_V_addr_45, align 1" [kern_enc.cpp:269]   --->   Operation 746 'load' 'cipher_5_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 747 [1/2] (1.23ns)   --->   "%cipher_6_V_5 = load i8* %SBOX_V_addr_46, align 1" [kern_enc.cpp:269]   --->   Operation 747 'load' 'cipher_6_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 748 [1/2] (1.23ns)   --->   "%cipher_7_V_5 = load i8* %SBOX_V_addr_47, align 1" [kern_enc.cpp:269]   --->   Operation 748 'load' 'cipher_7_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 749 [1/2] (1.23ns)   --->   "%cipher_8_V_1 = load i8* %SBOX_V_addr_48, align 1" [kern_enc.cpp:269]   --->   Operation 749 'load' 'cipher_8_V_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 750 [1/2] (1.23ns)   --->   "%cipher_9_V_5 = load i8* %SBOX_V_addr_49, align 1" [kern_enc.cpp:269]   --->   Operation 750 'load' 'cipher_9_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 751 [1/2] (1.23ns)   --->   "%cipher_10_V_5 = load i8* %SBOX_V_addr_50, align 1" [kern_enc.cpp:269]   --->   Operation 751 'load' 'cipher_10_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 752 [1/2] (1.23ns)   --->   "%cipher_11_V_5 = load i8* %SBOX_V_addr_51, align 1" [kern_enc.cpp:269]   --->   Operation 752 'load' 'cipher_11_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 753 [1/2] (1.23ns)   --->   "%cipher_12_V_1 = load i8* %SBOX_V_addr_52, align 1" [kern_enc.cpp:269]   --->   Operation 753 'load' 'cipher_12_V_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 754 [1/2] (1.23ns)   --->   "%cipher_13_V_5 = load i8* %SBOX_V_addr_53, align 1" [kern_enc.cpp:269]   --->   Operation 754 'load' 'cipher_13_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 755 [1/2] (1.23ns)   --->   "%cipher_14_V_5 = load i8* %SBOX_V_addr_54, align 1" [kern_enc.cpp:269]   --->   Operation 755 'load' 'cipher_14_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 756 [1/2] (1.23ns)   --->   "%cipher_15_V_5 = load i8* %SBOX_V_addr_55, align 1" [kern_enc.cpp:269]   --->   Operation 756 'load' 'cipher_15_V_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node cipher_0_V_2)   --->   "%xor_ln719_5 = xor i8 %xor_ln1357_128, %xor_ln719_4" [kern_enc.cpp:296]   --->   Operation 757 'xor' 'xor_ln719_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 758 [1/1] (0.33ns) (out node of the LUT)   --->   "%cipher_0_V_2 = xor i8 %xor_ln719_5, %cipher_0_V_1" [kern_enc.cpp:296]   --->   Operation 758 'xor' 'cipher_0_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 759 [1/1] (0.33ns)   --->   "%cipher_1_V_3 = xor i8 %cipher_5_V_5, %xor_ln1357_145" [kern_enc.cpp:296]   --->   Operation 759 'xor' 'cipher_1_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 760 [1/1] (0.33ns)   --->   "%cipher_2_V_3 = xor i8 %cipher_10_V_5, %xor_ln1357_146" [kern_enc.cpp:296]   --->   Operation 760 'xor' 'cipher_2_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 761 [1/1] (0.33ns)   --->   "%cipher_3_V_3 = xor i8 %cipher_15_V_5, %xor_ln1357_147" [kern_enc.cpp:296]   --->   Operation 761 'xor' 'cipher_3_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 762 [1/1] (0.33ns)   --->   "%cipher_4_V_2 = xor i8 %cipher_4_V_1, %xor_ln1357_148" [kern_enc.cpp:296]   --->   Operation 762 'xor' 'cipher_4_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 763 [1/1] (0.33ns)   --->   "%cipher_5_V_3 = xor i8 %cipher_9_V_5, %xor_ln1357_149" [kern_enc.cpp:296]   --->   Operation 763 'xor' 'cipher_5_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 764 [1/1] (0.33ns)   --->   "%cipher_6_V_3 = xor i8 %cipher_14_V_5, %xor_ln1357_150" [kern_enc.cpp:296]   --->   Operation 764 'xor' 'cipher_6_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 765 [1/1] (0.33ns)   --->   "%cipher_7_V_3 = xor i8 %cipher_3_V_5, %xor_ln1357_151" [kern_enc.cpp:296]   --->   Operation 765 'xor' 'cipher_7_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 766 [1/1] (0.33ns)   --->   "%cipher_8_V_2 = xor i8 %cipher_8_V_1, %xor_ln1357_152" [kern_enc.cpp:296]   --->   Operation 766 'xor' 'cipher_8_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 767 [1/1] (0.33ns)   --->   "%cipher_9_V_3 = xor i8 %cipher_13_V_5, %xor_ln1357_153" [kern_enc.cpp:296]   --->   Operation 767 'xor' 'cipher_9_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 768 [1/1] (0.33ns)   --->   "%cipher_10_V_3 = xor i8 %cipher_2_V_5, %xor_ln1357_154" [kern_enc.cpp:296]   --->   Operation 768 'xor' 'cipher_10_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 769 [1/1] (0.33ns)   --->   "%cipher_11_V_3 = xor i8 %cipher_7_V_5, %xor_ln1357_155" [kern_enc.cpp:296]   --->   Operation 769 'xor' 'cipher_11_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 770 [1/1] (0.33ns)   --->   "%cipher_12_V_2 = xor i8 %cipher_12_V_1, %xor_ln1357_156" [kern_enc.cpp:296]   --->   Operation 770 'xor' 'cipher_12_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 771 [1/1] (0.33ns)   --->   "%cipher_13_V_3 = xor i8 %cipher_1_V_5, %xor_ln1357_157" [kern_enc.cpp:296]   --->   Operation 771 'xor' 'cipher_13_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 772 [1/1] (0.33ns)   --->   "%cipher_14_V_3 = xor i8 %cipher_6_V_5, %xor_ln1357_158" [kern_enc.cpp:296]   --->   Operation 772 'xor' 'cipher_14_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 773 [1/1] (0.33ns)   --->   "%cipher_15_V_3 = xor i8 %cipher_11_V_5, %xor_ln1357_159" [kern_enc.cpp:296]   --->   Operation 773 'xor' 'cipher_15_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 774 [1/1] (0.00ns)   --->   "%cipherT_V = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %cipher_15_V_3, i8 %cipher_14_V_3, i8 %cipher_13_V_3, i8 %cipher_12_V_2, i8 %cipher_11_V_3, i8 %cipher_10_V_3, i8 %cipher_9_V_3, i8 %cipher_8_V_2, i8 %cipher_7_V_3, i8 %cipher_6_V_3, i8 %cipher_5_V_3, i8 %cipher_4_V_2, i8 %cipher_3_V_3, i8 %cipher_2_V_3, i8 %cipher_1_V_3, i8 %cipher_0_V_2)" [kern_enc.cpp:307]   --->   Operation 774 'bitconcatenate' 'cipherT_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 775 [1/1] (0.00ns)   --->   "%data_data_V = zext i128 %cipherT_V to i512" [kern_enc.cpp:322]   --->   Operation 775 'zext' 'data_data_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 776 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i1P.i8P.i16P.i64P(i512* %out_V_data_V, i8* %out_V_dest_V, i1* %out_V_last_V, i8* %out_V_id_V, i16* %out_V_user_V, i64* %out_V_keep_V, i512 %data_data_V, i8 4, i1 true, i8 3, i16 undef, i64 -1)" [kern_enc.cpp:323]   --->   Operation 776 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 14> <Delay = 1.34>
ST_16 : Operation 777 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i1P.i8P.i16P.i64P(i512* %out_V_data_V, i8* %out_V_dest_V, i1* %out_V_last_V, i8* %out_V_id_V, i16* %out_V_user_V, i64* %out_V_keep_V, i512 %data_data_V, i8 4, i1 true, i8 3, i16 undef, i64 -1)" [kern_enc.cpp:323]   --->   Operation 777 'write' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 778 [1/1] (0.65ns)   --->   "br label %._crit_edge4537" [kern_enc.cpp:333]   --->   Operation 778 'br' <Predicate = (!icmp_ln50 & icmp_ln116)> <Delay = 0.65>
ST_16 : Operation 779 [1/1] (0.00ns)   --->   "%flag_flag_3 = phi i1 [ true, %.preheader4498.0 ], [ false, %5 ]"   --->   Operation 779 'phi' 'flag_flag_3' <Predicate = (!icmp_ln50 & !icmp_ln334) | (!icmp_ln50 & icmp_ln116)> <Delay = 0.00>
ST_16 : Operation 780 [1/1] (0.69ns)   --->   "br label %._crit_edge4536"   --->   Operation 780 'br' <Predicate = (!icmp_ln50 & !icmp_ln334) | (!icmp_ln50 & icmp_ln116)> <Delay = 0.69>
ST_16 : Operation 781 [1/1] (0.00ns)   --->   "%flag_flag_4 = phi i1 [ %flag_flag_3, %._crit_edge4537 ], [ false, %5 ], [ false, %0 ], [ true, %3 ], [ %flag_flag_0, %._crit_edge4534 ]"   --->   Operation 781 'phi' 'flag_flag_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 782 [1/1] (0.00ns)   --->   "%flag_new_4 = phi i32 [ 24, %._crit_edge4537 ], [ undef, %5 ], [ undef, %0 ], [ %add_ln112, %3 ], [ %flag_load_2, %._crit_edge4534 ]" [kern_enc.cpp:112]   --->   Operation 782 'phi' 'flag_new_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 783 [1/1] (0.00ns)   --->   "br i1 %flag_flag_4, label %mergeST, label %._crit_edge4536.new"   --->   Operation 783 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 784 [1/1] (0.00ns)   --->   "store i32 %flag_new_4, i32* @flag, align 4" [kern_enc.cpp:92]   --->   Operation 784 'store' <Predicate = (flag_flag_4)> <Delay = 0.00>
ST_16 : Operation 785 [1/1] (0.00ns)   --->   "br label %._crit_edge4536.new"   --->   Operation 785 'br' <Predicate = (flag_flag_4)> <Delay = 0.00>
ST_16 : Operation 786 [1/1] (0.00ns)   --->   "ret void" [kern_enc.cpp:339]   --->   Operation 786 'ret' <Predicate = true> <Delay = 0.00>

State 17 <SV = 1> <Delay = 1.01>
ST_17 : Operation 787 [1/1] (0.00ns)   --->   "%flag_flag_0 = phi i1 [ true, %2 ], [ false, %1 ]"   --->   Operation 787 'phi' 'flag_flag_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 788 [1/1] (0.00ns)   --->   "%flag_load_2 = phi i32 [ %add_ln92, %2 ], [ %flag_load, %1 ]" [kern_enc.cpp:92]   --->   Operation 788 'phi' 'flag_load_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 789 [1/1] (0.69ns)   --->   "br i1 %icmp_ln94, label %3, label %._crit_edge4536" [kern_enc.cpp:94]   --->   Operation 789 'br' <Predicate = true> <Delay = 0.69>
ST_17 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = trunc i512 %tmp_data_V to i128" [kern_enc.cpp:95]   --->   Operation 790 'trunc' 'trunc_ln209_1' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_17 : Operation 791 [1/1] (0.65ns)   --->   "store i128 %trunc_ln209_1, i128* @keyT_V, align 16" [kern_enc.cpp:95]   --->   Operation 791 'store' <Predicate = (icmp_ln94)> <Delay = 0.65>
ST_17 : Operation 792 [1/1] (1.01ns)   --->   "%add_ln112 = add nsw i32 1, %flag_load_2" [kern_enc.cpp:112]   --->   Operation 792 'add' 'add_ln112' <Predicate = (icmp_ln94)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 793 [1/1] (0.69ns)   --->   "br label %._crit_edge4536" [kern_enc.cpp:113]   --->   Operation 793 'br' <Predicate = (icmp_ln94)> <Delay = 0.69>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.7ns
The critical path consists of the following:
	'load' operation ('flag_load', kern_enc.cpp:50) on static variable 'flag' [35]  (0 ns)
	'icmp' operation ('icmp_ln334', kern_enc.cpp:334) [44]  (1 ns)
	multiplexor before 'phi' operation ('flag_flag_4') [737]  (0.694 ns)

 <State 2>: 3.81ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load', kern_enc.cpp:142) on array 'SBOX_V' [67]  (1.24 ns)
	'xor' operation ('xor_ln1357_3', kern_enc.cpp:156) [81]  (0.335 ns)
	'xor' operation ('xor_ln1357_7', kern_enc.cpp:161) [85]  (0.335 ns)
	'xor' operation ('xor_ln1357_11', kern_enc.cpp:166) [89]  (0.335 ns)
	'xor' operation ('xor_ln1357_15', kern_enc.cpp:171) [93]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_11', kern_enc.cpp:145) [104]  (0 ns)
	'load' operation ('SBOX_V_load_7', kern_enc.cpp:145) on array 'SBOX_V' [105]  (1.24 ns)

 <State 3>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_5', kern_enc.cpp:143) on array 'SBOX_V' [99]  (1.24 ns)
	'xor' operation ('xor_ln719', kern_enc.cpp:146) [106]  (0.335 ns)
	'xor' operation ('xor_ln1357_20', kern_enc.cpp:158) [111]  (0.335 ns)
	'xor' operation ('xor_ln1357_28', kern_enc.cpp:168) [119]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_12', kern_enc.cpp:142) [124]  (0 ns)
	'load' operation ('SBOX_V_load_8', kern_enc.cpp:142) on array 'SBOX_V' [125]  (1.24 ns)

 <State 4>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_8', kern_enc.cpp:142) on array 'SBOX_V' [125]  (1.24 ns)
	'xor' operation ('xor_ln1357_35', kern_enc.cpp:156) [139]  (0.335 ns)
	'xor' operation ('xor_ln1357_43', kern_enc.cpp:166) [147]  (0.335 ns)
	'xor' operation ('xor_ln1357_47', kern_enc.cpp:171) [151]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_19', kern_enc.cpp:145) [162]  (0 ns)
	'load' operation ('SBOX_V_load_15', kern_enc.cpp:145) on array 'SBOX_V' [163]  (1.24 ns)

 <State 5>: 3.14ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_13', kern_enc.cpp:143) on array 'SBOX_V' [157]  (1.24 ns)
	'xor' operation ('xor_ln719_1', kern_enc.cpp:146) [164]  (0.335 ns)
	'xor' operation ('xor_ln1357_60', kern_enc.cpp:168) [177]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_20', kern_enc.cpp:142) [182]  (0 ns)
	'load' operation ('SBOX_V_load_16', kern_enc.cpp:142) on array 'SBOX_V' [183]  (1.24 ns)

 <State 6>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_16', kern_enc.cpp:142) on array 'SBOX_V' [183]  (1.24 ns)
	'xor' operation ('xor_ln1357_67', kern_enc.cpp:156) [197]  (0.335 ns)
	'xor' operation ('xor_ln1357_75', kern_enc.cpp:166) [205]  (0.335 ns)
	'xor' operation ('xor_ln1357_79', kern_enc.cpp:171) [209]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_27', kern_enc.cpp:145) [220]  (0 ns)
	'load' operation ('SBOX_V_load_23', kern_enc.cpp:145) on array 'SBOX_V' [221]  (1.24 ns)

 <State 7>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_21', kern_enc.cpp:143) on array 'SBOX_V' [215]  (1.24 ns)
	'xor' operation ('xor_ln719_2', kern_enc.cpp:146) [222]  (0.335 ns)
	'xor' operation ('xor_ln1357_84', kern_enc.cpp:158) [227]  (0.335 ns)
	'xor' operation ('xor_ln1357_92', kern_enc.cpp:168) [235]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_6', kern_enc.cpp:142) [240]  (0 ns)
	'load' operation ('SBOX_V_load_24', kern_enc.cpp:142) on array 'SBOX_V' [241]  (1.24 ns)

 <State 8>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_24', kern_enc.cpp:142) on array 'SBOX_V' [241]  (1.24 ns)
	'xor' operation ('xor_ln1357_99', kern_enc.cpp:156) [255]  (0.335 ns)
	'xor' operation ('xor_ln1357_107', kern_enc.cpp:166) [263]  (0.335 ns)
	'xor' operation ('xor_ln1357_111', kern_enc.cpp:171) [267]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_33', kern_enc.cpp:145) [278]  (0 ns)
	'load' operation ('SBOX_V_load_31', kern_enc.cpp:145) on array 'SBOX_V' [279]  (1.24 ns)

 <State 9>: 3.14ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_29', kern_enc.cpp:143) on array 'SBOX_V' [273]  (1.24 ns)
	'xor' operation ('xor_ln719_3', kern_enc.cpp:146) [280]  (0.335 ns)
	'xor' operation ('xor_ln1357_124', kern_enc.cpp:168) [293]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_8', kern_enc.cpp:142) [298]  (0 ns)
	'load' operation ('SBOX_V_load_32', kern_enc.cpp:142) on array 'SBOX_V' [299]  (1.24 ns)

 <State 10>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_32', kern_enc.cpp:142) on array 'SBOX_V' [299]  (1.24 ns)
	'xor' operation ('xor_ln1357_131', kern_enc.cpp:156) [313]  (0.335 ns)
	'xor' operation ('xor_ln1357_139', kern_enc.cpp:166) [321]  (0.335 ns)
	'xor' operation ('xor_ln1357_143', kern_enc.cpp:171) [325]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_39', kern_enc.cpp:145) [336]  (0 ns)
	'load' operation ('SBOX_V_load_39', kern_enc.cpp:145) on array 'SBOX_V' [337]  (1.24 ns)

 <State 11>: 2.24ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_37', kern_enc.cpp:143) on array 'SBOX_V' [331]  (1.24 ns)
	'xor' operation ('xor_ln719_4', kern_enc.cpp:146) [338]  (0.335 ns)
	'xor' operation ('xor_ln1357_148', kern_enc.cpp:158) [342]  (0.335 ns)
	'xor' operation ('xor_ln1357_152', kern_enc.cpp:163) [346]  (0.335 ns)

 <State 12>: 1.24ns
The critical path consists of the following:
	'phi' operation ('cipher[11].V') with incoming values : ('cipher[11].V', kern_enc.cpp:191) ('cipher[11].V', kern_enc.cpp:259) [390]  (0 ns)
	'getelementptr' operation ('SBOX_V_addr_67', kern_enc.cpp:202) [448]  (0 ns)
	'load' operation ('SBOX_V_load_67', kern_enc.cpp:202) on array 'SBOX_V' [449]  (1.24 ns)

 <State 13>: 3.2ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_56', kern_enc.cpp:202) on array 'SBOX_V' [416]  (1.24 ns)
	'select' operation ('temp_column_b[0].V', kern_enc.cpp:237) [465]  (0.393 ns)
	'xor' operation ('xor_ln719_25', kern_enc.cpp:259) [548]  (0 ns)
	'xor' operation ('cipher[0].V', kern_enc.cpp:259) [549]  (0.335 ns)
	'phi' operation ('cipher[0].V') with incoming values : ('cipher[0].V', kern_enc.cpp:191) ('cipher[0].V', kern_enc.cpp:259) [401]  (0 ns)
	'getelementptr' operation ('SBOX_V_addr_56', kern_enc.cpp:202) [415]  (0 ns)
	'load' operation ('SBOX_V_load_56', kern_enc.cpp:202) on array 'SBOX_V' [416]  (1.24 ns)

 <State 14>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('SBOX_V_addr_40', kern_enc.cpp:269) [641]  (0 ns)
	'load' operation ('cipher[0].V', kern_enc.cpp:269) on array 'SBOX_V' [642]  (1.24 ns)

 <State 15>: 1.57ns
The critical path consists of the following:
	'load' operation ('cipher[0].V', kern_enc.cpp:269) on array 'SBOX_V' [642]  (1.24 ns)
	'xor' operation ('cipher[0].V', kern_enc.cpp:296) [689]  (0.335 ns)

 <State 16>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('flag_flag_3') [710]  (0.656 ns)
	'phi' operation ('flag_flag_3') [710]  (0 ns)
	multiplexor before 'phi' operation ('flag_flag_4') [737]  (0.694 ns)
	'phi' operation ('flag_flag_4') [737]  (0 ns)

 <State 17>: 1.02ns
The critical path consists of the following:
	'phi' operation ('flag_load_2', kern_enc.cpp:92) with incoming values : ('flag_load', kern_enc.cpp:50) ('add_ln92', kern_enc.cpp:92) [728]  (0 ns)
	'add' operation ('add_ln112', kern_enc.cpp:112) [734]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
