

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2472MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
7580e047cf8682b6cd44c6040e30c65d  /home/gpuser/Documents/gpgpu-sim_UVM_rdma/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_rdma/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_rdma/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_HGL6Bt
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lFM5tv"
Running: cat _ptx_lFM5tv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_VAA5lx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_VAA5lx --output-file  /dev/null 2> _ptx_lFM5tvinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lFM5tv _ptx2_VAA5lx _ptx_lFM5tvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 46227
gpu_sim_insn = 30888000
gpu_ipc =     668.1809
gpu_tot_sim_cycle = 268377
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =     115.0918
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 203
gpu_stall_icnt2sh    = 65069
partiton_reqs_in_parallel = 1016791
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9956
partiton_level_parallism_total  =       3.7887
partiton_reqs_in_parallel_util = 1016791
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 46227
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9956
partiton_level_parallism_util_total  =      21.9956
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =     112.2760 GB/Sec
L2_BW_total  =      19.3391 GB/Sec
gpu_total_sim_rate=299883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3588
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638787
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3588
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
902, 716, 777, 713, 842, 712, 785, 721, 901, 713, 775, 714, 841, 715, 783, 713, 902, 715, 777, 712, 843, 713, 785, 721, 902, 712, 775, 711, 840, 711, 778, 716, 903, 712, 778, 711, 844, 710, 783, 722, 901, 714, 776, 715, 840, 714, 783, 718, 901, 713, 777, 715, 841, 716, 780, 715, 722, 569, 620, 569, 673, 569, 627, 577, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 46690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5338
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55673	W0_Idle:59281	W0_Scoreboard:1394755	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 457 
maxdqlatency = 0 
maxmflatency = 13276 
averagemflatency = 1367 
max_icnt2mem_latency = 13035 
max_icnt2sh_latency = 268376 
mrq_lat_table:6233 	421 	876 	2422 	1721 	1192 	1719 	1342 	1584 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26408 	12560 	867 	4435 	5053 	3579 	1688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8716 	16387 	1266 	3 	12018 	762 	877 	1053 	5127 	3442 	3419 	1688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5985 	13091 	7557 	930 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	23304 	3696 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	9 	4 	5 	5 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        85       102        87        87        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        85        78        97        91        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        85        86       120        95        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        85        78       111        87        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        85        77       100        95        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16       102        86        96        87        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16       102        86        70       103        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16       102        78        78        95        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        94       102        95        91        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        97        94       111        78        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16       102        86       103        95        16        16 
maximum service time to same row:
dram[0]:     18153     18123     15120     15118     15110     15110      8751      8752     12882     12878     18296     18045     17501     17499     17681     17638 
dram[1]:     18148     18167     15121     15121     15109     15089      8752      8751     12876     12874     18263     18206     17534     17558     17629     17674 
dram[2]:     18168     18168     15119     15116     15088     15089      8752      8751     12756     12868     18317     18239     17242     17113     17681     17675 
dram[3]:     18161     18150     15116     15122     15090     15090      8751      8752     12846     12631     18108     18210     17147     17156     17678     17685 
dram[4]:     18146     18170     15122     15120     15089     15082      8752      8752     12827     12791     18205     18200     17273     17094     17689     17688 
dram[5]:     18163     18170     15122     15118     15108     15118      8753      8752     12780     12817     17926     18170     17451     17074     17688     17691 
dram[6]:     18164     18163     15124     15121     15117     15117      8752      8751     12789     12630     18080     18553     17297     17314     17694     17659 
dram[7]:     18164     18167     15120     15122     15106     15117      8744      8745     12644     12638     18633     18423     17114     17397     17657     17656 
dram[8]:     18167     18207     15122     15124     15106     15095      8746      8745     12590     12595     18409     18238     17315     14701     17655     17643 
dram[9]:     18208     18234     15120     15123     15095     15093      8744      8745     12879     12876     18404     18318     17319     14620     17658     17671 
dram[10]:     18243     18159     15122     15121     15088     15098      8744      8745     12889     12889     18411     18186     17473     17182     17664     17671 
average row accesses per activate:
dram[0]: 13.500000 13.250000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667 11.400000 11.400000 36.142857 40.571430 24.500000 25.375000 16.000000 16.000000 
dram[1]: 13.250000 13.250000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667 11.400000 11.200000 34.142857 34.857143 24.875000 30.333334 16.000000 16.000000 
dram[2]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667  8.000000 11.200000 38.714287 37.142857 37.666668 24.375000 16.000000 16.000000 
dram[3]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667  8.000000  8.000000 36.000000 33.857143 27.375000 24.125000 16.000000 16.000000 
dram[4]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667 11.200000  8.000000 37.428570 32.857143 27.000000 24.375000 13.000000 13.000000 
dram[5]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000 10.666667 10.666667  8.000000  8.000000 40.142857 38.571430 31.166666 24.125000 13.000000 13.000000 
dram[6]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  8.000000  8.000000 37.571430 35.857143 24.375000 35.166668 13.000000 13.000000 
dram[7]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  8.000000  8.000000 38.571430 38.428570 23.375000 33.833332 16.000000 16.000000 
dram[8]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  8.000000  8.000000 37.428570 36.571430 32.500000 26.000000 16.000000 16.000000 
dram[9]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667 11.200000 11.200000 37.857143 39.714287 36.500000 23.375000 16.000000 16.000000 
dram[10]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667 11.200000 11.200000 39.714287 37.428570 36.500000 32.500000 16.000000 16.000000 
average row locality = 17510/914 = 19.157549
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        53        48        48        49        49        64        64        57        57        76        76        76        75        64        64 
dram[1]:        53        53        48        48        49        49        64        64        57        56        76        76        75        75        64        64 
dram[2]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        64        64 
dram[3]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        64        64 
dram[4]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        65        65 
dram[5]:        52        52        48        48        49        49        64        64        56        56        78        78        75        75        65        65 
dram[6]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        65        65 
dram[7]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[8]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[9]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[10]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
total reads: 10697
bank skew: 78/48 = 1.62
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0       177       208       120       128         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0       163       168       124       107         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0       195       184       151       120         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       176       161       144       118         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0       186       154       141       120         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       203       192       112       118         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0       185       173       120       136         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0       192       191       112       128         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0       184       178       120       133         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0       187       200       144       112         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0       200       184       144       120         0         0 
total reads: 6813
min_bank_accesses = 0!
chip skew: 650/562 = 1.16
average mf latency per bank:
dram[0]:       3278      3256      6866      6965      5874      5868      7084      7137     19981     20239      2959      2598      1288      1238      2489      2549
dram[1]:       3107      3175      7007      7114      5884      5861      7027      7121     18012     16345      3060      3002      1247      1351      2493      2567
dram[2]:       3285      3296      6876      6974      5784      5880      7099      7120     16301     16313      2744      2898      1144      1302      2519      2548
dram[3]:       3224      3240      6867      6962      5776      6037      7085      7192     16669     16534      2864      3028      1153      1299      2506      2543
dram[4]:       3297      3329      6883      6946      5916      5830      7026      7137     16463     16455      2719      3154      1165      1314      2449      2512
dram[5]:       3277      3317      6873      6954      5762      5835      7035      7064     16430     16508      2693      2809      1359      1305      2473      2499
dram[6]:       3507      3581      6864      7031      5854      5876      7102      7161     16428     16645      2841      2939      1261      1204      2448      2506
dram[7]:       3529      3576      6932      6933      5872      5920      6740      6810     16318     16402      2746      2770      1332      1262      2496      2553
dram[8]:       3504      3535      6839      6954      5862      5909      6764      6801     16788     16953      2833      2867      1314      1210      2482      2504
dram[9]:       3494      3417      6865      7099      5901      6005      6760      6811     20958     20649      2709      2574      1149      1314      2469      2531
dram[10]:       3442      3582      7009      6975      5891      5931      6813      6830     20569     20635      2575      2799      1150      1278      2502      2560
maximum mf latency per bank:
dram[0]:       6532      6541      6561      6642      6387      6499      6290      6307     12992     12917     12666     12697      4822      4802      2241      2308
dram[1]:       6543      6527      6620      6715      6405      6539      6230      6340     12878     12886     12659     12712      4744      4821      2251      2308
dram[2]:       6565      6579      6626      6715      6356      6552      6232      6364     12927     12869     12700     12708      4851      4849      2254      2295
dram[3]:       6566      6580      6643      6721      6342      6429      6242      6311     13245     13265     12680     12715      4878      4645      2286      2299
dram[4]:       6567      6582      6639      6712      6365      6431      6257      6342     13275     13276     12602     12677      4649      4579      2274      2286
dram[5]:       6567      6568      6639      6647      6346      6436      6220      6326     13268     13153     12607     12637      4729      4589      2252      2308
dram[6]:       6625      6636      6582      6644      6345      6453      6259      6323     13180     13153     12581     12636      4769      4740      2264      2327
dram[7]:       6614      6633      6561      6636      6353      6431      6247      6330     13044     13032     12582     12634      4718      4765      2281      2325
dram[8]:       6617      6553      6572      6645      6365      6420      6249      6328     13131     13130     12586     12628      4749      4791      2290      2323
dram[9]:       6555      6536      6566      6629      6406      6482      6266      6333     13059     13062     12578     12623      4767      4740      2280      2309
dram[10]:       6538      6530      6556      6621      6437      6477      6270      6307     13092     13072     12555     12634      4818      4831      2271      2297
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81156 n_act=83 n_pre=67 n_req=1607 n_rd=3896 n_write=633 bw_util=0.1055
n_activity=12355 dram_eff=0.7331
bk0: 216a 84384i bk1: 212a 84115i bk2: 192a 85142i bk3: 192a 84758i bk4: 196a 84692i bk5: 196a 84374i bk6: 256a 84534i bk7: 256a 84054i bk8: 228a 84080i bk9: 228a 83638i bk10: 304a 82832i bk11: 304a 82281i bk12: 304a 82739i bk13: 300a 82626i bk14: 256a 83962i bk15: 256a 83567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10903
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81245 n_act=80 n_pre=64 n_req=1533 n_rd=3884 n_write=562 bw_util=0.1036
n_activity=12139 dram_eff=0.7325
bk0: 212a 84537i bk1: 212a 84244i bk2: 192a 85083i bk3: 192a 84717i bk4: 196a 84684i bk5: 196a 84341i bk6: 256a 84586i bk7: 256a 84142i bk8: 228a 84043i bk9: 224a 83701i bk10: 304a 82768i bk11: 304a 82323i bk12: 300a 83079i bk13: 300a 82678i bk14: 256a 83930i bk15: 256a 83517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08651
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81165 n_act=82 n_pre=66 n_req=1618 n_rd=3872 n_write=650 bw_util=0.1054
n_activity=12543 dram_eff=0.721
bk0: 208a 84493i bk1: 208a 84118i bk2: 192a 85065i bk3: 192a 84721i bk4: 196a 84661i bk5: 196a 84381i bk6: 256a 84426i bk7: 256a 84098i bk8: 224a 84065i bk9: 224a 83829i bk10: 304a 82861i bk11: 304a 82352i bk12: 300a 82861i bk13: 300a 82707i bk14: 256a 83916i bk15: 256a 83597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05255
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81208 n_act=86 n_pre=70 n_req=1567 n_rd=3872 n_write=599 bw_util=0.1042
n_activity=12497 dram_eff=0.7155
bk0: 208a 84361i bk1: 208a 84112i bk2: 192a 85168i bk3: 192a 84800i bk4: 196a 84749i bk5: 196a 84413i bk6: 256a 84618i bk7: 256a 84211i bk8: 224a 84203i bk9: 224a 83774i bk10: 304a 82751i bk11: 304a 82385i bk12: 300a 82871i bk13: 300a 82681i bk14: 256a 83929i bk15: 256a 83550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.012
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81198 n_act=86 n_pre=70 n_req=1571 n_rd=3880 n_write=601 bw_util=0.1044
n_activity=12559 dram_eff=0.7136
bk0: 208a 84561i bk1: 208a 84292i bk2: 192a 85175i bk3: 192a 84862i bk4: 196a 84704i bk5: 196a 84404i bk6: 256a 84583i bk7: 256a 84230i bk8: 224a 84115i bk9: 224a 83751i bk10: 304a 82906i bk11: 304a 82301i bk12: 300a 82828i bk13: 300a 82756i bk14: 260a 83928i bk15: 260a 83610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02274
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81158 n_act=86 n_pre=70 n_req=1599 n_rd=3896 n_write=625 bw_util=0.1053
n_activity=12694 dram_eff=0.7123
bk0: 208a 84541i bk1: 208a 84262i bk2: 192a 85150i bk3: 192a 84817i bk4: 196a 84646i bk5: 196a 84354i bk6: 256a 84654i bk7: 256a 84230i bk8: 224a 84134i bk9: 224a 83753i bk10: 312a 82633i bk11: 312a 82135i bk12: 300a 83055i bk13: 300a 82705i bk14: 260a 83993i bk15: 260a 83623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13351
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81161 n_act=86 n_pre=70 n_req=1590 n_rd=3904 n_write=614 bw_util=0.1053
n_activity=12771 dram_eff=0.7075
bk0: 208a 84574i bk1: 208a 84286i bk2: 192a 85129i bk3: 192a 84786i bk4: 200a 84663i bk5: 200a 84364i bk6: 256a 84631i bk7: 256a 84249i bk8: 224a 84122i bk9: 224a 83767i bk10: 312a 82767i bk11: 312a 82266i bk12: 300a 83062i bk13: 300a 82587i bk14: 260a 84016i bk15: 260a 83745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12667
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81164 n_act=84 n_pre=68 n_req=1597 n_rd=3896 n_write=623 bw_util=0.1053
n_activity=12780 dram_eff=0.7072
bk0: 208a 84629i bk1: 208a 84278i bk2: 192a 85112i bk3: 192a 84764i bk4: 200a 84676i bk5: 200a 84348i bk6: 256a 84575i bk7: 256a 84208i bk8: 224a 83979i bk9: 224a 83628i bk10: 312a 82775i bk11: 312a 82259i bk12: 300a 83012i bk13: 300a 82710i bk14: 256a 84057i bk15: 256a 83750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12147
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81172 n_act=84 n_pre=68 n_req=1589 n_rd=3896 n_write=615 bw_util=0.1051
n_activity=12779 dram_eff=0.706
bk0: 208a 84532i bk1: 208a 84273i bk2: 192a 85139i bk3: 192a 84780i bk4: 200a 84601i bk5: 200a 84333i bk6: 256a 84618i bk7: 256a 84215i bk8: 224a 84004i bk9: 224a 83555i bk10: 312a 82586i bk11: 312a 82023i bk12: 300a 82941i bk13: 300a 82556i bk14: 256a 83912i bk15: 256a 83692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11727
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81152 n_act=80 n_pre=64 n_req=1617 n_rd=3896 n_write=643 bw_util=0.1058
n_activity=12429 dram_eff=0.7304
bk0: 208a 84557i bk1: 208a 84230i bk2: 192a 85117i bk3: 192a 84780i bk4: 200a 84611i bk5: 200a 84355i bk6: 256a 84526i bk7: 256a 84133i bk8: 224a 84001i bk9: 224a 83653i bk10: 312a 82542i bk11: 312a 82060i bk12: 300a 82748i bk13: 300a 82615i bk14: 256a 83836i bk15: 256a 83481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13554
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=81151 n_act=78 n_pre=62 n_req=1622 n_rd=3896 n_write=648 bw_util=0.1059
n_activity=12399 dram_eff=0.733
bk0: 208a 84506i bk1: 208a 84165i bk2: 192a 85135i bk3: 192a 84775i bk4: 200a 84685i bk5: 200a 84365i bk6: 256a 84625i bk7: 256a 84157i bk8: 224a 84091i bk9: 224a 83684i bk10: 312a 82558i bk11: 312a 82139i bk12: 300a 82683i bk13: 300a 82596i bk14: 256a 83862i bk15: 256a 83545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1064, Reservation_fails = 0
L2_cache_bank[1]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1043, Reservation_fails = 0
L2_cache_bank[2]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 988, Reservation_fails = 0
L2_cache_bank[3]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 961, Reservation_fails = 0
L2_cache_bank[4]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1057, Reservation_fails = 0
L2_cache_bank[5]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1011, Reservation_fails = 0
L2_cache_bank[6]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1016, Reservation_fails = 0
L2_cache_bank[7]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 980, Reservation_fails = 0
L2_cache_bank[8]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1042, Reservation_fails = 0
L2_cache_bank[9]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1004, Reservation_fails = 0
L2_cache_bank[10]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1049, Reservation_fails = 0
L2_cache_bank[11]: Access = 2507, Miss = 487, Miss_rate = 0.194, Pending_hits = 1028, Reservation_fails = 0
L2_cache_bank[12]: Access = 2521, Miss = 488, Miss_rate = 0.194, Pending_hits = 1036, Reservation_fails = 0
L2_cache_bank[13]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1040, Reservation_fails = 0
L2_cache_bank[14]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1007, Reservation_fails = 0
L2_cache_bank[15]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1034, Reservation_fails = 0
L2_cache_bank[16]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1013, Reservation_fails = 0
L2_cache_bank[17]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1018, Reservation_fails = 0
L2_cache_bank[18]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1037, Reservation_fails = 0
L2_cache_bank[19]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 998, Reservation_fails = 0
L2_cache_bank[20]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1067, Reservation_fails = 0
L2_cache_bank[21]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1008, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 22501
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.8136
	minimum = 6
	maximum = 208
Network latency average = 14.4501
	minimum = 6
	maximum = 147
Slowest packet = 32165
Flit latency average = 13.601
	minimum = 6
	maximum = 143
Slowest flit = 113325
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236914
	minimum = 0.0204647 (at node 19)
	maximum = 0.0273007 (at node 41)
Accepted packet rate average = 0.0236914
	minimum = 0.0204647 (at node 19)
	maximum = 0.0273007 (at node 41)
Injected flit rate average = 0.0498892
	minimum = 0.0422598 (at node 19)
	maximum = 0.0590469 (at node 41)
Accepted flit rate average= 0.0498892
	minimum = 0.0439471 (at node 19)
	maximum = 0.0561481 (at node 41)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8136 (1 samples)
	minimum = 6 (1 samples)
	maximum = 208 (1 samples)
Network latency average = 14.4501 (1 samples)
	minimum = 6 (1 samples)
	maximum = 147 (1 samples)
Flit latency average = 13.601 (1 samples)
	minimum = 6 (1 samples)
	maximum = 143 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0236914 (1 samples)
	minimum = 0.0204647 (1 samples)
	maximum = 0.0273007 (1 samples)
Accepted packet rate average = 0.0236914 (1 samples)
	minimum = 0.0204647 (1 samples)
	maximum = 0.0273007 (1 samples)
Injected flit rate average = 0.0498892 (1 samples)
	minimum = 0.0422598 (1 samples)
	maximum = 0.0590469 (1 samples)
Accepted flit rate average = 0.0498892 (1 samples)
	minimum = 0.0439471 (1 samples)
	maximum = 0.0561481 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 299883 (inst/sec)
gpgpu_simulation_rate = 2605 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 167785
gpu_sim_insn = 15552352
gpu_ipc =      92.6921
gpu_tot_sim_cycle = 675175
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      68.7827
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 64967
gpu_stall_icnt2sh    = 95344
partiton_reqs_in_parallel = 3626506
partiton_reqs_in_parallel_total    = 1016791
partiton_level_parallism =      21.6140
partiton_level_parallism_total  =       6.8772
partiton_reqs_in_parallel_util = 3626506
partiton_reqs_in_parallel_util_total    = 1016791
gpu_sim_cycle_parition_util = 167785
gpu_tot_sim_cycle_parition_util    = 46227
partiton_level_parallism_util =      21.6140
partiton_level_parallism_util_total  =      21.6964
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =      71.8818 GB/Sec
L2_BW_total  =      25.5502 GB/Sec
gpu_total_sim_rate=75882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6693
	L1I_total_cache_miss_rate = 0.0075
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61360
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887693
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61360
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1210, 1021, 1085, 1019, 1150, 1019, 1093, 1029, 1210, 1021, 1082, 1020, 1150, 1025, 1092, 1019, 1210, 1022, 1084, 1017, 1151, 1019, 1093, 1026, 1211, 1020, 1080, 1018, 1149, 1020, 1087, 1024, 1210, 1017, 1083, 1014, 1149, 1014, 1088, 1027, 1209, 1022, 1081, 1022, 1148, 1023, 1091, 1027, 1210, 1020, 1082, 1020, 1149, 1024, 1089, 1024, 1030, 875, 924, 876, 980, 877, 935, 887, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 659511
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 479980
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 174645
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:392571	W0_Idle:136208	W0_Scoreboard:9862412	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 457 
maxdqlatency = 0 
maxmflatency = 18721 
averagemflatency = 3110 
max_icnt2mem_latency = 18505 
max_icnt2sh_latency = 675174 
mrq_lat_table:25153 	1349 	1685 	4012 	4903 	1951 	1720 	1342 	1584 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	94649 	22985 	8219 	5512 	6642 	9651 	33583 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50933 	31771 	9015 	5826 	14760 	4108 	8118 	3241 	5755 	5056 	9868 	33243 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	54821 	34800 	25094 	3868 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	23304 	3696 	36002 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	9 	9 	29 	156 	83 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        85       102        87        87        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        85        78        97        91        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        85        86       120        95        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        85        78       111        87        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        85        77       100        95        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16       102        86        96        87        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16       102        86        70       103        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16       102        78        78        95        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        94       102        95        91        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        97        94       111        78        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16       102        86       103        95        16        16 
maximum service time to same row:
dram[0]:     43152     43161     27554     27555     27040     27040     25739     25741     32239     32241     39085     39086     35360     35359     39256     39254 
dram[1]:     43160     43161     27560     27561     27037     27036     25739     25737     32236     32235     38999     39000     35362     35362     39254     39198 
dram[2]:     43158     43152     27560     27555     27036     27028     25737     25737     32235     32242     38996     38989     35358     35357     39187     39192 
dram[3]:     43153     43154     27558     27557     27038     27037     25737     25738     32243     32239     38992     38993     35356     35364     39208     39209 
dram[4]:     43155     43148     27563     27559     27043     27043     25737     25742     32231     32243     39009     39268     35359     35359     39208     39208 
dram[5]:     43148     42743     27567     27563     27034     27033     25742     25736     32249     32252     39259     39261     35363     35356     39533     39197 
dram[6]:     42747     42747     27564     27566     27033     27033     25736     25745     32253     32522     39261     39261     35356     35347     39183     39521 
dram[7]:     42649     43166     27546     27562     27032     27043     25662     25736     32694     32418     39466     39658     35493     35356     39252     39252 
dram[8]:     43166     43159     27561     27560     27045     27049     25736     25736     32419     32418     39662     39666     35361     35363     39250     39250 
dram[9]:     43161     43160     27561     27558     27053     27035     25743     25743     32418     32418     39688     39259     35363     35363     39251     39261 
dram[10]:     43163     43157     27567     27568     27036     27042     25743     25743     32118     32120     39084     39086     35369     35373     39323     39254 
average row accesses per activate:
dram[0]:  6.161290  6.129032  9.777778  9.777778  5.027778  5.142857  4.224490  4.404255  4.625000  4.625000  6.765625  7.796610  5.630769  5.681818  4.925000  4.925000 
dram[1]:  6.129032  6.096774 11.000000 11.000000  5.000000  5.171429  4.404255  4.404255  4.723404  4.510204  6.191176  6.640625  5.606061  5.786885  4.925000  4.925000 
dram[2]:  5.696970  5.696970 11.000000 11.000000  4.763158  4.891892  3.962264  4.285714  4.074074  4.313725  7.015625  6.968254  6.354839  5.447761  4.950000  4.950000 
dram[3]:  5.696970  5.696970 11.000000 11.000000  4.763158  4.891892  4.285714  4.117647  4.000000  4.150943  6.857143  6.161765  5.791045  5.484848  4.950000  4.950000 
dram[4]:  6.064516  6.064516 11.000000 11.000000  4.763158  4.891892  4.117647  4.285714  4.489796  4.313725  7.000000  6.073529  5.761194  5.687500  4.853659  4.853659 
dram[5]:  6.064516  6.064516 11.000000 11.000000  4.763158  4.763158  4.468085  4.666667  4.313725  4.313725  6.984848  6.536232  5.758065  5.656250  4.853659  4.853659 
dram[6]:  5.696970  5.696970  9.777778  9.777778  4.945946  4.945946  4.666667  4.468085  4.313725  4.313725  6.544117  6.027778  5.545455  6.129032  4.853659  4.853659 
dram[7]:  5.000000  5.696970  8.800000  8.800000  4.945946  4.945946  4.117647  4.117647  4.150943  4.313725  6.833333  6.938461  5.758065  6.200000  4.651163  4.651163 
dram[8]:  6.482759  6.482759  8.000000  9.777778  5.228571  5.228571  4.285714  4.285714  4.680851  4.680851  6.626866  6.651515  6.258621  6.080645  4.651163  4.651163 
dram[9]:  6.064516  6.064516  8.800000  8.000000  5.083333  5.228571  4.468085  4.468085  4.782609  4.888889  6.984375  7.633333  6.672414  5.741935  4.878049  4.950000 
dram[10]:  6.064516  6.064516  9.777778  9.777778  5.055555  5.055555  4.468085  4.285714  4.782609  4.782609  7.508197  6.830769  6.416667  6.206897  4.950000  4.950000 
average row locality = 43699/7766 = 5.626964
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       150       149       144       144       145       145       170       170       185       185       204       204       198       197       160       160 
dram[1]:       149       149       144       144       145       145       170       170       185       184       204       204       197       197       160       160 
dram[2]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       160       160 
dram[3]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       160       160 
dram[4]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       161       161 
dram[5]:       148       148       144       144       145       145       172       172       184       184       206       206       197       197       161       161 
dram[6]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[7]:       149       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[8]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[9]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       160 
dram[10]:       148       148       144       144       146       146       172       172       184       184       206       206       195       195       160       160 
total reads: 29831
bank skew: 206/144 = 1.43
chip skew: 2717/2707 = 1.00
number of total write accesses:
dram[0]:        41        41        32        32        36        35        37        37        37        37       229       256       168       178        37        37 
dram[1]:        41        40        32        32        35        36        37        37        37        37       217       221       173       156        37        37 
dram[2]:        40        40        32        32        36        36        38        38        36        36       245       235       197       168        38        38 
dram[3]:        40        40        32        32        36        36        38        38        36        36       228       215       191       165        38        38 
dram[4]:        40        40        32        32        36        36        38        38        36        36       237       209       189       167        38        38 
dram[5]:        40        40        32        32        36        36        38        38        36        36       255       245       160       165        38        38 
dram[6]:        40        40        32        32        37        37        38        38        36        36       239       228       169       183        38        38 
dram[7]:        41        40        32        32        37        37        38        38        36        36       245       245       160       175        39        39 
dram[8]:        40        40        32        32        37        37        38        38        36        36       238       233       166       180        39        39 
dram[9]:        40        40        32        32        37        37        38        38        36        36       241       252       190       159        39        38 
dram[10]:        40        40        32        32        36        36        38        38        36        36       252       238       190       165        38        38 
total reads: 13868
bank skew: 256/32 = 8.00
chip skew: 1285/1205 = 1.07
average mf latency per bank:
dram[0]:      14228     14406     15052     15127     14166     13994     15440     15272     21108     21158      8437      7906      8323      8133     13047     13221
dram[1]:      14344     14389     14946     14903     14136     14045     15219     15258     20457     19885      8654      8645      8355      8767     13205     13141
dram[2]:      14509     14491     14815     14894     14034     14229     15140     15334     19881     19778      8210      8358      7802      8406     13063     13004
dram[3]:      14628     14604     14951     14825     14187     14096     15136     15055     19883     19826      8380      8648      7933      8532     13015     13198
dram[4]:      14572     14607     14736     14685     14056     14014     14991     15065     20699     20702      8279      8924      8087      8522     13227     13083
dram[5]:      14469     14490     14902     15067     14016     14140     15235     15110     20666     20491      8016      8133      8641      8531     12989     13000
dram[6]:      14713     14752     15097     14909     14020     13915     16205     16125     20418     19937      8233      8404      8502      8267     13049     13166
dram[7]:      91276     14597     15251     14999     14182     13939     17070     16139     19979     19485      8393      8233      8981      8390     13535     13074
dram[8]:      14518     14495     14889     14983     14112     14103     16159     15993     19670     19535      8298      8351      8466      8131     13010     13026
dram[9]:      14572     14503     14893     14801     13945     13981     15746     15716     20379     20198      8126      7968      7916      8647     13015     13216
dram[10]:      14421     14470     14769     14750     14006     14032     15669     15747     21081     21102      8031      8323      8000      8383     13111     13083
maximum mf latency per bank:
dram[0]:      18594     18594     16023     16017     15686     15686     15707     15573     16745     16758     16520     16521     16385     16205     17516     17528
dram[1]:      18616     18715     16019     16015     15697     15688     15572     15583     16744     16746     16521     16844     16767     16769     17514     17538
dram[2]:      18716     18721     16028     16062     15689     15702     15574     15582     16262     16865     17075     17079     15896     16888     17516     17680
dram[3]:      18713     18633     16029     16039     15697     15697     15617     15739     16744     16186     17080     17083     16796     16207     18147     18201
dram[4]:      18044     17929     16011     16028     15690     15554     15741     15742     16187     16183     17084     17086     16320     16323     18172     18170
dram[5]:      17478     17583     16011     16020     15562     15562     15728     15740     16184     15997     17081     16955     16322     16207     18284     18281
dram[6]:      17974     17605     16036     16007     15559     15565     15989     16001     15999     15876     16640     16641     16785     16776     17263     17216
dram[7]:      17623     17837     16351     16048     15577     15561     16192     15983     16176     16102     16796     16646     16987     16836     17503     17270
dram[8]:      17522     17423     15889     15842     15566     15561     15990     16006     16271     16276     16335     16449     16835     16843     17270     17360
dram[9]:      17206     17323     15822     15834     15559     15567     15934     15959     16277     16257     16444     16522     16883     16834     17360     17379
dram[10]:      17317     17460     15835     15729     15559     15567     15974     15963     16744     16746     16528     16757     16788     16790     17385     17492
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=381989 n_act=696 n_pre=680 n_req=3980 n_rd=10840 n_write=3181 bw_util=0.07057
n_activity=46942 dram_eff=0.5974
bk0: 600a 393651i bk1: 596a 392824i bk2: 576a 394675i bk3: 576a 393704i bk4: 580a 394051i bk5: 580a 393190i bk6: 680a 393635i bk7: 680a 392602i bk8: 740a 392889i bk9: 740a 391743i bk10: 816a 391058i bk11: 816a 390150i bk12: 792a 391152i bk13: 788a 390440i bk14: 640a 393282i bk15: 640a 392285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.504779
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=382052 n_act=694 n_pre=678 n_req=3912 n_rd=10828 n_write=3134 bw_util=0.07027
n_activity=46416 dram_eff=0.6016
bk0: 596a 393717i bk1: 596a 392799i bk2: 576a 394684i bk3: 576a 393690i bk4: 580a 394037i bk5: 580a 393096i bk6: 680a 393647i bk7: 680a 392613i bk8: 740a 392817i bk9: 736a 391810i bk10: 816a 391021i bk11: 816a 389967i bk12: 788a 391475i bk13: 788a 390564i bk14: 640a 393230i bk15: 640a 392231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.502539
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=381948 n_act=716 n_pre=700 n_req=3993 n_rd=10832 n_write=3190 bw_util=0.07057
n_activity=46923 dram_eff=0.5977
bk0: 592a 393658i bk1: 592a 392697i bk2: 576a 394639i bk3: 576a 393682i bk4: 580a 393879i bk5: 580a 393046i bk6: 688a 393356i bk7: 688a 392530i bk8: 736a 392717i bk9: 736a 391874i bk10: 816a 391249i bk11: 816a 390149i bk12: 788a 391238i bk13: 788a 390429i bk14: 640a 393106i bk15: 640a 392187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495745
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=381961 n_act=725 n_pre=709 n_req=3947 n_rd=10832 n_write=3159 bw_util=0.07042
n_activity=46808 dram_eff=0.5978
bk0: 592a 393498i bk1: 592a 392681i bk2: 576a 394756i bk3: 576a 393678i bk4: 580a 394004i bk5: 580a 393052i bk6: 688a 393684i bk7: 688a 392664i bk8: 736a 392878i bk9: 736a 391876i bk10: 816a 391091i bk11: 816a 390037i bk12: 788a 391179i bk13: 788a 390386i bk14: 640a 393124i bk15: 640a 392181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.485724
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=381971 n_act=713 n_pre=697 n_req=3952 n_rd=10840 n_write=3165 bw_util=0.07049
n_activity=47055 dram_eff=0.5953
bk0: 592a 393663i bk1: 592a 392780i bk2: 576a 394735i bk3: 576a 393844i bk4: 580a 393892i bk5: 580a 392986i bk6: 688a 393638i bk7: 688a 392744i bk8: 736a 392943i bk9: 736a 391949i bk10: 816a 391175i bk11: 816a 389882i bk12: 788a 391111i bk13: 788a 390533i bk14: 644a 393174i bk15: 644a 392211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.488419
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=381947 n_act=707 n_pre=691 n_req=3979 n_rd=10856 n_write=3185 bw_util=0.07067
n_activity=47101 dram_eff=0.5962
bk0: 592a 393565i bk1: 592a 392765i bk2: 576a 394721i bk3: 576a 393840i bk4: 580a 393859i bk5: 580a 392933i bk6: 688a 393780i bk7: 688a 392783i bk8: 736a 392977i bk9: 736a 391922i bk10: 824a 391034i bk11: 824a 389661i bk12: 788a 391442i bk13: 788a 390558i bk14: 644a 393247i bk15: 644a 392325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.511835
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=381896 n_act=720 n_pre=704 n_req=3977 n_rd=10864 n_write=3202 bw_util=0.07079
n_activity=47515 dram_eff=0.5921
bk0: 592a 393593i bk1: 592a 392759i bk2: 576a 394682i bk3: 576a 393754i bk4: 584a 393941i bk5: 584a 393055i bk6: 688a 393802i bk7: 688a 392824i bk8: 736a 393057i bk9: 736a 392003i bk10: 824a 391052i bk11: 824a 389674i bk12: 788a 391264i bk13: 788a 390365i bk14: 644a 393261i bk15: 644a 392443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.511208
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=381863 n_act=730 n_pre=714 n_req=3987 n_rd=10868 n_write=3211 bw_util=0.07086
n_activity=53883 dram_eff=0.5226
bk0: 596a 393757i bk1: 592a 393145i bk2: 576a 394725i bk3: 576a 394093i bk4: 584a 394069i bk5: 584a 393415i bk6: 688a 393686i bk7: 688a 393073i bk8: 736a 392899i bk9: 736a 392212i bk10: 824a 391091i bk11: 824a 390148i bk12: 788a 391494i bk13: 788a 390924i bk14: 644a 393227i bk15: 644a 392628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.503503
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=381941 n_act=699 n_pre=683 n_req=3977 n_rd=10864 n_write=3199 bw_util=0.07078
n_activity=47456 dram_eff=0.5927
bk0: 592a 393611i bk1: 592a 392881i bk2: 576a 394576i bk3: 576a 393778i bk4: 584a 393834i bk5: 584a 392979i bk6: 688a 393689i bk7: 688a 392718i bk8: 736a 393029i bk9: 736a 391889i bk10: 824a 390778i bk11: 824a 389542i bk12: 788a 391486i bk13: 788a 390475i bk14: 644a 393015i bk15: 644a 392231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.507139
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=381961 n_act=685 n_pre=669 n_req=4000 n_rd=10860 n_write=3211 bw_util=0.07082
n_activity=47055 dram_eff=0.5981
bk0: 592a 393868i bk1: 592a 392953i bk2: 576a 394724i bk3: 576a 393645i bk4: 584a 393884i bk5: 584a 393187i bk6: 688a 393646i bk7: 688a 392667i bk8: 736a 392856i bk9: 736a 391862i bk10: 824a 390727i bk11: 824a 389742i bk12: 788a 391250i bk13: 788a 390387i bk14: 644a 393021i bk15: 640a 392138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.511933
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397386 n_nop=382002 n_act=682 n_pre=666 n_req=3995 n_rd=10840 n_write=3196 bw_util=0.07064
n_activity=46802 dram_eff=0.5998
bk0: 592a 393794i bk1: 592a 392860i bk2: 576a 394687i bk3: 576a 393718i bk4: 584a 393978i bk5: 584a 393130i bk6: 688a 393820i bk7: 688a 392631i bk8: 736a 392885i bk9: 736a 391826i bk10: 824a 391013i bk11: 824a 389676i bk12: 780a 391236i bk13: 780a 390565i bk14: 640a 393029i bk15: 640a 392133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.502363

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1808, Reservation_fails = 0
L2_cache_bank[1]: Access = 7444, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1781, Reservation_fails = 0
L2_cache_bank[2]: Access = 7423, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1741, Reservation_fails = 0
L2_cache_bank[3]: Access = 7396, Miss = 1353, Miss_rate = 0.183, Pending_hits = 1713, Reservation_fails = 0
L2_cache_bank[4]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1808, Reservation_fails = 0
L2_cache_bank[5]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1765, Reservation_fails = 0
L2_cache_bank[6]: Access = 7399, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1759, Reservation_fails = 0
L2_cache_bank[7]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1728, Reservation_fails = 0
L2_cache_bank[8]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1787, Reservation_fails = 0
L2_cache_bank[9]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1746, Reservation_fails = 0
L2_cache_bank[10]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1775, Reservation_fails = 0
L2_cache_bank[11]: Access = 7447, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1746, Reservation_fails = 0
L2_cache_bank[12]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1750, Reservation_fails = 0
L2_cache_bank[13]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1744, Reservation_fails = 0
L2_cache_bank[14]: Access = 25505, Miss = 1359, Miss_rate = 0.053, Pending_hits = 1891, Reservation_fails = 0
L2_cache_bank[15]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1794, Reservation_fails = 0
L2_cache_bank[16]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1758, Reservation_fails = 0
L2_cache_bank[17]: Access = 7474, Miss = 1358, Miss_rate = 0.182, Pending_hits = 1765, Reservation_fails = 0
L2_cache_bank[18]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1780, Reservation_fails = 0
L2_cache_bank[19]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1752, Reservation_fails = 0
L2_cache_bank[20]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1810, Reservation_fails = 0
L2_cache_bank[21]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1755, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 38956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 77
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 193
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 83.648
	minimum = 6
	maximum = 5474
Network latency average = 52.8806
	minimum = 6
	maximum = 3039
Slowest packet = 109977
Flit latency average = 35.0556
	minimum = 6
	maximum = 3039
Slowest flit = 231191
Fragmentation average = 0.0572247
	minimum = 0
	maximum = 904
Injected packet rate average = 0.0151676
	minimum = 0.0128141 (at node 25)
	maximum = 0.0685673 (at node 42)
Accepted packet rate average = 0.0151676
	minimum = 0.0128141 (at node 25)
	maximum = 0.0685673 (at node 42)
Injected flit rate average = 0.0357135
	minimum = 0.0227912 (at node 25)
	maximum = 0.30702 (at node 42)
Accepted flit rate average= 0.0357135
	minimum = 0.0280986 (at node 31)
	maximum = 0.0819834 (at node 42)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 51.7308 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2841 (2 samples)
Network latency average = 33.6654 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1593 (2 samples)
Flit latency average = 24.3283 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1591 (2 samples)
Fragmentation average = 0.0286124 (2 samples)
	minimum = 0 (2 samples)
	maximum = 452 (2 samples)
Injected packet rate average = 0.0194295 (2 samples)
	minimum = 0.0166394 (2 samples)
	maximum = 0.047934 (2 samples)
Accepted packet rate average = 0.0194295 (2 samples)
	minimum = 0.0166394 (2 samples)
	maximum = 0.047934 (2 samples)
Injected flit rate average = 0.0428014 (2 samples)
	minimum = 0.0325255 (2 samples)
	maximum = 0.183033 (2 samples)
Accepted flit rate average = 0.0428014 (2 samples)
	minimum = 0.0360229 (2 samples)
	maximum = 0.0690657 (2 samples)
Injected packet size average = 2.2029 (2 samples)
Accepted packet size average = 2.2029 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 12 sec (612 sec)
gpgpu_simulation_rate = 75882 (inst/sec)
gpgpu_simulation_rate = 1103 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6421 Tlb_hit: 3974 Tlb_miss: 2447 Tlb_hit_rate: 0.618907
Shader1: Tlb_access: 6605 Tlb_hit: 4066 Tlb_miss: 2539 Tlb_hit_rate: 0.615594
Shader2: Tlb_access: 6583 Tlb_hit: 4091 Tlb_miss: 2492 Tlb_hit_rate: 0.621449
Shader3: Tlb_access: 6563 Tlb_hit: 4077 Tlb_miss: 2486 Tlb_hit_rate: 0.621210
Shader4: Tlb_access: 6588 Tlb_hit: 4102 Tlb_miss: 2486 Tlb_hit_rate: 0.622647
Shader5: Tlb_access: 6659 Tlb_hit: 4112 Tlb_miss: 2547 Tlb_hit_rate: 0.617510
Shader6: Tlb_access: 6751 Tlb_hit: 4164 Tlb_miss: 2587 Tlb_hit_rate: 0.616798
Shader7: Tlb_access: 6605 Tlb_hit: 4133 Tlb_miss: 2472 Tlb_hit_rate: 0.625738
Shader8: Tlb_access: 6536 Tlb_hit: 4047 Tlb_miss: 2489 Tlb_hit_rate: 0.619186
Shader9: Tlb_access: 6502 Tlb_hit: 4032 Tlb_miss: 2470 Tlb_hit_rate: 0.620117
Shader10: Tlb_access: 6520 Tlb_hit: 4028 Tlb_miss: 2492 Tlb_hit_rate: 0.617791
Shader11: Tlb_access: 6456 Tlb_hit: 3945 Tlb_miss: 2511 Tlb_hit_rate: 0.611059
Shader12: Tlb_access: 6464 Tlb_hit: 3977 Tlb_miss: 2487 Tlb_hit_rate: 0.615254
Shader13: Tlb_access: 6447 Tlb_hit: 4006 Tlb_miss: 2441 Tlb_hit_rate: 0.621374
Shader14: Tlb_access: 6521 Tlb_hit: 4018 Tlb_miss: 2503 Tlb_hit_rate: 0.616163
Shader15: Tlb_access: 6449 Tlb_hit: 3955 Tlb_miss: 2494 Tlb_hit_rate: 0.613273
Shader16: Tlb_access: 6584 Tlb_hit: 4057 Tlb_miss: 2527 Tlb_hit_rate: 0.616191
Shader17: Tlb_access: 6501 Tlb_hit: 4026 Tlb_miss: 2475 Tlb_hit_rate: 0.619289
Shader18: Tlb_access: 6528 Tlb_hit: 4040 Tlb_miss: 2488 Tlb_hit_rate: 0.618873
Shader19: Tlb_access: 6395 Tlb_hit: 3947 Tlb_miss: 2448 Tlb_hit_rate: 0.617201
Shader20: Tlb_access: 6480 Tlb_hit: 3996 Tlb_miss: 2484 Tlb_hit_rate: 0.616667
Shader21: Tlb_access: 6442 Tlb_hit: 3966 Tlb_miss: 2476 Tlb_hit_rate: 0.615647
Shader22: Tlb_access: 6420 Tlb_hit: 3973 Tlb_miss: 2447 Tlb_hit_rate: 0.618847
Shader23: Tlb_access: 6456 Tlb_hit: 3987 Tlb_miss: 2469 Tlb_hit_rate: 0.617565
Shader24: Tlb_access: 6249 Tlb_hit: 3843 Tlb_miss: 2406 Tlb_hit_rate: 0.614978
Shader25: Tlb_access: 6182 Tlb_hit: 3809 Tlb_miss: 2373 Tlb_hit_rate: 0.616144
Shader26: Tlb_access: 6355 Tlb_hit: 3899 Tlb_miss: 2456 Tlb_hit_rate: 0.613533
Shader27: Tlb_access: 6431 Tlb_hit: 3990 Tlb_miss: 2441 Tlb_hit_rate: 0.620432
Tlb_tot_access: 181693 Tlb_tot_hit: 112260, Tlb_tot_miss: 69433, Tlb_tot_hit_rate: 0.617855
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 183 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader1: Tlb_validate: 198 Tlb_invalidate: 186 Tlb_evict: 0 Tlb_page_evict: 186
Shader2: Tlb_validate: 191 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader3: Tlb_validate: 203 Tlb_invalidate: 191 Tlb_evict: 0 Tlb_page_evict: 191
Shader4: Tlb_validate: 188 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader5: Tlb_validate: 184 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader6: Tlb_validate: 182 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader7: Tlb_validate: 199 Tlb_invalidate: 188 Tlb_evict: 0 Tlb_page_evict: 188
Shader8: Tlb_validate: 199 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader9: Tlb_validate: 192 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader10: Tlb_validate: 185 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader11: Tlb_validate: 186 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader12: Tlb_validate: 177 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader13: Tlb_validate: 195 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader14: Tlb_validate: 188 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader15: Tlb_validate: 198 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader16: Tlb_validate: 181 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader17: Tlb_validate: 185 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader18: Tlb_validate: 191 Tlb_invalidate: 179 Tlb_evict: 0 Tlb_page_evict: 179
Shader19: Tlb_validate: 192 Tlb_invalidate: 180 Tlb_evict: 0 Tlb_page_evict: 180
Shader20: Tlb_validate: 198 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader21: Tlb_validate: 194 Tlb_invalidate: 183 Tlb_evict: 0 Tlb_page_evict: 183
Shader22: Tlb_validate: 178 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader23: Tlb_validate: 182 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader24: Tlb_validate: 184 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader25: Tlb_validate: 181 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader26: Tlb_validate: 185 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader27: Tlb_validate: 188 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Tlb_tot_valiate: 5287 Tlb_invalidate: 4970, Tlb_tot_evict: 0, Tlb_tot_evict page: 4970
========================================TLB statistics(threshing)==============================
Shader0: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader1: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader2: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 5
Shader3: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader4: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader5: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Shader6: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader7: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Shader8: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader9: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader10: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader11: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader12: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 5
Shader13: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader14: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader15: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader16: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader17: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 6
Shader18: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader19: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader20: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Shader21: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Shader22: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader23: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 5
Shader24: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 7
Shader25: Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Total 5
Shader26: Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Shader27: Page: 524875 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524878 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524881 Treshed: 1 | Total 6
Tlb_tot_thresh: 174
========================================Page fault statistics==============================
Shader0: Page_table_access:2447 Page_hit: 436 Page_miss: 2011 Page_hit_rate: 0.178177 Page_fault: 23 Page_pending: 1988
Shader1: Page_table_access:2539 Page_hit: 478 Page_miss: 2061 Page_hit_rate: 0.188263 Page_fault: 26 Page_pending: 2035
Shader2: Page_table_access:2492 Page_hit: 486 Page_miss: 2006 Page_hit_rate: 0.195024 Page_fault: 37 Page_pending: 1969
Shader3: Page_table_access:2486 Page_hit: 473 Page_miss: 2013 Page_hit_rate: 0.190265 Page_fault: 30 Page_pending: 1983
Shader4: Page_table_access:2486 Page_hit: 471 Page_miss: 2015 Page_hit_rate: 0.189461 Page_fault: 25 Page_pending: 1990
Shader5: Page_table_access:2547 Page_hit: 483 Page_miss: 2064 Page_hit_rate: 0.189635 Page_fault: 22 Page_pending: 2042
Shader6: Page_table_access:2587 Page_hit: 489 Page_miss: 2098 Page_hit_rate: 0.189022 Page_fault: 22 Page_pending: 2075
Shader7: Page_table_access:2472 Page_hit: 435 Page_miss: 2037 Page_hit_rate: 0.175971 Page_fault: 23 Page_pending: 2013
Shader8: Page_table_access:2489 Page_hit: 430 Page_miss: 2059 Page_hit_rate: 0.172760 Page_fault: 27 Page_pending: 2032
Shader9: Page_table_access:2470 Page_hit: 437 Page_miss: 2033 Page_hit_rate: 0.176923 Page_fault: 19 Page_pending: 2014
Shader10: Page_table_access:2492 Page_hit: 443 Page_miss: 2049 Page_hit_rate: 0.177769 Page_fault: 22 Page_pending: 2027
Shader11: Page_table_access:2511 Page_hit: 468 Page_miss: 2043 Page_hit_rate: 0.186380 Page_fault: 28 Page_pending: 2015
Shader12: Page_table_access:2487 Page_hit: 424 Page_miss: 2063 Page_hit_rate: 0.170487 Page_fault: 11 Page_pending: 2052
Shader13: Page_table_access:2441 Page_hit: 427 Page_miss: 2014 Page_hit_rate: 0.174928 Page_fault: 24 Page_pending: 1988
Shader14: Page_table_access:2503 Page_hit: 468 Page_miss: 2035 Page_hit_rate: 0.186976 Page_fault: 28 Page_pending: 2008
Shader15: Page_table_access:2494 Page_hit: 501 Page_miss: 1993 Page_hit_rate: 0.200882 Page_fault: 23 Page_pending: 1970
Shader16: Page_table_access:2527 Page_hit: 462 Page_miss: 2065 Page_hit_rate: 0.182825 Page_fault: 10 Page_pending: 2055
Shader17: Page_table_access:2475 Page_hit: 450 Page_miss: 2025 Page_hit_rate: 0.181818 Page_fault: 23 Page_pending: 2002
Shader18: Page_table_access:2488 Page_hit: 451 Page_miss: 2037 Page_hit_rate: 0.181270 Page_fault: 31 Page_pending: 2007
Shader19: Page_table_access:2448 Page_hit: 412 Page_miss: 2036 Page_hit_rate: 0.168301 Page_fault: 26 Page_pending: 2011
Shader20: Page_table_access:2484 Page_hit: 447 Page_miss: 2037 Page_hit_rate: 0.179952 Page_fault: 20 Page_pending: 2017
Shader21: Page_table_access:2476 Page_hit: 452 Page_miss: 2024 Page_hit_rate: 0.182553 Page_fault: 21 Page_pending: 2003
Shader22: Page_table_access:2448 Page_hit: 416 Page_miss: 2032 Page_hit_rate: 0.169935 Page_fault: 21 Page_pending: 2010
Shader23: Page_table_access:2469 Page_hit: 456 Page_miss: 2013 Page_hit_rate: 0.184690 Page_fault: 21 Page_pending: 1992
Shader24: Page_table_access:2406 Page_hit: 460 Page_miss: 1946 Page_hit_rate: 0.191189 Page_fault: 8 Page_pending: 1938
Shader25: Page_table_access:2373 Page_hit: 461 Page_miss: 1912 Page_hit_rate: 0.194269 Page_fault: 16 Page_pending: 1896
Shader26: Page_table_access:2456 Page_hit: 467 Page_miss: 1989 Page_hit_rate: 0.190147 Page_fault: 12 Page_pending: 1977
Shader27: Page_table_access:2441 Page_hit: 439 Page_miss: 2002 Page_hit_rate: 0.179844 Page_fault: 18 Page_pending: 1985
Page_talbe_tot_access: 69434 Page_tot_hit: 12722, Page_tot_miss 56712, Page_tot_hit_rate: 0.183224 Page_tot_fault: 617 Page_tot_pending: 56094
Total_memory_access_page_fault: 617, Average_latency: 589157.312500
========================================Page threshing statistics==============================
Page_validate: 1168 Page_evict_diry: 261 Page_evict_not_diry: 14
Page: 524875 Treshed: 1
Page: 524876 Treshed: 1
Page: 524877 Treshed: 1
Page: 524878 Treshed: 1
Page: 524879 Treshed: 1
Page: 524880 Treshed: 1
Page: 524881 Treshed: 1
Page_tot_thresh: 7
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 2.194238
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 1.354265
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:   268377 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(31.213369)
F:   223063----T:   223323 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   223323----T:   224147 	 St: 80241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   224147----T:   224528 	 St: 802b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.257259)
F:   224528----T:   225169 	 St: 802b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(0.432816)
F:   225169----T:   225429 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   225429----T:   226253 	 St: 802c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   226253----T:   226513 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   226513----T:   228082 	 St: 802d1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(1.059419)
F:   228082----T:   228342 	 St: 808e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   228342----T:   229166 	 St: 808e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   229566----T:   229826 	 St: 802f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   229826----T:   232898 	 St: 802f1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   236909----T:   237189 	 St: 80330000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   237189----T:   243225 	 St: 80332000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(4.075624)
F:   251870----T:   252150 	 St: 803b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   252150----T:   264211 	 St: 803b2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(8.143822)
F:   264211----T:   264471 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   264471----T:   265295 	 St: 80251000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   266552----T:   266812 	 St: 808f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   267242----T:   267502 	 St: 808f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   268377----T:   268637 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   268377----T:   269201 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   269461----T:   269721 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   269461----T:   270285 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   270545----T:   270805 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   270545----T:   272114 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   272374----T:   272634 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   272374----T:   275446 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F:   275706----T:   275966 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   275706----T:   281789 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
F:   282049----T:   282309 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   282049----T:   284980 	 St: 0 Sz: 245760 	 Sm: 0 	 T: device_sync(1.979068)
F:   507390----T:   675175 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(113.291695)
F:   508164----T:   508424 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   516849----T:   517109 	 St: 806c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   517109----T:   517369 	 St: 806c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   517369----T:   517629 	 St: 806cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   517629----T:   517889 	 St: 806cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   517889----T:   518149 	 St: 806c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   518149----T:   518409 	 St: 806d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   518409----T:   518669 	 St: 806d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   518669----T:   518929 	 St: 806cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   518929----T:   519189 	 St: 806c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   519189----T:   519449 	 St: 806c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   519449----T:   519709 	 St: 806ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   519709----T:   519969 	 St: 806c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   519969----T:   520229 	 St: 806db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   520229----T:   520489 	 St: 806e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   520489----T:   520749 	 St: 806da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   520749----T:   521009 	 St: 806d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   521009----T:   521269 	 St: 806c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   521269----T:   521529 	 St: 806dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   521529----T:   521789 	 St: 806e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   521789----T:   522049 	 St: 806cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   522049----T:   522309 	 St: 806e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   522309----T:   522569 	 St: 806e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   522569----T:   522829 	 St: 806c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   522829----T:   523089 	 St: 806d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   523089----T:   523349 	 St: 806de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   523349----T:   523609 	 St: 806c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   523609----T:   523869 	 St: 806dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   523869----T:   524129 	 St: 806e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   524129----T:   524389 	 St: 806f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   524389----T:   524649 	 St: 806ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   524649----T:   524909 	 St: 806e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   524909----T:   525169 	 St: 806eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   525169----T:   525429 	 St: 806e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   525429----T:   525689 	 St: 806f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   525689----T:   525949 	 St: 806d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   525949----T:   526209 	 St: 806d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   526209----T:   526469 	 St: 806d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   526469----T:   526729 	 St: 806c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   526729----T:   526989 	 St: 806ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   526989----T:   527249 	 St: 806e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   527249----T:   527509 	 St: 806ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   527509----T:   527769 	 St: 806f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   527769----T:   528029 	 St: 806f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   528029----T:   528289 	 St: 806d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   528289----T:   528549 	 St: 806d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   528549----T:   528809 	 St: 806f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   528809----T:   529069 	 St: 806df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   529069----T:   529329 	 St: 806fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   529329----T:   529589 	 St: 806fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   529589----T:   529849 	 St: 806d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   529849----T:   530109 	 St: 806ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   530109----T:   530369 	 St: 806f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   530369----T:   530629 	 St: 806ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   530629----T:   530889 	 St: 806e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   530889----T:   531149 	 St: 806f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   531149----T:   531409 	 St: 806e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   531409----T:   531669 	 St: 806ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   531669----T:   531929 	 St: 806f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   531929----T:   532189 	 St: 806f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   532189----T:   532449 	 St: 806f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   532449----T:   532709 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   532709----T:   532969 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   532969----T:   533229 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   533229----T:   533489 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   533489----T:   533749 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   533749----T:   534009 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   534009----T:   534269 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   534269----T:   534529 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   534529----T:   534789 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   534789----T:   535049 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   535049----T:   535309 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   535309----T:   535569 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   535569----T:   535829 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   535829----T:   536089 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   536089----T:   536349 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   536349----T:   536609 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   536609----T:   536869 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   536869----T:   537129 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   537129----T:   537389 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   537389----T:   537649 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   537649----T:   537909 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   537909----T:   538169 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   538169----T:   538429 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   538429----T:   538689 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   538689----T:   538949 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   538949----T:   539209 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   539209----T:   539469 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   539469----T:   539729 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   539729----T:   539989 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   539989----T:   540249 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   540249----T:   540509 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   540509----T:   540769 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   540769----T:   541029 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   541029----T:   541289 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   541289----T:   541549 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   541549----T:   541809 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   541809----T:   542069 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   542069----T:   542329 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   542329----T:   542589 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   542589----T:   542849 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   542849----T:   543109 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   543109----T:   543369 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   543369----T:   543629 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   543629----T:   543889 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   543889----T:   544149 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   544149----T:   544409 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   544409----T:   544669 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   544669----T:   544929 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   544929----T:   545189 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   545189----T:   545449 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   545449----T:   545709 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   545709----T:   545969 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   545969----T:   546229 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   546229----T:   546489 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   546489----T:   546749 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   546749----T:   547009 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   547009----T:   547269 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   547269----T:   547529 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   547529----T:   547789 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   547789----T:   548049 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   548049----T:   548309 	 St: 806fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   548309----T:   548569 	 St: 806fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   548569----T:   548829 	 St: 806fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   548829----T:   549089 	 St: 806ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   549089----T:   549349 	 St: 80700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   549349----T:   549609 	 St: 80701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   549609----T:   549869 	 St: 80702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   549869----T:   550129 	 St: 80704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   550129----T:   550389 	 St: 80703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   550389----T:   550649 	 St: 80706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   550649----T:   550909 	 St: 80705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   550909----T:   551169 	 St: 80707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   551169----T:   551429 	 St: 80708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   551429----T:   551689 	 St: 80709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   551689----T:   551949 	 St: 8070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   551949----T:   552209 	 St: 8070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   552209----T:   552469 	 St: 8070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   552469----T:   552729 	 St: 8070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   552729----T:   552989 	 St: 8070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   552989----T:   553249 	 St: 8070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   553249----T:   553509 	 St: 80710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   553509----T:   553769 	 St: 80711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   553769----T:   554029 	 St: 80712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   554029----T:   554289 	 St: 80713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   554289----T:   554549 	 St: 80714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   554549----T:   554809 	 St: 80715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   554809----T:   555069 	 St: 80716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   555069----T:   555329 	 St: 80717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   555329----T:   555589 	 St: 80718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   555589----T:   555849 	 St: 8071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   555849----T:   556109 	 St: 8071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   556109----T:   556369 	 St: 8071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   556369----T:   556629 	 St: 80719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   556629----T:   556889 	 St: 8071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   556889----T:   557149 	 St: 8071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   557149----T:   557409 	 St: 8071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   557409----T:   557669 	 St: 80721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   557669----T:   557929 	 St: 80720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   557929----T:   558189 	 St: 80722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   558189----T:   558449 	 St: 80723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   558449----T:   558709 	 St: 80724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   558709----T:   558969 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   558969----T:   559229 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   559229----T:   559489 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   559489----T:   559749 	 St: 80725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   559749----T:   560009 	 St: 80726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   560009----T:   560269 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   560269----T:   560529 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   560529----T:   560789 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   560789----T:   561049 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   561049----T:   561309 	 St: 80728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   561309----T:   561569 	 St: 80729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   561569----T:   561829 	 St: 80727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   561829----T:   562089 	 St: 8072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   562089----T:   562349 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   562349----T:   562609 	 St: 8072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   562609----T:   562869 	 St: 8072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   562869----T:   563129 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   563129----T:   563389 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   563389----T:   563649 	 St: 8072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   563649----T:   563909 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   563909----T:   564169 	 St: 8072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   564169----T:   564429 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   564429----T:   564689 	 St: 8072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   564689----T:   564949 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   564949----T:   565209 	 St: 80730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   565209----T:   565469 	 St: 80731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   565469----T:   565729 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   565729----T:   565989 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   565989----T:   566249 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   566249----T:   566509 	 St: 80732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   566509----T:   566769 	 St: 80733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   566769----T:   567029 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   567029----T:   567289 	 St: 80734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   567289----T:   567549 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   567549----T:   567809 	 St: 80735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   567809----T:   568069 	 St: 804fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   568069----T:   568329 	 St: 80736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   568329----T:   568589 	 St: 80737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   568589----T:   568849 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   568849----T:   569109 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   569109----T:   569369 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   569369----T:   569629 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   569629----T:   569889 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   569889----T:   570149 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   570149----T:   570409 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   570409----T:   570669 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   570669----T:   570929 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   570929----T:   571189 	 St: 80508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   571189----T:   571449 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   571449----T:   571709 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   571709----T:   571969 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   571969----T:   572229 	 St: 80509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   572229----T:   572489 	 St: 8050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   572489----T:   572749 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   572749----T:   573009 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   573009----T:   573269 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   573269----T:   573529 	 St: 80510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   573529----T:   573789 	 St: 80512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   573789----T:   574049 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   574049----T:   574309 	 St: 80514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   574309----T:   574569 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   574569----T:   574829 	 St: 80516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   574829----T:   575089 	 St: 80738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   575089----T:   575349 	 St: 80739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   575349----T:   575609 	 St: 8073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   575609----T:   575869 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   575869----T:   576129 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   576129----T:   576389 	 St: 8073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   576389----T:   576649 	 St: 8073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   576649----T:   576909 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   576909----T:   577169 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   577169----T:   577429 	 St: 8073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   577429----T:   577689 	 St: 8073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   577689----T:   577949 	 St: 8051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   577949----T:   578209 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   578209----T:   578469 	 St: 8073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   578469----T:   578729 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   578729----T:   578989 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   578989----T:   579249 	 St: 80740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   579249----T:   579509 	 St: 80741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   579509----T:   579769 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   579769----T:   580029 	 St: 80742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   580029----T:   580289 	 St: 80520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   580289----T:   580549 	 St: 80521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   580549----T:   580809 	 St: 80743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   580809----T:   581069 	 St: 80744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   581069----T:   581329 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   581329----T:   581589 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   581589----T:   581849 	 St: 80745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   581849----T:   582109 	 St: 80746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   582109----T:   582369 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   582369----T:   582629 	 St: 80747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   582629----T:   582889 	 St: 80525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   582889----T:   583149 	 St: 80748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   583149----T:   583409 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   583409----T:   583669 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   583669----T:   583929 	 St: 80749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   583929----T:   584189 	 St: 8074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   584189----T:   584449 	 St: 8074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   584449----T:   584709 	 St: 8074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   584709----T:   584969 	 St: 8074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   584969----T:   585229 	 St: 8074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   585229----T:   585489 	 St: 8074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   585489----T:   585749 	 St: 80750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   585749----T:   586009 	 St: 80751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   586009----T:   586269 	 St: 80752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   586269----T:   586529 	 St: 80753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   586529----T:   586789 	 St: 80754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   586789----T:   587049 	 St: 80755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   587049----T:   587309 	 St: 80756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   587309----T:   587569 	 St: 80757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   587569----T:   587829 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   587829----T:   588089 	 St: 80758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   588089----T:   588349 	 St: 80759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   588349----T:   588609 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   588609----T:   588869 	 St: 8075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   588869----T:   589129 	 St: 8052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   589129----T:   589389 	 St: 8075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   589389----T:   589649 	 St: 8075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   589649----T:   589909 	 St: 8075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   589909----T:   590169 	 St: 8052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   590040----T:   590300 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   590169----T:   590429 	 St: 8075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   590300----T:   590560 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   590429----T:   590689 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   590560----T:   590820 	 St: 806c5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   590689----T:   590949 	 St: 8075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   590820----T:   591080 	 St: 806cc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   590949----T:   591209 	 St: 80760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   591080----T:   591340 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   591209----T:   591469 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   591340----T:   591600 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   591469----T:   591729 	 St: 80761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   591602----T:   591862 	 St: 806c6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   591729----T:   591989 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   591862----T:   592122 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   591989----T:   592249 	 St: 80762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   592122----T:   592382 	 St: 806cd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   592249----T:   592509 	 St: 80763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   592382----T:   592642 	 St: 806c7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   592509----T:   592769 	 St: 80764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   592642----T:   592902 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   592769----T:   593029 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   592902----T:   593162 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   593029----T:   593289 	 St: 80765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   593162----T:   593422 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   593289----T:   593549 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   593422----T:   593682 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   593549----T:   593809 	 St: 80766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   593682----T:   593942 	 St: 806d4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   593809----T:   594069 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   593942----T:   594202 	 St: 806db000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   594069----T:   594329 	 St: 80767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   594202----T:   594462 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   594329----T:   594589 	 St: 80768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   594509----T:   594769 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   594589----T:   594849 	 St: 80532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   594769----T:   595029 	 St: 806ce000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   594849----T:   595109 	 St: 80769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   595029----T:   595289 	 St: 806c0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   595109----T:   595369 	 St: 8076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   595369----T:   595629 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   595511----T:   595771 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   595629----T:   595889 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   595771----T:   596031 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   595889----T:   596149 	 St: 8076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   596149----T:   596409 	 St: 8076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   596409----T:   596669 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   596539----T:   596799 	 St: 806d5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   596669----T:   596929 	 St: 8076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   596799----T:   597059 	 St: 806c8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   596929----T:   597189 	 St: 80536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   597189----T:   597449 	 St: 8076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   597319----T:   597579 	 St: 806c1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   597449----T:   597709 	 St: 80537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   597709----T:   597969 	 St: 8076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   597837----T:   598097 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   597969----T:   598229 	 St: 80538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   598229----T:   598489 	 St: 80770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   598358----T:   598618 	 St: 806dc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   598489----T:   598749 	 St: 80539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   598749----T:   599009 	 St: 8053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   598880----T:   599140 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   599009----T:   599269 	 St: 80771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   599269----T:   599529 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   599529----T:   599789 	 St: 8053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   599659----T:   599919 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   599789----T:   600049 	 St: 80772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   600049----T:   600309 	 St: 80773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   600309----T:   600569 	 St: 8053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   600439----T:   600699 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   600569----T:   600829 	 St: 8053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   600699----T:   600959 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   600829----T:   601089 	 St: 8053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   601089----T:   601349 	 St: 80540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   601349----T:   601609 	 St: 80541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   601609----T:   601869 	 St: 80542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   601869----T:   602129 	 St: 80543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   602129----T:   602389 	 St: 80544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   602389----T:   602649 	 St: 80545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   602649----T:   602909 	 St: 80546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   602909----T:   603169 	 St: 80547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   603169----T:   603429 	 St: 80548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   603233----T:   603493 	 St: 806dd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   603429----T:   603689 	 St: 80549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   603689----T:   603949 	 St: 8054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   603949----T:   604209 	 St: 80774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   604209----T:   604469 	 St: 8054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   604469----T:   604729 	 St: 8054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   604611----T:   604871 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   604729----T:   604989 	 St: 80775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   604989----T:   605249 	 St: 8054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   605249----T:   605509 	 St: 80776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   605380----T:   605640 	 St: 806e3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   605509----T:   605769 	 St: 8054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   605769----T:   606029 	 St: 8054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   605902----T:   606162 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   606029----T:   606289 	 St: 80550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   606289----T:   606549 	 St: 80777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   606549----T:   606809 	 St: 80551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   606809----T:   607069 	 St: 80778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   606945----T:   607205 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   607069----T:   607329 	 St: 80552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   607329----T:   607589 	 St: 80553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   607460----T:   607720 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   607589----T:   607849 	 St: 80779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   607849----T:   608109 	 St: 80554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   608109----T:   608369 	 St: 8077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   608239----T:   608499 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   608369----T:   608629 	 St: 80555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   608629----T:   608889 	 St: 80556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   608695----T:   608955 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   608889----T:   609149 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   608955----T:   609215 	 St: 806cb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   609149----T:   609409 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   609409----T:   609669 	 St: 80558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   609411----T:   609671 	 St: 806cf000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   609669----T:   609929 	 St: 80559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   609671----T:   609931 	 St: 806ea000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   609929----T:   610189 	 St: 8055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   609931----T:   610191 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   610189----T:   610449 	 St: 8055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   610191----T:   610451 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   610449----T:   610709 	 St: 8055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   610451----T:   610711 	 St: 806d6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   610709----T:   610969 	 St: 8055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   610711----T:   610971 	 St: 806c4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   610969----T:   611229 	 St: 8055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   610971----T:   611231 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   611229----T:   611489 	 St: 8055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   611231----T:   611491 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   611489----T:   611749 	 St: 80560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   611491----T:   611751 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   611749----T:   612009 	 St: 80561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   611751----T:   612011 	 St: 806e4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   612009----T:   612269 	 St: 80562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   612011----T:   612271 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   612269----T:   612529 	 St: 80563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   612271----T:   612531 	 St: 806d0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   612529----T:   612789 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   612531----T:   612791 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   612789----T:   613049 	 St: 80564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   612791----T:   613051 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   613049----T:   613309 	 St: 80565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   613051----T:   613311 	 St: 806d3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   613309----T:   613569 	 St: 80566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   613311----T:   613571 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   613569----T:   613829 	 St: 80567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   613571----T:   613831 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   613829----T:   614089 	 St: 80568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   613831----T:   614091 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   614089----T:   614349 	 St: 80569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   614091----T:   614351 	 St: 806c2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   614349----T:   614609 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   614351----T:   614611 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   614609----T:   614869 	 St: 8056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   614611----T:   614871 	 St: 806c3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   614869----T:   615129 	 St: 80781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   614871----T:   615131 	 St: 806eb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   615129----T:   615389 	 St: 80782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   615131----T:   615391 	 St: 806e6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   615389----T:   615649 	 St: 80780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   615391----T:   615651 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   615649----T:   615909 	 St: 8077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   615651----T:   615911 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   615909----T:   616169 	 St: 80784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   615911----T:   616171 	 St: 806e5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   616169----T:   616429 	 St: 8077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   616171----T:   616431 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   616429----T:   616689 	 St: 8078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   616431----T:   616691 	 St: 806f2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   616689----T:   616949 	 St: 8077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   616691----T:   616951 	 St: 806f9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   616949----T:   617209 	 St: 8077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   616951----T:   617211 	 St: 806d7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   617209----T:   617469 	 St: 8077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   617211----T:   617471 	 St: 806c9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   617469----T:   617729 	 St: 80788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   617471----T:   617731 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   617729----T:   617989 	 St: 80786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   617731----T:   617991 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   617989----T:   618249 	 St: 80787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   617991----T:   618251 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   618249----T:   618509 	 St: 80785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   618251----T:   618511 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   618509----T:   618769 	 St: 80783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   618511----T:   618771 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   618769----T:   619029 	 St: 80789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   618771----T:   619031 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   619029----T:   619289 	 St: 8078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   619031----T:   619291 	 St: 806de000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   619289----T:   619549 	 St: 8078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   619291----T:   619551 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   619549----T:   619809 	 St: 8078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   619551----T:   619811 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   619809----T:   620069 	 St: 80794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   619811----T:   620071 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   620069----T:   620329 	 St: 80791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   620071----T:   620331 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   620329----T:   620589 	 St: 80790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   620331----T:   620591 	 St: 806d2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   620589----T:   620849 	 St: 8078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   620591----T:   620851 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   620849----T:   621109 	 St: 80799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   620851----T:   621111 	 St: 806ca000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   621109----T:   621369 	 St: 8078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   621111----T:   621371 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   621369----T:   621629 	 St: 80792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   621371----T:   621631 	 St: 806da000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   621629----T:   621889 	 St: 8079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   621631----T:   621891 	 St: 806f1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   621889----T:   622149 	 St: 80795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   621891----T:   622151 	 St: 806ec000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   622149----T:   622409 	 St: 80793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   622151----T:   622411 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   622409----T:   622669 	 St: 80798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   622411----T:   622671 	 St: 806df000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   622669----T:   622929 	 St: 8079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   622671----T:   622931 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   622929----T:   623189 	 St: 8079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   622931----T:   623191 	 St: 806fa000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   623189----T:   623449 	 St: 80797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   623191----T:   623451 	 St: 806f3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   623449----T:   623709 	 St: 80796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   623451----T:   623711 	 St: 806e2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   623709----T:   623969 	 St: 8079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   623711----T:   623971 	 St: 806f4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   623969----T:   624229 	 St: 807a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   623971----T:   624231 	 St: 806d1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   624229----T:   624489 	 St: 8079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   624231----T:   624491 	 St: 806ed000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   624489----T:   624749 	 St: 807a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   624491----T:   624751 	 St: 806e7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   624749----T:   625009 	 St: 807a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   624751----T:   625011 	 St: 806e9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   625009----T:   625269 	 St: 807a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   625011----T:   625271 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   625269----T:   625529 	 St: 8079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   625271----T:   625531 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   625529----T:   625789 	 St: 807a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   625531----T:   625791 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   625789----T:   626049 	 St: 807a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   625791----T:   626051 	 St: 806d9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   626049----T:   626309 	 St: 807a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   626051----T:   626311 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   626309----T:   626569 	 St: 807a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   626311----T:   626571 	 St: 806d8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   626569----T:   626829 	 St: 807aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   626571----T:   626831 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   626829----T:   627089 	 St: 807a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   626831----T:   627091 	 St: 806f5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   627089----T:   627349 	 St: 807a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   627091----T:   627351 	 St: 806e0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   627349----T:   627609 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   627351----T:   627611 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   627609----T:   627869 	 St: 807ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   627611----T:   627871 	 St: 806ee000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   627869----T:   628129 	 St: 807ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   627871----T:   628131 	 St: 806e1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   628129----T:   628389 	 St: 807ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   628131----T:   628391 	 St: 806e8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   628389----T:   628649 	 St: 80571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   628391----T:   628651 	 St: 806f8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   628649----T:   628909 	 St: 80572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   628651----T:   628911 	 St: 806f6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   628909----T:   629169 	 St: 80570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   628911----T:   629171 	 St: 806ef000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   629169----T:   629429 	 St: 8056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   629171----T:   629431 	 St: 806f0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   629429----T:   629689 	 St: 80574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   629431----T:   629691 	 St: 806f7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   629689----T:   629949 	 St: 8056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   629691----T:   629951 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   629949----T:   630209 	 St: 8057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   629951----T:   630211 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   630209----T:   630469 	 St: 8056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   630211----T:   630471 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   630469----T:   630729 	 St: 8056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   630471----T:   630731 	 St: 806fb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   630729----T:   630989 	 St: 8056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   630731----T:   630991 	 St: 806fc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   630989----T:   631249 	 St: 80578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   630991----T:   631251 	 St: 806fd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   631249----T:   631509 	 St: 80576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   631251----T:   631511 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   631509----T:   631769 	 St: 80577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   631511----T:   631771 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   631769----T:   632029 	 St: 80575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   631771----T:   632031 	 St: 806fe000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   632029----T:   632289 	 St: 80573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   632031----T:   632291 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   632289----T:   632549 	 St: 80579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   632291----T:   632551 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   632549----T:   632809 	 St: 8057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   632551----T:   632811 	 St: 806ff000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   632809----T:   633069 	 St: 8057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   632811----T:   633071 	 St: 80700000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   633069----T:   633329 	 St: 8057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   633071----T:   633331 	 St: 80701000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   633329----T:   633589 	 St: 80584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   633331----T:   633591 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   633589----T:   633849 	 St: 80581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   633591----T:   633851 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   633849----T:   634109 	 St: 80580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   633851----T:   634111 	 St: 80702000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   634109----T:   634369 	 St: 8057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   634111----T:   634371 	 St: 80703000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   634369----T:   634629 	 St: 80589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   634371----T:   634631 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   634629----T:   634889 	 St: 8057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   634631----T:   634891 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   634889----T:   635149 	 St: 80582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   634891----T:   635151 	 St: 80704000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   635149----T:   635409 	 St: 8058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   635151----T:   635411 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   635409----T:   635669 	 St: 80585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   635411----T:   635671 	 St: 80705000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   635669----T:   635929 	 St: 80583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   635671----T:   635931 	 St: 80706000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   635929----T:   636189 	 St: 80588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   635931----T:   636191 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   636189----T:   636449 	 St: 8058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   636191----T:   636451 	 St: 80707000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   636449----T:   636709 	 St: 8058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   636451----T:   636711 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   636709----T:   636969 	 St: 80587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   636711----T:   636971 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   636969----T:   637229 	 St: 80586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   636971----T:   637231 	 St: 80708000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   637229----T:   637489 	 St: 8058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   637231----T:   637491 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   637489----T:   637749 	 St: 80594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   637491----T:   637751 	 St: 80709000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   637749----T:   638009 	 St: 8058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   637751----T:   638011 	 St: 8070a000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   638009----T:   638269 	 St: 80591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   638011----T:   638271 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   638269----T:   638529 	 St: 80590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   638271----T:   638531 	 St: 8070b000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   638529----T:   638789 	 St: 80595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   638531----T:   638791 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   638789----T:   639049 	 St: 8058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   638791----T:   639051 	 St: 8070c000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   639049----T:   639309 	 St: 80592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   639051----T:   639311 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   639309----T:   639569 	 St: 80593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   639311----T:   639571 	 St: 8070d000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   639569----T:   639829 	 St: 80597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   639571----T:   639831 	 St: 804fe000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   639829----T:   640089 	 St: 80596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   639831----T:   640091 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   640089----T:   640349 	 St: 8059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   640349----T:   640609 	 St: 80598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   640609----T:   640869 	 St: 80599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   640869----T:   641129 	 St: 807b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   641129----T:   641389 	 St: 807b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   641389----T:   641649 	 St: 807af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   641541----T:   641801 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   641649----T:   641909 	 St: 807b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   641909----T:   642169 	 St: 807b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   642045----T:   642305 	 St: 8070e000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   642169----T:   642429 	 St: 807ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   642305----T:   642565 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   642429----T:   642689 	 St: 807b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   642565----T:   642825 	 St: 8070f000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   642689----T:   642949 	 St: 807b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   642825----T:   643085 	 St: 80710000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   642949----T:   643209 	 St: 807b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   643085----T:   643345 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   643209----T:   643469 	 St: 8059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   643345----T:   643605 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   643469----T:   643729 	 St: 8059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   643605----T:   643865 	 St: 80711000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   643729----T:   643989 	 St: 8059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   643865----T:   644125 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   643989----T:   644249 	 St: 807b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   644249----T:   644509 	 St: 807b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   644402----T:   644662 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   644509----T:   644769 	 St: 807b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   644769----T:   645029 	 St: 807ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   644898----T:   645158 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   645029----T:   645289 	 St: 807bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   645158----T:   645418 	 St: 80712000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   645289----T:   645549 	 St: 807bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   645418----T:   645678 	 St: 80713000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   645549----T:   645809 	 St: 807bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   645679----T:   645939 	 St: 80714000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   645809----T:   646069 	 St: 807be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   645939----T:   646199 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   646069----T:   646329 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   646199----T:   646459 	 St: 80715000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   646329----T:   646589 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   646459----T:   646719 	 St: 80716000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   646589----T:   646849 	 St: 805a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   646719----T:   646979 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   646849----T:   647109 	 St: 8059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   646979----T:   647239 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   647109----T:   647369 	 St: 805a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   647239----T:   647499 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   647369----T:   647629 	 St: 805a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   647499----T:   647759 	 St: 80717000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   647629----T:   647889 	 St: 805a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   647759----T:   648019 	 St: 80508000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   647889----T:   648149 	 St: 8059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   648019----T:   648279 	 St: 80509000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   648149----T:   648409 	 St: 805a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   648279----T:   648539 	 St: 8050d000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   648409----T:   648669 	 St: 805a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   648539----T:   648799 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   648669----T:   648929 	 St: 805a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   648799----T:   649059 	 St: 8071b000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   648929----T:   649189 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   649059----T:   649319 	 St: 8071c000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   649189----T:   649449 	 St: 805a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   649319----T:   649579 	 St: 80718000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   649449----T:   649709 	 St: 805a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   649579----T:   649839 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   649709----T:   649969 	 St: 805a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   649839----T:   650099 	 St: 8071a000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   649969----T:   650229 	 St: 805aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   650099----T:   650359 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   650229----T:   650489 	 St: 805ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   650359----T:   650619 	 St: 80510000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   650489----T:   650749 	 St: 805ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   650619----T:   650879 	 St: 8071d000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   650749----T:   651009 	 St: 805ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   650879----T:   651139 	 St: 80719000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   651009----T:   651269 	 St: 805ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   651139----T:   651399 	 St: 8071e000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   651269----T:   651529 	 St: 807c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   651399----T:   651659 	 St: 80512000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   651529----T:   651789 	 St: 807c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   651659----T:   651919 	 St: 8071f000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   651789----T:   652049 	 St: 807c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   651919----T:   652179 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   652049----T:   652309 	 St: 807c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   652179----T:   652439 	 St: 80514000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   652309----T:   652569 	 St: 807c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   652439----T:   652699 	 St: 80721000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   652569----T:   652829 	 St: 807c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   652699----T:   652959 	 St: 80720000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   652829----T:   653089 	 St: 807c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   652959----T:   653219 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   653089----T:   653349 	 St: 807c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   653219----T:   653479 	 St: 80722000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   653349----T:   653609 	 St: 807bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   653479----T:   653739 	 St: 80724000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   653609----T:   653869 	 St: 807ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   653739----T:   653999 	 St: 80723000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   653869----T:   654129 	 St: 807c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   653999----T:   654259 	 St: 80516000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   654129----T:   654389 	 St: 807cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   654259----T:   654519 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   654389----T:   654649 	 St: 807c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   654519----T:   654779 	 St: 80725000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   654649----T:   654909 	 St: 807cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   654779----T:   655039 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   654909----T:   655169 	 St: 807cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   655039----T:   655299 	 St: 80726000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   655169----T:   655429 	 St: 807cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   655299----T:   655559 	 St: 80728000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   655429----T:   655689 	 St: 807ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   655559----T:   655819 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   655689----T:   655949 	 St: 807da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   655819----T:   656079 	 St: 80727000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   655949----T:   656209 	 St: 807d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   656079----T:   656339 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   656209----T:   656469 	 St: 807d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   656339----T:   656599 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   656469----T:   656729 	 St: 807d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   656599----T:   656859 	 St: 8051c000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   656729----T:   656989 	 St: 807d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   656859----T:   657119 	 St: 80729000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   656989----T:   657249 	 St: 807d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   657119----T:   657379 	 St: 8072b000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   657249----T:   657509 	 St: 807d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   657379----T:   657639 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   657509----T:   657769 	 St: 807dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   657639----T:   657899 	 St: 8072a000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   657769----T:   658029 	 St: 807d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   657899----T:   658159 	 St: 8072c000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   658029----T:   658289 	 St: 807d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   658159----T:   658419 	 St: 8072d000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   658289----T:   658549 	 St: 807d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   658419----T:   658679 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   658549----T:   658809 	 St: 807d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   658679----T:   658939 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   658809----T:   659069 	 St: 807db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   658939----T:   659199 	 St: 8072e000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   659069----T:   659329 	 St: 807de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   659199----T:   659459 	 St: 80520000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   659329----T:   659589 	 St: 807dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   659459----T:   659719 	 St: 8072f000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   659589----T:   659849 	 St: 807df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   659719----T:   659979 	 St: 80730000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   659849----T:   660109 	 St: 807e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   659979----T:   660239 	 St: 80521000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   660109----T:   660369 	 St: 807e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   660239----T:   660499 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   660369----T:   660629 	 St: 807e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   660499----T:   660759 	 St: 80731000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   660629----T:   660889 	 St: 807e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   660759----T:   661019 	 St: 80732000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   660889----T:   661149 	 St: 807e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   661019----T:   661279 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   661149----T:   661409 	 St: 807e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   661279----T:   661539 	 St: 80733000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   661409----T:   661669 	 St: 807ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   661539----T:   661799 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   661669----T:   661929 	 St: 807e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   661799----T:   662059 	 St: 80525000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   661929----T:   662189 	 St: 807e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   662059----T:   662319 	 St: 80734000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   662189----T:   662449 	 St: 807e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   662319----T:   662579 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   662449----T:   662709 	 St: 807e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   662579----T:   662839 	 St: 80735000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   662709----T:   662969 	 St: 805b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   662839----T:   663099 	 St: 80736000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   662969----T:   663229 	 St: 805b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   663099----T:   663359 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   663229----T:   663489 	 St: 805b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   663359----T:   663619 	 St: 80737000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   663489----T:   663749 	 St: 805b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   663619----T:   663879 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   663749----T:   664009 	 St: 805b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   663879----T:   664139 	 St: 80738000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   664009----T:   664269 	 St: 805b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   664139----T:   664399 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   664269----T:   664529 	 St: 805b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   664399----T:   664659 	 St: 80739000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   664529----T:   664789 	 St: 805b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   664659----T:   664919 	 St: 8052a000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   664789----T:   665049 	 St: 805af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   664919----T:   665179 	 St: 8073a000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   665049----T:   665309 	 St: 805ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   665179----T:   665439 	 St: 8052b000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   665309----T:   665569 	 St: 805b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   665439----T:   665699 	 St: 8073b000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   665569----T:   665829 	 St: 805bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   665699----T:   665959 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   665829----T:   666089 	 St: 805b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   665959----T:   666219 	 St: 8073c000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   666089----T:   666349 	 St: 805bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   666219----T:   666479 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   666349----T:   666609 	 St: 805bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   666479----T:   666739 	 St: 8073d000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   666609----T:   666869 	 St: 805bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   666739----T:   666999 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   666869----T:   667129 	 St: 805be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   666999----T:   667259 	 St: 8073e000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   667129----T:   667389 	 St: 805ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   667259----T:   667519 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   667389----T:   667649 	 St: 805c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   667519----T:   667779 	 St: 8073f000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   667649----T:   667909 	 St: 805c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   667779----T:   668039 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   667909----T:   668169 	 St: 805c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   668039----T:   668299 	 St: 80740000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   668169----T:   668429 	 St: 805c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   668299----T:   668559 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   668429----T:   668689 	 St: 805c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   668559----T:   668819 	 St: 80741000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   668689----T:   668949 	 St: 805c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   668819----T:   669079 	 St: 80532000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   668949----T:   669209 	 St: 805cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   669209----T:   669469 	 St: 805c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   669469----T:   669729 	 St: 805c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   669729----T:   669989 	 St: 805c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   669989----T:   670249 	 St: 805c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   670249----T:   670509 	 St: 805cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   670509----T:   670769 	 St: 805ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   670769----T:   671029 	 St: 805cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   671029----T:   671289 	 St: 805cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   671289----T:   671549 	 St: 805d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   671549----T:   671809 	 St: 805d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   671809----T:   672069 	 St: 805d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   672069----T:   672329 	 St: 805d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   672329----T:   672589 	 St: 805d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   672589----T:   672849 	 St: 805d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   672849----T:   673109 	 St: 805da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   673109----T:   673369 	 St: 805d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   673369----T:   673629 	 St: 805d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   673629----T:   673889 	 St: 805d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   673889----T:   674149 	 St: 805d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   675175----T:   675435 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   675175----T:   675999 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   676259----T:   676519 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   676259----T:   677083 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   677343----T:   677603 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   677343----T:   678912 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   679172----T:   679432 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   679172----T:   682244 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F:   682504----T:   682764 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   682504----T:   688587 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
F:   688847----T:   689107 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   688847----T:   692718 	 St: 0 Sz: 327680 	 Sm: 0 	 T: device_sync(2.613775)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 214012(cycle), 144.505066(us)
Tot_kernel_exec_time_and_fault_time: 41333977(cycle), 27909.503906(us)
Tot_memcpy_h2d_time: 187256(cycle), 126.438896(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 187256(cycle), 126.438896(us)
Tot_devicesync_time: 34666(cycle), 23.407158(us)
Tot_writeback_time: 67860(cycle), 45.820393(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 102526(cycle), 69.227547(us)
GPGPU-Sim: *** exit detected ***
