INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:18:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 2.019ns (36.501%)  route 3.512ns (63.499%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1125, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X15Y131        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y131        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=48, routed)          0.363     1.087    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ldq_alloc_0_q
    SLICE_X15Y132        LUT3 (Prop_lut3_I0_O)        0.043     1.130 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4/O
                         net (fo=1, routed)           0.000     1.130    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4_n_0
    SLICE_X15Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.381 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     1.381    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.485 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[0]
                         net (fo=30, routed)          0.280     1.764    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_n_7
    SLICE_X13Y133        LUT3 (Prop_lut3_I0_O)        0.120     1.884 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/fullReg_i_3__2/O
                         net (fo=9, routed)           0.313     2.197    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/fullReg_i_3__2_n_0
    SLICE_X17Y133        LUT6 (Prop_lut6_I4_O)        0.043     2.240 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg[27]_i_2/O
                         net (fo=3, routed)           0.173     2.413    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg[27]_i_2_n_0
    SLICE_X16Y132        LUT4 (Prop_lut4_I1_O)        0.043     2.456 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/data_tehb/ltOp_carry__2_i_18/O
                         net (fo=10, routed)          0.436     2.892    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg_reg[27]
    SLICE_X12Y132        LUT5 (Prop_lut5_I0_O)        0.043     2.935 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/level4_c1[9]_i_6/O
                         net (fo=16, routed)          0.395     3.330    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/addf0/ieee2nfloat_0/eqOp1_in
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.043     3.373 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/level5_c1[5]_i_3/O
                         net (fo=4, routed)           0.277     3.650    mem_controller2/read_arbiter/data/fracR[3]
    SLICE_X10Y131        LUT6 (Prop_lut6_I5_O)        0.043     3.693 r  mem_controller2/read_arbiter/data/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.098     3.791    addf0/operator/DI[1]
    SLICE_X11Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.033 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.033    addf0/operator/ltOp_carry_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.082 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.082    addf0/operator/ltOp_carry__0_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.131 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.131    addf0/operator/ltOp_carry__1_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.180 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.180    addf0/operator/ltOp_carry__2_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.307 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=94, routed)          0.306     4.613    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/CO[0]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.130     4.743 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/i__carry__0_i_2/O
                         net (fo=1, routed)           0.280     5.023    addf0/operator/ps_c1_reg[3]_0[1]
    SLICE_X10Y137        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.255     5.278 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.212     5.490    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X11Y138        LUT6 (Prop_lut6_I5_O)        0.126     5.616 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.104     5.719    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ps_c1_reg[4]
    SLICE_X11Y138        LUT4 (Prop_lut4_I0_O)        0.043     5.762 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.277     6.039    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X13Y138        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1125, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X13Y138        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X13Y138        FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 -2.187    




