\subsection{arch Architecture Reference}
\label{classunpack__64__to__64_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d6/d76/classunpack__64__to__64_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+496}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+497}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+498}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf word128\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+0\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data64\+\_\+in\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 32} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+64.\+vhd}.



\subsubsection{Member Function Documentation}
\index{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+496@{P\+R\+O\+C\+E\+S\+S\+\_\+496}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+496@{P\+R\+O\+C\+E\+S\+S\+\_\+496}!unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+496reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+496(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__64_1_1arch_a2a303b4472c5d2216c8c49bee634c5b5}


Definition at line {\bf 47} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+64.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+497@{P\+R\+O\+C\+E\+S\+S\+\_\+497}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+497@{P\+R\+O\+C\+E\+S\+S\+\_\+497}!unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+497clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+497(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__64_1_1arch_acaf9f984659cd452385fe726ebb7801b}


Definition at line {\bf 63} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+64.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+498@{P\+R\+O\+C\+E\+S\+S\+\_\+498}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+498@{P\+R\+O\+C\+E\+S\+S\+\_\+498}!unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+498reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+498(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__64_1_1arch_af8b6d56b86ec122fac86b999ffef9614}


Definition at line {\bf 84} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+64.\+vhd}.



\subsubsection{Member Data Documentation}
\index{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}!data64\+\_\+in\+\_\+reg@{data64\+\_\+in\+\_\+reg}}
\index{data64\+\_\+in\+\_\+reg@{data64\+\_\+in\+\_\+reg}!unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}}
\paragraph[{data64\+\_\+in\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data64\+\_\+in\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__64_1_1arch_a90eca475156f2595c0689db123e05b9b}


Definition at line {\bf 39} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+64.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}!word128\+\_\+0@{word128\+\_\+0}}
\index{word128\+\_\+0@{word128\+\_\+0}!unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}}
\paragraph[{word128\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__64_1_1arch_a8f63992d31878f55d3c3d55618cfcb2d}


Definition at line {\bf 34} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+64.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}!word128\+\_\+0\+\_\+valid@{word128\+\_\+0\+\_\+valid}}
\index{word128\+\_\+0\+\_\+valid@{word128\+\_\+0\+\_\+valid}!unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}}
\paragraph[{word128\+\_\+0\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+0\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__64_1_1arch_a5dbba88a3e67cbf28137460527ffbacb}


Definition at line {\bf 36} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+64.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}!wr\+\_\+cnt@{wr\+\_\+cnt}}
\index{wr\+\_\+cnt@{wr\+\_\+cnt}!unpack\+\_\+64\+\_\+to\+\_\+64\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+64\+::arch}}
\paragraph[{wr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__64_1_1arch_ae210ddb2ea4c7747db001754329a24fc}


Definition at line {\bf 38} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+64.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/bit\+\_\+unpack/synth/{\bf unpack\+\_\+64\+\_\+to\+\_\+64.\+vhd}\end{DoxyCompactItemize}
