module clk_video(clk_100MHz, clk_193MHz, locked)
;
  input clk_100MHz;
  output clk_193MHz;
  output locked;
endmodule