
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003580                       # Number of seconds simulated
sim_ticks                                  3580464999                       # Number of ticks simulated
final_tick                               533151809253                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 317876                       # Simulator instruction rate (inst/s)
host_op_rate                                   411656                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287377                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919780                       # Number of bytes of host memory used
host_seconds                                 12459.11                       # Real time elapsed on the host
sim_insts                                  3960454227                       # Number of instructions simulated
sim_ops                                    5128868281                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       298112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       242560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       310528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       190464                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1063424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       300672                       # Number of bytes written to this memory
system.physmem.bytes_written::total            300672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1895                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2426                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1488                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8308                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2349                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2349                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1537230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     83260694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1501481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67745391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1501481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     86728400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1537230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     53195325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               297007232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1537230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1501481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1501481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1537230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6077423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          83975685                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               83975685                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          83975685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1537230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     83260694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1501481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67745391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1501481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     86728400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1537230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     53195325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              380982917                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8586248                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087649                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534428                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206959                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1245913                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192722                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300655                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8794                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321760                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16799041                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087649                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493377                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595911                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039319                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        716001                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1635309                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8462871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.435828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4866960     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354095      4.18%     61.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334156      3.95%     65.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315564      3.73%     69.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260556      3.08%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189302      2.24%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135577      1.60%     76.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210487      2.49%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796174     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8462871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359604                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.956505                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3477719                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       682047                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436510                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41256                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825336                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496732                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3880                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19973805                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10494                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825336                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660864                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         327656                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        72688                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288058                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288266                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19376430                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           53                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155973                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81680                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26872530                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90263310                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90263310                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10077360                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3570                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1861                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           703476                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899751                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23567                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       422480                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18050223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610964                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23173                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5716317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17467888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          219                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8462871                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.726478                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841315                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2981998     35.24%     35.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710471     20.21%     55.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356890     16.03%     71.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817960      9.67%     81.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834354      9.86%     91.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379321      4.48%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244468      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67268      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70141      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8462871                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64091     58.33%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21539     19.60%     77.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24243     22.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12017605     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200637      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544067     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847061      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610964                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.701670                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109873                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007520                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37817842                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23770240                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720837                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45365                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667389                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          424                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232127                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825336                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         241273                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14245                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18053697                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85041                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899751                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014098                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1852                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9822                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1395                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116576                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239248                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14368311                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465849                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242650                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299751                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017954                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            833902                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.673410                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14247913                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237176                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204319                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24912096                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658137                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369472                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5815540                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206099                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7637535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.602505                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116413                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3047412     39.90%     39.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050472     26.85%     66.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850342     11.13%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428611      5.61%     83.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450849      5.90%     89.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226533      2.97%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155388      2.03%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89611      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338317      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7637535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338317                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25353793                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36935385                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 123377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858625                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858625                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164653                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164653                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64946814                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19486621                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18734677                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8586248                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3072936                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2675946                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201603                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1542264                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1484655                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217267                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6235                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3745527                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17058691                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3072936                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1701922                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3615949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         936537                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        372558                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1841204                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95760                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8467718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.324893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4851769     57.30%     57.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          643973      7.61%     64.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320183      3.78%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236776      2.80%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196123      2.32%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170552      2.01%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59365      0.70%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213390      2.52%     79.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1775587     20.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8467718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357890                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.986746                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3878572                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       346952                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3493985                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17573                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        730632                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341048                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3070                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19094293                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4684                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        730632                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4039893                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         150434                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43294                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3348672                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       154789                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18495713                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77003                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24532034                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84259625                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84259625                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16135683                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8396317                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2339                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1248                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           395325                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2807332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8350                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       240910                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17404325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14845081                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19179                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4986977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13633690                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8467718                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.753138                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857743                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3006915     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1804717     21.31%     56.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       934319     11.03%     67.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1073075     12.67%     80.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       797261      9.42%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513414      6.06%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220640      2.61%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66469      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50908      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8467718                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63753     73.77%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12983     15.02%     88.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9681     11.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11666240     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119160      0.80%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1087      0.01%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2524754     17.01%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       533840      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14845081                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.728937                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86417                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38263472                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22393753                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14336358                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14931498                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24360                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       778239                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168738                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        730632                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          83977                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7725                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17406669                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2807332                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646808                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1238                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           45                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118143                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220860                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14526993                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2416017                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318084                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2936177                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2176258                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            520160                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.691891                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14363017                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14336358                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8641534                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21356225                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.669688                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404638                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10803648                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12297669                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5109109                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199709                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7737086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.589445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.294720                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3587751     46.37%     46.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1662030     21.48%     67.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       899703     11.63%     79.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329795      4.26%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       284710      3.68%     87.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127373      1.65%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       306322      3.96%     93.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82005      1.06%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       457397      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7737086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10803648                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12297669                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2507160                       # Number of memory references committed
system.switch_cpus1.commit.loads              2029090                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1922307                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10742776                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168108                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       457397                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24686363                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35545151                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 118530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10803648                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12297669                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10803648                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794755                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794755                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.258250                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.258250                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67231200                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18840474                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19661656                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2212                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8586248                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3132643                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2540272                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214277                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1317117                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1239747                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          332939                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9237                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3287984                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17279416                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3132643                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1572686                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3651093                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1124552                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        578937                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1616866                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97042                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8423359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.324423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4772266     56.66%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          227395      2.70%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          260832      3.10%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          477392      5.67%     68.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215224      2.56%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          329074      3.91%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178208      2.12%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          152610      1.81%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1810358     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8423359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364844                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.012452                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3470495                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       530631                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3483781                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35174                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        903275                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       534407                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2316                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20570874                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4814                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        903275                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3658779                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         142318                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       130950                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3326317                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       261713                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19773613                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3874                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140458                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76858                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          486                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27682768                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92112067                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92112067                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17021267                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10661501                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4211                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2559                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           674260                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1843950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       942295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13111                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       284738                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18568643                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14953574                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29418                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6272324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18774257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          859                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8423359                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.775251                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.923950                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2951291     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1789808     21.25%     56.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1208089     14.34%     70.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       843674     10.02%     80.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       710944      8.44%     89.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       380860      4.52%     93.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       376859      4.47%     98.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        87336      1.04%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74498      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8423359                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108363     76.42%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15265     10.77%     87.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        18165     12.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12464595     83.36%     83.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211597      1.42%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1647      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1491172      9.97%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       784563      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14953574                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741573                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             141795                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009482                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38501720                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24845351                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14518230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15095369                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29188                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       721187                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238677                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        903275                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57727                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8960                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18572874                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1843950                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       942295                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2547                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          167                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249454                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14669318                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1390559                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       284256                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2143670                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2077094                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            753111                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.708467                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14529771                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14518230                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9499022                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26659251                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690870                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356312                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9976729                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12253318                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6319604                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217071                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7520084                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.629412                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.161735                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2970588     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2046997     27.22%     66.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       840711     11.18%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       418944      5.57%     83.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       428014      5.69%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167188      2.22%     91.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       183206      2.44%     93.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94653      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       369783      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7520084                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9976729                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12253318                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1826381                       # Number of memory references committed
system.switch_cpus2.commit.loads              1122763                       # Number of loads committed
system.switch_cpus2.commit.membars               1674                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1761617                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11039298                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249320                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       369783                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25723054                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38049933                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 162889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9976729                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12253318                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9976729                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860628                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860628                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.161943                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.161943                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65949122                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20064368                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19031974                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8586248                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3125480                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2545505                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209780                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1259029                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1205758                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330414                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9225                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3117772                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17255812                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3125480                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1536172                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3797372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1128693                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        626644                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1526565                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89048                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8456767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.525483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.310152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4659395     55.10%     55.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          333039      3.94%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          268522      3.18%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          651149      7.70%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173698      2.05%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235753      2.79%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162907      1.93%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95538      1.13%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1876766     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8456767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364010                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.009703                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3254565                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       612380                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3651846                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23321                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        914653                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530674                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20677496                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1646                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        914653                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3492938                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         107576                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       160483                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3431863                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349249                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19945402                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          218                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139873                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113540                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27891150                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93119562                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93119562                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17101368                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10789724                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4209                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2536                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           979135                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1879194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972873                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19684                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       285094                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18833798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4210                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14933698                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30502                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6492107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19990480                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          806                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8456767                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.765887                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898323                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2951026     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1823737     21.57%     56.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1157996     13.69%     70.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       877780     10.38%     80.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       767464      9.08%     89.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396084      4.68%     94.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       341911      4.04%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67265      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73504      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8456767                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88652     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20105     15.68%     84.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19495     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12409726     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208477      1.40%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1491003      9.98%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822825      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14933698                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.739258                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128254                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008588                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38482918                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25330290                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14550501                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15061952                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57133                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       746309                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          380                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246486                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        914653                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58528                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8077                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18838012                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42364                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1879194                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972873                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2515                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          176                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126236                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246992                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14696580                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397196                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       237117                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2198205                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070049                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            801009                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.711642                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14560289                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14550501                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9465926                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26901321                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.694629                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351876                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10021628                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12317747                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6520510                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213297                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7542114                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.633196                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148360                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2920249     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093528     27.76%     66.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845867     11.22%     77.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       484624      6.43%     84.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       387424      5.14%     89.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       159920      2.12%     91.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       190256      2.52%     93.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94187      1.25%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366059      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7542114                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10021628                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12317747                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859269                       # Number of memory references committed
system.switch_cpus3.commit.loads              1132882                       # Number of loads committed
system.switch_cpus3.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766918                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11102127                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251152                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366059                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26014143                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38591816                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 129481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10021628                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12317747                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10021628                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.856772                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.856772                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.167172                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.167172                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66116841                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20092588                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19062941                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3398                       # number of misc regfile writes
system.l2.replacements                           8310                       # number of replacements
system.l2.tagsinuse                      16379.033617                       # Cycle average of tags in use
system.l2.total_refs                           830406                       # Total number of references to valid blocks.
system.l2.sampled_refs                          24689                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.634655                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           155.370101                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.078521                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1152.098107                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.248900                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    980.013553                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     36.217255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1162.048435                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     36.823295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    755.506586                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3409.524889                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2994.679071                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3037.456381                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2585.968524                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009483                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002263                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.070318                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.059815                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.070926                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.046112                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.208101                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.182781                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.185392                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.157835                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999697                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8054                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3763                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5078                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4043                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20947                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6075                       # number of Writeback hits
system.l2.Writeback_hits::total                  6075                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   184                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8101                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3787                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5139                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4095                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21131                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8101                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3787                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5139                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4095                       # number of overall hits
system.l2.overall_hits::total                   21131                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2329                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1895                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2426                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1486                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8306                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2329                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1895                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2426                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1488                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8308                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2329                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1895                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2426                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1488                       # number of overall misses
system.l2.overall_misses::total                  8308                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2098756                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    111761382                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1850765                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     86922027                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1956320                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    109305583                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2075156                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     65590253                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       381560242                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        90144                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         90144                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2098756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    111761382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1850765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     86922027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1956320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    109305583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2075156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     65680397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        381650386                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2098756                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    111761382                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1850765                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     86922027                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1956320                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    109305583                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2075156                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     65680397                       # number of overall miss cycles
system.l2.overall_miss_latency::total       381650386                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5658                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               29253                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6075                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6075                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               186                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10430                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5682                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7565                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5583                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29439                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10430                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5682                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7565                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5583                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29439                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.224309                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.334924                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.323294                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.268765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.283937                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010753                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.223298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.333509                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.320687                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.266523                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282211                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.223298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.333509                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.320687                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.266523                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282211                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48808.279070                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47986.853585                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44065.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45869.143536                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46579.047619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45055.887469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48259.441860                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44138.797443                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45937.905370                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        45072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        45072                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48808.279070                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47986.853585                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44065.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45869.143536                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46579.047619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45055.887469                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48259.441860                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44140.051747                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45937.696919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48808.279070                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47986.853585                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44065.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45869.143536                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46579.047619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45055.887469                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48259.441860                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44140.051747                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45937.696919                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2349                       # number of writebacks
system.l2.writebacks::total                      2349                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2329                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1895                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2426                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1486                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8306                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8308                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8308                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1848422                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     98468379                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1608375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     75953863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1712933                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     95292664                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1830488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     56957491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    333672615                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        79069                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        79069                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1848422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     98468379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1608375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     75953863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1712933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     95292664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1830488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     57036560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    333751684                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1848422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     98468379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1608375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     75953863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1712933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     95292664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1830488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     57036560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    333751684                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.224309                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.334924                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.323294                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.268765                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.283937                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010753                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.223298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.333509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.320687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.266523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282211                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.223298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.333509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.320687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.266523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282211                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42986.558140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42279.252469                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38294.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40081.194195                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40784.119048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39279.746084                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42569.488372                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38329.401750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40172.479533                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 39534.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 39534.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42986.558140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42279.252469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38294.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40081.194195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40784.119048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39279.746084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42569.488372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 38331.021505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40172.325951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42986.558140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42279.252469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38294.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40081.194195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40784.119048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39279.746084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42569.488372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 38331.021505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40172.325951                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               576.249761                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643941                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712211.864957                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.234141                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.015620                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062875                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860602                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.923477                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1635247                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1635247                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1635247                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1635247                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1635247                       # number of overall hits
system.cpu0.icache.overall_hits::total        1635247                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3580867                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3580867                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3580867                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3580867                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3580867                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3580867                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1635309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1635309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1635309                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1635309                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1635309                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1635309                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57755.919355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57755.919355                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57755.919355                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57755.919355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57755.919355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57755.919355                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2549034                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2549034                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2549034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2549034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2549034                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2549034                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57932.590909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57932.590909                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57932.590909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57932.590909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57932.590909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57932.590909                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10430                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374453                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10686                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16318.028542                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.249235                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.750765                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899411                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100589                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129703                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1728                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1728                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908195                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908195                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908195                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908195                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37207                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37207                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37360                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37360                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37360                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37360                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1173697192                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1173697192                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4506040                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4506040                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1178203232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1178203232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1178203232                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1178203232                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166910                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166910                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945555                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945555                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945555                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945555                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031885                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031885                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019203                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31545.063886                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31545.063886                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29451.241830                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29451.241830                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31536.489079                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31536.489079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31536.489079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31536.489079                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1546                       # number of writebacks
system.cpu0.dcache.writebacks::total             1546                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26824                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26824                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26930                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26930                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26930                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26930                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10383                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    200292642                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    200292642                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       957894                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       957894                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    201250536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    201250536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    201250536                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    201250536                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008898                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008898                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005361                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005361                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005361                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005361                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19290.440335                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19290.440335                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20380.723404                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20380.723404                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19295.353404                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19295.353404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19295.353404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19295.353404                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               556.521981                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913282461                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1622171.333925                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.054752                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.467228                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065793                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.826069                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891862                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1841152                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1841152                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1841152                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1841152                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1841152                       # number of overall hits
system.cpu1.icache.overall_hits::total        1841152                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2635366                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2635366                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2635366                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2635366                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2635366                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2635366                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1841204                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1841204                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1841204                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1841204                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1841204                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1841204                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50680.115385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50680.115385                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50680.115385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50680.115385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50680.115385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50680.115385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2266792                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2266792                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2266792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2266792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2266792                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2266792                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50373.155556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50373.155556                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50373.155556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50373.155556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50373.155556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50373.155556                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5682                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206883766                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5938                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34840.647693                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.659170                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.340830                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.803356                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.196644                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2197261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2197261                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       475717                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        475717                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1216                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1216                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1106                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1106                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2672978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2672978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2672978                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2672978                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18439                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18439                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18511                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18511                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18511                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18511                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    723010503                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    723010503                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3008923                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3008923                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    726019426                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    726019426                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    726019426                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    726019426                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2215700                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2215700                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       475789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2691489                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2691489                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2691489                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2691489                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008322                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008322                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006878                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006878                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006878                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006878                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39210.938934                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39210.938934                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41790.597222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41790.597222                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39220.972719                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39220.972719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39220.972719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39220.972719                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          919                       # number of writebacks
system.cpu1.dcache.writebacks::total              919                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12781                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12781                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12829                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12829                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12829                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12829                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5658                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5658                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5682                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5682                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5682                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5682                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    126821935                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    126821935                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       758027                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       758027                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    127579962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    127579962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    127579962                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    127579962                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22414.622658                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22414.622658                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 31584.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31584.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22453.354805                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22453.354805                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22453.354805                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22453.354805                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               512.984801                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006661059                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1943361.117761                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.984801                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065681                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.822091                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1616813                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1616813                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1616813                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1616813                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1616813                       # number of overall hits
system.cpu2.icache.overall_hits::total        1616813                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2696284                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2696284                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2696284                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2696284                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2696284                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2696284                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1616866                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1616866                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1616866                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1616866                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1616866                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1616866                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50873.283019                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50873.283019                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50873.283019                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50873.283019                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50873.283019                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50873.283019                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2310687                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2310687                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2310687                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2310687                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2310687                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2310687                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50232.326087                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50232.326087                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50232.326087                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50232.326087                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50232.326087                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50232.326087                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7565                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165343733                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7821                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21140.996420                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.059120                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.940880                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886950                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113050                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1084098                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1084098                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       699957                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        699957                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2478                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2478                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1682                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1784055                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1784055                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1784055                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1784055                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14887                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14887                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          229                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          229                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15116                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15116                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15116                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15116                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    482236554                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    482236554                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9634109                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9634109                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    491870663                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    491870663                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    491870663                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    491870663                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1098985                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1098985                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       700186                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700186                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1799171                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1799171                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1799171                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1799171                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013546                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013546                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000327                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000327                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008402                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008402                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008402                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008402                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32393.131860                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32393.131860                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 42070.344978                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42070.344978                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32539.736901                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32539.736901                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32539.736901                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32539.736901                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1373                       # number of writebacks
system.cpu2.dcache.writebacks::total             1373                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7383                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7383                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          168                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          168                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7551                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7551                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7504                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7504                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7565                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7565                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    166706578                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    166706578                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1759465                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1759465                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    168466043                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    168466043                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    168466043                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    168466043                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006828                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006828                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004205                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004205                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004205                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004205                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22215.695362                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22215.695362                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 28843.688525                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28843.688525                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22269.139855                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22269.139855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22269.139855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22269.139855                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.799824                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004743176                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939658.640927                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.799824                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063782                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823397                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1526512                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1526512                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1526512                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1526512                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1526512                       # number of overall hits
system.cpu3.icache.overall_hits::total        1526512                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2750109                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2750109                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2750109                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2750109                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2750109                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2750109                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1526565                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1526565                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1526565                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1526565                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1526565                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1526565                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51888.849057                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51888.849057                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51888.849057                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51888.849057                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51888.849057                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51888.849057                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2302672                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2302672                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2302672                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2302672                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2302672                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2302672                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52333.454545                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52333.454545                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52333.454545                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52333.454545                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52333.454545                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52333.454545                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5583                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158200253                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5839                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27093.723754                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.816270                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.183730                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882095                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117905                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060674                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060674                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722351                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722351                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1928                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1928                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783025                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783025                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783025                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783025                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14148                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14148                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          462                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          462                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14610                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14610                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14610                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14610                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    513705516                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    513705516                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     21609018                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     21609018                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    535314534                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    535314534                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    535314534                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    535314534                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1074822                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1074822                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722813                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722813                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1797635                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1797635                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1797635                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1797635                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013163                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013163                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000639                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000639                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008127                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008127                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008127                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008127                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36309.408821                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36309.408821                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 46772.766234                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46772.766234                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 36640.282957                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36640.282957                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36640.282957                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36640.282957                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        40895                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        40895                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2237                       # number of writebacks
system.cpu3.dcache.writebacks::total             2237                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8619                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8619                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          408                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          408                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9027                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9027                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9027                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9027                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5529                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5529                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5583                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5583                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5583                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5583                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    109626422                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    109626422                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1208517                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1208517                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    110834939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    110834939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    110834939                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    110834939                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003106                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003106                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003106                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003106                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19827.531561                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19827.531561                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22379.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22379.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19852.219058                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19852.219058                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19852.219058                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19852.219058                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
