// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 2022.1 (Release Build #96.2)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from ZTS6MMstv2_B1_branch
// Created for function/kernel k0_ZTS6MMstv2
// SystemVerilog created on Sat Apr 30 18:30:15 2022


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k0_ZTS6MMstv2_ZTS6MMstv2_B1_branch (
    input wire [63:0] in_c0_exe1,
    input wire [63:0] in_c0_exe10,
    input wire [63:0] in_c0_exe11,
    input wire [63:0] in_c0_exe12,
    input wire [63:0] in_c0_exe14,
    input wire [63:0] in_c0_exe15,
    input wire [63:0] in_c0_exe16,
    input wire [63:0] in_c0_exe18,
    input wire [63:0] in_c0_exe19,
    input wire [63:0] in_c0_exe2,
    input wire [63:0] in_c0_exe20,
    input wire [63:0] in_c0_exe22,
    input wire [63:0] in_c0_exe23,
    input wire [63:0] in_c0_exe24,
    input wire [0:0] in_c0_exe25,
    input wire [0:0] in_c0_exe26,
    input wire [0:0] in_c0_exe27,
    input wire [63:0] in_c0_exe3,
    input wire [63:0] in_c0_exe4,
    input wire [63:0] in_c0_exe5,
    input wire [63:0] in_c0_exe6,
    input wire [63:0] in_c0_exe7,
    input wire [63:0] in_c0_exe8,
    input wire [63:0] in_c0_exe9,
    input wire [0:0] in_stall_in_0,
    input wire [31:0] in_unnamed_k0_ZTS6MMstv212,
    input wire [31:0] in_unnamed_k0_ZTS6MMstv213,
    input wire [31:0] in_unnamed_k0_ZTS6MMstv214,
    input wire [0:0] in_valid_in,
    output wire [63:0] out_c0_exe1,
    output wire [63:0] out_c0_exe10,
    output wire [63:0] out_c0_exe11,
    output wire [63:0] out_c0_exe12,
    output wire [63:0] out_c0_exe14,
    output wire [63:0] out_c0_exe15,
    output wire [63:0] out_c0_exe16,
    output wire [63:0] out_c0_exe18,
    output wire [63:0] out_c0_exe19,
    output wire [63:0] out_c0_exe2,
    output wire [63:0] out_c0_exe20,
    output wire [63:0] out_c0_exe22,
    output wire [63:0] out_c0_exe23,
    output wire [63:0] out_c0_exe24,
    output wire [0:0] out_c0_exe25,
    output wire [0:0] out_c0_exe26,
    output wire [0:0] out_c0_exe27,
    output wire [63:0] out_c0_exe3,
    output wire [63:0] out_c0_exe4,
    output wire [63:0] out_c0_exe5,
    output wire [63:0] out_c0_exe6,
    output wire [63:0] out_c0_exe7,
    output wire [63:0] out_c0_exe8,
    output wire [63:0] out_c0_exe9,
    output wire [0:0] out_stall_out,
    output wire [31:0] out_unnamed_k0_ZTS6MMstv212,
    output wire [31:0] out_unnamed_k0_ZTS6MMstv213,
    output wire [31:0] out_unnamed_k0_ZTS6MMstv214,
    output wire [0:0] out_valid_out_0,
    input wire clock,
    input wire resetn
    );

    wire [0:0] stall_out_q;


    // out_c0_exe1(GPOUT,31)
    assign out_c0_exe1 = in_c0_exe1;

    // out_c0_exe10(GPOUT,32)
    assign out_c0_exe10 = in_c0_exe10;

    // out_c0_exe11(GPOUT,33)
    assign out_c0_exe11 = in_c0_exe11;

    // out_c0_exe12(GPOUT,34)
    assign out_c0_exe12 = in_c0_exe12;

    // out_c0_exe14(GPOUT,35)
    assign out_c0_exe14 = in_c0_exe14;

    // out_c0_exe15(GPOUT,36)
    assign out_c0_exe15 = in_c0_exe15;

    // out_c0_exe16(GPOUT,37)
    assign out_c0_exe16 = in_c0_exe16;

    // out_c0_exe18(GPOUT,38)
    assign out_c0_exe18 = in_c0_exe18;

    // out_c0_exe19(GPOUT,39)
    assign out_c0_exe19 = in_c0_exe19;

    // out_c0_exe2(GPOUT,40)
    assign out_c0_exe2 = in_c0_exe2;

    // out_c0_exe20(GPOUT,41)
    assign out_c0_exe20 = in_c0_exe20;

    // out_c0_exe22(GPOUT,42)
    assign out_c0_exe22 = in_c0_exe22;

    // out_c0_exe23(GPOUT,43)
    assign out_c0_exe23 = in_c0_exe23;

    // out_c0_exe24(GPOUT,44)
    assign out_c0_exe24 = in_c0_exe24;

    // out_c0_exe25(GPOUT,45)
    assign out_c0_exe25 = in_c0_exe25;

    // out_c0_exe26(GPOUT,46)
    assign out_c0_exe26 = in_c0_exe26;

    // out_c0_exe27(GPOUT,47)
    assign out_c0_exe27 = in_c0_exe27;

    // out_c0_exe3(GPOUT,48)
    assign out_c0_exe3 = in_c0_exe3;

    // out_c0_exe4(GPOUT,49)
    assign out_c0_exe4 = in_c0_exe4;

    // out_c0_exe5(GPOUT,50)
    assign out_c0_exe5 = in_c0_exe5;

    // out_c0_exe6(GPOUT,51)
    assign out_c0_exe6 = in_c0_exe6;

    // out_c0_exe7(GPOUT,52)
    assign out_c0_exe7 = in_c0_exe7;

    // out_c0_exe8(GPOUT,53)
    assign out_c0_exe8 = in_c0_exe8;

    // out_c0_exe9(GPOUT,54)
    assign out_c0_exe9 = in_c0_exe9;

    // stall_out(LOGICAL,60)
    assign stall_out_q = in_valid_in & in_stall_in_0;

    // out_stall_out(GPOUT,55)
    assign out_stall_out = stall_out_q;

    // out_unnamed_k0_ZTS6MMstv212(GPOUT,56)
    assign out_unnamed_k0_ZTS6MMstv212 = in_unnamed_k0_ZTS6MMstv212;

    // out_unnamed_k0_ZTS6MMstv213(GPOUT,57)
    assign out_unnamed_k0_ZTS6MMstv213 = in_unnamed_k0_ZTS6MMstv213;

    // out_unnamed_k0_ZTS6MMstv214(GPOUT,58)
    assign out_unnamed_k0_ZTS6MMstv214 = in_unnamed_k0_ZTS6MMstv214;

    // out_valid_out_0(GPOUT,59)
    assign out_valid_out_0 = in_valid_in;

endmodule
