/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  reg [3:0] _03_;
  wire [2:0] _04_;
  wire [10:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_46z;
  wire [23:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [5:0] celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [24:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [9:0] celloutsig_0_72z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_86z;
  wire [3:0] celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [30:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [16:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[58];
  assign celloutsig_0_51z = ~celloutsig_0_7z;
  assign celloutsig_0_65z = ~celloutsig_0_23z;
  assign celloutsig_0_77z = ~celloutsig_0_72z[0];
  assign celloutsig_1_2z = ~celloutsig_1_0z[11];
  assign celloutsig_1_11z = ~celloutsig_1_6z;
  assign celloutsig_1_13z = ~celloutsig_1_4z[2];
  assign celloutsig_0_1z = ~in_data[87];
  assign celloutsig_0_12z = ~celloutsig_0_4z[23];
  assign celloutsig_0_19z = ~celloutsig_0_4z[9];
  assign celloutsig_0_30z = ~celloutsig_0_2z;
  assign celloutsig_0_5z = celloutsig_0_1z | celloutsig_0_2z;
  assign celloutsig_0_10z = celloutsig_0_3z[2] | celloutsig_0_7z;
  assign celloutsig_0_11z = celloutsig_0_4z[11] | celloutsig_0_9z;
  assign celloutsig_0_2z = celloutsig_0_1z | celloutsig_0_0z;
  assign celloutsig_0_20z = celloutsig_0_15z | celloutsig_0_5z;
  assign celloutsig_0_36z = celloutsig_0_0z | celloutsig_0_34z;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= celloutsig_1_0z[10:4];
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 4'h0;
    else _03_ <= celloutsig_1_0z[4:1];
  reg [2:0] _25_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 3'h0;
    else _25_ <= { celloutsig_0_4z[3], celloutsig_0_9z, celloutsig_0_18z };
  assign { _04_[2:1], _01_ } = _25_;
  reg [10:0] _26_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 11'h000;
    else _26_ <= { celloutsig_0_4z[3:1], 1'h1, celloutsig_0_21z };
  assign { _05_[10:2], _00_, _05_[0] } = _26_;
  assign celloutsig_0_46z = { celloutsig_0_21z[5:0], celloutsig_0_31z, celloutsig_0_25z } / { 1'h1, _05_[9:3] };
  assign celloutsig_0_57z = { celloutsig_0_20z, celloutsig_0_44z } / { 1'h1, celloutsig_0_21z[5:1] };
  assign celloutsig_0_87z = { celloutsig_0_51z, celloutsig_0_65z, celloutsig_0_13z, celloutsig_0_34z } / { 1'h1, celloutsig_0_70z, celloutsig_0_41z, celloutsig_0_77z };
  assign celloutsig_1_7z = celloutsig_1_0z[12:9] / { 1'h1, celloutsig_1_0z[4:2] };
  assign celloutsig_1_12z = { in_data[143:125], _02_, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z } / { 1'h1, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_19z = { in_data[155:138], _03_ } / { 1'h1, celloutsig_1_16z[15:4], celloutsig_1_18z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_70z = { celloutsig_0_22z[13:10], celloutsig_0_45z, celloutsig_0_45z, celloutsig_0_40z, celloutsig_0_46z, celloutsig_0_50z, _04_[2:1], _01_ } <= { celloutsig_0_21z[5:1], celloutsig_0_57z, celloutsig_0_28z, 1'h0, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_71z = { celloutsig_0_6z[23:22], celloutsig_0_13z } <= { celloutsig_0_66z, celloutsig_0_28z, celloutsig_0_59z };
  assign celloutsig_1_1z = celloutsig_1_0z[9:4] <= in_data[137:132];
  assign celloutsig_1_5z = in_data[160:156] <= { _02_[6], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_28z = _05_[10:6] <= { celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_41z = ! celloutsig_0_6z[23:13];
  assign celloutsig_0_42z = ! { celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_50z = ! { celloutsig_0_36z, celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_10z };
  assign celloutsig_0_66z = ! { celloutsig_0_22z[8:7], celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_8z = ! { celloutsig_0_4z[14], celloutsig_0_3z };
  assign celloutsig_1_6z = ! { celloutsig_1_0z[16:3], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_16z = ! { in_data[82:69], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_18z = ! celloutsig_0_6z[12:1];
  assign celloutsig_0_23z = ! { celloutsig_0_6z[11:5], celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_27z = ! celloutsig_0_17z;
  assign celloutsig_0_72z = { _05_[5:2], _00_, celloutsig_0_0z, celloutsig_0_42z, celloutsig_0_50z, celloutsig_0_71z, celloutsig_0_11z } * { celloutsig_0_22z[6:3], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_0_86z = { celloutsig_0_4z[11:10], celloutsig_0_70z, celloutsig_0_12z } * { _04_[1], celloutsig_0_30z, celloutsig_0_65z, celloutsig_0_51z };
  assign celloutsig_1_9z = { celloutsig_1_0z[14], celloutsig_1_1z, celloutsig_1_1z } * { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_21z = { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_3z } * { celloutsig_0_4z[9:4], celloutsig_0_10z };
  assign celloutsig_0_29z = { celloutsig_0_4z[10], celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_12z } * { 1'h1, _04_[2:1], _01_, celloutsig_0_2z };
  assign celloutsig_0_6z[24:1] = celloutsig_0_2z ? { in_data[92:71], celloutsig_0_1z, celloutsig_0_5z } : in_data[79:56];
  assign celloutsig_1_10z = celloutsig_1_0z[1] ? { _02_[3:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z } : { celloutsig_1_7z[0], _02_ };
  assign celloutsig_1_14z = celloutsig_1_7z[3] ? { in_data[131:130], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_11z } : { celloutsig_1_10z[4:1], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_16z = celloutsig_1_7z[1] ? { celloutsig_1_12z[21:10], _03_, celloutsig_1_1z } : celloutsig_1_0z;
  assign celloutsig_0_17z = celloutsig_0_2z ? { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_11z } : { celloutsig_0_6z[9:8], celloutsig_0_7z };
  assign celloutsig_0_22z = celloutsig_0_4z[23] ? { in_data[76:68], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_17z } : { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_7z = | celloutsig_0_4z[17:14];
  assign celloutsig_1_18z = | celloutsig_1_10z[5:0];
  assign celloutsig_0_13z = | { celloutsig_0_4z[5:4], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_34z = | { celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_40z = ~^ _05_[5:3];
  assign celloutsig_0_45z = ~^ { celloutsig_0_21z[4:0], celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_35z };
  assign celloutsig_0_59z = ~^ { celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_15z = ~^ celloutsig_0_4z[21:19];
  assign celloutsig_0_25z = ~^ { _04_[2:1], _01_, celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_35z = ~^ { celloutsig_0_3z, celloutsig_0_27z };
  assign celloutsig_0_44z = { _05_[10:7], celloutsig_0_35z } ~^ celloutsig_0_29z;
  assign celloutsig_1_0z = in_data[112:96] ~^ in_data[172:156];
  assign celloutsig_1_4z = celloutsig_1_0z[5:3] ~^ celloutsig_1_0z[8:6];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } ~^ in_data[13:11];
  assign celloutsig_0_4z[23:1] = in_data[89:67] ~^ { in_data[27:6], celloutsig_0_1z };
  assign _04_[0] = _01_;
  assign _05_[1] = _00_;
  assign celloutsig_0_4z[0] = 1'h1;
  assign celloutsig_0_6z[0] = celloutsig_0_1z;
  assign { out_data[128], out_data[117:96], out_data[35:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
