module rdac(out, sel, vdd, vss);
    output out;
    input [`RDAC_SEL_BITS-1:0] sel;
    inout vdd, vss;

    electrical out, vdd, vss;

    analog begin
        V(out, vss) <+ V(vdd, vss) * transition(sel, 0, `T_RISE_FALL_DEFAULT * 1p) / (2 ** `RDAC_SEL_BITS);
    end
endmodule

module comparator(a, b, out);
    input a, b;
    output out;
    electrical a, b, out;

    analog begin
        if (V(a) > V(b))
            V(out) <+ 1;
        else
            V(out) <+ 0;
    end
endmodule

module rdac_tb;

    // Parameters
    localparam integer SEL_MAX = (1 << `RDAC_SEL_BITS) - 1;

    // Electrical nets
    electrical vdd, vss, out0, out1, low, high;

    // Digital select buses
    reg [`RDAC_SEL_BITS-1:0] sel0;
    reg [`RDAC_SEL_BITS-1:0] sel1;

    wire cmp_out;

    integer result;

    // Instantiate RDACs
    rdac dut0 (
        .out(out0),
        .sel(sel0),
        .vdd(vdd),
        .vss(vss)
    );
    rdac dut1 (
        .out(out1),
        .sel(sel1),
        .vdd(vdd),
        .vss(vss)
    );

    // Compare RDAC outputs.
    comparator cmp (
        .a(out0),
        .b(out1),
        .out(cmp_out)
    );

    // Drive VDD/VSS as ideal sources
    analog begin
        V(vdd) <+ `VDD;
        V(vss) <+ 0.0;
    end

    initial begin
        sel0 = 0;
        sel1 = 1;

        // Sweep full ladder range
        repeat (SEL_MAX) begin
            #20;
            if (cmp_out !== 0) $display("Error: out0 should be less than out1");
            else $display("Correct comparison output for sel0 = %b, sel1 = %b", sel0, sel1);
            sel0 = sel0 + 1;
            sel1 = sel1 + 1;
        end

        sel0 = 1;
        sel1 = 0;

        // Sweep full ladder range
        repeat (SEL_MAX) begin
            #20;
            if (cmp_out !== 1) $display("Error: out1 should be less than out0");
            else $display("Correct comparison output for sel0 = %b, sel1 = %b", sel0, sel1);
            sel0 = sel0 + 1;
            sel1 = sel1 + 1;
        end

        #20;
        $finish;
    end


endmodule

module inv(a, o, vdd, vss);
    input a;
    output o;
    inout vdd, vss;
    electrical a, o, vdd, vss;
    parameter real VTH = `INV_VTH_DEFAULT;
    parameter real GAIN = `INV_GAIN_DEFAULT;

    analog begin
        V(o, vss) <+ tanh(-(V(a, vss) - VTH) * GAIN) * V(vdd, vss)/2 + V(vdd, vss)/2;
    end
endmodule

module inv_selfbias_tb;
    electrical o, vdd, vss;
    inv dut(.a(o), .o(o), .vdd(vdd), .vss(vss));
    real out;
    analog begin
        V(vdd) <+ `VDD;
        V(vss) <+ 0;
        out = V(o);
    end

    initial begin
        #10
        $display("Vout = %f", out);
        if (abs(out - `INV_VTH_DEFAULT) > 0.01) begin
            $display("Error: incorrect Vout");
        end
        $finish;
    end
endmodule

module cap(p, n);
    inout p, n;
    electrical p, n;
    parameter real C=1e-12 from [0:inf);
    parameter real R_LEAK=1000 from [0:inf);

    analog begin
        I(p,n) <+ C*ddt(V(p,n));
        I(p,n) <+ V(p,n) / R_LEAK;
    end
endmodule

module sw(p, n, s);
    parameter real R_ON=1 from [0:inf);
    parameter real R_OFF=1e6 from [0:inf);
    input s;
    output p, n;
    logic s;
    electrical p, n;

    analog begin
	    I(p, n) <+ V(p, n) / (R_ON  + (R_OFF - R_ON) * (1 - transition(s, 0, `T_RISE_FALL_DEFAULT * 1p)));
    end
endmodule

module inv_discharge_cap_tb;
    electrical a, o, vdd, vss;
    reg pc;

    inv dut(.a(a), .o(o), .vdd(vdd), .vss(vss));
    sw s(.p(a), .n(o), .s(pc));
    cap c(.p(vdd), .n(a));
    real out;
    analog begin
        V(vdd) <+ `VDD;
        V(vss) <+ 0;
        out = V(vdd, a);
    end

    initial begin
        pc = 1;
        $display("Vout = %f", out);
        #10
        pc = 0;
        $display("Vout = %f", out);
        if (abs(out - `INV_VTH_DEFAULT) > 0.01) begin
            $display("Error: incorrect Vout");
        end
        #100000
        $display("Vout = %f", out);
        if (abs(out) > 0.01) begin
            $display("Error: incorrect Vout");
        end
        $finish;
    end
endmodule
