# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 174 \
    name matched_I_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_1 \
    op interface \
    ports { matched_I_1_address0 { O 8 vector } matched_I_1_ce0 { O 1 bit } matched_I_1_we0 { O 1 bit } matched_I_1_d0 { O 18 vector } matched_I_1_address1 { O 8 vector } matched_I_1_ce1 { O 1 bit } matched_I_1_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 175 \
    name matched_I_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_2 \
    op interface \
    ports { matched_I_2_address0 { O 8 vector } matched_I_2_ce0 { O 1 bit } matched_I_2_we0 { O 1 bit } matched_I_2_d0 { O 18 vector } matched_I_2_address1 { O 8 vector } matched_I_2_ce1 { O 1 bit } matched_I_2_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 176 \
    name matched_I_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_3 \
    op interface \
    ports { matched_I_3_address0 { O 8 vector } matched_I_3_ce0 { O 1 bit } matched_I_3_we0 { O 1 bit } matched_I_3_d0 { O 18 vector } matched_I_3_address1 { O 8 vector } matched_I_3_ce1 { O 1 bit } matched_I_3_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 177 \
    name matched_I_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_4 \
    op interface \
    ports { matched_I_4_address0 { O 8 vector } matched_I_4_ce0 { O 1 bit } matched_I_4_we0 { O 1 bit } matched_I_4_d0 { O 18 vector } matched_I_4_address1 { O 8 vector } matched_I_4_ce1 { O 1 bit } matched_I_4_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 178 \
    name matched_I_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_5 \
    op interface \
    ports { matched_I_5_address0 { O 8 vector } matched_I_5_ce0 { O 1 bit } matched_I_5_we0 { O 1 bit } matched_I_5_d0 { O 18 vector } matched_I_5_address1 { O 8 vector } matched_I_5_ce1 { O 1 bit } matched_I_5_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 179 \
    name matched_I_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_6 \
    op interface \
    ports { matched_I_6_address0 { O 8 vector } matched_I_6_ce0 { O 1 bit } matched_I_6_we0 { O 1 bit } matched_I_6_d0 { O 18 vector } matched_I_6_address1 { O 8 vector } matched_I_6_ce1 { O 1 bit } matched_I_6_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 180 \
    name matched_I_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_7 \
    op interface \
    ports { matched_I_7_address0 { O 8 vector } matched_I_7_ce0 { O 1 bit } matched_I_7_we0 { O 1 bit } matched_I_7_d0 { O 18 vector } matched_I_7_address1 { O 8 vector } matched_I_7_ce1 { O 1 bit } matched_I_7_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 181 \
    name matched_I_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_8 \
    op interface \
    ports { matched_I_8_address0 { O 8 vector } matched_I_8_ce0 { O 1 bit } matched_I_8_we0 { O 1 bit } matched_I_8_d0 { O 18 vector } matched_I_8_address1 { O 8 vector } matched_I_8_ce1 { O 1 bit } matched_I_8_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 182 \
    name matched_I_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_9 \
    op interface \
    ports { matched_I_9_address0 { O 8 vector } matched_I_9_ce0 { O 1 bit } matched_I_9_we0 { O 1 bit } matched_I_9_d0 { O 18 vector } matched_I_9_address1 { O 8 vector } matched_I_9_ce1 { O 1 bit } matched_I_9_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 183 \
    name matched_I_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_10 \
    op interface \
    ports { matched_I_10_address0 { O 8 vector } matched_I_10_ce0 { O 1 bit } matched_I_10_we0 { O 1 bit } matched_I_10_d0 { O 18 vector } matched_I_10_address1 { O 8 vector } matched_I_10_ce1 { O 1 bit } matched_I_10_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 184 \
    name matched_I_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_11 \
    op interface \
    ports { matched_I_11_address0 { O 8 vector } matched_I_11_ce0 { O 1 bit } matched_I_11_we0 { O 1 bit } matched_I_11_d0 { O 18 vector } matched_I_11_address1 { O 8 vector } matched_I_11_ce1 { O 1 bit } matched_I_11_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 185 \
    name matched_I_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_0 \
    op interface \
    ports { matched_I_0_address0 { O 8 vector } matched_I_0_ce0 { O 1 bit } matched_I_0_we0 { O 1 bit } matched_I_0_d0 { O 18 vector } matched_I_0_address1 { O 8 vector } matched_I_0_ce1 { O 1 bit } matched_I_0_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 186 \
    name matched_Q_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_11 \
    op interface \
    ports { matched_Q_11_address0 { O 8 vector } matched_Q_11_ce0 { O 1 bit } matched_Q_11_we0 { O 1 bit } matched_Q_11_d0 { O 18 vector } matched_Q_11_address1 { O 8 vector } matched_Q_11_ce1 { O 1 bit } matched_Q_11_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 187 \
    name matched_Q_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_1 \
    op interface \
    ports { matched_Q_1_address0 { O 8 vector } matched_Q_1_ce0 { O 1 bit } matched_Q_1_we0 { O 1 bit } matched_Q_1_d0 { O 18 vector } matched_Q_1_address1 { O 8 vector } matched_Q_1_ce1 { O 1 bit } matched_Q_1_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 188 \
    name matched_Q_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_0 \
    op interface \
    ports { matched_Q_0_address0 { O 8 vector } matched_Q_0_ce0 { O 1 bit } matched_Q_0_we0 { O 1 bit } matched_Q_0_d0 { O 18 vector } matched_Q_0_address1 { O 8 vector } matched_Q_0_ce1 { O 1 bit } matched_Q_0_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 189 \
    name matched_Q_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_2 \
    op interface \
    ports { matched_Q_2_address0 { O 8 vector } matched_Q_2_ce0 { O 1 bit } matched_Q_2_we0 { O 1 bit } matched_Q_2_d0 { O 18 vector } matched_Q_2_address1 { O 8 vector } matched_Q_2_ce1 { O 1 bit } matched_Q_2_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 190 \
    name matched_Q_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_3 \
    op interface \
    ports { matched_Q_3_address0 { O 8 vector } matched_Q_3_ce0 { O 1 bit } matched_Q_3_we0 { O 1 bit } matched_Q_3_d0 { O 18 vector } matched_Q_3_address1 { O 8 vector } matched_Q_3_ce1 { O 1 bit } matched_Q_3_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 191 \
    name matched_Q_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_4 \
    op interface \
    ports { matched_Q_4_address0 { O 8 vector } matched_Q_4_ce0 { O 1 bit } matched_Q_4_we0 { O 1 bit } matched_Q_4_d0 { O 18 vector } matched_Q_4_address1 { O 8 vector } matched_Q_4_ce1 { O 1 bit } matched_Q_4_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 192 \
    name matched_Q_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_5 \
    op interface \
    ports { matched_Q_5_address0 { O 8 vector } matched_Q_5_ce0 { O 1 bit } matched_Q_5_we0 { O 1 bit } matched_Q_5_d0 { O 18 vector } matched_Q_5_address1 { O 8 vector } matched_Q_5_ce1 { O 1 bit } matched_Q_5_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 193 \
    name matched_Q_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_6 \
    op interface \
    ports { matched_Q_6_address0 { O 8 vector } matched_Q_6_ce0 { O 1 bit } matched_Q_6_we0 { O 1 bit } matched_Q_6_d0 { O 18 vector } matched_Q_6_address1 { O 8 vector } matched_Q_6_ce1 { O 1 bit } matched_Q_6_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 194 \
    name matched_Q_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_7 \
    op interface \
    ports { matched_Q_7_address0 { O 8 vector } matched_Q_7_ce0 { O 1 bit } matched_Q_7_we0 { O 1 bit } matched_Q_7_d0 { O 18 vector } matched_Q_7_address1 { O 8 vector } matched_Q_7_ce1 { O 1 bit } matched_Q_7_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 195 \
    name matched_Q_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_8 \
    op interface \
    ports { matched_Q_8_address0 { O 8 vector } matched_Q_8_ce0 { O 1 bit } matched_Q_8_we0 { O 1 bit } matched_Q_8_d0 { O 18 vector } matched_Q_8_address1 { O 8 vector } matched_Q_8_ce1 { O 1 bit } matched_Q_8_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 196 \
    name matched_Q_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_9 \
    op interface \
    ports { matched_Q_9_address0 { O 8 vector } matched_Q_9_ce0 { O 1 bit } matched_Q_9_we0 { O 1 bit } matched_Q_9_d0 { O 18 vector } matched_Q_9_address1 { O 8 vector } matched_Q_9_ce1 { O 1 bit } matched_Q_9_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 197 \
    name matched_Q_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_10 \
    op interface \
    ports { matched_Q_10_address0 { O 8 vector } matched_Q_10_ce0 { O 1 bit } matched_Q_10_we0 { O 1 bit } matched_Q_10_d0 { O 18 vector } matched_Q_10_address1 { O 8 vector } matched_Q_10_ce1 { O 1 bit } matched_Q_10_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 198 \
    name matched_I_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_12 \
    op interface \
    ports { matched_I_12_address0 { O 8 vector } matched_I_12_ce0 { O 1 bit } matched_I_12_we0 { O 1 bit } matched_I_12_d0 { O 18 vector } matched_I_12_address1 { O 8 vector } matched_I_12_ce1 { O 1 bit } matched_I_12_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 199 \
    name matched_I_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_13 \
    op interface \
    ports { matched_I_13_address0 { O 8 vector } matched_I_13_ce0 { O 1 bit } matched_I_13_we0 { O 1 bit } matched_I_13_d0 { O 18 vector } matched_I_13_address1 { O 8 vector } matched_I_13_ce1 { O 1 bit } matched_I_13_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 200 \
    name matched_I_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_14 \
    op interface \
    ports { matched_I_14_address0 { O 8 vector } matched_I_14_ce0 { O 1 bit } matched_I_14_we0 { O 1 bit } matched_I_14_d0 { O 18 vector } matched_I_14_address1 { O 8 vector } matched_I_14_ce1 { O 1 bit } matched_I_14_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 201 \
    name matched_I_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_15 \
    op interface \
    ports { matched_I_15_address0 { O 8 vector } matched_I_15_ce0 { O 1 bit } matched_I_15_we0 { O 1 bit } matched_I_15_d0 { O 18 vector } matched_I_15_address1 { O 8 vector } matched_I_15_ce1 { O 1 bit } matched_I_15_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 202 \
    name matched_I_16 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_16 \
    op interface \
    ports { matched_I_16_address0 { O 8 vector } matched_I_16_ce0 { O 1 bit } matched_I_16_we0 { O 1 bit } matched_I_16_d0 { O 18 vector } matched_I_16_address1 { O 8 vector } matched_I_16_ce1 { O 1 bit } matched_I_16_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 203 \
    name matched_I_17 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_17 \
    op interface \
    ports { matched_I_17_address0 { O 8 vector } matched_I_17_ce0 { O 1 bit } matched_I_17_we0 { O 1 bit } matched_I_17_d0 { O 18 vector } matched_I_17_address1 { O 8 vector } matched_I_17_ce1 { O 1 bit } matched_I_17_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 204 \
    name matched_I_18 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_18 \
    op interface \
    ports { matched_I_18_address0 { O 8 vector } matched_I_18_ce0 { O 1 bit } matched_I_18_we0 { O 1 bit } matched_I_18_d0 { O 18 vector } matched_I_18_address1 { O 8 vector } matched_I_18_ce1 { O 1 bit } matched_I_18_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 205 \
    name matched_I_19 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_19 \
    op interface \
    ports { matched_I_19_address0 { O 8 vector } matched_I_19_ce0 { O 1 bit } matched_I_19_we0 { O 1 bit } matched_I_19_d0 { O 18 vector } matched_I_19_address1 { O 8 vector } matched_I_19_ce1 { O 1 bit } matched_I_19_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 206 \
    name matched_I_20 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_20 \
    op interface \
    ports { matched_I_20_address0 { O 8 vector } matched_I_20_ce0 { O 1 bit } matched_I_20_we0 { O 1 bit } matched_I_20_d0 { O 18 vector } matched_I_20_address1 { O 8 vector } matched_I_20_ce1 { O 1 bit } matched_I_20_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 207 \
    name matched_I_21 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_21 \
    op interface \
    ports { matched_I_21_address0 { O 8 vector } matched_I_21_ce0 { O 1 bit } matched_I_21_we0 { O 1 bit } matched_I_21_d0 { O 18 vector } matched_I_21_address1 { O 8 vector } matched_I_21_ce1 { O 1 bit } matched_I_21_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 208 \
    name matched_I_22 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_22 \
    op interface \
    ports { matched_I_22_address0 { O 8 vector } matched_I_22_ce0 { O 1 bit } matched_I_22_we0 { O 1 bit } matched_I_22_d0 { O 18 vector } matched_I_22_address1 { O 8 vector } matched_I_22_ce1 { O 1 bit } matched_I_22_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 209 \
    name matched_I_23 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_23 \
    op interface \
    ports { matched_I_23_address0 { O 8 vector } matched_I_23_ce0 { O 1 bit } matched_I_23_we0 { O 1 bit } matched_I_23_d0 { O 18 vector } matched_I_23_address1 { O 8 vector } matched_I_23_ce1 { O 1 bit } matched_I_23_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 210 \
    name matched_I_24 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_24 \
    op interface \
    ports { matched_I_24_address0 { O 8 vector } matched_I_24_ce0 { O 1 bit } matched_I_24_we0 { O 1 bit } matched_I_24_d0 { O 18 vector } matched_I_24_address1 { O 8 vector } matched_I_24_ce1 { O 1 bit } matched_I_24_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 211 \
    name matched_I_25 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_25 \
    op interface \
    ports { matched_I_25_address0 { O 8 vector } matched_I_25_ce0 { O 1 bit } matched_I_25_we0 { O 1 bit } matched_I_25_d0 { O 18 vector } matched_I_25_address1 { O 8 vector } matched_I_25_ce1 { O 1 bit } matched_I_25_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 212 \
    name matched_I_26 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_26 \
    op interface \
    ports { matched_I_26_address0 { O 8 vector } matched_I_26_ce0 { O 1 bit } matched_I_26_we0 { O 1 bit } matched_I_26_d0 { O 18 vector } matched_I_26_address1 { O 8 vector } matched_I_26_ce1 { O 1 bit } matched_I_26_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 213 \
    name matched_I_27 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_27 \
    op interface \
    ports { matched_I_27_address0 { O 8 vector } matched_I_27_ce0 { O 1 bit } matched_I_27_we0 { O 1 bit } matched_I_27_d0 { O 18 vector } matched_I_27_address1 { O 8 vector } matched_I_27_ce1 { O 1 bit } matched_I_27_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 214 \
    name matched_I_28 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_28 \
    op interface \
    ports { matched_I_28_address0 { O 8 vector } matched_I_28_ce0 { O 1 bit } matched_I_28_we0 { O 1 bit } matched_I_28_d0 { O 18 vector } matched_I_28_address1 { O 8 vector } matched_I_28_ce1 { O 1 bit } matched_I_28_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 215 \
    name matched_I_29 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_29 \
    op interface \
    ports { matched_I_29_address0 { O 8 vector } matched_I_29_ce0 { O 1 bit } matched_I_29_we0 { O 1 bit } matched_I_29_d0 { O 18 vector } matched_I_29_address1 { O 8 vector } matched_I_29_ce1 { O 1 bit } matched_I_29_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 216 \
    name matched_I_30 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_30 \
    op interface \
    ports { matched_I_30_address0 { O 8 vector } matched_I_30_ce0 { O 1 bit } matched_I_30_we0 { O 1 bit } matched_I_30_d0 { O 18 vector } matched_I_30_address1 { O 8 vector } matched_I_30_ce1 { O 1 bit } matched_I_30_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 217 \
    name matched_I_31 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_I_31 \
    op interface \
    ports { matched_I_31_address0 { O 8 vector } matched_I_31_ce0 { O 1 bit } matched_I_31_we0 { O 1 bit } matched_I_31_d0 { O 18 vector } matched_I_31_address1 { O 8 vector } matched_I_31_ce1 { O 1 bit } matched_I_31_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_I_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 218 \
    name matched_Q_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_12 \
    op interface \
    ports { matched_Q_12_address0 { O 8 vector } matched_Q_12_ce0 { O 1 bit } matched_Q_12_we0 { O 1 bit } matched_Q_12_d0 { O 18 vector } matched_Q_12_address1 { O 8 vector } matched_Q_12_ce1 { O 1 bit } matched_Q_12_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 219 \
    name matched_Q_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_13 \
    op interface \
    ports { matched_Q_13_address0 { O 8 vector } matched_Q_13_ce0 { O 1 bit } matched_Q_13_we0 { O 1 bit } matched_Q_13_d0 { O 18 vector } matched_Q_13_address1 { O 8 vector } matched_Q_13_ce1 { O 1 bit } matched_Q_13_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 220 \
    name matched_Q_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_14 \
    op interface \
    ports { matched_Q_14_address0 { O 8 vector } matched_Q_14_ce0 { O 1 bit } matched_Q_14_we0 { O 1 bit } matched_Q_14_d0 { O 18 vector } matched_Q_14_address1 { O 8 vector } matched_Q_14_ce1 { O 1 bit } matched_Q_14_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 221 \
    name matched_Q_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_15 \
    op interface \
    ports { matched_Q_15_address0 { O 8 vector } matched_Q_15_ce0 { O 1 bit } matched_Q_15_we0 { O 1 bit } matched_Q_15_d0 { O 18 vector } matched_Q_15_address1 { O 8 vector } matched_Q_15_ce1 { O 1 bit } matched_Q_15_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 222 \
    name matched_Q_16 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_16 \
    op interface \
    ports { matched_Q_16_address0 { O 8 vector } matched_Q_16_ce0 { O 1 bit } matched_Q_16_we0 { O 1 bit } matched_Q_16_d0 { O 18 vector } matched_Q_16_address1 { O 8 vector } matched_Q_16_ce1 { O 1 bit } matched_Q_16_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 223 \
    name matched_Q_17 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_17 \
    op interface \
    ports { matched_Q_17_address0 { O 8 vector } matched_Q_17_ce0 { O 1 bit } matched_Q_17_we0 { O 1 bit } matched_Q_17_d0 { O 18 vector } matched_Q_17_address1 { O 8 vector } matched_Q_17_ce1 { O 1 bit } matched_Q_17_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 224 \
    name matched_Q_18 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_18 \
    op interface \
    ports { matched_Q_18_address0 { O 8 vector } matched_Q_18_ce0 { O 1 bit } matched_Q_18_we0 { O 1 bit } matched_Q_18_d0 { O 18 vector } matched_Q_18_address1 { O 8 vector } matched_Q_18_ce1 { O 1 bit } matched_Q_18_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 225 \
    name matched_Q_19 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_19 \
    op interface \
    ports { matched_Q_19_address0 { O 8 vector } matched_Q_19_ce0 { O 1 bit } matched_Q_19_we0 { O 1 bit } matched_Q_19_d0 { O 18 vector } matched_Q_19_address1 { O 8 vector } matched_Q_19_ce1 { O 1 bit } matched_Q_19_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 226 \
    name matched_Q_20 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_20 \
    op interface \
    ports { matched_Q_20_address0 { O 8 vector } matched_Q_20_ce0 { O 1 bit } matched_Q_20_we0 { O 1 bit } matched_Q_20_d0 { O 18 vector } matched_Q_20_address1 { O 8 vector } matched_Q_20_ce1 { O 1 bit } matched_Q_20_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 227 \
    name matched_Q_21 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_21 \
    op interface \
    ports { matched_Q_21_address0 { O 8 vector } matched_Q_21_ce0 { O 1 bit } matched_Q_21_we0 { O 1 bit } matched_Q_21_d0 { O 18 vector } matched_Q_21_address1 { O 8 vector } matched_Q_21_ce1 { O 1 bit } matched_Q_21_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 228 \
    name matched_Q_22 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_22 \
    op interface \
    ports { matched_Q_22_address0 { O 8 vector } matched_Q_22_ce0 { O 1 bit } matched_Q_22_we0 { O 1 bit } matched_Q_22_d0 { O 18 vector } matched_Q_22_address1 { O 8 vector } matched_Q_22_ce1 { O 1 bit } matched_Q_22_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 229 \
    name matched_Q_23 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_23 \
    op interface \
    ports { matched_Q_23_address0 { O 8 vector } matched_Q_23_ce0 { O 1 bit } matched_Q_23_we0 { O 1 bit } matched_Q_23_d0 { O 18 vector } matched_Q_23_address1 { O 8 vector } matched_Q_23_ce1 { O 1 bit } matched_Q_23_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 230 \
    name matched_Q_24 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_24 \
    op interface \
    ports { matched_Q_24_address0 { O 8 vector } matched_Q_24_ce0 { O 1 bit } matched_Q_24_we0 { O 1 bit } matched_Q_24_d0 { O 18 vector } matched_Q_24_address1 { O 8 vector } matched_Q_24_ce1 { O 1 bit } matched_Q_24_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 231 \
    name matched_Q_25 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_25 \
    op interface \
    ports { matched_Q_25_address0 { O 8 vector } matched_Q_25_ce0 { O 1 bit } matched_Q_25_we0 { O 1 bit } matched_Q_25_d0 { O 18 vector } matched_Q_25_address1 { O 8 vector } matched_Q_25_ce1 { O 1 bit } matched_Q_25_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 232 \
    name matched_Q_26 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_26 \
    op interface \
    ports { matched_Q_26_address0 { O 8 vector } matched_Q_26_ce0 { O 1 bit } matched_Q_26_we0 { O 1 bit } matched_Q_26_d0 { O 18 vector } matched_Q_26_address1 { O 8 vector } matched_Q_26_ce1 { O 1 bit } matched_Q_26_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 233 \
    name matched_Q_27 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_27 \
    op interface \
    ports { matched_Q_27_address0 { O 8 vector } matched_Q_27_ce0 { O 1 bit } matched_Q_27_we0 { O 1 bit } matched_Q_27_d0 { O 18 vector } matched_Q_27_address1 { O 8 vector } matched_Q_27_ce1 { O 1 bit } matched_Q_27_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 234 \
    name matched_Q_28 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_28 \
    op interface \
    ports { matched_Q_28_address0 { O 8 vector } matched_Q_28_ce0 { O 1 bit } matched_Q_28_we0 { O 1 bit } matched_Q_28_d0 { O 18 vector } matched_Q_28_address1 { O 8 vector } matched_Q_28_ce1 { O 1 bit } matched_Q_28_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 235 \
    name matched_Q_29 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_29 \
    op interface \
    ports { matched_Q_29_address0 { O 8 vector } matched_Q_29_ce0 { O 1 bit } matched_Q_29_we0 { O 1 bit } matched_Q_29_d0 { O 18 vector } matched_Q_29_address1 { O 8 vector } matched_Q_29_ce1 { O 1 bit } matched_Q_29_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 236 \
    name matched_Q_30 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_30 \
    op interface \
    ports { matched_Q_30_address0 { O 8 vector } matched_Q_30_ce0 { O 1 bit } matched_Q_30_we0 { O 1 bit } matched_Q_30_d0 { O 18 vector } matched_Q_30_address1 { O 8 vector } matched_Q_30_ce1 { O 1 bit } matched_Q_30_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 237 \
    name matched_Q_31 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename matched_Q_31 \
    op interface \
    ports { matched_Q_31_address0 { O 8 vector } matched_Q_31_ce0 { O 1 bit } matched_Q_31_we0 { O 1 bit } matched_Q_31_d0 { O 18 vector } matched_Q_31_address1 { O 8 vector } matched_Q_31_ce1 { O 1 bit } matched_Q_31_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matched_Q_31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName receiver_flow_control_loop_pipe_sequential_init_U
set CompName receiver_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix receiver_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


