CONFIG := pktchain
FPGA_DIR := ../../../fpga/system/pktchain_axilite_32x32N8K6
PICKLED_CONTEXT := $(FPGA_DIR)/ctx.pkl

include ../Makefile.in
