v 20130925 2
C 58700 48400 1 0 0 asic-pmos-1.sym
{
T 60100 49200 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 59500 49200 5 10 1 1 0 0 1
refdes=M1
T 59500 48700 5 8 1 0 0 0 1
w=10u
T 59500 48500 5 8 1 0 0 0 1
l=1u
T 58700 48400 5 10 0 0 0 0 1
value=NMOSBSIM
T 58700 48400 5 10 1 0 0 0 1
model-name=NMOSBSIM
T 58700 48400 5 10 1 1 0 0 1
netname=ns
}
C 59400 49600 1 90 0 resistor-1.sym
{
T 59000 49900 5 10 0 0 90 0 1
device=RESISTOR
T 59100 49800 5 10 1 1 90 0 1
refdes=R1
T 59400 49600 5 10 0 0 0 0 1
value=1k
}
C 59500 47200 1 90 0 resistor-1.sym
{
T 59100 47500 5 10 0 0 90 0 1
device=RESISTOR
T 59200 47400 5 10 1 1 90 0 1
refdes=R4
T 59500 47200 5 10 0 0 0 0 1
value=1k
}
C 57700 49600 1 90 0 resistor-1.sym
{
T 57300 49900 5 10 0 0 90 0 1
device=RESISTOR
T 57400 49800 5 10 1 1 90 0 1
refdes=R2
T 57700 49600 5 10 0 0 0 0 1
value=1k
}
C 57700 47400 1 90 0 resistor-1.sym
{
T 57300 47700 5 10 0 0 90 0 1
device=RESISTOR
T 57400 47600 5 10 1 1 90 0 1
refdes=R3
T 57700 47400 5 10 0 0 0 0 1
value=1k
}
C 60600 49500 1 270 0 voltage-3.sym
{
T 61300 49300 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 61100 49200 5 10 1 1 270 0 1
refdes=V1
T 60600 49500 5 10 0 0 0 0 1
value=10V
}
N 57600 49600 57600 48300 4
N 59300 48400 59300 48100 4
N 59300 48100 59400 48100 4
N 59300 49600 59300 49400 4
{
T 59300 49600 5 10 1 1 0 0 1
netname=n1
}
N 57600 50500 60800 50500 4
C 58500 46800 1 0 0 gnd-1.sym
N 57600 47400 57600 47100 4
N 56400 47100 61600 47100 4
N 59400 47100 59400 47200 4
N 58700 48900 57600 48900 4
N 59400 48900 59400 48400 4
N 59300 48400 60100 48400 4
N 60800 49500 60800 50500 4
N 60800 48600 60800 47100 4
C 55300 50600 1 0 0 spice-include-1.sym
{
T 55400 50900 5 10 0 1 0 0 1
device=include
T 55400 51000 5 10 1 1 0 0 1
refdes=A1
T 55800 50700 5 10 1 1 0 0 1
file=bsim3.lib
}
C 56200 48400 1 270 0 voltage-3.sym
{
T 56900 48200 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 56700 48100 5 10 1 1 270 0 1
refdes=Vin
T 56200 48400 5 10 1 1 0 0 1
value=sin(0 1u 100)
}
N 56400 48400 56400 48900 4
N 56400 47500 56400 47100 4
C 60300 47300 1 90 0 capacitor-1.sym
{
T 59600 47500 5 10 0 0 90 0 1
device=CAPACITOR
T 59800 47500 5 10 1 1 90 0 1
refdes=C1
T 59400 47500 5 10 0 0 90 0 1
symversion=0.1
T 60300 47300 5 10 1 0 0 0 1
value=1mF
}
N 60100 48400 60100 48200 4
N 60100 47300 60100 47100 4
C 59600 49300 1 0 0 capacitor-1.sym
{
T 59800 50000 5 10 0 0 0 0 1
device=CAPACITOR
T 59800 49800 5 10 1 1 0 0 1
refdes=C2
T 59800 50200 5 10 0 0 0 0 1
symversion=0.1
}
C 61700 48000 1 90 0 resistor-1.sym
{
T 61300 48300 5 10 0 0 90 0 1
device=RESISTOR
T 61400 48200 5 10 1 1 90 0 1
refdes=RL
T 61700 48000 5 10 1 0 0 0 1
value=1000k
T 61700 48000 5 10 0 0 0 0 1
value=1000k
}
N 59300 49500 59600 49500 4
N 61600 48900 61600 52300 4
{
T 61600 48900 5 10 1 1 0 0 1
netname=vl
}
N 61600 48000 61600 47100 4
N 60500 49500 60500 51800 4
N 60500 51800 60400 51800 4
N 60400 51800 60400 52300 4
N 60400 52300 61600 52300 4
C 56500 48700 1 0 0 capacitor-1.sym
{
T 56700 49400 5 10 0 0 0 0 1
device=CAPACITOR
T 56700 49200 5 10 1 1 0 0 1
refdes=C5
T 56700 49600 5 10 0 0 0 0 1
symversion=0.1
T 56500 48700 5 10 1 1 0 0 1
value=1m
}
N 56500 48900 56400 48900 4
N 57400 48900 57600 48900 4
