sg
era
gates
gate
latches
sip
signal
insertion
latch
boolean
brs
decomposition
combinational
signals
circuits
rs
library
excitation
br
permissible
implementability
unate
logic
qr
er
implementable
csc
compatible
synthesis
speed
minterm
hazard
sr
circuit
dc
asynchronous
qra
inserted
decomposed
cd
sequential
transitions
ib
independence
ins
binate
acknowledged
acknowledgment
resubstitution
mappable
resynthesis
transition
lib
incompletely
border
si
relations
persistent
technology
mapping
cofactor
preserving
quiescent
stg
foreach
literal
decompose
minimizer
sgs
fanin
event
script
hazardous
inputs
heuristic
kondratyev
characteristic
regions
codomain
acd
cofactors
aimed
kishinevsky
inp
mc
dominant
cortadella
minterms
candidates
rugged
diamonds
reset
designs
sharing
individually
literals
jordi
inversions
commutative
libraries
alex
labeled
specification
feedback
practicality
rising
hazards
delay
gamma
atomic
endfor
minimization
rejected
implementations
behavioral
bdd
unreachable
continued
preferred
collapsing
minimized
impute
nowick
asynch
acdy
converta
multioutput
fain
mailhot
sbuf
astg
trimos
fdc
asti
unmappable
fera
flatches
output
falling
matching
shall
conservatively
matched
candidate
estimation
solver
progress
matches
incompatible
knowledgment
ebergen
yakovlev
genlib
partition
enabled
violations
outputs
essential
benchmarks
deriving
iff
speed independent
era x
independent circuits
technology mapping
boolean relation
rs latch
logic decomposition
boolean relations
speed independence
new signal
x gamma
signal y
inserted signal
signal insertion
signal x
complex gate
h x
c element
complex gates
new signals
gamma gamma
d latches
signal transition
c elements
new sg
dc set
output signal
f x
boolean function
state graph
h sub
compatible values
c d
function f
sip set
r cd
era r
negative unate
input border
era z
permissible implementations
function h
signal z
true support
gate g
sequential gate
asynchronous designs
sequential elements
er y
br y
hazard g
ib r
qra x
signals z
sip sets
qr x
reset dominant
qr y
gamma gamma0g
original sg
characteristic function
input gates
independent decomposition
excitation regions
c 1000
best h
library matching
excitation region
input combinational
boolean functions
h 1
incompletely specified
example 4
sequential decomposition
non input
z c
two input
combinational logic
logic function
library gate
insertion scheme
compatible functions
combinational gates
dominant rs
states era
inputs r
compatible solutions
sr latches
c architecture
solve brs
compatible solution
d latch
sub 2
er x
latches instead
gamma sets
sip conditions
sub 1
decomposed functions
asynchronous circuits
well formed
output signals
d d
completely specified
non implementable
x best
gate implementation
event insertion
permissible functions
self dependent
fundamental mode
general conditions
c z
using boolean
decomposition method
circuits algorithms
o interface
transition graphs
speed independent circuits
era x gamma
x and era
gamma gamma gamma
synthesis of speed
decomposition and technology
ins a z
h x y
set of states
sg a 0
function f x
z c 1000
speed independent decomposition
inserted signal x
best h x
d z c
d d z
c d y
y a c
signals z 1
positive negative unate
qr x gamma
reset dominant rs
sr and d
new signal x
using boolean relations
sg is called
h sub 1
x gamma sets
signal is inserted
standard c architecture
transitions a gamma
h sub 2
era r gamma
unate in x
theory of regions
domain b n
combinational or sequential
inserted signal z
dominant rs latch
signal transition graphs
mapping for speed
signal transition graph
boolean function f
z h x
essential in order
h 0 x
example 4 1
insertion of new
y 2 x
function h x
f a c
area and delay
shown in figure
sets of states
presented in 7
z era z
c element based
automatic technology mapping
method for logic
methods for library
concepts and notation
behavior and speed
independent circuits using
state encoding based
decomposition of state
