// Seed: 2639521002
module module_0 (
    id_1
);
  output id_1;
  wor id_2;
  assign id_1[1] = id_1;
  logic id_3;
  assign id_1 = id_1;
  wire id_4;
  assign id_4[1'd0] = 1;
  logic id_5;
  type_12(
      id_1, id_2
  );
  logic id_6;
  defparam id_7.id_8 = id_2;
endmodule
