[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopWithMemory|Decoder",
    "duplicate":"~TopWithMemory|TopWithMemory/cpu:Top/InstDecode:InstDecode/decodeA:Decoder",
    "index":0.21739130434782608
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopWithMemory|Decoder_1",
    "duplicate":"~TopWithMemory|TopWithMemory/cpu:Top/InstDecode:InstDecode/decodeB:Decoder",
    "index":0.2608695652173913
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopWithMemory|BranchJumpUnit",
    "duplicate":"~TopWithMemory|TopWithMemory/cpu:Top/RegRead:RegRead/BJU1:BranchJumpUnit",
    "index":0.5217391304347826
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopWithMemory|BranchJumpUnit_1",
    "duplicate":"~TopWithMemory|TopWithMemory/cpu:Top/RegRead:RegRead/BJU2:BranchJumpUnit",
    "index":0.5652173913043478
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopWithMemory|ArithmeticLogicalUnit",
    "duplicate":"~TopWithMemory|TopWithMemory/cpu:Top/Execute:Execute/ALU1:ArithmeticLogicalUnit",
    "index":0.6521739130434783
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopWithMemory|ArithmeticLogicalUnit_1",
    "duplicate":"~TopWithMemory|TopWithMemory/cpu:Top/Execute:Execute/ALU2:ArithmeticLogicalUnit",
    "index":0.6956521739130435
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"TopWithMemory.mem.memInside_0",
    "fileName":"C:\\Users\\Lenovo\\Desktop\\Code\\chisel3.5\\src\\main\\dhrystone\\dhrystone.data",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memInside"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"TopWithMemory.mem.memInside_1",
    "fileName":"C:\\Users\\Lenovo\\Desktop\\Code\\chisel3.5\\src\\main\\dhrystone\\dhrystone.data",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memInside"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"TopWithMemory.mem.memInside_2",
    "fileName":"C:\\Users\\Lenovo\\Desktop\\Code\\chisel3.5\\src\\main\\dhrystone\\dhrystone.data",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memInside"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"TopWithMemory.mem.memInside_3",
    "fileName":"C:\\Users\\Lenovo\\Desktop\\Code\\chisel3.5\\src\\main\\dhrystone\\dhrystone.data",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memInside"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~TopWithMemory|TopWithMemory>io_fetch_instA",
    "sources":[
      "~TopWithMemory|TopWithMemory>reset"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~TopWithMemory|TopWithMemory>io_fetch_instB",
    "sources":[
      "~TopWithMemory|TopWithMemory>reset"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~TopWithMemory|TopWithMemory>io_instB",
    "sources":[
      "~TopWithMemory|TopWithMemory>reset"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~TopWithMemory|TopWithMemory>io_instA",
    "sources":[
      "~TopWithMemory|TopWithMemory>reset"
    ]
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"TopWithMemory.mem",
    "name":"TopWithMemory.mem.memInside_0.v",
    "text":"module BindsTo_0_mem(\n  input         clock,\n  input         reset,\n  input         io_reset,\n  input  [31:0] io_if_mem_instAddr,\n  input  [31:0] io_ex_mem_dataAddr,\n  input         io_ex_mem_writeEn,\n  input  [31:0] io_ex_mem_writeData,\n  input  [2:0]  io_ex_mem_func3,\n  output [31:0] io_mem_id_inst_0,\n  output [31:0] io_mem_id_inst_1,\n  output [31:0] io_mem_lsu_data\n);\n\n  \ninitial begin\n  $readmemh(\"C:\\Users\\Lenovo\\Desktop\\Code\\chisel3.5\\src\\main\\dhrystone\\dhrystone_0.data\", mem.memInside_0);\nend\n                      endmodule\n\nbind mem BindsTo_0_mem BindsTo_0_mem_Inst(.*);"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"TopWithMemory.mem",
    "name":"TopWithMemory.mem.memInside_1.v",
    "text":"module BindsTo_1_mem(\n  input         clock,\n  input         reset,\n  input         io_reset,\n  input  [31:0] io_if_mem_instAddr,\n  input  [31:0] io_ex_mem_dataAddr,\n  input         io_ex_mem_writeEn,\n  input  [31:0] io_ex_mem_writeData,\n  input  [2:0]  io_ex_mem_func3,\n  output [31:0] io_mem_id_inst_0,\n  output [31:0] io_mem_id_inst_1,\n  output [31:0] io_mem_lsu_data\n);\n\n  \ninitial begin\n  $readmemh(\"C:\\Users\\Lenovo\\Desktop\\Code\\chisel3.5\\src\\main\\dhrystone\\dhrystone_1.data\", mem.memInside_1);\nend\n                      endmodule\n\nbind mem BindsTo_1_mem BindsTo_1_mem_Inst(.*);"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"TopWithMemory.mem",
    "name":"TopWithMemory.mem.memInside_2.v",
    "text":"module BindsTo_2_mem(\n  input         clock,\n  input         reset,\n  input         io_reset,\n  input  [31:0] io_if_mem_instAddr,\n  input  [31:0] io_ex_mem_dataAddr,\n  input         io_ex_mem_writeEn,\n  input  [31:0] io_ex_mem_writeData,\n  input  [2:0]  io_ex_mem_func3,\n  output [31:0] io_mem_id_inst_0,\n  output [31:0] io_mem_id_inst_1,\n  output [31:0] io_mem_lsu_data\n);\n\n  \ninitial begin\n  $readmemh(\"C:\\Users\\Lenovo\\Desktop\\Code\\chisel3.5\\src\\main\\dhrystone\\dhrystone_2.data\", mem.memInside_2);\nend\n                      endmodule\n\nbind mem BindsTo_2_mem BindsTo_2_mem_Inst(.*);"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"TopWithMemory.mem",
    "name":"TopWithMemory.mem.memInside_3.v",
    "text":"module BindsTo_3_mem(\n  input         clock,\n  input         reset,\n  input         io_reset,\n  input  [31:0] io_if_mem_instAddr,\n  input  [31:0] io_ex_mem_dataAddr,\n  input         io_ex_mem_writeEn,\n  input  [31:0] io_ex_mem_writeData,\n  input  [2:0]  io_ex_mem_func3,\n  output [31:0] io_mem_id_inst_0,\n  output [31:0] io_mem_id_inst_1,\n  output [31:0] io_mem_lsu_data\n);\n\n  \ninitial begin\n  $readmemh(\"C:\\Users\\Lenovo\\Desktop\\Code\\chisel3.5\\src\\main\\dhrystone\\dhrystone_3.data\", mem.memInside_3);\nend\n                      endmodule\n\nbind mem BindsTo_3_mem BindsTo_3_mem_Inst(.*);"
  }
]