// Seed: 4077421776
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input reg id_4,
    input logic id_5,
    output id_6,
    output id_7,
    input logic id_8
);
  initial begin
    id_7 = 1'b0;
    id_6 <= (id_4);
  end
endmodule
