//
// Written by Synplify Pro 
// Product Version "W-2025.03M-SP1-1"
// Program "Synplify Pro", Mapper "map202503actsp1, Build 108R"
// Mon Jan 19 02:48:32 2026
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_2025.2\libero_soc\synplify_pro\lib\generic\acg5.v "
// file 1 "\c:\microchip\libero_soc_2025.2\libero_soc\synplify_pro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_2025.2\libero_soc\synplify_pro\lib\vlog\scemi_objects.v "
// file 3 "\c:\microchip\libero_soc_2025.2\libero_soc\synplify_pro\lib\vlog\scemi_pipes.svh "
// file 4 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\syn_comps.v "
// file 5 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v "
// file 6 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\corereset_pf_c0\corereset_pf_c0.v "
// file 7 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_bufd.v "
// file 8 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_uj_jtag.v "
// file 9 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_ujtag_wrapper.v "
// file 10 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v "
// file 11 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\corejtagdebug_trstn_c0\corejtagdebug_trstn_c0.v "
// file 12 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v "
// file 13 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\coretimer_c0\coretimer_c0.v "
// file 14 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_ess_apb_to_apb\2.0.100\rtl\miv_ess_apb_to_apb.v "
// file 15 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coregpio_0\rtl\vlog\core\coregpio.v "
// file 16 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\clock_gen.v "
// file 17 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\rx_async.v "
// file 18 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\tx_async.v "
// file 19 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\fifo_256x8_g5.v "
// file 20 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\coreuart.v "
// file 21 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\coreuartapb.v "
// file 22 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_ess_reset_ctrl\2.0.101\rtl\reset_ctrl.v "
// file 23 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_ess_reset_ctrl\2.0.101\rtl\miv_ess_reset_ctrl.v "
// file 24 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_plic\2.0.100\core\apb_interface.v "
// file 25 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_plic\2.0.100\core\interrupt_claim_complete.v "
// file 26 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_plic\2.0.100\core\interrupt_enable_register.v "
// file 27 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_plic\2.0.100\core\interrupt_pending_register.v "
// file 28 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_plic\2.0.100\core\plic_gateway.v "
// file 29 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_plic\2.0.100\core\miv_plic.v "
// file 30 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_apb3\2.0.100\rtl\vlog\core\miv_apb3_muxptob3.v "
// file 31 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_apb3\2.0.100\rtl\vlog\core\miv_apb3_iaddr_reg.v "
// file 32 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_apb3\2.0.100\rtl\vlog\core\miv_apb3.v "
// file 33 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\miv_ess_c0.v "
// file 34 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v "
// file 35 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_pkg.v "
// file 36 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v "
// file 37 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_subsys_pkg.v "
// file 38 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v "
// file 39 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v "
// file 40 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\memory\miv_rv32_ram_singleport_lp.v "
// file 41 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_rv32_cfg1_c0\miv_rv32_cfg1_c0_0\rtl\miv_rv32.v "
// file 42 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_rv32_cfg1_c0\miv_rv32_cfg1_c0.v "
// file 43 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_ccc_c0\pf_ccc_c0_0\pf_ccc_c0_pf_ccc_c0_0_pf_ccc.v "
// file 44 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_ccc_c0\pf_ccc_c0.v "
// file 45 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_dpsram_c0\pf_dpsram_c0_0\pf_dpsram_c0_pf_dpsram_c0_0_pf_dpsram.v "
// file 46 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_dpsram_c0\pf_dpsram_c0.v "
// file 47 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pfsoc_init_monitor.v "
// file 48 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_init_monitor_c0\pf_init_monitor_c0.v "
// file 49 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\pf_tpsram_ahb_axi_0\pf_sram_ahb_c0_pf_tpsram_ahb_axi_0_pf_tpsram.v "
// file 50 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram_ecc_rt.v "
// file 51 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram_ecc.v "
// file 52 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram_rt.v "
// file 53 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v "
// file 54 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_pf.v "
// file 55 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\pf_sram_ahb_c0.v "
// file 56 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\hdl\sram_test_module.v "
// file 57 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\basedesign\basedesign.v "
// file 58 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\mss_syn_comps.v "
// file 59 "\c:\microchip\libero_soc_2025.2\libero_soc\synplify_pro\lib\nlconst.dat "
// file 60 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\designer\basedesign\synthesis.fdc "
// file 61 "\c:/polarfire-soc-discovery-kit-reference-design_repo_n2/mpfs_discovery_miv_rv32_cfg1/designer/basedesign/synthesis.fdc "
// file 62 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\synthesis\synwork\basedesign_prem_autocp.sdc "
// file 63 "\c:/polarfire-soc-discovery-kit-reference-design_repo_n2/mpfs_discovery_miv_rv32_cfg1/synthesis/synwork/basedesign_prem_autocp.sdc "
// file 64 "\c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\coretimer_c1\coretimer_c1.v "
// file 65 "\c:\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\generic\acg5.v "
// file 66 "\c:\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\vlog\hypermods.v "
// file 67 "\c:\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\vlog\scemi_objects.v "
// file 68 "\c:\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\vlog\scemi_pipes.svh "
// file 69 "\c:\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\nlconst.dat "

`timescale 100 ps/100 ps
module miv_rv32_mul_2s_18446744073709551615s (
  next_exu_result_reg_int_3,
  debug_wr_data,
  lsu_align_result,
  lsu_align_result_32_0_d0,
  acu_result,
  lsu_align_result_7_6,
  lsu_align_result_7_14,
  lsu_align_result_7_0,
  lsu_align_result_7_4,
  lsu_align_result_7_5,
  lsu_align_result_7_3,
  lsu_align_result_7_11,
  lsu_align_result_7_20,
  exu_alu_result_0,
  lsu_align_result_32_0_13,
  lsu_align_result_32_0_0,
  lsu_align_result_32_0_1,
  lsu_align_result_32_0_3,
  lsu_align_result_32_0_4,
  lsu_align_result_32_0_2,
  lsu_align_result_32_0_5,
  lsu_align_result_32_0_10,
  lsu_align_result_3_0,
  lsu_align_result_3_1,
  lsu_align_result_3_23,
  lsu_align_result_93_0,
  lsu_align_result_93_4,
  lsu_align_result_93_3,
  lsu_align_result_54_0,
  lsu_align_result_54_4,
  lsu_align_result_54_6,
  lsu_align_result_54_2,
  lsu_align_result_54_1,
  lsu_align_result_92_2,
  lsu_align_result_92_0,
  lsu_align_result_62_0,
  lsu_align_result_62_8,
  lsu_align_result_62_4,
  lsu_align_result_62_6,
  lsu_align_result_47_0,
  lsu_align_result_47_30,
  lsu_align_result_47_29,
  lsu_align_result_47_27,
  lsu_align_result_47_25,
  lsu_align_result_47_26,
  lsu_align_result_47_14,
  lsu_align_result_46_0,
  lsu_align_result_46_2,
  lsu_align_result_61,
  lsu_align_result_53,
  lsu_align_result_15_13,
  lsu_align_result_15_0,
  lsu_align_result_15_2,
  lsu_align_result_15_3,
  lsu_align_result_63_0,
  un1_next_exu_result_reg_int4_0,
  lsu_align_result_1_27,
  lsu_align_result_1_28,
  lsu_align_result_1_0,
  lsu_align_result_1_26,
  lsu_align_result_48_0,
  lsu_align_result_45_0,
  lsu_align_result_44_0,
  lsu_align_result_43_0,
  lsu_align_result_42_0,
  lsu_align_result_41_0,
  lsu_align_result_40_0,
  lsu_align_result_38_0,
  lsu_align_result_37_0,
  lsu_align_result_36_0,
  lsu_align_result_35_0,
  lsu_align_result_35_2,
  lsu_align_result_34_0,
  lsu_align_result_33_0,
  exu_alu_operand0,
  lsu_align_result_57_0,
  lsu_align_result_52_0,
  exu_alu_operand1,
  exu_operand_pc,
  lsu_align_result_49,
  un152_exu_alu_result_0_data_tmp_0,
  mul_div_cnt,
  exu_shifter_operand,
  exu_operand_gpr_rs1,
  shifter_operand_sel_i,
  exu_operand_gpr_rs2,
  exu_operand_immediate,
  next_div_divisor_5_62,
  next_div_divisor_5_7,
  next_div_divisor_5_0,
  next_div_divisor_5_1,
  next_div_divisor_5_2,
  next_div_divisor_5_3,
  next_div_divisor_5_16,
  next_div_divisor_5_17,
  next_div_divisor_5_18,
  next_div_divisor_5_19,
  next_div_divisor_5_20,
  next_div_divisor_5_21,
  next_div_divisor_5_22,
  next_div_divisor_5_23,
  next_div_divisor_5_30,
  next_div_divisor_5_29,
  next_div_divisor_5_28,
  next_div_divisor_5_27,
  next_div_divisor_5_26,
  next_div_divisor_5_25,
  next_div_divisor_5_24,
  next_div_divisor_5_15,
  next_div_divisor_5_14,
  next_div_divisor_5_13,
  next_div_divisor_5_12,
  next_div_divisor_5_11,
  next_div_divisor_5_10,
  next_div_divisor_5_9,
  next_div_divisor_5_8,
  next_div_divisor_5_6,
  next_div_divisor_5_5,
  next_div_divisor_5_4,
  next_div_divisor_5_58,
  next_div_divisor_5_42,
  un1_exu_alu_operand0_1_v_RNIOT4V6G_S_0,
  div_divisor_7,
  div_divisor_0,
  div_divisor_1,
  div_divisor_2,
  div_divisor_3,
  div_divisor_16,
  div_divisor_17,
  div_divisor_18,
  div_divisor_19,
  div_divisor_20,
  div_divisor_21,
  div_divisor_22,
  div_divisor_23,
  div_divisor_30,
  div_divisor_29,
  div_divisor_28,
  div_divisor_27,
  div_divisor_26,
  div_divisor_25,
  div_divisor_24,
  div_divisor_15,
  div_divisor_14,
  div_divisor_13,
  div_divisor_12,
  div_divisor_11,
  div_divisor_10,
  div_divisor_9,
  div_divisor_8,
  div_divisor_6,
  div_divisor_5,
  div_divisor_4,
  div_divisor_58,
  div_divisor_42,
  un1_exu_alu_operand0_1_v_RNIS9F6S41_S_0,
  exu_shifter_places,
  exu_result_mux_sel_i,
  alu_op_sel_i,
  lsu_align_result_51_0,
  shifter_unit_places_sel_i,
  shifter_unit_op_sel_i,
  alu_operand0_mux_sel_i_0,
  alu_operand1_mux_sel_i,
  un1_exu_alu_operand01,
  un1_exu_alu_operand00,
  quotient,
  dividend,
  un1_exu_alu_operand0_1_v_RNI7R9I61_Y_0,
  exu_result_reg_valid_2_1z,
  next_res_pos_neg_3_1z,
  acu_result_valid,
  lsu_align_result_valid_1z,
  N_1671_1,
  un1_next_div_divisor39_1_i,
  un1_next_dividend_0_sqmuxa_1z,
  un1_next_div_divisor39_1_1z,
  un1_dividend_cry_62,
  mul_div_cnte,
  N_1639,
  lsu_align_result_35_3,
  next_div_divisor39_1z,
  next_dividend_0_sqmuxa_1z,
  N_1396,
  un120_exu_alu_result_i,
  un5_div_result,
  un128_exu_alu_result_i,
  lsu_align_result_78_2_1z,
  un11_start_div,
  debug_mode,
  N_493,
  N_497,
  N_510,
  N_511,
  N_491,
  N_492,
  N_494,
  N_495,
  N_496,
  N_498,
  N_499,
  N_500,
  N_501,
  N_502,
  N_503,
  N_504,
  N_505,
  N_506,
  N_507,
  N_508,
  N_509,
  N_512,
  N_513,
  N_514,
  N_515,
  N_516,
  N_517,
  N_518,
  N_519,
  N_488,
  un15_next_quotient_1_1z,
  un15_next_quotient_2_1z,
  un22_next_quotient_2_1z,
  un29_next_quotient_2_1z,
  un16_next_quotient_1_1z,
  lsu_align_result_94_1z,
  lsu_align_result_78_1z,
  un41_next_quotient_2_1z,
  un16_next_quotient_2_1z,
  un17_next_quotient_1_1z,
  un18_next_quotient_2_1z,
  un20_next_quotient_1_1z,
  un21_next_quotient_1_1z,
  un21_next_quotient_2_1z,
  next_exu_result_reg_int4_1z,
  exu_op_abort,
  update_result_reg,
  div_ack,
  un28_next_quotient_2_1z,
  lsu_align_result_88_1z,
  resetn,
  exu_result_valid,
  exu_operand_gpr_rs1_valid,
  exu_operand_immediate_valid,
  exu_operand_gpr_rs2_valid,
  un1_exu_alu_operand0_1_cry_0_0_Y,
  res_pos_neg,
  un21_next_div_divisor_cry_30,
  clk,
  next_quotient_0_sqmuxa_i,
  next_quotient_0_sqmuxa_1z,
  lsu_align_result_3_1z
)
;
output [31:0] next_exu_result_reg_int_3 ;
input [31:0] debug_wr_data ;
inout [31:0] lsu_align_result /* synthesis syn_tristate = 1 */ ;
input lsu_align_result_32_0_d0 ;
input [31:0] acu_result ;
input lsu_align_result_7_6 ;
input lsu_align_result_7_14 ;
output lsu_align_result_7_0 ;
input lsu_align_result_7_4 ;
input lsu_align_result_7_5 ;
input lsu_align_result_7_3 ;
input lsu_align_result_7_11 ;
input lsu_align_result_7_20 ;
output exu_alu_result_0 ;
output lsu_align_result_32_0_13 ;
output lsu_align_result_32_0_0 ;
output lsu_align_result_32_0_1 ;
output lsu_align_result_32_0_3 ;
output lsu_align_result_32_0_4 ;
output lsu_align_result_32_0_2 ;
output lsu_align_result_32_0_5 ;
output lsu_align_result_32_0_10 ;
input lsu_align_result_3_0 ;
input lsu_align_result_3_1 ;
input lsu_align_result_3_23 ;
input lsu_align_result_93_0 ;
output lsu_align_result_93_4 ;
output lsu_align_result_93_3 ;
output lsu_align_result_54_0 ;
output lsu_align_result_54_4 ;
input lsu_align_result_54_6 ;
input lsu_align_result_54_2 ;
input lsu_align_result_54_1 ;
output lsu_align_result_92_2 ;
input lsu_align_result_92_0 ;
input lsu_align_result_62_0 ;
output lsu_align_result_62_8 ;
output lsu_align_result_62_4 ;
output lsu_align_result_62_6 ;
input lsu_align_result_47_0 ;
output lsu_align_result_47_30 ;
output lsu_align_result_47_29 ;
output lsu_align_result_47_27 ;
output lsu_align_result_47_25 ;
output lsu_align_result_47_26 ;
output lsu_align_result_47_14 ;
output lsu_align_result_46_0 ;
input lsu_align_result_46_2 ;
input [3:2] lsu_align_result_61 ;
input [9:7] lsu_align_result_53 ;
input lsu_align_result_15_13 ;
output lsu_align_result_15_0 ;
output lsu_align_result_15_2 ;
output lsu_align_result_15_3 ;
output lsu_align_result_63_0 ;
output un1_next_exu_result_reg_int4_0 ;
output lsu_align_result_1_27 ;
output lsu_align_result_1_28 ;
input lsu_align_result_1_0 ;
input lsu_align_result_1_26 ;
input lsu_align_result_48_0 ;
output lsu_align_result_45_0 ;
input lsu_align_result_44_0 ;
input lsu_align_result_43_0 ;
output lsu_align_result_42_0 ;
input lsu_align_result_41_0 ;
input lsu_align_result_40_0 ;
output lsu_align_result_38_0 ;
input lsu_align_result_37_0 ;
input lsu_align_result_36_0 ;
output lsu_align_result_35_0 ;
output lsu_align_result_35_2 ;
input lsu_align_result_34_0 ;
input lsu_align_result_33_0 ;
input [31:0] exu_alu_operand0 ;
output lsu_align_result_57_0 ;
input lsu_align_result_52_0 ;
input [31:0] exu_alu_operand1 ;
input [2:1] exu_operand_pc ;
output [9:8] lsu_align_result_49 ;
input un152_exu_alu_result_0_data_tmp_0 ;
input [5:0] mul_div_cnt ;
output [31:0] exu_shifter_operand ;
input [31:0] exu_operand_gpr_rs1 ;
input [1:0] shifter_operand_sel_i ;
input [31:0] exu_operand_gpr_rs2 ;
input [31:0] exu_operand_immediate ;
output next_div_divisor_5_62 ;
output next_div_divisor_5_7 ;
output next_div_divisor_5_0 ;
output next_div_divisor_5_1 ;
output next_div_divisor_5_2 ;
output next_div_divisor_5_3 ;
output next_div_divisor_5_16 ;
output next_div_divisor_5_17 ;
output next_div_divisor_5_18 ;
output next_div_divisor_5_19 ;
output next_div_divisor_5_20 ;
output next_div_divisor_5_21 ;
output next_div_divisor_5_22 ;
output next_div_divisor_5_23 ;
output next_div_divisor_5_30 ;
output next_div_divisor_5_29 ;
output next_div_divisor_5_28 ;
output next_div_divisor_5_27 ;
output next_div_divisor_5_26 ;
output next_div_divisor_5_25 ;
output next_div_divisor_5_24 ;
output next_div_divisor_5_15 ;
output next_div_divisor_5_14 ;
output next_div_divisor_5_13 ;
output next_div_divisor_5_12 ;
output next_div_divisor_5_11 ;
output next_div_divisor_5_10 ;
output next_div_divisor_5_9 ;
output next_div_divisor_5_8 ;
output next_div_divisor_5_6 ;
output next_div_divisor_5_5 ;
output next_div_divisor_5_4 ;
output next_div_divisor_5_58 ;
output next_div_divisor_5_42 ;
input un1_exu_alu_operand0_1_v_RNIOT4V6G_S_0 ;
input div_divisor_7 ;
input div_divisor_0 ;
input div_divisor_1 ;
input div_divisor_2 ;
input div_divisor_3 ;
input div_divisor_16 ;
input div_divisor_17 ;
input div_divisor_18 ;
input div_divisor_19 ;
input div_divisor_20 ;
input div_divisor_21 ;
input div_divisor_22 ;
input div_divisor_23 ;
input div_divisor_30 ;
input div_divisor_29 ;
input div_divisor_28 ;
input div_divisor_27 ;
input div_divisor_26 ;
input div_divisor_25 ;
input div_divisor_24 ;
input div_divisor_15 ;
input div_divisor_14 ;
input div_divisor_13 ;
input div_divisor_12 ;
input div_divisor_11 ;
input div_divisor_10 ;
input div_divisor_9 ;
input div_divisor_8 ;
input div_divisor_6 ;
input div_divisor_5 ;
input div_divisor_4 ;
input div_divisor_58 ;
input div_divisor_42 ;
input un1_exu_alu_operand0_1_v_RNIS9F6S41_S_0 ;
output [4:0] exu_shifter_places ;
input [2:0] exu_result_mux_sel_i ;
input [4:0] alu_op_sel_i ;
input lsu_align_result_51_0 ;
input [2:0] shifter_unit_places_sel_i ;
input [1:0] shifter_unit_op_sel_i ;
input alu_operand0_mux_sel_i_0 ;
input [1:0] alu_operand1_mux_sel_i ;
input [31:1] un1_exu_alu_operand01 ;
input [31:1] un1_exu_alu_operand00 ;
input [31:0] quotient ;
input [31:0] dividend ;
input un1_exu_alu_operand0_1_v_RNI7R9I61_Y_0 ;
output exu_result_reg_valid_2_1z ;
output next_res_pos_neg_3_1z ;
input acu_result_valid ;
output lsu_align_result_valid_1z ;
output N_1671_1 ;
output un1_next_div_divisor39_1_i ;
output un1_next_dividend_0_sqmuxa_1z ;
output un1_next_div_divisor39_1_1z ;
input un1_dividend_cry_62 ;
output mul_div_cnte ;
output N_1639 ;
input lsu_align_result_35_3 ;
output next_div_divisor39_1z ;
output next_dividend_0_sqmuxa_1z ;
output N_1396 ;
input un120_exu_alu_result_i ;
output un5_div_result ;
input un128_exu_alu_result_i ;
output lsu_align_result_78_2_1z ;
output un11_start_div ;
input debug_mode ;
output N_493 ;
output N_497 ;
output N_510 ;
output N_511 ;
output N_491 ;
output N_492 ;
output N_494 ;
output N_495 ;
output N_496 ;
output N_498 ;
output N_499 ;
output N_500 ;
output N_501 ;
output N_502 ;
output N_503 ;
output N_504 ;
output N_505 ;
output N_506 ;
output N_507 ;
output N_508 ;
output N_509 ;
output N_512 ;
output N_513 ;
output N_514 ;
output N_515 ;
output N_516 ;
output N_517 ;
output N_518 ;
output N_519 ;
output N_488 ;
output un15_next_quotient_1_1z ;
output un15_next_quotient_2_1z ;
output un22_next_quotient_2_1z ;
output un29_next_quotient_2_1z ;
output un16_next_quotient_1_1z ;
output lsu_align_result_94_1z ;
output lsu_align_result_78_1z ;
output un41_next_quotient_2_1z ;
output un16_next_quotient_2_1z ;
output un17_next_quotient_1_1z ;
output un18_next_quotient_2_1z ;
output un20_next_quotient_1_1z ;
output un21_next_quotient_1_1z ;
output un21_next_quotient_2_1z ;
output next_exu_result_reg_int4_1z ;
input exu_op_abort ;
input update_result_reg ;
input div_ack ;
output un28_next_quotient_2_1z ;
output lsu_align_result_88_1z ;
input resetn ;
output exu_result_valid ;
input exu_operand_gpr_rs1_valid ;
input exu_operand_immediate_valid ;
input exu_operand_gpr_rs2_valid ;
input un1_exu_alu_operand0_1_cry_0_0_Y ;
input res_pos_neg ;
input un21_next_div_divisor_cry_30 ;
input clk ;
output next_quotient_0_sqmuxa_i ;
output next_quotient_0_sqmuxa_1z ;
input lsu_align_result_3_1z ;
wire lsu_align_result_32_0_d0 ;
wire lsu_align_result_7_6 ;
wire lsu_align_result_7_14 ;
wire lsu_align_result_7_0 ;
wire lsu_align_result_7_4 ;
wire lsu_align_result_7_5 ;
wire lsu_align_result_7_3 ;
wire lsu_align_result_7_11 ;
wire lsu_align_result_7_20 ;
wire exu_alu_result_0 ;
wire lsu_align_result_32_0_13 ;
wire lsu_align_result_32_0_0 ;
wire lsu_align_result_32_0_1 ;
wire lsu_align_result_32_0_3 ;
wire lsu_align_result_32_0_4 ;
wire lsu_align_result_32_0_2 ;
wire lsu_align_result_32_0_5 ;
wire lsu_align_result_32_0_10 ;
wire lsu_align_result_3_0 ;
wire lsu_align_result_3_1 ;
wire lsu_align_result_3_23 ;
wire lsu_align_result_93_0 ;
wire lsu_align_result_93_4 ;
wire lsu_align_result_93_3 ;
wire lsu_align_result_54_0 ;
wire lsu_align_result_54_4 ;
wire lsu_align_result_54_6 ;
wire lsu_align_result_54_2 ;
wire lsu_align_result_54_1 ;
wire lsu_align_result_92_2 ;
wire lsu_align_result_92_0 ;
wire lsu_align_result_62_0 ;
wire lsu_align_result_62_8 ;
wire lsu_align_result_62_4 ;
wire lsu_align_result_62_6 ;
wire lsu_align_result_47_0 ;
wire lsu_align_result_47_30 ;
wire lsu_align_result_47_29 ;
wire lsu_align_result_47_27 ;
wire lsu_align_result_47_25 ;
wire lsu_align_result_47_26 ;
wire lsu_align_result_47_14 ;
wire lsu_align_result_46_0 ;
wire lsu_align_result_46_2 ;
wire lsu_align_result_15_13 ;
wire lsu_align_result_15_0 ;
wire lsu_align_result_15_2 ;
wire lsu_align_result_15_3 ;
wire lsu_align_result_63_0 ;
wire un1_next_exu_result_reg_int4_0 ;
wire lsu_align_result_1_27 ;
wire lsu_align_result_1_28 ;
wire lsu_align_result_1_0 ;
wire lsu_align_result_1_26 ;
wire lsu_align_result_48_0 ;
wire lsu_align_result_45_0 ;
wire lsu_align_result_44_0 ;
wire lsu_align_result_43_0 ;
wire lsu_align_result_42_0 ;
wire lsu_align_result_41_0 ;
wire lsu_align_result_40_0 ;
wire lsu_align_result_38_0 ;
wire lsu_align_result_37_0 ;
wire lsu_align_result_36_0 ;
wire lsu_align_result_35_0 ;
wire lsu_align_result_35_2 ;
wire lsu_align_result_34_0 ;
wire lsu_align_result_33_0 ;
wire lsu_align_result_57_0 ;
wire lsu_align_result_52_0 ;
wire un152_exu_alu_result_0_data_tmp_0 ;
wire next_div_divisor_5_62 ;
wire next_div_divisor_5_7 ;
wire next_div_divisor_5_0 ;
wire next_div_divisor_5_1 ;
wire next_div_divisor_5_2 ;
wire next_div_divisor_5_3 ;
wire next_div_divisor_5_16 ;
wire next_div_divisor_5_17 ;
wire next_div_divisor_5_18 ;
wire next_div_divisor_5_19 ;
wire next_div_divisor_5_20 ;
wire next_div_divisor_5_21 ;
wire next_div_divisor_5_22 ;
wire next_div_divisor_5_23 ;
wire next_div_divisor_5_30 ;
wire next_div_divisor_5_29 ;
wire next_div_divisor_5_28 ;
wire next_div_divisor_5_27 ;
wire next_div_divisor_5_26 ;
wire next_div_divisor_5_25 ;
wire next_div_divisor_5_24 ;
wire next_div_divisor_5_15 ;
wire next_div_divisor_5_14 ;
wire next_div_divisor_5_13 ;
wire next_div_divisor_5_12 ;
wire next_div_divisor_5_11 ;
wire next_div_divisor_5_10 ;
wire next_div_divisor_5_9 ;
wire next_div_divisor_5_8 ;
wire next_div_divisor_5_6 ;
wire next_div_divisor_5_5 ;
wire next_div_divisor_5_4 ;
wire next_div_divisor_5_58 ;
wire next_div_divisor_5_42 ;
wire un1_exu_alu_operand0_1_v_RNIOT4V6G_S_0 ;
wire div_divisor_7 ;
wire div_divisor_0 ;
wire div_divisor_1 ;
wire div_divisor_2 ;
wire div_divisor_3 ;
wire div_divisor_16 ;
wire div_divisor_17 ;
wire div_divisor_18 ;
wire div_divisor_19 ;
wire div_divisor_20 ;
wire div_divisor_21 ;
wire div_divisor_22 ;
wire div_divisor_23 ;
wire div_divisor_30 ;
wire div_divisor_29 ;
wire div_divisor_28 ;
wire div_divisor_27 ;
wire div_divisor_26 ;
wire div_divisor_25 ;
wire div_divisor_24 ;
wire div_divisor_15 ;
wire div_divisor_14 ;
wire div_divisor_13 ;
wire div_divisor_12 ;
wire div_divisor_11 ;
wire div_divisor_10 ;
wire div_divisor_9 ;
wire div_divisor_8 ;
wire div_divisor_6 ;
wire div_divisor_5 ;
wire div_divisor_4 ;
wire div_divisor_58 ;
wire div_divisor_42 ;
wire un1_exu_alu_operand0_1_v_RNIS9F6S41_S_0 ;
wire lsu_align_result_51_0 ;
wire alu_operand0_mux_sel_i_0 ;
wire un1_exu_alu_operand0_1_v_RNI7R9I61_Y_0 ;
wire exu_result_reg_valid_2_1z ;
wire next_res_pos_neg_3_1z ;
wire acu_result_valid ;
wire lsu_align_result_valid_1z ;
wire N_1671_1 ;
wire un1_next_div_divisor39_1_i ;
wire un1_next_dividend_0_sqmuxa_1z ;
wire un1_next_div_divisor39_1_1z ;
wire un1_dividend_cry_62 ;
wire mul_div_cnte ;
wire N_1639 ;
wire lsu_align_result_35_3 ;
wire next_div_divisor39_1z ;
wire next_dividend_0_sqmuxa_1z ;
wire N_1396 ;
wire un120_exu_alu_result_i ;
wire un5_div_result ;
wire un128_exu_alu_result_i ;
wire lsu_align_result_78_2_1z ;
wire un11_start_div ;
wire debug_mode ;
wire N_493 ;
wire N_497 ;
wire N_510 ;
wire N_511 ;
wire N_491 ;
wire N_492 ;
wire N_494 ;
wire N_495 ;
wire N_496 ;
wire N_498 ;
wire N_499 ;
wire N_500 ;
wire N_501 ;
wire N_502 ;
wire N_503 ;
wire N_504 ;
wire N_505 ;
wire N_506 ;
wire N_507 ;
wire N_508 ;
wire N_509 ;
wire N_512 ;
wire N_513 ;
wire N_514 ;
wire N_515 ;
wire N_516 ;
wire N_517 ;
wire N_518 ;
wire N_519 ;
wire N_488 ;
wire un15_next_quotient_1_1z ;
wire un15_next_quotient_2_1z ;
wire un22_next_quotient_2_1z ;
wire un29_next_quotient_2_1z ;
wire un16_next_quotient_1_1z ;
wire lsu_align_result_94_1z ;
wire lsu_align_result_78_1z ;
wire un41_next_quotient_2_1z ;
wire un16_next_quotient_2_1z ;
wire un17_next_quotient_1_1z ;
wire un18_next_quotient_2_1z ;
wire un20_next_quotient_1_1z ;
wire un21_next_quotient_1_1z ;
wire un21_next_quotient_2_1z ;
wire next_exu_result_reg_int4_1z ;
wire exu_op_abort ;
wire update_result_reg ;
wire div_ack ;
wire un28_next_quotient_2_1z ;
wire lsu_align_result_88_1z ;
wire resetn ;
wire exu_result_valid ;
wire exu_operand_gpr_rs1_valid ;
wire exu_operand_immediate_valid ;
wire exu_operand_gpr_rs2_valid ;
wire un1_exu_alu_operand0_1_cry_0_0_Y ;
wire res_pos_neg ;
wire un21_next_div_divisor_cry_30 ;
wire clk ;
wire next_quotient_0_sqmuxa_i ;
wire next_quotient_0_sqmuxa_1z ;
wire lsu_align_result_3_1z ;
wire [62:62] next_div_divisor_5_RNO_FCO;
wire [62:62] next_div_divisor_5_RNO_S;
wire [62:62] next_div_divisor_5_RNO_Y;
wire [31:31] exu_alu_result_26_3_1_0_wmux_RNO_FCO;
wire [31:31] exu_alu_result_26_3_1_0_wmux_RNO_S;
wire [31:31] exu_alu_result_26_3_1_0_wmux_RNO_Y;
wire [31:31] exu_alu_result_26_3_1_wmux_0_RNO_FCO;
wire [31:31] exu_alu_result_26_3_1_wmux_0_RNO_S;
wire [31:31] exu_alu_result_26_3_1_wmux_0_RNO_Y;
wire [31:1] exu_alu_result_7_1_0_0_co1;
wire [31:1] exu_alu_result_7_1_0_wmux_0_S;
wire [31:1] exu_alu_result_7_1_0_wmux_0_Y;
wire [31:0] exu_alu_result_10_Z;
wire [31:1] exu_alu_result_7_1_0_0_y0;
wire [31:1] exu_alu_result_7_1_0_0_co0;
wire [31:1] exu_alu_result_7_1_0_0_wmux_S;
wire [63:0] exu_alu_result_sel;
wire [31:1] exu_alu_result_7_1_1_co1;
wire [31:1] exu_alu_result_7_1_1_wmux_0_S;
wire [31:1] exu_alu_result_7_1_1_wmux_0_Y;
wire [31:1] exu_alu_result_6_Z;
wire [31:1] exu_alu_result_26;
wire [31:1] exu_alu_result_7_1_1_y0;
wire [31:1] exu_alu_result_7_1_1_co0;
wire [31:1] exu_alu_result_7_1_1_wmux_S;
wire [31:1] exu_alu_result_8_Z;
wire [31:1] exu_alu_result_26_3_1_0_co1;
wire [31:1] exu_alu_result_26_3_1_wmux_0_S;
wire [31:1] exu_alu_result_26_3_1_0_y0;
wire [31:1] exu_alu_result_26_3_1_0_co0;
wire [31:1] exu_alu_result_26_3_1_0_wmux_S;
wire [18:0] exu_alu_result_5_1_0_co1;
wire [18:0] exu_alu_result_5_1_0_wmux_0_S;
wire [18:0] exu_alu_result_5_1_0_y0;
wire [18:0] exu_alu_result_5_1_0_co0;
wire [18:0] exu_alu_result_5_1_0_wmux_S;
wire [18:18] exu_alu_result_6_0_1_0_co1;
wire [18:18] exu_alu_result_6_0_1_wmux_0_S;
wire [18:18] exu_alu_result_6_0_1_0_y0;
wire [18:18] exu_alu_result_6_0_1_0_co0;
wire [18:18] exu_alu_result_6_0_1_0_wmux_S;
wire [1:1] lsu_align_result_95_1_0_co1;
wire [1:1] lsu_align_result_95_1_0_wmux_0_S;
wire [1:1] lsu_align_result_95_1_0_y0;
wire [1:1] lsu_align_result_95_1_0_co0;
wire [1:1] lsu_align_result_95_1_0_wmux_S;
wire [31:1] exu_alu_result_Z;
wire [13:13] lsu_align_result_96_1_Z;
wire [13:13] lsu_align_result_95_2_Z;
wire [13:13] lsu_align_result_95_2_0_Z;
wire [13:13] lsu_align_result_95_1_0_Z;
wire [13:13] lsu_align_result_95_1_Z;
wire [31:0] exu_result_2_Z;
wire [1:0] addr_shift_bits;
wire [3:3] exu_shifter_places_cnst;
wire [4:3] exu_shifter_places_i_1;
wire [32:32] in_reg0_3_Z;
wire [32:32] in_reg1_3_Z;
wire [1:1] lsu_align_result_32_0_Z;
wire [31:0] exu_result_1;
wire [47:0] CDOUT;
wire [47:0] P;
wire [47:0] WideMult_2_0_cas;
wire [47:17] P_0;
wire [47:0] WideMult_1_1_cas;
wire [47:17] P_1;
wire [47:0] WideMult_1_0_cas;
wire [47:30] P_2;
wire mul_finish ;
wire VCC ;
wire valid_result_0 ;
wire GND ;
wire exu_alu_result_26_1_0_cry_0_Z ;
wire exu_alu_result_26_1_0_cry_0_S ;
wire exu_alu_result_26_1_0_cry_0_Y ;
wire exu_alu_result_26_1_0_cry_1_Z ;
wire exu_alu_result_26_1_0_cry_1_S ;
wire exu_alu_result_26_1_0_cry_1_Y ;
wire exu_alu_result_26_1_0_cry_2_Z ;
wire exu_alu_result_26_1_0_cry_2_S ;
wire exu_alu_result_26_1_0_cry_2_Y ;
wire exu_alu_result_26_1_0_cry_3_Z ;
wire exu_alu_result_26_1_0_cry_3_S ;
wire exu_alu_result_26_1_0_cry_3_Y ;
wire exu_alu_result_26_1_0_cry_4_Z ;
wire exu_alu_result_26_1_0_cry_4_S ;
wire exu_alu_result_26_1_0_cry_4_Y ;
wire exu_alu_result_26_1_0_cry_5_Z ;
wire exu_alu_result_26_1_0_cry_5_S ;
wire exu_alu_result_26_1_0_cry_5_Y ;
wire exu_alu_result_26_1_0_cry_6_Z ;
wire exu_alu_result_26_1_0_cry_6_S ;
wire exu_alu_result_26_1_0_cry_6_Y ;
wire exu_alu_result_26_1_0_cry_7_Z ;
wire exu_alu_result_26_1_0_cry_7_S ;
wire exu_alu_result_26_1_0_cry_7_Y ;
wire exu_alu_result_26_1_0_cry_8_Z ;
wire exu_alu_result_26_1_0_cry_8_S ;
wire exu_alu_result_26_1_0_cry_8_Y ;
wire exu_alu_result_26_1_0_cry_9_Z ;
wire exu_alu_result_26_1_0_cry_9_S ;
wire exu_alu_result_26_1_0_cry_9_Y ;
wire exu_alu_result_26_1_0_cry_10_Z ;
wire exu_alu_result_26_1_0_cry_10_S ;
wire exu_alu_result_26_1_0_cry_10_Y ;
wire exu_alu_result_26_1_0_cry_11_Z ;
wire exu_alu_result_26_1_0_cry_11_S ;
wire exu_alu_result_26_1_0_cry_11_Y ;
wire exu_alu_result_26_1_0_cry_12_Z ;
wire exu_alu_result_26_1_0_cry_12_S ;
wire exu_alu_result_26_1_0_cry_12_Y ;
wire exu_alu_result_26_1_0_cry_13_Z ;
wire exu_alu_result_26_1_0_cry_13_S ;
wire exu_alu_result_26_1_0_cry_13_Y ;
wire exu_alu_result_26_1_0_cry_14_Z ;
wire exu_alu_result_26_1_0_cry_14_S ;
wire exu_alu_result_26_1_0_cry_14_Y ;
wire exu_alu_result_26_1_0_cry_15_Z ;
wire exu_alu_result_26_1_0_cry_15_S ;
wire exu_alu_result_26_1_0_cry_15_Y ;
wire exu_alu_result_26_1_0_cry_16_Z ;
wire exu_alu_result_26_1_0_cry_16_S ;
wire exu_alu_result_26_1_0_cry_16_Y ;
wire exu_alu_result_26_1_0_cry_17_Z ;
wire exu_alu_result_26_1_0_cry_17_S ;
wire exu_alu_result_26_1_0_cry_17_Y ;
wire exu_alu_result_26_1_0_cry_18_Z ;
wire exu_alu_result_26_1_0_cry_18_S ;
wire exu_alu_result_26_1_0_cry_18_Y ;
wire exu_alu_result_26_1_0_cry_19_Z ;
wire exu_alu_result_26_1_0_cry_19_S ;
wire exu_alu_result_26_1_0_cry_19_Y ;
wire exu_alu_result_26_1_0_cry_20_Z ;
wire exu_alu_result_26_1_0_cry_20_S ;
wire exu_alu_result_26_1_0_cry_20_Y ;
wire exu_alu_result_26_1_0_cry_21_Z ;
wire exu_alu_result_26_1_0_cry_21_S ;
wire exu_alu_result_26_1_0_cry_21_Y ;
wire exu_alu_result_26_1_0_cry_22_Z ;
wire exu_alu_result_26_1_0_cry_22_S ;
wire exu_alu_result_26_1_0_cry_22_Y ;
wire exu_alu_result_26_1_0_cry_23_Z ;
wire exu_alu_result_26_1_0_cry_23_S ;
wire exu_alu_result_26_1_0_cry_23_Y ;
wire exu_alu_result_26_1_0_cry_24_Z ;
wire exu_alu_result_26_1_0_cry_24_S ;
wire exu_alu_result_26_1_0_cry_24_Y ;
wire exu_alu_result_26_1_0_cry_25_Z ;
wire exu_alu_result_26_1_0_cry_25_S ;
wire exu_alu_result_26_1_0_cry_25_Y ;
wire exu_alu_result_26_1_0_cry_26_Z ;
wire exu_alu_result_26_1_0_cry_26_S ;
wire exu_alu_result_26_1_0_cry_26_Y ;
wire exu_alu_result_26_1_0_cry_27_Z ;
wire exu_alu_result_26_1_0_cry_27_S ;
wire exu_alu_result_26_1_0_cry_27_Y ;
wire exu_alu_result_26_1_0_cry_28_Z ;
wire exu_alu_result_26_1_0_cry_28_S ;
wire exu_alu_result_26_1_0_cry_28_Y ;
wire exu_alu_result_26_1_0_cry_29_Z ;
wire exu_alu_result_26_1_0_cry_29_S ;
wire exu_alu_result_26_1_0_cry_29_Y ;
wire exu_alu_result_26_1_0_cry_30_Z ;
wire exu_alu_result_26_1_0_cry_30_S ;
wire exu_alu_result_26_1_0_cry_30_Y ;
wire exu_alu_result_26_2_0_cry_0_Z ;
wire exu_alu_result_26_2_0_cry_0_S ;
wire exu_alu_result_26_2_0_cry_0_Y ;
wire exu_alu_result_26_2_0_cry_1_Z ;
wire exu_alu_result_26_2_0_cry_1_S ;
wire exu_alu_result_26_2_0_cry_1_Y ;
wire exu_alu_result_26_2_0_cry_2_Z ;
wire exu_alu_result_26_2_0_cry_2_S ;
wire exu_alu_result_26_2_0_cry_2_Y ;
wire exu_alu_result_26_2_0_cry_3_Z ;
wire exu_alu_result_26_2_0_cry_3_S ;
wire exu_alu_result_26_2_0_cry_3_Y ;
wire exu_alu_result_26_2_0_cry_4_Z ;
wire exu_alu_result_26_2_0_cry_4_S ;
wire exu_alu_result_26_2_0_cry_4_Y ;
wire exu_alu_result_26_2_0_cry_5_Z ;
wire exu_alu_result_26_2_0_cry_5_S ;
wire exu_alu_result_26_2_0_cry_5_Y ;
wire exu_alu_result_26_2_0_cry_6_Z ;
wire exu_alu_result_26_2_0_cry_6_S ;
wire exu_alu_result_26_2_0_cry_6_Y ;
wire exu_alu_result_26_2_0_cry_7_Z ;
wire exu_alu_result_26_2_0_cry_7_S ;
wire exu_alu_result_26_2_0_cry_7_Y ;
wire exu_alu_result_26_2_0_cry_8_Z ;
wire exu_alu_result_26_2_0_cry_8_S ;
wire exu_alu_result_26_2_0_cry_8_Y ;
wire exu_alu_result_26_2_0_cry_9_Z ;
wire exu_alu_result_26_2_0_cry_9_S ;
wire exu_alu_result_26_2_0_cry_9_Y ;
wire exu_alu_result_26_2_0_cry_10_Z ;
wire exu_alu_result_26_2_0_cry_10_S ;
wire exu_alu_result_26_2_0_cry_10_Y ;
wire exu_alu_result_26_2_0_cry_11_Z ;
wire exu_alu_result_26_2_0_cry_11_S ;
wire exu_alu_result_26_2_0_cry_11_Y ;
wire exu_alu_result_26_2_0_cry_12_Z ;
wire exu_alu_result_26_2_0_cry_12_S ;
wire exu_alu_result_26_2_0_cry_12_Y ;
wire exu_alu_result_26_2_0_cry_13_Z ;
wire exu_alu_result_26_2_0_cry_13_S ;
wire exu_alu_result_26_2_0_cry_13_Y ;
wire exu_alu_result_26_2_0_cry_14_Z ;
wire exu_alu_result_26_2_0_cry_14_S ;
wire exu_alu_result_26_2_0_cry_14_Y ;
wire exu_alu_result_26_2_0_cry_15_Z ;
wire exu_alu_result_26_2_0_cry_15_S ;
wire exu_alu_result_26_2_0_cry_15_Y ;
wire exu_alu_result_26_2_0_cry_16_Z ;
wire exu_alu_result_26_2_0_cry_16_S ;
wire exu_alu_result_26_2_0_cry_16_Y ;
wire exu_alu_result_26_2_0_cry_17_Z ;
wire exu_alu_result_26_2_0_cry_17_S ;
wire exu_alu_result_26_2_0_cry_17_Y ;
wire exu_alu_result_26_2_0_cry_18_Z ;
wire exu_alu_result_26_2_0_cry_18_S ;
wire exu_alu_result_26_2_0_cry_18_Y ;
wire exu_alu_result_26_2_0_cry_19_Z ;
wire exu_alu_result_26_2_0_cry_19_S ;
wire exu_alu_result_26_2_0_cry_19_Y ;
wire exu_alu_result_26_2_0_cry_20_Z ;
wire exu_alu_result_26_2_0_cry_20_S ;
wire exu_alu_result_26_2_0_cry_20_Y ;
wire exu_alu_result_26_2_0_cry_21_Z ;
wire exu_alu_result_26_2_0_cry_21_S ;
wire exu_alu_result_26_2_0_cry_21_Y ;
wire exu_alu_result_26_2_0_cry_22_Z ;
wire exu_alu_result_26_2_0_cry_22_S ;
wire exu_alu_result_26_2_0_cry_22_Y ;
wire exu_alu_result_26_2_0_cry_23_Z ;
wire exu_alu_result_26_2_0_cry_23_S ;
wire exu_alu_result_26_2_0_cry_23_Y ;
wire exu_alu_result_26_2_0_cry_24_Z ;
wire exu_alu_result_26_2_0_cry_24_S ;
wire exu_alu_result_26_2_0_cry_24_Y ;
wire exu_alu_result_26_2_0_cry_25_Z ;
wire exu_alu_result_26_2_0_cry_25_S ;
wire exu_alu_result_26_2_0_cry_25_Y ;
wire exu_alu_result_26_2_0_cry_26_Z ;
wire exu_alu_result_26_2_0_cry_26_S ;
wire exu_alu_result_26_2_0_cry_26_Y ;
wire exu_alu_result_26_2_0_cry_27_Z ;
wire exu_alu_result_26_2_0_cry_27_S ;
wire exu_alu_result_26_2_0_cry_27_Y ;
wire exu_alu_result_26_2_0_cry_28_Z ;
wire exu_alu_result_26_2_0_cry_28_S ;
wire exu_alu_result_26_2_0_cry_28_Y ;
wire exu_alu_result_26_2_0_cry_29_Z ;
wire exu_alu_result_26_2_0_cry_29_S ;
wire exu_alu_result_26_2_0_cry_29_Y ;
wire exu_alu_result_26_2_0_cry_30_Z ;
wire exu_alu_result_26_2_0_cry_30_S ;
wire exu_alu_result_26_2_0_cry_30_Y ;
wire exu_alu_result_sn_N_11 ;
wire exu_alu_result_sn_N_7 ;
wire un2_div_result ;
wire N_720 ;
wire N_39 ;
wire un1_exu_alu_operand0_axb_0_i ;
wire exu_alu_result_sn_N_6 ;
wire N_738 ;
wire N_770 ;
wire exu_alu_result_sn_N_10 ;
wire N_3201 ;
wire exu_alu_result_sn_N_16_mux ;
wire exu_alu_result_sn_N_13 ;
wire exu_alu_result_sn_N_12 ;
wire exu_alu_result_sn_m10_fast_Z ;
wire exu_alu_result_sn_m6_fast_Z ;
wire un1_exu_alu_result190_1_0 ;
wire start_mul_3 ;
wire div_finish_3 ;
wire exu_result_valid_m_0_1_1_0_Z ;
wire exu_result_valid_m_0_1_Z ;
wire exu_result_sn_N_6_mux ;
wire exu_result_validsel_3_N_2L1_Z ;
wire exu_result_validsel_3_Z ;
wire exu_result_valid_0_sn_N_6 ;
wire N_444 ;
wire un5_start_div ;
wire un1_exu_alu_result190_1_Z ;
wire m4_0_Z ;
wire exu_shifter_places_valid_2_1_Z ;
wire N_1072 ;
wire lsu_align_result_78_1_Z ;
wire N_1677 ;
wire N_1693 ;
wire N_3229_2 ;
wire N_3229 ;
wire un1_next_exu_result_reg_int4_228_2_Z ;
wire valid_result_0_0 ;
wire m21_1_Z ;
wire m45_0 ;
wire un10_in_reg0_1 ;
wire un11_start_mul_1 ;
wire exu_alu_operand0_valid ;
wire exu_shifter_places57_Z ;
wire exu_shifter_places58_Z ;
wire exu_result_sn_N_7_mux ;
wire exu_alu_operand1_valid ;
wire exu_shifter_operand_valid ;
wire exu_shifter_places_valid_1 ;
wire un1_next_exu_result_reg_int4_228_3_Z ;
wire un15_next_res_pos_neg_23_Z ;
wire un15_next_res_pos_neg_22_Z ;
wire un15_next_res_pos_neg_21_Z ;
wire un15_next_res_pos_neg_20_Z ;
wire un15_next_res_pos_neg_19_Z ;
wire un15_next_res_pos_neg_18_Z ;
wire un15_next_res_pos_neg_17_Z ;
wire N_416 ;
wire lsu_align_result_valid_0_Z ;
wire N_42 ;
wire N_40 ;
wire next_div_divisor39_1_Z ;
wire N_1225 ;
wire un15_next_res_pos_neg_29_Z ;
wire N_623_2 ;
wire N_623_1 ;
wire N_1383 ;
wire N_1511 ;
wire N_1607 ;
wire N_1767 ;
wire N_3109 ;
wire un15_next_res_pos_neg_16_Z ;
wire N_687 ;
wire N_43_2 ;
wire N_413_1 ;
wire exu_shifter_places_valid ;
wire N_43_1 ;
wire un15_next_res_pos_neg_28_Z ;
wire N_752 ;
wire N_413 ;
wire N_785 ;
wire N_3228_2 ;
wire un7_next_res_pos_neg_0_Z ;
wire N_3228_1 ;
wire N_1181_1 ;
wire N_1181 ;
wire OVFL_CARRYOUT ;
wire OVFL_CARRYOUT_0 ;
wire OVFL_CARRYOUT_1 ;
wire OVFL_CARRYOUT_2 ;
  CFG1 next_quotient_0_sqmuxa_RNIFV1B3 (
	.A(next_quotient_0_sqmuxa_1z),
	.Y(next_quotient_0_sqmuxa_i)
);
defparam next_quotient_0_sqmuxa_RNIFV1B3.INIT=2'h1;
// @31:11775
  SLE \gen_reg_macc.valid_result  (
	.Q(mul_finish),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(valid_result_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11423
  ARI1 \next_div_divisor_5_RNO[62]  (
	.FCO(next_div_divisor_5_RNO_FCO[62]),
	.S(next_div_divisor_5_RNO_S[62]),
	.Y(next_div_divisor_5_RNO_Y[62]),
	.B(exu_alu_operand1[31]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y_0),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_30)
);
defparam \next_div_divisor_5_RNO[62] .INIT=20'h46600;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_0 (
	.FCO(exu_alu_result_26_1_0_cry_0_Z),
	.S(exu_alu_result_26_1_0_cry_0_S),
	.Y(exu_alu_result_26_1_0_cry_0_Y),
	.B(dividend[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam exu_alu_result_26_1_0_cry_0.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_1 (
	.FCO(exu_alu_result_26_1_0_cry_1_Z),
	.S(exu_alu_result_26_1_0_cry_1_S),
	.Y(exu_alu_result_26_1_0_cry_1_Y),
	.B(dividend[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_0_Z)
);
defparam exu_alu_result_26_1_0_cry_1.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_2 (
	.FCO(exu_alu_result_26_1_0_cry_2_Z),
	.S(exu_alu_result_26_1_0_cry_2_S),
	.Y(exu_alu_result_26_1_0_cry_2_Y),
	.B(dividend[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_1_Z)
);
defparam exu_alu_result_26_1_0_cry_2.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_3 (
	.FCO(exu_alu_result_26_1_0_cry_3_Z),
	.S(exu_alu_result_26_1_0_cry_3_S),
	.Y(exu_alu_result_26_1_0_cry_3_Y),
	.B(dividend[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_2_Z)
);
defparam exu_alu_result_26_1_0_cry_3.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_4 (
	.FCO(exu_alu_result_26_1_0_cry_4_Z),
	.S(exu_alu_result_26_1_0_cry_4_S),
	.Y(exu_alu_result_26_1_0_cry_4_Y),
	.B(dividend[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_3_Z)
);
defparam exu_alu_result_26_1_0_cry_4.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_5 (
	.FCO(exu_alu_result_26_1_0_cry_5_Z),
	.S(exu_alu_result_26_1_0_cry_5_S),
	.Y(exu_alu_result_26_1_0_cry_5_Y),
	.B(dividend[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_4_Z)
);
defparam exu_alu_result_26_1_0_cry_5.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_6 (
	.FCO(exu_alu_result_26_1_0_cry_6_Z),
	.S(exu_alu_result_26_1_0_cry_6_S),
	.Y(exu_alu_result_26_1_0_cry_6_Y),
	.B(dividend[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_5_Z)
);
defparam exu_alu_result_26_1_0_cry_6.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_7 (
	.FCO(exu_alu_result_26_1_0_cry_7_Z),
	.S(exu_alu_result_26_1_0_cry_7_S),
	.Y(exu_alu_result_26_1_0_cry_7_Y),
	.B(dividend[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_6_Z)
);
defparam exu_alu_result_26_1_0_cry_7.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_8 (
	.FCO(exu_alu_result_26_1_0_cry_8_Z),
	.S(exu_alu_result_26_1_0_cry_8_S),
	.Y(exu_alu_result_26_1_0_cry_8_Y),
	.B(dividend[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_7_Z)
);
defparam exu_alu_result_26_1_0_cry_8.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_9 (
	.FCO(exu_alu_result_26_1_0_cry_9_Z),
	.S(exu_alu_result_26_1_0_cry_9_S),
	.Y(exu_alu_result_26_1_0_cry_9_Y),
	.B(dividend[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_8_Z)
);
defparam exu_alu_result_26_1_0_cry_9.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_10 (
	.FCO(exu_alu_result_26_1_0_cry_10_Z),
	.S(exu_alu_result_26_1_0_cry_10_S),
	.Y(exu_alu_result_26_1_0_cry_10_Y),
	.B(dividend[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_9_Z)
);
defparam exu_alu_result_26_1_0_cry_10.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_11 (
	.FCO(exu_alu_result_26_1_0_cry_11_Z),
	.S(exu_alu_result_26_1_0_cry_11_S),
	.Y(exu_alu_result_26_1_0_cry_11_Y),
	.B(dividend[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_10_Z)
);
defparam exu_alu_result_26_1_0_cry_11.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_12 (
	.FCO(exu_alu_result_26_1_0_cry_12_Z),
	.S(exu_alu_result_26_1_0_cry_12_S),
	.Y(exu_alu_result_26_1_0_cry_12_Y),
	.B(dividend[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_11_Z)
);
defparam exu_alu_result_26_1_0_cry_12.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_13 (
	.FCO(exu_alu_result_26_1_0_cry_13_Z),
	.S(exu_alu_result_26_1_0_cry_13_S),
	.Y(exu_alu_result_26_1_0_cry_13_Y),
	.B(dividend[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_12_Z)
);
defparam exu_alu_result_26_1_0_cry_13.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_14 (
	.FCO(exu_alu_result_26_1_0_cry_14_Z),
	.S(exu_alu_result_26_1_0_cry_14_S),
	.Y(exu_alu_result_26_1_0_cry_14_Y),
	.B(dividend[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_13_Z)
);
defparam exu_alu_result_26_1_0_cry_14.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_15 (
	.FCO(exu_alu_result_26_1_0_cry_15_Z),
	.S(exu_alu_result_26_1_0_cry_15_S),
	.Y(exu_alu_result_26_1_0_cry_15_Y),
	.B(dividend[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_14_Z)
);
defparam exu_alu_result_26_1_0_cry_15.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_16 (
	.FCO(exu_alu_result_26_1_0_cry_16_Z),
	.S(exu_alu_result_26_1_0_cry_16_S),
	.Y(exu_alu_result_26_1_0_cry_16_Y),
	.B(dividend[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_15_Z)
);
defparam exu_alu_result_26_1_0_cry_16.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_17 (
	.FCO(exu_alu_result_26_1_0_cry_17_Z),
	.S(exu_alu_result_26_1_0_cry_17_S),
	.Y(exu_alu_result_26_1_0_cry_17_Y),
	.B(dividend[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_16_Z)
);
defparam exu_alu_result_26_1_0_cry_17.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_18 (
	.FCO(exu_alu_result_26_1_0_cry_18_Z),
	.S(exu_alu_result_26_1_0_cry_18_S),
	.Y(exu_alu_result_26_1_0_cry_18_Y),
	.B(dividend[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_17_Z)
);
defparam exu_alu_result_26_1_0_cry_18.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_19 (
	.FCO(exu_alu_result_26_1_0_cry_19_Z),
	.S(exu_alu_result_26_1_0_cry_19_S),
	.Y(exu_alu_result_26_1_0_cry_19_Y),
	.B(dividend[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_18_Z)
);
defparam exu_alu_result_26_1_0_cry_19.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_20 (
	.FCO(exu_alu_result_26_1_0_cry_20_Z),
	.S(exu_alu_result_26_1_0_cry_20_S),
	.Y(exu_alu_result_26_1_0_cry_20_Y),
	.B(dividend[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_19_Z)
);
defparam exu_alu_result_26_1_0_cry_20.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_21 (
	.FCO(exu_alu_result_26_1_0_cry_21_Z),
	.S(exu_alu_result_26_1_0_cry_21_S),
	.Y(exu_alu_result_26_1_0_cry_21_Y),
	.B(dividend[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_20_Z)
);
defparam exu_alu_result_26_1_0_cry_21.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_22 (
	.FCO(exu_alu_result_26_1_0_cry_22_Z),
	.S(exu_alu_result_26_1_0_cry_22_S),
	.Y(exu_alu_result_26_1_0_cry_22_Y),
	.B(dividend[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_21_Z)
);
defparam exu_alu_result_26_1_0_cry_22.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_23 (
	.FCO(exu_alu_result_26_1_0_cry_23_Z),
	.S(exu_alu_result_26_1_0_cry_23_S),
	.Y(exu_alu_result_26_1_0_cry_23_Y),
	.B(dividend[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_22_Z)
);
defparam exu_alu_result_26_1_0_cry_23.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_24 (
	.FCO(exu_alu_result_26_1_0_cry_24_Z),
	.S(exu_alu_result_26_1_0_cry_24_S),
	.Y(exu_alu_result_26_1_0_cry_24_Y),
	.B(dividend[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_23_Z)
);
defparam exu_alu_result_26_1_0_cry_24.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_25 (
	.FCO(exu_alu_result_26_1_0_cry_25_Z),
	.S(exu_alu_result_26_1_0_cry_25_S),
	.Y(exu_alu_result_26_1_0_cry_25_Y),
	.B(dividend[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_24_Z)
);
defparam exu_alu_result_26_1_0_cry_25.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_26 (
	.FCO(exu_alu_result_26_1_0_cry_26_Z),
	.S(exu_alu_result_26_1_0_cry_26_S),
	.Y(exu_alu_result_26_1_0_cry_26_Y),
	.B(dividend[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_25_Z)
);
defparam exu_alu_result_26_1_0_cry_26.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_27 (
	.FCO(exu_alu_result_26_1_0_cry_27_Z),
	.S(exu_alu_result_26_1_0_cry_27_S),
	.Y(exu_alu_result_26_1_0_cry_27_Y),
	.B(dividend[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_26_Z)
);
defparam exu_alu_result_26_1_0_cry_27.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_28 (
	.FCO(exu_alu_result_26_1_0_cry_28_Z),
	.S(exu_alu_result_26_1_0_cry_28_S),
	.Y(exu_alu_result_26_1_0_cry_28_Y),
	.B(dividend[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_27_Z)
);
defparam exu_alu_result_26_1_0_cry_28.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_29 (
	.FCO(exu_alu_result_26_1_0_cry_29_Z),
	.S(exu_alu_result_26_1_0_cry_29_S),
	.Y(exu_alu_result_26_1_0_cry_29_Y),
	.B(dividend[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_28_Z)
);
defparam exu_alu_result_26_1_0_cry_29.INIT=20'h45500;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux_RNO[31]  (
	.FCO(exu_alu_result_26_3_1_0_wmux_RNO_FCO[31]),
	.S(exu_alu_result_26_3_1_0_wmux_RNO_S[31]),
	.Y(exu_alu_result_26_3_1_0_wmux_RNO_Y[31]),
	.B(dividend[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_30_Z)
);
defparam \exu_alu_result_26_3_1_0_wmux_RNO[31] .INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_1_0_cry_30 (
	.FCO(exu_alu_result_26_1_0_cry_30_Z),
	.S(exu_alu_result_26_1_0_cry_30_S),
	.Y(exu_alu_result_26_1_0_cry_30_Y),
	.B(dividend[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_1_0_cry_29_Z)
);
defparam exu_alu_result_26_1_0_cry_30.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_0 (
	.FCO(exu_alu_result_26_2_0_cry_0_Z),
	.S(exu_alu_result_26_2_0_cry_0_S),
	.Y(exu_alu_result_26_2_0_cry_0_Y),
	.B(quotient[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam exu_alu_result_26_2_0_cry_0.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_1 (
	.FCO(exu_alu_result_26_2_0_cry_1_Z),
	.S(exu_alu_result_26_2_0_cry_1_S),
	.Y(exu_alu_result_26_2_0_cry_1_Y),
	.B(quotient[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_0_Z)
);
defparam exu_alu_result_26_2_0_cry_1.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_2 (
	.FCO(exu_alu_result_26_2_0_cry_2_Z),
	.S(exu_alu_result_26_2_0_cry_2_S),
	.Y(exu_alu_result_26_2_0_cry_2_Y),
	.B(quotient[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_1_Z)
);
defparam exu_alu_result_26_2_0_cry_2.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_3 (
	.FCO(exu_alu_result_26_2_0_cry_3_Z),
	.S(exu_alu_result_26_2_0_cry_3_S),
	.Y(exu_alu_result_26_2_0_cry_3_Y),
	.B(quotient[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_2_Z)
);
defparam exu_alu_result_26_2_0_cry_3.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_4 (
	.FCO(exu_alu_result_26_2_0_cry_4_Z),
	.S(exu_alu_result_26_2_0_cry_4_S),
	.Y(exu_alu_result_26_2_0_cry_4_Y),
	.B(quotient[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_3_Z)
);
defparam exu_alu_result_26_2_0_cry_4.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_5 (
	.FCO(exu_alu_result_26_2_0_cry_5_Z),
	.S(exu_alu_result_26_2_0_cry_5_S),
	.Y(exu_alu_result_26_2_0_cry_5_Y),
	.B(quotient[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_4_Z)
);
defparam exu_alu_result_26_2_0_cry_5.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_6 (
	.FCO(exu_alu_result_26_2_0_cry_6_Z),
	.S(exu_alu_result_26_2_0_cry_6_S),
	.Y(exu_alu_result_26_2_0_cry_6_Y),
	.B(quotient[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_5_Z)
);
defparam exu_alu_result_26_2_0_cry_6.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_7 (
	.FCO(exu_alu_result_26_2_0_cry_7_Z),
	.S(exu_alu_result_26_2_0_cry_7_S),
	.Y(exu_alu_result_26_2_0_cry_7_Y),
	.B(quotient[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_6_Z)
);
defparam exu_alu_result_26_2_0_cry_7.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_8 (
	.FCO(exu_alu_result_26_2_0_cry_8_Z),
	.S(exu_alu_result_26_2_0_cry_8_S),
	.Y(exu_alu_result_26_2_0_cry_8_Y),
	.B(quotient[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_7_Z)
);
defparam exu_alu_result_26_2_0_cry_8.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_9 (
	.FCO(exu_alu_result_26_2_0_cry_9_Z),
	.S(exu_alu_result_26_2_0_cry_9_S),
	.Y(exu_alu_result_26_2_0_cry_9_Y),
	.B(quotient[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_8_Z)
);
defparam exu_alu_result_26_2_0_cry_9.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_10 (
	.FCO(exu_alu_result_26_2_0_cry_10_Z),
	.S(exu_alu_result_26_2_0_cry_10_S),
	.Y(exu_alu_result_26_2_0_cry_10_Y),
	.B(quotient[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_9_Z)
);
defparam exu_alu_result_26_2_0_cry_10.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_11 (
	.FCO(exu_alu_result_26_2_0_cry_11_Z),
	.S(exu_alu_result_26_2_0_cry_11_S),
	.Y(exu_alu_result_26_2_0_cry_11_Y),
	.B(quotient[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_10_Z)
);
defparam exu_alu_result_26_2_0_cry_11.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_12 (
	.FCO(exu_alu_result_26_2_0_cry_12_Z),
	.S(exu_alu_result_26_2_0_cry_12_S),
	.Y(exu_alu_result_26_2_0_cry_12_Y),
	.B(quotient[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_11_Z)
);
defparam exu_alu_result_26_2_0_cry_12.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_13 (
	.FCO(exu_alu_result_26_2_0_cry_13_Z),
	.S(exu_alu_result_26_2_0_cry_13_S),
	.Y(exu_alu_result_26_2_0_cry_13_Y),
	.B(quotient[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_12_Z)
);
defparam exu_alu_result_26_2_0_cry_13.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_14 (
	.FCO(exu_alu_result_26_2_0_cry_14_Z),
	.S(exu_alu_result_26_2_0_cry_14_S),
	.Y(exu_alu_result_26_2_0_cry_14_Y),
	.B(quotient[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_13_Z)
);
defparam exu_alu_result_26_2_0_cry_14.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_15 (
	.FCO(exu_alu_result_26_2_0_cry_15_Z),
	.S(exu_alu_result_26_2_0_cry_15_S),
	.Y(exu_alu_result_26_2_0_cry_15_Y),
	.B(quotient[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_14_Z)
);
defparam exu_alu_result_26_2_0_cry_15.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_16 (
	.FCO(exu_alu_result_26_2_0_cry_16_Z),
	.S(exu_alu_result_26_2_0_cry_16_S),
	.Y(exu_alu_result_26_2_0_cry_16_Y),
	.B(quotient[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_15_Z)
);
defparam exu_alu_result_26_2_0_cry_16.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_17 (
	.FCO(exu_alu_result_26_2_0_cry_17_Z),
	.S(exu_alu_result_26_2_0_cry_17_S),
	.Y(exu_alu_result_26_2_0_cry_17_Y),
	.B(quotient[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_16_Z)
);
defparam exu_alu_result_26_2_0_cry_17.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_18 (
	.FCO(exu_alu_result_26_2_0_cry_18_Z),
	.S(exu_alu_result_26_2_0_cry_18_S),
	.Y(exu_alu_result_26_2_0_cry_18_Y),
	.B(quotient[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_17_Z)
);
defparam exu_alu_result_26_2_0_cry_18.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_19 (
	.FCO(exu_alu_result_26_2_0_cry_19_Z),
	.S(exu_alu_result_26_2_0_cry_19_S),
	.Y(exu_alu_result_26_2_0_cry_19_Y),
	.B(quotient[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_18_Z)
);
defparam exu_alu_result_26_2_0_cry_19.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_20 (
	.FCO(exu_alu_result_26_2_0_cry_20_Z),
	.S(exu_alu_result_26_2_0_cry_20_S),
	.Y(exu_alu_result_26_2_0_cry_20_Y),
	.B(quotient[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_19_Z)
);
defparam exu_alu_result_26_2_0_cry_20.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_21 (
	.FCO(exu_alu_result_26_2_0_cry_21_Z),
	.S(exu_alu_result_26_2_0_cry_21_S),
	.Y(exu_alu_result_26_2_0_cry_21_Y),
	.B(quotient[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_20_Z)
);
defparam exu_alu_result_26_2_0_cry_21.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_22 (
	.FCO(exu_alu_result_26_2_0_cry_22_Z),
	.S(exu_alu_result_26_2_0_cry_22_S),
	.Y(exu_alu_result_26_2_0_cry_22_Y),
	.B(quotient[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_21_Z)
);
defparam exu_alu_result_26_2_0_cry_22.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_23 (
	.FCO(exu_alu_result_26_2_0_cry_23_Z),
	.S(exu_alu_result_26_2_0_cry_23_S),
	.Y(exu_alu_result_26_2_0_cry_23_Y),
	.B(quotient[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_22_Z)
);
defparam exu_alu_result_26_2_0_cry_23.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_24 (
	.FCO(exu_alu_result_26_2_0_cry_24_Z),
	.S(exu_alu_result_26_2_0_cry_24_S),
	.Y(exu_alu_result_26_2_0_cry_24_Y),
	.B(quotient[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_23_Z)
);
defparam exu_alu_result_26_2_0_cry_24.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_25 (
	.FCO(exu_alu_result_26_2_0_cry_25_Z),
	.S(exu_alu_result_26_2_0_cry_25_S),
	.Y(exu_alu_result_26_2_0_cry_25_Y),
	.B(quotient[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_24_Z)
);
defparam exu_alu_result_26_2_0_cry_25.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_26 (
	.FCO(exu_alu_result_26_2_0_cry_26_Z),
	.S(exu_alu_result_26_2_0_cry_26_S),
	.Y(exu_alu_result_26_2_0_cry_26_Y),
	.B(quotient[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_25_Z)
);
defparam exu_alu_result_26_2_0_cry_26.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_27 (
	.FCO(exu_alu_result_26_2_0_cry_27_Z),
	.S(exu_alu_result_26_2_0_cry_27_S),
	.Y(exu_alu_result_26_2_0_cry_27_Y),
	.B(quotient[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_26_Z)
);
defparam exu_alu_result_26_2_0_cry_27.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_28 (
	.FCO(exu_alu_result_26_2_0_cry_28_Z),
	.S(exu_alu_result_26_2_0_cry_28_S),
	.Y(exu_alu_result_26_2_0_cry_28_Y),
	.B(quotient[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_27_Z)
);
defparam exu_alu_result_26_2_0_cry_28.INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_29 (
	.FCO(exu_alu_result_26_2_0_cry_29_Z),
	.S(exu_alu_result_26_2_0_cry_29_S),
	.Y(exu_alu_result_26_2_0_cry_29_Y),
	.B(quotient[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_28_Z)
);
defparam exu_alu_result_26_2_0_cry_29.INIT=20'h45500;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0_RNO[31]  (
	.FCO(exu_alu_result_26_3_1_wmux_0_RNO_FCO[31]),
	.S(exu_alu_result_26_3_1_wmux_0_RNO_S[31]),
	.Y(exu_alu_result_26_3_1_wmux_0_RNO_Y[31]),
	.B(quotient[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_30_Z)
);
defparam \exu_alu_result_26_3_1_wmux_0_RNO[31] .INIT=20'h45500;
// @31:10867
  ARI1 exu_alu_result_26_2_0_cry_30 (
	.FCO(exu_alu_result_26_2_0_cry_30_Z),
	.S(exu_alu_result_26_2_0_cry_30_S),
	.Y(exu_alu_result_26_2_0_cry_30_Y),
	.B(quotient[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(exu_alu_result_26_2_0_cry_29_Z)
);
defparam exu_alu_result_26_2_0_cry_30.INIT=20'h45500;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[13]  (
	.FCO(exu_alu_result_7_1_0_0_co1[13]),
	.S(exu_alu_result_7_1_0_wmux_0_S[13]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[13]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[13]),
	.D(exu_alu_result_10_Z[13]),
	.A(exu_alu_result_7_1_0_0_y0[13]),
	.FCI(exu_alu_result_7_1_0_0_co0[13])
);
defparam \exu_alu_result_7_1_0_wmux_0[13] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[13]  (
	.FCO(exu_alu_result_7_1_0_0_co0[13]),
	.S(exu_alu_result_7_1_0_0_wmux_S[13]),
	.Y(exu_alu_result_7_1_0_0_y0[13]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[13]),
	.D(exu_alu_result_sel[13]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[13] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[13]  (
	.FCO(exu_alu_result_7_1_1_co1[13]),
	.S(exu_alu_result_7_1_1_wmux_0_S[13]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[13]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[13]),
	.D(exu_alu_result_26[13]),
	.A(exu_alu_result_7_1_1_y0[13]),
	.FCI(exu_alu_result_7_1_1_co0[13])
);
defparam \exu_alu_result_7_1_1_wmux_0[13] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[13]  (
	.FCO(exu_alu_result_7_1_1_co0[13]),
	.S(exu_alu_result_7_1_1_wmux_S[13]),
	.Y(exu_alu_result_7_1_1_y0[13]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[13]),
	.D(exu_alu_result_sel[45]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[13] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[5]  (
	.FCO(exu_alu_result_7_1_0_0_co1[5]),
	.S(exu_alu_result_7_1_0_wmux_0_S[5]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[5]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[5]),
	.D(exu_alu_result_10_Z[5]),
	.A(exu_alu_result_7_1_0_0_y0[5]),
	.FCI(exu_alu_result_7_1_0_0_co0[5])
);
defparam \exu_alu_result_7_1_0_wmux_0[5] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[5]  (
	.FCO(exu_alu_result_7_1_0_0_co0[5]),
	.S(exu_alu_result_7_1_0_0_wmux_S[5]),
	.Y(exu_alu_result_7_1_0_0_y0[5]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[5]),
	.D(exu_alu_result_sel[5]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[5] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[5]  (
	.FCO(exu_alu_result_7_1_1_co1[5]),
	.S(exu_alu_result_7_1_1_wmux_0_S[5]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[5]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[5]),
	.D(exu_alu_result_26[5]),
	.A(exu_alu_result_7_1_1_y0[5]),
	.FCI(exu_alu_result_7_1_1_co0[5])
);
defparam \exu_alu_result_7_1_1_wmux_0[5] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[5]  (
	.FCO(exu_alu_result_7_1_1_co0[5]),
	.S(exu_alu_result_7_1_1_wmux_S[5]),
	.Y(exu_alu_result_7_1_1_y0[5]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[5]),
	.D(exu_alu_result_sel[37]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[5] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[14]  (
	.FCO(exu_alu_result_7_1_0_0_co1[14]),
	.S(exu_alu_result_7_1_0_wmux_0_S[14]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[14]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[14]),
	.D(exu_alu_result_10_Z[14]),
	.A(exu_alu_result_7_1_0_0_y0[14]),
	.FCI(exu_alu_result_7_1_0_0_co0[14])
);
defparam \exu_alu_result_7_1_0_wmux_0[14] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[14]  (
	.FCO(exu_alu_result_7_1_0_0_co0[14]),
	.S(exu_alu_result_7_1_0_0_wmux_S[14]),
	.Y(exu_alu_result_7_1_0_0_y0[14]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[14]),
	.D(exu_alu_result_sel[14]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[14] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[14]  (
	.FCO(exu_alu_result_7_1_1_co1[14]),
	.S(exu_alu_result_7_1_1_wmux_0_S[14]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[14]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[14]),
	.D(exu_alu_result_26[14]),
	.A(exu_alu_result_7_1_1_y0[14]),
	.FCI(exu_alu_result_7_1_1_co0[14])
);
defparam \exu_alu_result_7_1_1_wmux_0[14] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[14]  (
	.FCO(exu_alu_result_7_1_1_co0[14]),
	.S(exu_alu_result_7_1_1_wmux_S[14]),
	.Y(exu_alu_result_7_1_1_y0[14]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[14]),
	.D(exu_alu_result_sel[46]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[14] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[28]  (
	.FCO(exu_alu_result_7_1_0_0_co1[28]),
	.S(exu_alu_result_7_1_0_wmux_0_S[28]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[28]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[28]),
	.D(exu_alu_result_10_Z[28]),
	.A(exu_alu_result_7_1_0_0_y0[28]),
	.FCI(exu_alu_result_7_1_0_0_co0[28])
);
defparam \exu_alu_result_7_1_0_wmux_0[28] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[28]  (
	.FCO(exu_alu_result_7_1_0_0_co0[28]),
	.S(exu_alu_result_7_1_0_0_wmux_S[28]),
	.Y(exu_alu_result_7_1_0_0_y0[28]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[28]),
	.D(exu_alu_result_sel[28]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[28] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[28]  (
	.FCO(exu_alu_result_7_1_1_co1[28]),
	.S(exu_alu_result_7_1_1_wmux_0_S[28]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[28]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[28]),
	.D(exu_alu_result_26[28]),
	.A(exu_alu_result_7_1_1_y0[28]),
	.FCI(exu_alu_result_7_1_1_co0[28])
);
defparam \exu_alu_result_7_1_1_wmux_0[28] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[28]  (
	.FCO(exu_alu_result_7_1_1_co0[28]),
	.S(exu_alu_result_7_1_1_wmux_S[28]),
	.Y(exu_alu_result_7_1_1_y0[28]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[28]),
	.D(exu_alu_result_sel[60]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[28] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[21]  (
	.FCO(exu_alu_result_7_1_0_0_co1[21]),
	.S(exu_alu_result_7_1_0_wmux_0_S[21]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[21]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[21]),
	.D(exu_alu_result_10_Z[21]),
	.A(exu_alu_result_7_1_0_0_y0[21]),
	.FCI(exu_alu_result_7_1_0_0_co0[21])
);
defparam \exu_alu_result_7_1_0_wmux_0[21] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[21]  (
	.FCO(exu_alu_result_7_1_0_0_co0[21]),
	.S(exu_alu_result_7_1_0_0_wmux_S[21]),
	.Y(exu_alu_result_7_1_0_0_y0[21]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[21]),
	.D(exu_alu_result_sel[21]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[21] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[21]  (
	.FCO(exu_alu_result_7_1_1_co1[21]),
	.S(exu_alu_result_7_1_1_wmux_0_S[21]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[21]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[21]),
	.D(exu_alu_result_26[21]),
	.A(exu_alu_result_7_1_1_y0[21]),
	.FCI(exu_alu_result_7_1_1_co0[21])
);
defparam \exu_alu_result_7_1_1_wmux_0[21] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[21]  (
	.FCO(exu_alu_result_7_1_1_co0[21]),
	.S(exu_alu_result_7_1_1_wmux_S[21]),
	.Y(exu_alu_result_7_1_1_y0[21]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[21]),
	.D(exu_alu_result_sel[53]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[21] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[25]  (
	.FCO(exu_alu_result_7_1_0_0_co1[25]),
	.S(exu_alu_result_7_1_0_wmux_0_S[25]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[25]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[25]),
	.D(exu_alu_result_10_Z[25]),
	.A(exu_alu_result_7_1_0_0_y0[25]),
	.FCI(exu_alu_result_7_1_0_0_co0[25])
);
defparam \exu_alu_result_7_1_0_wmux_0[25] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[25]  (
	.FCO(exu_alu_result_7_1_0_0_co0[25]),
	.S(exu_alu_result_7_1_0_0_wmux_S[25]),
	.Y(exu_alu_result_7_1_0_0_y0[25]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[25]),
	.D(exu_alu_result_sel[25]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[25] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[25]  (
	.FCO(exu_alu_result_7_1_1_co1[25]),
	.S(exu_alu_result_7_1_1_wmux_0_S[25]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[25]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[25]),
	.D(exu_alu_result_26[25]),
	.A(exu_alu_result_7_1_1_y0[25]),
	.FCI(exu_alu_result_7_1_1_co0[25])
);
defparam \exu_alu_result_7_1_1_wmux_0[25] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[25]  (
	.FCO(exu_alu_result_7_1_1_co0[25]),
	.S(exu_alu_result_7_1_1_wmux_S[25]),
	.Y(exu_alu_result_7_1_1_y0[25]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[25]),
	.D(exu_alu_result_sel[57]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[25] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[31]  (
	.FCO(exu_alu_result_7_1_0_0_co1[31]),
	.S(exu_alu_result_7_1_0_wmux_0_S[31]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[31]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[31]),
	.D(exu_alu_result_10_Z[31]),
	.A(exu_alu_result_7_1_0_0_y0[31]),
	.FCI(exu_alu_result_7_1_0_0_co0[31])
);
defparam \exu_alu_result_7_1_0_wmux_0[31] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[31]  (
	.FCO(exu_alu_result_7_1_0_0_co0[31]),
	.S(exu_alu_result_7_1_0_0_wmux_S[31]),
	.Y(exu_alu_result_7_1_0_0_y0[31]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[31]),
	.D(exu_alu_result_sel[31]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[31] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[31]  (
	.FCO(exu_alu_result_7_1_1_co1[31]),
	.S(exu_alu_result_7_1_1_wmux_0_S[31]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[31]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[31]),
	.D(exu_alu_result_26[31]),
	.A(exu_alu_result_7_1_1_y0[31]),
	.FCI(exu_alu_result_7_1_1_co0[31])
);
defparam \exu_alu_result_7_1_1_wmux_0[31] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[31]  (
	.FCO(exu_alu_result_7_1_1_co0[31]),
	.S(exu_alu_result_7_1_1_wmux_S[31]),
	.Y(exu_alu_result_7_1_1_y0[31]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[31]),
	.D(exu_alu_result_sel[63]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[31] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[30]  (
	.FCO(exu_alu_result_7_1_0_0_co1[30]),
	.S(exu_alu_result_7_1_0_wmux_0_S[30]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[30]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[30]),
	.D(exu_alu_result_10_Z[30]),
	.A(exu_alu_result_7_1_0_0_y0[30]),
	.FCI(exu_alu_result_7_1_0_0_co0[30])
);
defparam \exu_alu_result_7_1_0_wmux_0[30] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[30]  (
	.FCO(exu_alu_result_7_1_0_0_co0[30]),
	.S(exu_alu_result_7_1_0_0_wmux_S[30]),
	.Y(exu_alu_result_7_1_0_0_y0[30]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[30]),
	.D(exu_alu_result_sel[30]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[30] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[30]  (
	.FCO(exu_alu_result_7_1_1_co1[30]),
	.S(exu_alu_result_7_1_1_wmux_0_S[30]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[30]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[30]),
	.D(exu_alu_result_26[30]),
	.A(exu_alu_result_7_1_1_y0[30]),
	.FCI(exu_alu_result_7_1_1_co0[30])
);
defparam \exu_alu_result_7_1_1_wmux_0[30] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[30]  (
	.FCO(exu_alu_result_7_1_1_co0[30]),
	.S(exu_alu_result_7_1_1_wmux_S[30]),
	.Y(exu_alu_result_7_1_1_y0[30]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[30]),
	.D(exu_alu_result_sel[62]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[30] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[29]  (
	.FCO(exu_alu_result_7_1_0_0_co1[29]),
	.S(exu_alu_result_7_1_0_wmux_0_S[29]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[29]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[29]),
	.D(exu_alu_result_10_Z[29]),
	.A(exu_alu_result_7_1_0_0_y0[29]),
	.FCI(exu_alu_result_7_1_0_0_co0[29])
);
defparam \exu_alu_result_7_1_0_wmux_0[29] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[29]  (
	.FCO(exu_alu_result_7_1_0_0_co0[29]),
	.S(exu_alu_result_7_1_0_0_wmux_S[29]),
	.Y(exu_alu_result_7_1_0_0_y0[29]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[29]),
	.D(exu_alu_result_sel[29]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[29] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[29]  (
	.FCO(exu_alu_result_7_1_1_co1[29]),
	.S(exu_alu_result_7_1_1_wmux_0_S[29]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[29]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[29]),
	.D(exu_alu_result_26[29]),
	.A(exu_alu_result_7_1_1_y0[29]),
	.FCI(exu_alu_result_7_1_1_co0[29])
);
defparam \exu_alu_result_7_1_1_wmux_0[29] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[29]  (
	.FCO(exu_alu_result_7_1_1_co0[29]),
	.S(exu_alu_result_7_1_1_wmux_S[29]),
	.Y(exu_alu_result_7_1_1_y0[29]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[29]),
	.D(exu_alu_result_sel[61]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[29] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[27]  (
	.FCO(exu_alu_result_7_1_0_0_co1[27]),
	.S(exu_alu_result_7_1_0_wmux_0_S[27]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[27]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[27]),
	.D(exu_alu_result_10_Z[27]),
	.A(exu_alu_result_7_1_0_0_y0[27]),
	.FCI(exu_alu_result_7_1_0_0_co0[27])
);
defparam \exu_alu_result_7_1_0_wmux_0[27] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[27]  (
	.FCO(exu_alu_result_7_1_0_0_co0[27]),
	.S(exu_alu_result_7_1_0_0_wmux_S[27]),
	.Y(exu_alu_result_7_1_0_0_y0[27]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[27]),
	.D(exu_alu_result_sel[27]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[27] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[27]  (
	.FCO(exu_alu_result_7_1_1_co1[27]),
	.S(exu_alu_result_7_1_1_wmux_0_S[27]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[27]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[27]),
	.D(exu_alu_result_26[27]),
	.A(exu_alu_result_7_1_1_y0[27]),
	.FCI(exu_alu_result_7_1_1_co0[27])
);
defparam \exu_alu_result_7_1_1_wmux_0[27] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[27]  (
	.FCO(exu_alu_result_7_1_1_co0[27]),
	.S(exu_alu_result_7_1_1_wmux_S[27]),
	.Y(exu_alu_result_7_1_1_y0[27]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[27]),
	.D(exu_alu_result_sel[59]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[27] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[26]  (
	.FCO(exu_alu_result_7_1_0_0_co1[26]),
	.S(exu_alu_result_7_1_0_wmux_0_S[26]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[26]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[26]),
	.D(exu_alu_result_10_Z[26]),
	.A(exu_alu_result_7_1_0_0_y0[26]),
	.FCI(exu_alu_result_7_1_0_0_co0[26])
);
defparam \exu_alu_result_7_1_0_wmux_0[26] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[26]  (
	.FCO(exu_alu_result_7_1_0_0_co0[26]),
	.S(exu_alu_result_7_1_0_0_wmux_S[26]),
	.Y(exu_alu_result_7_1_0_0_y0[26]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[26]),
	.D(exu_alu_result_sel[26]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[26] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[26]  (
	.FCO(exu_alu_result_7_1_1_co1[26]),
	.S(exu_alu_result_7_1_1_wmux_0_S[26]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[26]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[26]),
	.D(exu_alu_result_26[26]),
	.A(exu_alu_result_7_1_1_y0[26]),
	.FCI(exu_alu_result_7_1_1_co0[26])
);
defparam \exu_alu_result_7_1_1_wmux_0[26] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[26]  (
	.FCO(exu_alu_result_7_1_1_co0[26]),
	.S(exu_alu_result_7_1_1_wmux_S[26]),
	.Y(exu_alu_result_7_1_1_y0[26]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[26]),
	.D(exu_alu_result_sel[58]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[26] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[24]  (
	.FCO(exu_alu_result_7_1_0_0_co1[24]),
	.S(exu_alu_result_7_1_0_wmux_0_S[24]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[24]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[24]),
	.D(exu_alu_result_10_Z[24]),
	.A(exu_alu_result_7_1_0_0_y0[24]),
	.FCI(exu_alu_result_7_1_0_0_co0[24])
);
defparam \exu_alu_result_7_1_0_wmux_0[24] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[24]  (
	.FCO(exu_alu_result_7_1_0_0_co0[24]),
	.S(exu_alu_result_7_1_0_0_wmux_S[24]),
	.Y(exu_alu_result_7_1_0_0_y0[24]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[24]),
	.D(exu_alu_result_sel[24]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[24] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[24]  (
	.FCO(exu_alu_result_7_1_1_co1[24]),
	.S(exu_alu_result_7_1_1_wmux_0_S[24]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[24]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[24]),
	.D(exu_alu_result_26[24]),
	.A(exu_alu_result_7_1_1_y0[24]),
	.FCI(exu_alu_result_7_1_1_co0[24])
);
defparam \exu_alu_result_7_1_1_wmux_0[24] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[24]  (
	.FCO(exu_alu_result_7_1_1_co0[24]),
	.S(exu_alu_result_7_1_1_wmux_S[24]),
	.Y(exu_alu_result_7_1_1_y0[24]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[24]),
	.D(exu_alu_result_sel[56]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[24] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[23]  (
	.FCO(exu_alu_result_7_1_0_0_co1[23]),
	.S(exu_alu_result_7_1_0_wmux_0_S[23]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[23]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[23]),
	.D(exu_alu_result_10_Z[23]),
	.A(exu_alu_result_7_1_0_0_y0[23]),
	.FCI(exu_alu_result_7_1_0_0_co0[23])
);
defparam \exu_alu_result_7_1_0_wmux_0[23] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[23]  (
	.FCO(exu_alu_result_7_1_0_0_co0[23]),
	.S(exu_alu_result_7_1_0_0_wmux_S[23]),
	.Y(exu_alu_result_7_1_0_0_y0[23]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[23]),
	.D(exu_alu_result_sel[23]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[23] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[23]  (
	.FCO(exu_alu_result_7_1_1_co1[23]),
	.S(exu_alu_result_7_1_1_wmux_0_S[23]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[23]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[23]),
	.D(exu_alu_result_26[23]),
	.A(exu_alu_result_7_1_1_y0[23]),
	.FCI(exu_alu_result_7_1_1_co0[23])
);
defparam \exu_alu_result_7_1_1_wmux_0[23] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[23]  (
	.FCO(exu_alu_result_7_1_1_co0[23]),
	.S(exu_alu_result_7_1_1_wmux_S[23]),
	.Y(exu_alu_result_7_1_1_y0[23]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[23]),
	.D(exu_alu_result_sel[55]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[23] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[22]  (
	.FCO(exu_alu_result_7_1_0_0_co1[22]),
	.S(exu_alu_result_7_1_0_wmux_0_S[22]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[22]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[22]),
	.D(exu_alu_result_10_Z[22]),
	.A(exu_alu_result_7_1_0_0_y0[22]),
	.FCI(exu_alu_result_7_1_0_0_co0[22])
);
defparam \exu_alu_result_7_1_0_wmux_0[22] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[22]  (
	.FCO(exu_alu_result_7_1_0_0_co0[22]),
	.S(exu_alu_result_7_1_0_0_wmux_S[22]),
	.Y(exu_alu_result_7_1_0_0_y0[22]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[22]),
	.D(exu_alu_result_sel[22]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[22] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[22]  (
	.FCO(exu_alu_result_7_1_1_co1[22]),
	.S(exu_alu_result_7_1_1_wmux_0_S[22]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[22]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[22]),
	.D(exu_alu_result_26[22]),
	.A(exu_alu_result_7_1_1_y0[22]),
	.FCI(exu_alu_result_7_1_1_co0[22])
);
defparam \exu_alu_result_7_1_1_wmux_0[22] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[22]  (
	.FCO(exu_alu_result_7_1_1_co0[22]),
	.S(exu_alu_result_7_1_1_wmux_S[22]),
	.Y(exu_alu_result_7_1_1_y0[22]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[22]),
	.D(exu_alu_result_sel[54]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[22] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[20]  (
	.FCO(exu_alu_result_7_1_0_0_co1[20]),
	.S(exu_alu_result_7_1_0_wmux_0_S[20]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[20]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[20]),
	.D(exu_alu_result_10_Z[20]),
	.A(exu_alu_result_7_1_0_0_y0[20]),
	.FCI(exu_alu_result_7_1_0_0_co0[20])
);
defparam \exu_alu_result_7_1_0_wmux_0[20] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[20]  (
	.FCO(exu_alu_result_7_1_0_0_co0[20]),
	.S(exu_alu_result_7_1_0_0_wmux_S[20]),
	.Y(exu_alu_result_7_1_0_0_y0[20]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[20]),
	.D(exu_alu_result_sel[20]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[20] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[20]  (
	.FCO(exu_alu_result_7_1_1_co1[20]),
	.S(exu_alu_result_7_1_1_wmux_0_S[20]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[20]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[20]),
	.D(exu_alu_result_26[20]),
	.A(exu_alu_result_7_1_1_y0[20]),
	.FCI(exu_alu_result_7_1_1_co0[20])
);
defparam \exu_alu_result_7_1_1_wmux_0[20] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[20]  (
	.FCO(exu_alu_result_7_1_1_co0[20]),
	.S(exu_alu_result_7_1_1_wmux_S[20]),
	.Y(exu_alu_result_7_1_1_y0[20]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[20]),
	.D(exu_alu_result_sel[52]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[20] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[19]  (
	.FCO(exu_alu_result_7_1_0_0_co1[19]),
	.S(exu_alu_result_7_1_0_wmux_0_S[19]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[19]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[19]),
	.D(exu_alu_result_10_Z[19]),
	.A(exu_alu_result_7_1_0_0_y0[19]),
	.FCI(exu_alu_result_7_1_0_0_co0[19])
);
defparam \exu_alu_result_7_1_0_wmux_0[19] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[19]  (
	.FCO(exu_alu_result_7_1_0_0_co0[19]),
	.S(exu_alu_result_7_1_0_0_wmux_S[19]),
	.Y(exu_alu_result_7_1_0_0_y0[19]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[19]),
	.D(exu_alu_result_sel[19]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[19] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[19]  (
	.FCO(exu_alu_result_7_1_1_co1[19]),
	.S(exu_alu_result_7_1_1_wmux_0_S[19]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[19]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[19]),
	.D(exu_alu_result_26[19]),
	.A(exu_alu_result_7_1_1_y0[19]),
	.FCI(exu_alu_result_7_1_1_co0[19])
);
defparam \exu_alu_result_7_1_1_wmux_0[19] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[19]  (
	.FCO(exu_alu_result_7_1_1_co0[19]),
	.S(exu_alu_result_7_1_1_wmux_S[19]),
	.Y(exu_alu_result_7_1_1_y0[19]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[19]),
	.D(exu_alu_result_sel[51]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[19] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[17]  (
	.FCO(exu_alu_result_7_1_0_0_co1[17]),
	.S(exu_alu_result_7_1_0_wmux_0_S[17]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[17]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[17]),
	.D(exu_alu_result_10_Z[17]),
	.A(exu_alu_result_7_1_0_0_y0[17]),
	.FCI(exu_alu_result_7_1_0_0_co0[17])
);
defparam \exu_alu_result_7_1_0_wmux_0[17] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[17]  (
	.FCO(exu_alu_result_7_1_0_0_co0[17]),
	.S(exu_alu_result_7_1_0_0_wmux_S[17]),
	.Y(exu_alu_result_7_1_0_0_y0[17]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[17]),
	.D(exu_alu_result_sel[17]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[17] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[17]  (
	.FCO(exu_alu_result_7_1_1_co1[17]),
	.S(exu_alu_result_7_1_1_wmux_0_S[17]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[17]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[17]),
	.D(exu_alu_result_26[17]),
	.A(exu_alu_result_7_1_1_y0[17]),
	.FCI(exu_alu_result_7_1_1_co0[17])
);
defparam \exu_alu_result_7_1_1_wmux_0[17] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[17]  (
	.FCO(exu_alu_result_7_1_1_co0[17]),
	.S(exu_alu_result_7_1_1_wmux_S[17]),
	.Y(exu_alu_result_7_1_1_y0[17]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[17]),
	.D(exu_alu_result_sel[49]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[17] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[16]  (
	.FCO(exu_alu_result_7_1_0_0_co1[16]),
	.S(exu_alu_result_7_1_0_wmux_0_S[16]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[16]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[16]),
	.D(exu_alu_result_10_Z[16]),
	.A(exu_alu_result_7_1_0_0_y0[16]),
	.FCI(exu_alu_result_7_1_0_0_co0[16])
);
defparam \exu_alu_result_7_1_0_wmux_0[16] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[16]  (
	.FCO(exu_alu_result_7_1_0_0_co0[16]),
	.S(exu_alu_result_7_1_0_0_wmux_S[16]),
	.Y(exu_alu_result_7_1_0_0_y0[16]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[16]),
	.D(exu_alu_result_sel[16]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[16] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[16]  (
	.FCO(exu_alu_result_7_1_1_co1[16]),
	.S(exu_alu_result_7_1_1_wmux_0_S[16]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[16]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[16]),
	.D(exu_alu_result_26[16]),
	.A(exu_alu_result_7_1_1_y0[16]),
	.FCI(exu_alu_result_7_1_1_co0[16])
);
defparam \exu_alu_result_7_1_1_wmux_0[16] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[16]  (
	.FCO(exu_alu_result_7_1_1_co0[16]),
	.S(exu_alu_result_7_1_1_wmux_S[16]),
	.Y(exu_alu_result_7_1_1_y0[16]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[16]),
	.D(exu_alu_result_sel[48]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[16] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[15]  (
	.FCO(exu_alu_result_7_1_0_0_co1[15]),
	.S(exu_alu_result_7_1_0_wmux_0_S[15]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[15]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[15]),
	.D(exu_alu_result_10_Z[15]),
	.A(exu_alu_result_7_1_0_0_y0[15]),
	.FCI(exu_alu_result_7_1_0_0_co0[15])
);
defparam \exu_alu_result_7_1_0_wmux_0[15] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[15]  (
	.FCO(exu_alu_result_7_1_0_0_co0[15]),
	.S(exu_alu_result_7_1_0_0_wmux_S[15]),
	.Y(exu_alu_result_7_1_0_0_y0[15]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[15]),
	.D(exu_alu_result_sel[15]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[15] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[15]  (
	.FCO(exu_alu_result_7_1_1_co1[15]),
	.S(exu_alu_result_7_1_1_wmux_0_S[15]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[15]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[15]),
	.D(exu_alu_result_26[15]),
	.A(exu_alu_result_7_1_1_y0[15]),
	.FCI(exu_alu_result_7_1_1_co0[15])
);
defparam \exu_alu_result_7_1_1_wmux_0[15] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[15]  (
	.FCO(exu_alu_result_7_1_1_co0[15]),
	.S(exu_alu_result_7_1_1_wmux_S[15]),
	.Y(exu_alu_result_7_1_1_y0[15]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[15]),
	.D(exu_alu_result_sel[47]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[15] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[12]  (
	.FCO(exu_alu_result_7_1_0_0_co1[12]),
	.S(exu_alu_result_7_1_0_wmux_0_S[12]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[12]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[12]),
	.D(exu_alu_result_10_Z[12]),
	.A(exu_alu_result_7_1_0_0_y0[12]),
	.FCI(exu_alu_result_7_1_0_0_co0[12])
);
defparam \exu_alu_result_7_1_0_wmux_0[12] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[12]  (
	.FCO(exu_alu_result_7_1_0_0_co0[12]),
	.S(exu_alu_result_7_1_0_0_wmux_S[12]),
	.Y(exu_alu_result_7_1_0_0_y0[12]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[12]),
	.D(exu_alu_result_sel[12]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[12] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[12]  (
	.FCO(exu_alu_result_7_1_1_co1[12]),
	.S(exu_alu_result_7_1_1_wmux_0_S[12]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[12]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[12]),
	.D(exu_alu_result_26[12]),
	.A(exu_alu_result_7_1_1_y0[12]),
	.FCI(exu_alu_result_7_1_1_co0[12])
);
defparam \exu_alu_result_7_1_1_wmux_0[12] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[12]  (
	.FCO(exu_alu_result_7_1_1_co0[12]),
	.S(exu_alu_result_7_1_1_wmux_S[12]),
	.Y(exu_alu_result_7_1_1_y0[12]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[12]),
	.D(exu_alu_result_sel[44]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[12] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[11]  (
	.FCO(exu_alu_result_7_1_0_0_co1[11]),
	.S(exu_alu_result_7_1_0_wmux_0_S[11]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[11]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[11]),
	.D(exu_alu_result_10_Z[11]),
	.A(exu_alu_result_7_1_0_0_y0[11]),
	.FCI(exu_alu_result_7_1_0_0_co0[11])
);
defparam \exu_alu_result_7_1_0_wmux_0[11] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[11]  (
	.FCO(exu_alu_result_7_1_0_0_co0[11]),
	.S(exu_alu_result_7_1_0_0_wmux_S[11]),
	.Y(exu_alu_result_7_1_0_0_y0[11]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[11]),
	.D(exu_alu_result_sel[11]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[11] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[11]  (
	.FCO(exu_alu_result_7_1_1_co1[11]),
	.S(exu_alu_result_7_1_1_wmux_0_S[11]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[11]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[11]),
	.D(exu_alu_result_26[11]),
	.A(exu_alu_result_7_1_1_y0[11]),
	.FCI(exu_alu_result_7_1_1_co0[11])
);
defparam \exu_alu_result_7_1_1_wmux_0[11] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[11]  (
	.FCO(exu_alu_result_7_1_1_co0[11]),
	.S(exu_alu_result_7_1_1_wmux_S[11]),
	.Y(exu_alu_result_7_1_1_y0[11]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[11]),
	.D(exu_alu_result_sel[43]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[11] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[10]  (
	.FCO(exu_alu_result_7_1_0_0_co1[10]),
	.S(exu_alu_result_7_1_0_wmux_0_S[10]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[10]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[10]),
	.D(exu_alu_result_10_Z[10]),
	.A(exu_alu_result_7_1_0_0_y0[10]),
	.FCI(exu_alu_result_7_1_0_0_co0[10])
);
defparam \exu_alu_result_7_1_0_wmux_0[10] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[10]  (
	.FCO(exu_alu_result_7_1_0_0_co0[10]),
	.S(exu_alu_result_7_1_0_0_wmux_S[10]),
	.Y(exu_alu_result_7_1_0_0_y0[10]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[10]),
	.D(exu_alu_result_sel[10]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[10] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[10]  (
	.FCO(exu_alu_result_7_1_1_co1[10]),
	.S(exu_alu_result_7_1_1_wmux_0_S[10]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[10]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[10]),
	.D(exu_alu_result_26[10]),
	.A(exu_alu_result_7_1_1_y0[10]),
	.FCI(exu_alu_result_7_1_1_co0[10])
);
defparam \exu_alu_result_7_1_1_wmux_0[10] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[10]  (
	.FCO(exu_alu_result_7_1_1_co0[10]),
	.S(exu_alu_result_7_1_1_wmux_S[10]),
	.Y(exu_alu_result_7_1_1_y0[10]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[10]),
	.D(exu_alu_result_sel[42]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[10] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[9]  (
	.FCO(exu_alu_result_7_1_0_0_co1[9]),
	.S(exu_alu_result_7_1_0_wmux_0_S[9]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[9]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[9]),
	.D(exu_alu_result_10_Z[9]),
	.A(exu_alu_result_7_1_0_0_y0[9]),
	.FCI(exu_alu_result_7_1_0_0_co0[9])
);
defparam \exu_alu_result_7_1_0_wmux_0[9] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[9]  (
	.FCO(exu_alu_result_7_1_0_0_co0[9]),
	.S(exu_alu_result_7_1_0_0_wmux_S[9]),
	.Y(exu_alu_result_7_1_0_0_y0[9]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[9]),
	.D(exu_alu_result_sel[9]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[9] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[9]  (
	.FCO(exu_alu_result_7_1_1_co1[9]),
	.S(exu_alu_result_7_1_1_wmux_0_S[9]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[9]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[9]),
	.D(exu_alu_result_26[9]),
	.A(exu_alu_result_7_1_1_y0[9]),
	.FCI(exu_alu_result_7_1_1_co0[9])
);
defparam \exu_alu_result_7_1_1_wmux_0[9] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[9]  (
	.FCO(exu_alu_result_7_1_1_co0[9]),
	.S(exu_alu_result_7_1_1_wmux_S[9]),
	.Y(exu_alu_result_7_1_1_y0[9]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[9]),
	.D(exu_alu_result_sel[41]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[9] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[8]  (
	.FCO(exu_alu_result_7_1_0_0_co1[8]),
	.S(exu_alu_result_7_1_0_wmux_0_S[8]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[8]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[8]),
	.D(exu_alu_result_10_Z[8]),
	.A(exu_alu_result_7_1_0_0_y0[8]),
	.FCI(exu_alu_result_7_1_0_0_co0[8])
);
defparam \exu_alu_result_7_1_0_wmux_0[8] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[8]  (
	.FCO(exu_alu_result_7_1_0_0_co0[8]),
	.S(exu_alu_result_7_1_0_0_wmux_S[8]),
	.Y(exu_alu_result_7_1_0_0_y0[8]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[8]),
	.D(exu_alu_result_sel[8]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[8] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[8]  (
	.FCO(exu_alu_result_7_1_1_co1[8]),
	.S(exu_alu_result_7_1_1_wmux_0_S[8]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[8]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[8]),
	.D(exu_alu_result_26[8]),
	.A(exu_alu_result_7_1_1_y0[8]),
	.FCI(exu_alu_result_7_1_1_co0[8])
);
defparam \exu_alu_result_7_1_1_wmux_0[8] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[8]  (
	.FCO(exu_alu_result_7_1_1_co0[8]),
	.S(exu_alu_result_7_1_1_wmux_S[8]),
	.Y(exu_alu_result_7_1_1_y0[8]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[8]),
	.D(exu_alu_result_sel[40]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[8] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[7]  (
	.FCO(exu_alu_result_7_1_0_0_co1[7]),
	.S(exu_alu_result_7_1_0_wmux_0_S[7]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[7]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[7]),
	.D(exu_alu_result_10_Z[7]),
	.A(exu_alu_result_7_1_0_0_y0[7]),
	.FCI(exu_alu_result_7_1_0_0_co0[7])
);
defparam \exu_alu_result_7_1_0_wmux_0[7] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[7]  (
	.FCO(exu_alu_result_7_1_0_0_co0[7]),
	.S(exu_alu_result_7_1_0_0_wmux_S[7]),
	.Y(exu_alu_result_7_1_0_0_y0[7]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[7]),
	.D(exu_alu_result_sel[7]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[7] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[7]  (
	.FCO(exu_alu_result_7_1_1_co1[7]),
	.S(exu_alu_result_7_1_1_wmux_0_S[7]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[7]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[7]),
	.D(exu_alu_result_26[7]),
	.A(exu_alu_result_7_1_1_y0[7]),
	.FCI(exu_alu_result_7_1_1_co0[7])
);
defparam \exu_alu_result_7_1_1_wmux_0[7] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[7]  (
	.FCO(exu_alu_result_7_1_1_co0[7]),
	.S(exu_alu_result_7_1_1_wmux_S[7]),
	.Y(exu_alu_result_7_1_1_y0[7]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[7]),
	.D(exu_alu_result_sel[39]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[7] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[6]  (
	.FCO(exu_alu_result_7_1_0_0_co1[6]),
	.S(exu_alu_result_7_1_0_wmux_0_S[6]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[6]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[6]),
	.D(exu_alu_result_10_Z[6]),
	.A(exu_alu_result_7_1_0_0_y0[6]),
	.FCI(exu_alu_result_7_1_0_0_co0[6])
);
defparam \exu_alu_result_7_1_0_wmux_0[6] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[6]  (
	.FCO(exu_alu_result_7_1_0_0_co0[6]),
	.S(exu_alu_result_7_1_0_0_wmux_S[6]),
	.Y(exu_alu_result_7_1_0_0_y0[6]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[6]),
	.D(exu_alu_result_sel[6]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[6] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[6]  (
	.FCO(exu_alu_result_7_1_1_co1[6]),
	.S(exu_alu_result_7_1_1_wmux_0_S[6]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[6]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[6]),
	.D(exu_alu_result_26[6]),
	.A(exu_alu_result_7_1_1_y0[6]),
	.FCI(exu_alu_result_7_1_1_co0[6])
);
defparam \exu_alu_result_7_1_1_wmux_0[6] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[6]  (
	.FCO(exu_alu_result_7_1_1_co0[6]),
	.S(exu_alu_result_7_1_1_wmux_S[6]),
	.Y(exu_alu_result_7_1_1_y0[6]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[6]),
	.D(exu_alu_result_sel[38]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[6] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[4]  (
	.FCO(exu_alu_result_7_1_0_0_co1[4]),
	.S(exu_alu_result_7_1_0_wmux_0_S[4]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[4]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[4]),
	.D(exu_alu_result_10_Z[4]),
	.A(exu_alu_result_7_1_0_0_y0[4]),
	.FCI(exu_alu_result_7_1_0_0_co0[4])
);
defparam \exu_alu_result_7_1_0_wmux_0[4] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[4]  (
	.FCO(exu_alu_result_7_1_0_0_co0[4]),
	.S(exu_alu_result_7_1_0_0_wmux_S[4]),
	.Y(exu_alu_result_7_1_0_0_y0[4]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[4]),
	.D(exu_alu_result_sel[4]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[4] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[4]  (
	.FCO(exu_alu_result_7_1_1_co1[4]),
	.S(exu_alu_result_7_1_1_wmux_0_S[4]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[4]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[4]),
	.D(exu_alu_result_26[4]),
	.A(exu_alu_result_7_1_1_y0[4]),
	.FCI(exu_alu_result_7_1_1_co0[4])
);
defparam \exu_alu_result_7_1_1_wmux_0[4] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[4]  (
	.FCO(exu_alu_result_7_1_1_co0[4]),
	.S(exu_alu_result_7_1_1_wmux_S[4]),
	.Y(exu_alu_result_7_1_1_y0[4]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[4]),
	.D(exu_alu_result_sel[36]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[4] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[3]  (
	.FCO(exu_alu_result_7_1_0_0_co1[3]),
	.S(exu_alu_result_7_1_0_wmux_0_S[3]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[3]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[3]),
	.D(exu_alu_result_10_Z[3]),
	.A(exu_alu_result_7_1_0_0_y0[3]),
	.FCI(exu_alu_result_7_1_0_0_co0[3])
);
defparam \exu_alu_result_7_1_0_wmux_0[3] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[3]  (
	.FCO(exu_alu_result_7_1_0_0_co0[3]),
	.S(exu_alu_result_7_1_0_0_wmux_S[3]),
	.Y(exu_alu_result_7_1_0_0_y0[3]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[3]),
	.D(exu_alu_result_sel[3]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[3] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[3]  (
	.FCO(exu_alu_result_7_1_1_co1[3]),
	.S(exu_alu_result_7_1_1_wmux_0_S[3]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[3]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[3]),
	.D(exu_alu_result_26[3]),
	.A(exu_alu_result_7_1_1_y0[3]),
	.FCI(exu_alu_result_7_1_1_co0[3])
);
defparam \exu_alu_result_7_1_1_wmux_0[3] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[3]  (
	.FCO(exu_alu_result_7_1_1_co0[3]),
	.S(exu_alu_result_7_1_1_wmux_S[3]),
	.Y(exu_alu_result_7_1_1_y0[3]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[3]),
	.D(exu_alu_result_sel[35]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[3] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[2]  (
	.FCO(exu_alu_result_7_1_0_0_co1[2]),
	.S(exu_alu_result_7_1_0_wmux_0_S[2]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[2]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[2]),
	.D(exu_alu_result_10_Z[2]),
	.A(exu_alu_result_7_1_0_0_y0[2]),
	.FCI(exu_alu_result_7_1_0_0_co0[2])
);
defparam \exu_alu_result_7_1_0_wmux_0[2] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[2]  (
	.FCO(exu_alu_result_7_1_0_0_co0[2]),
	.S(exu_alu_result_7_1_0_0_wmux_S[2]),
	.Y(exu_alu_result_7_1_0_0_y0[2]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[2]),
	.D(exu_alu_result_sel[2]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[2] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[2]  (
	.FCO(exu_alu_result_7_1_1_co1[2]),
	.S(exu_alu_result_7_1_1_wmux_0_S[2]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[2]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[2]),
	.D(exu_alu_result_26[2]),
	.A(exu_alu_result_7_1_1_y0[2]),
	.FCI(exu_alu_result_7_1_1_co0[2])
);
defparam \exu_alu_result_7_1_1_wmux_0[2] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[2]  (
	.FCO(exu_alu_result_7_1_1_co0[2]),
	.S(exu_alu_result_7_1_1_wmux_S[2]),
	.Y(exu_alu_result_7_1_1_y0[2]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[2]),
	.D(exu_alu_result_sel[34]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[2] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_wmux_0[1]  (
	.FCO(exu_alu_result_7_1_0_0_co1[1]),
	.S(exu_alu_result_7_1_0_wmux_0_S[1]),
	.Y(exu_alu_result_7_1_0_wmux_0_Y[1]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand01[1]),
	.D(exu_alu_result_10_Z[1]),
	.A(exu_alu_result_7_1_0_0_y0[1]),
	.FCI(exu_alu_result_7_1_0_0_co0[1])
);
defparam \exu_alu_result_7_1_0_wmux_0[1] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_0_0_wmux[1]  (
	.FCO(exu_alu_result_7_1_0_0_co0[1]),
	.S(exu_alu_result_7_1_0_0_wmux_S[1]),
	.Y(exu_alu_result_7_1_0_0_y0[1]),
	.B(exu_alu_result_sn_N_11),
	.C(un1_exu_alu_operand00[1]),
	.D(exu_alu_result_sel[1]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_0_0_wmux[1] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux_0[1]  (
	.FCO(exu_alu_result_7_1_1_co1[1]),
	.S(exu_alu_result_7_1_1_wmux_0_S[1]),
	.Y(exu_alu_result_7_1_1_wmux_0_Y[1]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_6_Z[1]),
	.D(exu_alu_result_26[1]),
	.A(exu_alu_result_7_1_1_y0[1]),
	.FCI(exu_alu_result_7_1_1_co0[1])
);
defparam \exu_alu_result_7_1_1_wmux_0[1] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_7_1_1_wmux[1]  (
	.FCO(exu_alu_result_7_1_1_co0[1]),
	.S(exu_alu_result_7_1_1_wmux_S[1]),
	.Y(exu_alu_result_7_1_1_y0[1]),
	.B(exu_alu_result_sn_N_11),
	.C(exu_alu_result_8_Z[1]),
	.D(exu_alu_result_sel[33]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_7_1_1_wmux[1] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[22]  (
	.FCO(exu_alu_result_26_3_1_0_co1[22]),
	.S(exu_alu_result_26_3_1_wmux_0_S[22]),
	.Y(exu_alu_result_26[22]),
	.B(un2_div_result),
	.C(quotient[22]),
	.D(exu_alu_result_26_2_0_cry_22_S),
	.A(exu_alu_result_26_3_1_0_y0[22]),
	.FCI(exu_alu_result_26_3_1_0_co0[22])
);
defparam \exu_alu_result_26_3_1_wmux_0[22] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[22]  (
	.FCO(exu_alu_result_26_3_1_0_co0[22]),
	.S(exu_alu_result_26_3_1_0_wmux_S[22]),
	.Y(exu_alu_result_26_3_1_0_y0[22]),
	.B(un2_div_result),
	.C(dividend[22]),
	.D(exu_alu_result_26_1_0_cry_22_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[22] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[25]  (
	.FCO(exu_alu_result_26_3_1_0_co1[25]),
	.S(exu_alu_result_26_3_1_wmux_0_S[25]),
	.Y(exu_alu_result_26[25]),
	.B(un2_div_result),
	.C(quotient[25]),
	.D(exu_alu_result_26_2_0_cry_25_S),
	.A(exu_alu_result_26_3_1_0_y0[25]),
	.FCI(exu_alu_result_26_3_1_0_co0[25])
);
defparam \exu_alu_result_26_3_1_wmux_0[25] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[25]  (
	.FCO(exu_alu_result_26_3_1_0_co0[25]),
	.S(exu_alu_result_26_3_1_0_wmux_S[25]),
	.Y(exu_alu_result_26_3_1_0_y0[25]),
	.B(un2_div_result),
	.C(dividend[25]),
	.D(exu_alu_result_26_1_0_cry_25_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[25] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[23]  (
	.FCO(exu_alu_result_26_3_1_0_co1[23]),
	.S(exu_alu_result_26_3_1_wmux_0_S[23]),
	.Y(exu_alu_result_26[23]),
	.B(un2_div_result),
	.C(quotient[23]),
	.D(exu_alu_result_26_2_0_cry_23_S),
	.A(exu_alu_result_26_3_1_0_y0[23]),
	.FCI(exu_alu_result_26_3_1_0_co0[23])
);
defparam \exu_alu_result_26_3_1_wmux_0[23] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[23]  (
	.FCO(exu_alu_result_26_3_1_0_co0[23]),
	.S(exu_alu_result_26_3_1_0_wmux_S[23]),
	.Y(exu_alu_result_26_3_1_0_y0[23]),
	.B(un2_div_result),
	.C(dividend[23]),
	.D(exu_alu_result_26_1_0_cry_23_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[23] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[5]  (
	.FCO(exu_alu_result_26_3_1_0_co1[5]),
	.S(exu_alu_result_26_3_1_wmux_0_S[5]),
	.Y(exu_alu_result_26[5]),
	.B(un2_div_result),
	.C(quotient[5]),
	.D(exu_alu_result_26_2_0_cry_5_S),
	.A(exu_alu_result_26_3_1_0_y0[5]),
	.FCI(exu_alu_result_26_3_1_0_co0[5])
);
defparam \exu_alu_result_26_3_1_wmux_0[5] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[5]  (
	.FCO(exu_alu_result_26_3_1_0_co0[5]),
	.S(exu_alu_result_26_3_1_0_wmux_S[5]),
	.Y(exu_alu_result_26_3_1_0_y0[5]),
	.B(un2_div_result),
	.C(dividend[5]),
	.D(exu_alu_result_26_1_0_cry_5_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[5] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[31]  (
	.FCO(exu_alu_result_26_3_1_0_co1[31]),
	.S(exu_alu_result_26_3_1_wmux_0_S[31]),
	.Y(exu_alu_result_26[31]),
	.B(un2_div_result),
	.C(quotient[31]),
	.D(exu_alu_result_26_3_1_wmux_0_RNO_S[31]),
	.A(exu_alu_result_26_3_1_0_y0[31]),
	.FCI(exu_alu_result_26_3_1_0_co0[31])
);
defparam \exu_alu_result_26_3_1_wmux_0[31] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[31]  (
	.FCO(exu_alu_result_26_3_1_0_co0[31]),
	.S(exu_alu_result_26_3_1_0_wmux_S[31]),
	.Y(exu_alu_result_26_3_1_0_y0[31]),
	.B(un2_div_result),
	.C(dividend[31]),
	.D(exu_alu_result_26_3_1_0_wmux_RNO_S[31]),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[31] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[30]  (
	.FCO(exu_alu_result_26_3_1_0_co1[30]),
	.S(exu_alu_result_26_3_1_wmux_0_S[30]),
	.Y(exu_alu_result_26[30]),
	.B(un2_div_result),
	.C(quotient[30]),
	.D(exu_alu_result_26_2_0_cry_30_S),
	.A(exu_alu_result_26_3_1_0_y0[30]),
	.FCI(exu_alu_result_26_3_1_0_co0[30])
);
defparam \exu_alu_result_26_3_1_wmux_0[30] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[30]  (
	.FCO(exu_alu_result_26_3_1_0_co0[30]),
	.S(exu_alu_result_26_3_1_0_wmux_S[30]),
	.Y(exu_alu_result_26_3_1_0_y0[30]),
	.B(un2_div_result),
	.C(dividend[30]),
	.D(exu_alu_result_26_1_0_cry_30_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[30] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[26]  (
	.FCO(exu_alu_result_26_3_1_0_co1[26]),
	.S(exu_alu_result_26_3_1_wmux_0_S[26]),
	.Y(exu_alu_result_26[26]),
	.B(un2_div_result),
	.C(quotient[26]),
	.D(exu_alu_result_26_2_0_cry_26_S),
	.A(exu_alu_result_26_3_1_0_y0[26]),
	.FCI(exu_alu_result_26_3_1_0_co0[26])
);
defparam \exu_alu_result_26_3_1_wmux_0[26] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[26]  (
	.FCO(exu_alu_result_26_3_1_0_co0[26]),
	.S(exu_alu_result_26_3_1_0_wmux_S[26]),
	.Y(exu_alu_result_26_3_1_0_y0[26]),
	.B(un2_div_result),
	.C(dividend[26]),
	.D(exu_alu_result_26_1_0_cry_26_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[26] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[8]  (
	.FCO(exu_alu_result_26_3_1_0_co1[8]),
	.S(exu_alu_result_26_3_1_wmux_0_S[8]),
	.Y(exu_alu_result_26[8]),
	.B(un2_div_result),
	.C(quotient[8]),
	.D(exu_alu_result_26_2_0_cry_8_S),
	.A(exu_alu_result_26_3_1_0_y0[8]),
	.FCI(exu_alu_result_26_3_1_0_co0[8])
);
defparam \exu_alu_result_26_3_1_wmux_0[8] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[8]  (
	.FCO(exu_alu_result_26_3_1_0_co0[8]),
	.S(exu_alu_result_26_3_1_0_wmux_S[8]),
	.Y(exu_alu_result_26_3_1_0_y0[8]),
	.B(un2_div_result),
	.C(dividend[8]),
	.D(exu_alu_result_26_1_0_cry_8_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[8] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[1]  (
	.FCO(exu_alu_result_26_3_1_0_co1[1]),
	.S(exu_alu_result_26_3_1_wmux_0_S[1]),
	.Y(exu_alu_result_26[1]),
	.B(un2_div_result),
	.C(quotient[1]),
	.D(exu_alu_result_26_2_0_cry_1_S),
	.A(exu_alu_result_26_3_1_0_y0[1]),
	.FCI(exu_alu_result_26_3_1_0_co0[1])
);
defparam \exu_alu_result_26_3_1_wmux_0[1] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[1]  (
	.FCO(exu_alu_result_26_3_1_0_co0[1]),
	.S(exu_alu_result_26_3_1_0_wmux_S[1]),
	.Y(exu_alu_result_26_3_1_0_y0[1]),
	.B(un2_div_result),
	.C(dividend[1]),
	.D(exu_alu_result_26_1_0_cry_1_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[1] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[29]  (
	.FCO(exu_alu_result_26_3_1_0_co1[29]),
	.S(exu_alu_result_26_3_1_wmux_0_S[29]),
	.Y(exu_alu_result_26[29]),
	.B(un2_div_result),
	.C(quotient[29]),
	.D(exu_alu_result_26_2_0_cry_29_S),
	.A(exu_alu_result_26_3_1_0_y0[29]),
	.FCI(exu_alu_result_26_3_1_0_co0[29])
);
defparam \exu_alu_result_26_3_1_wmux_0[29] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[29]  (
	.FCO(exu_alu_result_26_3_1_0_co0[29]),
	.S(exu_alu_result_26_3_1_0_wmux_S[29]),
	.Y(exu_alu_result_26_3_1_0_y0[29]),
	.B(un2_div_result),
	.C(dividend[29]),
	.D(exu_alu_result_26_1_0_cry_29_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[29] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[27]  (
	.FCO(exu_alu_result_26_3_1_0_co1[27]),
	.S(exu_alu_result_26_3_1_wmux_0_S[27]),
	.Y(exu_alu_result_26[27]),
	.B(un2_div_result),
	.C(quotient[27]),
	.D(exu_alu_result_26_2_0_cry_27_S),
	.A(exu_alu_result_26_3_1_0_y0[27]),
	.FCI(exu_alu_result_26_3_1_0_co0[27])
);
defparam \exu_alu_result_26_3_1_wmux_0[27] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[27]  (
	.FCO(exu_alu_result_26_3_1_0_co0[27]),
	.S(exu_alu_result_26_3_1_0_wmux_S[27]),
	.Y(exu_alu_result_26_3_1_0_y0[27]),
	.B(un2_div_result),
	.C(dividend[27]),
	.D(exu_alu_result_26_1_0_cry_27_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[27] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[11]  (
	.FCO(exu_alu_result_26_3_1_0_co1[11]),
	.S(exu_alu_result_26_3_1_wmux_0_S[11]),
	.Y(exu_alu_result_26[11]),
	.B(un2_div_result),
	.C(quotient[11]),
	.D(exu_alu_result_26_2_0_cry_11_S),
	.A(exu_alu_result_26_3_1_0_y0[11]),
	.FCI(exu_alu_result_26_3_1_0_co0[11])
);
defparam \exu_alu_result_26_3_1_wmux_0[11] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[11]  (
	.FCO(exu_alu_result_26_3_1_0_co0[11]),
	.S(exu_alu_result_26_3_1_0_wmux_S[11]),
	.Y(exu_alu_result_26_3_1_0_y0[11]),
	.B(un2_div_result),
	.C(dividend[11]),
	.D(exu_alu_result_26_1_0_cry_11_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[11] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[24]  (
	.FCO(exu_alu_result_26_3_1_0_co1[24]),
	.S(exu_alu_result_26_3_1_wmux_0_S[24]),
	.Y(exu_alu_result_26[24]),
	.B(un2_div_result),
	.C(quotient[24]),
	.D(exu_alu_result_26_2_0_cry_24_S),
	.A(exu_alu_result_26_3_1_0_y0[24]),
	.FCI(exu_alu_result_26_3_1_0_co0[24])
);
defparam \exu_alu_result_26_3_1_wmux_0[24] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[24]  (
	.FCO(exu_alu_result_26_3_1_0_co0[24]),
	.S(exu_alu_result_26_3_1_0_wmux_S[24]),
	.Y(exu_alu_result_26_3_1_0_y0[24]),
	.B(un2_div_result),
	.C(dividend[24]),
	.D(exu_alu_result_26_1_0_cry_24_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[24] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[28]  (
	.FCO(exu_alu_result_26_3_1_0_co1[28]),
	.S(exu_alu_result_26_3_1_wmux_0_S[28]),
	.Y(exu_alu_result_26[28]),
	.B(un2_div_result),
	.C(quotient[28]),
	.D(exu_alu_result_26_2_0_cry_28_S),
	.A(exu_alu_result_26_3_1_0_y0[28]),
	.FCI(exu_alu_result_26_3_1_0_co0[28])
);
defparam \exu_alu_result_26_3_1_wmux_0[28] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[28]  (
	.FCO(exu_alu_result_26_3_1_0_co0[28]),
	.S(exu_alu_result_26_3_1_0_wmux_S[28]),
	.Y(exu_alu_result_26_3_1_0_y0[28]),
	.B(un2_div_result),
	.C(dividend[28]),
	.D(exu_alu_result_26_1_0_cry_28_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[28] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[13]  (
	.FCO(exu_alu_result_26_3_1_0_co1[13]),
	.S(exu_alu_result_26_3_1_wmux_0_S[13]),
	.Y(exu_alu_result_26[13]),
	.B(un2_div_result),
	.C(quotient[13]),
	.D(exu_alu_result_26_2_0_cry_13_S),
	.A(exu_alu_result_26_3_1_0_y0[13]),
	.FCI(exu_alu_result_26_3_1_0_co0[13])
);
defparam \exu_alu_result_26_3_1_wmux_0[13] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[13]  (
	.FCO(exu_alu_result_26_3_1_0_co0[13]),
	.S(exu_alu_result_26_3_1_0_wmux_S[13]),
	.Y(exu_alu_result_26_3_1_0_y0[13]),
	.B(un2_div_result),
	.C(dividend[13]),
	.D(exu_alu_result_26_1_0_cry_13_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[13] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[21]  (
	.FCO(exu_alu_result_26_3_1_0_co1[21]),
	.S(exu_alu_result_26_3_1_wmux_0_S[21]),
	.Y(exu_alu_result_26[21]),
	.B(un2_div_result),
	.C(quotient[21]),
	.D(exu_alu_result_26_2_0_cry_21_S),
	.A(exu_alu_result_26_3_1_0_y0[21]),
	.FCI(exu_alu_result_26_3_1_0_co0[21])
);
defparam \exu_alu_result_26_3_1_wmux_0[21] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[21]  (
	.FCO(exu_alu_result_26_3_1_0_co0[21]),
	.S(exu_alu_result_26_3_1_0_wmux_S[21]),
	.Y(exu_alu_result_26_3_1_0_y0[21]),
	.B(un2_div_result),
	.C(dividend[21]),
	.D(exu_alu_result_26_1_0_cry_21_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[21] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[20]  (
	.FCO(exu_alu_result_26_3_1_0_co1[20]),
	.S(exu_alu_result_26_3_1_wmux_0_S[20]),
	.Y(exu_alu_result_26[20]),
	.B(un2_div_result),
	.C(quotient[20]),
	.D(exu_alu_result_26_2_0_cry_20_S),
	.A(exu_alu_result_26_3_1_0_y0[20]),
	.FCI(exu_alu_result_26_3_1_0_co0[20])
);
defparam \exu_alu_result_26_3_1_wmux_0[20] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[20]  (
	.FCO(exu_alu_result_26_3_1_0_co0[20]),
	.S(exu_alu_result_26_3_1_0_wmux_S[20]),
	.Y(exu_alu_result_26_3_1_0_y0[20]),
	.B(un2_div_result),
	.C(dividend[20]),
	.D(exu_alu_result_26_1_0_cry_20_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[20] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[19]  (
	.FCO(exu_alu_result_26_3_1_0_co1[19]),
	.S(exu_alu_result_26_3_1_wmux_0_S[19]),
	.Y(exu_alu_result_26[19]),
	.B(un2_div_result),
	.C(quotient[19]),
	.D(exu_alu_result_26_2_0_cry_19_S),
	.A(exu_alu_result_26_3_1_0_y0[19]),
	.FCI(exu_alu_result_26_3_1_0_co0[19])
);
defparam \exu_alu_result_26_3_1_wmux_0[19] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[19]  (
	.FCO(exu_alu_result_26_3_1_0_co0[19]),
	.S(exu_alu_result_26_3_1_0_wmux_S[19]),
	.Y(exu_alu_result_26_3_1_0_y0[19]),
	.B(un2_div_result),
	.C(dividend[19]),
	.D(exu_alu_result_26_1_0_cry_19_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[19] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[18]  (
	.FCO(exu_alu_result_26_3_1_0_co1[18]),
	.S(exu_alu_result_26_3_1_wmux_0_S[18]),
	.Y(exu_alu_result_26[18]),
	.B(un2_div_result),
	.C(quotient[18]),
	.D(exu_alu_result_26_2_0_cry_18_S),
	.A(exu_alu_result_26_3_1_0_y0[18]),
	.FCI(exu_alu_result_26_3_1_0_co0[18])
);
defparam \exu_alu_result_26_3_1_wmux_0[18] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[18]  (
	.FCO(exu_alu_result_26_3_1_0_co0[18]),
	.S(exu_alu_result_26_3_1_0_wmux_S[18]),
	.Y(exu_alu_result_26_3_1_0_y0[18]),
	.B(un2_div_result),
	.C(dividend[18]),
	.D(exu_alu_result_26_1_0_cry_18_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[18] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[17]  (
	.FCO(exu_alu_result_26_3_1_0_co1[17]),
	.S(exu_alu_result_26_3_1_wmux_0_S[17]),
	.Y(exu_alu_result_26[17]),
	.B(un2_div_result),
	.C(quotient[17]),
	.D(exu_alu_result_26_2_0_cry_17_S),
	.A(exu_alu_result_26_3_1_0_y0[17]),
	.FCI(exu_alu_result_26_3_1_0_co0[17])
);
defparam \exu_alu_result_26_3_1_wmux_0[17] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[17]  (
	.FCO(exu_alu_result_26_3_1_0_co0[17]),
	.S(exu_alu_result_26_3_1_0_wmux_S[17]),
	.Y(exu_alu_result_26_3_1_0_y0[17]),
	.B(un2_div_result),
	.C(dividend[17]),
	.D(exu_alu_result_26_1_0_cry_17_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[17] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[16]  (
	.FCO(exu_alu_result_26_3_1_0_co1[16]),
	.S(exu_alu_result_26_3_1_wmux_0_S[16]),
	.Y(exu_alu_result_26[16]),
	.B(un2_div_result),
	.C(quotient[16]),
	.D(exu_alu_result_26_2_0_cry_16_S),
	.A(exu_alu_result_26_3_1_0_y0[16]),
	.FCI(exu_alu_result_26_3_1_0_co0[16])
);
defparam \exu_alu_result_26_3_1_wmux_0[16] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[16]  (
	.FCO(exu_alu_result_26_3_1_0_co0[16]),
	.S(exu_alu_result_26_3_1_0_wmux_S[16]),
	.Y(exu_alu_result_26_3_1_0_y0[16]),
	.B(un2_div_result),
	.C(dividend[16]),
	.D(exu_alu_result_26_1_0_cry_16_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[16] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[15]  (
	.FCO(exu_alu_result_26_3_1_0_co1[15]),
	.S(exu_alu_result_26_3_1_wmux_0_S[15]),
	.Y(exu_alu_result_26[15]),
	.B(un2_div_result),
	.C(quotient[15]),
	.D(exu_alu_result_26_2_0_cry_15_S),
	.A(exu_alu_result_26_3_1_0_y0[15]),
	.FCI(exu_alu_result_26_3_1_0_co0[15])
);
defparam \exu_alu_result_26_3_1_wmux_0[15] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[15]  (
	.FCO(exu_alu_result_26_3_1_0_co0[15]),
	.S(exu_alu_result_26_3_1_0_wmux_S[15]),
	.Y(exu_alu_result_26_3_1_0_y0[15]),
	.B(un2_div_result),
	.C(dividend[15]),
	.D(exu_alu_result_26_1_0_cry_15_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[15] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[10]  (
	.FCO(exu_alu_result_26_3_1_0_co1[10]),
	.S(exu_alu_result_26_3_1_wmux_0_S[10]),
	.Y(exu_alu_result_26[10]),
	.B(un2_div_result),
	.C(quotient[10]),
	.D(exu_alu_result_26_2_0_cry_10_S),
	.A(exu_alu_result_26_3_1_0_y0[10]),
	.FCI(exu_alu_result_26_3_1_0_co0[10])
);
defparam \exu_alu_result_26_3_1_wmux_0[10] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[10]  (
	.FCO(exu_alu_result_26_3_1_0_co0[10]),
	.S(exu_alu_result_26_3_1_0_wmux_S[10]),
	.Y(exu_alu_result_26_3_1_0_y0[10]),
	.B(un2_div_result),
	.C(dividend[10]),
	.D(exu_alu_result_26_1_0_cry_10_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[10] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[9]  (
	.FCO(exu_alu_result_26_3_1_0_co1[9]),
	.S(exu_alu_result_26_3_1_wmux_0_S[9]),
	.Y(exu_alu_result_26[9]),
	.B(un2_div_result),
	.C(quotient[9]),
	.D(exu_alu_result_26_2_0_cry_9_S),
	.A(exu_alu_result_26_3_1_0_y0[9]),
	.FCI(exu_alu_result_26_3_1_0_co0[9])
);
defparam \exu_alu_result_26_3_1_wmux_0[9] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[9]  (
	.FCO(exu_alu_result_26_3_1_0_co0[9]),
	.S(exu_alu_result_26_3_1_0_wmux_S[9]),
	.Y(exu_alu_result_26_3_1_0_y0[9]),
	.B(un2_div_result),
	.C(dividend[9]),
	.D(exu_alu_result_26_1_0_cry_9_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[9] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[7]  (
	.FCO(exu_alu_result_26_3_1_0_co1[7]),
	.S(exu_alu_result_26_3_1_wmux_0_S[7]),
	.Y(exu_alu_result_26[7]),
	.B(un2_div_result),
	.C(quotient[7]),
	.D(exu_alu_result_26_2_0_cry_7_S),
	.A(exu_alu_result_26_3_1_0_y0[7]),
	.FCI(exu_alu_result_26_3_1_0_co0[7])
);
defparam \exu_alu_result_26_3_1_wmux_0[7] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[7]  (
	.FCO(exu_alu_result_26_3_1_0_co0[7]),
	.S(exu_alu_result_26_3_1_0_wmux_S[7]),
	.Y(exu_alu_result_26_3_1_0_y0[7]),
	.B(un2_div_result),
	.C(dividend[7]),
	.D(exu_alu_result_26_1_0_cry_7_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[7] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[6]  (
	.FCO(exu_alu_result_26_3_1_0_co1[6]),
	.S(exu_alu_result_26_3_1_wmux_0_S[6]),
	.Y(exu_alu_result_26[6]),
	.B(un2_div_result),
	.C(quotient[6]),
	.D(exu_alu_result_26_2_0_cry_6_S),
	.A(exu_alu_result_26_3_1_0_y0[6]),
	.FCI(exu_alu_result_26_3_1_0_co0[6])
);
defparam \exu_alu_result_26_3_1_wmux_0[6] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[6]  (
	.FCO(exu_alu_result_26_3_1_0_co0[6]),
	.S(exu_alu_result_26_3_1_0_wmux_S[6]),
	.Y(exu_alu_result_26_3_1_0_y0[6]),
	.B(un2_div_result),
	.C(dividend[6]),
	.D(exu_alu_result_26_1_0_cry_6_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[6] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[4]  (
	.FCO(exu_alu_result_26_3_1_0_co1[4]),
	.S(exu_alu_result_26_3_1_wmux_0_S[4]),
	.Y(exu_alu_result_26[4]),
	.B(un2_div_result),
	.C(quotient[4]),
	.D(exu_alu_result_26_2_0_cry_4_S),
	.A(exu_alu_result_26_3_1_0_y0[4]),
	.FCI(exu_alu_result_26_3_1_0_co0[4])
);
defparam \exu_alu_result_26_3_1_wmux_0[4] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[4]  (
	.FCO(exu_alu_result_26_3_1_0_co0[4]),
	.S(exu_alu_result_26_3_1_0_wmux_S[4]),
	.Y(exu_alu_result_26_3_1_0_y0[4]),
	.B(un2_div_result),
	.C(dividend[4]),
	.D(exu_alu_result_26_1_0_cry_4_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[4] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[3]  (
	.FCO(exu_alu_result_26_3_1_0_co1[3]),
	.S(exu_alu_result_26_3_1_wmux_0_S[3]),
	.Y(exu_alu_result_26[3]),
	.B(un2_div_result),
	.C(quotient[3]),
	.D(exu_alu_result_26_2_0_cry_3_S),
	.A(exu_alu_result_26_3_1_0_y0[3]),
	.FCI(exu_alu_result_26_3_1_0_co0[3])
);
defparam \exu_alu_result_26_3_1_wmux_0[3] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[3]  (
	.FCO(exu_alu_result_26_3_1_0_co0[3]),
	.S(exu_alu_result_26_3_1_0_wmux_S[3]),
	.Y(exu_alu_result_26_3_1_0_y0[3]),
	.B(un2_div_result),
	.C(dividend[3]),
	.D(exu_alu_result_26_1_0_cry_3_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[3] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[2]  (
	.FCO(exu_alu_result_26_3_1_0_co1[2]),
	.S(exu_alu_result_26_3_1_wmux_0_S[2]),
	.Y(exu_alu_result_26[2]),
	.B(un2_div_result),
	.C(quotient[2]),
	.D(exu_alu_result_26_2_0_cry_2_S),
	.A(exu_alu_result_26_3_1_0_y0[2]),
	.FCI(exu_alu_result_26_3_1_0_co0[2])
);
defparam \exu_alu_result_26_3_1_wmux_0[2] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[2]  (
	.FCO(exu_alu_result_26_3_1_0_co0[2]),
	.S(exu_alu_result_26_3_1_0_wmux_S[2]),
	.Y(exu_alu_result_26_3_1_0_y0[2]),
	.B(un2_div_result),
	.C(dividend[2]),
	.D(exu_alu_result_26_1_0_cry_2_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[2] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[14]  (
	.FCO(exu_alu_result_26_3_1_0_co1[14]),
	.S(exu_alu_result_26_3_1_wmux_0_S[14]),
	.Y(exu_alu_result_26[14]),
	.B(un2_div_result),
	.C(quotient[14]),
	.D(exu_alu_result_26_2_0_cry_14_S),
	.A(exu_alu_result_26_3_1_0_y0[14]),
	.FCI(exu_alu_result_26_3_1_0_co0[14])
);
defparam \exu_alu_result_26_3_1_wmux_0[14] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[14]  (
	.FCO(exu_alu_result_26_3_1_0_co0[14]),
	.S(exu_alu_result_26_3_1_0_wmux_S[14]),
	.Y(exu_alu_result_26_3_1_0_y0[14]),
	.B(un2_div_result),
	.C(dividend[14]),
	.D(exu_alu_result_26_1_0_cry_14_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[14] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_5_1_0_wmux_0[0]  (
	.FCO(exu_alu_result_5_1_0_co1[0]),
	.S(exu_alu_result_5_1_0_wmux_0_S[0]),
	.Y(N_720),
	.B(N_39),
	.C(exu_alu_result_sel[0]),
	.D(un1_exu_alu_operand0_axb_0_i),
	.A(exu_alu_result_5_1_0_y0[0]),
	.FCI(exu_alu_result_5_1_0_co0[0])
);
defparam \exu_alu_result_5_1_0_wmux_0[0] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_5_1_0_wmux[0]  (
	.FCO(exu_alu_result_5_1_0_co0[0]),
	.S(exu_alu_result_5_1_0_wmux_S[0]),
	.Y(exu_alu_result_5_1_0_y0[0]),
	.B(N_39),
	.C(exu_alu_result_10_Z[0]),
	.D(un1_exu_alu_operand0_1_cry_0_0_Y),
	.A(exu_alu_result_sn_N_6),
	.FCI(VCC)
);
defparam \exu_alu_result_5_1_0_wmux[0] .INIT=20'h0FA44;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_wmux_0[12]  (
	.FCO(exu_alu_result_26_3_1_0_co1[12]),
	.S(exu_alu_result_26_3_1_wmux_0_S[12]),
	.Y(exu_alu_result_26[12]),
	.B(un2_div_result),
	.C(quotient[12]),
	.D(exu_alu_result_26_2_0_cry_12_S),
	.A(exu_alu_result_26_3_1_0_y0[12]),
	.FCI(exu_alu_result_26_3_1_0_co0[12])
);
defparam \exu_alu_result_26_3_1_wmux_0[12] .INIT=20'h0F588;
// @31:10867
  ARI1 \exu_alu_result_26_3_1_0_wmux[12]  (
	.FCO(exu_alu_result_26_3_1_0_co0[12]),
	.S(exu_alu_result_26_3_1_0_wmux_S[12]),
	.Y(exu_alu_result_26_3_1_0_y0[12]),
	.B(un2_div_result),
	.C(dividend[12]),
	.D(exu_alu_result_26_1_0_cry_12_S),
	.A(res_pos_neg),
	.FCI(VCC)
);
defparam \exu_alu_result_26_3_1_0_wmux[12] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_5_1_0_wmux_0[18]  (
	.FCO(exu_alu_result_5_1_0_co1[18]),
	.S(exu_alu_result_5_1_0_wmux_0_S[18]),
	.Y(N_738),
	.B(N_39),
	.C(un1_exu_alu_operand00[18]),
	.D(exu_alu_result_sel[18]),
	.A(exu_alu_result_5_1_0_y0[18]),
	.FCI(exu_alu_result_5_1_0_co0[18])
);
defparam \exu_alu_result_5_1_0_wmux_0[18] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_5_1_0_wmux[18]  (
	.FCO(exu_alu_result_5_1_0_co0[18]),
	.S(exu_alu_result_5_1_0_wmux_S[18]),
	.Y(exu_alu_result_5_1_0_y0[18]),
	.B(N_39),
	.C(un1_exu_alu_operand01[18]),
	.D(exu_alu_result_10_Z[18]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_5_1_0_wmux[18] .INIT=20'h0FA44;
// @31:11028
  ARI1 \exu_alu_result_6_0_1_wmux_0[18]  (
	.FCO(exu_alu_result_6_0_1_0_co1[18]),
	.S(exu_alu_result_6_0_1_wmux_0_S[18]),
	.Y(N_770),
	.B(exu_alu_result_sn_N_10),
	.C(exu_alu_result_8_Z[18]),
	.D(exu_alu_result_sel[50]),
	.A(exu_alu_result_6_0_1_0_y0[18]),
	.FCI(exu_alu_result_6_0_1_0_co0[18])
);
defparam \exu_alu_result_6_0_1_wmux_0[18] .INIT=20'h0F588;
// @31:11028
  ARI1 \exu_alu_result_6_0_1_0_wmux[18]  (
	.FCO(exu_alu_result_6_0_1_0_co0[18]),
	.S(exu_alu_result_6_0_1_0_wmux_S[18]),
	.Y(exu_alu_result_6_0_1_0_y0[18]),
	.B(exu_alu_result_sn_N_10),
	.C(exu_alu_result_6_Z[18]),
	.D(exu_alu_result_26[18]),
	.A(exu_alu_result_sn_N_7),
	.FCI(VCC)
);
defparam \exu_alu_result_6_0_1_0_wmux[18] .INIT=20'h0FA44;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux_0[1]  (
	.FCO(lsu_align_result_95_1_0_co1[1]),
	.S(lsu_align_result_95_1_0_wmux_0_S[1]),
	.Y(N_3201),
	.B(shifter_unit_op_sel_i[0]),
	.C(lsu_align_result_47_0),
	.D(lsu_align_result_93_0),
	.A(lsu_align_result_95_1_0_y0[1]),
	.FCI(lsu_align_result_95_1_0_co0[1])
);
defparam \lsu_align_result_95_1_0_wmux_0[1] .INIT=20'h0F588;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux[1]  (
	.FCO(lsu_align_result_95_1_0_co0[1]),
	.S(lsu_align_result_95_1_0_wmux_S[1]),
	.Y(lsu_align_result_95_1_0_y0[1]),
	.B(shifter_unit_op_sel_i[0]),
	.C(lsu_align_result_47_0),
	.D(lsu_align_result_62_0),
	.A(exu_shifter_places[4]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_1_0_wmux[1] .INIT=20'h0FA44;
// @31:11244
  CFG4 \lsu_align_result_32_0[15]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_6),
	.D(lsu_align_result_7_14),
	.Y(lsu_align_result_32_0_13)
);
defparam \lsu_align_result_32_0[15] .INIT=16'h5140;
// @31:11028
  CFG4 \exu_alu_result[1]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[1]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[1]),
	.Y(exu_alu_result_Z[1])
);
defparam \exu_alu_result[1] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[2]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[2]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[2]),
	.Y(exu_alu_result_Z[2])
);
defparam \exu_alu_result[2] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[3]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[3]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[3]),
	.Y(exu_alu_result_Z[3])
);
defparam \exu_alu_result[3] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[4]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[4]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[4]),
	.Y(exu_alu_result_Z[4])
);
defparam \exu_alu_result[4] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[6]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[6]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[6]),
	.Y(exu_alu_result_Z[6])
);
defparam \exu_alu_result[6] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[7]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[7]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[7]),
	.Y(exu_alu_result_Z[7])
);
defparam \exu_alu_result[7] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[8]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[8]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[8]),
	.Y(exu_alu_result_Z[8])
);
defparam \exu_alu_result[8] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[9]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[9]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[9]),
	.Y(exu_alu_result_Z[9])
);
defparam \exu_alu_result[9] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[10]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[10]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[10]),
	.Y(exu_alu_result_Z[10])
);
defparam \exu_alu_result[10] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[11]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[11]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[11]),
	.Y(exu_alu_result_Z[11])
);
defparam \exu_alu_result[11] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[12]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[12]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[12]),
	.Y(exu_alu_result_Z[12])
);
defparam \exu_alu_result[12] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[15]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[15]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[15]),
	.Y(exu_alu_result_Z[15])
);
defparam \exu_alu_result[15] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[16]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[16]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[16]),
	.Y(exu_alu_result_Z[16])
);
defparam \exu_alu_result[16] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[17]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[17]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[17]),
	.Y(exu_alu_result_Z[17])
);
defparam \exu_alu_result[17] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[19]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[19]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[19]),
	.Y(exu_alu_result_Z[19])
);
defparam \exu_alu_result[19] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[20]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[20]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[20]),
	.Y(exu_alu_result_Z[20])
);
defparam \exu_alu_result[20] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[22]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[22]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[22]),
	.Y(exu_alu_result_Z[22])
);
defparam \exu_alu_result[22] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[23]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[23]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[23]),
	.Y(exu_alu_result_Z[23])
);
defparam \exu_alu_result[23] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[24]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[24]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[24]),
	.Y(exu_alu_result_Z[24])
);
defparam \exu_alu_result[24] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[26]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[26]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[26]),
	.Y(exu_alu_result_Z[26])
);
defparam \exu_alu_result[26] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[27]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[27]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[27]),
	.Y(exu_alu_result_Z[27])
);
defparam \exu_alu_result[27] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[29]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[29]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[29]),
	.Y(exu_alu_result_Z[29])
);
defparam \exu_alu_result[29] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[30]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[30]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[30]),
	.Y(exu_alu_result_Z[30])
);
defparam \exu_alu_result[30] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[31]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[31]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[31]),
	.Y(exu_alu_result_Z[31])
);
defparam \exu_alu_result[31] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[25]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[25]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[25]),
	.Y(exu_alu_result_Z[25])
);
defparam \exu_alu_result[25] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[21]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[21]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[21]),
	.Y(exu_alu_result_Z[21])
);
defparam \exu_alu_result[21] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[28]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[28]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[28]),
	.Y(exu_alu_result_Z[28])
);
defparam \exu_alu_result[28] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[14]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_12),
	.C(exu_alu_result_7_1_1_wmux_0_Y[14]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[14]),
	.Y(exu_alu_result_Z[14])
);
defparam \exu_alu_result[14] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[5]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_12),
	.C(exu_alu_result_7_1_1_wmux_0_Y[5]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[5]),
	.Y(exu_alu_result_Z[5])
);
defparam \exu_alu_result[5] .INIT=16'hA820;
// @31:11028
  CFG4 \exu_alu_result[13]  (
	.A(exu_alu_result_sn_N_16_mux),
	.B(exu_alu_result_sn_N_13),
	.C(exu_alu_result_7_1_1_wmux_0_Y[13]),
	.D(exu_alu_result_7_1_0_wmux_0_Y[13]),
	.Y(exu_alu_result_Z[13])
);
defparam \exu_alu_result[13] .INIT=16'hA820;
// @31:11028
  CFG2 exu_alu_result_sn_m10_fast (
	.A(exu_alu_result_sn_N_10),
	.B(alu_op_sel_i[4]),
	.Y(exu_alu_result_sn_m10_fast_Z)
);
defparam exu_alu_result_sn_m10_fast.INIT=4'h1;
// @31:11028
  CFG2 exu_alu_result_sn_m6_fast (
	.A(exu_alu_result_sn_N_6),
	.B(alu_op_sel_i[4]),
	.Y(exu_alu_result_sn_m6_fast_Z)
);
defparam exu_alu_result_sn_m6_fast.INIT=4'h1;
// @31:11282
  CFG4 exu_result_valid_m_0_1 (
	.A(un1_exu_alu_result190_1_0),
	.B(start_mul_3),
	.C(div_finish_3),
	.D(exu_result_valid_m_0_1_1_0_Z),
	.Y(exu_result_valid_m_0_1_Z)
);
defparam exu_result_valid_m_0_1.INIT=16'hFF02;
// @31:11282
  CFG4 exu_result_valid_m_0_1_1_0 (
	.A(exu_result_mux_sel_i[1]),
	.B(mul_finish),
	.C(start_mul_3),
	.D(exu_result_sn_N_6_mux),
	.Y(exu_result_valid_m_0_1_1_0_Z)
);
defparam exu_result_valid_m_0_1_1_0.INIT=16'h7530;
// @31:11282
  CFG4 exu_result_validsel_3_N_2L1 (
	.A(alu_operand1_mux_sel_i[1]),
	.B(exu_operand_gpr_rs2_valid),
	.C(exu_operand_immediate_valid),
	.D(alu_operand1_mux_sel_i[0]),
	.Y(exu_result_validsel_3_N_2L1_Z)
);
defparam exu_result_validsel_3_N_2L1.INIT=16'h0511;
// @31:11282
  CFG4 exu_result_validsel_3 (
	.A(alu_operand0_mux_sel_i_0),
	.B(exu_operand_immediate_valid),
	.C(exu_result_validsel_3_N_2L1_Z),
	.D(exu_operand_gpr_rs1_valid),
	.Y(exu_result_validsel_3_Z)
);
defparam exu_result_validsel_3.INIT=16'h0D08;
// @31:11282
  CFG4 exu_result_valid_m_0 (
	.A(exu_result_valid_m_0_1_Z),
	.B(exu_result_valid_0_sn_N_6),
	.C(N_444),
	.D(exu_result_validsel_3_Z),
	.Y(exu_result_valid)
);
defparam exu_result_valid_m_0.INIT=16'hD1C0;
// @31:11244
  CFG4 \lsu_align_result_96[13]  (
	.A(shifter_unit_op_sel_i[0]),
	.B(lsu_align_result_96_1_Z[13]),
	.C(lsu_align_result_95_2_Z[13]),
	.D(shifter_unit_op_sel_i[1]),
	.Y(lsu_align_result[13])
);
defparam \lsu_align_result_96[13] .INIT=16'h7288;
// @31:11244
  CFG4 \lsu_align_result_96_1[13]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_15_13),
	.C(shifter_unit_op_sel_i[1]),
	.D(lsu_align_result_95_2_0_Z[13]),
	.Y(lsu_align_result_96_1_Z[13])
);
defparam \lsu_align_result_96_1[13] .INIT=16'h04F4;
// @31:11028
  CFG3 exu_result_valid_m_0_1_RNO (
	.A(un5_start_div),
	.B(start_mul_3),
	.C(un1_exu_alu_result190_1_Z),
	.Y(un1_exu_alu_result190_1_0)
);
defparam exu_result_valid_m_0_1_RNO.INIT=8'hEF;
// @31:11028
  CFG4 un1_exu_alu_result190_1 (
	.A(alu_op_sel_i[1]),
	.B(m4_0_Z),
	.C(alu_op_sel_i[4]),
	.D(alu_op_sel_i[3]),
	.Y(un1_exu_alu_result190_1_Z)
);
defparam un1_exu_alu_result190_1.INIT=16'h03FB;
// @31:10978
  CFG4 exu_shifter_places_valid_2 (
	.A(shifter_unit_places_sel_i[1]),
	.B(shifter_unit_places_sel_i[0]),
	.C(exu_shifter_places_valid_2_1_Z),
	.D(exu_operand_gpr_rs1_valid),
	.Y(N_1072)
);
defparam exu_shifter_places_valid_2.INIT=16'hE080;
// @31:10978
  CFG4 exu_shifter_places_valid_2_1 (
	.A(exu_operand_immediate_valid),
	.B(shifter_unit_places_sel_i[1]),
	.C(shifter_unit_places_sel_i[0]),
	.D(shifter_unit_places_sel_i[2]),
	.Y(exu_shifter_places_valid_2_1_Z)
);
defparam exu_shifter_places_valid_2_1.INIT=16'h00E8;
// @31:11244
  CFG4 \lsu_align_result_95_2_0[13]  (
	.A(exu_shifter_operand[31]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_51_0),
	.D(lsu_align_result_95_1_0_Z[13]),
	.Y(lsu_align_result_95_2_0_Z[13])
);
defparam \lsu_align_result_95_2_0[13] .INIT=16'hF388;
// @31:11244
  CFG3 \lsu_align_result_95_1_0[13]  (
	.A(lsu_align_result_78_1_Z),
	.B(N_1677),
	.C(exu_shifter_places[4]),
	.Y(lsu_align_result_95_1_0_Z[13])
);
defparam \lsu_align_result_95_1_0[13] .INIT=8'hAC;
// @31:11244
  CFG3 \lsu_align_result_95_2[13]  (
	.A(lsu_align_result_95_1_Z[13]),
	.B(exu_shifter_places[4]),
	.C(N_1693),
	.Y(lsu_align_result_95_2_Z[13])
);
defparam \lsu_align_result_95_2[13] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_95_1[13]  (
	.A(lsu_align_result_78_1_Z),
	.B(N_1677),
	.C(exu_shifter_places[4]),
	.Y(lsu_align_result_95_1_Z[13])
);
defparam \lsu_align_result_95_1[13] .INIT=8'hAC;
// @31:11244
  CFG3 \lsu_align_result_95[29]  (
	.A(N_3229_2),
	.B(exu_shifter_places[4]),
	.C(N_1693),
	.Y(N_3229)
);
defparam \lsu_align_result_95[29] .INIT=8'hBA;
// @31:11282
  CFG3 \exu_result_2[27]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[27]),
	.Y(exu_result_2_Z[27])
);
defparam \exu_result_2[27] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[25]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[25]),
	.Y(exu_result_2_Z[25])
);
defparam \exu_result_2[25] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[11]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[11]),
	.Y(exu_result_2_Z[11])
);
defparam \exu_result_2[11] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[9]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[9]),
	.Y(exu_result_2_Z[9])
);
defparam \exu_result_2[9] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[13]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[13]),
	.Y(exu_result_2_Z[13])
);
defparam \exu_result_2[13] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[7]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[7]),
	.Y(exu_result_2_Z[7])
);
defparam \exu_result_2[7] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[5]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[5]),
	.Y(exu_result_2_Z[5])
);
defparam \exu_result_2[5] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[3]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[3]),
	.Y(exu_result_2_Z[3])
);
defparam \exu_result_2[3] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[1]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[1]),
	.Y(exu_result_2_Z[1])
);
defparam \exu_result_2[1] .INIT=8'h80;
// @31:11775
  CFG2 un1_next_exu_result_reg_int4_228_2 (
	.A(alu_op_sel_i[2]),
	.B(alu_op_sel_i[3]),
	.Y(un1_next_exu_result_reg_int4_228_2_Z)
);
defparam un1_next_exu_result_reg_int4_228_2.INIT=4'h7;
// @31:11775
  CFG2 \gen_reg_macc.valid_result_0_0  (
	.A(resetn),
	.B(mul_finish),
	.Y(valid_result_0_0)
);
defparam \gen_reg_macc.valid_result_0_0 .INIT=4'h2;
// @31:11028
  CFG2 m21_1 (
	.A(alu_op_sel_i[0]),
	.B(alu_op_sel_i[2]),
	.Y(m21_1_Z)
);
defparam m21_1.INIT=4'h4;
// @31:11028
  CFG2 \fast_mul.un5_start_mul_0_RNO  (
	.A(alu_op_sel_i[0]),
	.B(alu_op_sel_i[2]),
	.Y(m45_0)
);
defparam \fast_mul.un5_start_mul_0_RNO .INIT=4'h2;
// @31:11028
  CFG2 m4_0 (
	.A(alu_op_sel_i[0]),
	.B(alu_op_sel_i[2]),
	.Y(m4_0_Z)
);
defparam m4_0.INIT=4'h1;
// @31:11244
  CFG2 lsu_align_result_88 (
	.A(exu_shifter_places[1]),
	.B(exu_shifter_places[0]),
	.Y(lsu_align_result_88_1z)
);
defparam lsu_align_result_88.INIT=4'h1;
// @31:11434
  CFG2 un28_next_quotient_2 (
	.A(mul_div_cnt[0]),
	.B(mul_div_cnt[2]),
	.Y(un28_next_quotient_2_1z)
);
defparam un28_next_quotient_2.INIT=4'h1;
// @31:11422
  CFG2 \next_div_divisor_5[62]  (
	.A(next_div_divisor_5_RNO_S[62]),
	.B(div_ack),
	.Y(next_div_divisor_5_62)
);
defparam \next_div_divisor_5[62] .INIT=4'h2;
// @31:11783
  CFG2 \gen_reg_macc.un10_in_reg0_1  (
	.A(alu_op_sel_i[1]),
	.B(alu_op_sel_i[3]),
	.Y(un10_in_reg0_1)
);
defparam \gen_reg_macc.un10_in_reg0_1 .INIT=4'h4;
// @31:10799
  CFG2 \fast_mul.un11_start_mul_1  (
	.A(alu_op_sel_i[1]),
	.B(alu_op_sel_i[2]),
	.Y(un11_start_mul_1)
);
defparam \fast_mul.un11_start_mul_1 .INIT=4'h8;
// @31:11400
  CFG2 next_exu_result_reg_int4 (
	.A(update_result_reg),
	.B(exu_op_abort),
	.Y(next_exu_result_reg_int4_1z)
);
defparam next_exu_result_reg_int4.INIT=4'hE;
// @31:11422
  CFG2 \next_div_divisor_5[7]  (
	.A(div_ack),
	.B(div_divisor_7),
	.Y(next_div_divisor_5_7)
);
defparam \next_div_divisor_5[7] .INIT=4'h8;
// @31:11293
  CFG2 exu_result_sn_m4 (
	.A(exu_result_mux_sel_i[0]),
	.B(exu_result_mux_sel_i[2]),
	.Y(exu_result_sn_N_6_mux)
);
defparam exu_result_sn_m4.INIT=4'h1;
// @31:11422
  CFG2 \next_div_divisor_5[0]  (
	.A(div_ack),
	.B(div_divisor_0),
	.Y(next_div_divisor_5_0)
);
defparam \next_div_divisor_5[0] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[1]  (
	.A(div_ack),
	.B(div_divisor_1),
	.Y(next_div_divisor_5_1)
);
defparam \next_div_divisor_5[1] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[2]  (
	.A(div_ack),
	.B(div_divisor_2),
	.Y(next_div_divisor_5_2)
);
defparam \next_div_divisor_5[2] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[3]  (
	.A(div_ack),
	.B(div_divisor_3),
	.Y(next_div_divisor_5_3)
);
defparam \next_div_divisor_5[3] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[16]  (
	.A(div_ack),
	.B(div_divisor_16),
	.Y(next_div_divisor_5_16)
);
defparam \next_div_divisor_5[16] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[17]  (
	.A(div_ack),
	.B(div_divisor_17),
	.Y(next_div_divisor_5_17)
);
defparam \next_div_divisor_5[17] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[18]  (
	.A(div_ack),
	.B(div_divisor_18),
	.Y(next_div_divisor_5_18)
);
defparam \next_div_divisor_5[18] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[19]  (
	.A(div_ack),
	.B(div_divisor_19),
	.Y(next_div_divisor_5_19)
);
defparam \next_div_divisor_5[19] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[20]  (
	.A(div_ack),
	.B(div_divisor_20),
	.Y(next_div_divisor_5_20)
);
defparam \next_div_divisor_5[20] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[21]  (
	.A(div_ack),
	.B(div_divisor_21),
	.Y(next_div_divisor_5_21)
);
defparam \next_div_divisor_5[21] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[22]  (
	.A(div_ack),
	.B(div_divisor_22),
	.Y(next_div_divisor_5_22)
);
defparam \next_div_divisor_5[22] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[23]  (
	.A(div_ack),
	.B(div_divisor_23),
	.Y(next_div_divisor_5_23)
);
defparam \next_div_divisor_5[23] .INIT=4'h8;
// @31:11232
  CFG2 \exu_shifter_places_cnst_0_a4_RNO[3]  (
	.A(exu_operand_gpr_rs1[0]),
	.B(exu_operand_immediate[0]),
	.Y(addr_shift_bits[0])
);
defparam \exu_shifter_places_cnst_0_a4_RNO[3] .INIT=4'h6;
// @31:11434
  CFG2 un21_next_quotient_2 (
	.A(mul_div_cnt[4]),
	.B(mul_div_cnt[1]),
	.Y(un21_next_quotient_2_1z)
);
defparam un21_next_quotient_2.INIT=4'h2;
// @31:11434
  CFG2 un21_next_quotient_1 (
	.A(mul_div_cnt[3]),
	.B(mul_div_cnt[0]),
	.Y(un21_next_quotient_1_1z)
);
defparam un21_next_quotient_1.INIT=4'h8;
// @31:11434
  CFG2 un20_next_quotient_1 (
	.A(mul_div_cnt[3]),
	.B(mul_div_cnt[1]),
	.Y(un20_next_quotient_1_1z)
);
defparam un20_next_quotient_1.INIT=4'h8;
// @31:11434
  CFG2 un18_next_quotient_2 (
	.A(mul_div_cnt[4]),
	.B(mul_div_cnt[0]),
	.Y(un18_next_quotient_2_1z)
);
defparam un18_next_quotient_2.INIT=4'h2;
// @31:11434
  CFG2 un17_next_quotient_1 (
	.A(mul_div_cnt[0]),
	.B(mul_div_cnt[2]),
	.Y(un17_next_quotient_1_1z)
);
defparam un17_next_quotient_1.INIT=4'h8;
// @31:11434
  CFG2 un16_next_quotient_2 (
	.A(mul_div_cnt[4]),
	.B(mul_div_cnt[3]),
	.Y(un16_next_quotient_2_1z)
);
defparam un16_next_quotient_2.INIT=4'h8;
// @31:11434
  CFG2 un41_next_quotient_2 (
	.A(mul_div_cnt[3]),
	.B(mul_div_cnt[1]),
	.Y(un41_next_quotient_2_1z)
);
defparam un41_next_quotient_2.INIT=4'h1;
// @31:11244
  CFG2 lsu_align_result_78 (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.Y(lsu_align_result_78_1z)
);
defparam lsu_align_result_78.INIT=4'h1;
// @31:11244
  CFG2 lsu_align_result_94 (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.Y(lsu_align_result_94_1z)
);
defparam lsu_align_result_94.INIT=4'h1;
// @31:11422
  CFG2 \next_div_divisor_5[30]  (
	.A(div_ack),
	.B(div_divisor_30),
	.Y(next_div_divisor_5_30)
);
defparam \next_div_divisor_5[30] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[29]  (
	.A(div_ack),
	.B(div_divisor_29),
	.Y(next_div_divisor_5_29)
);
defparam \next_div_divisor_5[29] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[28]  (
	.A(div_ack),
	.B(div_divisor_28),
	.Y(next_div_divisor_5_28)
);
defparam \next_div_divisor_5[28] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[27]  (
	.A(div_ack),
	.B(div_divisor_27),
	.Y(next_div_divisor_5_27)
);
defparam \next_div_divisor_5[27] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[26]  (
	.A(div_ack),
	.B(div_divisor_26),
	.Y(next_div_divisor_5_26)
);
defparam \next_div_divisor_5[26] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[25]  (
	.A(div_ack),
	.B(div_divisor_25),
	.Y(next_div_divisor_5_25)
);
defparam \next_div_divisor_5[25] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[24]  (
	.A(div_ack),
	.B(div_divisor_24),
	.Y(next_div_divisor_5_24)
);
defparam \next_div_divisor_5[24] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[15]  (
	.A(div_ack),
	.B(div_divisor_15),
	.Y(next_div_divisor_5_15)
);
defparam \next_div_divisor_5[15] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[14]  (
	.A(div_ack),
	.B(div_divisor_14),
	.Y(next_div_divisor_5_14)
);
defparam \next_div_divisor_5[14] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[13]  (
	.A(div_ack),
	.B(div_divisor_13),
	.Y(next_div_divisor_5_13)
);
defparam \next_div_divisor_5[13] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[12]  (
	.A(div_ack),
	.B(div_divisor_12),
	.Y(next_div_divisor_5_12)
);
defparam \next_div_divisor_5[12] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[11]  (
	.A(div_ack),
	.B(div_divisor_11),
	.Y(next_div_divisor_5_11)
);
defparam \next_div_divisor_5[11] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[10]  (
	.A(div_ack),
	.B(div_divisor_10),
	.Y(next_div_divisor_5_10)
);
defparam \next_div_divisor_5[10] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[9]  (
	.A(div_ack),
	.B(div_divisor_9),
	.Y(next_div_divisor_5_9)
);
defparam \next_div_divisor_5[9] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[8]  (
	.A(div_ack),
	.B(div_divisor_8),
	.Y(next_div_divisor_5_8)
);
defparam \next_div_divisor_5[8] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[6]  (
	.A(div_ack),
	.B(div_divisor_6),
	.Y(next_div_divisor_5_6)
);
defparam \next_div_divisor_5[6] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[5]  (
	.A(div_ack),
	.B(div_divisor_5),
	.Y(next_div_divisor_5_5)
);
defparam \next_div_divisor_5[5] .INIT=4'h8;
// @31:11422
  CFG2 \next_div_divisor_5[4]  (
	.A(div_ack),
	.B(div_divisor_4),
	.Y(next_div_divisor_5_4)
);
defparam \next_div_divisor_5[4] .INIT=4'h8;
// @31:11434
  CFG2 un16_next_quotient_1 (
	.A(mul_div_cnt[2]),
	.B(mul_div_cnt[1]),
	.Y(un16_next_quotient_1_1z)
);
defparam un16_next_quotient_1.INIT=4'h8;
// @31:11434
  CFG2 un29_next_quotient_2 (
	.A(mul_div_cnt[2]),
	.B(mul_div_cnt[1]),
	.Y(un29_next_quotient_2_1z)
);
defparam un29_next_quotient_2.INIT=4'h1;
// @31:11434
  CFG2 un22_next_quotient_2 (
	.A(mul_div_cnt[0]),
	.B(mul_div_cnt[1]),
	.Y(un22_next_quotient_2_1z)
);
defparam un22_next_quotient_2.INIT=4'h1;
// @31:11434
  CFG2 un15_next_quotient_2 (
	.A(mul_div_cnt[3]),
	.B(mul_div_cnt[2]),
	.Y(un15_next_quotient_2_1z)
);
defparam un15_next_quotient_2.INIT=4'h8;
// @31:11434
  CFG2 un15_next_quotient_1 (
	.A(mul_div_cnt[0]),
	.B(mul_div_cnt[1]),
	.Y(un15_next_quotient_1_1z)
);
defparam un15_next_quotient_1.INIT=4'h8;
// @31:10892
  CFG3 exu_alu_operand0_valid_u (
	.A(exu_operand_gpr_rs1_valid),
	.B(exu_operand_immediate_valid),
	.C(alu_operand0_mux_sel_i_0),
	.Y(exu_alu_operand0_valid)
);
defparam exu_alu_operand0_valid_u.INIT=8'hCA;
// @31:11422
  CFG3 \next_div_divisor_5[58]  (
	.A(div_divisor_58),
	.B(div_ack),
	.C(un1_exu_alu_operand0_1_v_RNIS9F6S41_S_0),
	.Y(next_div_divisor_5_58)
);
defparam \next_div_divisor_5[58] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[42]  (
	.A(div_divisor_42),
	.B(div_ack),
	.C(un1_exu_alu_operand0_1_v_RNIOT4V6G_S_0),
	.Y(next_div_divisor_5_42)
);
defparam \next_div_divisor_5[42] .INIT=8'hB8;
// @31:10914
  CFG3 \exu_alu_operand1_0[0]  (
	.A(exu_operand_immediate[0]),
	.B(alu_operand1_mux_sel_i[0]),
	.C(exu_operand_gpr_rs2[0]),
	.Y(N_488)
);
defparam \exu_alu_operand1_0[0] .INIT=8'hB8;
// @31:10914
  CFG3 \exu_alu_operand1_0[31]  (
	.A(exu_operand_immediate[31]),
	.B(exu_operand_gpr_rs2[31]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_519)
);
defparam \exu_alu_operand1_0[31] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[30]  (
	.A(exu_operand_immediate[30]),
	.B(exu_operand_gpr_rs2[30]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_518)
);
defparam \exu_alu_operand1_0[30] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[29]  (
	.A(exu_operand_immediate[29]),
	.B(exu_operand_gpr_rs2[29]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_517)
);
defparam \exu_alu_operand1_0[29] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[28]  (
	.A(exu_operand_immediate[28]),
	.B(exu_operand_gpr_rs2[28]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_516)
);
defparam \exu_alu_operand1_0[28] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[27]  (
	.A(exu_operand_immediate[27]),
	.B(exu_operand_gpr_rs2[27]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_515)
);
defparam \exu_alu_operand1_0[27] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[26]  (
	.A(exu_operand_immediate[26]),
	.B(exu_operand_gpr_rs2[26]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_514)
);
defparam \exu_alu_operand1_0[26] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[25]  (
	.A(exu_operand_immediate[25]),
	.B(exu_operand_gpr_rs2[25]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_513)
);
defparam \exu_alu_operand1_0[25] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[24]  (
	.A(exu_operand_immediate[24]),
	.B(exu_operand_gpr_rs2[24]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_512)
);
defparam \exu_alu_operand1_0[24] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[21]  (
	.A(exu_operand_immediate[21]),
	.B(exu_operand_gpr_rs2[21]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_509)
);
defparam \exu_alu_operand1_0[21] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[20]  (
	.A(exu_operand_immediate[20]),
	.B(exu_operand_gpr_rs2[20]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_508)
);
defparam \exu_alu_operand1_0[20] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[19]  (
	.A(exu_operand_immediate[19]),
	.B(exu_operand_gpr_rs2[19]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_507)
);
defparam \exu_alu_operand1_0[19] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[18]  (
	.A(exu_operand_immediate[18]),
	.B(exu_operand_gpr_rs2[18]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_506)
);
defparam \exu_alu_operand1_0[18] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[17]  (
	.A(exu_operand_immediate[17]),
	.B(exu_operand_gpr_rs2[17]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_505)
);
defparam \exu_alu_operand1_0[17] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[16]  (
	.A(exu_operand_immediate[16]),
	.B(exu_operand_gpr_rs2[16]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_504)
);
defparam \exu_alu_operand1_0[16] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[15]  (
	.A(exu_operand_immediate[15]),
	.B(exu_operand_gpr_rs2[15]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_503)
);
defparam \exu_alu_operand1_0[15] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[14]  (
	.A(exu_operand_immediate[14]),
	.B(exu_operand_gpr_rs2[14]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_502)
);
defparam \exu_alu_operand1_0[14] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[13]  (
	.A(exu_operand_immediate[13]),
	.B(exu_operand_gpr_rs2[13]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_501)
);
defparam \exu_alu_operand1_0[13] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[12]  (
	.A(exu_operand_immediate[12]),
	.B(exu_operand_gpr_rs2[12]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_500)
);
defparam \exu_alu_operand1_0[12] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[11]  (
	.A(exu_operand_immediate[11]),
	.B(exu_operand_gpr_rs2[11]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_499)
);
defparam \exu_alu_operand1_0[11] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[10]  (
	.A(exu_operand_immediate[10]),
	.B(exu_operand_gpr_rs2[10]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_498)
);
defparam \exu_alu_operand1_0[10] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[8]  (
	.A(exu_operand_immediate[8]),
	.B(exu_operand_gpr_rs2[8]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_496)
);
defparam \exu_alu_operand1_0[8] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[7]  (
	.A(exu_operand_immediate[7]),
	.B(exu_operand_gpr_rs2[7]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_495)
);
defparam \exu_alu_operand1_0[7] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[6]  (
	.A(exu_operand_immediate[6]),
	.B(exu_operand_gpr_rs2[6]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_494)
);
defparam \exu_alu_operand1_0[6] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[4]  (
	.A(exu_operand_immediate[4]),
	.B(exu_operand_gpr_rs2[4]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_492)
);
defparam \exu_alu_operand1_0[4] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[3]  (
	.A(exu_operand_immediate[3]),
	.B(exu_operand_gpr_rs2[3]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_491)
);
defparam \exu_alu_operand1_0[3] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[23]  (
	.A(exu_operand_immediate[23]),
	.B(exu_operand_gpr_rs2[23]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_511)
);
defparam \exu_alu_operand1_0[23] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[22]  (
	.A(exu_operand_immediate[22]),
	.B(exu_operand_gpr_rs2[22]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_510)
);
defparam \exu_alu_operand1_0[22] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[9]  (
	.A(exu_operand_immediate[9]),
	.B(exu_operand_gpr_rs2[9]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_497)
);
defparam \exu_alu_operand1_0[9] .INIT=8'hAC;
// @31:10914
  CFG3 \exu_alu_operand1_0[5]  (
	.A(exu_operand_immediate[5]),
	.B(exu_operand_gpr_rs2[5]),
	.C(alu_operand1_mux_sel_i[0]),
	.Y(N_493)
);
defparam \exu_alu_operand1_0[5] .INIT=8'hAC;
// @31:10978
  CFG4 \exu_shifter_places_cnst_0_a4[3]  (
	.A(addr_shift_bits[0]),
	.B(shifter_unit_places_sel_i[1]),
	.C(shifter_unit_places_sel_i[0]),
	.D(shifter_unit_places_sel_i[2]),
	.Y(exu_shifter_places_cnst[3])
);
defparam \exu_shifter_places_cnst_0_a4[3] .INIT=16'h0020;
// @31:11232
  CFG4 \exu_shifter_places_cnst_i_RNO[4]  (
	.A(exu_operand_immediate[0]),
	.B(exu_operand_immediate[1]),
	.C(exu_operand_gpr_rs1[1]),
	.D(exu_operand_gpr_rs1[0]),
	.Y(addr_shift_bits[1])
);
defparam \exu_shifter_places_cnst_i_RNO[4] .INIT=16'h963C;
// @31:10996
  CFG3 exu_shifter_places57 (
	.A(shifter_unit_places_sel_i[0]),
	.B(shifter_unit_places_sel_i[2]),
	.C(shifter_unit_places_sel_i[1]),
	.Y(exu_shifter_places57_Z)
);
defparam exu_shifter_places57.INIT=8'h04;
// @31:11001
  CFG3 exu_shifter_places58 (
	.A(shifter_unit_places_sel_i[0]),
	.B(shifter_unit_places_sel_i[2]),
	.C(shifter_unit_places_sel_i[1]),
	.Y(exu_shifter_places58_Z)
);
defparam exu_shifter_places58.INIT=8'h40;
// @31:11283
  CFG3 exu_result_sn_m2 (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_mux_sel_i[2]),
	.C(exu_result_mux_sel_i[0]),
	.Y(exu_result_sn_N_7_mux)
);
defparam exu_result_sn_m2.INIT=8'h80;
// @31:11244
  CFG3 lsu_align_result_78_1 (
	.A(exu_shifter_places[1]),
	.B(exu_shifter_places[3]),
	.C(exu_shifter_places[2]),
	.Y(lsu_align_result_78_1_Z)
);
defparam lsu_align_result_78_1.INIT=8'h01;
// @31:11282
  CFG3 exu_result_valid_0_sn_m5 (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_mux_sel_i[2]),
	.C(exu_result_mux_sel_i[0]),
	.Y(exu_result_valid_0_sn_N_6)
);
defparam exu_result_valid_0_sn_m5.INIT=8'h82;
// @31:11028
  CFG3 m17 (
	.A(alu_op_sel_i[4]),
	.B(alu_op_sel_i[3]),
	.C(alu_op_sel_i[2]),
	.Y(un5_start_div)
);
defparam m17.INIT=8'h40;
// @31:11058
  CFG2 \exu_alu_result_8[12]  (
	.A(exu_alu_operand1[12]),
	.B(exu_alu_operand0[12]),
	.Y(exu_alu_result_8_Z[12])
);
defparam \exu_alu_result_8[12] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[13]  (
	.A(exu_alu_operand1[13]),
	.B(exu_alu_operand0[13]),
	.Y(exu_alu_result_8_Z[13])
);
defparam \exu_alu_result_8[13] .INIT=4'hE;
// @31:11065
  CFG2 \exu_alu_result_10[6]  (
	.A(exu_alu_operand1[6]),
	.B(exu_alu_operand0[6]),
	.Y(exu_alu_result_10_Z[6])
);
defparam \exu_alu_result_10[6] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[13]  (
	.A(exu_alu_operand1[13]),
	.B(exu_alu_operand0[13]),
	.Y(exu_alu_result_10_Z[13])
);
defparam \exu_alu_result_10[13] .INIT=4'h8;
// @31:11051
  CFG3 \exu_alu_result_6[12]  (
	.A(N_500),
	.B(exu_alu_operand0[12]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[12])
);
defparam \exu_alu_result_6[12] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[13]  (
	.A(N_501),
	.B(exu_alu_operand0[13]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[13])
);
defparam \exu_alu_result_6[13] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[26]  (
	.A(N_514),
	.B(exu_alu_operand0[26]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[26])
);
defparam \exu_alu_result_6[26] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[27]  (
	.A(N_515),
	.B(exu_alu_operand0[27]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[27])
);
defparam \exu_alu_result_6[27] .INIT=8'hC6;
// @31:11058
  CFG2 \exu_alu_result_8[29]  (
	.A(exu_alu_operand1[29]),
	.B(exu_alu_operand0[29]),
	.Y(exu_alu_result_8_Z[29])
);
defparam \exu_alu_result_8[29] .INIT=4'hE;
// @31:11065
  CFG3 \exu_alu_result_10[0]  (
	.A(N_488),
	.B(exu_alu_operand0[0]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_10_Z[0])
);
defparam \exu_alu_result_10[0] .INIT=8'h08;
// @31:11065
  CFG2 \exu_alu_result_10[29]  (
	.A(exu_alu_operand1[29]),
	.B(exu_alu_operand0[29]),
	.Y(exu_alu_result_10_Z[29])
);
defparam \exu_alu_result_10[29] .INIT=4'h8;
// @31:11028
  CFG3 exu_alu_result_sn_m11 (
	.A(alu_op_sel_i[3]),
	.B(alu_op_sel_i[1]),
	.C(alu_op_sel_i[0]),
	.Y(exu_alu_result_sn_N_12)
);
defparam exu_alu_result_sn_m11.INIT=8'h14;
// @31:11051
  CFG3 \exu_alu_result_6[29]  (
	.A(N_517),
	.B(exu_alu_operand0[29]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[29])
);
defparam \exu_alu_result_6[29] .INIT=8'hC6;
// @31:11058
  CFG2 \exu_alu_result_8[14]  (
	.A(exu_alu_operand1[14]),
	.B(exu_alu_operand0[14]),
	.Y(exu_alu_result_8_Z[14])
);
defparam \exu_alu_result_8[14] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[24]  (
	.A(exu_alu_operand1[24]),
	.B(exu_alu_operand0[24]),
	.Y(exu_alu_result_8_Z[24])
);
defparam \exu_alu_result_8[24] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[28]  (
	.A(exu_alu_operand1[28]),
	.B(exu_alu_operand0[28]),
	.Y(exu_alu_result_8_Z[28])
);
defparam \exu_alu_result_8[28] .INIT=4'hE;
// @31:11065
  CFG2 \exu_alu_result_10[10]  (
	.A(exu_alu_operand1[10]),
	.B(exu_alu_operand0[10]),
	.Y(exu_alu_result_10_Z[10])
);
defparam \exu_alu_result_10[10] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[14]  (
	.A(exu_alu_operand1[14]),
	.B(exu_alu_operand0[14]),
	.Y(exu_alu_result_10_Z[14])
);
defparam \exu_alu_result_10[14] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[24]  (
	.A(exu_alu_operand1[24]),
	.B(exu_alu_operand0[24]),
	.Y(exu_alu_result_10_Z[24])
);
defparam \exu_alu_result_10[24] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[28]  (
	.A(exu_alu_operand1[28]),
	.B(exu_alu_operand0[28]),
	.Y(exu_alu_result_10_Z[28])
);
defparam \exu_alu_result_10[28] .INIT=4'h8;
// @31:11051
  CFG3 \exu_alu_result_6[28]  (
	.A(N_516),
	.B(exu_alu_operand0[28]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[28])
);
defparam \exu_alu_result_6[28] .INIT=8'hC6;
// @31:10914
  CFG4 exu_alu_operand1_valid_u (
	.A(alu_operand1_mux_sel_i[1]),
	.B(exu_operand_gpr_rs2_valid),
	.C(exu_operand_immediate_valid),
	.D(alu_operand1_mux_sel_i[0]),
	.Y(exu_alu_operand1_valid)
);
defparam exu_alu_operand1_valid_u.INIT=16'hFAEE;
// @31:10978
  CFG4 \exu_shifter_places_cZ[2]  (
	.A(exu_operand_gpr_rs2[2]),
	.B(exu_operand_immediate[2]),
	.C(exu_shifter_places58_Z),
	.D(exu_shifter_places57_Z),
	.Y(exu_shifter_places[2])
);
defparam \exu_shifter_places_cZ[2] .INIT=16'hCAC0;
// @31:10978
  CFG4 \exu_shifter_places_cZ[1]  (
	.A(exu_operand_gpr_rs2[1]),
	.B(exu_operand_immediate[1]),
	.C(exu_shifter_places57_Z),
	.D(exu_shifter_places58_Z),
	.Y(exu_shifter_places[1])
);
defparam \exu_shifter_places_cZ[1] .INIT=16'hCCA0;
// @31:10978
  CFG4 \exu_shifter_places_cZ[0]  (
	.A(exu_operand_gpr_rs2[0]),
	.B(exu_operand_immediate[0]),
	.C(exu_shifter_places57_Z),
	.D(exu_shifter_places58_Z),
	.Y(exu_shifter_places[0])
);
defparam \exu_shifter_places_cZ[0] .INIT=16'hCCA0;
// @31:10951
  CFG4 exu_shifter_operand_valid_3 (
	.A(shifter_operand_sel_i[1]),
	.B(shifter_operand_sel_i[0]),
	.C(exu_operand_gpr_rs2_valid),
	.D(exu_operand_gpr_rs1_valid),
	.Y(exu_shifter_operand_valid)
);
defparam exu_shifter_operand_valid_3.INIT=16'h7531;
// @31:10951
  CFG4 \exu_shifter_operand_3[3]  (
	.A(exu_operand_gpr_rs2[3]),
	.B(exu_operand_gpr_rs1[3]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[3])
);
defparam \exu_shifter_operand_3[3] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[1]  (
	.A(exu_operand_gpr_rs2[1]),
	.B(exu_operand_gpr_rs1[1]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[1])
);
defparam \exu_shifter_operand_3[1] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[0]  (
	.A(exu_operand_gpr_rs2[0]),
	.B(exu_operand_gpr_rs1[0]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[0])
);
defparam \exu_shifter_operand_3[0] .INIT=16'h0CA0;
// @31:11051
  CFG3 \exu_alu_result_6[31]  (
	.A(N_519),
	.B(exu_alu_operand0[31]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[31])
);
defparam \exu_alu_result_6[31] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[30]  (
	.A(N_518),
	.B(exu_alu_operand0[30]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[30])
);
defparam \exu_alu_result_6[30] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[25]  (
	.A(N_513),
	.B(exu_alu_operand0[25]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[25])
);
defparam \exu_alu_result_6[25] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[24]  (
	.A(N_512),
	.B(exu_alu_operand0[24]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[24])
);
defparam \exu_alu_result_6[24] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[22]  (
	.A(N_510),
	.B(exu_alu_operand0[22]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[22])
);
defparam \exu_alu_result_6[22] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[21]  (
	.A(N_509),
	.B(exu_alu_operand0[21]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[21])
);
defparam \exu_alu_result_6[21] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[20]  (
	.A(N_508),
	.B(exu_alu_operand0[20]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[20])
);
defparam \exu_alu_result_6[20] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[19]  (
	.A(N_507),
	.B(exu_alu_operand0[19]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[19])
);
defparam \exu_alu_result_6[19] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[18]  (
	.A(N_506),
	.B(exu_alu_operand0[18]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[18])
);
defparam \exu_alu_result_6[18] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[17]  (
	.A(N_505),
	.B(exu_alu_operand0[17]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[17])
);
defparam \exu_alu_result_6[17] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[16]  (
	.A(N_504),
	.B(exu_alu_operand0[16]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[16])
);
defparam \exu_alu_result_6[16] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[15]  (
	.A(N_503),
	.B(exu_alu_operand0[15]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[15])
);
defparam \exu_alu_result_6[15] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[14]  (
	.A(N_502),
	.B(exu_alu_operand0[14]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[14])
);
defparam \exu_alu_result_6[14] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[11]  (
	.A(N_499),
	.B(exu_alu_operand0[11]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[11])
);
defparam \exu_alu_result_6[11] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[10]  (
	.A(N_498),
	.B(exu_alu_operand0[10]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[10])
);
defparam \exu_alu_result_6[10] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[9]  (
	.A(N_497),
	.B(exu_alu_operand0[9]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[9])
);
defparam \exu_alu_result_6[9] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[8]  (
	.A(N_496),
	.B(exu_alu_operand0[8]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[8])
);
defparam \exu_alu_result_6[8] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[7]  (
	.A(N_495),
	.B(exu_alu_operand0[7]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[7])
);
defparam \exu_alu_result_6[7] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[6]  (
	.A(N_494),
	.B(exu_alu_operand0[6]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[6])
);
defparam \exu_alu_result_6[6] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[4]  (
	.A(N_492),
	.B(exu_alu_operand0[4]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[4])
);
defparam \exu_alu_result_6[4] .INIT=8'hC6;
// @31:11051
  CFG3 \exu_alu_result_6[3]  (
	.A(N_491),
	.B(exu_alu_operand0[3]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[3])
);
defparam \exu_alu_result_6[3] .INIT=8'hC6;
// @31:10951
  CFG4 \exu_shifter_operand_3[31]  (
	.A(exu_operand_gpr_rs2[31]),
	.B(exu_operand_gpr_rs1[31]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[31])
);
defparam \exu_shifter_operand_3[31] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[30]  (
	.A(exu_operand_gpr_rs2[30]),
	.B(exu_operand_gpr_rs1[30]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[30])
);
defparam \exu_shifter_operand_3[30] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[29]  (
	.A(exu_operand_gpr_rs2[29]),
	.B(exu_operand_gpr_rs1[29]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[29])
);
defparam \exu_shifter_operand_3[29] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[28]  (
	.A(exu_operand_gpr_rs2[28]),
	.B(exu_operand_gpr_rs1[28]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[28])
);
defparam \exu_shifter_operand_3[28] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[27]  (
	.A(exu_operand_gpr_rs2[27]),
	.B(exu_operand_gpr_rs1[27]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[27])
);
defparam \exu_shifter_operand_3[27] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[26]  (
	.A(exu_operand_gpr_rs2[26]),
	.B(exu_operand_gpr_rs1[26]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[26])
);
defparam \exu_shifter_operand_3[26] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[25]  (
	.A(exu_operand_gpr_rs2[25]),
	.B(exu_operand_gpr_rs1[25]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[25])
);
defparam \exu_shifter_operand_3[25] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[24]  (
	.A(exu_operand_gpr_rs2[24]),
	.B(exu_operand_gpr_rs1[24]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[24])
);
defparam \exu_shifter_operand_3[24] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[22]  (
	.A(exu_operand_gpr_rs2[22]),
	.B(exu_operand_gpr_rs1[22]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[22])
);
defparam \exu_shifter_operand_3[22] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[21]  (
	.A(exu_operand_gpr_rs2[21]),
	.B(exu_operand_gpr_rs1[21]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[21])
);
defparam \exu_shifter_operand_3[21] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[20]  (
	.A(exu_operand_gpr_rs2[20]),
	.B(exu_operand_gpr_rs1[20]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[20])
);
defparam \exu_shifter_operand_3[20] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[18]  (
	.A(exu_operand_gpr_rs2[18]),
	.B(exu_operand_gpr_rs1[18]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[18])
);
defparam \exu_shifter_operand_3[18] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[17]  (
	.A(exu_operand_gpr_rs2[17]),
	.B(exu_operand_gpr_rs1[17]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[17])
);
defparam \exu_shifter_operand_3[17] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[16]  (
	.A(exu_operand_gpr_rs2[16]),
	.B(exu_operand_gpr_rs1[16]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[16])
);
defparam \exu_shifter_operand_3[16] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[15]  (
	.A(exu_operand_gpr_rs2[15]),
	.B(exu_operand_gpr_rs1[15]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[15])
);
defparam \exu_shifter_operand_3[15] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[12]  (
	.A(exu_operand_gpr_rs2[12]),
	.B(exu_operand_gpr_rs1[12]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[12])
);
defparam \exu_shifter_operand_3[12] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[11]  (
	.A(exu_operand_gpr_rs2[11]),
	.B(exu_operand_gpr_rs1[11]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[11])
);
defparam \exu_shifter_operand_3[11] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[10]  (
	.A(exu_operand_gpr_rs2[10]),
	.B(exu_operand_gpr_rs1[10]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[10])
);
defparam \exu_shifter_operand_3[10] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[9]  (
	.A(exu_operand_gpr_rs2[9]),
	.B(exu_operand_gpr_rs1[9]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[9])
);
defparam \exu_shifter_operand_3[9] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[8]  (
	.A(exu_operand_gpr_rs2[8]),
	.B(exu_operand_gpr_rs1[8]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[8])
);
defparam \exu_shifter_operand_3[8] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[7]  (
	.A(exu_operand_gpr_rs2[7]),
	.B(exu_operand_gpr_rs1[7]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[7])
);
defparam \exu_shifter_operand_3[7] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[6]  (
	.A(exu_operand_gpr_rs2[6]),
	.B(exu_operand_gpr_rs1[6]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[6])
);
defparam \exu_shifter_operand_3[6] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[4]  (
	.A(exu_operand_gpr_rs2[4]),
	.B(exu_operand_gpr_rs1[4]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[4])
);
defparam \exu_shifter_operand_3[4] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[2]  (
	.A(exu_operand_gpr_rs2[2]),
	.B(exu_operand_gpr_rs1[2]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[2])
);
defparam \exu_shifter_operand_3[2] .INIT=16'h0CA0;
// @31:11065
  CFG2 \exu_alu_result_10[31]  (
	.A(exu_alu_operand1[31]),
	.B(exu_alu_operand0[31]),
	.Y(exu_alu_result_10_Z[31])
);
defparam \exu_alu_result_10[31] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[30]  (
	.A(exu_alu_operand1[30]),
	.B(exu_alu_operand0[30]),
	.Y(exu_alu_result_10_Z[30])
);
defparam \exu_alu_result_10[30] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[27]  (
	.A(exu_alu_operand1[27]),
	.B(exu_alu_operand0[27]),
	.Y(exu_alu_result_10_Z[27])
);
defparam \exu_alu_result_10[27] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[26]  (
	.A(exu_alu_operand1[26]),
	.B(exu_alu_operand0[26]),
	.Y(exu_alu_result_10_Z[26])
);
defparam \exu_alu_result_10[26] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[25]  (
	.A(exu_alu_operand1[25]),
	.B(exu_alu_operand0[25]),
	.Y(exu_alu_result_10_Z[25])
);
defparam \exu_alu_result_10[25] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[23]  (
	.A(exu_alu_operand1[23]),
	.B(exu_alu_operand0[23]),
	.Y(exu_alu_result_10_Z[23])
);
defparam \exu_alu_result_10[23] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[22]  (
	.A(exu_alu_operand1[22]),
	.B(exu_alu_operand0[22]),
	.Y(exu_alu_result_10_Z[22])
);
defparam \exu_alu_result_10[22] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[21]  (
	.A(exu_alu_operand1[21]),
	.B(exu_alu_operand0[21]),
	.Y(exu_alu_result_10_Z[21])
);
defparam \exu_alu_result_10[21] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[20]  (
	.A(exu_alu_operand1[20]),
	.B(exu_alu_operand0[20]),
	.Y(exu_alu_result_10_Z[20])
);
defparam \exu_alu_result_10[20] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[19]  (
	.A(exu_alu_operand1[19]),
	.B(exu_alu_operand0[19]),
	.Y(exu_alu_result_10_Z[19])
);
defparam \exu_alu_result_10[19] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[18]  (
	.A(exu_alu_operand1[18]),
	.B(exu_alu_operand0[18]),
	.Y(exu_alu_result_10_Z[18])
);
defparam \exu_alu_result_10[18] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[17]  (
	.A(exu_alu_operand1[17]),
	.B(exu_alu_operand0[17]),
	.Y(exu_alu_result_10_Z[17])
);
defparam \exu_alu_result_10[17] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[16]  (
	.A(exu_alu_operand1[16]),
	.B(exu_alu_operand0[16]),
	.Y(exu_alu_result_10_Z[16])
);
defparam \exu_alu_result_10[16] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[15]  (
	.A(exu_alu_operand1[15]),
	.B(exu_alu_operand0[15]),
	.Y(exu_alu_result_10_Z[15])
);
defparam \exu_alu_result_10[15] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[12]  (
	.A(exu_alu_operand1[12]),
	.B(exu_alu_operand0[12]),
	.Y(exu_alu_result_10_Z[12])
);
defparam \exu_alu_result_10[12] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[11]  (
	.A(exu_alu_operand1[11]),
	.B(exu_alu_operand0[11]),
	.Y(exu_alu_result_10_Z[11])
);
defparam \exu_alu_result_10[11] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[9]  (
	.A(exu_alu_operand1[9]),
	.B(exu_alu_operand0[9]),
	.Y(exu_alu_result_10_Z[9])
);
defparam \exu_alu_result_10[9] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[8]  (
	.A(exu_alu_operand1[8]),
	.B(exu_alu_operand0[8]),
	.Y(exu_alu_result_10_Z[8])
);
defparam \exu_alu_result_10[8] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[7]  (
	.A(exu_alu_operand1[7]),
	.B(exu_alu_operand0[7]),
	.Y(exu_alu_result_10_Z[7])
);
defparam \exu_alu_result_10[7] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[4]  (
	.A(exu_alu_operand1[4]),
	.B(exu_alu_operand0[4]),
	.Y(exu_alu_result_10_Z[4])
);
defparam \exu_alu_result_10[4] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[3]  (
	.A(exu_alu_operand1[3]),
	.B(exu_alu_operand0[3]),
	.Y(exu_alu_result_10_Z[3])
);
defparam \exu_alu_result_10[3] .INIT=4'h8;
// @31:11058
  CFG2 \exu_alu_result_8[31]  (
	.A(exu_alu_operand1[31]),
	.B(exu_alu_operand0[31]),
	.Y(exu_alu_result_8_Z[31])
);
defparam \exu_alu_result_8[31] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[30]  (
	.A(exu_alu_operand1[30]),
	.B(exu_alu_operand0[30]),
	.Y(exu_alu_result_8_Z[30])
);
defparam \exu_alu_result_8[30] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[27]  (
	.A(exu_alu_operand1[27]),
	.B(exu_alu_operand0[27]),
	.Y(exu_alu_result_8_Z[27])
);
defparam \exu_alu_result_8[27] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[26]  (
	.A(exu_alu_operand1[26]),
	.B(exu_alu_operand0[26]),
	.Y(exu_alu_result_8_Z[26])
);
defparam \exu_alu_result_8[26] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[25]  (
	.A(exu_alu_operand1[25]),
	.B(exu_alu_operand0[25]),
	.Y(exu_alu_result_8_Z[25])
);
defparam \exu_alu_result_8[25] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[23]  (
	.A(exu_alu_operand1[23]),
	.B(exu_alu_operand0[23]),
	.Y(exu_alu_result_8_Z[23])
);
defparam \exu_alu_result_8[23] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[22]  (
	.A(exu_alu_operand1[22]),
	.B(exu_alu_operand0[22]),
	.Y(exu_alu_result_8_Z[22])
);
defparam \exu_alu_result_8[22] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[21]  (
	.A(exu_alu_operand1[21]),
	.B(exu_alu_operand0[21]),
	.Y(exu_alu_result_8_Z[21])
);
defparam \exu_alu_result_8[21] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[20]  (
	.A(exu_alu_operand1[20]),
	.B(exu_alu_operand0[20]),
	.Y(exu_alu_result_8_Z[20])
);
defparam \exu_alu_result_8[20] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[19]  (
	.A(exu_alu_operand1[19]),
	.B(exu_alu_operand0[19]),
	.Y(exu_alu_result_8_Z[19])
);
defparam \exu_alu_result_8[19] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[18]  (
	.A(exu_alu_operand1[18]),
	.B(exu_alu_operand0[18]),
	.Y(exu_alu_result_8_Z[18])
);
defparam \exu_alu_result_8[18] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[17]  (
	.A(exu_alu_operand1[17]),
	.B(exu_alu_operand0[17]),
	.Y(exu_alu_result_8_Z[17])
);
defparam \exu_alu_result_8[17] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[16]  (
	.A(exu_alu_operand1[16]),
	.B(exu_alu_operand0[16]),
	.Y(exu_alu_result_8_Z[16])
);
defparam \exu_alu_result_8[16] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[15]  (
	.A(exu_alu_operand1[15]),
	.B(exu_alu_operand0[15]),
	.Y(exu_alu_result_8_Z[15])
);
defparam \exu_alu_result_8[15] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[11]  (
	.A(exu_alu_operand1[11]),
	.B(exu_alu_operand0[11]),
	.Y(exu_alu_result_8_Z[11])
);
defparam \exu_alu_result_8[11] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[10]  (
	.A(exu_alu_operand1[10]),
	.B(exu_alu_operand0[10]),
	.Y(exu_alu_result_8_Z[10])
);
defparam \exu_alu_result_8[10] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[9]  (
	.A(exu_alu_operand1[9]),
	.B(exu_alu_operand0[9]),
	.Y(exu_alu_result_8_Z[9])
);
defparam \exu_alu_result_8[9] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[8]  (
	.A(exu_alu_operand1[8]),
	.B(exu_alu_operand0[8]),
	.Y(exu_alu_result_8_Z[8])
);
defparam \exu_alu_result_8[8] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[7]  (
	.A(exu_alu_operand1[7]),
	.B(exu_alu_operand0[7]),
	.Y(exu_alu_result_8_Z[7])
);
defparam \exu_alu_result_8[7] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[6]  (
	.A(exu_alu_operand1[6]),
	.B(exu_alu_operand0[6]),
	.Y(exu_alu_result_8_Z[6])
);
defparam \exu_alu_result_8[6] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[4]  (
	.A(exu_alu_operand1[4]),
	.B(exu_alu_operand0[4]),
	.Y(exu_alu_result_8_Z[4])
);
defparam \exu_alu_result_8[4] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[3]  (
	.A(exu_alu_operand1[3]),
	.B(exu_alu_operand0[3]),
	.Y(exu_alu_result_8_Z[3])
);
defparam \exu_alu_result_8[3] .INIT=4'hE;
// @31:11051
  CFG3 \exu_alu_result_6[23]  (
	.A(N_511),
	.B(exu_alu_operand0[23]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[23])
);
defparam \exu_alu_result_6[23] .INIT=8'hC6;
// @31:10951
  CFG4 \exu_shifter_operand_3[23]  (
	.A(exu_operand_gpr_rs2[23]),
	.B(exu_operand_gpr_rs1[23]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[23])
);
defparam \exu_shifter_operand_3[23] .INIT=16'h0CA0;
// @31:11051
  CFG3 \exu_alu_result_6[5]  (
	.A(N_493),
	.B(exu_alu_operand0[5]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(exu_alu_result_6_Z[5])
);
defparam \exu_alu_result_6[5] .INIT=8'hC6;
// @31:10951
  CFG4 \exu_shifter_operand_3[19]  (
	.A(exu_operand_gpr_rs2[19]),
	.B(exu_operand_gpr_rs1[19]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[19])
);
defparam \exu_shifter_operand_3[19] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[14]  (
	.A(exu_operand_gpr_rs2[14]),
	.B(exu_operand_gpr_rs1[14]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[14])
);
defparam \exu_shifter_operand_3[14] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[13]  (
	.A(exu_operand_gpr_rs2[13]),
	.B(exu_operand_gpr_rs1[13]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[13])
);
defparam \exu_shifter_operand_3[13] .INIT=16'h0CA0;
// @31:10951
  CFG4 \exu_shifter_operand_3[5]  (
	.A(exu_operand_gpr_rs2[5]),
	.B(exu_operand_gpr_rs1[5]),
	.C(shifter_operand_sel_i[1]),
	.D(shifter_operand_sel_i[0]),
	.Y(exu_shifter_operand[5])
);
defparam \exu_shifter_operand_3[5] .INIT=16'h0CA0;
// @31:11065
  CFG2 \exu_alu_result_10[5]  (
	.A(exu_alu_operand1[5]),
	.B(exu_alu_operand0[5]),
	.Y(exu_alu_result_10_Z[5])
);
defparam \exu_alu_result_10[5] .INIT=4'h8;
// @31:11058
  CFG2 \exu_alu_result_8[5]  (
	.A(exu_alu_operand1[5]),
	.B(exu_alu_operand0[5]),
	.Y(exu_alu_result_8_Z[5])
);
defparam \exu_alu_result_8[5] .INIT=4'hE;
// @31:10978
  CFG4 exu_shifter_places_valid_u_1_0 (
	.A(exu_shifter_places58_Z),
	.B(exu_operand_gpr_rs2_valid),
	.C(exu_operand_immediate_valid),
	.D(exu_shifter_places57_Z),
	.Y(exu_shifter_places_valid_1)
);
defparam exu_shifter_places_valid_u_1_0.INIT=16'hE4A0;
// @31:10978
  CFG4 \exu_shifter_places_1[4]  (
	.A(exu_operand_gpr_rs2[4]),
	.B(exu_operand_immediate[4]),
	.C(exu_shifter_places58_Z),
	.D(exu_shifter_places57_Z),
	.Y(exu_shifter_places_i_1[4])
);
defparam \exu_shifter_places_1[4] .INIT=16'hCAC0;
// @31:10978
  CFG4 \exu_shifter_places_1[3]  (
	.A(exu_operand_gpr_rs2[3]),
	.B(exu_operand_immediate[3]),
	.C(exu_shifter_places58_Z),
	.D(exu_shifter_places57_Z),
	.Y(exu_shifter_places_i_1[3])
);
defparam \exu_shifter_places_1[3] .INIT=16'hCAC0;
// @31:11028
  CFG3 \exu_alu_result_5_1_0_wmux_0_RNO[0]  (
	.A(N_488),
	.B(exu_alu_operand0[0]),
	.C(alu_operand1_mux_sel_i[1]),
	.Y(un1_exu_alu_operand0_axb_0_i)
);
defparam \exu_alu_result_5_1_0_wmux_0_RNO[0] .INIT=8'hC6;
// @31:11775
  CFG4 un1_next_exu_result_reg_int4_228_3 (
	.A(alu_op_sel_i[4]),
	.B(un1_next_exu_result_reg_int4_228_2_Z),
	.C(debug_mode),
	.D(div_ack),
	.Y(un1_next_exu_result_reg_int4_228_3_Z)
);
defparam un1_next_exu_result_reg_int4_228_3.INIT=16'hFEFF;
// @31:10799
  CFG4 \fast_mul.un5_start_mul_0  (
	.A(alu_op_sel_i[3]),
	.B(alu_op_sel_i[4]),
	.C(un11_start_mul_1),
	.D(m45_0),
	.Y(start_mul_3)
);
defparam \fast_mul.un5_start_mul_0 .INIT=16'h3210;
// @31:11425
  CFG4 un15_next_res_pos_neg_23 (
	.A(exu_alu_operand1[29]),
	.B(exu_alu_operand1[28]),
	.C(exu_alu_operand1[0]),
	.D(exu_alu_operand1[30]),
	.Y(un15_next_res_pos_neg_23_Z)
);
defparam un15_next_res_pos_neg_23.INIT=16'hFFFE;
// @31:11425
  CFG4 un15_next_res_pos_neg_22 (
	.A(exu_alu_operand1[27]),
	.B(exu_alu_operand1[26]),
	.C(exu_alu_operand1[25]),
	.D(exu_alu_operand1[24]),
	.Y(un15_next_res_pos_neg_22_Z)
);
defparam un15_next_res_pos_neg_22.INIT=16'hFFFE;
// @31:11425
  CFG4 un15_next_res_pos_neg_21 (
	.A(exu_alu_operand1[23]),
	.B(exu_alu_operand1[22]),
	.C(exu_alu_operand1[21]),
	.D(exu_alu_operand1[20]),
	.Y(un15_next_res_pos_neg_21_Z)
);
defparam un15_next_res_pos_neg_21.INIT=16'hFFFE;
// @31:11425
  CFG4 un15_next_res_pos_neg_20 (
	.A(exu_alu_operand1[19]),
	.B(exu_alu_operand1[18]),
	.C(exu_alu_operand1[17]),
	.D(exu_alu_operand1[16]),
	.Y(un15_next_res_pos_neg_20_Z)
);
defparam un15_next_res_pos_neg_20.INIT=16'hFFFE;
// @31:11425
  CFG4 un15_next_res_pos_neg_19 (
	.A(exu_alu_operand1[15]),
	.B(exu_alu_operand1[14]),
	.C(exu_alu_operand1[13]),
	.D(exu_alu_operand1[12]),
	.Y(un15_next_res_pos_neg_19_Z)
);
defparam un15_next_res_pos_neg_19.INIT=16'hFFFE;
// @31:11425
  CFG4 un15_next_res_pos_neg_18 (
	.A(exu_alu_operand1[11]),
	.B(exu_alu_operand1[10]),
	.C(exu_alu_operand1[9]),
	.D(exu_alu_operand1[8]),
	.Y(un15_next_res_pos_neg_18_Z)
);
defparam un15_next_res_pos_neg_18.INIT=16'hFFFE;
// @31:11425
  CFG4 un15_next_res_pos_neg_17 (
	.A(exu_alu_operand1[7]),
	.B(exu_alu_operand1[6]),
	.C(exu_alu_operand1[5]),
	.D(exu_alu_operand1[4]),
	.Y(un15_next_res_pos_neg_17_Z)
);
defparam un15_next_res_pos_neg_17.INIT=16'hFFFE;
// @31:10978
  CFG4 \exu_shifter_places_cnst_i[4]  (
	.A(addr_shift_bits[1]),
	.B(shifter_unit_places_sel_i[1]),
	.C(shifter_unit_places_sel_i[2]),
	.D(shifter_unit_places_sel_i[0]),
	.Y(N_416)
);
defparam \exu_shifter_places_cnst_i[4] .INIT=16'hFDF7;
// @31:11028
  CFG4 m21 (
	.A(alu_op_sel_i[1]),
	.B(m21_1_Z),
	.C(alu_op_sel_i[4]),
	.D(alu_op_sel_i[3]),
	.Y(un11_start_div)
);
defparam m21.INIT=16'h0800;
// @31:11244
  CFG3 lsu_align_result_78_2 (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_88_1z),
	.Y(lsu_align_result_78_2_1z)
);
defparam lsu_align_result_78_2.INIT=8'h10;
// @31:11776
  CFG4 \in_reg0_3[32]  (
	.A(alu_op_sel_i[2]),
	.B(un10_in_reg0_1),
	.C(exu_alu_operand0[31]),
	.D(alu_op_sel_i[4]),
	.Y(in_reg0_3_Z[32])
);
defparam \in_reg0_3[32] .INIT=16'hF0B0;
// @31:11028
  CFG4 m25_1 (
	.A(alu_op_sel_i[4]),
	.B(alu_op_sel_i[3]),
	.C(alu_op_sel_i[2]),
	.D(alu_op_sel_i[1]),
	.Y(un2_div_result)
);
defparam m25_1.INIT=16'h0040;
// @31:10866
  CFG3 \div.div_finish_3  (
	.A(exu_op_abort),
	.B(mul_div_cnt[5]),
	.C(un5_start_div),
	.Y(div_finish_3)
);
defparam \div.div_finish_3 .INIT=8'hE0;
// @31:11244
  CFG3 lsu_align_result_valid_0 (
	.A(shifter_unit_op_sel_i[1]),
	.B(shifter_unit_op_sel_i[0]),
	.C(exu_shifter_operand_valid),
	.Y(lsu_align_result_valid_0_Z)
);
defparam lsu_align_result_valid_0.INIT=8'hE0;
// @31:11028
  CFG4 exu_alu_result_sn_m12 (
	.A(alu_op_sel_i[4]),
	.B(alu_op_sel_i[3]),
	.C(alu_op_sel_i[1]),
	.D(alu_op_sel_i[0]),
	.Y(exu_alu_result_sn_N_13)
);
defparam exu_alu_result_sn_m12.INIT=16'h0110;
// @31:11028
  CFG4 \exu_alu_result_RNO_1[0]  (
	.A(un152_exu_alu_result_0_data_tmp_0),
	.B(alu_op_sel_i[4]),
	.C(alu_op_sel_i[3]),
	.D(alu_op_sel_i[1]),
	.Y(N_42)
);
defparam \exu_alu_result_RNO_1[0] .INIT=16'hC4C8;
// @31:11028
  CFG4 \exu_alu_result_RNO_2[0]  (
	.A(un128_exu_alu_result_i),
	.B(alu_op_sel_i[4]),
	.C(alu_op_sel_i[3]),
	.D(alu_op_sel_i[1]),
	.Y(N_40)
);
defparam \exu_alu_result_RNO_2[0] .INIT=16'hC8C4;
// @31:11028
  CFG4 exu_alu_result_sn_m5 (
	.A(alu_op_sel_i[3]),
	.B(alu_op_sel_i[2]),
	.C(alu_op_sel_i[1]),
	.D(alu_op_sel_i[0]),
	.Y(exu_alu_result_sn_N_6)
);
defparam exu_alu_result_sn_m5.INIT=16'h1137;
// @31:11420
  CFG4 next_div_divisor39_1 (
	.A(un5_start_div),
	.B(exu_op_abort),
	.C(mul_div_cnt[5]),
	.D(debug_mode),
	.Y(next_div_divisor39_1_Z)
);
defparam next_div_divisor39_1.INIT=16'h0002;
// @31:11775
  CFG4 \gen_reg_macc.valid_result_0  (
	.A(start_mul_3),
	.B(valid_result_0_0),
	.C(exu_alu_operand0_valid),
	.D(exu_alu_operand1_valid),
	.Y(valid_result_0)
);
defparam \gen_reg_macc.valid_result_0 .INIT=16'h8000;
// @31:11776
  CFG4 \in_reg1_3[32]  (
	.A(alu_op_sel_i[3]),
	.B(un11_start_mul_1),
	.C(exu_alu_operand1[31]),
	.D(alu_op_sel_i[4]),
	.Y(in_reg1_3_Z[32])
);
defparam \in_reg1_3[32] .INIT=16'h0040;
// @31:11244
  CFG3 \lsu_align_result_33[9]  (
	.A(exu_shifter_operand[9]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[10]),
	.Y(N_1225)
);
defparam \lsu_align_result_33[9] .INIT=8'hE2;
// @31:11244
  CFG4 \lsu_align_result_92[6]  (
	.A(exu_shifter_operand[30]),
	.B(exu_shifter_operand[31]),
	.C(exu_shifter_places[2]),
	.D(lsu_align_result_88_1z),
	.Y(lsu_align_result_92_2)
);
defparam \lsu_align_result_92[6] .INIT=16'hCACC;
// @31:11028
  CFG2 m25 (
	.A(un2_div_result),
	.B(alu_op_sel_i[0]),
	.Y(un5_div_result)
);
defparam m25.INIT=4'h2;
// @31:11244
  CFG3 \lsu_align_result_1[28]  (
	.A(exu_shifter_operand[27]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[28]),
	.Y(lsu_align_result_1_27)
);
defparam \lsu_align_result_1[28] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[29]  (
	.A(exu_shifter_operand[28]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[29]),
	.Y(lsu_align_result_1_28)
);
defparam \lsu_align_result_1[29] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_49_cZ[8]  (
	.A(exu_shifter_operand[26]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[27]),
	.Y(lsu_align_result_49[8])
);
defparam \lsu_align_result_49_cZ[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_49_cZ[9]  (
	.A(exu_shifter_operand[27]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[28]),
	.Y(lsu_align_result_49[9])
);
defparam \lsu_align_result_49_cZ[9] .INIT=8'hE2;
// @31:11028
  CFG2 exu_alu_result_sn_m6 (
	.A(exu_alu_result_sn_N_6),
	.B(alu_op_sel_i[4]),
	.Y(exu_alu_result_sn_N_7)
);
defparam exu_alu_result_sn_m6.INIT=4'h1;
// @31:11028
  CFG4 exu_alu_result_sn_m9 (
	.A(alu_op_sel_i[3]),
	.B(alu_op_sel_i[2]),
	.C(alu_op_sel_i[1]),
	.D(alu_op_sel_i[0]),
	.Y(exu_alu_result_sn_N_10)
);
defparam exu_alu_result_sn_m9.INIT=16'h6277;
// @31:11028
  CFG4 m38 (
	.A(un120_exu_alu_result_i),
	.B(alu_op_sel_i[4]),
	.C(alu_op_sel_i[3]),
	.D(alu_op_sel_i[1]),
	.Y(N_39)
);
defparam m38.INIT=16'h0708;
// @31:11425
  CFG4 un15_next_res_pos_neg_29 (
	.A(un15_next_res_pos_neg_23_Z),
	.B(un15_next_res_pos_neg_22_Z),
	.C(un15_next_res_pos_neg_21_Z),
	.D(un15_next_res_pos_neg_20_Z),
	.Y(un15_next_res_pos_neg_29_Z)
);
defparam un15_next_res_pos_neg_29.INIT=16'hFFFE;
// @31:11775
  CFG4 un1_next_exu_result_reg_int4_228 (
	.A(un1_next_exu_result_reg_int4_228_3_Z),
	.B(mul_div_cnt[5]),
	.C(exu_result_validsel_3_Z),
	.D(exu_op_abort),
	.Y(N_1396)
);
defparam un1_next_exu_result_reg_int4_228.INIT=16'hFFEF;
// @31:11028
  CFG4 exu_alu_result_sn_m14 (
	.A(alu_op_sel_i[1]),
	.B(m4_0_Z),
	.C(alu_op_sel_i[4]),
	.D(alu_op_sel_i[3]),
	.Y(exu_alu_result_sn_N_16_mux)
);
defparam exu_alu_result_sn_m14.INIT=16'h030B;
// @31:11051
  CFG4 \exu_alu_result_6[1]  (
	.A(exu_operand_gpr_rs1[1]),
	.B(exu_operand_pc[1]),
	.C(exu_alu_operand1[1]),
	.D(alu_operand0_mux_sel_i_0),
	.Y(exu_alu_result_6_Z[1])
);
defparam \exu_alu_result_6[1] .INIT=16'h3C5A;
// @31:11051
  CFG4 \exu_alu_result_6[2]  (
	.A(exu_operand_gpr_rs1[2]),
	.B(exu_operand_pc[2]),
	.C(exu_alu_operand1[2]),
	.D(alu_operand0_mux_sel_i_0),
	.Y(exu_alu_result_6_Z[2])
);
defparam \exu_alu_result_6[2] .INIT=16'h3C5A;
// @31:11244
  CFG2 \lsu_align_result_57[6]  (
	.A(lsu_align_result_52_0),
	.B(exu_shifter_places[1]),
	.Y(lsu_align_result_57_0)
);
defparam \lsu_align_result_57[6] .INIT=4'h2;
// @31:11065
  CFG2 \exu_alu_result_10[2]  (
	.A(exu_alu_operand0[2]),
	.B(exu_alu_operand1[2]),
	.Y(exu_alu_result_10_Z[2])
);
defparam \exu_alu_result_10[2] .INIT=4'h8;
// @31:11065
  CFG2 \exu_alu_result_10[1]  (
	.A(exu_alu_operand1[1]),
	.B(exu_alu_operand0[1]),
	.Y(exu_alu_result_10_Z[1])
);
defparam \exu_alu_result_10[1] .INIT=4'h8;
// @31:11058
  CFG2 \exu_alu_result_8[2]  (
	.A(exu_alu_operand0[2]),
	.B(exu_alu_operand1[2]),
	.Y(exu_alu_result_8_Z[2])
);
defparam \exu_alu_result_8[2] .INIT=4'hE;
// @31:11058
  CFG2 \exu_alu_result_8[1]  (
	.A(exu_alu_operand1[1]),
	.B(exu_alu_operand0[1]),
	.Y(exu_alu_result_8_Z[1])
);
defparam \exu_alu_result_8[1] .INIT=4'hE;
// @31:11028
  CFG3 \exu_alu_result_3_2[0]  (
	.A(exu_alu_operand0[0]),
	.B(exu_alu_result_sn_N_6),
	.C(exu_alu_operand1[0]),
	.Y(N_623_2)
);
defparam \exu_alu_result_3_2[0] .INIT=8'h48;
// @31:11028
  CFG4 \exu_alu_result_3_1[0]  (
	.A(quotient[0]),
	.B(dividend[0]),
	.C(exu_alu_result_sn_N_6),
	.D(un2_div_result),
	.Y(N_623_1)
);
defparam \exu_alu_result_3_1[0] .INIT=16'h0A0C;
// @31:11244
  CFG3 \lsu_align_result_35[7]  (
	.A(exu_shifter_places[1]),
	.B(N_1225),
	.C(lsu_align_result_33_0),
	.Y(lsu_align_result_35_0)
);
defparam \lsu_align_result_35[7] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_35[9]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_34_0),
	.C(N_1225),
	.Y(lsu_align_result_35_2)
);
defparam \lsu_align_result_35[9] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_38[7]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_36_0),
	.C(lsu_align_result_34_0),
	.Y(N_1383)
);
defparam \lsu_align_result_38[7] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_38[9]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_37_0),
	.C(lsu_align_result_36_0),
	.Y(lsu_align_result_38_0)
);
defparam \lsu_align_result_38[9] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_42[7]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_40_0),
	.C(lsu_align_result_37_0),
	.Y(N_1511)
);
defparam \lsu_align_result_42[7] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_42[9]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_41_0),
	.C(lsu_align_result_40_0),
	.Y(lsu_align_result_42_0)
);
defparam \lsu_align_result_42[9] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_45[7]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_43_0),
	.C(lsu_align_result_41_0),
	.Y(N_1607)
);
defparam \lsu_align_result_45[7] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_45[9]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_44_0),
	.C(lsu_align_result_43_0),
	.Y(lsu_align_result_45_0)
);
defparam \lsu_align_result_45[9] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_50[7]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_48_0),
	.C(lsu_align_result_44_0),
	.Y(N_1767)
);
defparam \lsu_align_result_50[7] .INIT=8'hD8;
// @31:11244
  CFG4 \lsu_align_result_92[5]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_operand[31]),
	.C(lsu_align_result_51_0),
	.D(exu_shifter_places[1]),
	.Y(N_3109)
);
defparam \lsu_align_result_92[5] .INIT=16'hCCD8;
// @31:10978
  CFG4 \exu_shifter_places_cZ[3]  (
	.A(exu_shifter_places57_Z),
	.B(exu_shifter_places_cnst[3]),
	.C(exu_shifter_places_i_1[3]),
	.D(exu_shifter_places58_Z),
	.Y(exu_shifter_places[3])
);
defparam \exu_shifter_places_cZ[3] .INIT=16'hF0F4;
// @31:11425
  CFG4 un15_next_res_pos_neg_16 (
	.A(exu_alu_operand1[1]),
	.B(exu_alu_operand1[2]),
	.C(exu_alu_operand1[31]),
	.D(exu_alu_operand1[3]),
	.Y(un15_next_res_pos_neg_16_Z)
);
defparam un15_next_res_pos_neg_16.INIT=16'hFFFE;
// @31:11424
  CFG4 next_dividend_0_sqmuxa (
	.A(exu_alu_operand0[31]),
	.B(div_ack),
	.C(un5_div_result),
	.D(un11_start_div),
	.Y(next_dividend_0_sqmuxa_1z)
);
defparam next_dividend_0_sqmuxa.INIT=16'h2220;
// @31:11420
  CFG3 next_div_divisor39 (
	.A(next_div_divisor39_1_Z),
	.B(exu_alu_operand1_valid),
	.C(exu_alu_operand0_valid),
	.Y(next_div_divisor39_1z)
);
defparam next_div_divisor39.INIT=8'h80;
// @31:11028
  CFG4 \exu_alu_result_4[0]  (
	.A(exu_alu_operand0[0]),
	.B(exu_alu_operand1[0]),
	.C(exu_alu_result_sn_m6_fast_Z),
	.D(exu_alu_result_sel[32]),
	.Y(N_687)
);
defparam \exu_alu_result_4[0] .INIT=16'hFE0E;
// @31:11028
  CFG2 exu_alu_result_sn_m10 (
	.A(exu_alu_result_sn_N_10),
	.B(alu_op_sel_i[4]),
	.Y(exu_alu_result_sn_N_11)
);
defparam exu_alu_result_sn_m10.INIT=4'h1;
// @31:11028
  CFG4 \exu_alu_result[18]  (
	.A(exu_alu_result_sn_N_12),
	.B(exu_alu_result_sn_N_16_mux),
	.C(N_738),
	.D(N_770),
	.Y(exu_alu_result_Z[18])
);
defparam \exu_alu_result[18] .INIT=16'hC480;
// @31:11244
  CFG3 \lsu_align_result_7[1]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_1_0),
	.Y(lsu_align_result_7_0)
);
defparam \lsu_align_result_7[1] .INIT=8'h10;
// @31:11028
  CFG2 \exu_alu_result_RNO[0]  (
	.A(N_42),
	.B(alu_op_sel_i[2]),
	.Y(N_43_2)
);
defparam \exu_alu_result_RNO[0] .INIT=4'h4;
// @31:11244
  CFG3 \lsu_align_result_47[31]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_3_1z),
	.Y(lsu_align_result_47_30)
);
defparam \lsu_align_result_47[31] .INIT=8'h10;
// @31:11244
  CFG3 \lsu_align_result_15[0]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_35_3),
	.Y(lsu_align_result_15_0)
);
defparam \lsu_align_result_15[0] .INIT=8'h10;
// @31:11244
  CFG4 \lsu_align_result_7_1[29]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_1_28),
	.D(lsu_align_result_1_26),
	.Y(N_413_1)
);
defparam \lsu_align_result_7_1[29] .INIT=16'h5410;
// @31:10978
  CFG4 \exu_shifter_places_cZ[4]  (
	.A(N_416),
	.B(exu_shifter_places57_Z),
	.C(exu_shifter_places58_Z),
	.D(exu_shifter_places_i_1[4]),
	.Y(exu_shifter_places[4])
);
defparam \exu_shifter_places_cZ[4] .INIT=16'hFF01;
// @31:11244
  CFG3 \lsu_align_result_46[3]  (
	.A(exu_shifter_places[2]),
	.B(N_1511),
	.C(N_1383),
	.Y(lsu_align_result_46_0)
);
defparam \lsu_align_result_46[3] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_46[7]  (
	.A(exu_shifter_places[2]),
	.B(N_1607),
	.C(N_1511),
	.Y(N_1639)
);
defparam \lsu_align_result_46[7] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_54[3]  (
	.A(exu_shifter_places[2]),
	.B(N_1767),
	.C(N_1607),
	.Y(lsu_align_result_54_0)
);
defparam \lsu_align_result_54[3] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_54[7]  (
	.A(lsu_align_result_53[7]),
	.B(exu_shifter_places[2]),
	.C(N_1767),
	.Y(lsu_align_result_54_4)
);
defparam \lsu_align_result_54[7] .INIT=8'hB8;
  CFG3 next_div_divisor39_RNISRNEC (
	.A(exu_op_abort),
	.B(next_div_divisor39_1z),
	.C(update_result_reg),
	.Y(mul_div_cnte)
);
defparam next_div_divisor39_RNISRNEC.INIT=8'hFE;
// @31:11420
  CFG3 un1_next_div_divisor39_1 (
	.A(next_div_divisor39_1z),
	.B(div_ack),
	.C(un1_dividend_cry_62),
	.Y(un1_next_div_divisor39_1_1z)
);
defparam un1_next_div_divisor39_1.INIT=8'hD5;
// @31:11244
  CFG3 \lsu_align_result_47[30]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_57_0),
	.C(exu_shifter_places[2]),
	.Y(lsu_align_result_47_29)
);
defparam \lsu_align_result_47[30] .INIT=8'h04;
// @31:11465
  CFG4 next_quotient_0_sqmuxa (
	.A(exu_alu_operand1_valid),
	.B(exu_alu_operand0_valid),
	.C(div_ack),
	.D(next_div_divisor39_1_Z),
	.Y(next_quotient_0_sqmuxa_1z)
);
defparam next_quotient_0_sqmuxa.INIT=16'h0800;
// @31:11420
  CFG2 un1_next_dividend_0_sqmuxa (
	.A(next_dividend_0_sqmuxa_1z),
	.B(div_ack),
	.Y(un1_next_dividend_0_sqmuxa_1z)
);
defparam un1_next_dividend_0_sqmuxa.INIT=4'hE;
// @31:10978
  CFG4 exu_shifter_places_valid_u (
	.A(exu_shifter_places_valid_1),
	.B(N_1072),
	.C(exu_shifter_places57_Z),
	.D(exu_shifter_places58_Z),
	.Y(exu_shifter_places_valid)
);
defparam exu_shifter_places_valid_u.INIT=16'hAAAE;
// @31:11244
  CFG3 \lsu_align_result_47[29]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_53[9]),
	.C(exu_shifter_places[2]),
	.Y(N_1693)
);
defparam \lsu_align_result_47[29] .INIT=8'h04;
// @31:11775
  CFG4 \un1_next_exu_result_reg_int4[0]  (
	.A(div_ack),
	.B(exu_op_abort),
	.C(next_div_divisor39_1z),
	.D(update_result_reg),
	.Y(un1_next_exu_result_reg_int4_0)
);
defparam \un1_next_exu_result_reg_int4[0] .INIT=16'h5F5C;
// @31:11244
  CFG2 \lsu_align_result_63[31]  (
	.A(lsu_align_result_47_30),
	.B(exu_shifter_places[4]),
	.Y(lsu_align_result_63_0)
);
defparam \lsu_align_result_63[31] .INIT=4'h2;
// @31:11244
  CFG3 \lsu_align_result_15[2]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_3_0),
	.C(exu_shifter_places[2]),
	.Y(lsu_align_result_15_2)
);
defparam \lsu_align_result_15[2] .INIT=8'h04;
// @31:11244
  CFG3 \lsu_align_result_15[3]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_3_1),
	.C(exu_shifter_places[2]),
	.Y(lsu_align_result_15_3)
);
defparam \lsu_align_result_15[3] .INIT=8'h04;
// @31:11244
  CFG3 \lsu_align_result_47[28]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_53[8]),
	.C(exu_shifter_places[2]),
	.Y(lsu_align_result_47_27)
);
defparam \lsu_align_result_47[28] .INIT=8'h04;
// @31:11028
  CFG4 \exu_alu_result_RNO_0[0]  (
	.A(alu_op_sel_i[2]),
	.B(alu_op_sel_i[0]),
	.C(N_40),
	.D(N_39),
	.Y(N_43_1)
);
defparam \exu_alu_result_RNO_0[0] .INIT=16'h1504;
// @31:11244
  CFG3 \lsu_align_result_32_0[1]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_7_0),
	.C(exu_shifter_places[3]),
	.Y(lsu_align_result_32_0_Z[1])
);
defparam \lsu_align_result_32_0[1] .INIT=8'h04;
// @31:11425
  CFG4 un15_next_res_pos_neg_28 (
	.A(un15_next_res_pos_neg_19_Z),
	.B(un15_next_res_pos_neg_18_Z),
	.C(un15_next_res_pos_neg_17_Z),
	.D(un15_next_res_pos_neg_16_Z),
	.Y(un15_next_res_pos_neg_28_Z)
);
defparam un15_next_res_pos_neg_28.INIT=16'hFFFE;
// @31:11473
  CFG3 next_div_divisor39_RNIM0J3G (
	.A(next_div_divisor39_1z),
	.B(div_ack),
	.C(un1_dividend_cry_62),
	.Y(un1_next_div_divisor39_1_i)
);
defparam next_div_divisor39_RNIM0J3G.INIT=8'h2A;
// @31:11028
  CFG4 \exu_alu_result_6_0[0]  (
	.A(exu_alu_result_sn_m10_fast_Z),
	.B(N_623_2),
	.C(N_687),
	.D(N_623_1),
	.Y(N_752)
);
defparam \exu_alu_result_6_0[0] .INIT=16'hFAD8;
// @31:11244
  CFG2 \lsu_align_result_47[26]  (
	.A(lsu_align_result_61[2]),
	.B(exu_shifter_places[3]),
	.Y(lsu_align_result_47_25)
);
defparam \lsu_align_result_47[26] .INIT=4'h2;
// @31:11244
  CFG2 \lsu_align_result_47[27]  (
	.A(lsu_align_result_61[3]),
	.B(exu_shifter_places[3]),
	.Y(lsu_align_result_47_26)
);
defparam \lsu_align_result_47[27] .INIT=4'h2;
// @31:11244
  CFG2 \lsu_align_result_62[9]  (
	.A(lsu_align_result_54_6),
	.B(exu_shifter_places[3]),
	.Y(lsu_align_result_62_8)
);
defparam \lsu_align_result_62[9] .INIT=4'h2;
// @31:11244
  CFG4 \lsu_align_result_47_1[7]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_35_0),
	.D(N_1383),
	.Y(N_1671_1)
);
defparam \lsu_align_result_47_1[7] .INIT=16'h5410;
// @31:11244
  CFG4 \lsu_align_result_95_2[29]  (
	.A(N_3109),
	.B(exu_shifter_operand[31]),
	.C(shifter_unit_op_sel_i[0]),
	.D(lsu_align_result_94_1z),
	.Y(N_3229_2)
);
defparam \lsu_align_result_95_2[29] .INIT=16'hA0C0;
// @31:11244
  CFG2 \lsu_align_result_32_0[2]  (
	.A(lsu_align_result_15_2),
	.B(exu_shifter_places[4]),
	.Y(lsu_align_result_32_0_0)
);
defparam \lsu_align_result_32_0[2] .INIT=4'h2;
// @31:11244
  CFG2 \lsu_align_result_32_0[3]  (
	.A(lsu_align_result_15_3),
	.B(exu_shifter_places[4]),
	.Y(lsu_align_result_32_0_1)
);
defparam \lsu_align_result_32_0[3] .INIT=4'h2;
// @31:11244
  CFG4 lsu_align_result_valid (
	.A(shifter_unit_op_sel_i[0]),
	.B(shifter_unit_op_sel_i[1]),
	.C(exu_shifter_places_valid),
	.D(exu_shifter_operand_valid),
	.Y(lsu_align_result_valid_1z)
);
defparam lsu_align_result_valid.INIT=16'hE000;
// @31:11244
  CFG3 \lsu_align_result_47[13]  (
	.A(lsu_align_result_54_2),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46_2),
	.Y(N_1677)
);
defparam \lsu_align_result_47[13] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_47[15]  (
	.A(lsu_align_result_54_4),
	.B(exu_shifter_places[3]),
	.C(N_1639),
	.Y(lsu_align_result_47_14)
);
defparam \lsu_align_result_47[15] .INIT=8'hB8;
// @31:11244
  CFG4 \lsu_align_result_62[5]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_53[9]),
	.D(lsu_align_result_54_2),
	.Y(lsu_align_result_62_4)
);
defparam \lsu_align_result_62[5] .INIT=16'h7340;
// @31:11244
  CFG4 \lsu_align_result_62[7]  (
	.A(lsu_align_result_3_1z),
	.B(lsu_align_result_54_4),
	.C(exu_shifter_places[2]),
	.D(exu_shifter_places[3]),
	.Y(lsu_align_result_62_6)
);
defparam \lsu_align_result_62[7] .INIT=16'h0ACC;
// @31:11244
  CFG3 \lsu_align_result_93[5]  (
	.A(exu_shifter_places[3]),
	.B(N_3109),
	.C(lsu_align_result_54_2),
	.Y(lsu_align_result_93_4)
);
defparam \lsu_align_result_93[5] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_93[4]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_92_0),
	.C(lsu_align_result_54_1),
	.Y(lsu_align_result_93_3)
);
defparam \lsu_align_result_93[4] .INIT=8'hD8;
// @31:11282
  CFG4 \exu_result_1_0[5]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[5]),
	.D(exu_alu_result_Z[5]),
	.Y(exu_result_1[5])
);
defparam \exu_result_1_0[5] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[18]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[18]),
	.D(exu_alu_result_Z[18]),
	.Y(exu_result_1[18])
);
defparam \exu_result_1_0[18] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[21]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[21]),
	.D(exu_alu_result_Z[21]),
	.Y(exu_result_1[21])
);
defparam \exu_result_1_0[21] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[25]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[25]),
	.D(exu_alu_result_Z[25]),
	.Y(exu_result_1[25])
);
defparam \exu_result_1_0[25] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[13]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[13]),
	.D(exu_alu_result_Z[13]),
	.Y(exu_result_1[13])
);
defparam \exu_result_1_0[13] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[6]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[6]),
	.D(exu_alu_result_Z[6]),
	.Y(exu_result_1[6])
);
defparam \exu_result_1_0[6] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[4]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[4]),
	.D(exu_alu_result_Z[4]),
	.Y(exu_result_1[4])
);
defparam \exu_result_1_0[4] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[3]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[3]),
	.D(exu_alu_result_Z[3]),
	.Y(exu_result_1[3])
);
defparam \exu_result_1_0[3] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[10]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[10]),
	.D(exu_alu_result_Z[10]),
	.Y(exu_result_1[10])
);
defparam \exu_result_1_0[10] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[9]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[9]),
	.D(exu_alu_result_Z[9]),
	.Y(exu_result_1[9])
);
defparam \exu_result_1_0[9] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[7]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[7]),
	.D(exu_alu_result_Z[7]),
	.Y(exu_result_1[7])
);
defparam \exu_result_1_0[7] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[11]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[11]),
	.D(exu_alu_result_Z[11]),
	.Y(exu_result_1[11])
);
defparam \exu_result_1_0[11] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[27]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[27]),
	.D(exu_alu_result_Z[27]),
	.Y(exu_result_1[27])
);
defparam \exu_result_1_0[27] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[24]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[24]),
	.D(exu_alu_result_Z[24]),
	.Y(exu_result_1[24])
);
defparam \exu_result_1_0[24] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[22]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[22]),
	.D(exu_alu_result_Z[22]),
	.Y(exu_result_1[22])
);
defparam \exu_result_1_0[22] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[19]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[19]),
	.D(exu_alu_result_Z[19]),
	.Y(exu_result_1[19])
);
defparam \exu_result_1_0[19] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[8]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[8]),
	.D(exu_alu_result_Z[8]),
	.Y(exu_result_1[8])
);
defparam \exu_result_1_0[8] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[20]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[20]),
	.D(exu_alu_result_Z[20]),
	.Y(exu_result_1[20])
);
defparam \exu_result_1_0[20] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[23]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[23]),
	.D(exu_alu_result_Z[23]),
	.Y(exu_result_1[23])
);
defparam \exu_result_1_0[23] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[12]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[12]),
	.D(exu_alu_result_Z[12]),
	.Y(exu_result_1[12])
);
defparam \exu_result_1_0[12] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[26]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[26]),
	.D(exu_alu_result_Z[26]),
	.Y(exu_result_1[26])
);
defparam \exu_result_1_0[26] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[30]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[30]),
	.D(exu_alu_result_Z[30]),
	.Y(exu_result_1[30])
);
defparam \exu_result_1_0[30] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[14]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[14]),
	.D(exu_alu_result_Z[14]),
	.Y(exu_result_1[14])
);
defparam \exu_result_1_0[14] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[1]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[1]),
	.D(exu_alu_result_Z[1]),
	.Y(exu_result_1[1])
);
defparam \exu_result_1_0[1] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[31]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[31]),
	.D(exu_alu_result_Z[31]),
	.Y(exu_result_1[31])
);
defparam \exu_result_1_0[31] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[17]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[17]),
	.D(exu_alu_result_Z[17]),
	.Y(exu_result_1[17])
);
defparam \exu_result_1_0[17] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[2]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[2]),
	.D(exu_alu_result_Z[2]),
	.Y(exu_result_1[2])
);
defparam \exu_result_1_0[2] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[16]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[16]),
	.D(exu_alu_result_Z[16]),
	.Y(exu_result_1[16])
);
defparam \exu_result_1_0[16] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[29]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[29]),
	.D(exu_alu_result_Z[29]),
	.Y(exu_result_1[29])
);
defparam \exu_result_1_0[29] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[15]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[15]),
	.D(exu_alu_result_Z[15]),
	.Y(exu_result_1[15])
);
defparam \exu_result_1_0[15] .INIT=16'h5140;
// @31:11282
  CFG4 \exu_result_1_0[28]  (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_sn_N_7_mux),
	.C(acu_result[28]),
	.D(exu_alu_result_Z[28]),
	.Y(exu_result_1[28])
);
defparam \exu_result_1_0[28] .INIT=16'h5140;
// @31:11244
  CFG3 \lsu_align_result_32_0[5]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_7_4),
	.C(exu_shifter_places[3]),
	.Y(lsu_align_result_32_0_3)
);
defparam \lsu_align_result_32_0[5] .INIT=8'h04;
// @31:11244
  CFG3 \lsu_align_result_32_0[6]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_7_5),
	.C(exu_shifter_places[3]),
	.Y(lsu_align_result_32_0_4)
);
defparam \lsu_align_result_32_0[6] .INIT=8'h04;
// @31:11244
  CFG3 \lsu_align_result_32_0[4]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_7_3),
	.C(exu_shifter_places[3]),
	.Y(lsu_align_result_32_0_2)
);
defparam \lsu_align_result_32_0[4] .INIT=8'h04;
// @31:11244
  CFG3 \lsu_align_result_32_0[7]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_7_6),
	.C(exu_shifter_places[3]),
	.Y(lsu_align_result_32_0_5)
);
defparam \lsu_align_result_32_0[7] .INIT=8'h04;
// @31:11244
  CFG3 \lsu_align_result_7[29]  (
	.A(N_413_1),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_3_23),
	.Y(N_413)
);
defparam \lsu_align_result_7[29] .INIT=8'hEA;
// @31:11244
  CFG4 \lsu_align_result_32_0[12]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_3),
	.D(lsu_align_result_7_11),
	.Y(lsu_align_result_32_0_10)
);
defparam \lsu_align_result_32_0[12] .INIT=16'h5140;
// @31:11028
  CFG3 \exu_alu_result_7[0]  (
	.A(N_752),
	.B(exu_alu_result_sn_N_13),
	.C(N_720),
	.Y(N_785)
);
defparam \exu_alu_result_7[0] .INIT=8'hE2;
// @31:11244
  CFG4 \lsu_align_result_95_2[28]  (
	.A(lsu_align_result_92_0),
	.B(shifter_unit_op_sel_i[0]),
	.C(exu_shifter_operand[31]),
	.D(lsu_align_result_94_1z),
	.Y(N_3228_2)
);
defparam \lsu_align_result_95_2[28] .INIT=16'h88C0;
// @31:11425
  CFG3 un7_next_res_pos_neg_0 (
	.A(un15_next_res_pos_neg_28_Z),
	.B(exu_alu_result_6_Z[31]),
	.C(un15_next_res_pos_neg_29_Z),
	.Y(un7_next_res_pos_neg_0_Z)
);
defparam un7_next_res_pos_neg_0.INIT=8'hC8;
// @31:11282
  CFG4 exu_result_valid_0_0 (
	.A(acu_result_valid),
	.B(exu_result_mux_sel_i[0]),
	.C(lsu_align_result_valid_0_Z),
	.D(exu_shifter_places_valid),
	.Y(N_444)
);
defparam exu_result_valid_0_0.INIT=16'hB888;
// @31:11244
  CFG4 \lsu_align_result_96[1]  (
	.A(shifter_unit_op_sel_i[1]),
	.B(lsu_align_result_32_0_Z[1]),
	.C(N_3201),
	.D(shifter_unit_op_sel_i[0]),
	.Y(lsu_align_result[1])
);
defparam \lsu_align_result_96[1] .INIT=16'hE4A0;
// @31:11028
  CFG4 \exu_alu_result[0]  (
	.A(N_43_2),
	.B(N_43_1),
	.C(exu_alu_result_sn_N_16_mux),
	.D(N_785),
	.Y(exu_alu_result_0)
);
defparam \exu_alu_result[0] .INIT=16'hFE0E;
// @31:11244
  CFG3 \lsu_align_result_95_1[28]  (
	.A(lsu_align_result_47_27),
	.B(shifter_unit_op_sel_i[0]),
	.C(exu_shifter_places[4]),
	.Y(N_3228_1)
);
defparam \lsu_align_result_95_1[28] .INIT=8'h02;
// @31:11425
  CFG4 next_res_pos_neg_3 (
	.A(un7_next_res_pos_neg_0_Z),
	.B(exu_alu_operand0[31]),
	.C(un5_div_result),
	.D(un11_start_div),
	.Y(next_res_pos_neg_3_1z)
);
defparam next_res_pos_neg_3.INIT=16'hECA0;
// @31:11244
  CFG4 \lsu_align_result_31_1[29]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_20),
	.D(N_413),
	.Y(N_1181_1)
);
defparam \lsu_align_result_31_1[29] .INIT=16'h5140;
// @31:11244
  CFG3 \lsu_align_result_31[29]  (
	.A(exu_shifter_places[4]),
	.B(N_1181_1),
	.C(lsu_align_result_15_13),
	.Y(N_1181)
);
defparam \lsu_align_result_31[29] .INIT=8'hEC;
// @31:11282
  CFG4 \exu_result_1_0[0]  (
	.A(exu_result_sn_N_6_mux),
	.B(acu_result[0]),
	.C(exu_alu_result_0),
	.D(exu_result_sn_N_7_mux),
	.Y(exu_result_1[0])
);
defparam \exu_result_1_0[0] .INIT=16'h4450;
// @31:11282
  CFG3 \exu_result_2[2]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[2]),
	.Y(exu_result_2_Z[2])
);
defparam \exu_result_2[2] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[6]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[6]),
	.Y(exu_result_2_Z[6])
);
defparam \exu_result_2[6] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[4]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[4]),
	.Y(exu_result_2_Z[4])
);
defparam \exu_result_2[4] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[10]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[10]),
	.Y(exu_result_2_Z[10])
);
defparam \exu_result_2[10] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[8]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[8]),
	.Y(exu_result_2_Z[8])
);
defparam \exu_result_2[8] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[12]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[12]),
	.Y(exu_result_2_Z[12])
);
defparam \exu_result_2[12] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[14]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[14]),
	.Y(exu_result_2_Z[14])
);
defparam \exu_result_2[14] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[15]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[15]),
	.Y(exu_result_2_Z[15])
);
defparam \exu_result_2[15] .INIT=8'h80;
// @31:11244
  CFG4 \lsu_align_result_96[29]  (
	.A(shifter_unit_op_sel_i[0]),
	.B(N_3229),
	.C(N_1181),
	.D(shifter_unit_op_sel_i[1]),
	.Y(lsu_align_result[29])
);
defparam \lsu_align_result_96[29] .INIT=16'hCCA0;
// @31:11244
  CFG4 \lsu_align_result_96[28]  (
	.A(shifter_unit_op_sel_i[1]),
	.B(N_3228_2),
	.C(N_3228_1),
	.D(lsu_align_result_32_0_d0),
	.Y(lsu_align_result[28])
);
defparam \lsu_align_result_96[28] .INIT=16'hFDA8;
// @31:11356
  CFG2 exu_result_reg_valid_2 (
	.A(exu_result_valid),
	.B(debug_mode),
	.Y(exu_result_reg_valid_2_1z)
);
defparam exu_result_reg_valid_2.INIT=4'hE;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[1]  (
	.A(debug_wr_data[1]),
	.B(debug_mode),
	.C(exu_result_2_Z[1]),
	.D(exu_result_1[1]),
	.Y(next_exu_result_reg_int_3[1])
);
defparam \next_exu_result_reg_int_3_cZ[1] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[3]  (
	.A(debug_wr_data[3]),
	.B(debug_mode),
	.C(exu_result_2_Z[3]),
	.D(exu_result_1[3]),
	.Y(next_exu_result_reg_int_3[3])
);
defparam \next_exu_result_reg_int_3_cZ[3] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[2]  (
	.A(debug_wr_data[2]),
	.B(debug_mode),
	.C(exu_result_2_Z[2]),
	.D(exu_result_1[2]),
	.Y(next_exu_result_reg_int_3[2])
);
defparam \next_exu_result_reg_int_3_cZ[2] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[5]  (
	.A(debug_wr_data[5]),
	.B(debug_mode),
	.C(exu_result_2_Z[5]),
	.D(exu_result_1[5]),
	.Y(next_exu_result_reg_int_3[5])
);
defparam \next_exu_result_reg_int_3_cZ[5] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[7]  (
	.A(debug_wr_data[7]),
	.B(debug_mode),
	.C(exu_result_2_Z[7]),
	.D(exu_result_1[7]),
	.Y(next_exu_result_reg_int_3[7])
);
defparam \next_exu_result_reg_int_3_cZ[7] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[6]  (
	.A(debug_wr_data[6]),
	.B(debug_mode),
	.C(exu_result_2_Z[6]),
	.D(exu_result_1[6]),
	.Y(next_exu_result_reg_int_3[6])
);
defparam \next_exu_result_reg_int_3_cZ[6] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[4]  (
	.A(debug_wr_data[4]),
	.B(debug_mode),
	.C(exu_result_2_Z[4]),
	.D(exu_result_1[4]),
	.Y(next_exu_result_reg_int_3[4])
);
defparam \next_exu_result_reg_int_3_cZ[4] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[13]  (
	.A(debug_wr_data[13]),
	.B(debug_mode),
	.C(exu_result_2_Z[13]),
	.D(exu_result_1[13]),
	.Y(next_exu_result_reg_int_3[13])
);
defparam \next_exu_result_reg_int_3_cZ[13] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[14]  (
	.A(debug_wr_data[14]),
	.B(debug_mode),
	.C(exu_result_2_Z[14]),
	.D(exu_result_1[14]),
	.Y(next_exu_result_reg_int_3[14])
);
defparam \next_exu_result_reg_int_3_cZ[14] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[15]  (
	.A(debug_wr_data[15]),
	.B(debug_mode),
	.C(exu_result_2_Z[15]),
	.D(exu_result_1[15]),
	.Y(next_exu_result_reg_int_3[15])
);
defparam \next_exu_result_reg_int_3_cZ[15] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[12]  (
	.A(debug_wr_data[12]),
	.B(debug_mode),
	.C(exu_result_2_Z[12]),
	.D(exu_result_1[12]),
	.Y(next_exu_result_reg_int_3[12])
);
defparam \next_exu_result_reg_int_3_cZ[12] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[11]  (
	.A(debug_wr_data[11]),
	.B(debug_mode),
	.C(exu_result_2_Z[11]),
	.D(exu_result_1[11]),
	.Y(next_exu_result_reg_int_3[11])
);
defparam \next_exu_result_reg_int_3_cZ[11] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[10]  (
	.A(debug_wr_data[10]),
	.B(debug_mode),
	.C(exu_result_2_Z[10]),
	.D(exu_result_1[10]),
	.Y(next_exu_result_reg_int_3[10])
);
defparam \next_exu_result_reg_int_3_cZ[10] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[9]  (
	.A(debug_wr_data[9]),
	.B(debug_mode),
	.C(exu_result_2_Z[9]),
	.D(exu_result_1[9]),
	.Y(next_exu_result_reg_int_3[9])
);
defparam \next_exu_result_reg_int_3_cZ[9] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[8]  (
	.A(debug_wr_data[8]),
	.B(debug_mode),
	.C(exu_result_2_Z[8]),
	.D(exu_result_1[8]),
	.Y(next_exu_result_reg_int_3[8])
);
defparam \next_exu_result_reg_int_3_cZ[8] .INIT=16'hBBB8;
// @31:11282
  CFG3 \exu_result_2[21]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[21]),
	.Y(exu_result_2_Z[21])
);
defparam \exu_result_2[21] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[24]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[24]),
	.Y(exu_result_2_Z[24])
);
defparam \exu_result_2[24] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[22]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[22]),
	.Y(exu_result_2_Z[22])
);
defparam \exu_result_2[22] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[19]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[19]),
	.Y(exu_result_2_Z[19])
);
defparam \exu_result_2[19] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[20]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[20]),
	.Y(exu_result_2_Z[20])
);
defparam \exu_result_2[20] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[23]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[23]),
	.Y(exu_result_2_Z[23])
);
defparam \exu_result_2[23] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[26]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[26]),
	.Y(exu_result_2_Z[26])
);
defparam \exu_result_2[26] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[16]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[16]),
	.Y(exu_result_2_Z[16])
);
defparam \exu_result_2[16] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[0]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[0]),
	.Y(exu_result_2_Z[0])
);
defparam \exu_result_2[0] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[30]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[30]),
	.Y(exu_result_2_Z[30])
);
defparam \exu_result_2[30] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[29]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[29]),
	.Y(exu_result_2_Z[29])
);
defparam \exu_result_2[29] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[28]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[28]),
	.Y(exu_result_2_Z[28])
);
defparam \exu_result_2[28] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[18]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[18]),
	.Y(exu_result_2_Z[18])
);
defparam \exu_result_2[18] .INIT=8'h80;
// @31:11282
  CFG3 \exu_result_2[17]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[17]),
	.Y(exu_result_2_Z[17])
);
defparam \exu_result_2[17] .INIT=8'h80;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[21]  (
	.A(debug_wr_data[21]),
	.B(debug_mode),
	.C(exu_result_2_Z[21]),
	.D(exu_result_1[21]),
	.Y(next_exu_result_reg_int_3[21])
);
defparam \next_exu_result_reg_int_3_cZ[21] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[25]  (
	.A(debug_wr_data[25]),
	.B(debug_mode),
	.C(exu_result_2_Z[25]),
	.D(exu_result_1[25]),
	.Y(next_exu_result_reg_int_3[25])
);
defparam \next_exu_result_reg_int_3_cZ[25] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[27]  (
	.A(debug_wr_data[27]),
	.B(debug_mode),
	.C(exu_result_2_Z[27]),
	.D(exu_result_1[27]),
	.Y(next_exu_result_reg_int_3[27])
);
defparam \next_exu_result_reg_int_3_cZ[27] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[26]  (
	.A(debug_wr_data[26]),
	.B(debug_mode),
	.C(exu_result_2_Z[26]),
	.D(exu_result_1[26]),
	.Y(next_exu_result_reg_int_3[26])
);
defparam \next_exu_result_reg_int_3_cZ[26] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[24]  (
	.A(debug_wr_data[24]),
	.B(debug_mode),
	.C(exu_result_2_Z[24]),
	.D(exu_result_1[24]),
	.Y(next_exu_result_reg_int_3[24])
);
defparam \next_exu_result_reg_int_3_cZ[24] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[23]  (
	.A(debug_wr_data[23]),
	.B(debug_mode),
	.C(exu_result_2_Z[23]),
	.D(exu_result_1[23]),
	.Y(next_exu_result_reg_int_3[23])
);
defparam \next_exu_result_reg_int_3_cZ[23] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[22]  (
	.A(debug_wr_data[22]),
	.B(debug_mode),
	.C(exu_result_2_Z[22]),
	.D(exu_result_1[22]),
	.Y(next_exu_result_reg_int_3[22])
);
defparam \next_exu_result_reg_int_3_cZ[22] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[20]  (
	.A(debug_wr_data[20]),
	.B(debug_mode),
	.C(exu_result_2_Z[20]),
	.D(exu_result_1[20]),
	.Y(next_exu_result_reg_int_3[20])
);
defparam \next_exu_result_reg_int_3_cZ[20] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[19]  (
	.A(debug_wr_data[19]),
	.B(debug_mode),
	.C(exu_result_2_Z[19]),
	.D(exu_result_1[19]),
	.Y(next_exu_result_reg_int_3[19])
);
defparam \next_exu_result_reg_int_3_cZ[19] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[16]  (
	.A(debug_wr_data[16]),
	.B(debug_mode),
	.C(exu_result_2_Z[16]),
	.D(exu_result_1[16]),
	.Y(next_exu_result_reg_int_3[16])
);
defparam \next_exu_result_reg_int_3_cZ[16] .INIT=16'hBBB8;
// @31:11282
  CFG3 \exu_result_2[31]  (
	.A(exu_result_mux_sel_i[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[31]),
	.Y(exu_result_2_Z[31])
);
defparam \exu_result_2[31] .INIT=8'h80;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[28]  (
	.A(debug_wr_data[28]),
	.B(debug_mode),
	.C(exu_result_2_Z[28]),
	.D(exu_result_1[28]),
	.Y(next_exu_result_reg_int_3[28])
);
defparam \next_exu_result_reg_int_3_cZ[28] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[30]  (
	.A(debug_wr_data[30]),
	.B(debug_mode),
	.C(exu_result_2_Z[30]),
	.D(exu_result_1[30]),
	.Y(next_exu_result_reg_int_3[30])
);
defparam \next_exu_result_reg_int_3_cZ[30] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[29]  (
	.A(debug_wr_data[29]),
	.B(debug_mode),
	.C(exu_result_2_Z[29]),
	.D(exu_result_1[29]),
	.Y(next_exu_result_reg_int_3[29])
);
defparam \next_exu_result_reg_int_3_cZ[29] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[0]  (
	.A(debug_wr_data[0]),
	.B(debug_mode),
	.C(exu_result_2_Z[0]),
	.D(exu_result_1[0]),
	.Y(next_exu_result_reg_int_3[0])
);
defparam \next_exu_result_reg_int_3_cZ[0] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[18]  (
	.A(debug_wr_data[18]),
	.B(debug_mode),
	.C(exu_result_2_Z[18]),
	.D(exu_result_1[18]),
	.Y(next_exu_result_reg_int_3[18])
);
defparam \next_exu_result_reg_int_3_cZ[18] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[17]  (
	.A(debug_wr_data[17]),
	.B(debug_mode),
	.C(exu_result_2_Z[17]),
	.D(exu_result_1[17]),
	.Y(next_exu_result_reg_int_3[17])
);
defparam \next_exu_result_reg_int_3_cZ[17] .INIT=16'hBBB8;
// @31:11355
  CFG4 \next_exu_result_reg_int_3_cZ[31]  (
	.A(debug_wr_data[31]),
	.B(debug_mode),
	.C(exu_result_2_Z[31]),
	.D(exu_result_1[31]),
	.Y(next_exu_result_reg_int_3[31])
);
defparam \next_exu_result_reg_int_3_cZ[31] .INIT=16'hBBB8;
// @31:11794
  MACC_PA WideMult_2_0 (
	.CDOUT(CDOUT[47:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT),
	.P({P[47:30], exu_alu_result_sel[63:34]}),
	.P_BYPASS(VCC),
	.P_SRST_N(VCC),
	.P_EN(VCC),
	.AL_N(VCC),
	.CLK(clk),
	.A({in_reg1_3_Z[32], in_reg1_3_Z[32], in_reg1_3_Z[32], exu_alu_operand1[31:17]}),
	.A_EN(VCC),
	.A_SRST_N(resetn),
	.A_BYPASS(GND),
	.B({in_reg0_3_Z[32], in_reg0_3_Z[32], in_reg0_3_Z[32], exu_alu_operand0[31:17]}),
	.B_EN(VCC),
	.B_SRST_N(resetn),
	.B_BYPASS(GND),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_EN(VCC),
	.C_SRST_N(VCC),
	.C_BYPASS(VCC),
	.C_ARST_N(VCC),
	.D({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.D_EN(VCC),
	.D_SRST_N(VCC),
	.D_BYPASS(VCC),
	.D_ARST_N(VCC),
	.CDIN(WideMult_2_0_cas[47:0]),
	.PASUB(GND),
	.PASUB_EN(VCC),
	.PASUB_SL_N(VCC),
	.PASUB_AD_N(VCC),
	.PASUB_SD_N(GND),
	.PASUB_BYPASS(VCC),
	.CDIN_FDBK_SEL({VCC, GND}),
	.CDIN_FDBK_SEL_EN(VCC),
	.CDIN_FDBK_SEL_SL_N(VCC),
	.CDIN_FDBK_SEL_AD_N({VCC, VCC}),
	.CDIN_FDBK_SEL_SD_N({GND, GND}),
	.CDIN_FDBK_SEL_BYPASS(VCC),
	.ARSHFT17(VCC),
	.ARSHFT17_EN(VCC),
	.ARSHFT17_SL_N(VCC),
	.ARSHFT17_AD_N(VCC),
	.ARSHFT17_SD_N(GND),
	.ARSHFT17_BYPASS(VCC),
	.SUB(GND),
	.SUB_EN(VCC),
	.SUB_SL_N(VCC),
	.SUB_AD_N(VCC),
	.SUB_SD_N(VCC),
	.SUB_BYPASS(VCC),
	.SIMD(GND),
	.DOTP(GND),
	.OVFL_CARRYOUT_SEL(GND),
	.CARRYIN(GND)
);
// @31:11794
  MACC_PA WideMult_1_1 (
	.CDOUT(WideMult_2_0_cas[47:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT_0),
	.P({P_0[47:30], P[29:17], exu_alu_result_sel[33:17]}),
	.P_BYPASS(VCC),
	.P_SRST_N(VCC),
	.P_EN(VCC),
	.AL_N(VCC),
	.CLK(clk),
	.A({in_reg1_3_Z[32], in_reg1_3_Z[32], in_reg1_3_Z[32], exu_alu_operand1[31:17]}),
	.A_EN(VCC),
	.A_SRST_N(resetn),
	.A_BYPASS(GND),
	.B({GND, exu_alu_operand0[16:0]}),
	.B_EN(VCC),
	.B_SRST_N(resetn),
	.B_BYPASS(GND),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_EN(VCC),
	.C_SRST_N(VCC),
	.C_BYPASS(VCC),
	.C_ARST_N(VCC),
	.D({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.D_EN(VCC),
	.D_SRST_N(VCC),
	.D_BYPASS(VCC),
	.D_ARST_N(VCC),
	.CDIN(WideMult_1_1_cas[47:0]),
	.PASUB(GND),
	.PASUB_EN(VCC),
	.PASUB_SL_N(VCC),
	.PASUB_AD_N(VCC),
	.PASUB_SD_N(GND),
	.PASUB_BYPASS(VCC),
	.CDIN_FDBK_SEL({VCC, GND}),
	.CDIN_FDBK_SEL_EN(VCC),
	.CDIN_FDBK_SEL_SL_N(VCC),
	.CDIN_FDBK_SEL_AD_N({VCC, VCC}),
	.CDIN_FDBK_SEL_SD_N({GND, GND}),
	.CDIN_FDBK_SEL_BYPASS(VCC),
	.ARSHFT17(GND),
	.ARSHFT17_EN(VCC),
	.ARSHFT17_SL_N(VCC),
	.ARSHFT17_AD_N(VCC),
	.ARSHFT17_SD_N(GND),
	.ARSHFT17_BYPASS(VCC),
	.SUB(GND),
	.SUB_EN(VCC),
	.SUB_SL_N(VCC),
	.SUB_AD_N(VCC),
	.SUB_SD_N(VCC),
	.SUB_BYPASS(VCC),
	.SIMD(GND),
	.DOTP(GND),
	.OVFL_CARRYOUT_SEL(GND),
	.CARRYIN(GND)
);
// @31:11794
  MACC_PA WideMult_1_0 (
	.CDOUT(WideMult_1_1_cas[47:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT_1),
	.P({P_1[47:30], P_0[29:17], P[16:0]}),
	.P_BYPASS(VCC),
	.P_SRST_N(VCC),
	.P_EN(VCC),
	.AL_N(VCC),
	.CLK(clk),
	.A({GND, exu_alu_operand1[16:0]}),
	.A_EN(VCC),
	.A_SRST_N(resetn),
	.A_BYPASS(GND),
	.B({in_reg0_3_Z[32], in_reg0_3_Z[32], in_reg0_3_Z[32], exu_alu_operand0[31:17]}),
	.B_EN(VCC),
	.B_SRST_N(resetn),
	.B_BYPASS(GND),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_EN(VCC),
	.C_SRST_N(VCC),
	.C_BYPASS(VCC),
	.C_ARST_N(VCC),
	.D({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.D_EN(VCC),
	.D_SRST_N(VCC),
	.D_BYPASS(VCC),
	.D_ARST_N(VCC),
	.CDIN(WideMult_1_0_cas[47:0]),
	.PASUB(GND),
	.PASUB_EN(VCC),
	.PASUB_SL_N(VCC),
	.PASUB_AD_N(VCC),
	.PASUB_SD_N(GND),
	.PASUB_BYPASS(VCC),
	.CDIN_FDBK_SEL({VCC, GND}),
	.CDIN_FDBK_SEL_EN(VCC),
	.CDIN_FDBK_SEL_SL_N(VCC),
	.CDIN_FDBK_SEL_AD_N({VCC, VCC}),
	.CDIN_FDBK_SEL_SD_N({GND, GND}),
	.CDIN_FDBK_SEL_BYPASS(VCC),
	.ARSHFT17(VCC),
	.ARSHFT17_EN(VCC),
	.ARSHFT17_SL_N(VCC),
	.ARSHFT17_AD_N(VCC),
	.ARSHFT17_SD_N(GND),
	.ARSHFT17_BYPASS(VCC),
	.SUB(GND),
	.SUB_EN(VCC),
	.SUB_SL_N(VCC),
	.SUB_AD_N(VCC),
	.SUB_SD_N(VCC),
	.SUB_BYPASS(VCC),
	.SIMD(GND),
	.DOTP(GND),
	.OVFL_CARRYOUT_SEL(GND),
	.CARRYIN(GND)
);
// @31:11794
  MACC_PA WideMult_0_0 (
	.CDOUT(WideMult_1_0_cas[47:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT_2),
	.P({P_2[47:30], P_1[29:17], exu_alu_result_sel[16:0]}),
	.P_BYPASS(GND),
	.P_SRST_N(resetn),
	.P_EN(VCC),
	.AL_N(VCC),
	.CLK(clk),
	.A({GND, exu_alu_operand1[16:0]}),
	.A_EN(VCC),
	.A_SRST_N(VCC),
	.A_BYPASS(VCC),
	.B({GND, exu_alu_operand0[16:0]}),
	.B_EN(VCC),
	.B_SRST_N(VCC),
	.B_BYPASS(VCC),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_EN(VCC),
	.C_SRST_N(VCC),
	.C_BYPASS(VCC),
	.C_ARST_N(VCC),
	.D({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.D_EN(VCC),
	.D_SRST_N(VCC),
	.D_BYPASS(VCC),
	.D_ARST_N(VCC),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PASUB(GND),
	.PASUB_EN(VCC),
	.PASUB_SL_N(VCC),
	.PASUB_AD_N(VCC),
	.PASUB_SD_N(GND),
	.PASUB_BYPASS(VCC),
	.CDIN_FDBK_SEL({GND, GND}),
	.CDIN_FDBK_SEL_EN(VCC),
	.CDIN_FDBK_SEL_SL_N(VCC),
	.CDIN_FDBK_SEL_AD_N({VCC, VCC}),
	.CDIN_FDBK_SEL_SD_N({GND, GND}),
	.CDIN_FDBK_SEL_BYPASS(VCC),
	.ARSHFT17(GND),
	.ARSHFT17_EN(VCC),
	.ARSHFT17_SL_N(VCC),
	.ARSHFT17_AD_N(VCC),
	.ARSHFT17_SD_N(GND),
	.ARSHFT17_BYPASS(VCC),
	.SUB(GND),
	.SUB_EN(VCC),
	.SUB_SL_N(VCC),
	.SUB_AD_N(VCC),
	.SUB_SD_N(VCC),
	.SUB_BYPASS(VCC),
	.SIMD(GND),
	.DOTP(GND),
	.OVFL_CARRYOUT_SEL(GND),
	.CARRYIN(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_mul_2s_18446744073709551615s */

module miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 (
  clk,
  resetn,
  exu_op_abort,
  exu_op_ready,
  debug_mode,
  alu_operand0_mux_sel,
  alu_operand1_mux_sel,
  alu_op_sel,
  shifter_operand_sel,
  shifter_unit_places_sel,
  shifter_unit_op_sel,
  exu_result_mux_sel,
  exu_operand_gpr_rs1,
  exu_operand_gpr_rs1_valid,
  exu_operand_gpr_rs2,
  exu_operand_gpr_rs2_valid,
  exu_operand_gpr_rs3,
  exu_operand_gpr_rs3_valid,
  exu_operand_immediate,
  exu_operand_immediate_valid,
  exu_operand_pc,
  exu_operand_pc_valid,
  acu_result,
  acu_result_valid,
  debug_wr_data,
  debug_wr_data_valid,
  exu_result,
  exu_result_valid,
  exu_result_ready,
  exu_result_flags,
  lsu_align_result,
  lsu_align_result_valid,
  lsu_align_result_ready,
  update_result_reg,
  exu_result_reg,
  exu_result_reg_valid,
  fpu_frm,
  fpu_fmt,
  fpu_instr,
  fpu_flags,
  fpu_flags_valid,
  dff_arst
)
;
input clk ;
input resetn ;
input exu_op_abort ;
output exu_op_ready ;
input debug_mode ;
input [1:0] alu_operand0_mux_sel ;
input [2:0] alu_operand1_mux_sel ;
input [5:0] alu_op_sel ;
input [1:0] shifter_operand_sel ;
input [2:0] shifter_unit_places_sel ;
input [1:0] shifter_unit_op_sel ;
input [3:0] exu_result_mux_sel ;
input [31:0] exu_operand_gpr_rs1 ;
input exu_operand_gpr_rs1_valid ;
input [31:0] exu_operand_gpr_rs2 ;
input exu_operand_gpr_rs2_valid ;
input [31:0] exu_operand_gpr_rs3 ;
input exu_operand_gpr_rs3_valid ;
input [31:0] exu_operand_immediate ;
input exu_operand_immediate_valid ;
input [31:0] exu_operand_pc ;
input exu_operand_pc_valid ;
input [31:0] acu_result ;
input acu_result_valid ;
input [31:0] debug_wr_data ;
input debug_wr_data_valid ;
output [31:0] exu_result ;
output exu_result_valid ;
input exu_result_ready ;
output [0:0] exu_result_flags ;
output [31:0] lsu_align_result ;
output lsu_align_result_valid ;
input lsu_align_result_ready ;
input update_result_reg ;
output [31:0] exu_result_reg ;
output exu_result_reg_valid ;
input [2:0] fpu_frm ;
input [1:0] fpu_fmt ;
input fpu_instr ;
output [4:0] fpu_flags ;
output fpu_flags_valid ;
input dff_arst ;
wire clk ;
wire resetn ;
wire exu_op_abort ;
wire exu_op_ready ;
wire debug_mode ;
wire exu_operand_gpr_rs1_valid ;
wire exu_operand_gpr_rs2_valid ;
wire exu_operand_gpr_rs3_valid ;
wire exu_operand_immediate_valid ;
wire exu_operand_pc_valid ;
wire acu_result_valid ;
wire debug_wr_data_valid ;
wire exu_result_valid ;
wire exu_result_ready ;
wire lsu_align_result_valid ;
wire lsu_align_result_ready ;
wire update_result_reg ;
wire exu_result_reg_valid ;
wire fpu_instr ;
wire fpu_flags_valid ;
wire dff_arst ;
wire [62:0] div_divisor_Z;
wire [31:0] quotient_Z;
wire [31:0] dividend_Z;
wire [5:0] mul_div_cnt_Z;
wire [31:0] exu_shifter_operand;
wire [0:0] un1_next_exu_result_reg_int4;
wire [62:0] next_div_divisor_5;
wire [61:31] next_div_divisor_5_Z;
wire [31:0] next_exu_result_reg_int_3;
wire [27:1] lsu_align_result_1_Z;
wire [29:28] lsu_align_result_1;
wire [31:2] lsu_align_result_3_Z_Z;
wire [1:1] lsu_align_result_7;
wire [28:4] lsu_align_result_7_Z;
wire [3:0] lsu_align_result_15;
wire [31:8] lsu_align_result_15_Z;
wire [23:16] lsu_align_result_31_Z;
wire [31:24] lsu_align_result_32_Z;
wire [8:2] lsu_align_result_33_Z;
wire [9:8] lsu_align_result_34_Z;
wire [8:0] lsu_align_result_35_Z;
wire [9:7] lsu_align_result_35;
wire [9:8] lsu_align_result_36_Z;
wire [9:8] lsu_align_result_37_Z;
wire [8:6] lsu_align_result_38_Z;
wire [9:9] lsu_align_result_38;
wire [9:8] lsu_align_result_39_Z;
wire [9:8] lsu_align_result_40_Z;
wire [9:8] lsu_align_result_41_Z;
wire [8:6] lsu_align_result_42_Z;
wire [9:9] lsu_align_result_42;
wire [9:8] lsu_align_result_43_Z;
wire [9:8] lsu_align_result_44_Z;
wire [8:6] lsu_align_result_45_Z;
wire [9:9] lsu_align_result_45;
wire [9:2] lsu_align_result_46_Z;
wire [3:3] lsu_align_result_46;
wire [14:0] lsu_align_result_47_Z;
wire [31:15] lsu_align_result_47;
wire [9:8] lsu_align_result_48_Z;
wire [9:8] lsu_align_result_49;
wire [9:6] lsu_align_result_50_Z;
wire [9:8] lsu_align_result_51_Z;
wire [8:8] lsu_align_result_52_Z;
wire [9:6] lsu_align_result_53_Z;
wire [9:2] lsu_align_result_54_Z;
wire [7:3] lsu_align_result_54;
wire [6:6] lsu_align_result_57;
wire [3:2] lsu_align_result_61_Z;
wire [6:0] lsu_align_result_62_Z;
wire [9:5] lsu_align_result_62;
wire [31:31] lsu_align_result_63;
wire [9:9] lsu_align_result_85_Z;
wire [4:2] lsu_align_result_92_Z;
wire [6:6] lsu_align_result_92;
wire [6:1] lsu_align_result_93_Z;
wire [5:4] lsu_align_result_93;
wire [15:2] lsu_align_result_95_1_0_wmux_0_Y;
wire [12:7] lsu_align_result_96_RNO_Z;
wire [23:16] lsu_align_result_95_Z;
wire [31:1] un1_exu_alu_operand01;
wire [31:0] exu_alu_operand0;
wire [31:0] exu_alu_operand1;
wire [4:0] exu_shifter_places;
wire [15:0] un152_exu_alu_result_0_data_tmp;
wire [31:0] quotientce_Z;
wire [0:0] un1_exu_alu_operand0_1_m_0_RNIVMSVH2_S;
wire [1:1] un1_exu_alu_operand0_1_m_0_RNIOJFDT3_S;
wire [2:2] un1_exu_alu_operand0_1_m_0_RNIIH2R85_S;
wire [0:0] un1_exu_alu_operand0_1_v_RNI44VNF6_S;
wire [1:1] un1_exu_alu_operand0_1_v_RNINNRKM7_S;
wire [2:2] un1_exu_alu_operand0_1_v_RNIBCOHT8_S;
wire [3:3] un1_exu_alu_operand0_1_v_RNI02LE4A_S;
wire [4:4] un1_exu_alu_operand0_1_v_RNIMOHBBB_S;
wire [5:5] un1_exu_alu_operand0_1_v_RNIDGE8IC_S;
wire [6:6] un1_exu_alu_operand0_1_v_RNI59B5PD_S;
wire [7:7] un1_exu_alu_operand0_1_v_RNIU2820F_S;
wire [8:8] un1_exu_alu_operand0_1_v_RNIOT4V6G_S;
wire [9:9] un1_exu_alu_operand0_1_v_RNIJP1SDH_S;
wire [10:10] un1_exu_alu_operand0_1_v_RNIMDLBNI_S;
wire [11:11] un1_exu_alu_operand0_1_v_RNIQ29R0K_S;
wire [12:12] un1_exu_alu_operand0_1_v_RNIVOSAAL_S;
wire [13:13] un1_exu_alu_operand0_1_v_RNI5GGQJM_S;
wire [14:14] un1_exu_alu_operand0_1_v_RNIC84ATN_S;
wire [15:15] un1_exu_alu_operand0_1_v_RNIK1OP6P_S;
wire [16:16] un1_exu_alu_operand0_1_v_RNITRB9GQ_S;
wire [17:17] un1_exu_alu_operand0_1_v_RNI7NVOPR_S;
wire [18:18] un1_exu_alu_operand0_1_v_RNIIJJ83T_S;
wire [19:19] un1_exu_alu_operand0_1_v_RNIUG7OCU_S;
wire [20:20] un1_exu_alu_operand0_1_v_RNI27S7MV_S;
wire [21:21] un1_exu_alu_operand0_1_v_RNI7UGNV01_S;
wire [22:22] un1_exu_alu_operand0_1_v_RNIDM57921_S;
wire [23:23] un1_exu_alu_operand0_1_v_RNIKFQMI31_S;
wire [24:24] un1_exu_alu_operand0_1_v_RNIS9F6S41_S;
wire [25:25] un1_exu_alu_operand0_1_v_RNI554M561_S;
wire [26:26] un1_exu_alu_operand0_1_v_RNIF1P5F71_S;
wire [27:27] un1_exu_alu_operand0_1_v_RNIQUDLO81_S;
wire [31:1] un1_exu_alu_operand00;
wire [30:8] quotientce_0_Z;
wire [5:0] mul_div_cnt_lm;
wire [4:1] mul_div_cnt_cry_Z;
wire [4:1] mul_div_cnt_s;
wire [5:5] mul_div_cnt_s_Z;
wire [30:0] next_dividend_0;
wire [30:0] next_dividend_Z;
wire [31:31] next_dividend;
wire [15:2] fast_mul_miv_rv32_mul_0_lsu_align_result_32_0;
wire [13:13] quotientce_1_Z;
wire [31:1] exu_alu_operand1_i;
wire [1:1] alu_operand1_mux_sel_i_0;
wire [31:31] lsu_align_result_2;
wire [14:7] lsu_align_result_95_2_Z;
wire [14:7] lsu_align_result_95_1_Z;
wire [14:7] lsu_align_result_95_2_0_Z;
wire [14:7] lsu_align_result_95_1_0_Z;
wire [24:24] lsu_align_result_15_1_0_Z;
wire [14:0] lsu_align_result_96_1_Z;
wire [15:2] lsu_align_result_95_1_0_y0;
wire [15:2] lsu_align_result_95_1_0_co0;
wire [15:2] lsu_align_result_95_1_0_wmux_S;
wire [15:2] lsu_align_result_95_1_0_co1;
wire [15:2] lsu_align_result_95_1_0_wmux_0_S;
wire [10:8] lsu_align_result_95_1_0_0_y0;
wire [10:8] lsu_align_result_95_1_0_0_co0;
wire [10:8] lsu_align_result_95_1_0_0_wmux_S;
wire [10:8] lsu_align_result_95_1_0_0_co1;
wire [4:1] mul_div_cnt_cry_Y;
wire [5:5] mul_div_cnt_s_FCO;
wire [5:5] mul_div_cnt_s_Y;
wire [27:27] un1_exu_alu_operand0_1_v_RNIQUDLO81_Y;
wire [26:26] un1_exu_alu_operand0_1_v_RNIF1P5F71_Y;
wire [25:25] un1_exu_alu_operand0_1_v_RNI554M561_Y;
wire [24:24] un1_exu_alu_operand0_1_v_RNIS9F6S41_Y;
wire [23:23] un1_exu_alu_operand0_1_v_RNIKFQMI31_Y;
wire [22:22] un1_exu_alu_operand0_1_v_RNIDM57921_Y;
wire [21:21] un1_exu_alu_operand0_1_v_RNI7UGNV01_Y;
wire [20:20] un1_exu_alu_operand0_1_v_RNI27S7MV_Y;
wire [19:19] un1_exu_alu_operand0_1_v_RNIUG7OCU_Y;
wire [18:18] un1_exu_alu_operand0_1_v_RNIIJJ83T_Y;
wire [17:17] un1_exu_alu_operand0_1_v_RNI7NVOPR_Y;
wire [16:16] un1_exu_alu_operand0_1_v_RNITRB9GQ_Y;
wire [15:15] un1_exu_alu_operand0_1_v_RNIK1OP6P_Y;
wire [14:14] un1_exu_alu_operand0_1_v_RNIC84ATN_Y;
wire [13:13] un1_exu_alu_operand0_1_v_RNI5GGQJM_Y;
wire [12:12] un1_exu_alu_operand0_1_v_RNIVOSAAL_Y;
wire [11:11] un1_exu_alu_operand0_1_v_RNIQ29R0K_Y;
wire [10:10] un1_exu_alu_operand0_1_v_RNIMDLBNI_Y;
wire [9:9] un1_exu_alu_operand0_1_v_RNIJP1SDH_Y;
wire [8:8] un1_exu_alu_operand0_1_v_RNIOT4V6G_Y;
wire [7:7] un1_exu_alu_operand0_1_v_RNIU2820F_Y;
wire [6:6] un1_exu_alu_operand0_1_v_RNI59B5PD_Y;
wire [5:5] un1_exu_alu_operand0_1_v_RNIDGE8IC_Y;
wire [4:4] un1_exu_alu_operand0_1_v_RNIMOHBBB_Y;
wire [3:3] un1_exu_alu_operand0_1_v_RNI02LE4A_Y;
wire [2:2] un1_exu_alu_operand0_1_v_RNIBCOHT8_Y;
wire [1:1] un1_exu_alu_operand0_1_v_RNINNRKM7_Y;
wire [0:0] un1_exu_alu_operand0_1_v_RNI44VNF6_Y;
wire [2:2] un1_exu_alu_operand0_1_m_0_RNIIH2R85_Y;
wire [1:1] un1_exu_alu_operand0_1_m_0_RNIOJFDT3_Y;
wire [0:0] un1_exu_alu_operand0_1_m_0_RNIVMSVH2_Y;
wire [28:28] un1_exu_alu_operand0_1_v_RNI7R9I61_S;
wire [28:28] un1_exu_alu_operand0_1_v_RNI7R9I61_Y;
wire [31:0] quotient_RNO_Z;
wire GND ;
wire div_ack_Z ;
wire VCC ;
wire next_exu_result_reg_int4 ;
wire un1_dividend_cry_62_Z ;
wire next_div_divisor39 ;
wire next_dividend_0_sqmuxa ;
wire un1_next_dividend_0_sqmuxa ;
wire next_quotient_0_sqmuxa ;
wire mul_div_cnte ;
wire lsu_align_result_94 ;
wire lsu_align_result_88 ;
wire lsu_align_result_78 ;
wire un120_exu_alu_result_i ;
wire un128_exu_alu_result_i ;
wire res_pos_neg_Z ;
wire un128_exu_alu_result_cry_0_Z ;
wire un128_exu_alu_result_cry_1_Z ;
wire un128_exu_alu_result_cry_2_Z ;
wire un128_exu_alu_result_cry_3_Z ;
wire un128_exu_alu_result_cry_4_Z ;
wire un128_exu_alu_result_cry_5_Z ;
wire un128_exu_alu_result_cry_6_Z ;
wire un128_exu_alu_result_cry_7_Z ;
wire un128_exu_alu_result_cry_8_Z ;
wire un128_exu_alu_result_cry_9_Z ;
wire un128_exu_alu_result_cry_10_Z ;
wire un128_exu_alu_result_cry_11_Z ;
wire un128_exu_alu_result_cry_12_Z ;
wire un128_exu_alu_result_cry_13_Z ;
wire un128_exu_alu_result_cry_14_Z ;
wire un128_exu_alu_result_cry_15_Z ;
wire un128_exu_alu_result_cry_16_Z ;
wire un128_exu_alu_result_cry_17_Z ;
wire un128_exu_alu_result_cry_18_Z ;
wire un128_exu_alu_result_cry_19_Z ;
wire un128_exu_alu_result_cry_20_Z ;
wire un128_exu_alu_result_cry_21_Z ;
wire un128_exu_alu_result_cry_22_Z ;
wire un128_exu_alu_result_cry_23_Z ;
wire un128_exu_alu_result_cry_24_Z ;
wire un128_exu_alu_result_cry_25_Z ;
wire un128_exu_alu_result_cry_26_Z ;
wire un128_exu_alu_result_cry_27_Z ;
wire un128_exu_alu_result_cry_28_Z ;
wire un128_exu_alu_result_cry_29_Z ;
wire un128_exu_alu_result_cry_30_Z ;
wire un1_dividend_cry_0_Z ;
wire un1_dividend_cry_1_Z ;
wire un1_dividend_cry_2_Z ;
wire un1_dividend_cry_3_Z ;
wire un1_dividend_cry_4_Z ;
wire un1_dividend_cry_5_Z ;
wire un1_dividend_cry_6_Z ;
wire un1_dividend_cry_7_Z ;
wire un1_dividend_cry_8_Z ;
wire un1_dividend_cry_9_Z ;
wire un1_dividend_cry_10_Z ;
wire un1_dividend_cry_11_Z ;
wire un1_dividend_cry_12_Z ;
wire un1_dividend_cry_13_Z ;
wire un1_dividend_cry_14_Z ;
wire un1_dividend_cry_15_Z ;
wire un1_dividend_cry_16_Z ;
wire un1_dividend_cry_17_Z ;
wire un1_dividend_cry_18_Z ;
wire un1_dividend_cry_19_Z ;
wire un1_dividend_cry_20_Z ;
wire un1_dividend_cry_21_Z ;
wire un1_dividend_cry_22_Z ;
wire un1_dividend_cry_23_Z ;
wire un1_dividend_cry_24_Z ;
wire un1_dividend_cry_25_Z ;
wire un1_dividend_cry_26_Z ;
wire un1_dividend_cry_27_Z ;
wire un1_dividend_cry_28_Z ;
wire un1_dividend_cry_29_Z ;
wire un1_dividend_cry_30_Z ;
wire un1_dividend_cry_31_Z ;
wire un1_dividend_cry_32_Z ;
wire un1_dividend_cry_33_Z ;
wire un1_dividend_cry_34_Z ;
wire un1_dividend_cry_35_Z ;
wire un1_dividend_cry_36_Z ;
wire un1_dividend_cry_37_Z ;
wire un1_dividend_cry_38_Z ;
wire un1_dividend_cry_39_Z ;
wire un1_dividend_cry_40_Z ;
wire un1_dividend_cry_41_Z ;
wire un1_dividend_cry_42_Z ;
wire un1_dividend_cry_43_Z ;
wire un1_dividend_cry_44_Z ;
wire un1_dividend_cry_45_Z ;
wire un1_dividend_cry_46_Z ;
wire un1_dividend_cry_47_Z ;
wire un1_dividend_cry_48_Z ;
wire un1_dividend_cry_49_Z ;
wire un1_dividend_cry_50_Z ;
wire un1_dividend_cry_51_Z ;
wire un1_dividend_cry_52_Z ;
wire un1_dividend_cry_53_Z ;
wire un1_dividend_cry_54_Z ;
wire un1_dividend_cry_55_Z ;
wire un1_dividend_cry_56_Z ;
wire un1_dividend_cry_57_Z ;
wire un1_dividend_cry_58_Z ;
wire un1_dividend_cry_59_Z ;
wire un1_dividend_cry_60_Z ;
wire un1_dividend_cry_61_Z ;
wire un120_exu_alu_result_cry_0_Z ;
wire un120_exu_alu_result_cry_1_Z ;
wire un120_exu_alu_result_cry_2_Z ;
wire un120_exu_alu_result_cry_3_Z ;
wire un120_exu_alu_result_cry_4_Z ;
wire un120_exu_alu_result_cry_5_Z ;
wire un120_exu_alu_result_cry_6_Z ;
wire un120_exu_alu_result_cry_7_Z ;
wire un120_exu_alu_result_cry_8_Z ;
wire un120_exu_alu_result_cry_9_Z ;
wire un120_exu_alu_result_cry_10_Z ;
wire un120_exu_alu_result_cry_11_Z ;
wire un120_exu_alu_result_cry_12_Z ;
wire un120_exu_alu_result_cry_13_Z ;
wire un120_exu_alu_result_cry_14_Z ;
wire un120_exu_alu_result_cry_15_Z ;
wire un120_exu_alu_result_cry_16_Z ;
wire un120_exu_alu_result_cry_17_Z ;
wire un120_exu_alu_result_cry_18_Z ;
wire un120_exu_alu_result_cry_19_Z ;
wire un120_exu_alu_result_cry_20_Z ;
wire un120_exu_alu_result_cry_21_Z ;
wire un120_exu_alu_result_cry_22_Z ;
wire un120_exu_alu_result_cry_23_Z ;
wire un120_exu_alu_result_cry_24_Z ;
wire un120_exu_alu_result_cry_25_Z ;
wire un120_exu_alu_result_cry_26_Z ;
wire un120_exu_alu_result_cry_27_Z ;
wire un120_exu_alu_result_cry_28_Z ;
wire un120_exu_alu_result_cry_29_Z ;
wire un120_exu_alu_result_cry_30_Z ;
wire un1_next_div_divisor39_1 ;
wire N_493 ;
wire N_497 ;
wire un15_next_quotient_2 ;
wire un22_next_quotient_2 ;
wire un15_next_quotient_1 ;
wire N_510 ;
wire N_511 ;
wire un16_next_quotient_1 ;
wire un29_next_quotient_2 ;
wire N_491 ;
wire N_492 ;
wire N_494 ;
wire N_495 ;
wire N_496 ;
wire N_498 ;
wire N_499 ;
wire N_500 ;
wire N_501 ;
wire N_502 ;
wire N_503 ;
wire N_504 ;
wire N_505 ;
wire N_506 ;
wire N_507 ;
wire N_508 ;
wire N_509 ;
wire N_512 ;
wire N_513 ;
wire N_514 ;
wire N_515 ;
wire N_516 ;
wire N_517 ;
wire N_518 ;
wire N_519 ;
wire un18_next_quotient_2 ;
wire un17_next_quotient_1 ;
wire un20_next_quotient_1 ;
wire un28_next_quotient_2 ;
wire un21_next_quotient_1 ;
wire un41_next_quotient_2 ;
wire un16_next_quotient_2 ;
wire un21_next_quotient_2 ;
wire N_488 ;
wire \div.un11_start_div  ;
wire \div.un5_div_result  ;
wire N_1396 ;
wire exu_result_reg_valid_2 ;
wire next_res_pos_neg_3 ;
wire lsu_align_result_78_2 ;
wire N_1639 ;
wire un21_next_div_divisor_cry_0 ;
wire un21_next_div_divisor_cry_1 ;
wire un21_next_div_divisor_cry_2 ;
wire un21_next_div_divisor_cry_3 ;
wire un21_next_div_divisor_cry_4 ;
wire un21_next_div_divisor_cry_5 ;
wire un21_next_div_divisor_cry_6 ;
wire un21_next_div_divisor_cry_7 ;
wire un21_next_div_divisor_cry_8 ;
wire un21_next_div_divisor_cry_9 ;
wire un21_next_div_divisor_cry_10 ;
wire un21_next_div_divisor_cry_11 ;
wire un21_next_div_divisor_cry_12 ;
wire un21_next_div_divisor_cry_13 ;
wire un21_next_div_divisor_cry_14 ;
wire un21_next_div_divisor_cry_15 ;
wire un21_next_div_divisor_cry_16 ;
wire un21_next_div_divisor_cry_17 ;
wire un21_next_div_divisor_cry_18 ;
wire un21_next_div_divisor_cry_19 ;
wire un21_next_div_divisor_cry_20 ;
wire un21_next_div_divisor_cry_21 ;
wire un21_next_div_divisor_cry_22 ;
wire un21_next_div_divisor_cry_23 ;
wire un21_next_div_divisor_cry_24 ;
wire un21_next_div_divisor_cry_25 ;
wire un21_next_div_divisor_cry_26 ;
wire un21_next_div_divisor_cry_27 ;
wire un21_next_div_divisor_cry_28 ;
wire un21_next_div_divisor_cry_29 ;
wire un21_next_div_divisor_cry_30 ;
wire un1_exu_alu_operand0_1_cry_0 ;
wire un1_exu_alu_operand0_1_cry_1_Z ;
wire un1_exu_alu_operand0_1_cry_2_Z ;
wire un1_exu_alu_operand0_1_cry_3 ;
wire un1_exu_alu_operand0_1_cry_4 ;
wire un1_exu_alu_operand0_1_cry_5 ;
wire un1_exu_alu_operand0_1_cry_6 ;
wire un1_exu_alu_operand0_1_cry_7 ;
wire un1_exu_alu_operand0_1_cry_8 ;
wire un1_exu_alu_operand0_1_cry_9 ;
wire un1_exu_alu_operand0_1_cry_10 ;
wire un1_exu_alu_operand0_1_cry_11 ;
wire un1_exu_alu_operand0_1_cry_12 ;
wire un1_exu_alu_operand0_1_cry_13 ;
wire un1_exu_alu_operand0_1_cry_14 ;
wire un1_exu_alu_operand0_1_cry_15 ;
wire un1_exu_alu_operand0_1_cry_16 ;
wire un1_exu_alu_operand0_1_cry_17 ;
wire un1_exu_alu_operand0_1_cry_18 ;
wire un1_exu_alu_operand0_1_cry_19 ;
wire un1_exu_alu_operand0_1_cry_20 ;
wire un1_exu_alu_operand0_1_cry_21 ;
wire un1_exu_alu_operand0_1_cry_22 ;
wire un1_exu_alu_operand0_1_cry_23 ;
wire un1_exu_alu_operand0_1_cry_24 ;
wire un1_exu_alu_operand0_1_cry_25 ;
wire un1_exu_alu_operand0_1_cry_26 ;
wire un1_exu_alu_operand0_1_cry_27 ;
wire un1_exu_alu_operand0_1_cry_28 ;
wire un1_exu_alu_operand0_1_cry_29 ;
wire un1_exu_alu_operand0_1_cry_30 ;
wire un1_exu_alu_operand0_cry_0_Z ;
wire un1_exu_alu_operand0_cry_1_Z ;
wire un1_exu_alu_operand0_cry_2_Z ;
wire un1_exu_alu_operand0_cry_3_Z ;
wire un1_exu_alu_operand0_cry_4_Z ;
wire un1_exu_alu_operand0_cry_5_Z ;
wire un1_exu_alu_operand0_cry_6_Z ;
wire un1_exu_alu_operand0_cry_7_Z ;
wire un1_exu_alu_operand0_cry_8_Z ;
wire un1_exu_alu_operand0_cry_9_Z ;
wire un1_exu_alu_operand0_cry_10_Z ;
wire un1_exu_alu_operand0_cry_11_Z ;
wire un1_exu_alu_operand0_cry_12_Z ;
wire un1_exu_alu_operand0_cry_13_Z ;
wire un1_exu_alu_operand0_cry_14_Z ;
wire un1_exu_alu_operand0_cry_15_Z ;
wire un1_exu_alu_operand0_cry_16_Z ;
wire un1_exu_alu_operand0_cry_17_Z ;
wire un1_exu_alu_operand0_cry_18_Z ;
wire un1_exu_alu_operand0_cry_19_Z ;
wire un1_exu_alu_operand0_cry_20_Z ;
wire un1_exu_alu_operand0_cry_21_Z ;
wire un1_exu_alu_operand0_cry_22_Z ;
wire un1_exu_alu_operand0_cry_23_Z ;
wire un1_exu_alu_operand0_cry_24_Z ;
wire un1_exu_alu_operand0_cry_25_Z ;
wire un1_exu_alu_operand0_cry_26_Z ;
wire un1_exu_alu_operand0_cry_27_Z ;
wire un1_exu_alu_operand0_cry_28_Z ;
wire un1_exu_alu_operand0_cry_29_Z ;
wire un1_exu_alu_operand0_cry_30_Z ;
wire next_dividend_cry_0 ;
wire next_dividend_cry_1 ;
wire next_dividend_cry_2 ;
wire next_dividend_cry_3 ;
wire next_dividend_cry_4 ;
wire next_dividend_cry_5 ;
wire next_dividend_cry_6 ;
wire next_dividend_cry_7 ;
wire next_dividend_cry_8 ;
wire next_dividend_cry_9 ;
wire next_dividend_cry_10 ;
wire next_dividend_cry_11 ;
wire next_dividend_cry_12 ;
wire next_dividend_cry_13 ;
wire next_dividend_cry_14 ;
wire next_dividend_cry_15 ;
wire next_dividend_cry_16 ;
wire next_dividend_cry_17 ;
wire next_dividend_cry_18 ;
wire next_dividend_cry_19 ;
wire next_dividend_cry_20 ;
wire next_dividend_cry_21 ;
wire next_dividend_cry_22 ;
wire next_dividend_cry_23 ;
wire next_dividend_cry_24 ;
wire next_dividend_cry_25 ;
wire next_dividend_cry_26 ;
wire next_dividend_cry_27 ;
wire next_dividend_cry_28 ;
wire next_dividend_cry_29 ;
wire next_dividend_cry_30 ;
wire un1_next_div_divisor39_1_i ;
wire lsu_align_result_3_Z ;
wire lsu_align_result_35_3_Z ;
wire N_1280_1 ;
wire N_286_1 ;
wire N_287_1 ;
wire N_3230_1 ;
wire N_3230_2 ;
wire N_1281_1 ;
wire lsu_align_result_35_3_1_Z ;
wire N_1410_1 ;
wire N_1410_2 ;
wire N_412_1 ;
wire N_2889_2 ;
wire N_3106_2 ;
wire N_1670_1 ;
wire N_1671_1 ;
wire N_1411_1 ;
wire N_1411_2 ;
wire N_1171_1 ;
wire N_1669_1 ;
wire N_3223_2 ;
wire N_671_1 ;
wire N_1664_1 ;
wire N_1665_1 ;
wire N_1174_1 ;
wire N_1175_1 ;
wire N_1170_1 ;
wire N_1172_1 ;
wire N_1668_1 ;
wire N_667_1 ;
wire N_1168_1 ;
wire N_1169_1 ;
wire N_1173_1 ;
wire N_666_1 ;
wire N_665_1 ;
wire N_670_1 ;
wire N_3224_1 ;
wire N_3224_2 ;
wire N_3220_2 ;
wire N_3227_1 ;
wire N_3227_2 ;
wire N_3222_2 ;
wire N_1180_1 ;
wire N_1180_2 ;
wire N_3221_2 ;
wire N_3226_1 ;
wire N_3226_2 ;
wire N_3219_2 ;
wire N_3225_1 ;
wire N_3225_2 ;
wire N_3218_2 ;
wire N_3217_2 ;
wire next_dividend_cry_0_0_cy_Z ;
wire un21_next_div_divisor_cry_0_cy ;
wire next_dividend_axb_31_1_Z ;
wire mul_div_cnt_s_687_FCO ;
wire mul_div_cnt_s_687_S ;
wire mul_div_cnt_s_687_Y ;
wire un152_exu_alu_result_0_I_38_S ;
wire un152_exu_alu_result_0_I_38_Y ;
wire un152_exu_alu_result_0_I_73_S ;
wire un152_exu_alu_result_0_I_73_Y ;
wire un152_exu_alu_result_0_I_68_S ;
wire un152_exu_alu_result_0_I_68_Y ;
wire un152_exu_alu_result_0_I_58_S ;
wire un152_exu_alu_result_0_I_58_Y ;
wire un152_exu_alu_result_0_I_18_S ;
wire un152_exu_alu_result_0_I_18_Y ;
wire un152_exu_alu_result_0_I_53_S ;
wire un152_exu_alu_result_0_I_53_Y ;
wire un152_exu_alu_result_0_I_48_S ;
wire un152_exu_alu_result_0_I_48_Y ;
wire un152_exu_alu_result_0_I_78_S ;
wire un152_exu_alu_result_0_I_78_Y ;
wire un152_exu_alu_result_0_I_23_S ;
wire un152_exu_alu_result_0_I_23_Y ;
wire un152_exu_alu_result_0_I_33_S ;
wire un152_exu_alu_result_0_I_33_Y ;
wire un152_exu_alu_result_0_I_28_S ;
wire un152_exu_alu_result_0_I_28_Y ;
wire un152_exu_alu_result_0_I_63_S ;
wire un152_exu_alu_result_0_I_63_Y ;
wire un152_exu_alu_result_0_I_43_S ;
wire un152_exu_alu_result_0_I_43_Y ;
wire un152_exu_alu_result_0_I_13_S ;
wire un152_exu_alu_result_0_I_13_Y ;
wire un152_exu_alu_result_0_I_8_S ;
wire un152_exu_alu_result_0_I_8_Y ;
wire un152_exu_alu_result_0_I_1_S ;
wire un152_exu_alu_result_0_I_1_Y ;
wire un128_exu_alu_result_cry_31_S ;
wire un128_exu_alu_result_cry_31_Y ;
wire un128_exu_alu_result_cry_30_S ;
wire un128_exu_alu_result_cry_30_Y ;
wire un128_exu_alu_result_cry_29_S ;
wire un128_exu_alu_result_cry_29_Y ;
wire un128_exu_alu_result_cry_28_S ;
wire un128_exu_alu_result_cry_28_Y ;
wire un128_exu_alu_result_cry_27_S ;
wire un128_exu_alu_result_cry_27_Y ;
wire un128_exu_alu_result_cry_26_S ;
wire un128_exu_alu_result_cry_26_Y ;
wire un128_exu_alu_result_cry_25_S ;
wire un128_exu_alu_result_cry_25_Y ;
wire un128_exu_alu_result_cry_24_S ;
wire un128_exu_alu_result_cry_24_Y ;
wire un128_exu_alu_result_cry_23_S ;
wire un128_exu_alu_result_cry_23_Y ;
wire un128_exu_alu_result_cry_22_S ;
wire un128_exu_alu_result_cry_22_Y ;
wire un128_exu_alu_result_cry_21_S ;
wire un128_exu_alu_result_cry_21_Y ;
wire un128_exu_alu_result_cry_20_S ;
wire un128_exu_alu_result_cry_20_Y ;
wire un128_exu_alu_result_cry_19_S ;
wire un128_exu_alu_result_cry_19_Y ;
wire un128_exu_alu_result_cry_18_S ;
wire un128_exu_alu_result_cry_18_Y ;
wire un128_exu_alu_result_cry_17_S ;
wire un128_exu_alu_result_cry_17_Y ;
wire un128_exu_alu_result_cry_16_S ;
wire un128_exu_alu_result_cry_16_Y ;
wire un128_exu_alu_result_cry_15_S ;
wire un128_exu_alu_result_cry_15_Y ;
wire un128_exu_alu_result_cry_14_S ;
wire un128_exu_alu_result_cry_14_Y ;
wire un128_exu_alu_result_cry_13_S ;
wire un128_exu_alu_result_cry_13_Y ;
wire un128_exu_alu_result_cry_12_S ;
wire un128_exu_alu_result_cry_12_Y ;
wire un128_exu_alu_result_cry_11_S ;
wire un128_exu_alu_result_cry_11_Y ;
wire un128_exu_alu_result_cry_10_S ;
wire un128_exu_alu_result_cry_10_Y ;
wire un128_exu_alu_result_cry_9_S ;
wire un128_exu_alu_result_cry_9_Y ;
wire un128_exu_alu_result_cry_8_S ;
wire un128_exu_alu_result_cry_8_Y ;
wire un128_exu_alu_result_cry_7_S ;
wire un128_exu_alu_result_cry_7_Y ;
wire un128_exu_alu_result_cry_6_S ;
wire un128_exu_alu_result_cry_6_Y ;
wire un128_exu_alu_result_cry_5_S ;
wire un128_exu_alu_result_cry_5_Y ;
wire un128_exu_alu_result_cry_4_S ;
wire un128_exu_alu_result_cry_4_Y ;
wire un128_exu_alu_result_cry_3_S ;
wire un128_exu_alu_result_cry_3_Y ;
wire un128_exu_alu_result_cry_2_S ;
wire un128_exu_alu_result_cry_2_Y ;
wire un128_exu_alu_result_cry_1_S ;
wire un128_exu_alu_result_cry_1_Y ;
wire un128_exu_alu_result_cry_0_S ;
wire un128_exu_alu_result_cry_0_Y ;
wire un1_dividend_cry_62_S ;
wire un1_dividend_cry_62_Y ;
wire un1_dividend_cry_61_S ;
wire un1_dividend_cry_61_Y ;
wire un1_dividend_cry_60_S ;
wire un1_dividend_cry_60_Y ;
wire un1_dividend_cry_59_S ;
wire un1_dividend_cry_59_Y ;
wire un1_dividend_cry_58_S ;
wire un1_dividend_cry_58_Y ;
wire un1_dividend_cry_57_S ;
wire un1_dividend_cry_57_Y ;
wire un1_dividend_cry_56_S ;
wire un1_dividend_cry_56_Y ;
wire un1_dividend_cry_55_S ;
wire un1_dividend_cry_55_Y ;
wire un1_dividend_cry_54_S ;
wire un1_dividend_cry_54_Y ;
wire un1_dividend_cry_53_S ;
wire un1_dividend_cry_53_Y ;
wire un1_dividend_cry_52_S ;
wire un1_dividend_cry_52_Y ;
wire un1_dividend_cry_51_S ;
wire un1_dividend_cry_51_Y ;
wire un1_dividend_cry_50_S ;
wire un1_dividend_cry_50_Y ;
wire un1_dividend_cry_49_S ;
wire un1_dividend_cry_49_Y ;
wire un1_dividend_cry_48_S ;
wire un1_dividend_cry_48_Y ;
wire un1_dividend_cry_47_S ;
wire un1_dividend_cry_47_Y ;
wire un1_dividend_cry_46_S ;
wire un1_dividend_cry_46_Y ;
wire un1_dividend_cry_45_S ;
wire un1_dividend_cry_45_Y ;
wire un1_dividend_cry_44_S ;
wire un1_dividend_cry_44_Y ;
wire un1_dividend_cry_43_S ;
wire un1_dividend_cry_43_Y ;
wire un1_dividend_cry_42_S ;
wire un1_dividend_cry_42_Y ;
wire un1_dividend_cry_41_S ;
wire un1_dividend_cry_41_Y ;
wire un1_dividend_cry_40_S ;
wire un1_dividend_cry_40_Y ;
wire un1_dividend_cry_39_S ;
wire un1_dividend_cry_39_Y ;
wire un1_dividend_cry_38_S ;
wire un1_dividend_cry_38_Y ;
wire un1_dividend_cry_37_S ;
wire un1_dividend_cry_37_Y ;
wire un1_dividend_cry_36_S ;
wire un1_dividend_cry_36_Y ;
wire un1_dividend_cry_35_S ;
wire un1_dividend_cry_35_Y ;
wire un1_dividend_cry_34_S ;
wire un1_dividend_cry_34_Y ;
wire un1_dividend_cry_33_S ;
wire un1_dividend_cry_33_Y ;
wire un1_dividend_cry_32_S ;
wire un1_dividend_cry_32_Y ;
wire un1_dividend_cry_31_S ;
wire un1_dividend_cry_31_Y ;
wire un1_dividend_cry_30_S ;
wire un1_dividend_cry_30_Y ;
wire un1_dividend_cry_29_S ;
wire un1_dividend_cry_29_Y ;
wire un1_dividend_cry_28_S ;
wire un1_dividend_cry_28_Y ;
wire un1_dividend_cry_27_S ;
wire un1_dividend_cry_27_Y ;
wire un1_dividend_cry_26_S ;
wire un1_dividend_cry_26_Y ;
wire un1_dividend_cry_25_S ;
wire un1_dividend_cry_25_Y ;
wire un1_dividend_cry_24_S ;
wire un1_dividend_cry_24_Y ;
wire un1_dividend_cry_23_S ;
wire un1_dividend_cry_23_Y ;
wire un1_dividend_cry_22_S ;
wire un1_dividend_cry_22_Y ;
wire un1_dividend_cry_21_S ;
wire un1_dividend_cry_21_Y ;
wire un1_dividend_cry_20_S ;
wire un1_dividend_cry_20_Y ;
wire un1_dividend_cry_19_S ;
wire un1_dividend_cry_19_Y ;
wire un1_dividend_cry_18_S ;
wire un1_dividend_cry_18_Y ;
wire un1_dividend_cry_17_S ;
wire un1_dividend_cry_17_Y ;
wire un1_dividend_cry_16_S ;
wire un1_dividend_cry_16_Y ;
wire un1_dividend_cry_15_S ;
wire un1_dividend_cry_15_Y ;
wire un1_dividend_cry_14_S ;
wire un1_dividend_cry_14_Y ;
wire un1_dividend_cry_13_S ;
wire un1_dividend_cry_13_Y ;
wire un1_dividend_cry_12_S ;
wire un1_dividend_cry_12_Y ;
wire un1_dividend_cry_11_S ;
wire un1_dividend_cry_11_Y ;
wire un1_dividend_cry_10_S ;
wire un1_dividend_cry_10_Y ;
wire un1_dividend_cry_9_S ;
wire un1_dividend_cry_9_Y ;
wire un1_dividend_cry_8_S ;
wire un1_dividend_cry_8_Y ;
wire un1_dividend_cry_7_S ;
wire un1_dividend_cry_7_Y ;
wire un1_dividend_cry_6_S ;
wire un1_dividend_cry_6_Y ;
wire un1_dividend_cry_5_S ;
wire un1_dividend_cry_5_Y ;
wire un1_dividend_cry_4_S ;
wire un1_dividend_cry_4_Y ;
wire un1_dividend_cry_3_S ;
wire un1_dividend_cry_3_Y ;
wire un1_dividend_cry_2_S ;
wire un1_dividend_cry_2_Y ;
wire un1_dividend_cry_1_S ;
wire un1_dividend_cry_1_Y ;
wire un1_dividend_cry_0_S ;
wire un1_dividend_cry_0_Y ;
wire un120_exu_alu_result_cry_31_S ;
wire un120_exu_alu_result_cry_31_Y ;
wire un120_exu_alu_result_cry_30_S ;
wire un120_exu_alu_result_cry_30_Y ;
wire un120_exu_alu_result_cry_29_S ;
wire un120_exu_alu_result_cry_29_Y ;
wire un120_exu_alu_result_cry_28_S ;
wire un120_exu_alu_result_cry_28_Y ;
wire un120_exu_alu_result_cry_27_S ;
wire un120_exu_alu_result_cry_27_Y ;
wire un120_exu_alu_result_cry_26_S ;
wire un120_exu_alu_result_cry_26_Y ;
wire un120_exu_alu_result_cry_25_S ;
wire un120_exu_alu_result_cry_25_Y ;
wire un120_exu_alu_result_cry_24_S ;
wire un120_exu_alu_result_cry_24_Y ;
wire un120_exu_alu_result_cry_23_S ;
wire un120_exu_alu_result_cry_23_Y ;
wire un120_exu_alu_result_cry_22_S ;
wire un120_exu_alu_result_cry_22_Y ;
wire un120_exu_alu_result_cry_21_S ;
wire un120_exu_alu_result_cry_21_Y ;
wire un120_exu_alu_result_cry_20_S ;
wire un120_exu_alu_result_cry_20_Y ;
wire un120_exu_alu_result_cry_19_S ;
wire un120_exu_alu_result_cry_19_Y ;
wire un120_exu_alu_result_cry_18_S ;
wire un120_exu_alu_result_cry_18_Y ;
wire un120_exu_alu_result_cry_17_S ;
wire un120_exu_alu_result_cry_17_Y ;
wire un120_exu_alu_result_cry_16_S ;
wire un120_exu_alu_result_cry_16_Y ;
wire un120_exu_alu_result_cry_15_S ;
wire un120_exu_alu_result_cry_15_Y ;
wire un120_exu_alu_result_cry_14_S ;
wire un120_exu_alu_result_cry_14_Y ;
wire un120_exu_alu_result_cry_13_S ;
wire un120_exu_alu_result_cry_13_Y ;
wire un120_exu_alu_result_cry_12_S ;
wire un120_exu_alu_result_cry_12_Y ;
wire un120_exu_alu_result_cry_11_S ;
wire un120_exu_alu_result_cry_11_Y ;
wire un120_exu_alu_result_cry_10_S ;
wire un120_exu_alu_result_cry_10_Y ;
wire un120_exu_alu_result_cry_9_S ;
wire un120_exu_alu_result_cry_9_Y ;
wire un120_exu_alu_result_cry_8_S ;
wire un120_exu_alu_result_cry_8_Y ;
wire un120_exu_alu_result_cry_7_S ;
wire un120_exu_alu_result_cry_7_Y ;
wire un120_exu_alu_result_cry_6_S ;
wire un120_exu_alu_result_cry_6_Y ;
wire un120_exu_alu_result_cry_5_S ;
wire un120_exu_alu_result_cry_5_Y ;
wire un120_exu_alu_result_cry_4_S ;
wire un120_exu_alu_result_cry_4_Y ;
wire un120_exu_alu_result_cry_3_S ;
wire un120_exu_alu_result_cry_3_Y ;
wire un120_exu_alu_result_cry_2_S ;
wire un120_exu_alu_result_cry_2_Y ;
wire un120_exu_alu_result_cry_1_S ;
wire un120_exu_alu_result_cry_1_Y ;
wire un120_exu_alu_result_cry_0_S ;
wire un120_exu_alu_result_cry_0_Y ;
wire un1_exu_alu_operand0_1_cry_30_0_Y ;
wire un1_exu_alu_operand0_1_s_31_FCO ;
wire un1_exu_alu_operand0_1_s_31_Y ;
wire un1_exu_alu_operand0_1_cry_29_0_Y ;
wire un1_exu_alu_operand0_1_cry_28_0_Y ;
wire un1_exu_alu_operand0_1_cry_27_0_Y ;
wire un1_exu_alu_operand0_1_cry_26_0_Y ;
wire un1_exu_alu_operand0_1_cry_25_0_Y ;
wire un1_exu_alu_operand0_1_cry_24_0_Y ;
wire un1_exu_alu_operand0_1_cry_23_0_Y ;
wire un1_exu_alu_operand0_1_cry_22_0_Y ;
wire un1_exu_alu_operand0_1_cry_21_0_Y ;
wire un1_exu_alu_operand0_1_cry_20_0_Y ;
wire un1_exu_alu_operand0_1_cry_19_0_Y ;
wire un1_exu_alu_operand0_1_cry_18_0_Y ;
wire un1_exu_alu_operand0_1_cry_17_0_Y ;
wire un1_exu_alu_operand0_1_cry_16_0_Y ;
wire un1_exu_alu_operand0_1_cry_15_0_Y ;
wire un1_exu_alu_operand0_1_cry_14_0_Y ;
wire un1_exu_alu_operand0_1_cry_13_0_Y ;
wire un1_exu_alu_operand0_1_cry_12_0_Y ;
wire un1_exu_alu_operand0_1_cry_11_0_Y ;
wire un1_exu_alu_operand0_1_cry_10_0_Y ;
wire un1_exu_alu_operand0_1_cry_9_0_Y ;
wire un1_exu_alu_operand0_1_cry_8_0_Y ;
wire un1_exu_alu_operand0_1_cry_7_0_Y ;
wire un1_exu_alu_operand0_1_cry_6_0_Y ;
wire un1_exu_alu_operand0_1_cry_5_0_Y ;
wire un1_exu_alu_operand0_1_cry_4_0_Y ;
wire un1_exu_alu_operand0_1_cry_3_0_Y ;
wire un1_exu_alu_operand0_1_cry_2_Y ;
wire un1_exu_alu_operand0_1_cry_1_Y ;
wire un1_exu_alu_operand0_1_cry_0_0_S ;
wire un1_exu_alu_operand0_1_cry_0_0_Y ;
wire un1_exu_alu_operand0_cry_30_Y ;
wire un1_exu_alu_operand0_s_31_FCO ;
wire un1_exu_alu_operand0_s_31_Y ;
wire un1_exu_alu_operand0_cry_29_Y ;
wire un1_exu_alu_operand0_cry_28_Y ;
wire un1_exu_alu_operand0_cry_27_Y ;
wire un1_exu_alu_operand0_cry_26_Y ;
wire un1_exu_alu_operand0_cry_25_Y ;
wire un1_exu_alu_operand0_cry_24_Y ;
wire un1_exu_alu_operand0_cry_23_Y ;
wire un1_exu_alu_operand0_cry_22_Y ;
wire un1_exu_alu_operand0_cry_21_Y ;
wire un1_exu_alu_operand0_cry_20_Y ;
wire un1_exu_alu_operand0_cry_19_Y ;
wire un1_exu_alu_operand0_cry_18_Y ;
wire un1_exu_alu_operand0_cry_17_Y ;
wire un1_exu_alu_operand0_cry_16_Y ;
wire un1_exu_alu_operand0_cry_15_Y ;
wire un1_exu_alu_operand0_cry_14_Y ;
wire un1_exu_alu_operand0_cry_13_Y ;
wire un1_exu_alu_operand0_cry_12_Y ;
wire un1_exu_alu_operand0_cry_11_Y ;
wire un1_exu_alu_operand0_cry_10_Y ;
wire un1_exu_alu_operand0_cry_9_Y ;
wire un1_exu_alu_operand0_cry_8_Y ;
wire un1_exu_alu_operand0_cry_7_Y ;
wire un1_exu_alu_operand0_cry_6_Y ;
wire un1_exu_alu_operand0_cry_5_Y ;
wire un1_exu_alu_operand0_cry_4_Y ;
wire un1_exu_alu_operand0_cry_3_Y ;
wire un1_exu_alu_operand0_cry_2_Y ;
wire un1_exu_alu_operand0_cry_1_Y ;
wire un1_exu_alu_operand0_cry_0_S ;
wire un1_exu_alu_operand0_cry_0_Y ;
wire next_dividend_cry_30_0_Y ;
wire next_dividend_s_31_FCO ;
wire next_dividend_s_31_Y ;
wire next_dividend_cry_29_0_Y ;
wire next_dividend_cry_28_0_Y ;
wire next_dividend_cry_27_0_Y ;
wire next_dividend_cry_26_0_Y ;
wire next_dividend_cry_25_0_Y ;
wire next_dividend_cry_24_0_Y ;
wire next_dividend_cry_23_0_Y ;
wire next_dividend_cry_22_0_Y ;
wire next_dividend_cry_21_0_Y ;
wire next_dividend_cry_20_0_Y ;
wire next_dividend_cry_19_0_Y ;
wire next_dividend_cry_18_0_Y ;
wire next_dividend_cry_17_0_Y ;
wire next_dividend_cry_16_0_Y ;
wire next_dividend_cry_15_0_Y ;
wire next_dividend_cry_14_0_Y ;
wire next_dividend_cry_13_0_Y ;
wire next_dividend_cry_12_0_Y ;
wire next_dividend_cry_11_0_Y ;
wire next_dividend_cry_10_0_Y ;
wire next_dividend_cry_9_0_Y ;
wire next_dividend_cry_8_0_Y ;
wire next_dividend_cry_7_0_Y ;
wire next_dividend_cry_6_0_Y ;
wire next_dividend_cry_5_0_Y ;
wire next_dividend_cry_4_0_Y ;
wire next_dividend_cry_3_0_Y ;
wire next_dividend_cry_2_0_Y ;
wire next_dividend_cry_1_0_Y ;
wire next_dividend_cry_0_0_Y ;
wire next_dividend_cry_0_0_cy_S ;
wire next_dividend_cry_0_0_cy_Y ;
wire next_quotient_0_sqmuxa_i ;
  CFG1 un1_exu_alu_operand0_cry_1_RNO (
	.A(exu_alu_operand1[1]),
	.Y(exu_alu_operand1_i[1])
);
defparam un1_exu_alu_operand0_cry_1_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_2_RNO (
	.A(exu_alu_operand1[2]),
	.Y(exu_alu_operand1_i[2])
);
defparam un1_exu_alu_operand0_cry_2_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_3_RNO (
	.A(exu_alu_operand1[3]),
	.Y(exu_alu_operand1_i[3])
);
defparam un1_exu_alu_operand0_cry_3_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_4_RNO (
	.A(exu_alu_operand1[4]),
	.Y(exu_alu_operand1_i[4])
);
defparam un1_exu_alu_operand0_cry_4_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_5_RNO (
	.A(exu_alu_operand1[5]),
	.Y(exu_alu_operand1_i[5])
);
defparam un1_exu_alu_operand0_cry_5_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_6_RNO (
	.A(exu_alu_operand1[6]),
	.Y(exu_alu_operand1_i[6])
);
defparam un1_exu_alu_operand0_cry_6_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_7_RNO (
	.A(exu_alu_operand1[7]),
	.Y(exu_alu_operand1_i[7])
);
defparam un1_exu_alu_operand0_cry_7_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_8_RNO (
	.A(exu_alu_operand1[8]),
	.Y(exu_alu_operand1_i[8])
);
defparam un1_exu_alu_operand0_cry_8_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_9_RNO (
	.A(exu_alu_operand1[9]),
	.Y(exu_alu_operand1_i[9])
);
defparam un1_exu_alu_operand0_cry_9_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_10_RNO (
	.A(exu_alu_operand1[10]),
	.Y(exu_alu_operand1_i[10])
);
defparam un1_exu_alu_operand0_cry_10_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_11_RNO (
	.A(exu_alu_operand1[11]),
	.Y(exu_alu_operand1_i[11])
);
defparam un1_exu_alu_operand0_cry_11_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_12_RNO (
	.A(exu_alu_operand1[12]),
	.Y(exu_alu_operand1_i[12])
);
defparam un1_exu_alu_operand0_cry_12_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_13_RNO (
	.A(exu_alu_operand1[13]),
	.Y(exu_alu_operand1_i[13])
);
defparam un1_exu_alu_operand0_cry_13_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_14_RNO (
	.A(exu_alu_operand1[14]),
	.Y(exu_alu_operand1_i[14])
);
defparam un1_exu_alu_operand0_cry_14_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_15_RNO (
	.A(exu_alu_operand1[15]),
	.Y(exu_alu_operand1_i[15])
);
defparam un1_exu_alu_operand0_cry_15_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_16_RNO (
	.A(exu_alu_operand1[16]),
	.Y(exu_alu_operand1_i[16])
);
defparam un1_exu_alu_operand0_cry_16_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_17_RNO (
	.A(exu_alu_operand1[17]),
	.Y(exu_alu_operand1_i[17])
);
defparam un1_exu_alu_operand0_cry_17_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_18_RNO (
	.A(exu_alu_operand1[18]),
	.Y(exu_alu_operand1_i[18])
);
defparam un1_exu_alu_operand0_cry_18_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_19_RNO (
	.A(exu_alu_operand1[19]),
	.Y(exu_alu_operand1_i[19])
);
defparam un1_exu_alu_operand0_cry_19_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_20_RNO (
	.A(exu_alu_operand1[20]),
	.Y(exu_alu_operand1_i[20])
);
defparam un1_exu_alu_operand0_cry_20_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_21_RNO (
	.A(exu_alu_operand1[21]),
	.Y(exu_alu_operand1_i[21])
);
defparam un1_exu_alu_operand0_cry_21_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_22_RNO (
	.A(exu_alu_operand1[22]),
	.Y(exu_alu_operand1_i[22])
);
defparam un1_exu_alu_operand0_cry_22_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_23_RNO (
	.A(exu_alu_operand1[23]),
	.Y(exu_alu_operand1_i[23])
);
defparam un1_exu_alu_operand0_cry_23_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_24_RNO (
	.A(exu_alu_operand1[24]),
	.Y(exu_alu_operand1_i[24])
);
defparam un1_exu_alu_operand0_cry_24_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_25_RNO (
	.A(exu_alu_operand1[25]),
	.Y(exu_alu_operand1_i[25])
);
defparam un1_exu_alu_operand0_cry_25_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_26_RNO (
	.A(exu_alu_operand1[26]),
	.Y(exu_alu_operand1_i[26])
);
defparam un1_exu_alu_operand0_cry_26_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_27_RNO (
	.A(exu_alu_operand1[27]),
	.Y(exu_alu_operand1_i[27])
);
defparam un1_exu_alu_operand0_cry_27_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_28_RNO (
	.A(exu_alu_operand1[28]),
	.Y(exu_alu_operand1_i[28])
);
defparam un1_exu_alu_operand0_cry_28_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_29_RNO (
	.A(exu_alu_operand1[29]),
	.Y(exu_alu_operand1_i[29])
);
defparam un1_exu_alu_operand0_cry_29_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_cry_30_RNO (
	.A(exu_alu_operand1[30]),
	.Y(exu_alu_operand1_i[30])
);
defparam un1_exu_alu_operand0_cry_30_RNO.INIT=2'h1;
  CFG1 un1_exu_alu_operand0_1_s_31_RNO (
	.A(alu_operand1_mux_sel[1]),
	.Y(alu_operand1_mux_sel_i_0[1])
);
defparam un1_exu_alu_operand0_1_s_31_RNO.INIT=2'h1;
// @31:11473
  SLE \quotient[31]  (
	.Q(quotient_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[31]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[31]  (
	.A(quotientce_Z[31]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[31])
);
defparam \quotient_RNO[31] .INIT=4'hE;
// @31:11473
  SLE \quotient[30]  (
	.Q(quotient_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[30]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[30]  (
	.A(quotientce_Z[30]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[30])
);
defparam \quotient_RNO[30] .INIT=4'hE;
// @31:11473
  SLE \quotient[29]  (
	.Q(quotient_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[29]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[29]  (
	.A(quotientce_Z[29]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[29])
);
defparam \quotient_RNO[29] .INIT=4'hE;
// @31:11473
  SLE \quotient[28]  (
	.Q(quotient_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[28]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[28]  (
	.A(quotientce_Z[28]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[28])
);
defparam \quotient_RNO[28] .INIT=4'hE;
// @31:11473
  SLE \quotient[27]  (
	.Q(quotient_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[27]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[27]  (
	.A(quotientce_Z[27]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[27])
);
defparam \quotient_RNO[27] .INIT=4'hE;
// @31:11473
  SLE \quotient[26]  (
	.Q(quotient_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[26]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[26]  (
	.A(quotientce_Z[26]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[26])
);
defparam \quotient_RNO[26] .INIT=4'hE;
// @31:11473
  SLE \quotient[25]  (
	.Q(quotient_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[25]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[25]  (
	.A(quotientce_Z[25]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[25])
);
defparam \quotient_RNO[25] .INIT=4'hE;
// @31:11473
  SLE \quotient[24]  (
	.Q(quotient_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[24]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[24]  (
	.A(quotientce_Z[24]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[24])
);
defparam \quotient_RNO[24] .INIT=4'hE;
// @31:11473
  SLE \quotient[23]  (
	.Q(quotient_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[23]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[23]  (
	.A(quotientce_Z[23]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[23])
);
defparam \quotient_RNO[23] .INIT=4'hE;
// @31:11473
  SLE \quotient[22]  (
	.Q(quotient_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[22]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[22]  (
	.A(quotientce_Z[22]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[22])
);
defparam \quotient_RNO[22] .INIT=4'hE;
// @31:11473
  SLE \quotient[21]  (
	.Q(quotient_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[21]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[21]  (
	.A(quotientce_Z[21]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[21])
);
defparam \quotient_RNO[21] .INIT=4'hE;
// @31:11473
  SLE \quotient[20]  (
	.Q(quotient_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[20]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[20]  (
	.A(quotientce_Z[20]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[20])
);
defparam \quotient_RNO[20] .INIT=4'hE;
// @31:11473
  SLE \quotient[19]  (
	.Q(quotient_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[19]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[19]  (
	.A(quotientce_Z[19]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[19])
);
defparam \quotient_RNO[19] .INIT=4'hE;
// @31:11473
  SLE \quotient[18]  (
	.Q(quotient_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[18]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[18]  (
	.A(quotientce_Z[18]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[18])
);
defparam \quotient_RNO[18] .INIT=4'hE;
// @31:11473
  SLE \quotient[17]  (
	.Q(quotient_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[17]  (
	.A(quotientce_Z[17]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[17])
);
defparam \quotient_RNO[17] .INIT=4'hE;
// @31:11473
  SLE \quotient[16]  (
	.Q(quotient_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[16]  (
	.A(quotientce_Z[16]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[16])
);
defparam \quotient_RNO[16] .INIT=4'hE;
// @31:11473
  SLE \quotient[15]  (
	.Q(quotient_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[15]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[15]  (
	.A(quotientce_Z[15]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[15])
);
defparam \quotient_RNO[15] .INIT=4'hE;
// @31:11473
  SLE \quotient[14]  (
	.Q(quotient_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[14]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[14]  (
	.A(quotientce_Z[14]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[14])
);
defparam \quotient_RNO[14] .INIT=4'hE;
// @31:11473
  SLE \quotient[13]  (
	.Q(quotient_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[13]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[13]  (
	.A(quotientce_Z[13]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[13])
);
defparam \quotient_RNO[13] .INIT=4'hE;
// @31:11473
  SLE \quotient[12]  (
	.Q(quotient_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[12]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[12]  (
	.A(quotientce_Z[12]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[12])
);
defparam \quotient_RNO[12] .INIT=4'hE;
// @31:11473
  SLE \quotient[11]  (
	.Q(quotient_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[11]  (
	.A(quotientce_Z[11]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[11])
);
defparam \quotient_RNO[11] .INIT=4'hE;
// @31:11473
  SLE \quotient[10]  (
	.Q(quotient_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[10]  (
	.A(quotientce_Z[10]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[10])
);
defparam \quotient_RNO[10] .INIT=4'hE;
// @31:11473
  SLE \quotient[9]  (
	.Q(quotient_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[9]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[9]  (
	.A(quotientce_Z[9]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[9])
);
defparam \quotient_RNO[9] .INIT=4'hE;
// @31:11473
  SLE \quotient[8]  (
	.Q(quotient_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[8]  (
	.A(quotientce_Z[8]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[8])
);
defparam \quotient_RNO[8] .INIT=4'hE;
// @31:11473
  SLE \quotient[7]  (
	.Q(quotient_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[7]  (
	.A(quotientce_Z[7]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[7])
);
defparam \quotient_RNO[7] .INIT=4'hE;
// @31:11473
  SLE \quotient[6]  (
	.Q(quotient_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[6]  (
	.A(quotientce_Z[6]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[6])
);
defparam \quotient_RNO[6] .INIT=4'hE;
// @31:11473
  SLE \quotient[5]  (
	.Q(quotient_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[5]  (
	.A(quotientce_Z[5]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[5])
);
defparam \quotient_RNO[5] .INIT=4'hE;
// @31:11473
  SLE \quotient[4]  (
	.Q(quotient_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[4]  (
	.A(quotientce_Z[4]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[4])
);
defparam \quotient_RNO[4] .INIT=4'hE;
// @31:11473
  SLE \quotient[3]  (
	.Q(quotient_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[3]  (
	.A(quotientce_Z[3]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[3])
);
defparam \quotient_RNO[3] .INIT=4'hE;
// @31:11473
  SLE \quotient[2]  (
	.Q(quotient_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[2]  (
	.A(quotientce_Z[2]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[2])
);
defparam \quotient_RNO[2] .INIT=4'hE;
// @31:11473
  SLE \quotient[1]  (
	.Q(quotient_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[1]  (
	.A(quotientce_Z[1]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[1])
);
defparam \quotient_RNO[1] .INIT=4'hE;
// @31:11473
  SLE \quotient[0]  (
	.Q(quotient_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[0]  (
	.A(quotientce_Z[0]),
	.B(next_quotient_0_sqmuxa),
	.Y(quotient_RNO_Z[0])
);
defparam \quotient_RNO[0] .INIT=4'hE;
// @31:11446
  SLE \mul_div_cnt[5]  (
	.Q(mul_div_cnt_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[5]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11446
  SLE \mul_div_cnt[4]  (
	.Q(mul_div_cnt_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[4]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11446
  SLE \mul_div_cnt[3]  (
	.Q(mul_div_cnt_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[3]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11446
  SLE \mul_div_cnt[2]  (
	.Q(mul_div_cnt_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[2]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11446
  SLE \mul_div_cnt[1]  (
	.Q(mul_div_cnt_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[1]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11446
  SLE \mul_div_cnt[0]  (
	.Q(mul_div_cnt_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[0]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11465
  SLE div_ack (
	.Q(div_ack_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(next_div_divisor39),
	.EN(un1_next_exu_result_reg_int4[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE res_pos_neg (
	.Q(res_pos_neg_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_res_pos_neg_3),
	.EN(next_quotient_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11484
  SLE exu_result_reg_valid_Z (
	.Q(exu_result_reg_valid),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(exu_result_reg_valid_2),
	.EN(update_result_reg),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[2]  (
	.Q(exu_result_reg[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[2]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[1]  (
	.Q(exu_result_reg[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[1]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[0]  (
	.Q(exu_result_reg[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[0]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[17]  (
	.Q(exu_result_reg[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[17]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[16]  (
	.Q(exu_result_reg[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[16]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[15]  (
	.Q(exu_result_reg[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[15]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[14]  (
	.Q(exu_result_reg[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[14]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[13]  (
	.Q(exu_result_reg[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[13]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[12]  (
	.Q(exu_result_reg[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[12]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[11]  (
	.Q(exu_result_reg[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[11]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[10]  (
	.Q(exu_result_reg[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[10]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[9]  (
	.Q(exu_result_reg[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[9]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[8]  (
	.Q(exu_result_reg[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[8]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[7]  (
	.Q(exu_result_reg[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[7]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[6]  (
	.Q(exu_result_reg[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[6]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[5]  (
	.Q(exu_result_reg[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[5]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[4]  (
	.Q(exu_result_reg[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[4]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[3]  (
	.Q(exu_result_reg[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[3]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[0]  (
	.Q(div_divisor_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[0]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[31]  (
	.Q(exu_result_reg[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[31]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[30]  (
	.Q(exu_result_reg[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[30]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[29]  (
	.Q(exu_result_reg[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[29]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[28]  (
	.Q(exu_result_reg[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[28]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[27]  (
	.Q(exu_result_reg[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[27]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[26]  (
	.Q(exu_result_reg[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[26]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[25]  (
	.Q(exu_result_reg[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[25]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[24]  (
	.Q(exu_result_reg[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[24]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[23]  (
	.Q(exu_result_reg[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[23]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[22]  (
	.Q(exu_result_reg[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[22]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[21]  (
	.Q(exu_result_reg[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[21]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[20]  (
	.Q(exu_result_reg[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[20]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[19]  (
	.Q(exu_result_reg[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[19]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11493
  SLE \exu_result_reg_int[18]  (
	.Q(exu_result_reg[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_3[18]),
	.EN(next_exu_result_reg_int4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[15]  (
	.Q(div_divisor_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[15]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[14]  (
	.Q(div_divisor_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[14]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[13]  (
	.Q(div_divisor_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[13]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[12]  (
	.Q(div_divisor_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[12]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[11]  (
	.Q(div_divisor_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[11]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[10]  (
	.Q(div_divisor_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[10]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[9]  (
	.Q(div_divisor_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[9]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[8]  (
	.Q(div_divisor_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[8]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[7]  (
	.Q(div_divisor_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[7]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[6]  (
	.Q(div_divisor_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[6]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[5]  (
	.Q(div_divisor_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[5]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[4]  (
	.Q(div_divisor_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[4]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[3]  (
	.Q(div_divisor_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[3]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[2]  (
	.Q(div_divisor_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[2]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[1]  (
	.Q(div_divisor_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[1]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[30]  (
	.Q(div_divisor_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[30]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[29]  (
	.Q(div_divisor_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[29]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[28]  (
	.Q(div_divisor_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[28]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[27]  (
	.Q(div_divisor_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[27]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[26]  (
	.Q(div_divisor_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[26]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[25]  (
	.Q(div_divisor_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[25]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[24]  (
	.Q(div_divisor_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[24]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[23]  (
	.Q(div_divisor_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[23]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[22]  (
	.Q(div_divisor_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[22]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[21]  (
	.Q(div_divisor_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[21]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[20]  (
	.Q(div_divisor_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[20]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[19]  (
	.Q(div_divisor_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[19]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[18]  (
	.Q(div_divisor_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[18]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[17]  (
	.Q(div_divisor_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[17]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[16]  (
	.Q(div_divisor_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[16]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[45]  (
	.Q(div_divisor_Z[45]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[45]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[44]  (
	.Q(div_divisor_Z[44]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[44]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[43]  (
	.Q(div_divisor_Z[43]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[43]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[42]  (
	.Q(div_divisor_Z[42]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[42]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[41]  (
	.Q(div_divisor_Z[41]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[41]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[40]  (
	.Q(div_divisor_Z[40]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[40]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[39]  (
	.Q(div_divisor_Z[39]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[39]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[38]  (
	.Q(div_divisor_Z[38]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[38]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[37]  (
	.Q(div_divisor_Z[37]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[37]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[36]  (
	.Q(div_divisor_Z[36]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[36]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[35]  (
	.Q(div_divisor_Z[35]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[35]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[34]  (
	.Q(div_divisor_Z[34]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[34]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[33]  (
	.Q(div_divisor_Z[33]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[33]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[32]  (
	.Q(div_divisor_Z[32]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[32]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[31]  (
	.Q(div_divisor_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[31]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[60]  (
	.Q(div_divisor_Z[60]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[60]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[59]  (
	.Q(div_divisor_Z[59]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[59]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[58]  (
	.Q(div_divisor_Z[58]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[58]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[57]  (
	.Q(div_divisor_Z[57]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[57]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[56]  (
	.Q(div_divisor_Z[56]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[56]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[55]  (
	.Q(div_divisor_Z[55]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[55]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[54]  (
	.Q(div_divisor_Z[54]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[54]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[53]  (
	.Q(div_divisor_Z[53]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[53]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[52]  (
	.Q(div_divisor_Z[52]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[52]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[51]  (
	.Q(div_divisor_Z[51]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[51]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[50]  (
	.Q(div_divisor_Z[50]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[50]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[49]  (
	.Q(div_divisor_Z[49]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[49]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[48]  (
	.Q(div_divisor_Z[48]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[48]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[47]  (
	.Q(div_divisor_Z[47]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[47]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[46]  (
	.Q(div_divisor_Z[46]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[46]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[12]  (
	.Q(dividend_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[12]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[11]  (
	.Q(dividend_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[11]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[10]  (
	.Q(dividend_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[10]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[9]  (
	.Q(dividend_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[9]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[8]  (
	.Q(dividend_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[8]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[7]  (
	.Q(dividend_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[7]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[6]  (
	.Q(dividend_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[6]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[5]  (
	.Q(dividend_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[5]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[4]  (
	.Q(dividend_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[4]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[3]  (
	.Q(dividend_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[3]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[2]  (
	.Q(dividend_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[2]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[1]  (
	.Q(dividend_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[1]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[0]  (
	.Q(dividend_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[0]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[62]  (
	.Q(div_divisor_Z[62]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[62]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \div_divisor[61]  (
	.Q(div_divisor_Z[61]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[61]),
	.EN(next_div_divisor39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[27]  (
	.Q(dividend_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[27]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[26]  (
	.Q(dividend_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[26]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[25]  (
	.Q(dividend_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[25]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[24]  (
	.Q(dividend_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[24]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[23]  (
	.Q(dividend_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[23]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[22]  (
	.Q(dividend_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[22]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[21]  (
	.Q(dividend_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[21]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[20]  (
	.Q(dividend_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[20]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[19]  (
	.Q(dividend_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[19]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[18]  (
	.Q(dividend_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[18]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[17]  (
	.Q(dividend_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[17]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[16]  (
	.Q(dividend_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[16]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[15]  (
	.Q(dividend_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[15]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[14]  (
	.Q(dividend_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[14]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[13]  (
	.Q(dividend_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[13]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[31]  (
	.Q(dividend_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend[31]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[30]  (
	.Q(dividend_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[30]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[29]  (
	.Q(dividend_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[29]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11473
  SLE \dividend[28]  (
	.Q(dividend_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[28]),
	.EN(un1_next_div_divisor39_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNI7R9I61[28]  (
	.FCO(un21_next_div_divisor_cry_0_cy),
	.S(un1_exu_alu_operand0_1_v_RNI7R9I61_S[28]),
	.Y(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.B(\div.un5_div_result ),
	.C(\div.un11_start_div ),
	.D(exu_alu_operand1[31]),
	.A(VCC),
	.FCI(VCC)
);
defparam \un1_exu_alu_operand0_1_v_RNI7R9I61[28] .INIT=20'h4E000;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_m_0_RNIVMSVH2[0]  (
	.FCO(un21_next_div_divisor_cry_0),
	.S(un1_exu_alu_operand0_1_m_0_RNIVMSVH2_S[0]),
	.Y(un1_exu_alu_operand0_1_m_0_RNIVMSVH2_Y[0]),
	.B(exu_alu_operand1[0]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_0_cy)
);
defparam \un1_exu_alu_operand0_1_m_0_RNIVMSVH2[0] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_m_0_RNIOJFDT3[1]  (
	.FCO(un21_next_div_divisor_cry_1),
	.S(un1_exu_alu_operand0_1_m_0_RNIOJFDT3_S[1]),
	.Y(un1_exu_alu_operand0_1_m_0_RNIOJFDT3_Y[1]),
	.B(exu_alu_operand1[1]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_0)
);
defparam \un1_exu_alu_operand0_1_m_0_RNIOJFDT3[1] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_m_0_RNIIH2R85[2]  (
	.FCO(un21_next_div_divisor_cry_2),
	.S(un1_exu_alu_operand0_1_m_0_RNIIH2R85_S[2]),
	.Y(un1_exu_alu_operand0_1_m_0_RNIIH2R85_Y[2]),
	.B(exu_alu_operand1[2]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_1)
);
defparam \un1_exu_alu_operand0_1_m_0_RNIIH2R85[2] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNI44VNF6[0]  (
	.FCO(un21_next_div_divisor_cry_3),
	.S(un1_exu_alu_operand0_1_v_RNI44VNF6_S[0]),
	.Y(un1_exu_alu_operand0_1_v_RNI44VNF6_Y[0]),
	.B(exu_alu_operand1[3]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_2)
);
defparam \un1_exu_alu_operand0_1_v_RNI44VNF6[0] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNINNRKM7[1]  (
	.FCO(un21_next_div_divisor_cry_4),
	.S(un1_exu_alu_operand0_1_v_RNINNRKM7_S[1]),
	.Y(un1_exu_alu_operand0_1_v_RNINNRKM7_Y[1]),
	.B(exu_alu_operand1[4]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_3)
);
defparam \un1_exu_alu_operand0_1_v_RNINNRKM7[1] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIBCOHT8[2]  (
	.FCO(un21_next_div_divisor_cry_5),
	.S(un1_exu_alu_operand0_1_v_RNIBCOHT8_S[2]),
	.Y(un1_exu_alu_operand0_1_v_RNIBCOHT8_Y[2]),
	.B(exu_alu_operand1[5]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_4)
);
defparam \un1_exu_alu_operand0_1_v_RNIBCOHT8[2] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNI02LE4A[3]  (
	.FCO(un21_next_div_divisor_cry_6),
	.S(un1_exu_alu_operand0_1_v_RNI02LE4A_S[3]),
	.Y(un1_exu_alu_operand0_1_v_RNI02LE4A_Y[3]),
	.B(exu_alu_operand1[6]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_5)
);
defparam \un1_exu_alu_operand0_1_v_RNI02LE4A[3] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIMOHBBB[4]  (
	.FCO(un21_next_div_divisor_cry_7),
	.S(un1_exu_alu_operand0_1_v_RNIMOHBBB_S[4]),
	.Y(un1_exu_alu_operand0_1_v_RNIMOHBBB_Y[4]),
	.B(exu_alu_operand1[7]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_6)
);
defparam \un1_exu_alu_operand0_1_v_RNIMOHBBB[4] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIDGE8IC[5]  (
	.FCO(un21_next_div_divisor_cry_8),
	.S(un1_exu_alu_operand0_1_v_RNIDGE8IC_S[5]),
	.Y(un1_exu_alu_operand0_1_v_RNIDGE8IC_Y[5]),
	.B(exu_alu_operand1[8]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_7)
);
defparam \un1_exu_alu_operand0_1_v_RNIDGE8IC[5] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNI59B5PD[6]  (
	.FCO(un21_next_div_divisor_cry_9),
	.S(un1_exu_alu_operand0_1_v_RNI59B5PD_S[6]),
	.Y(un1_exu_alu_operand0_1_v_RNI59B5PD_Y[6]),
	.B(exu_alu_operand1[9]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_8)
);
defparam \un1_exu_alu_operand0_1_v_RNI59B5PD[6] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIU2820F[7]  (
	.FCO(un21_next_div_divisor_cry_10),
	.S(un1_exu_alu_operand0_1_v_RNIU2820F_S[7]),
	.Y(un1_exu_alu_operand0_1_v_RNIU2820F_Y[7]),
	.B(exu_alu_operand1[10]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_9)
);
defparam \un1_exu_alu_operand0_1_v_RNIU2820F[7] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIOT4V6G[8]  (
	.FCO(un21_next_div_divisor_cry_11),
	.S(un1_exu_alu_operand0_1_v_RNIOT4V6G_S[8]),
	.Y(un1_exu_alu_operand0_1_v_RNIOT4V6G_Y[8]),
	.B(exu_alu_operand1[11]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_10)
);
defparam \un1_exu_alu_operand0_1_v_RNIOT4V6G[8] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIJP1SDH[9]  (
	.FCO(un21_next_div_divisor_cry_12),
	.S(un1_exu_alu_operand0_1_v_RNIJP1SDH_S[9]),
	.Y(un1_exu_alu_operand0_1_v_RNIJP1SDH_Y[9]),
	.B(exu_alu_operand1[12]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_11)
);
defparam \un1_exu_alu_operand0_1_v_RNIJP1SDH[9] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIMDLBNI[10]  (
	.FCO(un21_next_div_divisor_cry_13),
	.S(un1_exu_alu_operand0_1_v_RNIMDLBNI_S[10]),
	.Y(un1_exu_alu_operand0_1_v_RNIMDLBNI_Y[10]),
	.B(exu_alu_operand1[13]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_12)
);
defparam \un1_exu_alu_operand0_1_v_RNIMDLBNI[10] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIQ29R0K[11]  (
	.FCO(un21_next_div_divisor_cry_14),
	.S(un1_exu_alu_operand0_1_v_RNIQ29R0K_S[11]),
	.Y(un1_exu_alu_operand0_1_v_RNIQ29R0K_Y[11]),
	.B(exu_alu_operand1[14]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_13)
);
defparam \un1_exu_alu_operand0_1_v_RNIQ29R0K[11] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIVOSAAL[12]  (
	.FCO(un21_next_div_divisor_cry_15),
	.S(un1_exu_alu_operand0_1_v_RNIVOSAAL_S[12]),
	.Y(un1_exu_alu_operand0_1_v_RNIVOSAAL_Y[12]),
	.B(exu_alu_operand1[15]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_14)
);
defparam \un1_exu_alu_operand0_1_v_RNIVOSAAL[12] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNI5GGQJM[13]  (
	.FCO(un21_next_div_divisor_cry_16),
	.S(un1_exu_alu_operand0_1_v_RNI5GGQJM_S[13]),
	.Y(un1_exu_alu_operand0_1_v_RNI5GGQJM_Y[13]),
	.B(exu_alu_operand1[16]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_15)
);
defparam \un1_exu_alu_operand0_1_v_RNI5GGQJM[13] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIC84ATN[14]  (
	.FCO(un21_next_div_divisor_cry_17),
	.S(un1_exu_alu_operand0_1_v_RNIC84ATN_S[14]),
	.Y(un1_exu_alu_operand0_1_v_RNIC84ATN_Y[14]),
	.B(exu_alu_operand1[17]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_16)
);
defparam \un1_exu_alu_operand0_1_v_RNIC84ATN[14] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIK1OP6P[15]  (
	.FCO(un21_next_div_divisor_cry_18),
	.S(un1_exu_alu_operand0_1_v_RNIK1OP6P_S[15]),
	.Y(un1_exu_alu_operand0_1_v_RNIK1OP6P_Y[15]),
	.B(exu_alu_operand1[18]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_17)
);
defparam \un1_exu_alu_operand0_1_v_RNIK1OP6P[15] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNITRB9GQ[16]  (
	.FCO(un21_next_div_divisor_cry_19),
	.S(un1_exu_alu_operand0_1_v_RNITRB9GQ_S[16]),
	.Y(un1_exu_alu_operand0_1_v_RNITRB9GQ_Y[16]),
	.B(exu_alu_operand1[19]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_18)
);
defparam \un1_exu_alu_operand0_1_v_RNITRB9GQ[16] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNI7NVOPR[17]  (
	.FCO(un21_next_div_divisor_cry_20),
	.S(un1_exu_alu_operand0_1_v_RNI7NVOPR_S[17]),
	.Y(un1_exu_alu_operand0_1_v_RNI7NVOPR_Y[17]),
	.B(exu_alu_operand1[20]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_19)
);
defparam \un1_exu_alu_operand0_1_v_RNI7NVOPR[17] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIIJJ83T[18]  (
	.FCO(un21_next_div_divisor_cry_21),
	.S(un1_exu_alu_operand0_1_v_RNIIJJ83T_S[18]),
	.Y(un1_exu_alu_operand0_1_v_RNIIJJ83T_Y[18]),
	.B(exu_alu_operand1[21]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_20)
);
defparam \un1_exu_alu_operand0_1_v_RNIIJJ83T[18] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIUG7OCU[19]  (
	.FCO(un21_next_div_divisor_cry_22),
	.S(un1_exu_alu_operand0_1_v_RNIUG7OCU_S[19]),
	.Y(un1_exu_alu_operand0_1_v_RNIUG7OCU_Y[19]),
	.B(exu_alu_operand1[22]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_21)
);
defparam \un1_exu_alu_operand0_1_v_RNIUG7OCU[19] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNI27S7MV[20]  (
	.FCO(un21_next_div_divisor_cry_23),
	.S(un1_exu_alu_operand0_1_v_RNI27S7MV_S[20]),
	.Y(un1_exu_alu_operand0_1_v_RNI27S7MV_Y[20]),
	.B(exu_alu_operand1[23]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_22)
);
defparam \un1_exu_alu_operand0_1_v_RNI27S7MV[20] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNI7UGNV01[21]  (
	.FCO(un21_next_div_divisor_cry_24),
	.S(un1_exu_alu_operand0_1_v_RNI7UGNV01_S[21]),
	.Y(un1_exu_alu_operand0_1_v_RNI7UGNV01_Y[21]),
	.B(exu_alu_operand1[24]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_23)
);
defparam \un1_exu_alu_operand0_1_v_RNI7UGNV01[21] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIDM57921[22]  (
	.FCO(un21_next_div_divisor_cry_25),
	.S(un1_exu_alu_operand0_1_v_RNIDM57921_S[22]),
	.Y(un1_exu_alu_operand0_1_v_RNIDM57921_Y[22]),
	.B(exu_alu_operand1[25]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_24)
);
defparam \un1_exu_alu_operand0_1_v_RNIDM57921[22] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIKFQMI31[23]  (
	.FCO(un21_next_div_divisor_cry_26),
	.S(un1_exu_alu_operand0_1_v_RNIKFQMI31_S[23]),
	.Y(un1_exu_alu_operand0_1_v_RNIKFQMI31_Y[23]),
	.B(exu_alu_operand1[26]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_25)
);
defparam \un1_exu_alu_operand0_1_v_RNIKFQMI31[23] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIS9F6S41[24]  (
	.FCO(un21_next_div_divisor_cry_27),
	.S(un1_exu_alu_operand0_1_v_RNIS9F6S41_S[24]),
	.Y(un1_exu_alu_operand0_1_v_RNIS9F6S41_Y[24]),
	.B(exu_alu_operand1[27]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_26)
);
defparam \un1_exu_alu_operand0_1_v_RNIS9F6S41[24] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNI554M561[25]  (
	.FCO(un21_next_div_divisor_cry_28),
	.S(un1_exu_alu_operand0_1_v_RNI554M561_S[25]),
	.Y(un1_exu_alu_operand0_1_v_RNI554M561_Y[25]),
	.B(exu_alu_operand1[28]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_27)
);
defparam \un1_exu_alu_operand0_1_v_RNI554M561[25] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIF1P5F71[26]  (
	.FCO(un21_next_div_divisor_cry_29),
	.S(un1_exu_alu_operand0_1_v_RNIF1P5F71_S[26]),
	.Y(un1_exu_alu_operand0_1_v_RNIF1P5F71_Y[26]),
	.B(exu_alu_operand1[29]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_28)
);
defparam \un1_exu_alu_operand0_1_v_RNIF1P5F71[26] .INIT=20'h46600;
// @31:11423
  ARI1 \un1_exu_alu_operand0_1_v_RNIQUDLO81[27]  (
	.FCO(un21_next_div_divisor_cry_30),
	.S(un1_exu_alu_operand0_1_v_RNIQUDLO81_S[27]),
	.Y(un1_exu_alu_operand0_1_v_RNIQUDLO81_Y[27]),
	.B(exu_alu_operand1[30]),
	.C(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.D(GND),
	.A(VCC),
	.FCI(un21_next_div_divisor_cry_29)
);
defparam \un1_exu_alu_operand0_1_v_RNIQUDLO81[27] .INIT=20'h46600;
// @31:11420
  ARI1 next_dividend_cry_0_0_cy (
	.FCO(next_dividend_cry_0_0_cy_Z),
	.S(next_dividend_cry_0_0_cy_S),
	.Y(next_dividend_cry_0_0_cy_Y),
	.B(next_dividend_0_sqmuxa),
	.C(un1_next_dividend_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam next_dividend_cry_0_0_cy.INIT=20'h44400;
// @31:11420
  ARI1 next_dividend_cry_0_0 (
	.FCO(next_dividend_cry_0),
	.S(next_dividend_Z[0]),
	.Y(next_dividend_cry_0_0_Y),
	.B(div_divisor_Z[0]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[0]),
	.FCI(next_dividend_cry_0_0_cy_Z)
);
defparam next_dividend_cry_0_0.INIT=20'h523DC;
// @31:11420
  ARI1 next_dividend_cry_1_0 (
	.FCO(next_dividend_cry_1),
	.S(next_dividend_Z[1]),
	.Y(next_dividend_cry_1_0_Y),
	.B(div_divisor_Z[1]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[1]),
	.FCI(next_dividend_cry_0)
);
defparam next_dividend_cry_1_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_2_0 (
	.FCO(next_dividend_cry_2),
	.S(next_dividend_Z[2]),
	.Y(next_dividend_cry_2_0_Y),
	.B(div_divisor_Z[2]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[2]),
	.FCI(next_dividend_cry_1)
);
defparam next_dividend_cry_2_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_3_0 (
	.FCO(next_dividend_cry_3),
	.S(next_dividend_Z[3]),
	.Y(next_dividend_cry_3_0_Y),
	.B(div_divisor_Z[3]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[3]),
	.FCI(next_dividend_cry_2)
);
defparam next_dividend_cry_3_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_4_0 (
	.FCO(next_dividend_cry_4),
	.S(next_dividend_Z[4]),
	.Y(next_dividend_cry_4_0_Y),
	.B(div_divisor_Z[4]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[4]),
	.FCI(next_dividend_cry_3)
);
defparam next_dividend_cry_4_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_5_0 (
	.FCO(next_dividend_cry_5),
	.S(next_dividend_Z[5]),
	.Y(next_dividend_cry_5_0_Y),
	.B(div_divisor_Z[5]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[5]),
	.FCI(next_dividend_cry_4)
);
defparam next_dividend_cry_5_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_6_0 (
	.FCO(next_dividend_cry_6),
	.S(next_dividend_Z[6]),
	.Y(next_dividend_cry_6_0_Y),
	.B(div_divisor_Z[6]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[6]),
	.FCI(next_dividend_cry_5)
);
defparam next_dividend_cry_6_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_7_0 (
	.FCO(next_dividend_cry_7),
	.S(next_dividend_Z[7]),
	.Y(next_dividend_cry_7_0_Y),
	.B(div_divisor_Z[7]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[7]),
	.FCI(next_dividend_cry_6)
);
defparam next_dividend_cry_7_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_8_0 (
	.FCO(next_dividend_cry_8),
	.S(next_dividend_Z[8]),
	.Y(next_dividend_cry_8_0_Y),
	.B(div_divisor_Z[8]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[8]),
	.FCI(next_dividend_cry_7)
);
defparam next_dividend_cry_8_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_9_0 (
	.FCO(next_dividend_cry_9),
	.S(next_dividend_Z[9]),
	.Y(next_dividend_cry_9_0_Y),
	.B(div_divisor_Z[9]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[9]),
	.FCI(next_dividend_cry_8)
);
defparam next_dividend_cry_9_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_10_0 (
	.FCO(next_dividend_cry_10),
	.S(next_dividend_Z[10]),
	.Y(next_dividend_cry_10_0_Y),
	.B(div_divisor_Z[10]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[10]),
	.FCI(next_dividend_cry_9)
);
defparam next_dividend_cry_10_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_11_0 (
	.FCO(next_dividend_cry_11),
	.S(next_dividend_Z[11]),
	.Y(next_dividend_cry_11_0_Y),
	.B(div_divisor_Z[11]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[11]),
	.FCI(next_dividend_cry_10)
);
defparam next_dividend_cry_11_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_12_0 (
	.FCO(next_dividend_cry_12),
	.S(next_dividend_Z[12]),
	.Y(next_dividend_cry_12_0_Y),
	.B(div_divisor_Z[12]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[12]),
	.FCI(next_dividend_cry_11)
);
defparam next_dividend_cry_12_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_13_0 (
	.FCO(next_dividend_cry_13),
	.S(next_dividend_Z[13]),
	.Y(next_dividend_cry_13_0_Y),
	.B(div_divisor_Z[13]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[13]),
	.FCI(next_dividend_cry_12)
);
defparam next_dividend_cry_13_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_14_0 (
	.FCO(next_dividend_cry_14),
	.S(next_dividend_Z[14]),
	.Y(next_dividend_cry_14_0_Y),
	.B(div_divisor_Z[14]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[14]),
	.FCI(next_dividend_cry_13)
);
defparam next_dividend_cry_14_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_15_0 (
	.FCO(next_dividend_cry_15),
	.S(next_dividend_Z[15]),
	.Y(next_dividend_cry_15_0_Y),
	.B(div_divisor_Z[15]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[15]),
	.FCI(next_dividend_cry_14)
);
defparam next_dividend_cry_15_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_16_0 (
	.FCO(next_dividend_cry_16),
	.S(next_dividend_Z[16]),
	.Y(next_dividend_cry_16_0_Y),
	.B(div_divisor_Z[16]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[16]),
	.FCI(next_dividend_cry_15)
);
defparam next_dividend_cry_16_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_17_0 (
	.FCO(next_dividend_cry_17),
	.S(next_dividend_Z[17]),
	.Y(next_dividend_cry_17_0_Y),
	.B(div_divisor_Z[17]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[17]),
	.FCI(next_dividend_cry_16)
);
defparam next_dividend_cry_17_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_18_0 (
	.FCO(next_dividend_cry_18),
	.S(next_dividend_Z[18]),
	.Y(next_dividend_cry_18_0_Y),
	.B(div_divisor_Z[18]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[18]),
	.FCI(next_dividend_cry_17)
);
defparam next_dividend_cry_18_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_19_0 (
	.FCO(next_dividend_cry_19),
	.S(next_dividend_Z[19]),
	.Y(next_dividend_cry_19_0_Y),
	.B(div_divisor_Z[19]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[19]),
	.FCI(next_dividend_cry_18)
);
defparam next_dividend_cry_19_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_20_0 (
	.FCO(next_dividend_cry_20),
	.S(next_dividend_Z[20]),
	.Y(next_dividend_cry_20_0_Y),
	.B(div_divisor_Z[20]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[20]),
	.FCI(next_dividend_cry_19)
);
defparam next_dividend_cry_20_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_21_0 (
	.FCO(next_dividend_cry_21),
	.S(next_dividend_Z[21]),
	.Y(next_dividend_cry_21_0_Y),
	.B(div_divisor_Z[21]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[21]),
	.FCI(next_dividend_cry_20)
);
defparam next_dividend_cry_21_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_22_0 (
	.FCO(next_dividend_cry_22),
	.S(next_dividend_Z[22]),
	.Y(next_dividend_cry_22_0_Y),
	.B(div_divisor_Z[22]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[22]),
	.FCI(next_dividend_cry_21)
);
defparam next_dividend_cry_22_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_23_0 (
	.FCO(next_dividend_cry_23),
	.S(next_dividend_Z[23]),
	.Y(next_dividend_cry_23_0_Y),
	.B(div_divisor_Z[23]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[23]),
	.FCI(next_dividend_cry_22)
);
defparam next_dividend_cry_23_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_24_0 (
	.FCO(next_dividend_cry_24),
	.S(next_dividend_Z[24]),
	.Y(next_dividend_cry_24_0_Y),
	.B(div_divisor_Z[24]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[24]),
	.FCI(next_dividend_cry_23)
);
defparam next_dividend_cry_24_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_25_0 (
	.FCO(next_dividend_cry_25),
	.S(next_dividend_Z[25]),
	.Y(next_dividend_cry_25_0_Y),
	.B(div_divisor_Z[25]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[25]),
	.FCI(next_dividend_cry_24)
);
defparam next_dividend_cry_25_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_26_0 (
	.FCO(next_dividend_cry_26),
	.S(next_dividend_Z[26]),
	.Y(next_dividend_cry_26_0_Y),
	.B(div_divisor_Z[26]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[26]),
	.FCI(next_dividend_cry_25)
);
defparam next_dividend_cry_26_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_27_0 (
	.FCO(next_dividend_cry_27),
	.S(next_dividend_Z[27]),
	.Y(next_dividend_cry_27_0_Y),
	.B(div_divisor_Z[27]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[27]),
	.FCI(next_dividend_cry_26)
);
defparam next_dividend_cry_27_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_28_0 (
	.FCO(next_dividend_cry_28),
	.S(next_dividend_Z[28]),
	.Y(next_dividend_cry_28_0_Y),
	.B(div_divisor_Z[28]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[28]),
	.FCI(next_dividend_cry_27)
);
defparam next_dividend_cry_28_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_cry_29_0 (
	.FCO(next_dividend_cry_29),
	.S(next_dividend_Z[29]),
	.Y(next_dividend_cry_29_0_Y),
	.B(div_divisor_Z[29]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[29]),
	.FCI(next_dividend_cry_28)
);
defparam next_dividend_cry_29_0.INIT=20'h5EF10;
// @31:11420
  ARI1 next_dividend_s_31 (
	.FCO(next_dividend_s_31_FCO),
	.S(next_dividend[31]),
	.Y(next_dividend_s_31_Y),
	.B(exu_alu_operand0[31]),
	.C(next_dividend_0_sqmuxa),
	.D(next_dividend_axb_31_1_Z),
	.A(un1_next_dividend_0_sqmuxa),
	.FCI(next_dividend_cry_30)
);
defparam next_dividend_s_31.INIT=20'h447AA;
// @31:11420
  ARI1 next_dividend_cry_30_0 (
	.FCO(next_dividend_cry_30),
	.S(next_dividend_Z[30]),
	.Y(next_dividend_cry_30_0_Y),
	.B(div_divisor_Z[30]),
	.C(next_dividend_0_sqmuxa),
	.D(div_ack_Z),
	.A(next_dividend_0[30]),
	.FCI(next_dividend_cry_29)
);
defparam next_dividend_cry_30_0.INIT=20'h5EF10;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_0 (
	.FCO(un1_exu_alu_operand0_cry_0_Z),
	.S(un1_exu_alu_operand0_cry_0_S),
	.Y(un1_exu_alu_operand0_cry_0_Y),
	.B(N_488),
	.C(alu_operand1_mux_sel[1]),
	.D(GND),
	.A(exu_alu_operand0[0]),
	.FCI(VCC)
);
defparam un1_exu_alu_operand0_cry_0.INIT=20'h522DD;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_1 (
	.FCO(un1_exu_alu_operand0_cry_1_Z),
	.S(un1_exu_alu_operand00[1]),
	.Y(un1_exu_alu_operand0_cry_1_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[1]),
	.D(exu_operand_pc[1]),
	.A(exu_alu_operand1_i[1]),
	.FCI(un1_exu_alu_operand0_cry_0_Z)
);
defparam un1_exu_alu_operand0_cry_1.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_2 (
	.FCO(un1_exu_alu_operand0_cry_2_Z),
	.S(un1_exu_alu_operand00[2]),
	.Y(un1_exu_alu_operand0_cry_2_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[2]),
	.D(exu_operand_pc[2]),
	.A(exu_alu_operand1_i[2]),
	.FCI(un1_exu_alu_operand0_cry_1_Z)
);
defparam un1_exu_alu_operand0_cry_2.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_3 (
	.FCO(un1_exu_alu_operand0_cry_3_Z),
	.S(un1_exu_alu_operand00[3]),
	.Y(un1_exu_alu_operand0_cry_3_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[3]),
	.D(exu_operand_pc[3]),
	.A(exu_alu_operand1_i[3]),
	.FCI(un1_exu_alu_operand0_cry_2_Z)
);
defparam un1_exu_alu_operand0_cry_3.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_4 (
	.FCO(un1_exu_alu_operand0_cry_4_Z),
	.S(un1_exu_alu_operand00[4]),
	.Y(un1_exu_alu_operand0_cry_4_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[4]),
	.D(exu_operand_pc[4]),
	.A(exu_alu_operand1_i[4]),
	.FCI(un1_exu_alu_operand0_cry_3_Z)
);
defparam un1_exu_alu_operand0_cry_4.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_5 (
	.FCO(un1_exu_alu_operand0_cry_5_Z),
	.S(un1_exu_alu_operand00[5]),
	.Y(un1_exu_alu_operand0_cry_5_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[5]),
	.D(exu_operand_pc[5]),
	.A(exu_alu_operand1_i[5]),
	.FCI(un1_exu_alu_operand0_cry_4_Z)
);
defparam un1_exu_alu_operand0_cry_5.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_6 (
	.FCO(un1_exu_alu_operand0_cry_6_Z),
	.S(un1_exu_alu_operand00[6]),
	.Y(un1_exu_alu_operand0_cry_6_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[6]),
	.D(exu_operand_pc[6]),
	.A(exu_alu_operand1_i[6]),
	.FCI(un1_exu_alu_operand0_cry_5_Z)
);
defparam un1_exu_alu_operand0_cry_6.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_7 (
	.FCO(un1_exu_alu_operand0_cry_7_Z),
	.S(un1_exu_alu_operand00[7]),
	.Y(un1_exu_alu_operand0_cry_7_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[7]),
	.D(exu_operand_pc[7]),
	.A(exu_alu_operand1_i[7]),
	.FCI(un1_exu_alu_operand0_cry_6_Z)
);
defparam un1_exu_alu_operand0_cry_7.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_8 (
	.FCO(un1_exu_alu_operand0_cry_8_Z),
	.S(un1_exu_alu_operand00[8]),
	.Y(un1_exu_alu_operand0_cry_8_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[8]),
	.D(exu_operand_pc[8]),
	.A(exu_alu_operand1_i[8]),
	.FCI(un1_exu_alu_operand0_cry_7_Z)
);
defparam un1_exu_alu_operand0_cry_8.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_9 (
	.FCO(un1_exu_alu_operand0_cry_9_Z),
	.S(un1_exu_alu_operand00[9]),
	.Y(un1_exu_alu_operand0_cry_9_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[9]),
	.D(exu_operand_pc[9]),
	.A(exu_alu_operand1_i[9]),
	.FCI(un1_exu_alu_operand0_cry_8_Z)
);
defparam un1_exu_alu_operand0_cry_9.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_10 (
	.FCO(un1_exu_alu_operand0_cry_10_Z),
	.S(un1_exu_alu_operand00[10]),
	.Y(un1_exu_alu_operand0_cry_10_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[10]),
	.D(exu_operand_pc[10]),
	.A(exu_alu_operand1_i[10]),
	.FCI(un1_exu_alu_operand0_cry_9_Z)
);
defparam un1_exu_alu_operand0_cry_10.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_11 (
	.FCO(un1_exu_alu_operand0_cry_11_Z),
	.S(un1_exu_alu_operand00[11]),
	.Y(un1_exu_alu_operand0_cry_11_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[11]),
	.D(exu_operand_pc[11]),
	.A(exu_alu_operand1_i[11]),
	.FCI(un1_exu_alu_operand0_cry_10_Z)
);
defparam un1_exu_alu_operand0_cry_11.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_12 (
	.FCO(un1_exu_alu_operand0_cry_12_Z),
	.S(un1_exu_alu_operand00[12]),
	.Y(un1_exu_alu_operand0_cry_12_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[12]),
	.D(exu_operand_pc[12]),
	.A(exu_alu_operand1_i[12]),
	.FCI(un1_exu_alu_operand0_cry_11_Z)
);
defparam un1_exu_alu_operand0_cry_12.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_13 (
	.FCO(un1_exu_alu_operand0_cry_13_Z),
	.S(un1_exu_alu_operand00[13]),
	.Y(un1_exu_alu_operand0_cry_13_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[13]),
	.D(exu_operand_pc[13]),
	.A(exu_alu_operand1_i[13]),
	.FCI(un1_exu_alu_operand0_cry_12_Z)
);
defparam un1_exu_alu_operand0_cry_13.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_14 (
	.FCO(un1_exu_alu_operand0_cry_14_Z),
	.S(un1_exu_alu_operand00[14]),
	.Y(un1_exu_alu_operand0_cry_14_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[14]),
	.D(exu_operand_pc[14]),
	.A(exu_alu_operand1_i[14]),
	.FCI(un1_exu_alu_operand0_cry_13_Z)
);
defparam un1_exu_alu_operand0_cry_14.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_15 (
	.FCO(un1_exu_alu_operand0_cry_15_Z),
	.S(un1_exu_alu_operand00[15]),
	.Y(un1_exu_alu_operand0_cry_15_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[15]),
	.D(exu_operand_pc[15]),
	.A(exu_alu_operand1_i[15]),
	.FCI(un1_exu_alu_operand0_cry_14_Z)
);
defparam un1_exu_alu_operand0_cry_15.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_16 (
	.FCO(un1_exu_alu_operand0_cry_16_Z),
	.S(un1_exu_alu_operand00[16]),
	.Y(un1_exu_alu_operand0_cry_16_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[16]),
	.D(exu_operand_pc[16]),
	.A(exu_alu_operand1_i[16]),
	.FCI(un1_exu_alu_operand0_cry_15_Z)
);
defparam un1_exu_alu_operand0_cry_16.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_17 (
	.FCO(un1_exu_alu_operand0_cry_17_Z),
	.S(un1_exu_alu_operand00[17]),
	.Y(un1_exu_alu_operand0_cry_17_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[17]),
	.D(exu_operand_pc[17]),
	.A(exu_alu_operand1_i[17]),
	.FCI(un1_exu_alu_operand0_cry_16_Z)
);
defparam un1_exu_alu_operand0_cry_17.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_18 (
	.FCO(un1_exu_alu_operand0_cry_18_Z),
	.S(un1_exu_alu_operand00[18]),
	.Y(un1_exu_alu_operand0_cry_18_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[18]),
	.D(exu_operand_pc[18]),
	.A(exu_alu_operand1_i[18]),
	.FCI(un1_exu_alu_operand0_cry_17_Z)
);
defparam un1_exu_alu_operand0_cry_18.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_19 (
	.FCO(un1_exu_alu_operand0_cry_19_Z),
	.S(un1_exu_alu_operand00[19]),
	.Y(un1_exu_alu_operand0_cry_19_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[19]),
	.D(exu_operand_pc[19]),
	.A(exu_alu_operand1_i[19]),
	.FCI(un1_exu_alu_operand0_cry_18_Z)
);
defparam un1_exu_alu_operand0_cry_19.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_20 (
	.FCO(un1_exu_alu_operand0_cry_20_Z),
	.S(un1_exu_alu_operand00[20]),
	.Y(un1_exu_alu_operand0_cry_20_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[20]),
	.D(exu_operand_pc[20]),
	.A(exu_alu_operand1_i[20]),
	.FCI(un1_exu_alu_operand0_cry_19_Z)
);
defparam un1_exu_alu_operand0_cry_20.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_21 (
	.FCO(un1_exu_alu_operand0_cry_21_Z),
	.S(un1_exu_alu_operand00[21]),
	.Y(un1_exu_alu_operand0_cry_21_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[21]),
	.D(exu_operand_pc[21]),
	.A(exu_alu_operand1_i[21]),
	.FCI(un1_exu_alu_operand0_cry_20_Z)
);
defparam un1_exu_alu_operand0_cry_21.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_22 (
	.FCO(un1_exu_alu_operand0_cry_22_Z),
	.S(un1_exu_alu_operand00[22]),
	.Y(un1_exu_alu_operand0_cry_22_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[22]),
	.D(exu_operand_pc[22]),
	.A(exu_alu_operand1_i[22]),
	.FCI(un1_exu_alu_operand0_cry_21_Z)
);
defparam un1_exu_alu_operand0_cry_22.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_23 (
	.FCO(un1_exu_alu_operand0_cry_23_Z),
	.S(un1_exu_alu_operand00[23]),
	.Y(un1_exu_alu_operand0_cry_23_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[23]),
	.D(exu_operand_pc[23]),
	.A(exu_alu_operand1_i[23]),
	.FCI(un1_exu_alu_operand0_cry_22_Z)
);
defparam un1_exu_alu_operand0_cry_23.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_24 (
	.FCO(un1_exu_alu_operand0_cry_24_Z),
	.S(un1_exu_alu_operand00[24]),
	.Y(un1_exu_alu_operand0_cry_24_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[24]),
	.D(exu_operand_pc[24]),
	.A(exu_alu_operand1_i[24]),
	.FCI(un1_exu_alu_operand0_cry_23_Z)
);
defparam un1_exu_alu_operand0_cry_24.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_25 (
	.FCO(un1_exu_alu_operand0_cry_25_Z),
	.S(un1_exu_alu_operand00[25]),
	.Y(un1_exu_alu_operand0_cry_25_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[25]),
	.D(exu_operand_pc[25]),
	.A(exu_alu_operand1_i[25]),
	.FCI(un1_exu_alu_operand0_cry_24_Z)
);
defparam un1_exu_alu_operand0_cry_25.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_26 (
	.FCO(un1_exu_alu_operand0_cry_26_Z),
	.S(un1_exu_alu_operand00[26]),
	.Y(un1_exu_alu_operand0_cry_26_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[26]),
	.D(exu_operand_pc[26]),
	.A(exu_alu_operand1_i[26]),
	.FCI(un1_exu_alu_operand0_cry_25_Z)
);
defparam un1_exu_alu_operand0_cry_26.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_27 (
	.FCO(un1_exu_alu_operand0_cry_27_Z),
	.S(un1_exu_alu_operand00[27]),
	.Y(un1_exu_alu_operand0_cry_27_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[27]),
	.D(exu_operand_pc[27]),
	.A(exu_alu_operand1_i[27]),
	.FCI(un1_exu_alu_operand0_cry_26_Z)
);
defparam un1_exu_alu_operand0_cry_27.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_28 (
	.FCO(un1_exu_alu_operand0_cry_28_Z),
	.S(un1_exu_alu_operand00[28]),
	.Y(un1_exu_alu_operand0_cry_28_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[28]),
	.D(exu_operand_pc[28]),
	.A(exu_alu_operand1_i[28]),
	.FCI(un1_exu_alu_operand0_cry_27_Z)
);
defparam un1_exu_alu_operand0_cry_28.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_29 (
	.FCO(un1_exu_alu_operand0_cry_29_Z),
	.S(un1_exu_alu_operand00[29]),
	.Y(un1_exu_alu_operand0_cry_29_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[29]),
	.D(exu_operand_pc[29]),
	.A(exu_alu_operand1_i[29]),
	.FCI(un1_exu_alu_operand0_cry_28_Z)
);
defparam un1_exu_alu_operand0_cry_29.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_s_31 (
	.FCO(un1_exu_alu_operand0_s_31_FCO),
	.S(un1_exu_alu_operand00[31]),
	.Y(un1_exu_alu_operand0_s_31_Y),
	.B(exu_alu_operand0[31]),
	.C(exu_alu_operand1[31]),
	.D(GND),
	.A(VCC),
	.FCI(un1_exu_alu_operand0_cry_30_Z)
);
defparam un1_exu_alu_operand0_s_31.INIT=20'h49900;
// @31:11028
  ARI1 un1_exu_alu_operand0_cry_30 (
	.FCO(un1_exu_alu_operand0_cry_30_Z),
	.S(un1_exu_alu_operand00[30]),
	.Y(un1_exu_alu_operand0_cry_30_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[30]),
	.D(exu_operand_pc[30]),
	.A(exu_alu_operand1_i[30]),
	.FCI(un1_exu_alu_operand0_cry_29_Z)
);
defparam un1_exu_alu_operand0_cry_30.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_0_0 (
	.FCO(un1_exu_alu_operand0_1_cry_0),
	.S(un1_exu_alu_operand0_1_cry_0_0_S),
	.Y(un1_exu_alu_operand0_1_cry_0_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[0]),
	.D(GND),
	.A(N_488),
	.FCI(GND)
);
defparam un1_exu_alu_operand0_1_cry_0_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_1 (
	.FCO(un1_exu_alu_operand0_1_cry_1_Z),
	.S(un1_exu_alu_operand01[1]),
	.Y(un1_exu_alu_operand0_1_cry_1_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[1]),
	.D(exu_operand_pc[1]),
	.A(exu_alu_operand1[1]),
	.FCI(un1_exu_alu_operand0_1_cry_0)
);
defparam un1_exu_alu_operand0_1_cry_1.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_2 (
	.FCO(un1_exu_alu_operand0_1_cry_2_Z),
	.S(un1_exu_alu_operand01[2]),
	.Y(un1_exu_alu_operand0_1_cry_2_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[2]),
	.D(exu_operand_pc[2]),
	.A(exu_alu_operand1[2]),
	.FCI(un1_exu_alu_operand0_1_cry_1_Z)
);
defparam un1_exu_alu_operand0_1_cry_2.INIT=20'h51BE4;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_3_0 (
	.FCO(un1_exu_alu_operand0_1_cry_3),
	.S(un1_exu_alu_operand01[3]),
	.Y(un1_exu_alu_operand0_1_cry_3_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[3]),
	.D(GND),
	.A(N_491),
	.FCI(un1_exu_alu_operand0_1_cry_2_Z)
);
defparam un1_exu_alu_operand0_1_cry_3_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_4_0 (
	.FCO(un1_exu_alu_operand0_1_cry_4),
	.S(un1_exu_alu_operand01[4]),
	.Y(un1_exu_alu_operand0_1_cry_4_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[4]),
	.D(GND),
	.A(N_492),
	.FCI(un1_exu_alu_operand0_1_cry_3)
);
defparam un1_exu_alu_operand0_1_cry_4_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_5_0 (
	.FCO(un1_exu_alu_operand0_1_cry_5),
	.S(un1_exu_alu_operand01[5]),
	.Y(un1_exu_alu_operand0_1_cry_5_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[5]),
	.D(GND),
	.A(N_493),
	.FCI(un1_exu_alu_operand0_1_cry_4)
);
defparam un1_exu_alu_operand0_1_cry_5_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_6_0 (
	.FCO(un1_exu_alu_operand0_1_cry_6),
	.S(un1_exu_alu_operand01[6]),
	.Y(un1_exu_alu_operand0_1_cry_6_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[6]),
	.D(GND),
	.A(N_494),
	.FCI(un1_exu_alu_operand0_1_cry_5)
);
defparam un1_exu_alu_operand0_1_cry_6_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_7_0 (
	.FCO(un1_exu_alu_operand0_1_cry_7),
	.S(un1_exu_alu_operand01[7]),
	.Y(un1_exu_alu_operand0_1_cry_7_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[7]),
	.D(GND),
	.A(N_495),
	.FCI(un1_exu_alu_operand0_1_cry_6)
);
defparam un1_exu_alu_operand0_1_cry_7_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_8_0 (
	.FCO(un1_exu_alu_operand0_1_cry_8),
	.S(un1_exu_alu_operand01[8]),
	.Y(un1_exu_alu_operand0_1_cry_8_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[8]),
	.D(GND),
	.A(N_496),
	.FCI(un1_exu_alu_operand0_1_cry_7)
);
defparam un1_exu_alu_operand0_1_cry_8_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_9_0 (
	.FCO(un1_exu_alu_operand0_1_cry_9),
	.S(un1_exu_alu_operand01[9]),
	.Y(un1_exu_alu_operand0_1_cry_9_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[9]),
	.D(GND),
	.A(N_497),
	.FCI(un1_exu_alu_operand0_1_cry_8)
);
defparam un1_exu_alu_operand0_1_cry_9_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_10_0 (
	.FCO(un1_exu_alu_operand0_1_cry_10),
	.S(un1_exu_alu_operand01[10]),
	.Y(un1_exu_alu_operand0_1_cry_10_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[10]),
	.D(GND),
	.A(N_498),
	.FCI(un1_exu_alu_operand0_1_cry_9)
);
defparam un1_exu_alu_operand0_1_cry_10_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_11_0 (
	.FCO(un1_exu_alu_operand0_1_cry_11),
	.S(un1_exu_alu_operand01[11]),
	.Y(un1_exu_alu_operand0_1_cry_11_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[11]),
	.D(GND),
	.A(N_499),
	.FCI(un1_exu_alu_operand0_1_cry_10)
);
defparam un1_exu_alu_operand0_1_cry_11_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_12_0 (
	.FCO(un1_exu_alu_operand0_1_cry_12),
	.S(un1_exu_alu_operand01[12]),
	.Y(un1_exu_alu_operand0_1_cry_12_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[12]),
	.D(GND),
	.A(N_500),
	.FCI(un1_exu_alu_operand0_1_cry_11)
);
defparam un1_exu_alu_operand0_1_cry_12_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_13_0 (
	.FCO(un1_exu_alu_operand0_1_cry_13),
	.S(un1_exu_alu_operand01[13]),
	.Y(un1_exu_alu_operand0_1_cry_13_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[13]),
	.D(GND),
	.A(N_501),
	.FCI(un1_exu_alu_operand0_1_cry_12)
);
defparam un1_exu_alu_operand0_1_cry_13_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_14_0 (
	.FCO(un1_exu_alu_operand0_1_cry_14),
	.S(un1_exu_alu_operand01[14]),
	.Y(un1_exu_alu_operand0_1_cry_14_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[14]),
	.D(GND),
	.A(N_502),
	.FCI(un1_exu_alu_operand0_1_cry_13)
);
defparam un1_exu_alu_operand0_1_cry_14_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_15_0 (
	.FCO(un1_exu_alu_operand0_1_cry_15),
	.S(un1_exu_alu_operand01[15]),
	.Y(un1_exu_alu_operand0_1_cry_15_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[15]),
	.D(GND),
	.A(N_503),
	.FCI(un1_exu_alu_operand0_1_cry_14)
);
defparam un1_exu_alu_operand0_1_cry_15_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_16_0 (
	.FCO(un1_exu_alu_operand0_1_cry_16),
	.S(un1_exu_alu_operand01[16]),
	.Y(un1_exu_alu_operand0_1_cry_16_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[16]),
	.D(GND),
	.A(N_504),
	.FCI(un1_exu_alu_operand0_1_cry_15)
);
defparam un1_exu_alu_operand0_1_cry_16_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_17_0 (
	.FCO(un1_exu_alu_operand0_1_cry_17),
	.S(un1_exu_alu_operand01[17]),
	.Y(un1_exu_alu_operand0_1_cry_17_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[17]),
	.D(GND),
	.A(N_505),
	.FCI(un1_exu_alu_operand0_1_cry_16)
);
defparam un1_exu_alu_operand0_1_cry_17_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_18_0 (
	.FCO(un1_exu_alu_operand0_1_cry_18),
	.S(un1_exu_alu_operand01[18]),
	.Y(un1_exu_alu_operand0_1_cry_18_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[18]),
	.D(GND),
	.A(N_506),
	.FCI(un1_exu_alu_operand0_1_cry_17)
);
defparam un1_exu_alu_operand0_1_cry_18_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_19_0 (
	.FCO(un1_exu_alu_operand0_1_cry_19),
	.S(un1_exu_alu_operand01[19]),
	.Y(un1_exu_alu_operand0_1_cry_19_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[19]),
	.D(GND),
	.A(N_507),
	.FCI(un1_exu_alu_operand0_1_cry_18)
);
defparam un1_exu_alu_operand0_1_cry_19_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_20_0 (
	.FCO(un1_exu_alu_operand0_1_cry_20),
	.S(un1_exu_alu_operand01[20]),
	.Y(un1_exu_alu_operand0_1_cry_20_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[20]),
	.D(GND),
	.A(N_508),
	.FCI(un1_exu_alu_operand0_1_cry_19)
);
defparam un1_exu_alu_operand0_1_cry_20_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_21_0 (
	.FCO(un1_exu_alu_operand0_1_cry_21),
	.S(un1_exu_alu_operand01[21]),
	.Y(un1_exu_alu_operand0_1_cry_21_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[21]),
	.D(GND),
	.A(N_509),
	.FCI(un1_exu_alu_operand0_1_cry_20)
);
defparam un1_exu_alu_operand0_1_cry_21_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_22_0 (
	.FCO(un1_exu_alu_operand0_1_cry_22),
	.S(un1_exu_alu_operand01[22]),
	.Y(un1_exu_alu_operand0_1_cry_22_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[22]),
	.D(GND),
	.A(N_510),
	.FCI(un1_exu_alu_operand0_1_cry_21)
);
defparam un1_exu_alu_operand0_1_cry_22_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_23_0 (
	.FCO(un1_exu_alu_operand0_1_cry_23),
	.S(un1_exu_alu_operand01[23]),
	.Y(un1_exu_alu_operand0_1_cry_23_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[23]),
	.D(GND),
	.A(N_511),
	.FCI(un1_exu_alu_operand0_1_cry_22)
);
defparam un1_exu_alu_operand0_1_cry_23_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_24_0 (
	.FCO(un1_exu_alu_operand0_1_cry_24),
	.S(un1_exu_alu_operand01[24]),
	.Y(un1_exu_alu_operand0_1_cry_24_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[24]),
	.D(GND),
	.A(N_512),
	.FCI(un1_exu_alu_operand0_1_cry_23)
);
defparam un1_exu_alu_operand0_1_cry_24_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_25_0 (
	.FCO(un1_exu_alu_operand0_1_cry_25),
	.S(un1_exu_alu_operand01[25]),
	.Y(un1_exu_alu_operand0_1_cry_25_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[25]),
	.D(GND),
	.A(N_513),
	.FCI(un1_exu_alu_operand0_1_cry_24)
);
defparam un1_exu_alu_operand0_1_cry_25_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_26_0 (
	.FCO(un1_exu_alu_operand0_1_cry_26),
	.S(un1_exu_alu_operand01[26]),
	.Y(un1_exu_alu_operand0_1_cry_26_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[26]),
	.D(GND),
	.A(N_514),
	.FCI(un1_exu_alu_operand0_1_cry_25)
);
defparam un1_exu_alu_operand0_1_cry_26_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_27_0 (
	.FCO(un1_exu_alu_operand0_1_cry_27),
	.S(un1_exu_alu_operand01[27]),
	.Y(un1_exu_alu_operand0_1_cry_27_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[27]),
	.D(GND),
	.A(N_515),
	.FCI(un1_exu_alu_operand0_1_cry_26)
);
defparam un1_exu_alu_operand0_1_cry_27_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_28_0 (
	.FCO(un1_exu_alu_operand0_1_cry_28),
	.S(un1_exu_alu_operand01[28]),
	.Y(un1_exu_alu_operand0_1_cry_28_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[28]),
	.D(GND),
	.A(N_516),
	.FCI(un1_exu_alu_operand0_1_cry_27)
);
defparam un1_exu_alu_operand0_1_cry_28_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_29_0 (
	.FCO(un1_exu_alu_operand0_1_cry_29),
	.S(un1_exu_alu_operand01[29]),
	.Y(un1_exu_alu_operand0_1_cry_29_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[29]),
	.D(GND),
	.A(N_517),
	.FCI(un1_exu_alu_operand0_1_cry_28)
);
defparam un1_exu_alu_operand0_1_cry_29_0.INIT=20'h599CC;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_s_31 (
	.FCO(un1_exu_alu_operand0_1_s_31_FCO),
	.S(un1_exu_alu_operand01[31]),
	.Y(un1_exu_alu_operand0_1_s_31_Y),
	.B(N_519),
	.C(alu_operand1_mux_sel_i_0[1]),
	.D(exu_alu_operand0[31]),
	.A(VCC),
	.FCI(un1_exu_alu_operand0_1_cry_30)
);
defparam un1_exu_alu_operand0_1_s_31.INIT=20'h47800;
// @31:11028
  ARI1 un1_exu_alu_operand0_1_cry_30_0 (
	.FCO(un1_exu_alu_operand0_1_cry_30),
	.S(un1_exu_alu_operand01[30]),
	.Y(un1_exu_alu_operand0_1_cry_30_0_Y),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_alu_operand0[30]),
	.D(GND),
	.A(N_518),
	.FCI(un1_exu_alu_operand0_1_cry_29)
);
defparam un1_exu_alu_operand0_1_cry_30_0.INIT=20'h599CC;
// @31:11141
  ARI1 un120_exu_alu_result_cry_0 (
	.FCO(un120_exu_alu_result_cry_0_Z),
	.S(un120_exu_alu_result_cry_0_S),
	.Y(un120_exu_alu_result_cry_0_Y),
	.B(exu_operand_pc[0]),
	.C(exu_operand_gpr_rs1[0]),
	.D(alu_operand0_mux_sel[0]),
	.A(exu_alu_operand1[0]),
	.FCI(GND)
);
defparam un120_exu_alu_result_cry_0.INIT=20'h5AC53;
// @31:11141
  ARI1 un120_exu_alu_result_cry_1 (
	.FCO(un120_exu_alu_result_cry_1_Z),
	.S(un120_exu_alu_result_cry_1_S),
	.Y(un120_exu_alu_result_cry_1_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[1]),
	.D(exu_operand_pc[1]),
	.A(exu_alu_operand1[1]),
	.FCI(un120_exu_alu_result_cry_0_Z)
);
defparam un120_exu_alu_result_cry_1.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_2 (
	.FCO(un120_exu_alu_result_cry_2_Z),
	.S(un120_exu_alu_result_cry_2_S),
	.Y(un120_exu_alu_result_cry_2_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[2]),
	.D(exu_operand_pc[2]),
	.A(exu_alu_operand1[2]),
	.FCI(un120_exu_alu_result_cry_1_Z)
);
defparam un120_exu_alu_result_cry_2.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_3 (
	.FCO(un120_exu_alu_result_cry_3_Z),
	.S(un120_exu_alu_result_cry_3_S),
	.Y(un120_exu_alu_result_cry_3_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[3]),
	.D(exu_operand_pc[3]),
	.A(exu_alu_operand1[3]),
	.FCI(un120_exu_alu_result_cry_2_Z)
);
defparam un120_exu_alu_result_cry_3.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_4 (
	.FCO(un120_exu_alu_result_cry_4_Z),
	.S(un120_exu_alu_result_cry_4_S),
	.Y(un120_exu_alu_result_cry_4_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[4]),
	.D(exu_operand_pc[4]),
	.A(exu_alu_operand1[4]),
	.FCI(un120_exu_alu_result_cry_3_Z)
);
defparam un120_exu_alu_result_cry_4.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_5 (
	.FCO(un120_exu_alu_result_cry_5_Z),
	.S(un120_exu_alu_result_cry_5_S),
	.Y(un120_exu_alu_result_cry_5_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[5]),
	.D(exu_operand_pc[5]),
	.A(exu_alu_operand1[5]),
	.FCI(un120_exu_alu_result_cry_4_Z)
);
defparam un120_exu_alu_result_cry_5.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_6 (
	.FCO(un120_exu_alu_result_cry_6_Z),
	.S(un120_exu_alu_result_cry_6_S),
	.Y(un120_exu_alu_result_cry_6_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[6]),
	.D(exu_operand_pc[6]),
	.A(exu_alu_operand1[6]),
	.FCI(un120_exu_alu_result_cry_5_Z)
);
defparam un120_exu_alu_result_cry_6.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_7 (
	.FCO(un120_exu_alu_result_cry_7_Z),
	.S(un120_exu_alu_result_cry_7_S),
	.Y(un120_exu_alu_result_cry_7_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[7]),
	.D(exu_operand_pc[7]),
	.A(exu_alu_operand1[7]),
	.FCI(un120_exu_alu_result_cry_6_Z)
);
defparam un120_exu_alu_result_cry_7.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_8 (
	.FCO(un120_exu_alu_result_cry_8_Z),
	.S(un120_exu_alu_result_cry_8_S),
	.Y(un120_exu_alu_result_cry_8_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[8]),
	.D(exu_operand_pc[8]),
	.A(exu_alu_operand1[8]),
	.FCI(un120_exu_alu_result_cry_7_Z)
);
defparam un120_exu_alu_result_cry_8.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_9 (
	.FCO(un120_exu_alu_result_cry_9_Z),
	.S(un120_exu_alu_result_cry_9_S),
	.Y(un120_exu_alu_result_cry_9_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[9]),
	.D(exu_operand_pc[9]),
	.A(exu_alu_operand1[9]),
	.FCI(un120_exu_alu_result_cry_8_Z)
);
defparam un120_exu_alu_result_cry_9.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_10 (
	.FCO(un120_exu_alu_result_cry_10_Z),
	.S(un120_exu_alu_result_cry_10_S),
	.Y(un120_exu_alu_result_cry_10_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[10]),
	.D(exu_operand_pc[10]),
	.A(exu_alu_operand1[10]),
	.FCI(un120_exu_alu_result_cry_9_Z)
);
defparam un120_exu_alu_result_cry_10.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_11 (
	.FCO(un120_exu_alu_result_cry_11_Z),
	.S(un120_exu_alu_result_cry_11_S),
	.Y(un120_exu_alu_result_cry_11_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[11]),
	.D(exu_operand_pc[11]),
	.A(exu_alu_operand1[11]),
	.FCI(un120_exu_alu_result_cry_10_Z)
);
defparam un120_exu_alu_result_cry_11.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_12 (
	.FCO(un120_exu_alu_result_cry_12_Z),
	.S(un120_exu_alu_result_cry_12_S),
	.Y(un120_exu_alu_result_cry_12_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[12]),
	.D(exu_operand_pc[12]),
	.A(exu_alu_operand1[12]),
	.FCI(un120_exu_alu_result_cry_11_Z)
);
defparam un120_exu_alu_result_cry_12.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_13 (
	.FCO(un120_exu_alu_result_cry_13_Z),
	.S(un120_exu_alu_result_cry_13_S),
	.Y(un120_exu_alu_result_cry_13_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[13]),
	.D(exu_operand_pc[13]),
	.A(exu_alu_operand1[13]),
	.FCI(un120_exu_alu_result_cry_12_Z)
);
defparam un120_exu_alu_result_cry_13.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_14 (
	.FCO(un120_exu_alu_result_cry_14_Z),
	.S(un120_exu_alu_result_cry_14_S),
	.Y(un120_exu_alu_result_cry_14_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[14]),
	.D(exu_operand_pc[14]),
	.A(exu_alu_operand1[14]),
	.FCI(un120_exu_alu_result_cry_13_Z)
);
defparam un120_exu_alu_result_cry_14.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_15 (
	.FCO(un120_exu_alu_result_cry_15_Z),
	.S(un120_exu_alu_result_cry_15_S),
	.Y(un120_exu_alu_result_cry_15_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[15]),
	.D(exu_operand_pc[15]),
	.A(exu_alu_operand1[15]),
	.FCI(un120_exu_alu_result_cry_14_Z)
);
defparam un120_exu_alu_result_cry_15.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_16 (
	.FCO(un120_exu_alu_result_cry_16_Z),
	.S(un120_exu_alu_result_cry_16_S),
	.Y(un120_exu_alu_result_cry_16_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[16]),
	.D(exu_operand_pc[16]),
	.A(exu_alu_operand1[16]),
	.FCI(un120_exu_alu_result_cry_15_Z)
);
defparam un120_exu_alu_result_cry_16.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_17 (
	.FCO(un120_exu_alu_result_cry_17_Z),
	.S(un120_exu_alu_result_cry_17_S),
	.Y(un120_exu_alu_result_cry_17_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[17]),
	.D(exu_operand_pc[17]),
	.A(exu_alu_operand1[17]),
	.FCI(un120_exu_alu_result_cry_16_Z)
);
defparam un120_exu_alu_result_cry_17.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_18 (
	.FCO(un120_exu_alu_result_cry_18_Z),
	.S(un120_exu_alu_result_cry_18_S),
	.Y(un120_exu_alu_result_cry_18_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[18]),
	.D(exu_operand_pc[18]),
	.A(exu_alu_operand1[18]),
	.FCI(un120_exu_alu_result_cry_17_Z)
);
defparam un120_exu_alu_result_cry_18.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_19 (
	.FCO(un120_exu_alu_result_cry_19_Z),
	.S(un120_exu_alu_result_cry_19_S),
	.Y(un120_exu_alu_result_cry_19_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[19]),
	.D(exu_operand_pc[19]),
	.A(exu_alu_operand1[19]),
	.FCI(un120_exu_alu_result_cry_18_Z)
);
defparam un120_exu_alu_result_cry_19.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_20 (
	.FCO(un120_exu_alu_result_cry_20_Z),
	.S(un120_exu_alu_result_cry_20_S),
	.Y(un120_exu_alu_result_cry_20_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[20]),
	.D(exu_operand_pc[20]),
	.A(exu_alu_operand1[20]),
	.FCI(un120_exu_alu_result_cry_19_Z)
);
defparam un120_exu_alu_result_cry_20.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_21 (
	.FCO(un120_exu_alu_result_cry_21_Z),
	.S(un120_exu_alu_result_cry_21_S),
	.Y(un120_exu_alu_result_cry_21_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[21]),
	.D(exu_operand_pc[21]),
	.A(exu_alu_operand1[21]),
	.FCI(un120_exu_alu_result_cry_20_Z)
);
defparam un120_exu_alu_result_cry_21.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_22 (
	.FCO(un120_exu_alu_result_cry_22_Z),
	.S(un120_exu_alu_result_cry_22_S),
	.Y(un120_exu_alu_result_cry_22_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[22]),
	.D(exu_operand_pc[22]),
	.A(exu_alu_operand1[22]),
	.FCI(un120_exu_alu_result_cry_21_Z)
);
defparam un120_exu_alu_result_cry_22.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_23 (
	.FCO(un120_exu_alu_result_cry_23_Z),
	.S(un120_exu_alu_result_cry_23_S),
	.Y(un120_exu_alu_result_cry_23_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[23]),
	.D(exu_operand_pc[23]),
	.A(exu_alu_operand1[23]),
	.FCI(un120_exu_alu_result_cry_22_Z)
);
defparam un120_exu_alu_result_cry_23.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_24 (
	.FCO(un120_exu_alu_result_cry_24_Z),
	.S(un120_exu_alu_result_cry_24_S),
	.Y(un120_exu_alu_result_cry_24_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[24]),
	.D(exu_operand_pc[24]),
	.A(exu_alu_operand1[24]),
	.FCI(un120_exu_alu_result_cry_23_Z)
);
defparam un120_exu_alu_result_cry_24.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_25 (
	.FCO(un120_exu_alu_result_cry_25_Z),
	.S(un120_exu_alu_result_cry_25_S),
	.Y(un120_exu_alu_result_cry_25_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[25]),
	.D(exu_operand_pc[25]),
	.A(exu_alu_operand1[25]),
	.FCI(un120_exu_alu_result_cry_24_Z)
);
defparam un120_exu_alu_result_cry_25.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_26 (
	.FCO(un120_exu_alu_result_cry_26_Z),
	.S(un120_exu_alu_result_cry_26_S),
	.Y(un120_exu_alu_result_cry_26_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[26]),
	.D(exu_operand_pc[26]),
	.A(exu_alu_operand1[26]),
	.FCI(un120_exu_alu_result_cry_25_Z)
);
defparam un120_exu_alu_result_cry_26.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_27 (
	.FCO(un120_exu_alu_result_cry_27_Z),
	.S(un120_exu_alu_result_cry_27_S),
	.Y(un120_exu_alu_result_cry_27_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[27]),
	.D(exu_operand_pc[27]),
	.A(exu_alu_operand1[27]),
	.FCI(un120_exu_alu_result_cry_26_Z)
);
defparam un120_exu_alu_result_cry_27.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_28 (
	.FCO(un120_exu_alu_result_cry_28_Z),
	.S(un120_exu_alu_result_cry_28_S),
	.Y(un120_exu_alu_result_cry_28_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[28]),
	.D(exu_operand_pc[28]),
	.A(exu_alu_operand1[28]),
	.FCI(un120_exu_alu_result_cry_27_Z)
);
defparam un120_exu_alu_result_cry_28.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_29 (
	.FCO(un120_exu_alu_result_cry_29_Z),
	.S(un120_exu_alu_result_cry_29_S),
	.Y(un120_exu_alu_result_cry_29_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[29]),
	.D(exu_operand_pc[29]),
	.A(exu_alu_operand1[29]),
	.FCI(un120_exu_alu_result_cry_28_Z)
);
defparam un120_exu_alu_result_cry_29.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_30 (
	.FCO(un120_exu_alu_result_cry_30_Z),
	.S(un120_exu_alu_result_cry_30_S),
	.Y(un120_exu_alu_result_cry_30_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[30]),
	.D(exu_operand_pc[30]),
	.A(exu_alu_operand1[30]),
	.FCI(un120_exu_alu_result_cry_29_Z)
);
defparam un120_exu_alu_result_cry_30.INIT=20'h5E41B;
// @31:11141
  ARI1 un120_exu_alu_result_cry_31 (
	.FCO(un120_exu_alu_result_i),
	.S(un120_exu_alu_result_cry_31_S),
	.Y(un120_exu_alu_result_cry_31_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[31]),
	.D(exu_operand_pc[31]),
	.A(exu_alu_operand1[31]),
	.FCI(un120_exu_alu_result_cry_30_Z)
);
defparam un120_exu_alu_result_cry_31.INIT=20'h5E41B;
// @31:11431
  ARI1 un1_dividend_cry_0 (
	.FCO(un1_dividend_cry_0_Z),
	.S(un1_dividend_cry_0_S),
	.Y(un1_dividend_cry_0_Y),
	.B(dividend_Z[0]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[0]),
	.FCI(GND)
);
defparam un1_dividend_cry_0.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_1 (
	.FCO(un1_dividend_cry_1_Z),
	.S(un1_dividend_cry_1_S),
	.Y(un1_dividend_cry_1_Y),
	.B(dividend_Z[1]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[1]),
	.FCI(un1_dividend_cry_0_Z)
);
defparam un1_dividend_cry_1.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_2 (
	.FCO(un1_dividend_cry_2_Z),
	.S(un1_dividend_cry_2_S),
	.Y(un1_dividend_cry_2_Y),
	.B(dividend_Z[2]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[2]),
	.FCI(un1_dividend_cry_1_Z)
);
defparam un1_dividend_cry_2.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_3 (
	.FCO(un1_dividend_cry_3_Z),
	.S(un1_dividend_cry_3_S),
	.Y(un1_dividend_cry_3_Y),
	.B(dividend_Z[3]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[3]),
	.FCI(un1_dividend_cry_2_Z)
);
defparam un1_dividend_cry_3.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_4 (
	.FCO(un1_dividend_cry_4_Z),
	.S(un1_dividend_cry_4_S),
	.Y(un1_dividend_cry_4_Y),
	.B(dividend_Z[4]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[4]),
	.FCI(un1_dividend_cry_3_Z)
);
defparam un1_dividend_cry_4.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_5 (
	.FCO(un1_dividend_cry_5_Z),
	.S(un1_dividend_cry_5_S),
	.Y(un1_dividend_cry_5_Y),
	.B(dividend_Z[5]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[5]),
	.FCI(un1_dividend_cry_4_Z)
);
defparam un1_dividend_cry_5.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_6 (
	.FCO(un1_dividend_cry_6_Z),
	.S(un1_dividend_cry_6_S),
	.Y(un1_dividend_cry_6_Y),
	.B(dividend_Z[6]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[6]),
	.FCI(un1_dividend_cry_5_Z)
);
defparam un1_dividend_cry_6.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_7 (
	.FCO(un1_dividend_cry_7_Z),
	.S(un1_dividend_cry_7_S),
	.Y(un1_dividend_cry_7_Y),
	.B(dividend_Z[7]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[7]),
	.FCI(un1_dividend_cry_6_Z)
);
defparam un1_dividend_cry_7.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_8 (
	.FCO(un1_dividend_cry_8_Z),
	.S(un1_dividend_cry_8_S),
	.Y(un1_dividend_cry_8_Y),
	.B(dividend_Z[8]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[8]),
	.FCI(un1_dividend_cry_7_Z)
);
defparam un1_dividend_cry_8.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_9 (
	.FCO(un1_dividend_cry_9_Z),
	.S(un1_dividend_cry_9_S),
	.Y(un1_dividend_cry_9_Y),
	.B(dividend_Z[9]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[9]),
	.FCI(un1_dividend_cry_8_Z)
);
defparam un1_dividend_cry_9.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_10 (
	.FCO(un1_dividend_cry_10_Z),
	.S(un1_dividend_cry_10_S),
	.Y(un1_dividend_cry_10_Y),
	.B(dividend_Z[10]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[10]),
	.FCI(un1_dividend_cry_9_Z)
);
defparam un1_dividend_cry_10.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_11 (
	.FCO(un1_dividend_cry_11_Z),
	.S(un1_dividend_cry_11_S),
	.Y(un1_dividend_cry_11_Y),
	.B(dividend_Z[11]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[11]),
	.FCI(un1_dividend_cry_10_Z)
);
defparam un1_dividend_cry_11.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_12 (
	.FCO(un1_dividend_cry_12_Z),
	.S(un1_dividend_cry_12_S),
	.Y(un1_dividend_cry_12_Y),
	.B(dividend_Z[12]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[12]),
	.FCI(un1_dividend_cry_11_Z)
);
defparam un1_dividend_cry_12.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_13 (
	.FCO(un1_dividend_cry_13_Z),
	.S(un1_dividend_cry_13_S),
	.Y(un1_dividend_cry_13_Y),
	.B(dividend_Z[13]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[13]),
	.FCI(un1_dividend_cry_12_Z)
);
defparam un1_dividend_cry_13.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_14 (
	.FCO(un1_dividend_cry_14_Z),
	.S(un1_dividend_cry_14_S),
	.Y(un1_dividend_cry_14_Y),
	.B(dividend_Z[14]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[14]),
	.FCI(un1_dividend_cry_13_Z)
);
defparam un1_dividend_cry_14.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_15 (
	.FCO(un1_dividend_cry_15_Z),
	.S(un1_dividend_cry_15_S),
	.Y(un1_dividend_cry_15_Y),
	.B(dividend_Z[15]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[15]),
	.FCI(un1_dividend_cry_14_Z)
);
defparam un1_dividend_cry_15.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_16 (
	.FCO(un1_dividend_cry_16_Z),
	.S(un1_dividend_cry_16_S),
	.Y(un1_dividend_cry_16_Y),
	.B(dividend_Z[16]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[16]),
	.FCI(un1_dividend_cry_15_Z)
);
defparam un1_dividend_cry_16.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_17 (
	.FCO(un1_dividend_cry_17_Z),
	.S(un1_dividend_cry_17_S),
	.Y(un1_dividend_cry_17_Y),
	.B(dividend_Z[17]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[17]),
	.FCI(un1_dividend_cry_16_Z)
);
defparam un1_dividend_cry_17.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_18 (
	.FCO(un1_dividend_cry_18_Z),
	.S(un1_dividend_cry_18_S),
	.Y(un1_dividend_cry_18_Y),
	.B(dividend_Z[18]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[18]),
	.FCI(un1_dividend_cry_17_Z)
);
defparam un1_dividend_cry_18.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_19 (
	.FCO(un1_dividend_cry_19_Z),
	.S(un1_dividend_cry_19_S),
	.Y(un1_dividend_cry_19_Y),
	.B(dividend_Z[19]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[19]),
	.FCI(un1_dividend_cry_18_Z)
);
defparam un1_dividend_cry_19.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_20 (
	.FCO(un1_dividend_cry_20_Z),
	.S(un1_dividend_cry_20_S),
	.Y(un1_dividend_cry_20_Y),
	.B(dividend_Z[20]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[20]),
	.FCI(un1_dividend_cry_19_Z)
);
defparam un1_dividend_cry_20.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_21 (
	.FCO(un1_dividend_cry_21_Z),
	.S(un1_dividend_cry_21_S),
	.Y(un1_dividend_cry_21_Y),
	.B(dividend_Z[21]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[21]),
	.FCI(un1_dividend_cry_20_Z)
);
defparam un1_dividend_cry_21.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_22 (
	.FCO(un1_dividend_cry_22_Z),
	.S(un1_dividend_cry_22_S),
	.Y(un1_dividend_cry_22_Y),
	.B(dividend_Z[22]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[22]),
	.FCI(un1_dividend_cry_21_Z)
);
defparam un1_dividend_cry_22.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_23 (
	.FCO(un1_dividend_cry_23_Z),
	.S(un1_dividend_cry_23_S),
	.Y(un1_dividend_cry_23_Y),
	.B(dividend_Z[23]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[23]),
	.FCI(un1_dividend_cry_22_Z)
);
defparam un1_dividend_cry_23.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_24 (
	.FCO(un1_dividend_cry_24_Z),
	.S(un1_dividend_cry_24_S),
	.Y(un1_dividend_cry_24_Y),
	.B(dividend_Z[24]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[24]),
	.FCI(un1_dividend_cry_23_Z)
);
defparam un1_dividend_cry_24.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_25 (
	.FCO(un1_dividend_cry_25_Z),
	.S(un1_dividend_cry_25_S),
	.Y(un1_dividend_cry_25_Y),
	.B(dividend_Z[25]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[25]),
	.FCI(un1_dividend_cry_24_Z)
);
defparam un1_dividend_cry_25.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_26 (
	.FCO(un1_dividend_cry_26_Z),
	.S(un1_dividend_cry_26_S),
	.Y(un1_dividend_cry_26_Y),
	.B(dividend_Z[26]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[26]),
	.FCI(un1_dividend_cry_25_Z)
);
defparam un1_dividend_cry_26.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_27 (
	.FCO(un1_dividend_cry_27_Z),
	.S(un1_dividend_cry_27_S),
	.Y(un1_dividend_cry_27_Y),
	.B(dividend_Z[27]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[27]),
	.FCI(un1_dividend_cry_26_Z)
);
defparam un1_dividend_cry_27.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_28 (
	.FCO(un1_dividend_cry_28_Z),
	.S(un1_dividend_cry_28_S),
	.Y(un1_dividend_cry_28_Y),
	.B(dividend_Z[28]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[28]),
	.FCI(un1_dividend_cry_27_Z)
);
defparam un1_dividend_cry_28.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_29 (
	.FCO(un1_dividend_cry_29_Z),
	.S(un1_dividend_cry_29_S),
	.Y(un1_dividend_cry_29_Y),
	.B(dividend_Z[29]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[29]),
	.FCI(un1_dividend_cry_28_Z)
);
defparam un1_dividend_cry_29.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_30 (
	.FCO(un1_dividend_cry_30_Z),
	.S(un1_dividend_cry_30_S),
	.Y(un1_dividend_cry_30_Y),
	.B(dividend_Z[30]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[30]),
	.FCI(un1_dividend_cry_29_Z)
);
defparam un1_dividend_cry_30.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_31 (
	.FCO(un1_dividend_cry_31_Z),
	.S(un1_dividend_cry_31_S),
	.Y(un1_dividend_cry_31_Y),
	.B(dividend_Z[31]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[31]),
	.FCI(un1_dividend_cry_30_Z)
);
defparam un1_dividend_cry_31.INIT=20'h5AA55;
// @31:11431
  ARI1 un1_dividend_cry_32 (
	.FCO(un1_dividend_cry_32_Z),
	.S(un1_dividend_cry_32_S),
	.Y(un1_dividend_cry_32_Y),
	.B(div_divisor_Z[32]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_31_Z)
);
defparam un1_dividend_cry_32.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_33 (
	.FCO(un1_dividend_cry_33_Z),
	.S(un1_dividend_cry_33_S),
	.Y(un1_dividend_cry_33_Y),
	.B(div_divisor_Z[33]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_32_Z)
);
defparam un1_dividend_cry_33.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_34 (
	.FCO(un1_dividend_cry_34_Z),
	.S(un1_dividend_cry_34_S),
	.Y(un1_dividend_cry_34_Y),
	.B(div_divisor_Z[34]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_33_Z)
);
defparam un1_dividend_cry_34.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_35 (
	.FCO(un1_dividend_cry_35_Z),
	.S(un1_dividend_cry_35_S),
	.Y(un1_dividend_cry_35_Y),
	.B(div_divisor_Z[35]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_34_Z)
);
defparam un1_dividend_cry_35.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_36 (
	.FCO(un1_dividend_cry_36_Z),
	.S(un1_dividend_cry_36_S),
	.Y(un1_dividend_cry_36_Y),
	.B(div_divisor_Z[36]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_35_Z)
);
defparam un1_dividend_cry_36.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_37 (
	.FCO(un1_dividend_cry_37_Z),
	.S(un1_dividend_cry_37_S),
	.Y(un1_dividend_cry_37_Y),
	.B(div_divisor_Z[37]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_36_Z)
);
defparam un1_dividend_cry_37.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_38 (
	.FCO(un1_dividend_cry_38_Z),
	.S(un1_dividend_cry_38_S),
	.Y(un1_dividend_cry_38_Y),
	.B(div_divisor_Z[38]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_37_Z)
);
defparam un1_dividend_cry_38.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_39 (
	.FCO(un1_dividend_cry_39_Z),
	.S(un1_dividend_cry_39_S),
	.Y(un1_dividend_cry_39_Y),
	.B(div_divisor_Z[39]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_38_Z)
);
defparam un1_dividend_cry_39.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_40 (
	.FCO(un1_dividend_cry_40_Z),
	.S(un1_dividend_cry_40_S),
	.Y(un1_dividend_cry_40_Y),
	.B(div_divisor_Z[40]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_39_Z)
);
defparam un1_dividend_cry_40.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_41 (
	.FCO(un1_dividend_cry_41_Z),
	.S(un1_dividend_cry_41_S),
	.Y(un1_dividend_cry_41_Y),
	.B(div_divisor_Z[41]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_40_Z)
);
defparam un1_dividend_cry_41.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_42 (
	.FCO(un1_dividend_cry_42_Z),
	.S(un1_dividend_cry_42_S),
	.Y(un1_dividend_cry_42_Y),
	.B(div_divisor_Z[42]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_41_Z)
);
defparam un1_dividend_cry_42.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_43 (
	.FCO(un1_dividend_cry_43_Z),
	.S(un1_dividend_cry_43_S),
	.Y(un1_dividend_cry_43_Y),
	.B(div_divisor_Z[43]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_42_Z)
);
defparam un1_dividend_cry_43.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_44 (
	.FCO(un1_dividend_cry_44_Z),
	.S(un1_dividend_cry_44_S),
	.Y(un1_dividend_cry_44_Y),
	.B(div_divisor_Z[44]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_43_Z)
);
defparam un1_dividend_cry_44.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_45 (
	.FCO(un1_dividend_cry_45_Z),
	.S(un1_dividend_cry_45_S),
	.Y(un1_dividend_cry_45_Y),
	.B(div_divisor_Z[45]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_44_Z)
);
defparam un1_dividend_cry_45.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_46 (
	.FCO(un1_dividend_cry_46_Z),
	.S(un1_dividend_cry_46_S),
	.Y(un1_dividend_cry_46_Y),
	.B(div_divisor_Z[46]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_45_Z)
);
defparam un1_dividend_cry_46.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_47 (
	.FCO(un1_dividend_cry_47_Z),
	.S(un1_dividend_cry_47_S),
	.Y(un1_dividend_cry_47_Y),
	.B(div_divisor_Z[47]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_46_Z)
);
defparam un1_dividend_cry_47.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_48 (
	.FCO(un1_dividend_cry_48_Z),
	.S(un1_dividend_cry_48_S),
	.Y(un1_dividend_cry_48_Y),
	.B(div_divisor_Z[48]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_47_Z)
);
defparam un1_dividend_cry_48.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_49 (
	.FCO(un1_dividend_cry_49_Z),
	.S(un1_dividend_cry_49_S),
	.Y(un1_dividend_cry_49_Y),
	.B(div_divisor_Z[49]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_48_Z)
);
defparam un1_dividend_cry_49.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_50 (
	.FCO(un1_dividend_cry_50_Z),
	.S(un1_dividend_cry_50_S),
	.Y(un1_dividend_cry_50_Y),
	.B(div_divisor_Z[50]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_49_Z)
);
defparam un1_dividend_cry_50.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_51 (
	.FCO(un1_dividend_cry_51_Z),
	.S(un1_dividend_cry_51_S),
	.Y(un1_dividend_cry_51_Y),
	.B(div_divisor_Z[51]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_50_Z)
);
defparam un1_dividend_cry_51.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_52 (
	.FCO(un1_dividend_cry_52_Z),
	.S(un1_dividend_cry_52_S),
	.Y(un1_dividend_cry_52_Y),
	.B(div_divisor_Z[52]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_51_Z)
);
defparam un1_dividend_cry_52.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_53 (
	.FCO(un1_dividend_cry_53_Z),
	.S(un1_dividend_cry_53_S),
	.Y(un1_dividend_cry_53_Y),
	.B(div_divisor_Z[53]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_52_Z)
);
defparam un1_dividend_cry_53.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_54 (
	.FCO(un1_dividend_cry_54_Z),
	.S(un1_dividend_cry_54_S),
	.Y(un1_dividend_cry_54_Y),
	.B(div_divisor_Z[54]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_53_Z)
);
defparam un1_dividend_cry_54.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_55 (
	.FCO(un1_dividend_cry_55_Z),
	.S(un1_dividend_cry_55_S),
	.Y(un1_dividend_cry_55_Y),
	.B(div_divisor_Z[55]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_54_Z)
);
defparam un1_dividend_cry_55.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_56 (
	.FCO(un1_dividend_cry_56_Z),
	.S(un1_dividend_cry_56_S),
	.Y(un1_dividend_cry_56_Y),
	.B(div_divisor_Z[56]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_55_Z)
);
defparam un1_dividend_cry_56.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_57 (
	.FCO(un1_dividend_cry_57_Z),
	.S(un1_dividend_cry_57_S),
	.Y(un1_dividend_cry_57_Y),
	.B(div_divisor_Z[57]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_56_Z)
);
defparam un1_dividend_cry_57.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_58 (
	.FCO(un1_dividend_cry_58_Z),
	.S(un1_dividend_cry_58_S),
	.Y(un1_dividend_cry_58_Y),
	.B(div_divisor_Z[58]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_57_Z)
);
defparam un1_dividend_cry_58.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_59 (
	.FCO(un1_dividend_cry_59_Z),
	.S(un1_dividend_cry_59_S),
	.Y(un1_dividend_cry_59_Y),
	.B(div_divisor_Z[59]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_58_Z)
);
defparam un1_dividend_cry_59.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_60 (
	.FCO(un1_dividend_cry_60_Z),
	.S(un1_dividend_cry_60_S),
	.Y(un1_dividend_cry_60_Y),
	.B(div_divisor_Z[60]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_59_Z)
);
defparam un1_dividend_cry_60.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_61 (
	.FCO(un1_dividend_cry_61_Z),
	.S(un1_dividend_cry_61_S),
	.Y(un1_dividend_cry_61_Y),
	.B(div_divisor_Z[61]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_60_Z)
);
defparam un1_dividend_cry_61.INIT=20'h65500;
// @31:11431
  ARI1 un1_dividend_cry_62 (
	.FCO(un1_dividend_cry_62_Z),
	.S(un1_dividend_cry_62_S),
	.Y(un1_dividend_cry_62_Y),
	.B(div_divisor_Z[62]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_61_Z)
);
defparam un1_dividend_cry_62.INIT=20'h65500;
// @31:11147
  ARI1 un128_exu_alu_result_cry_0 (
	.FCO(un128_exu_alu_result_cry_0_Z),
	.S(un128_exu_alu_result_cry_0_S),
	.Y(un128_exu_alu_result_cry_0_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[0]),
	.D(exu_operand_pc[0]),
	.A(exu_alu_operand1[0]),
	.FCI(GND)
);
defparam un128_exu_alu_result_cry_0.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_1 (
	.FCO(un128_exu_alu_result_cry_1_Z),
	.S(un128_exu_alu_result_cry_1_S),
	.Y(un128_exu_alu_result_cry_1_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[1]),
	.D(exu_operand_pc[1]),
	.A(exu_alu_operand1[1]),
	.FCI(un128_exu_alu_result_cry_0_Z)
);
defparam un128_exu_alu_result_cry_1.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_2 (
	.FCO(un128_exu_alu_result_cry_2_Z),
	.S(un128_exu_alu_result_cry_2_S),
	.Y(un128_exu_alu_result_cry_2_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[2]),
	.D(exu_operand_pc[2]),
	.A(exu_alu_operand1[2]),
	.FCI(un128_exu_alu_result_cry_1_Z)
);
defparam un128_exu_alu_result_cry_2.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_3 (
	.FCO(un128_exu_alu_result_cry_3_Z),
	.S(un128_exu_alu_result_cry_3_S),
	.Y(un128_exu_alu_result_cry_3_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[3]),
	.D(exu_operand_pc[3]),
	.A(exu_alu_operand1[3]),
	.FCI(un128_exu_alu_result_cry_2_Z)
);
defparam un128_exu_alu_result_cry_3.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_4 (
	.FCO(un128_exu_alu_result_cry_4_Z),
	.S(un128_exu_alu_result_cry_4_S),
	.Y(un128_exu_alu_result_cry_4_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[4]),
	.D(exu_operand_pc[4]),
	.A(exu_alu_operand1[4]),
	.FCI(un128_exu_alu_result_cry_3_Z)
);
defparam un128_exu_alu_result_cry_4.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_5 (
	.FCO(un128_exu_alu_result_cry_5_Z),
	.S(un128_exu_alu_result_cry_5_S),
	.Y(un128_exu_alu_result_cry_5_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[5]),
	.D(exu_operand_pc[5]),
	.A(exu_alu_operand1[5]),
	.FCI(un128_exu_alu_result_cry_4_Z)
);
defparam un128_exu_alu_result_cry_5.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_6 (
	.FCO(un128_exu_alu_result_cry_6_Z),
	.S(un128_exu_alu_result_cry_6_S),
	.Y(un128_exu_alu_result_cry_6_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[6]),
	.D(exu_operand_pc[6]),
	.A(exu_alu_operand1[6]),
	.FCI(un128_exu_alu_result_cry_5_Z)
);
defparam un128_exu_alu_result_cry_6.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_7 (
	.FCO(un128_exu_alu_result_cry_7_Z),
	.S(un128_exu_alu_result_cry_7_S),
	.Y(un128_exu_alu_result_cry_7_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[7]),
	.D(exu_operand_pc[7]),
	.A(exu_alu_operand1[7]),
	.FCI(un128_exu_alu_result_cry_6_Z)
);
defparam un128_exu_alu_result_cry_7.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_8 (
	.FCO(un128_exu_alu_result_cry_8_Z),
	.S(un128_exu_alu_result_cry_8_S),
	.Y(un128_exu_alu_result_cry_8_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[8]),
	.D(exu_operand_pc[8]),
	.A(exu_alu_operand1[8]),
	.FCI(un128_exu_alu_result_cry_7_Z)
);
defparam un128_exu_alu_result_cry_8.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_9 (
	.FCO(un128_exu_alu_result_cry_9_Z),
	.S(un128_exu_alu_result_cry_9_S),
	.Y(un128_exu_alu_result_cry_9_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[9]),
	.D(exu_operand_pc[9]),
	.A(exu_alu_operand1[9]),
	.FCI(un128_exu_alu_result_cry_8_Z)
);
defparam un128_exu_alu_result_cry_9.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_10 (
	.FCO(un128_exu_alu_result_cry_10_Z),
	.S(un128_exu_alu_result_cry_10_S),
	.Y(un128_exu_alu_result_cry_10_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[10]),
	.D(exu_operand_pc[10]),
	.A(exu_alu_operand1[10]),
	.FCI(un128_exu_alu_result_cry_9_Z)
);
defparam un128_exu_alu_result_cry_10.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_11 (
	.FCO(un128_exu_alu_result_cry_11_Z),
	.S(un128_exu_alu_result_cry_11_S),
	.Y(un128_exu_alu_result_cry_11_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[11]),
	.D(exu_operand_pc[11]),
	.A(exu_alu_operand1[11]),
	.FCI(un128_exu_alu_result_cry_10_Z)
);
defparam un128_exu_alu_result_cry_11.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_12 (
	.FCO(un128_exu_alu_result_cry_12_Z),
	.S(un128_exu_alu_result_cry_12_S),
	.Y(un128_exu_alu_result_cry_12_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[12]),
	.D(exu_operand_pc[12]),
	.A(exu_alu_operand1[12]),
	.FCI(un128_exu_alu_result_cry_11_Z)
);
defparam un128_exu_alu_result_cry_12.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_13 (
	.FCO(un128_exu_alu_result_cry_13_Z),
	.S(un128_exu_alu_result_cry_13_S),
	.Y(un128_exu_alu_result_cry_13_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[13]),
	.D(exu_operand_pc[13]),
	.A(exu_alu_operand1[13]),
	.FCI(un128_exu_alu_result_cry_12_Z)
);
defparam un128_exu_alu_result_cry_13.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_14 (
	.FCO(un128_exu_alu_result_cry_14_Z),
	.S(un128_exu_alu_result_cry_14_S),
	.Y(un128_exu_alu_result_cry_14_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[14]),
	.D(exu_operand_pc[14]),
	.A(exu_alu_operand1[14]),
	.FCI(un128_exu_alu_result_cry_13_Z)
);
defparam un128_exu_alu_result_cry_14.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_15 (
	.FCO(un128_exu_alu_result_cry_15_Z),
	.S(un128_exu_alu_result_cry_15_S),
	.Y(un128_exu_alu_result_cry_15_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[15]),
	.D(exu_operand_pc[15]),
	.A(exu_alu_operand1[15]),
	.FCI(un128_exu_alu_result_cry_14_Z)
);
defparam un128_exu_alu_result_cry_15.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_16 (
	.FCO(un128_exu_alu_result_cry_16_Z),
	.S(un128_exu_alu_result_cry_16_S),
	.Y(un128_exu_alu_result_cry_16_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[16]),
	.D(exu_operand_pc[16]),
	.A(exu_alu_operand1[16]),
	.FCI(un128_exu_alu_result_cry_15_Z)
);
defparam un128_exu_alu_result_cry_16.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_17 (
	.FCO(un128_exu_alu_result_cry_17_Z),
	.S(un128_exu_alu_result_cry_17_S),
	.Y(un128_exu_alu_result_cry_17_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[17]),
	.D(exu_operand_pc[17]),
	.A(exu_alu_operand1[17]),
	.FCI(un128_exu_alu_result_cry_16_Z)
);
defparam un128_exu_alu_result_cry_17.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_18 (
	.FCO(un128_exu_alu_result_cry_18_Z),
	.S(un128_exu_alu_result_cry_18_S),
	.Y(un128_exu_alu_result_cry_18_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[18]),
	.D(exu_operand_pc[18]),
	.A(exu_alu_operand1[18]),
	.FCI(un128_exu_alu_result_cry_17_Z)
);
defparam un128_exu_alu_result_cry_18.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_19 (
	.FCO(un128_exu_alu_result_cry_19_Z),
	.S(un128_exu_alu_result_cry_19_S),
	.Y(un128_exu_alu_result_cry_19_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[19]),
	.D(exu_operand_pc[19]),
	.A(exu_alu_operand1[19]),
	.FCI(un128_exu_alu_result_cry_18_Z)
);
defparam un128_exu_alu_result_cry_19.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_20 (
	.FCO(un128_exu_alu_result_cry_20_Z),
	.S(un128_exu_alu_result_cry_20_S),
	.Y(un128_exu_alu_result_cry_20_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[20]),
	.D(exu_operand_pc[20]),
	.A(exu_alu_operand1[20]),
	.FCI(un128_exu_alu_result_cry_19_Z)
);
defparam un128_exu_alu_result_cry_20.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_21 (
	.FCO(un128_exu_alu_result_cry_21_Z),
	.S(un128_exu_alu_result_cry_21_S),
	.Y(un128_exu_alu_result_cry_21_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[21]),
	.D(exu_operand_pc[21]),
	.A(exu_alu_operand1[21]),
	.FCI(un128_exu_alu_result_cry_20_Z)
);
defparam un128_exu_alu_result_cry_21.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_22 (
	.FCO(un128_exu_alu_result_cry_22_Z),
	.S(un128_exu_alu_result_cry_22_S),
	.Y(un128_exu_alu_result_cry_22_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[22]),
	.D(exu_operand_pc[22]),
	.A(exu_alu_operand1[22]),
	.FCI(un128_exu_alu_result_cry_21_Z)
);
defparam un128_exu_alu_result_cry_22.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_23 (
	.FCO(un128_exu_alu_result_cry_23_Z),
	.S(un128_exu_alu_result_cry_23_S),
	.Y(un128_exu_alu_result_cry_23_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[23]),
	.D(exu_operand_pc[23]),
	.A(exu_alu_operand1[23]),
	.FCI(un128_exu_alu_result_cry_22_Z)
);
defparam un128_exu_alu_result_cry_23.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_24 (
	.FCO(un128_exu_alu_result_cry_24_Z),
	.S(un128_exu_alu_result_cry_24_S),
	.Y(un128_exu_alu_result_cry_24_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[24]),
	.D(exu_operand_pc[24]),
	.A(exu_alu_operand1[24]),
	.FCI(un128_exu_alu_result_cry_23_Z)
);
defparam un128_exu_alu_result_cry_24.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_25 (
	.FCO(un128_exu_alu_result_cry_25_Z),
	.S(un128_exu_alu_result_cry_25_S),
	.Y(un128_exu_alu_result_cry_25_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[25]),
	.D(exu_operand_pc[25]),
	.A(exu_alu_operand1[25]),
	.FCI(un128_exu_alu_result_cry_24_Z)
);
defparam un128_exu_alu_result_cry_25.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_26 (
	.FCO(un128_exu_alu_result_cry_26_Z),
	.S(un128_exu_alu_result_cry_26_S),
	.Y(un128_exu_alu_result_cry_26_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[26]),
	.D(exu_operand_pc[26]),
	.A(exu_alu_operand1[26]),
	.FCI(un128_exu_alu_result_cry_25_Z)
);
defparam un128_exu_alu_result_cry_26.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_27 (
	.FCO(un128_exu_alu_result_cry_27_Z),
	.S(un128_exu_alu_result_cry_27_S),
	.Y(un128_exu_alu_result_cry_27_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[27]),
	.D(exu_operand_pc[27]),
	.A(exu_alu_operand1[27]),
	.FCI(un128_exu_alu_result_cry_26_Z)
);
defparam un128_exu_alu_result_cry_27.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_28 (
	.FCO(un128_exu_alu_result_cry_28_Z),
	.S(un128_exu_alu_result_cry_28_S),
	.Y(un128_exu_alu_result_cry_28_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[28]),
	.D(exu_operand_pc[28]),
	.A(exu_alu_operand1[28]),
	.FCI(un128_exu_alu_result_cry_27_Z)
);
defparam un128_exu_alu_result_cry_28.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_29 (
	.FCO(un128_exu_alu_result_cry_29_Z),
	.S(un128_exu_alu_result_cry_29_S),
	.Y(un128_exu_alu_result_cry_29_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[29]),
	.D(exu_operand_pc[29]),
	.A(exu_alu_operand1[29]),
	.FCI(un128_exu_alu_result_cry_28_Z)
);
defparam un128_exu_alu_result_cry_29.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_30 (
	.FCO(un128_exu_alu_result_cry_30_Z),
	.S(un128_exu_alu_result_cry_30_S),
	.Y(un128_exu_alu_result_cry_30_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[30]),
	.D(exu_operand_pc[30]),
	.A(exu_alu_operand1[30]),
	.FCI(un128_exu_alu_result_cry_29_Z)
);
defparam un128_exu_alu_result_cry_30.INIT=20'h5E41B;
// @31:11147
  ARI1 un128_exu_alu_result_cry_31 (
	.FCO(un128_exu_alu_result_i),
	.S(un128_exu_alu_result_cry_31_S),
	.Y(un128_exu_alu_result_cry_31_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[31]),
	.D(exu_operand_pc[31]),
	.A(exu_alu_operand1_i[31]),
	.FCI(un128_exu_alu_result_cry_30_Z)
);
defparam un128_exu_alu_result_cry_31.INIT=20'h51BE4;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_1 (
	.FCO(un152_exu_alu_result_0_data_tmp[0]),
	.S(un152_exu_alu_result_0_I_1_S),
	.Y(un152_exu_alu_result_0_I_1_Y),
	.B(exu_alu_operand0[0]),
	.C(exu_alu_operand0[1]),
	.D(exu_alu_operand1[0]),
	.A(exu_alu_operand1[1]),
	.FCI(GND)
);
defparam un152_exu_alu_result_0_I_1.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_8 (
	.FCO(un152_exu_alu_result_0_data_tmp[1]),
	.S(un152_exu_alu_result_0_I_8_S),
	.Y(un152_exu_alu_result_0_I_8_Y),
	.B(exu_alu_operand0[2]),
	.C(exu_alu_operand0[3]),
	.D(exu_alu_operand1[2]),
	.A(exu_alu_operand1[3]),
	.FCI(un152_exu_alu_result_0_data_tmp[0])
);
defparam un152_exu_alu_result_0_I_8.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_13 (
	.FCO(un152_exu_alu_result_0_data_tmp[2]),
	.S(un152_exu_alu_result_0_I_13_S),
	.Y(un152_exu_alu_result_0_I_13_Y),
	.B(exu_alu_operand0[4]),
	.C(exu_alu_operand0[5]),
	.D(exu_alu_operand1[4]),
	.A(exu_alu_operand1[5]),
	.FCI(un152_exu_alu_result_0_data_tmp[1])
);
defparam un152_exu_alu_result_0_I_13.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_43 (
	.FCO(un152_exu_alu_result_0_data_tmp[3]),
	.S(un152_exu_alu_result_0_I_43_S),
	.Y(un152_exu_alu_result_0_I_43_Y),
	.B(exu_alu_operand0[6]),
	.C(exu_alu_operand0[7]),
	.D(exu_alu_operand1[6]),
	.A(exu_alu_operand1[7]),
	.FCI(un152_exu_alu_result_0_data_tmp[2])
);
defparam un152_exu_alu_result_0_I_43.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_63 (
	.FCO(un152_exu_alu_result_0_data_tmp[4]),
	.S(un152_exu_alu_result_0_I_63_S),
	.Y(un152_exu_alu_result_0_I_63_Y),
	.B(exu_alu_operand0[8]),
	.C(exu_alu_operand0[9]),
	.D(exu_alu_operand1[8]),
	.A(exu_alu_operand1[9]),
	.FCI(un152_exu_alu_result_0_data_tmp[3])
);
defparam un152_exu_alu_result_0_I_63.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_28 (
	.FCO(un152_exu_alu_result_0_data_tmp[5]),
	.S(un152_exu_alu_result_0_I_28_S),
	.Y(un152_exu_alu_result_0_I_28_Y),
	.B(exu_alu_operand0[10]),
	.C(exu_alu_operand0[11]),
	.D(exu_alu_operand1[10]),
	.A(exu_alu_operand1[11]),
	.FCI(un152_exu_alu_result_0_data_tmp[4])
);
defparam un152_exu_alu_result_0_I_28.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_33 (
	.FCO(un152_exu_alu_result_0_data_tmp[6]),
	.S(un152_exu_alu_result_0_I_33_S),
	.Y(un152_exu_alu_result_0_I_33_Y),
	.B(exu_alu_operand0[12]),
	.C(exu_alu_operand0[13]),
	.D(exu_alu_operand1[12]),
	.A(exu_alu_operand1[13]),
	.FCI(un152_exu_alu_result_0_data_tmp[5])
);
defparam un152_exu_alu_result_0_I_33.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_23 (
	.FCO(un152_exu_alu_result_0_data_tmp[7]),
	.S(un152_exu_alu_result_0_I_23_S),
	.Y(un152_exu_alu_result_0_I_23_Y),
	.B(exu_alu_operand0[14]),
	.C(exu_alu_operand0[15]),
	.D(exu_alu_operand1[14]),
	.A(exu_alu_operand1[15]),
	.FCI(un152_exu_alu_result_0_data_tmp[6])
);
defparam un152_exu_alu_result_0_I_23.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_78 (
	.FCO(un152_exu_alu_result_0_data_tmp[8]),
	.S(un152_exu_alu_result_0_I_78_S),
	.Y(un152_exu_alu_result_0_I_78_Y),
	.B(exu_alu_operand0[16]),
	.C(exu_alu_operand0[17]),
	.D(exu_alu_operand1[16]),
	.A(exu_alu_operand1[17]),
	.FCI(un152_exu_alu_result_0_data_tmp[7])
);
defparam un152_exu_alu_result_0_I_78.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_48 (
	.FCO(un152_exu_alu_result_0_data_tmp[9]),
	.S(un152_exu_alu_result_0_I_48_S),
	.Y(un152_exu_alu_result_0_I_48_Y),
	.B(exu_alu_operand0[18]),
	.C(exu_alu_operand0[19]),
	.D(exu_alu_operand1[18]),
	.A(exu_alu_operand1[19]),
	.FCI(un152_exu_alu_result_0_data_tmp[8])
);
defparam un152_exu_alu_result_0_I_48.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_53 (
	.FCO(un152_exu_alu_result_0_data_tmp[10]),
	.S(un152_exu_alu_result_0_I_53_S),
	.Y(un152_exu_alu_result_0_I_53_Y),
	.B(exu_alu_operand0[20]),
	.C(exu_alu_operand0[21]),
	.D(exu_alu_operand1[20]),
	.A(exu_alu_operand1[21]),
	.FCI(un152_exu_alu_result_0_data_tmp[9])
);
defparam un152_exu_alu_result_0_I_53.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_18 (
	.FCO(un152_exu_alu_result_0_data_tmp[11]),
	.S(un152_exu_alu_result_0_I_18_S),
	.Y(un152_exu_alu_result_0_I_18_Y),
	.B(exu_alu_operand0[22]),
	.C(exu_alu_operand0[23]),
	.D(exu_alu_operand1[22]),
	.A(exu_alu_operand1[23]),
	.FCI(un152_exu_alu_result_0_data_tmp[10])
);
defparam un152_exu_alu_result_0_I_18.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_58 (
	.FCO(un152_exu_alu_result_0_data_tmp[12]),
	.S(un152_exu_alu_result_0_I_58_S),
	.Y(un152_exu_alu_result_0_I_58_Y),
	.B(exu_alu_operand0[24]),
	.C(exu_alu_operand0[25]),
	.D(exu_alu_operand1[24]),
	.A(exu_alu_operand1[25]),
	.FCI(un152_exu_alu_result_0_data_tmp[11])
);
defparam un152_exu_alu_result_0_I_58.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_68 (
	.FCO(un152_exu_alu_result_0_data_tmp[13]),
	.S(un152_exu_alu_result_0_I_68_S),
	.Y(un152_exu_alu_result_0_I_68_Y),
	.B(exu_alu_operand0[26]),
	.C(exu_alu_operand0[27]),
	.D(exu_alu_operand1[26]),
	.A(exu_alu_operand1[27]),
	.FCI(un152_exu_alu_result_0_data_tmp[12])
);
defparam un152_exu_alu_result_0_I_68.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_73 (
	.FCO(un152_exu_alu_result_0_data_tmp[14]),
	.S(un152_exu_alu_result_0_I_73_S),
	.Y(un152_exu_alu_result_0_I_73_Y),
	.B(exu_alu_operand0[28]),
	.C(exu_alu_operand0[29]),
	.D(exu_alu_operand1[28]),
	.A(exu_alu_operand1[29]),
	.FCI(un152_exu_alu_result_0_data_tmp[13])
);
defparam un152_exu_alu_result_0_I_73.INIT=20'h68421;
// @31:11165
  ARI1 un152_exu_alu_result_0_I_38 (
	.FCO(un152_exu_alu_result_0_data_tmp[15]),
	.S(un152_exu_alu_result_0_I_38_S),
	.Y(un152_exu_alu_result_0_I_38_Y),
	.B(exu_alu_operand0[30]),
	.C(exu_alu_operand0[31]),
	.D(exu_alu_operand1[30]),
	.A(exu_alu_operand1[31]),
	.FCI(un152_exu_alu_result_0_data_tmp[14])
);
defparam un152_exu_alu_result_0_I_38.INIT=20'h68421;
// @31:11446
  ARI1 mul_div_cnt_s_687 (
	.FCO(mul_div_cnt_s_687_FCO),
	.S(mul_div_cnt_s_687_S),
	.Y(mul_div_cnt_s_687_Y),
	.B(mul_div_cnt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mul_div_cnt_s_687.INIT=20'h4AA00;
// @31:11446
  ARI1 \mul_div_cnt_cry[1]  (
	.FCO(mul_div_cnt_cry_Z[1]),
	.S(mul_div_cnt_s[1]),
	.Y(mul_div_cnt_cry_Y[1]),
	.B(mul_div_cnt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mul_div_cnt_s_687_FCO)
);
defparam \mul_div_cnt_cry[1] .INIT=20'h4AA00;
// @31:11446
  ARI1 \mul_div_cnt_cry[2]  (
	.FCO(mul_div_cnt_cry_Z[2]),
	.S(mul_div_cnt_s[2]),
	.Y(mul_div_cnt_cry_Y[2]),
	.B(mul_div_cnt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mul_div_cnt_cry_Z[1])
);
defparam \mul_div_cnt_cry[2] .INIT=20'h4AA00;
// @31:11446
  ARI1 \mul_div_cnt_cry[3]  (
	.FCO(mul_div_cnt_cry_Z[3]),
	.S(mul_div_cnt_s[3]),
	.Y(mul_div_cnt_cry_Y[3]),
	.B(mul_div_cnt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mul_div_cnt_cry_Z[2])
);
defparam \mul_div_cnt_cry[3] .INIT=20'h4AA00;
// @31:11446
  ARI1 \mul_div_cnt_s[5]  (
	.FCO(mul_div_cnt_s_FCO[5]),
	.S(mul_div_cnt_s_Z[5]),
	.Y(mul_div_cnt_s_Y[5]),
	.B(mul_div_cnt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mul_div_cnt_cry_Z[4])
);
defparam \mul_div_cnt_s[5] .INIT=20'h4AA00;
// @31:11446
  ARI1 \mul_div_cnt_cry[4]  (
	.FCO(mul_div_cnt_cry_Z[4]),
	.S(mul_div_cnt_s[4]),
	.Y(mul_div_cnt_cry_Y[4]),
	.B(mul_div_cnt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mul_div_cnt_cry_Z[3])
);
defparam \mul_div_cnt_cry[4] .INIT=20'h4AA00;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux_0[10]  (
	.FCO(lsu_align_result_95_1_0_0_co1[10]),
	.S(lsu_align_result_95_1_0_wmux_0_S[10]),
	.Y(lsu_align_result_95_1_0_wmux_0_Y[10]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_92_Z[2]),
	.D(exu_shifter_operand[31]),
	.A(lsu_align_result_95_1_0_0_y0[10]),
	.FCI(lsu_align_result_95_1_0_0_co0[10])
);
defparam \lsu_align_result_95_1_0_wmux_0[10] .INIT=20'h0F588;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_0_wmux[10]  (
	.FCO(lsu_align_result_95_1_0_0_co0[10]),
	.S(lsu_align_result_95_1_0_0_wmux_S[10]),
	.Y(lsu_align_result_95_1_0_0_y0[10]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_46_Z[2]),
	.D(lsu_align_result_54_Z[2]),
	.A(exu_shifter_places[3]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_1_0_0_wmux[10] .INIT=20'h0FA44;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux_0[9]  (
	.FCO(lsu_align_result_95_1_0_0_co1[9]),
	.S(lsu_align_result_95_1_0_wmux_0_S[9]),
	.Y(lsu_align_result_95_1_0_wmux_0_Y[9]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_85_Z[9]),
	.D(exu_shifter_operand[31]),
	.A(lsu_align_result_95_1_0_0_y0[9]),
	.FCI(lsu_align_result_95_1_0_0_co0[9])
);
defparam \lsu_align_result_95_1_0_wmux_0[9] .INIT=20'h0F588;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_0_wmux[9]  (
	.FCO(lsu_align_result_95_1_0_0_co0[9]),
	.S(lsu_align_result_95_1_0_0_wmux_S[9]),
	.Y(lsu_align_result_95_1_0_0_y0[9]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_39_Z[9]),
	.D(lsu_align_result_46_Z[9]),
	.A(exu_shifter_places[3]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_1_0_0_wmux[9] .INIT=20'h0FA44;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux_0[8]  (
	.FCO(lsu_align_result_95_1_0_0_co1[8]),
	.S(lsu_align_result_95_1_0_wmux_0_S[8]),
	.Y(lsu_align_result_95_1_0_wmux_0_Y[8]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_54_Z[8]),
	.D(exu_shifter_operand[31]),
	.A(lsu_align_result_95_1_0_0_y0[8]),
	.FCI(lsu_align_result_95_1_0_0_co0[8])
);
defparam \lsu_align_result_95_1_0_wmux_0[8] .INIT=20'h0F588;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_0_wmux[8]  (
	.FCO(lsu_align_result_95_1_0_0_co0[8]),
	.S(lsu_align_result_95_1_0_0_wmux_S[8]),
	.Y(lsu_align_result_95_1_0_0_y0[8]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_39_Z[8]),
	.D(lsu_align_result_46_Z[8]),
	.A(exu_shifter_places[3]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_1_0_0_wmux[8] .INIT=20'h0FA44;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux_0[15]  (
	.FCO(lsu_align_result_95_1_0_co1[15]),
	.S(lsu_align_result_95_1_0_wmux_0_S[15]),
	.Y(lsu_align_result_95_1_0_wmux_0_Y[15]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47[15]),
	.D(exu_shifter_operand[31]),
	.A(lsu_align_result_95_1_0_y0[15]),
	.FCI(lsu_align_result_95_1_0_co0[15])
);
defparam \lsu_align_result_95_1_0_wmux_0[15] .INIT=20'h0F588;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux[15]  (
	.FCO(lsu_align_result_95_1_0_co0[15]),
	.S(lsu_align_result_95_1_0_wmux_S[15]),
	.Y(lsu_align_result_95_1_0_y0[15]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47[15]),
	.D(lsu_align_result_47[31]),
	.A(exu_shifter_places[4]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_1_0_wmux[15] .INIT=20'h0FA44;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux_0[4]  (
	.FCO(lsu_align_result_95_1_0_co1[4]),
	.S(lsu_align_result_95_1_0_wmux_0_S[4]),
	.Y(lsu_align_result_95_1_0_wmux_0_Y[4]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47_Z[4]),
	.D(lsu_align_result_93[4]),
	.A(lsu_align_result_95_1_0_y0[4]),
	.FCI(lsu_align_result_95_1_0_co0[4])
);
defparam \lsu_align_result_95_1_0_wmux_0[4] .INIT=20'h0F588;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux[4]  (
	.FCO(lsu_align_result_95_1_0_co0[4]),
	.S(lsu_align_result_95_1_0_wmux_S[4]),
	.Y(lsu_align_result_95_1_0_y0[4]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47_Z[4]),
	.D(lsu_align_result_62_Z[4]),
	.A(exu_shifter_places[4]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_1_0_wmux[4] .INIT=20'h0FA44;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux_0[5]  (
	.FCO(lsu_align_result_95_1_0_co1[5]),
	.S(lsu_align_result_95_1_0_wmux_0_S[5]),
	.Y(lsu_align_result_95_1_0_wmux_0_Y[5]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47_Z[5]),
	.D(lsu_align_result_93[5]),
	.A(lsu_align_result_95_1_0_y0[5]),
	.FCI(lsu_align_result_95_1_0_co0[5])
);
defparam \lsu_align_result_95_1_0_wmux_0[5] .INIT=20'h0F588;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux[5]  (
	.FCO(lsu_align_result_95_1_0_co0[5]),
	.S(lsu_align_result_95_1_0_wmux_S[5]),
	.Y(lsu_align_result_95_1_0_y0[5]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47_Z[5]),
	.D(lsu_align_result_62[5]),
	.A(exu_shifter_places[4]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_1_0_wmux[5] .INIT=20'h0FA44;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux_0[6]  (
	.FCO(lsu_align_result_95_1_0_co1[6]),
	.S(lsu_align_result_95_1_0_wmux_0_S[6]),
	.Y(lsu_align_result_95_1_0_wmux_0_Y[6]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47_Z[6]),
	.D(lsu_align_result_93_Z[6]),
	.A(lsu_align_result_95_1_0_y0[6]),
	.FCI(lsu_align_result_95_1_0_co0[6])
);
defparam \lsu_align_result_95_1_0_wmux_0[6] .INIT=20'h0F588;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux[6]  (
	.FCO(lsu_align_result_95_1_0_co0[6]),
	.S(lsu_align_result_95_1_0_wmux_S[6]),
	.Y(lsu_align_result_95_1_0_y0[6]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47_Z[6]),
	.D(lsu_align_result_62_Z[6]),
	.A(exu_shifter_places[4]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_1_0_wmux[6] .INIT=20'h0FA44;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux_0[3]  (
	.FCO(lsu_align_result_95_1_0_co1[3]),
	.S(lsu_align_result_95_1_0_wmux_0_S[3]),
	.Y(lsu_align_result_95_1_0_wmux_0_Y[3]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47_Z[3]),
	.D(lsu_align_result_93_Z[3]),
	.A(lsu_align_result_95_1_0_y0[3]),
	.FCI(lsu_align_result_95_1_0_co0[3])
);
defparam \lsu_align_result_95_1_0_wmux_0[3] .INIT=20'h0F588;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux[3]  (
	.FCO(lsu_align_result_95_1_0_co0[3]),
	.S(lsu_align_result_95_1_0_wmux_S[3]),
	.Y(lsu_align_result_95_1_0_y0[3]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47_Z[3]),
	.D(lsu_align_result_62_Z[3]),
	.A(exu_shifter_places[4]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_1_0_wmux[3] .INIT=20'h0FA44;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux_0[2]  (
	.FCO(lsu_align_result_95_1_0_co1[2]),
	.S(lsu_align_result_95_1_0_wmux_0_S[2]),
	.Y(lsu_align_result_95_1_0_wmux_0_Y[2]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47_Z[2]),
	.D(lsu_align_result_93_Z[2]),
	.A(lsu_align_result_95_1_0_y0[2]),
	.FCI(lsu_align_result_95_1_0_co0[2])
);
defparam \lsu_align_result_95_1_0_wmux_0[2] .INIT=20'h0F588;
// @31:11244
  ARI1 \lsu_align_result_95_1_0_wmux[2]  (
	.FCO(lsu_align_result_95_1_0_co0[2]),
	.S(lsu_align_result_95_1_0_wmux_S[2]),
	.Y(lsu_align_result_95_1_0_y0[2]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_47_Z[2]),
	.D(lsu_align_result_62_Z[2]),
	.A(exu_shifter_places[4]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_1_0_wmux[2] .INIT=20'h0FA44;
// @31:11244
  CFG4 \lsu_align_result_95_2[8]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_54_Z[8]),
	.D(lsu_align_result_95_1_Z[8]),
	.Y(lsu_align_result_95_2_Z[8])
);
defparam \lsu_align_result_95_2[8] .INIT=16'h7340;
// @31:11244
  CFG4 \lsu_align_result_95_1[24]  (
	.A(lsu_align_result_54_Z[8]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_places[3]),
	.D(exu_shifter_places[4]),
	.Y(N_3224_1)
);
defparam \lsu_align_result_95_1[24] .INIT=16'h0002;
// @31:11244
  CFG4 \lsu_align_result_95_1_0[7]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(N_1639),
	.D(N_1671_1),
	.Y(lsu_align_result_95_1_0_Z[7])
);
defparam \lsu_align_result_95_1_0[7] .INIT=16'hDDC8;
// @31:11244
  CFG4 \lsu_align_result_95_1[7]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(N_1639),
	.D(N_1671_1),
	.Y(lsu_align_result_95_1_Z[7])
);
defparam \lsu_align_result_95_1[7] .INIT=16'hDDC8;
// @31:11420
  CFG4 \next_dividend[0]  (
	.A(div_ack_Z),
	.B(dividend_Z[0]),
	.C(next_dividend_0_sqmuxa),
	.D(exu_alu_operand0[0]),
	.Y(next_dividend_0[0])
);
defparam \next_dividend[0] .INIT=16'h0DF8;
// @31:11244
  CFG4 \lsu_align_result_95_1_0[11]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_47_Z[11]),
	.D(exu_shifter_places[4]),
	.Y(lsu_align_result_95_1_0_Z[11])
);
defparam \lsu_align_result_95_1_0[11] .INIT=16'h11F0;
// @31:11244
  CFG4 \lsu_align_result_95_1_0[12]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_47_Z[12]),
	.D(exu_shifter_places[4]),
	.Y(lsu_align_result_95_1_0_Z[12])
);
defparam \lsu_align_result_95_1_0[12] .INIT=16'h11F0;
// @31:11244
  CFG4 \lsu_align_result_95_1[12]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_47_Z[12]),
	.D(exu_shifter_places[4]),
	.Y(lsu_align_result_95_1_Z[12])
);
defparam \lsu_align_result_95_1[12] .INIT=16'h11F0;
// @31:11028
  CFG4 \un1_exu_alu_operand0_1_m_0[0]  (
	.A(alu_operand1_mux_sel[0]),
	.B(alu_operand1_mux_sel[1]),
	.C(exu_operand_gpr_rs2[0]),
	.D(exu_operand_immediate[0]),
	.Y(exu_alu_operand1[0])
);
defparam \un1_exu_alu_operand0_1_m_0[0] .INIT=16'h3210;
// @31:11446
  CFG2 \mul_div_cnt_lm_0[0]  (
	.A(N_1396),
	.B(mul_div_cnt_Z[0]),
	.Y(mul_div_cnt_lm[0])
);
defparam \mul_div_cnt_lm_0[0] .INIT=4'h1;
// @31:11244
  CFG4 \lsu_align_result_96[0]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_96_1_Z[0]),
	.C(lsu_align_result_15[0]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[0])
);
defparam \lsu_align_result_96[0] .INIT=16'h3380;
// @31:11244
  CFG4 \lsu_align_result_96_1[0]  (
	.A(lsu_align_result_47_Z[0]),
	.B(exu_shifter_places[4]),
	.C(shifter_unit_op_sel[1]),
	.D(lsu_align_result_62_Z[0]),
	.Y(lsu_align_result_96_1_Z[0])
);
defparam \lsu_align_result_96_1[0] .INIT=16'h13D3;
// @31:11244
  CFG4 \lsu_align_result_96[8]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_96_1_Z[8]),
	.C(lsu_align_result_95_2_Z[8]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[8])
);
defparam \lsu_align_result_96[8] .INIT=16'h7288;
// @31:11244
  CFG4 \lsu_align_result_96_1[8]  (
	.A(lsu_align_result_15_Z[8]),
	.B(exu_shifter_places[4]),
	.C(shifter_unit_op_sel[1]),
	.D(lsu_align_result_95_1_0_wmux_0_Y[8]),
	.Y(lsu_align_result_96_1_Z[8])
);
defparam \lsu_align_result_96_1[8] .INIT=16'h02F2;
// @31:11244
  CFG4 \lsu_align_result_96[9]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_96_1_Z[9]),
	.C(lsu_align_result_95_2_Z[9]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[9])
);
defparam \lsu_align_result_96[9] .INIT=16'h7288;
// @31:11244
  CFG4 \lsu_align_result_96_1[9]  (
	.A(lsu_align_result_15_Z[9]),
	.B(exu_shifter_places[4]),
	.C(shifter_unit_op_sel[1]),
	.D(lsu_align_result_95_1_0_wmux_0_Y[9]),
	.Y(lsu_align_result_96_1_Z[9])
);
defparam \lsu_align_result_96_1[9] .INIT=16'h02F2;
// @31:11244
  CFG4 \lsu_align_result_96[10]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_96_1_Z[10]),
	.C(lsu_align_result_95_2_Z[10]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[10])
);
defparam \lsu_align_result_96[10] .INIT=16'h7288;
// @31:11244
  CFG4 \lsu_align_result_96_1[10]  (
	.A(lsu_align_result_15_Z[10]),
	.B(exu_shifter_places[4]),
	.C(shifter_unit_op_sel[1]),
	.D(lsu_align_result_95_1_0_wmux_0_Y[10]),
	.Y(lsu_align_result_96_1_Z[10])
);
defparam \lsu_align_result_96_1[10] .INIT=16'h02F2;
// @31:11244
  CFG4 \lsu_align_result_96[11]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_96_1_Z[11]),
	.C(lsu_align_result_95_2_Z[11]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[11])
);
defparam \lsu_align_result_96[11] .INIT=16'h7288;
// @31:11244
  CFG4 \lsu_align_result_96_1[11]  (
	.A(lsu_align_result_15_Z[11]),
	.B(exu_shifter_places[4]),
	.C(shifter_unit_op_sel[1]),
	.D(lsu_align_result_95_2_0_Z[11]),
	.Y(lsu_align_result_96_1_Z[11])
);
defparam \lsu_align_result_96_1[11] .INIT=16'h02F2;
// @31:11244
  CFG4 \lsu_align_result_96[14]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_96_1_Z[14]),
	.C(lsu_align_result_95_2_Z[14]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[14])
);
defparam \lsu_align_result_96[14] .INIT=16'h7288;
// @31:11244
  CFG4 \lsu_align_result_96_1[14]  (
	.A(lsu_align_result_15_Z[14]),
	.B(exu_shifter_places[4]),
	.C(shifter_unit_op_sel[1]),
	.D(lsu_align_result_95_2_0_Z[14]),
	.Y(lsu_align_result_96_1_Z[14])
);
defparam \lsu_align_result_96_1[14] .INIT=16'h02F2;
// @31:11420
  CFG2 next_dividend_axb_31_1 (
	.A(dividend_Z[31]),
	.B(div_divisor_Z[31]),
	.Y(next_dividend_axb_31_1_Z)
);
defparam next_dividend_axb_31_1.INIT=4'h6;
// @31:11244
  CFG3 \lsu_align_result_15[24]  (
	.A(lsu_align_result_15_1_0_Z[24]),
	.B(lsu_align_result_7_Z[16]),
	.C(exu_shifter_places[3]),
	.Y(lsu_align_result_15_Z[24])
);
defparam \lsu_align_result_15[24] .INIT=8'hC5;
// @31:11244
  CFG3 \lsu_align_result_15_1_0[24]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[24]),
	.C(lsu_align_result_3_Z_Z[20]),
	.Y(lsu_align_result_15_1_0_Z[24])
);
defparam \lsu_align_result_15_1_0[24] .INIT=8'h1B;
// @31:11244
  CFG3 \lsu_align_result_95_2[10]  (
	.A(lsu_align_result_95_1_Z[10]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_47[26]),
	.Y(lsu_align_result_95_2_Z[10])
);
defparam \lsu_align_result_95_2[10] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_95_1[10]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_47_Z[10]),
	.C(exu_shifter_places[3]),
	.Y(lsu_align_result_95_1_Z[10])
);
defparam \lsu_align_result_95_1[10] .INIT=8'hE4;
  CFG3 \lsu_align_result_96_RNO[7]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_2_0_Z[7]),
	.C(lsu_align_result_95_2_Z[7]),
	.Y(lsu_align_result_96_RNO_Z[7])
);
defparam \lsu_align_result_96_RNO[7] .INIT=8'hD8;
// @31:11244
  CFG4 \lsu_align_result_95_2_0[7]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_operand[31]),
	.C(lsu_align_result_54[7]),
	.D(lsu_align_result_95_1_0_Z[7]),
	.Y(lsu_align_result_95_2_0_Z[7])
);
defparam \lsu_align_result_95_2_0[7] .INIT=16'hDDA0;
// @31:11244
  CFG3 \lsu_align_result_95_2[7]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_95_1_Z[7]),
	.C(lsu_align_result_62[7]),
	.Y(lsu_align_result_95_2_Z[7])
);
defparam \lsu_align_result_95_2[7] .INIT=8'hE4;
// @31:11244
  CFG4 \lsu_align_result_95_2_0[11]  (
	.A(exu_shifter_operand[31]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_53_Z[7]),
	.D(lsu_align_result_95_1_0_Z[11]),
	.Y(lsu_align_result_95_2_0_Z[11])
);
defparam \lsu_align_result_95_2_0[11] .INIT=16'hF388;
// @31:11244
  CFG3 \lsu_align_result_95_2[11]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_95_1_Z[11]),
	.C(lsu_align_result_47[27]),
	.Y(lsu_align_result_95_2_Z[11])
);
defparam \lsu_align_result_95_2[11] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_95_1[11]  (
	.A(lsu_align_result_78),
	.B(lsu_align_result_47_Z[11]),
	.C(exu_shifter_places[4]),
	.Y(lsu_align_result_95_1_Z[11])
);
defparam \lsu_align_result_95_1[11] .INIT=8'hAC;
// @31:11244
  CFG3 \lsu_align_result_95_1[8]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_47_Z[8]),
	.C(exu_shifter_places[3]),
	.Y(lsu_align_result_95_1_Z[8])
);
defparam \lsu_align_result_95_1[8] .INIT=8'hE4;
  CFG3 \lsu_align_result_96_RNO[12]  (
	.A(lsu_align_result_95_2_Z[12]),
	.B(lsu_align_result_95_2_0_Z[12]),
	.C(shifter_unit_op_sel[0]),
	.Y(lsu_align_result_96_RNO_Z[12])
);
defparam \lsu_align_result_96_RNO[12] .INIT=8'hCA;
// @31:11244
  CFG4 \lsu_align_result_95_2_0[12]  (
	.A(exu_shifter_operand[31]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_53_Z[8]),
	.D(lsu_align_result_95_1_0_Z[12]),
	.Y(lsu_align_result_95_2_0_Z[12])
);
defparam \lsu_align_result_95_2_0[12] .INIT=16'hF388;
// @31:11244
  CFG3 \lsu_align_result_95_2[12]  (
	.A(lsu_align_result_95_1_Z[12]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_47[28]),
	.Y(lsu_align_result_95_2_Z[12])
);
defparam \lsu_align_result_95_2[12] .INIT=8'hE2;
// @31:11244
  CFG4 \lsu_align_result_95_2_0[14]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_95_1_0_Z[14]),
	.C(exu_shifter_operand[30]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_95_2_0_Z[14])
);
defparam \lsu_align_result_95_2_0[14] .INIT=16'hE6C4;
// @31:11244
  CFG3 \lsu_align_result_95_1_0[14]  (
	.A(lsu_align_result_78_2),
	.B(lsu_align_result_47_Z[14]),
	.C(exu_shifter_places[4]),
	.Y(lsu_align_result_95_1_0_Z[14])
);
defparam \lsu_align_result_95_1_0[14] .INIT=8'hAC;
// @31:11244
  CFG3 \lsu_align_result_95_2[14]  (
	.A(lsu_align_result_95_1_Z[14]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_47[30]),
	.Y(lsu_align_result_95_2_Z[14])
);
defparam \lsu_align_result_95_2[14] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_95_1[14]  (
	.A(lsu_align_result_78_2),
	.B(lsu_align_result_47_Z[14]),
	.C(exu_shifter_places[4]),
	.Y(lsu_align_result_95_1_Z[14])
);
defparam \lsu_align_result_95_1[14] .INIT=8'hAC;
// @31:11244
  CFG3 \lsu_align_result_95_2[9]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_95_1_Z[9]),
	.C(lsu_align_result_62[9]),
	.Y(lsu_align_result_95_2_Z[9])
);
defparam \lsu_align_result_95_2[9] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_95_1[9]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_47_Z[9]),
	.C(exu_shifter_places[3]),
	.Y(lsu_align_result_95_1_Z[9])
);
defparam \lsu_align_result_95_1[9] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_95[23]  (
	.A(N_3223_2),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_62[7]),
	.Y(lsu_align_result_95_Z[23])
);
defparam \lsu_align_result_95[23] .INIT=8'hBA;
// @31:11244
  CFG3 \lsu_align_result_95[19]  (
	.A(N_3219_2),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_62_Z[3]),
	.Y(lsu_align_result_95_Z[19])
);
defparam \lsu_align_result_95[19] .INIT=8'hBA;
// @31:11244
  CFG3 \lsu_align_result_95[21]  (
	.A(N_3221_2),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_62[5]),
	.Y(lsu_align_result_95_Z[21])
);
defparam \lsu_align_result_95[21] .INIT=8'hBA;
// @31:11244
  CFG3 \lsu_align_result_95[20]  (
	.A(N_3220_2),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_62_Z[4]),
	.Y(lsu_align_result_95_Z[20])
);
defparam \lsu_align_result_95[20] .INIT=8'hBA;
// @31:11473
  CFG2 \quotientce_0[14]  (
	.A(mul_div_cnt_Z[4]),
	.B(mul_div_cnt_Z[0]),
	.Y(quotientce_0_Z[14])
);
defparam \quotientce_0[14] .INIT=4'h8;
// @31:11473
  CFG2 \quotientce_0[30]  (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[1]),
	.Y(quotientce_0_Z[30])
);
defparam \quotientce_0[30] .INIT=4'h2;
// @31:11473
  CFG2 \quotientce_0[29]  (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[1]),
	.Y(quotientce_0_Z[29])
);
defparam \quotientce_0[29] .INIT=4'h4;
// @31:11473
  CFG2 \quotientce_0[18]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[1]),
	.Y(quotientce_0_Z[18])
);
defparam \quotientce_0[18] .INIT=4'h2;
// @31:11473
  CFG2 \quotientce_0[20]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[2]),
	.Y(quotientce_0_Z[20])
);
defparam \quotientce_0[20] .INIT=4'h2;
// @31:11473
  CFG2 \quotientce_0[27]  (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[2]),
	.Y(quotientce_0_Z[27])
);
defparam \quotientce_0[27] .INIT=4'h4;
// @31:11473
  CFG2 \quotientce_0[25]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[0]),
	.Y(quotientce_0_Z[25])
);
defparam \quotientce_0[25] .INIT=4'h1;
// @31:11473
  CFG2 \quotientce_0[24]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[2]),
	.Y(quotientce_0_Z[24])
);
defparam \quotientce_0[24] .INIT=4'h4;
// @31:11473
  CFG2 \quotientce_0[12]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[2]),
	.Y(quotientce_0_Z[12])
);
defparam \quotientce_0[12] .INIT=4'h1;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[28]  (
	.A(N_519),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[31])
);
defparam \un1_exu_alu_operand0_1_v[28] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[27]  (
	.A(N_518),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[30])
);
defparam \un1_exu_alu_operand0_1_v[27] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[26]  (
	.A(N_517),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[29])
);
defparam \un1_exu_alu_operand0_1_v[26] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[25]  (
	.A(N_516),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[28])
);
defparam \un1_exu_alu_operand0_1_v[25] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[24]  (
	.A(N_515),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[27])
);
defparam \un1_exu_alu_operand0_1_v[24] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[23]  (
	.A(N_514),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[26])
);
defparam \un1_exu_alu_operand0_1_v[23] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[22]  (
	.A(N_513),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[25])
);
defparam \un1_exu_alu_operand0_1_v[22] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[21]  (
	.A(N_512),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[24])
);
defparam \un1_exu_alu_operand0_1_v[21] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[20]  (
	.A(N_511),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[23])
);
defparam \un1_exu_alu_operand0_1_v[20] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[19]  (
	.A(N_510),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[22])
);
defparam \un1_exu_alu_operand0_1_v[19] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[18]  (
	.A(N_509),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[21])
);
defparam \un1_exu_alu_operand0_1_v[18] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[17]  (
	.A(N_508),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[20])
);
defparam \un1_exu_alu_operand0_1_v[17] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[16]  (
	.A(N_507),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[19])
);
defparam \un1_exu_alu_operand0_1_v[16] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[15]  (
	.A(N_506),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[18])
);
defparam \un1_exu_alu_operand0_1_v[15] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[14]  (
	.A(N_505),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[17])
);
defparam \un1_exu_alu_operand0_1_v[14] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[13]  (
	.A(N_504),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[16])
);
defparam \un1_exu_alu_operand0_1_v[13] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[12]  (
	.A(N_503),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[15])
);
defparam \un1_exu_alu_operand0_1_v[12] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[11]  (
	.A(N_502),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[14])
);
defparam \un1_exu_alu_operand0_1_v[11] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[10]  (
	.A(N_501),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[13])
);
defparam \un1_exu_alu_operand0_1_v[10] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[9]  (
	.A(N_500),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[12])
);
defparam \un1_exu_alu_operand0_1_v[9] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[8]  (
	.A(N_499),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[11])
);
defparam \un1_exu_alu_operand0_1_v[8] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[7]  (
	.A(N_498),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[10])
);
defparam \un1_exu_alu_operand0_1_v[7] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[6]  (
	.A(N_497),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[9])
);
defparam \un1_exu_alu_operand0_1_v[6] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[5]  (
	.A(N_496),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[8])
);
defparam \un1_exu_alu_operand0_1_v[5] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[4]  (
	.A(N_495),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[7])
);
defparam \un1_exu_alu_operand0_1_v[4] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[3]  (
	.A(N_494),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[6])
);
defparam \un1_exu_alu_operand0_1_v[3] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[2]  (
	.A(N_493),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[5])
);
defparam \un1_exu_alu_operand0_1_v[2] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[1]  (
	.A(N_492),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[4])
);
defparam \un1_exu_alu_operand0_1_v[1] .INIT=4'h2;
// @31:11028
  CFG2 \un1_exu_alu_operand0_1_v[0]  (
	.A(N_491),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[3])
);
defparam \un1_exu_alu_operand0_1_v[0] .INIT=4'h2;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[31]  (
	.A(exu_operand_pc[31]),
	.B(exu_operand_gpr_rs1[31]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[31])
);
defparam \un1_exu_alu_operand0_1_m[31] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[30]  (
	.A(exu_operand_pc[30]),
	.B(exu_operand_gpr_rs1[30]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[30])
);
defparam \un1_exu_alu_operand0_1_m[30] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[29]  (
	.A(exu_operand_pc[29]),
	.B(exu_operand_gpr_rs1[29]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[29])
);
defparam \un1_exu_alu_operand0_1_m[29] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[28]  (
	.A(exu_operand_pc[28]),
	.B(exu_operand_gpr_rs1[28]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[28])
);
defparam \un1_exu_alu_operand0_1_m[28] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[27]  (
	.A(exu_operand_pc[27]),
	.B(exu_operand_gpr_rs1[27]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[27])
);
defparam \un1_exu_alu_operand0_1_m[27] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[26]  (
	.A(exu_operand_pc[26]),
	.B(exu_operand_gpr_rs1[26]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[26])
);
defparam \un1_exu_alu_operand0_1_m[26] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[25]  (
	.A(exu_operand_pc[25]),
	.B(exu_operand_gpr_rs1[25]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[25])
);
defparam \un1_exu_alu_operand0_1_m[25] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[24]  (
	.A(exu_operand_pc[24]),
	.B(exu_operand_gpr_rs1[24]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[24])
);
defparam \un1_exu_alu_operand0_1_m[24] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[23]  (
	.A(exu_operand_pc[23]),
	.B(exu_operand_gpr_rs1[23]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[23])
);
defparam \un1_exu_alu_operand0_1_m[23] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[22]  (
	.A(exu_operand_pc[22]),
	.B(exu_operand_gpr_rs1[22]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[22])
);
defparam \un1_exu_alu_operand0_1_m[22] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[21]  (
	.A(exu_operand_pc[21]),
	.B(exu_operand_gpr_rs1[21]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[21])
);
defparam \un1_exu_alu_operand0_1_m[21] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[20]  (
	.A(exu_operand_pc[20]),
	.B(exu_operand_gpr_rs1[20]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[20])
);
defparam \un1_exu_alu_operand0_1_m[20] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[19]  (
	.A(exu_operand_pc[19]),
	.B(exu_operand_gpr_rs1[19]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[19])
);
defparam \un1_exu_alu_operand0_1_m[19] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[18]  (
	.A(exu_operand_pc[18]),
	.B(exu_operand_gpr_rs1[18]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[18])
);
defparam \un1_exu_alu_operand0_1_m[18] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[17]  (
	.A(exu_operand_pc[17]),
	.B(exu_operand_gpr_rs1[17]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[17])
);
defparam \un1_exu_alu_operand0_1_m[17] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[16]  (
	.A(exu_operand_pc[16]),
	.B(exu_operand_gpr_rs1[16]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[16])
);
defparam \un1_exu_alu_operand0_1_m[16] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[15]  (
	.A(exu_operand_pc[15]),
	.B(exu_operand_gpr_rs1[15]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[15])
);
defparam \un1_exu_alu_operand0_1_m[15] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[14]  (
	.A(exu_operand_pc[14]),
	.B(exu_operand_gpr_rs1[14]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[14])
);
defparam \un1_exu_alu_operand0_1_m[14] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[13]  (
	.A(exu_operand_pc[13]),
	.B(exu_operand_gpr_rs1[13]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[13])
);
defparam \un1_exu_alu_operand0_1_m[13] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[12]  (
	.A(exu_operand_pc[12]),
	.B(exu_operand_gpr_rs1[12]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[12])
);
defparam \un1_exu_alu_operand0_1_m[12] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[11]  (
	.A(exu_operand_pc[11]),
	.B(exu_operand_gpr_rs1[11]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[11])
);
defparam \un1_exu_alu_operand0_1_m[11] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[10]  (
	.A(exu_operand_pc[10]),
	.B(exu_operand_gpr_rs1[10]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[10])
);
defparam \un1_exu_alu_operand0_1_m[10] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[9]  (
	.A(exu_operand_pc[9]),
	.B(exu_operand_gpr_rs1[9]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[9])
);
defparam \un1_exu_alu_operand0_1_m[9] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[8]  (
	.A(exu_operand_pc[8]),
	.B(exu_operand_gpr_rs1[8]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[8])
);
defparam \un1_exu_alu_operand0_1_m[8] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[7]  (
	.A(exu_operand_pc[7]),
	.B(exu_operand_gpr_rs1[7]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[7])
);
defparam \un1_exu_alu_operand0_1_m[7] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[6]  (
	.A(exu_operand_pc[6]),
	.B(exu_operand_gpr_rs1[6]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[6])
);
defparam \un1_exu_alu_operand0_1_m[6] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[5]  (
	.A(exu_operand_pc[5]),
	.B(exu_operand_gpr_rs1[5]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[5])
);
defparam \un1_exu_alu_operand0_1_m[5] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[4]  (
	.A(exu_operand_pc[4]),
	.B(exu_operand_gpr_rs1[4]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[4])
);
defparam \un1_exu_alu_operand0_1_m[4] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[3]  (
	.A(exu_operand_pc[3]),
	.B(exu_operand_gpr_rs1[3]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[3])
);
defparam \un1_exu_alu_operand0_1_m[3] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[2]  (
	.A(exu_operand_pc[2]),
	.B(exu_operand_gpr_rs1[2]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[2])
);
defparam \un1_exu_alu_operand0_1_m[2] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[1]  (
	.A(exu_operand_pc[1]),
	.B(exu_operand_gpr_rs1[1]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[1])
);
defparam \un1_exu_alu_operand0_1_m[1] .INIT=8'hAC;
// @31:11028
  CFG3 \un1_exu_alu_operand0_1_m[0]  (
	.A(exu_operand_pc[0]),
	.B(exu_operand_gpr_rs1[0]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[0])
);
defparam \un1_exu_alu_operand0_1_m[0] .INIT=8'hAC;
// @31:11422
  CFG3 \next_div_divisor_5[61]  (
	.A(div_divisor_Z[62]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIQUDLO81_S[27]),
	.Y(next_div_divisor_5_Z[61])
);
defparam \next_div_divisor_5[61] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[60]  (
	.A(div_divisor_Z[61]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIF1P5F71_S[26]),
	.Y(next_div_divisor_5_Z[60])
);
defparam \next_div_divisor_5[60] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[59]  (
	.A(div_divisor_Z[60]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNI554M561_S[25]),
	.Y(next_div_divisor_5_Z[59])
);
defparam \next_div_divisor_5[59] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[57]  (
	.A(div_divisor_Z[58]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIKFQMI31_S[23]),
	.Y(next_div_divisor_5_Z[57])
);
defparam \next_div_divisor_5[57] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[56]  (
	.A(div_divisor_Z[57]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIDM57921_S[22]),
	.Y(next_div_divisor_5_Z[56])
);
defparam \next_div_divisor_5[56] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[55]  (
	.A(div_divisor_Z[56]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNI7UGNV01_S[21]),
	.Y(next_div_divisor_5_Z[55])
);
defparam \next_div_divisor_5[55] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[54]  (
	.A(div_divisor_Z[55]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNI27S7MV_S[20]),
	.Y(next_div_divisor_5_Z[54])
);
defparam \next_div_divisor_5[54] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[53]  (
	.A(div_divisor_Z[54]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIUG7OCU_S[19]),
	.Y(next_div_divisor_5_Z[53])
);
defparam \next_div_divisor_5[53] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[52]  (
	.A(div_divisor_Z[53]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIIJJ83T_S[18]),
	.Y(next_div_divisor_5_Z[52])
);
defparam \next_div_divisor_5[52] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[51]  (
	.A(div_divisor_Z[52]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNI7NVOPR_S[17]),
	.Y(next_div_divisor_5_Z[51])
);
defparam \next_div_divisor_5[51] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[50]  (
	.A(div_divisor_Z[51]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNITRB9GQ_S[16]),
	.Y(next_div_divisor_5_Z[50])
);
defparam \next_div_divisor_5[50] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[49]  (
	.A(div_divisor_Z[50]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIK1OP6P_S[15]),
	.Y(next_div_divisor_5_Z[49])
);
defparam \next_div_divisor_5[49] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[48]  (
	.A(div_divisor_Z[49]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIC84ATN_S[14]),
	.Y(next_div_divisor_5_Z[48])
);
defparam \next_div_divisor_5[48] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[47]  (
	.A(div_divisor_Z[48]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNI5GGQJM_S[13]),
	.Y(next_div_divisor_5_Z[47])
);
defparam \next_div_divisor_5[47] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[46]  (
	.A(div_divisor_Z[47]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIVOSAAL_S[12]),
	.Y(next_div_divisor_5_Z[46])
);
defparam \next_div_divisor_5[46] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[45]  (
	.A(div_divisor_Z[46]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIQ29R0K_S[11]),
	.Y(next_div_divisor_5_Z[45])
);
defparam \next_div_divisor_5[45] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[44]  (
	.A(div_divisor_Z[45]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIMDLBNI_S[10]),
	.Y(next_div_divisor_5_Z[44])
);
defparam \next_div_divisor_5[44] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[43]  (
	.A(div_divisor_Z[44]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIJP1SDH_S[9]),
	.Y(next_div_divisor_5_Z[43])
);
defparam \next_div_divisor_5[43] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[41]  (
	.A(div_divisor_Z[42]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIU2820F_S[7]),
	.Y(next_div_divisor_5_Z[41])
);
defparam \next_div_divisor_5[41] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[40]  (
	.A(div_divisor_Z[41]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNI59B5PD_S[6]),
	.Y(next_div_divisor_5_Z[40])
);
defparam \next_div_divisor_5[40] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[39]  (
	.A(div_divisor_Z[40]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIDGE8IC_S[5]),
	.Y(next_div_divisor_5_Z[39])
);
defparam \next_div_divisor_5[39] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[38]  (
	.A(div_divisor_Z[39]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIMOHBBB_S[4]),
	.Y(next_div_divisor_5_Z[38])
);
defparam \next_div_divisor_5[38] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[37]  (
	.A(div_divisor_Z[38]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNI02LE4A_S[3]),
	.Y(next_div_divisor_5_Z[37])
);
defparam \next_div_divisor_5[37] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[36]  (
	.A(div_divisor_Z[37]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNIBCOHT8_S[2]),
	.Y(next_div_divisor_5_Z[36])
);
defparam \next_div_divisor_5[36] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[35]  (
	.A(div_divisor_Z[36]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNINNRKM7_S[1]),
	.Y(next_div_divisor_5_Z[35])
);
defparam \next_div_divisor_5[35] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[34]  (
	.A(div_divisor_Z[35]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_v_RNI44VNF6_S[0]),
	.Y(next_div_divisor_5_Z[34])
);
defparam \next_div_divisor_5[34] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[33]  (
	.A(div_divisor_Z[34]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_m_0_RNIIH2R85_S[2]),
	.Y(next_div_divisor_5_Z[33])
);
defparam \next_div_divisor_5[33] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[32]  (
	.A(div_divisor_Z[33]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_m_0_RNIOJFDT3_S[1]),
	.Y(next_div_divisor_5_Z[32])
);
defparam \next_div_divisor_5[32] .INIT=8'hB8;
// @31:11422
  CFG3 \next_div_divisor_5[31]  (
	.A(div_divisor_Z[32]),
	.B(div_ack_Z),
	.C(un1_exu_alu_operand0_1_m_0_RNIVMSVH2_S[0]),
	.Y(next_div_divisor_5_Z[31])
);
defparam \next_div_divisor_5[31] .INIT=8'hB8;
// @31:11473
  CFG3 \quotientce_1[13]  (
	.A(mul_div_cnt_Z[1]),
	.B(mul_div_cnt_Z[3]),
	.C(mul_div_cnt_Z[4]),
	.Y(quotientce_1_Z[13])
);
defparam \quotientce_1[13] .INIT=8'h20;
// @31:11473
  CFG3 \quotientce_0[17]  (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[3]),
	.C(mul_div_cnt_Z[4]),
	.Y(quotientce_0_Z[17])
);
defparam \quotientce_0[17] .INIT=8'h04;
// @31:11473
  CFG3 \quotientce_0[8]  (
	.A(mul_div_cnt_Z[2]),
	.B(mul_div_cnt_Z[3]),
	.C(mul_div_cnt_Z[4]),
	.Y(quotientce_0_Z[8])
);
defparam \quotientce_0[8] .INIT=8'h20;
// @31:11028
  CFG2 un128_exu_alu_result_cry_31_RNO (
	.A(N_519),
	.B(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1_i[31])
);
defparam un128_exu_alu_result_cry_31_RNO.INIT=4'hD;
// @31:11244
  CFG2 lsu_align_result_35_3_1 (
	.A(exu_shifter_places[0]),
	.B(exu_shifter_operand[0]),
	.Y(lsu_align_result_35_3_1_Z)
);
defparam lsu_align_result_35_3_1.INIT=4'h4;
// @31:11028
  CFG4 \un1_exu_alu_operand0_1_m_0[1]  (
	.A(exu_operand_gpr_rs2[1]),
	.B(exu_operand_immediate[1]),
	.C(alu_operand1_mux_sel[0]),
	.D(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1[1])
);
defparam \un1_exu_alu_operand0_1_m_0[1] .INIT=16'hF0CA;
// @31:11028
  CFG4 \un1_exu_alu_operand0_1_m_0[2]  (
	.A(exu_operand_gpr_rs2[2]),
	.B(exu_operand_immediate[2]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1[2])
);
defparam \un1_exu_alu_operand0_1_m_0[2] .INIT=16'h0CFA;
// @31:11244
  CFG3 \lsu_align_result_52[8]  (
	.A(exu_shifter_operand[30]),
	.B(exu_shifter_operand[31]),
	.C(exu_shifter_places[0]),
	.Y(lsu_align_result_52_Z[8])
);
defparam \lsu_align_result_52[8] .INIT=8'hCA;
// @31:11244
  CFG3 \lsu_align_result_51[9]  (
	.A(exu_shifter_operand[29]),
	.B(exu_shifter_operand[30]),
	.C(exu_shifter_places[0]),
	.Y(lsu_align_result_51_Z[9])
);
defparam \lsu_align_result_51[9] .INIT=8'hCA;
// @31:11244
  CFG3 \lsu_align_result_51[8]  (
	.A(exu_shifter_operand[28]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[29]),
	.Y(lsu_align_result_51_Z[8])
);
defparam \lsu_align_result_51[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_48[9]  (
	.A(exu_shifter_operand[25]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[26]),
	.Y(lsu_align_result_48_Z[9])
);
defparam \lsu_align_result_48[9] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_48[8]  (
	.A(exu_shifter_operand[24]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[25]),
	.Y(lsu_align_result_48_Z[8])
);
defparam \lsu_align_result_48[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_44[9]  (
	.A(exu_shifter_operand[23]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[24]),
	.Y(lsu_align_result_44_Z[9])
);
defparam \lsu_align_result_44[9] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_44[8]  (
	.A(exu_shifter_operand[22]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[23]),
	.Y(lsu_align_result_44_Z[8])
);
defparam \lsu_align_result_44[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_43[9]  (
	.A(exu_shifter_operand[21]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[22]),
	.Y(lsu_align_result_43_Z[9])
);
defparam \lsu_align_result_43[9] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_43[8]  (
	.A(exu_shifter_operand[20]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[21]),
	.Y(lsu_align_result_43_Z[8])
);
defparam \lsu_align_result_43[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_41[9]  (
	.A(exu_shifter_operand[19]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[20]),
	.Y(lsu_align_result_41_Z[9])
);
defparam \lsu_align_result_41[9] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_41[8]  (
	.A(exu_shifter_operand[18]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[19]),
	.Y(lsu_align_result_41_Z[8])
);
defparam \lsu_align_result_41[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_40[9]  (
	.A(exu_shifter_operand[17]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[18]),
	.Y(lsu_align_result_40_Z[9])
);
defparam \lsu_align_result_40[9] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_40[8]  (
	.A(exu_shifter_operand[16]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[17]),
	.Y(lsu_align_result_40_Z[8])
);
defparam \lsu_align_result_40[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_37[9]  (
	.A(exu_shifter_operand[15]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[16]),
	.Y(lsu_align_result_37_Z[9])
);
defparam \lsu_align_result_37[9] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_37[8]  (
	.A(exu_shifter_operand[14]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[15]),
	.Y(lsu_align_result_37_Z[8])
);
defparam \lsu_align_result_37[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_36[9]  (
	.A(exu_shifter_operand[13]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[14]),
	.Y(lsu_align_result_36_Z[9])
);
defparam \lsu_align_result_36[9] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_36[8]  (
	.A(exu_shifter_operand[12]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[13]),
	.Y(lsu_align_result_36_Z[8])
);
defparam \lsu_align_result_36[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_34[9]  (
	.A(exu_shifter_operand[11]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[12]),
	.Y(lsu_align_result_34_Z[9])
);
defparam \lsu_align_result_34[9] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_34[8]  (
	.A(exu_shifter_operand[10]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[11]),
	.Y(lsu_align_result_34_Z[8])
);
defparam \lsu_align_result_34[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_33[8]  (
	.A(exu_shifter_operand[8]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[9]),
	.Y(lsu_align_result_33_Z[8])
);
defparam \lsu_align_result_33[8] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_33[7]  (
	.A(exu_shifter_operand[7]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[8]),
	.Y(lsu_align_result_33_Z[7])
);
defparam \lsu_align_result_33[7] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_33[6]  (
	.A(exu_shifter_operand[6]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[7]),
	.Y(lsu_align_result_33_Z[6])
);
defparam \lsu_align_result_33[6] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_33[5]  (
	.A(exu_shifter_operand[5]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[6]),
	.Y(lsu_align_result_33_Z[5])
);
defparam \lsu_align_result_33[5] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_33[4]  (
	.A(exu_shifter_operand[4]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[5]),
	.Y(lsu_align_result_33_Z[4])
);
defparam \lsu_align_result_33[4] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_33[3]  (
	.A(exu_shifter_operand[3]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[4]),
	.Y(lsu_align_result_33_Z[3])
);
defparam \lsu_align_result_33[3] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_33[2]  (
	.A(exu_shifter_operand[2]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[3]),
	.Y(lsu_align_result_33_Z[2])
);
defparam \lsu_align_result_33[2] .INIT=8'hE2;
// @31:11244
  CFG3 \lsu_align_result_1[27]  (
	.A(exu_shifter_operand[26]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[27]),
	.Y(lsu_align_result_1_Z[27])
);
defparam \lsu_align_result_1[27] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[26]  (
	.A(exu_shifter_operand[25]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[26]),
	.Y(lsu_align_result_1_Z[26])
);
defparam \lsu_align_result_1[26] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[25]  (
	.A(exu_shifter_operand[24]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[25]),
	.Y(lsu_align_result_1_Z[25])
);
defparam \lsu_align_result_1[25] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[24]  (
	.A(exu_shifter_operand[23]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[24]),
	.Y(lsu_align_result_1_Z[24])
);
defparam \lsu_align_result_1[24] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[23]  (
	.A(exu_shifter_operand[22]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[23]),
	.Y(lsu_align_result_1_Z[23])
);
defparam \lsu_align_result_1[23] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[22]  (
	.A(exu_shifter_operand[21]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[22]),
	.Y(lsu_align_result_1_Z[22])
);
defparam \lsu_align_result_1[22] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[21]  (
	.A(exu_shifter_operand[20]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[21]),
	.Y(lsu_align_result_1_Z[21])
);
defparam \lsu_align_result_1[21] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[20]  (
	.A(exu_shifter_operand[19]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[20]),
	.Y(lsu_align_result_1_Z[20])
);
defparam \lsu_align_result_1[20] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[19]  (
	.A(exu_shifter_operand[18]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[19]),
	.Y(lsu_align_result_1_Z[19])
);
defparam \lsu_align_result_1[19] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[18]  (
	.A(exu_shifter_operand[17]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[18]),
	.Y(lsu_align_result_1_Z[18])
);
defparam \lsu_align_result_1[18] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[17]  (
	.A(exu_shifter_operand[16]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[17]),
	.Y(lsu_align_result_1_Z[17])
);
defparam \lsu_align_result_1[17] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[16]  (
	.A(exu_shifter_operand[15]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[16]),
	.Y(lsu_align_result_1_Z[16])
);
defparam \lsu_align_result_1[16] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[15]  (
	.A(exu_shifter_operand[14]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[15]),
	.Y(lsu_align_result_1_Z[15])
);
defparam \lsu_align_result_1[15] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[14]  (
	.A(exu_shifter_operand[13]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[14]),
	.Y(lsu_align_result_1_Z[14])
);
defparam \lsu_align_result_1[14] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[13]  (
	.A(exu_shifter_operand[12]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[13]),
	.Y(lsu_align_result_1_Z[13])
);
defparam \lsu_align_result_1[13] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[12]  (
	.A(exu_shifter_operand[11]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[12]),
	.Y(lsu_align_result_1_Z[12])
);
defparam \lsu_align_result_1[12] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[11]  (
	.A(exu_shifter_operand[10]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[11]),
	.Y(lsu_align_result_1_Z[11])
);
defparam \lsu_align_result_1[11] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[10]  (
	.A(exu_shifter_operand[9]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[10]),
	.Y(lsu_align_result_1_Z[10])
);
defparam \lsu_align_result_1[10] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[9]  (
	.A(exu_shifter_operand[8]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[9]),
	.Y(lsu_align_result_1_Z[9])
);
defparam \lsu_align_result_1[9] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[8]  (
	.A(exu_shifter_operand[7]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[8]),
	.Y(lsu_align_result_1_Z[8])
);
defparam \lsu_align_result_1[8] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[7]  (
	.A(exu_shifter_operand[6]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[7]),
	.Y(lsu_align_result_1_Z[7])
);
defparam \lsu_align_result_1[7] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[6]  (
	.A(exu_shifter_operand[5]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[6]),
	.Y(lsu_align_result_1_Z[6])
);
defparam \lsu_align_result_1[6] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[5]  (
	.A(exu_shifter_operand[4]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[5]),
	.Y(lsu_align_result_1_Z[5])
);
defparam \lsu_align_result_1[5] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[4]  (
	.A(exu_shifter_operand[3]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[4]),
	.Y(lsu_align_result_1_Z[4])
);
defparam \lsu_align_result_1[4] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[3]  (
	.A(exu_shifter_operand[2]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[3]),
	.Y(lsu_align_result_1_Z[3])
);
defparam \lsu_align_result_1[3] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[2]  (
	.A(exu_shifter_operand[1]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_operand[2]),
	.Y(lsu_align_result_1_Z[2])
);
defparam \lsu_align_result_1[2] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_1[1]  (
	.A(exu_shifter_operand[0]),
	.B(exu_shifter_operand[1]),
	.C(exu_shifter_places[0]),
	.Y(lsu_align_result_1_Z[1])
);
defparam \lsu_align_result_1[1] .INIT=8'hAC;
// @31:11244
  CFG3 lsu_align_result_3 (
	.A(exu_shifter_operand[31]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_places[1]),
	.Y(lsu_align_result_3_Z)
);
defparam lsu_align_result_3.INIT=8'h02;
// @31:11244
  CFG2 lsu_align_result_35_3 (
	.A(lsu_align_result_35_3_1_Z),
	.B(exu_shifter_places[1]),
	.Y(lsu_align_result_35_3_Z)
);
defparam lsu_align_result_35_3.INIT=4'h2;
// @31:11244
  CFG4 \lsu_align_result_92_2[2]  (
	.A(exu_shifter_operand[30]),
	.B(exu_shifter_operand[31]),
	.C(exu_shifter_places[2]),
	.D(lsu_align_result_88),
	.Y(N_3106_2)
);
defparam \lsu_align_result_92_2[2] .INIT=16'hA0C0;
// @31:11244
  CFG4 \lsu_align_result_35_1[1]  (
	.A(exu_shifter_operand[1]),
	.B(exu_shifter_operand[2]),
	.C(exu_shifter_places[1]),
	.D(exu_shifter_places[0]),
	.Y(N_1281_1)
);
defparam \lsu_align_result_35_1[1] .INIT=16'h0C0A;
// @31:11244
  CFG4 \lsu_align_result_3_1[31]  (
	.A(exu_shifter_operand[30]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_places[1]),
	.D(lsu_align_result_3_Z),
	.Y(N_287_1)
);
defparam \lsu_align_result_3_1[31] .INIT=16'hFF08;
// @31:11244
  CFG4 \lsu_align_result_3_1[30]  (
	.A(exu_shifter_operand[29]),
	.B(exu_shifter_operand[30]),
	.C(exu_shifter_places[0]),
	.D(exu_shifter_places[1]),
	.Y(N_286_1)
);
defparam \lsu_align_result_3_1[30] .INIT=16'h00AC;
// @31:11244
  CFG4 \lsu_align_result_35_1[0]  (
	.A(exu_shifter_operand[1]),
	.B(exu_shifter_places[0]),
	.C(exu_shifter_places[1]),
	.D(lsu_align_result_35_3_Z),
	.Y(N_1280_1)
);
defparam \lsu_align_result_35_1[0] .INIT=16'hFF08;
// @31:11244
  CFG4 \lsu_align_result_53[9]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_51_Z[9]),
	.C(exu_shifter_operand[31]),
	.D(exu_shifter_places[0]),
	.Y(lsu_align_result_53_Z[9])
);
defparam \lsu_align_result_53[9] .INIT=16'h44E4;
// @31:11244
  CFG3 \lsu_align_result_53[8]  (
	.A(lsu_align_result_52_Z[8]),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_51_Z[8]),
	.Y(lsu_align_result_53_Z[8])
);
defparam \lsu_align_result_53[8] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_53[7]  (
	.A(lsu_align_result_51_Z[9]),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_49[9]),
	.Y(lsu_align_result_53_Z[7])
);
defparam \lsu_align_result_53[7] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_53[6]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_51_Z[8]),
	.C(lsu_align_result_49[8]),
	.Y(lsu_align_result_53_Z[6])
);
defparam \lsu_align_result_53[6] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_50[9]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_49[9]),
	.C(lsu_align_result_48_Z[9]),
	.Y(lsu_align_result_50_Z[9])
);
defparam \lsu_align_result_50[9] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_50[8]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_49[8]),
	.C(lsu_align_result_48_Z[8]),
	.Y(lsu_align_result_50_Z[8])
);
defparam \lsu_align_result_50[8] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_50[6]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_48_Z[8]),
	.C(lsu_align_result_44_Z[8]),
	.Y(lsu_align_result_50_Z[6])
);
defparam \lsu_align_result_50[6] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_45[8]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_44_Z[8]),
	.C(lsu_align_result_43_Z[8]),
	.Y(lsu_align_result_45_Z[8])
);
defparam \lsu_align_result_45[8] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_45[6]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_43_Z[8]),
	.C(lsu_align_result_41_Z[8]),
	.Y(lsu_align_result_45_Z[6])
);
defparam \lsu_align_result_45[6] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_42[8]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_41_Z[8]),
	.C(lsu_align_result_40_Z[8]),
	.Y(lsu_align_result_42_Z[8])
);
defparam \lsu_align_result_42[8] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_42[6]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_40_Z[8]),
	.C(lsu_align_result_37_Z[8]),
	.Y(lsu_align_result_42_Z[6])
);
defparam \lsu_align_result_42[6] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_38[8]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_37_Z[8]),
	.C(lsu_align_result_36_Z[8]),
	.Y(lsu_align_result_38_Z[8])
);
defparam \lsu_align_result_38[8] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_38[6]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_36_Z[8]),
	.C(lsu_align_result_34_Z[8]),
	.Y(lsu_align_result_38_Z[6])
);
defparam \lsu_align_result_38[6] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_35[8]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_34_Z[8]),
	.C(lsu_align_result_33_Z[8]),
	.Y(lsu_align_result_35_Z[8])
);
defparam \lsu_align_result_35[8] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_35[6]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_33_Z[8]),
	.C(lsu_align_result_33_Z[6]),
	.Y(lsu_align_result_35_Z[6])
);
defparam \lsu_align_result_35[6] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_35[5]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_33_Z[7]),
	.C(lsu_align_result_33_Z[5]),
	.Y(lsu_align_result_35_Z[5])
);
defparam \lsu_align_result_35[5] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_35[4]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_33_Z[6]),
	.C(lsu_align_result_33_Z[4]),
	.Y(lsu_align_result_35_Z[4])
);
defparam \lsu_align_result_35[4] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_3[27]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[27]),
	.C(lsu_align_result_1_Z[25]),
	.Y(lsu_align_result_3_Z_Z[27])
);
defparam \lsu_align_result_3[27] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[26]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[26]),
	.C(lsu_align_result_1_Z[24]),
	.Y(lsu_align_result_3_Z_Z[26])
);
defparam \lsu_align_result_3[26] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[25]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[25]),
	.C(lsu_align_result_1_Z[23]),
	.Y(lsu_align_result_3_Z_Z[25])
);
defparam \lsu_align_result_3[25] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[24]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[24]),
	.C(lsu_align_result_1_Z[22]),
	.Y(lsu_align_result_3_Z_Z[24])
);
defparam \lsu_align_result_3[24] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[23]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[23]),
	.C(lsu_align_result_1_Z[21]),
	.Y(lsu_align_result_3_Z_Z[23])
);
defparam \lsu_align_result_3[23] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[22]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[22]),
	.C(lsu_align_result_1_Z[20]),
	.Y(lsu_align_result_3_Z_Z[22])
);
defparam \lsu_align_result_3[22] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[21]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[21]),
	.C(lsu_align_result_1_Z[19]),
	.Y(lsu_align_result_3_Z_Z[21])
);
defparam \lsu_align_result_3[21] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[20]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[20]),
	.C(lsu_align_result_1_Z[18]),
	.Y(lsu_align_result_3_Z_Z[20])
);
defparam \lsu_align_result_3[20] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[19]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[19]),
	.C(lsu_align_result_1_Z[17]),
	.Y(lsu_align_result_3_Z_Z[19])
);
defparam \lsu_align_result_3[19] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[18]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[18]),
	.C(lsu_align_result_1_Z[16]),
	.Y(lsu_align_result_3_Z_Z[18])
);
defparam \lsu_align_result_3[18] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[17]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[17]),
	.C(lsu_align_result_1_Z[15]),
	.Y(lsu_align_result_3_Z_Z[17])
);
defparam \lsu_align_result_3[17] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[16]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[16]),
	.C(lsu_align_result_1_Z[14]),
	.Y(lsu_align_result_3_Z_Z[16])
);
defparam \lsu_align_result_3[16] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[15]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[15]),
	.C(lsu_align_result_1_Z[13]),
	.Y(lsu_align_result_3_Z_Z[15])
);
defparam \lsu_align_result_3[15] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[14]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[14]),
	.C(lsu_align_result_1_Z[12]),
	.Y(lsu_align_result_3_Z_Z[14])
);
defparam \lsu_align_result_3[14] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[13]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[13]),
	.C(lsu_align_result_1_Z[11]),
	.Y(lsu_align_result_3_Z_Z[13])
);
defparam \lsu_align_result_3[13] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[12]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[12]),
	.C(lsu_align_result_1_Z[10]),
	.Y(lsu_align_result_3_Z_Z[12])
);
defparam \lsu_align_result_3[12] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[11]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[11]),
	.C(lsu_align_result_1_Z[9]),
	.Y(lsu_align_result_3_Z_Z[11])
);
defparam \lsu_align_result_3[11] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[10]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[10]),
	.C(lsu_align_result_1_Z[8]),
	.Y(lsu_align_result_3_Z_Z[10])
);
defparam \lsu_align_result_3[10] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[9]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[9]),
	.C(lsu_align_result_1_Z[7]),
	.Y(lsu_align_result_3_Z_Z[9])
);
defparam \lsu_align_result_3[9] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[8]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[8]),
	.C(lsu_align_result_1_Z[6]),
	.Y(lsu_align_result_3_Z_Z[8])
);
defparam \lsu_align_result_3[8] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[7]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[7]),
	.C(lsu_align_result_1_Z[5]),
	.Y(lsu_align_result_3_Z_Z[7])
);
defparam \lsu_align_result_3[7] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[6]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[6]),
	.C(lsu_align_result_1_Z[4]),
	.Y(lsu_align_result_3_Z_Z[6])
);
defparam \lsu_align_result_3[6] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[5]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[5]),
	.C(lsu_align_result_1_Z[3]),
	.Y(lsu_align_result_3_Z_Z[5])
);
defparam \lsu_align_result_3[5] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[4]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[4]),
	.C(lsu_align_result_1_Z[2]),
	.Y(lsu_align_result_3_Z_Z[4])
);
defparam \lsu_align_result_3[4] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[3]  (
	.A(exu_shifter_places[1]),
	.B(lsu_align_result_1_Z[3]),
	.C(lsu_align_result_1_Z[1]),
	.Y(lsu_align_result_3_Z_Z[3])
);
defparam \lsu_align_result_3[3] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_3[2]  (
	.A(lsu_align_result_35_3_1_Z),
	.B(lsu_align_result_1_Z[2]),
	.C(exu_shifter_places[1]),
	.Y(lsu_align_result_3_Z_Z[2])
);
defparam \lsu_align_result_3[2] .INIT=8'hAC;
// @31:11446
  CFG2 \mul_div_cnt_lm_0[5]  (
	.A(N_1396),
	.B(mul_div_cnt_s_Z[5]),
	.Y(mul_div_cnt_lm[5])
);
defparam \mul_div_cnt_lm_0[5] .INIT=4'h4;
// @31:11446
  CFG2 \mul_div_cnt_lm_0[4]  (
	.A(N_1396),
	.B(mul_div_cnt_s[4]),
	.Y(mul_div_cnt_lm[4])
);
defparam \mul_div_cnt_lm_0[4] .INIT=4'h4;
// @31:11446
  CFG2 \mul_div_cnt_lm_0[3]  (
	.A(N_1396),
	.B(mul_div_cnt_s[3]),
	.Y(mul_div_cnt_lm[3])
);
defparam \mul_div_cnt_lm_0[3] .INIT=4'h4;
// @31:11446
  CFG2 \mul_div_cnt_lm_0[2]  (
	.A(N_1396),
	.B(mul_div_cnt_s[2]),
	.Y(mul_div_cnt_lm[2])
);
defparam \mul_div_cnt_lm_0[2] .INIT=4'h4;
// @31:11446
  CFG2 \mul_div_cnt_lm_0[1]  (
	.A(N_1396),
	.B(mul_div_cnt_s[1]),
	.Y(mul_div_cnt_lm[1])
);
defparam \mul_div_cnt_lm_0[1] .INIT=4'h4;
// @31:11244
  CFG4 \lsu_align_result_39_1[3]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_33_Z[5]),
	.D(lsu_align_result_33_Z[3]),
	.Y(N_1411_1)
);
defparam \lsu_align_result_39_1[3] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_85_2[9]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_operand[31]),
	.C(lsu_align_result_51_Z[9]),
	.D(exu_shifter_places[1]),
	.Y(N_2889_2)
);
defparam \lsu_align_result_85_2[9] .INIT=16'h88A0;
// @31:11244
  CFG4 \lsu_align_result_7_1[28]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_1[28]),
	.D(lsu_align_result_1_Z[26]),
	.Y(N_412_1)
);
defparam \lsu_align_result_7_1[28] .INIT=16'h5410;
// @31:11244
  CFG4 \lsu_align_result_39_1[2]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_33_Z[4]),
	.D(lsu_align_result_33_Z[2]),
	.Y(N_1410_1)
);
defparam \lsu_align_result_39_1[2] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_95_2[30]  (
	.A(lsu_align_result_92[6]),
	.B(exu_shifter_operand[31]),
	.C(shifter_unit_op_sel[0]),
	.D(lsu_align_result_94),
	.Y(N_3230_2)
);
defparam \lsu_align_result_95_2[30] .INIT=16'hA0C0;
// @31:11244
  CFG3 \lsu_align_result_92[4]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_53_Z[8]),
	.C(exu_shifter_operand[31]),
	.Y(lsu_align_result_92_Z[4])
);
defparam \lsu_align_result_92[4] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_92[3]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_53_Z[7]),
	.C(exu_shifter_operand[31]),
	.Y(lsu_align_result_92_Z[3])
);
defparam \lsu_align_result_92[3] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_61[3]  (
	.A(lsu_align_result_3_Z),
	.B(lsu_align_result_53_Z[7]),
	.C(exu_shifter_places[2]),
	.Y(lsu_align_result_61_Z[3])
);
defparam \lsu_align_result_61[3] .INIT=8'hAC;
// @31:11244
  CFG3 \lsu_align_result_61[2]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_57[6]),
	.C(lsu_align_result_53_Z[6]),
	.Y(lsu_align_result_61_Z[2])
);
defparam \lsu_align_result_61[2] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_54[9]  (
	.A(lsu_align_result_53_Z[9]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_50_Z[9]),
	.Y(lsu_align_result_54_Z[9])
);
defparam \lsu_align_result_54[9] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_54[8]  (
	.A(lsu_align_result_53_Z[8]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_50_Z[8]),
	.Y(lsu_align_result_54_Z[8])
);
defparam \lsu_align_result_54[8] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_54[6]  (
	.A(lsu_align_result_53_Z[6]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_50_Z[6]),
	.Y(lsu_align_result_54_Z[6])
);
defparam \lsu_align_result_54[6] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_54[5]  (
	.A(lsu_align_result_50_Z[9]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_45[9]),
	.Y(lsu_align_result_54_Z[5])
);
defparam \lsu_align_result_54[5] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_54[4]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_50_Z[8]),
	.C(lsu_align_result_45_Z[8]),
	.Y(lsu_align_result_54_Z[4])
);
defparam \lsu_align_result_54[4] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_54[2]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_50_Z[6]),
	.C(lsu_align_result_45_Z[6]),
	.Y(lsu_align_result_54_Z[2])
);
defparam \lsu_align_result_54[2] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_46[9]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_45[9]),
	.C(lsu_align_result_42[9]),
	.Y(lsu_align_result_46_Z[9])
);
defparam \lsu_align_result_46[9] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_46[8]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_45_Z[8]),
	.C(lsu_align_result_42_Z[8]),
	.Y(lsu_align_result_46_Z[8])
);
defparam \lsu_align_result_46[8] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_46[6]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_45_Z[6]),
	.C(lsu_align_result_42_Z[6]),
	.Y(lsu_align_result_46_Z[6])
);
defparam \lsu_align_result_46[6] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_46[5]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_42[9]),
	.C(lsu_align_result_38[9]),
	.Y(lsu_align_result_46_Z[5])
);
defparam \lsu_align_result_46[5] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_46[4]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_42_Z[8]),
	.C(lsu_align_result_38_Z[8]),
	.Y(lsu_align_result_46_Z[4])
);
defparam \lsu_align_result_46[4] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_46[2]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_42_Z[6]),
	.C(lsu_align_result_38_Z[6]),
	.Y(lsu_align_result_46_Z[2])
);
defparam \lsu_align_result_46[2] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_39[9]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_38[9]),
	.C(lsu_align_result_35[9]),
	.Y(lsu_align_result_39_Z[9])
);
defparam \lsu_align_result_39[9] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_39[8]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_38_Z[8]),
	.C(lsu_align_result_35_Z[8]),
	.Y(lsu_align_result_39_Z[8])
);
defparam \lsu_align_result_39[8] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_7[23]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[23]),
	.C(lsu_align_result_3_Z_Z[19]),
	.Y(lsu_align_result_7_Z[23])
);
defparam \lsu_align_result_7[23] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[22]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[22]),
	.C(lsu_align_result_3_Z_Z[18]),
	.Y(lsu_align_result_7_Z[22])
);
defparam \lsu_align_result_7[22] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[21]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[21]),
	.C(lsu_align_result_3_Z_Z[17]),
	.Y(lsu_align_result_7_Z[21])
);
defparam \lsu_align_result_7[21] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[20]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[20]),
	.C(lsu_align_result_3_Z_Z[16]),
	.Y(lsu_align_result_7_Z[20])
);
defparam \lsu_align_result_7[20] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[19]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[19]),
	.C(lsu_align_result_3_Z_Z[15]),
	.Y(lsu_align_result_7_Z[19])
);
defparam \lsu_align_result_7[19] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[18]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[18]),
	.C(lsu_align_result_3_Z_Z[14]),
	.Y(lsu_align_result_7_Z[18])
);
defparam \lsu_align_result_7[18] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[17]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[17]),
	.C(lsu_align_result_3_Z_Z[13]),
	.Y(lsu_align_result_7_Z[17])
);
defparam \lsu_align_result_7[17] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[16]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[16]),
	.C(lsu_align_result_3_Z_Z[12]),
	.Y(lsu_align_result_7_Z[16])
);
defparam \lsu_align_result_7[16] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[15]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[15]),
	.C(lsu_align_result_3_Z_Z[11]),
	.Y(lsu_align_result_7_Z[15])
);
defparam \lsu_align_result_7[15] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[14]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[14]),
	.C(lsu_align_result_3_Z_Z[10]),
	.Y(lsu_align_result_7_Z[14])
);
defparam \lsu_align_result_7[14] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[13]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[13]),
	.C(lsu_align_result_3_Z_Z[9]),
	.Y(lsu_align_result_7_Z[13])
);
defparam \lsu_align_result_7[13] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[12]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[12]),
	.C(lsu_align_result_3_Z_Z[8]),
	.Y(lsu_align_result_7_Z[12])
);
defparam \lsu_align_result_7[12] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[11]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[11]),
	.C(lsu_align_result_3_Z_Z[7]),
	.Y(lsu_align_result_7_Z[11])
);
defparam \lsu_align_result_7[11] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[10]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[10]),
	.C(lsu_align_result_3_Z_Z[6]),
	.Y(lsu_align_result_7_Z[10])
);
defparam \lsu_align_result_7[10] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[9]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[9]),
	.C(lsu_align_result_3_Z_Z[5]),
	.Y(lsu_align_result_7_Z[9])
);
defparam \lsu_align_result_7[9] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[8]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[8]),
	.C(lsu_align_result_3_Z_Z[4]),
	.Y(lsu_align_result_7_Z[8])
);
defparam \lsu_align_result_7[8] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[7]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[7]),
	.C(lsu_align_result_3_Z_Z[3]),
	.Y(lsu_align_result_7_Z[7])
);
defparam \lsu_align_result_7[7] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_7[6]  (
	.A(exu_shifter_places[2]),
	.B(lsu_align_result_3_Z_Z[6]),
	.C(lsu_align_result_3_Z_Z[2]),
	.Y(lsu_align_result_7_Z[6])
);
defparam \lsu_align_result_7[6] .INIT=8'hE4;
// @31:11244
  CFG4 \lsu_align_result_7[5]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_3_Z_Z[5]),
	.D(lsu_align_result_1_Z[1]),
	.Y(lsu_align_result_7_Z[5])
);
defparam \lsu_align_result_7[5] .INIT=16'h7250;
// @31:11244
  CFG3 \lsu_align_result_7[4]  (
	.A(lsu_align_result_3_Z_Z[4]),
	.B(lsu_align_result_35_3_Z),
	.C(exu_shifter_places[2]),
	.Y(lsu_align_result_7_Z[4])
);
defparam \lsu_align_result_7[4] .INIT=8'hCA;
// @31:11244
  CFG3 \lsu_align_result_35[1]  (
	.A(N_1281_1),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_33_Z[3]),
	.Y(lsu_align_result_35_Z[1])
);
defparam \lsu_align_result_35[1] .INIT=8'hEA;
// @31:11244
  CFG3 \lsu_align_result_3[31]  (
	.A(N_287_1),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_1[29]),
	.Y(lsu_align_result_3_Z_Z[31])
);
defparam \lsu_align_result_3[31] .INIT=8'hEA;
// @31:11244
  CFG3 \lsu_align_result_3[30]  (
	.A(N_286_1),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_1[28]),
	.Y(lsu_align_result_3_Z_Z[30])
);
defparam \lsu_align_result_3[30] .INIT=8'hEA;
// @31:11244
  CFG3 \lsu_align_result_35[0]  (
	.A(N_1280_1),
	.B(exu_shifter_places[1]),
	.C(lsu_align_result_33_Z[2]),
	.Y(lsu_align_result_35_Z[0])
);
defparam \lsu_align_result_35[0] .INIT=8'hEA;
// @31:11473
  CFG4 \quotientce[31]  (
	.A(quotientce_0_Z[12]),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[4]),
	.D(un22_next_quotient_2),
	.Y(quotientce_Z[31])
);
defparam \quotientce[31] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[30]  (
	.A(mul_div_cnt_Z[4]),
	.B(quotientce_0_Z[30]),
	.C(quotientce_0_Z[12]),
	.D(un1_next_div_divisor39_1),
	.Y(quotientce_Z[30])
);
defparam \quotientce[30] .INIT=16'h0040;
// @31:11473
  CFG4 \quotientce[29]  (
	.A(mul_div_cnt_Z[4]),
	.B(quotientce_0_Z[29]),
	.C(quotientce_0_Z[12]),
	.D(un1_next_div_divisor39_1),
	.Y(quotientce_Z[29])
);
defparam \quotientce[29] .INIT=16'h0040;
// @31:11473
  CFG4 \quotientce[28]  (
	.A(quotientce_0_Z[12]),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_1),
	.D(un15_next_quotient_1),
	.Y(quotientce_Z[28])
);
defparam \quotientce[28] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[27]  (
	.A(quotientce_0_Z[27]),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[4]),
	.D(un41_next_quotient_2),
	.Y(quotientce_Z[27])
);
defparam \quotientce[27] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[26]  (
	.A(un17_next_quotient_1),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[4]),
	.D(un41_next_quotient_2),
	.Y(quotientce_Z[26])
);
defparam \quotientce[26] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[25]  (
	.A(quotientce_0_Z[25]),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_1),
	.D(un16_next_quotient_1),
	.Y(quotientce_Z[25])
);
defparam \quotientce[25] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[24]  (
	.A(quotientce_0_Z[24]),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_1),
	.D(un15_next_quotient_1),
	.Y(quotientce_Z[24])
);
defparam \quotientce[24] .INIT=16'h0200;
// @31:11473
  CFG3 \quotientce[23]  (
	.A(un1_next_div_divisor39_1),
	.B(quotientce_0_Z[17]),
	.C(un29_next_quotient_2),
	.Y(quotientce_Z[23])
);
defparam \quotientce[23] .INIT=8'h40;
// @31:11473
  CFG4 \quotientce[22]  (
	.A(un21_next_quotient_1),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_1),
	.D(un29_next_quotient_2),
	.Y(quotientce_Z[22])
);
defparam \quotientce[22] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[21]  (
	.A(un20_next_quotient_1),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_1),
	.D(un28_next_quotient_2),
	.Y(quotientce_Z[21])
);
defparam \quotientce[21] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[20]  (
	.A(quotientce_0_Z[20]),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_1),
	.D(un15_next_quotient_1),
	.Y(quotientce_Z[20])
);
defparam \quotientce[20] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[19]  (
	.A(un15_next_quotient_2),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[4]),
	.D(un22_next_quotient_2),
	.Y(quotientce_Z[19])
);
defparam \quotientce[19] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[18]  (
	.A(quotientce_0_Z[18]),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_1),
	.D(un17_next_quotient_1),
	.Y(quotientce_Z[18])
);
defparam \quotientce[18] .INIT=16'h0200;
// @31:11473
  CFG3 \quotientce[17]  (
	.A(un1_next_div_divisor39_1),
	.B(quotientce_0_Z[17]),
	.C(un16_next_quotient_1),
	.Y(quotientce_Z[17])
);
defparam \quotientce[17] .INIT=8'h40;
// @31:11473
  CFG4 \quotientce[16]  (
	.A(un15_next_quotient_1),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[4]),
	.D(un15_next_quotient_2),
	.Y(quotientce_Z[16])
);
defparam \quotientce[16] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[15]  (
	.A(un18_next_quotient_2),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[3]),
	.D(un29_next_quotient_2),
	.Y(quotientce_Z[15])
);
defparam \quotientce[15] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[14]  (
	.A(quotientce_0_Z[14]),
	.B(mul_div_cnt_Z[3]),
	.C(un1_next_div_divisor39_1),
	.D(un29_next_quotient_2),
	.Y(quotientce_Z[14])
);
defparam \quotientce[14] .INIT=16'h0200;
// @31:11473
  CFG3 \quotientce[13]  (
	.A(un1_next_div_divisor39_1),
	.B(un28_next_quotient_2),
	.C(quotientce_1_Z[13]),
	.Y(quotientce_Z[13])
);
defparam \quotientce[13] .INIT=8'h40;
// @31:11473
  CFG4 \quotientce[12]  (
	.A(quotientce_0_Z[12]),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_1),
	.D(un15_next_quotient_1),
	.Y(quotientce_Z[12])
);
defparam \quotientce[12] .INIT=16'h0800;
// @31:11473
  CFG3 \quotientce[11]  (
	.A(un1_next_div_divisor39_1),
	.B(quotientce_0_Z[8]),
	.C(un22_next_quotient_2),
	.Y(quotientce_Z[11])
);
defparam \quotientce[11] .INIT=8'h40;
// @31:11473
  CFG4 \quotientce[10]  (
	.A(un17_next_quotient_1),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[3]),
	.D(un21_next_quotient_2),
	.Y(quotientce_Z[10])
);
defparam \quotientce[10] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[9]  (
	.A(un16_next_quotient_1),
	.B(mul_div_cnt_Z[3]),
	.C(un1_next_div_divisor39_1),
	.D(un18_next_quotient_2),
	.Y(quotientce_Z[9])
);
defparam \quotientce[9] .INIT=16'h0200;
// @31:11473
  CFG3 \quotientce[8]  (
	.A(un1_next_div_divisor39_1),
	.B(quotientce_0_Z[8]),
	.C(un15_next_quotient_1),
	.Y(quotientce_Z[8])
);
defparam \quotientce[8] .INIT=8'h40;
// @31:11473
  CFG4 \quotientce[7]  (
	.A(un16_next_quotient_2),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[2]),
	.D(un22_next_quotient_2),
	.Y(quotientce_Z[7])
);
defparam \quotientce[7] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[6]  (
	.A(un21_next_quotient_1),
	.B(mul_div_cnt_Z[2]),
	.C(un1_next_div_divisor39_1),
	.D(un21_next_quotient_2),
	.Y(quotientce_Z[6])
);
defparam \quotientce[6] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[5]  (
	.A(un18_next_quotient_2),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[2]),
	.D(un20_next_quotient_1),
	.Y(quotientce_Z[5])
);
defparam \quotientce[5] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[4]  (
	.A(un15_next_quotient_1),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[2]),
	.D(un16_next_quotient_2),
	.Y(quotientce_Z[4])
);
defparam \quotientce[4] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[3]  (
	.A(un15_next_quotient_2),
	.B(mul_div_cnt_Z[1]),
	.C(un1_next_div_divisor39_1),
	.D(un18_next_quotient_2),
	.Y(quotientce_Z[3])
);
defparam \quotientce[3] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[2]  (
	.A(un16_next_quotient_2),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[1]),
	.D(un17_next_quotient_1),
	.Y(quotientce_Z[2])
);
defparam \quotientce[2] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[1]  (
	.A(un16_next_quotient_1),
	.B(mul_div_cnt_Z[0]),
	.C(un1_next_div_divisor39_1),
	.D(un16_next_quotient_2),
	.Y(quotientce_Z[1])
);
defparam \quotientce[1] .INIT=16'h0200;
// @31:11473
  CFG4 \quotientce[0]  (
	.A(un15_next_quotient_1),
	.B(un1_next_div_divisor39_1),
	.C(mul_div_cnt_Z[4]),
	.D(un15_next_quotient_2),
	.Y(quotientce_Z[0])
);
defparam \quotientce[0] .INIT=16'h2000;
// @31:11244
  CFG4 \lsu_align_result_15_1[25]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_3_Z_Z[21]),
	.D(lsu_align_result_3_Z_Z[25]),
	.Y(N_665_1)
);
defparam \lsu_align_result_15_1[25] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_15_1[26]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_3_Z_Z[22]),
	.D(lsu_align_result_3_Z_Z[26]),
	.Y(N_666_1)
);
defparam \lsu_align_result_15_1[26] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_15_1[27]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_3_Z_Z[23]),
	.D(lsu_align_result_3_Z_Z[27]),
	.Y(N_667_1)
);
defparam \lsu_align_result_15_1[27] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_47_1[4]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_35_Z[4]),
	.D(lsu_align_result_35_Z[8]),
	.Y(N_1668_1)
);
defparam \lsu_align_result_47_1[4] .INIT=16'h5410;
// @31:11244
  CFG4 \lsu_align_result_47_1[5]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_35_Z[5]),
	.D(lsu_align_result_35[9]),
	.Y(N_1669_1)
);
defparam \lsu_align_result_47_1[5] .INIT=16'h5410;
// @31:11244
  CFG2 \lsu_align_result_39_2[3]  (
	.A(lsu_align_result_35[7]),
	.B(exu_shifter_places[2]),
	.Y(N_1411_2)
);
defparam \lsu_align_result_39_2[3] .INIT=4'h8;
// @31:11244
  CFG4 \lsu_align_result_47_1[6]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_35_Z[6]),
	.D(lsu_align_result_38_Z[6]),
	.Y(N_1670_1)
);
defparam \lsu_align_result_47_1[6] .INIT=16'h5410;
// @31:11244
  CFG2 \lsu_align_result_39_2[2]  (
	.A(lsu_align_result_35_Z[6]),
	.B(exu_shifter_places[2]),
	.Y(N_1410_2)
);
defparam \lsu_align_result_39_2[2] .INIT=4'h8;
// @31:11244
  CFG3 \lsu_align_result_93[6]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_92[6]),
	.C(lsu_align_result_54_Z[6]),
	.Y(lsu_align_result_93_Z[6])
);
defparam \lsu_align_result_93[6] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_93[3]  (
	.A(lsu_align_result_92_Z[3]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_54[3]),
	.Y(lsu_align_result_93_Z[3])
);
defparam \lsu_align_result_93[3] .INIT=8'hB8;
// @31:11244
  CFG4 \lsu_align_result_62[6]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_54_Z[6]),
	.D(lsu_align_result_57[6]),
	.Y(lsu_align_result_62_Z[6])
);
defparam \lsu_align_result_62[6] .INIT=16'h7250;
// @31:11244
  CFG4 \lsu_align_result_62[4]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_53_Z[8]),
	.D(lsu_align_result_54_Z[4]),
	.Y(lsu_align_result_62_Z[4])
);
defparam \lsu_align_result_62[4] .INIT=16'h7340;
// @31:11244
  CFG3 \lsu_align_result_62[3]  (
	.A(lsu_align_result_61_Z[3]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_54[3]),
	.Y(lsu_align_result_62_Z[3])
);
defparam \lsu_align_result_62[3] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_62[2]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_61_Z[2]),
	.C(lsu_align_result_54_Z[2]),
	.Y(lsu_align_result_62_Z[2])
);
defparam \lsu_align_result_62[2] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_62[1]  (
	.A(lsu_align_result_54_Z[9]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46_Z[9]),
	.Y(lsu_align_result_62_Z[1])
);
defparam \lsu_align_result_62[1] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_62[0]  (
	.A(lsu_align_result_54_Z[8]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46_Z[8]),
	.Y(lsu_align_result_62_Z[0])
);
defparam \lsu_align_result_62[0] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_47[14]  (
	.A(lsu_align_result_54_Z[6]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46_Z[6]),
	.Y(lsu_align_result_47_Z[14])
);
defparam \lsu_align_result_47[14] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_47[12]  (
	.A(lsu_align_result_54_Z[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46_Z[4]),
	.Y(lsu_align_result_47_Z[12])
);
defparam \lsu_align_result_47[12] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_47[11]  (
	.A(lsu_align_result_54[3]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46[3]),
	.Y(lsu_align_result_47_Z[11])
);
defparam \lsu_align_result_47[11] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_47[10]  (
	.A(lsu_align_result_54_Z[2]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46_Z[2]),
	.Y(lsu_align_result_47_Z[10])
);
defparam \lsu_align_result_47[10] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_47[9]  (
	.A(lsu_align_result_46_Z[9]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_39_Z[9]),
	.Y(lsu_align_result_47_Z[9])
);
defparam \lsu_align_result_47[9] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_47[8]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_46_Z[8]),
	.C(lsu_align_result_39_Z[8]),
	.Y(lsu_align_result_47_Z[8])
);
defparam \lsu_align_result_47[8] .INIT=8'hD8;
// @31:11244
  CFG3 \lsu_align_result_15[15]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_7_Z[15]),
	.C(lsu_align_result_7_Z[7]),
	.Y(lsu_align_result_15_Z[15])
);
defparam \lsu_align_result_15[15] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_15[14]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_7_Z[14]),
	.C(lsu_align_result_7_Z[6]),
	.Y(lsu_align_result_15_Z[14])
);
defparam \lsu_align_result_15[14] .INIT=8'hE4;
// @31:11244
  CFG3 \lsu_align_result_15[13]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_7_Z[13]),
	.C(lsu_align_result_7_Z[5]),
	.Y(lsu_align_result_15_Z[13])
);
defparam \lsu_align_result_15[13] .INIT=8'hE4;
// @31:11244
  CFG4 \lsu_align_result_15[11]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_3_Z_Z[3]),
	.D(lsu_align_result_7_Z[11]),
	.Y(lsu_align_result_15_Z[11])
);
defparam \lsu_align_result_15[11] .INIT=16'h7520;
// @31:11244
  CFG4 \lsu_align_result_15[10]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_3_Z_Z[2]),
	.D(lsu_align_result_7_Z[10]),
	.Y(lsu_align_result_15_Z[10])
);
defparam \lsu_align_result_15[10] .INIT=16'h7520;
// @31:11244
  CFG3 \lsu_align_result_15[9]  (
	.A(exu_shifter_places[3]),
	.B(lsu_align_result_7_Z[9]),
	.C(lsu_align_result_7[1]),
	.Y(lsu_align_result_15_Z[9])
);
defparam \lsu_align_result_15[9] .INIT=8'hE4;
// @31:11244
  CFG4 \lsu_align_result_15[8]  (
	.A(lsu_align_result_7_Z[8]),
	.B(lsu_align_result_35_3_Z),
	.C(exu_shifter_places[2]),
	.D(exu_shifter_places[3]),
	.Y(lsu_align_result_15_Z[8])
);
defparam \lsu_align_result_15[8] .INIT=16'h0CAA;
// @31:11244
  CFG3 \lsu_align_result_92[2]  (
	.A(N_3106_2),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_53_Z[6]),
	.Y(lsu_align_result_92_Z[2])
);
defparam \lsu_align_result_92[2] .INIT=8'hBA;
// @31:11244
  CFG3 \lsu_align_result_85[9]  (
	.A(N_2889_2),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_50_Z[9]),
	.Y(lsu_align_result_85_Z[9])
);
defparam \lsu_align_result_85[9] .INIT=8'hBA;
// @31:11244
  CFG3 \lsu_align_result_7[28]  (
	.A(N_412_1),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_3_Z_Z[24]),
	.Y(lsu_align_result_7_Z[28])
);
defparam \lsu_align_result_7[28] .INIT=8'hEA;
// @31:11244
  CFG4 \lsu_align_result_95_2[27]  (
	.A(lsu_align_result_92_Z[3]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(lsu_align_result_94),
	.Y(N_3227_2)
);
defparam \lsu_align_result_95_2[27] .INIT=16'h88C0;
// @31:11244
  CFG4 \lsu_align_result_95_2[24]  (
	.A(lsu_align_result_54_Z[8]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(lsu_align_result_94),
	.Y(N_3224_2)
);
defparam \lsu_align_result_95_2[24] .INIT=16'h88C0;
// @31:11244
  CFG4 \lsu_align_result_31_1[21]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[13]),
	.D(lsu_align_result_7_Z[21]),
	.Y(N_1173_1)
);
defparam \lsu_align_result_31_1[21] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_31_1[17]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[9]),
	.D(lsu_align_result_7_Z[17]),
	.Y(N_1169_1)
);
defparam \lsu_align_result_31_1[17] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_31_1[16]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[8]),
	.D(lsu_align_result_7_Z[16]),
	.Y(N_1168_1)
);
defparam \lsu_align_result_31_1[16] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_31_1[20]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[12]),
	.D(lsu_align_result_7_Z[20]),
	.Y(N_1172_1)
);
defparam \lsu_align_result_31_1[20] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_31_1[18]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[10]),
	.D(lsu_align_result_7_Z[18]),
	.Y(N_1170_1)
);
defparam \lsu_align_result_31_1[18] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_31_1[23]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[15]),
	.D(lsu_align_result_7_Z[23]),
	.Y(N_1175_1)
);
defparam \lsu_align_result_31_1[23] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_31_1[22]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[14]),
	.D(lsu_align_result_7_Z[22]),
	.Y(N_1174_1)
);
defparam \lsu_align_result_31_1[22] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_95_2[23]  (
	.A(lsu_align_result_54[7]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(lsu_align_result_94),
	.Y(N_3223_2)
);
defparam \lsu_align_result_95_2[23] .INIT=16'h88C0;
// @31:11244
  CFG4 \lsu_align_result_31_1[19]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[11]),
	.D(lsu_align_result_7_Z[19]),
	.Y(N_1171_1)
);
defparam \lsu_align_result_31_1[19] .INIT=16'h5140;
// @31:11420
  CFG4 \next_dividend[14]  (
	.A(dividend_Z[14]),
	.B(exu_alu_operand0[14]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[14])
);
defparam \next_dividend[14] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[15]  (
	.A(dividend_Z[15]),
	.B(exu_alu_operand0[15]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[15])
);
defparam \next_dividend[15] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[21]  (
	.A(dividend_Z[21]),
	.B(exu_alu_operand0[21]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[21])
);
defparam \next_dividend[21] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[5]  (
	.A(dividend_Z[5]),
	.B(exu_alu_operand0[5]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[5])
);
defparam \next_dividend[5] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[16]  (
	.A(dividend_Z[16]),
	.B(exu_alu_operand0[16]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[16])
);
defparam \next_dividend[16] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[25]  (
	.A(dividend_Z[25]),
	.B(exu_alu_operand0[25]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[25])
);
defparam \next_dividend[25] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[24]  (
	.A(dividend_Z[24]),
	.B(exu_alu_operand0[24]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[24])
);
defparam \next_dividend[24] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[29]  (
	.A(dividend_Z[29]),
	.B(exu_alu_operand0[29]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[29])
);
defparam \next_dividend[29] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[27]  (
	.A(dividend_Z[27]),
	.B(exu_alu_operand0[27]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[27])
);
defparam \next_dividend[27] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[26]  (
	.A(dividend_Z[26]),
	.B(exu_alu_operand0[26]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[26])
);
defparam \next_dividend[26] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[30]  (
	.A(dividend_Z[30]),
	.B(exu_alu_operand0[30]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[30])
);
defparam \next_dividend[30] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[3]  (
	.A(dividend_Z[3]),
	.B(exu_alu_operand0[3]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[3])
);
defparam \next_dividend[3] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[2]  (
	.A(dividend_Z[2]),
	.B(exu_alu_operand0[2]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[2])
);
defparam \next_dividend[2] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[1]  (
	.A(dividend_Z[1]),
	.B(exu_alu_operand0[1]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[1])
);
defparam \next_dividend[1] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[9]  (
	.A(dividend_Z[9]),
	.B(exu_alu_operand0[9]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[9])
);
defparam \next_dividend[9] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[4]  (
	.A(dividend_Z[4]),
	.B(exu_alu_operand0[4]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[4])
);
defparam \next_dividend[4] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[13]  (
	.A(dividend_Z[13]),
	.B(exu_alu_operand0[13]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[13])
);
defparam \next_dividend[13] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[11]  (
	.A(dividend_Z[11]),
	.B(exu_alu_operand0[11]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[11])
);
defparam \next_dividend[11] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[10]  (
	.A(dividend_Z[10]),
	.B(exu_alu_operand0[10]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[10])
);
defparam \next_dividend[10] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[12]  (
	.A(dividend_Z[12]),
	.B(exu_alu_operand0[12]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[12])
);
defparam \next_dividend[12] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[8]  (
	.A(dividend_Z[8]),
	.B(exu_alu_operand0[8]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[8])
);
defparam \next_dividend[8] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[7]  (
	.A(dividend_Z[7]),
	.B(exu_alu_operand0[7]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[7])
);
defparam \next_dividend[7] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[23]  (
	.A(dividend_Z[23]),
	.B(exu_alu_operand0[23]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[23])
);
defparam \next_dividend[23] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[18]  (
	.A(dividend_Z[18]),
	.B(exu_alu_operand0[18]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[18])
);
defparam \next_dividend[18] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[20]  (
	.A(dividend_Z[20]),
	.B(exu_alu_operand0[20]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[20])
);
defparam \next_dividend[20] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[17]  (
	.A(dividend_Z[17]),
	.B(exu_alu_operand0[17]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[17])
);
defparam \next_dividend[17] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[28]  (
	.A(dividend_Z[28]),
	.B(exu_alu_operand0[28]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[28])
);
defparam \next_dividend[28] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[22]  (
	.A(dividend_Z[22]),
	.B(exu_alu_operand0[22]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[22])
);
defparam \next_dividend[22] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[6]  (
	.A(dividend_Z[6]),
	.B(exu_alu_operand0[6]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[6])
);
defparam \next_dividend[6] .INIT=16'h3ACC;
// @31:11420
  CFG4 \next_dividend[19]  (
	.A(dividend_Z[19]),
	.B(exu_alu_operand0[19]),
	.C(next_dividend_0_sqmuxa),
	.D(un1_next_dividend_0_sqmuxa),
	.Y(next_dividend_0[19])
);
defparam \next_dividend[19] .INIT=16'h3ACC;
// @31:11244
  CFG4 \lsu_align_result_96_2[31]  (
	.A(exu_shifter_operand[31]),
	.B(lsu_align_result_63[31]),
	.C(shifter_unit_op_sel[1]),
	.D(shifter_unit_op_sel[0]),
	.Y(lsu_align_result_2[31])
);
defparam \lsu_align_result_96_2[31] .INIT=16'hA0C0;
// @31:11244
  CFG4 \lsu_align_result_15_1[30]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_3_Z_Z[26]),
	.D(lsu_align_result_3_Z_Z[30]),
	.Y(N_670_1)
);
defparam \lsu_align_result_15_1[30] .INIT=16'h3120;
// @31:11244
  CFG3 \lsu_align_result_15[25]  (
	.A(N_665_1),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[17]),
	.Y(lsu_align_result_15_Z[25])
);
defparam \lsu_align_result_15[25] .INIT=8'hEA;
// @31:11244
  CFG3 \lsu_align_result_15[26]  (
	.A(N_666_1),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[18]),
	.Y(lsu_align_result_15_Z[26])
);
defparam \lsu_align_result_15[26] .INIT=8'hEA;
// @31:11244
  CFG4 \lsu_align_result_31[17]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7[1]),
	.D(N_1169_1),
	.Y(lsu_align_result_31_Z[17])
);
defparam \lsu_align_result_31[17] .INIT=16'hFF20;
// @31:11244
  CFG3 \lsu_align_result_31[16]  (
	.A(N_1168_1),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_15[0]),
	.Y(lsu_align_result_31_Z[16])
);
defparam \lsu_align_result_31[16] .INIT=8'hEA;
// @31:11244
  CFG3 \lsu_align_result_15[27]  (
	.A(N_667_1),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[19]),
	.Y(lsu_align_result_15_Z[27])
);
defparam \lsu_align_result_15[27] .INIT=8'hEA;
// @31:11244
  CFG3 \lsu_align_result_47[4]  (
	.A(N_1668_1),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46_Z[4]),
	.Y(lsu_align_result_47_Z[4])
);
defparam \lsu_align_result_47[4] .INIT=8'hEA;
// @31:11244
  CFG4 \lsu_align_result_47_1[1]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_35_Z[1]),
	.D(lsu_align_result_35_Z[5]),
	.Y(N_1665_1)
);
defparam \lsu_align_result_47_1[1] .INIT=16'h5410;
// @31:11244
  CFG4 \lsu_align_result_47_1[0]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[2]),
	.C(lsu_align_result_35_Z[0]),
	.D(lsu_align_result_35_Z[4]),
	.Y(N_1664_1)
);
defparam \lsu_align_result_47_1[0] .INIT=16'h5410;
// @31:11244
  CFG4 \lsu_align_result_15_1[31]  (
	.A(exu_shifter_places[2]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_3_Z_Z[27]),
	.D(lsu_align_result_3_Z_Z[31]),
	.Y(N_671_1)
);
defparam \lsu_align_result_15_1[31] .INIT=16'h3120;
// @31:11244
  CFG3 \lsu_align_result_47[5]  (
	.A(N_1669_1),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46_Z[5]),
	.Y(lsu_align_result_47_Z[5])
);
defparam \lsu_align_result_47[5] .INIT=8'hEA;
// @31:11244
  CFG3 \lsu_align_result_47[6]  (
	.A(N_1670_1),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46_Z[6]),
	.Y(lsu_align_result_47_Z[6])
);
defparam \lsu_align_result_47[6] .INIT=8'hEA;
// @31:11244
  CFG3 \lsu_align_result_95_1[30]  (
	.A(lsu_align_result_47[30]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_places[4]),
	.Y(N_3230_1)
);
defparam \lsu_align_result_95_1[30] .INIT=8'h02;
// @31:11244
  CFG4 \lsu_align_result_96[3]  (
	.A(shifter_unit_op_sel[1]),
	.B(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[3]),
	.C(lsu_align_result_95_1_0_wmux_0_Y[3]),
	.D(shifter_unit_op_sel[0]),
	.Y(lsu_align_result[3])
);
defparam \lsu_align_result_96[3] .INIT=16'hE4A0;
// @31:11244
  CFG4 \lsu_align_result_96[2]  (
	.A(shifter_unit_op_sel[1]),
	.B(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[2]),
	.C(lsu_align_result_95_1_0_wmux_0_Y[2]),
	.D(shifter_unit_op_sel[0]),
	.Y(lsu_align_result[2])
);
defparam \lsu_align_result_96[2] .INIT=16'hE4A0;
// @31:11244
  CFG3 \lsu_align_result_93[2]  (
	.A(lsu_align_result_92_Z[2]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_54_Z[2]),
	.Y(lsu_align_result_93_Z[2])
);
defparam \lsu_align_result_93[2] .INIT=8'hB8;
// @31:11244
  CFG3 \lsu_align_result_93[1]  (
	.A(lsu_align_result_85_Z[9]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_46_Z[9]),
	.Y(lsu_align_result_93_Z[1])
);
defparam \lsu_align_result_93[1] .INIT=8'hB8;
// @31:11244
  CFG4 \lsu_align_result_47[3]  (
	.A(N_1411_2),
	.B(lsu_align_result_46[3]),
	.C(exu_shifter_places[3]),
	.D(N_1411_1),
	.Y(lsu_align_result_47_Z[3])
);
defparam \lsu_align_result_47[3] .INIT=16'hCFCA;
// @31:11244
  CFG4 \lsu_align_result_47[2]  (
	.A(N_1410_2),
	.B(lsu_align_result_46_Z[2]),
	.C(exu_shifter_places[3]),
	.D(N_1410_1),
	.Y(lsu_align_result_47_Z[2])
);
defparam \lsu_align_result_47[2] .INIT=16'hCFCA;
// @31:11244
  CFG4 \lsu_align_result_95_2[19]  (
	.A(lsu_align_result_93_Z[3]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(exu_shifter_places[4]),
	.Y(N_3219_2)
);
defparam \lsu_align_result_95_2[19] .INIT=16'hC088;
// @31:11244
  CFG4 \lsu_align_result_95_2[21]  (
	.A(lsu_align_result_93[5]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(exu_shifter_places[4]),
	.Y(N_3221_2)
);
defparam \lsu_align_result_95_2[21] .INIT=16'hC088;
// @31:11244
  CFG4 \lsu_align_result_31_2[28]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[4]),
	.D(lsu_align_result_7_Z[12]),
	.Y(N_1180_2)
);
defparam \lsu_align_result_31_2[28] .INIT=16'hA280;
// @31:11244
  CFG4 \lsu_align_result_95_2[22]  (
	.A(lsu_align_result_93_Z[6]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(exu_shifter_places[4]),
	.Y(N_3222_2)
);
defparam \lsu_align_result_95_2[22] .INIT=16'hC088;
// @31:11244
  CFG4 \lsu_align_result_95_2[20]  (
	.A(lsu_align_result_93[4]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(exu_shifter_places[4]),
	.Y(N_3220_2)
);
defparam \lsu_align_result_95_2[20] .INIT=16'hC088;
// @31:11244
  CFG3 \lsu_align_result_31[18]  (
	.A(N_1170_1),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_15[2]),
	.Y(lsu_align_result_31_Z[18])
);
defparam \lsu_align_result_31[18] .INIT=8'hEA;
// @31:11244
  CFG3 \lsu_align_result_31[19]  (
	.A(exu_shifter_places[4]),
	.B(N_1171_1),
	.C(lsu_align_result_15[3]),
	.Y(lsu_align_result_31_Z[19])
);
defparam \lsu_align_result_31[19] .INIT=8'hEC;
// @31:11244
  CFG4 \lsu_align_result_96[7]  (
	.A(shifter_unit_op_sel[1]),
	.B(shifter_unit_op_sel[0]),
	.C(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[7]),
	.D(lsu_align_result_96_RNO_Z[7]),
	.Y(lsu_align_result[7])
);
defparam \lsu_align_result_96[7] .INIT=16'hEA40;
// @31:11244
  CFG4 \lsu_align_result_96[6]  (
	.A(shifter_unit_op_sel[1]),
	.B(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[6]),
	.C(lsu_align_result_95_1_0_wmux_0_Y[6]),
	.D(shifter_unit_op_sel[0]),
	.Y(lsu_align_result[6])
);
defparam \lsu_align_result_96[6] .INIT=16'hE4A0;
// @31:11244
  CFG4 \lsu_align_result_96[5]  (
	.A(shifter_unit_op_sel[1]),
	.B(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[5]),
	.C(lsu_align_result_95_1_0_wmux_0_Y[5]),
	.D(shifter_unit_op_sel[0]),
	.Y(lsu_align_result[5])
);
defparam \lsu_align_result_96[5] .INIT=16'hE4A0;
// @31:11244
  CFG4 \lsu_align_result_96[4]  (
	.A(shifter_unit_op_sel[1]),
	.B(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[4]),
	.C(lsu_align_result_95_1_0_wmux_0_Y[4]),
	.D(shifter_unit_op_sel[0]),
	.Y(lsu_align_result[4])
);
defparam \lsu_align_result_96[4] .INIT=16'hE4A0;
// @31:11244
  CFG3 \lsu_align_result_95_1[25]  (
	.A(lsu_align_result_62[9]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_places[4]),
	.Y(N_3225_1)
);
defparam \lsu_align_result_95_1[25] .INIT=8'h02;
// @31:11244
  CFG3 \lsu_align_result_95_1[26]  (
	.A(lsu_align_result_47[26]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_places[4]),
	.Y(N_3226_1)
);
defparam \lsu_align_result_95_1[26] .INIT=8'h02;
// @31:11244
  CFG3 \lsu_align_result_95_1[27]  (
	.A(lsu_align_result_47[27]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_places[4]),
	.Y(N_3227_1)
);
defparam \lsu_align_result_95_1[27] .INIT=8'h02;
// @31:11244
  CFG3 \lsu_align_result_15[30]  (
	.A(N_670_1),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[22]),
	.Y(lsu_align_result_15_Z[30])
);
defparam \lsu_align_result_15[30] .INIT=8'hEA;
// @31:11244
  CFG4 \lsu_align_result_31[21]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[5]),
	.D(N_1173_1),
	.Y(lsu_align_result_31_Z[21])
);
defparam \lsu_align_result_31[21] .INIT=16'hFF20;
// @31:11244
  CFG4 \lsu_align_result_31[20]  (
	.A(exu_shifter_places[3]),
	.B(exu_shifter_places[4]),
	.C(lsu_align_result_7_Z[4]),
	.D(N_1172_1),
	.Y(lsu_align_result_31_Z[20])
);
defparam \lsu_align_result_31[20] .INIT=16'hFF40;
// @31:11244
  CFG4 \lsu_align_result_31[23]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[7]),
	.D(N_1175_1),
	.Y(lsu_align_result_31_Z[23])
);
defparam \lsu_align_result_31[23] .INIT=16'hFF20;
// @31:11244
  CFG4 \lsu_align_result_31[22]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[6]),
	.D(N_1174_1),
	.Y(lsu_align_result_31_Z[22])
);
defparam \lsu_align_result_31[22] .INIT=16'hFF20;
// @31:11244
  CFG3 \lsu_align_result_47[1]  (
	.A(exu_shifter_places[3]),
	.B(N_1665_1),
	.C(lsu_align_result_39_Z[9]),
	.Y(lsu_align_result_47_Z[1])
);
defparam \lsu_align_result_47[1] .INIT=8'hEC;
// @31:11244
  CFG3 \lsu_align_result_47[0]  (
	.A(N_1664_1),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_39_Z[8]),
	.Y(lsu_align_result_47_Z[0])
);
defparam \lsu_align_result_47[0] .INIT=8'hEA;
// @31:11244
  CFG3 \lsu_align_result_15[31]  (
	.A(N_671_1),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[23]),
	.Y(lsu_align_result_15_Z[31])
);
defparam \lsu_align_result_15[31] .INIT=8'hEA;
// @31:11244
  CFG4 \lsu_align_result_96[15]  (
	.A(shifter_unit_op_sel[1]),
	.B(shifter_unit_op_sel[0]),
	.C(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[15]),
	.D(lsu_align_result_95_1_0_wmux_0_Y[15]),
	.Y(lsu_align_result[15])
);
defparam \lsu_align_result_96[15] .INIT=16'hEA40;
// @31:11244
  CFG4 \lsu_align_result_96[12]  (
	.A(shifter_unit_op_sel[1]),
	.B(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[12]),
	.C(lsu_align_result_96_RNO_Z[12]),
	.D(shifter_unit_op_sel[0]),
	.Y(lsu_align_result[12])
);
defparam \lsu_align_result_96[12] .INIT=16'hE4A0;
// @31:11244
  CFG4 \lsu_align_result_95_2[25]  (
	.A(lsu_align_result_85_Z[9]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(lsu_align_result_94),
	.Y(N_3225_2)
);
defparam \lsu_align_result_95_2[25] .INIT=16'h88C0;
// @31:11244
  CFG4 \lsu_align_result_95_2[26]  (
	.A(lsu_align_result_92_Z[2]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(lsu_align_result_94),
	.Y(N_3226_2)
);
defparam \lsu_align_result_95_2[26] .INIT=16'h88C0;
// @31:11244
  CFG4 \lsu_align_result_31_1[28]  (
	.A(exu_shifter_places[4]),
	.B(exu_shifter_places[3]),
	.C(lsu_align_result_7_Z[20]),
	.D(lsu_align_result_7_Z[28]),
	.Y(N_1180_1)
);
defparam \lsu_align_result_31_1[28] .INIT=16'h5140;
// @31:11244
  CFG4 \lsu_align_result_95[16]  (
	.A(lsu_align_result_62_Z[0]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(exu_shifter_places[4]),
	.Y(lsu_align_result_95_Z[16])
);
defparam \lsu_align_result_95[16] .INIT=16'hC0AA;
// @31:11244
  CFG4 \lsu_align_result_95[22]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_62_Z[6]),
	.C(shifter_unit_op_sel[0]),
	.D(N_3222_2),
	.Y(lsu_align_result_95_Z[22])
);
defparam \lsu_align_result_95[22] .INIT=16'hFF04;
// @31:11244
  CFG4 \lsu_align_result_32[24]  (
	.A(lsu_align_result_15_Z[8]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_places[4]),
	.D(lsu_align_result_15_Z[24]),
	.Y(lsu_align_result_32_Z[24])
);
defparam \lsu_align_result_32[24] .INIT=16'h8C80;
// @31:11244
  CFG4 \lsu_align_result_32[25]  (
	.A(lsu_align_result_15_Z[9]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_places[4]),
	.D(lsu_align_result_15_Z[25]),
	.Y(lsu_align_result_32_Z[25])
);
defparam \lsu_align_result_32[25] .INIT=16'h8C80;
// @31:11244
  CFG4 \lsu_align_result_32[26]  (
	.A(lsu_align_result_15_Z[10]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_places[4]),
	.D(lsu_align_result_15_Z[26]),
	.Y(lsu_align_result_32_Z[26])
);
defparam \lsu_align_result_32[26] .INIT=16'h8C80;
// @31:11244
  CFG4 \lsu_align_result_32[27]  (
	.A(lsu_align_result_15_Z[11]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_places[4]),
	.D(lsu_align_result_15_Z[27]),
	.Y(lsu_align_result_32_Z[27])
);
defparam \lsu_align_result_32[27] .INIT=16'h8C80;
// @31:11244
  CFG4 \lsu_align_result_95_2[17]  (
	.A(lsu_align_result_93_Z[1]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(exu_shifter_places[4]),
	.Y(N_3217_2)
);
defparam \lsu_align_result_95_2[17] .INIT=16'hC088;
// @31:11244
  CFG4 \lsu_align_result_95_2[18]  (
	.A(lsu_align_result_93_Z[2]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[31]),
	.D(exu_shifter_places[4]),
	.Y(N_3218_2)
);
defparam \lsu_align_result_95_2[18] .INIT=16'hC088;
// @31:11244
  CFG3 \lsu_align_result_32[28]  (
	.A(N_1180_1),
	.B(N_1180_2),
	.C(shifter_unit_op_sel[0]),
	.Y(lsu_align_result_32_Z[28])
);
defparam \lsu_align_result_32[28] .INIT=8'hE0;
// @31:11244
  CFG4 \lsu_align_result_32[30]  (
	.A(lsu_align_result_15_Z[14]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_places[4]),
	.D(lsu_align_result_15_Z[30]),
	.Y(lsu_align_result_32_Z[30])
);
defparam \lsu_align_result_32[30] .INIT=16'h8C80;
// @31:11244
  CFG4 \lsu_align_result_32[31]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_15_Z[15]),
	.C(exu_shifter_places[4]),
	.D(lsu_align_result_15_Z[31]),
	.Y(lsu_align_result_32_Z[31])
);
defparam \lsu_align_result_32[31] .INIT=16'h8A80;
// @31:11244
  CFG4 \lsu_align_result_95[17]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_62_Z[1]),
	.C(shifter_unit_op_sel[0]),
	.D(N_3217_2),
	.Y(lsu_align_result_95_Z[17])
);
defparam \lsu_align_result_95[17] .INIT=16'hFF04;
// @31:11244
  CFG4 \lsu_align_result_95[18]  (
	.A(exu_shifter_places[4]),
	.B(lsu_align_result_62_Z[2]),
	.C(shifter_unit_op_sel[0]),
	.D(N_3218_2),
	.Y(lsu_align_result_95_Z[18])
);
defparam \lsu_align_result_95[18] .INIT=16'hFF04;
// @31:11244
  CFG4 \lsu_align_result_96[27]  (
	.A(N_3227_2),
	.B(shifter_unit_op_sel[1]),
	.C(N_3227_1),
	.D(lsu_align_result_32_Z[27]),
	.Y(lsu_align_result[27])
);
defparam \lsu_align_result_96[27] .INIT=16'hFBC8;
// @31:11244
  CFG4 \lsu_align_result_96[26]  (
	.A(N_3226_2),
	.B(shifter_unit_op_sel[1]),
	.C(N_3226_1),
	.D(lsu_align_result_32_Z[26]),
	.Y(lsu_align_result[26])
);
defparam \lsu_align_result_96[26] .INIT=16'hFBC8;
// @31:11244
  CFG4 \lsu_align_result_96[25]  (
	.A(N_3225_2),
	.B(shifter_unit_op_sel[1]),
	.C(N_3225_1),
	.D(lsu_align_result_32_Z[25]),
	.Y(lsu_align_result[25])
);
defparam \lsu_align_result_96[25] .INIT=16'hFBC8;
// @31:11244
  CFG4 \lsu_align_result_96[24]  (
	.A(N_3224_2),
	.B(shifter_unit_op_sel[1]),
	.C(N_3224_1),
	.D(lsu_align_result_32_Z[24]),
	.Y(lsu_align_result[24])
);
defparam \lsu_align_result_96[24] .INIT=16'hFBC8;
// @31:11244
  CFG4 \lsu_align_result_96[23]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(lsu_align_result_95_Z[23]),
	.D(lsu_align_result_31_Z[23]),
	.Y(lsu_align_result[23])
);
defparam \lsu_align_result_96[23] .INIT=16'hE2C0;
// @31:11244
  CFG4 \lsu_align_result_96[22]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_Z[22]),
	.C(lsu_align_result_31_Z[22]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[22])
);
defparam \lsu_align_result_96[22] .INIT=16'hCCA0;
// @31:11244
  CFG4 \lsu_align_result_96[21]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_Z[21]),
	.C(lsu_align_result_31_Z[21]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[21])
);
defparam \lsu_align_result_96[21] .INIT=16'hCCA0;
// @31:11244
  CFG4 \lsu_align_result_96[20]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_Z[20]),
	.C(lsu_align_result_31_Z[20]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[20])
);
defparam \lsu_align_result_96[20] .INIT=16'hCCA0;
// @31:11244
  CFG4 \lsu_align_result_96[19]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_Z[19]),
	.C(lsu_align_result_31_Z[19]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[19])
);
defparam \lsu_align_result_96[19] .INIT=16'hCCA0;
// @31:11244
  CFG4 \lsu_align_result_96[16]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_Z[16]),
	.C(lsu_align_result_31_Z[16]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[16])
);
defparam \lsu_align_result_96[16] .INIT=16'hCCA0;
// @31:11244
  CFG4 \lsu_align_result_96[30]  (
	.A(N_3230_1),
	.B(N_3230_2),
	.C(shifter_unit_op_sel[1]),
	.D(lsu_align_result_32_Z[30]),
	.Y(lsu_align_result[30])
);
defparam \lsu_align_result_96[30] .INIT=16'hEFE0;
// @31:11244
  CFG4 \lsu_align_result_96[18]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_Z[18]),
	.C(lsu_align_result_31_Z[18]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[18])
);
defparam \lsu_align_result_96[18] .INIT=16'hCCA0;
// @31:11244
  CFG4 \lsu_align_result_96[17]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_Z[17]),
	.C(lsu_align_result_31_Z[17]),
	.D(shifter_unit_op_sel[1]),
	.Y(lsu_align_result[17])
);
defparam \lsu_align_result_96[17] .INIT=16'hCCA0;
// @31:11244
  CFG3 \lsu_align_result_96[31]  (
	.A(shifter_unit_op_sel[1]),
	.B(lsu_align_result_2[31]),
	.C(lsu_align_result_32_Z[31]),
	.Y(lsu_align_result[31])
);
defparam \lsu_align_result_96[31] .INIT=8'hDC;
// @31:10809
  miv_rv32_mul_2s_18446744073709551615s \fast_mul.miv_rv32_mul_0  (
	.next_exu_result_reg_int_3(next_exu_result_reg_int_3[31:0]),
	.debug_wr_data(debug_wr_data[31:0]),
	.lsu_align_result(lsu_align_result[31:0]),
	.lsu_align_result_32_0_d0(lsu_align_result_32_Z[28]),
	.acu_result(acu_result[31:0]),
	.lsu_align_result_7_6(lsu_align_result_7_Z[7]),
	.lsu_align_result_7_14(lsu_align_result_7_Z[15]),
	.lsu_align_result_7_0(lsu_align_result_7[1]),
	.lsu_align_result_7_4(lsu_align_result_7_Z[5]),
	.lsu_align_result_7_5(lsu_align_result_7_Z[6]),
	.lsu_align_result_7_3(lsu_align_result_7_Z[4]),
	.lsu_align_result_7_11(lsu_align_result_7_Z[12]),
	.lsu_align_result_7_20(lsu_align_result_7_Z[21]),
	.exu_alu_result_0(exu_result_flags[0]),
	.lsu_align_result_32_0_13(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[15]),
	.lsu_align_result_32_0_0(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[2]),
	.lsu_align_result_32_0_1(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[3]),
	.lsu_align_result_32_0_3(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[5]),
	.lsu_align_result_32_0_4(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[6]),
	.lsu_align_result_32_0_2(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[4]),
	.lsu_align_result_32_0_5(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[7]),
	.lsu_align_result_32_0_10(fast_mul_miv_rv32_mul_0_lsu_align_result_32_0[12]),
	.lsu_align_result_3_0(lsu_align_result_3_Z_Z[2]),
	.lsu_align_result_3_1(lsu_align_result_3_Z_Z[3]),
	.lsu_align_result_3_23(lsu_align_result_3_Z_Z[25]),
	.lsu_align_result_93_0(lsu_align_result_93_Z[1]),
	.lsu_align_result_93_4(lsu_align_result_93[5]),
	.lsu_align_result_93_3(lsu_align_result_93[4]),
	.lsu_align_result_54_0(lsu_align_result_54[3]),
	.lsu_align_result_54_4(lsu_align_result_54[7]),
	.lsu_align_result_54_6(lsu_align_result_54_Z[9]),
	.lsu_align_result_54_2(lsu_align_result_54_Z[5]),
	.lsu_align_result_54_1(lsu_align_result_54_Z[4]),
	.lsu_align_result_92_2(lsu_align_result_92[6]),
	.lsu_align_result_92_0(lsu_align_result_92_Z[4]),
	.lsu_align_result_62_0(lsu_align_result_62_Z[1]),
	.lsu_align_result_62_8(lsu_align_result_62[9]),
	.lsu_align_result_62_4(lsu_align_result_62[5]),
	.lsu_align_result_62_6(lsu_align_result_62[7]),
	.lsu_align_result_47_0(lsu_align_result_47_Z[1]),
	.lsu_align_result_47_30(lsu_align_result_47[31]),
	.lsu_align_result_47_29(lsu_align_result_47[30]),
	.lsu_align_result_47_27(lsu_align_result_47[28]),
	.lsu_align_result_47_25(lsu_align_result_47[26]),
	.lsu_align_result_47_26(lsu_align_result_47[27]),
	.lsu_align_result_47_14(lsu_align_result_47[15]),
	.lsu_align_result_46_0(lsu_align_result_46[3]),
	.lsu_align_result_46_2(lsu_align_result_46_Z[5]),
	.lsu_align_result_61(lsu_align_result_61_Z[3:2]),
	.lsu_align_result_53(lsu_align_result_53_Z[9:7]),
	.lsu_align_result_15_13(lsu_align_result_15_Z[13]),
	.lsu_align_result_15_0(lsu_align_result_15[0]),
	.lsu_align_result_15_2(lsu_align_result_15[2]),
	.lsu_align_result_15_3(lsu_align_result_15[3]),
	.lsu_align_result_63_0(lsu_align_result_63[31]),
	.un1_next_exu_result_reg_int4_0(un1_next_exu_result_reg_int4[0]),
	.lsu_align_result_1_27(lsu_align_result_1[28]),
	.lsu_align_result_1_28(lsu_align_result_1[29]),
	.lsu_align_result_1_0(lsu_align_result_1_Z[1]),
	.lsu_align_result_1_26(lsu_align_result_1_Z[27]),
	.lsu_align_result_48_0(lsu_align_result_48_Z[9]),
	.lsu_align_result_45_0(lsu_align_result_45[9]),
	.lsu_align_result_44_0(lsu_align_result_44_Z[9]),
	.lsu_align_result_43_0(lsu_align_result_43_Z[9]),
	.lsu_align_result_42_0(lsu_align_result_42[9]),
	.lsu_align_result_41_0(lsu_align_result_41_Z[9]),
	.lsu_align_result_40_0(lsu_align_result_40_Z[9]),
	.lsu_align_result_38_0(lsu_align_result_38[9]),
	.lsu_align_result_37_0(lsu_align_result_37_Z[9]),
	.lsu_align_result_36_0(lsu_align_result_36_Z[9]),
	.lsu_align_result_35_0(lsu_align_result_35[7]),
	.lsu_align_result_35_2(lsu_align_result_35[9]),
	.lsu_align_result_34_0(lsu_align_result_34_Z[9]),
	.lsu_align_result_33_0(lsu_align_result_33_Z[7]),
	.exu_alu_operand0(exu_alu_operand0[31:0]),
	.lsu_align_result_57_0(lsu_align_result_57[6]),
	.lsu_align_result_52_0(lsu_align_result_52_Z[8]),
	.exu_alu_operand1(exu_alu_operand1[31:0]),
	.exu_operand_pc(exu_operand_pc[2:1]),
	.lsu_align_result_49(lsu_align_result_49[9:8]),
	.un152_exu_alu_result_0_data_tmp_0(un152_exu_alu_result_0_data_tmp[15]),
	.mul_div_cnt(mul_div_cnt_Z[5:0]),
	.exu_shifter_operand(exu_shifter_operand[31:0]),
	.exu_operand_gpr_rs1(exu_operand_gpr_rs1[31:0]),
	.shifter_operand_sel_i(shifter_operand_sel[1:0]),
	.exu_operand_gpr_rs2(exu_operand_gpr_rs2[31:0]),
	.exu_operand_immediate(exu_operand_immediate[31:0]),
	.next_div_divisor_5_62(next_div_divisor_5[62]),
	.next_div_divisor_5_7(next_div_divisor_5[7]),
	.next_div_divisor_5_0(next_div_divisor_5[0]),
	.next_div_divisor_5_1(next_div_divisor_5[1]),
	.next_div_divisor_5_2(next_div_divisor_5[2]),
	.next_div_divisor_5_3(next_div_divisor_5[3]),
	.next_div_divisor_5_16(next_div_divisor_5[16]),
	.next_div_divisor_5_17(next_div_divisor_5[17]),
	.next_div_divisor_5_18(next_div_divisor_5[18]),
	.next_div_divisor_5_19(next_div_divisor_5[19]),
	.next_div_divisor_5_20(next_div_divisor_5[20]),
	.next_div_divisor_5_21(next_div_divisor_5[21]),
	.next_div_divisor_5_22(next_div_divisor_5[22]),
	.next_div_divisor_5_23(next_div_divisor_5[23]),
	.next_div_divisor_5_30(next_div_divisor_5[30]),
	.next_div_divisor_5_29(next_div_divisor_5[29]),
	.next_div_divisor_5_28(next_div_divisor_5[28]),
	.next_div_divisor_5_27(next_div_divisor_5[27]),
	.next_div_divisor_5_26(next_div_divisor_5[26]),
	.next_div_divisor_5_25(next_div_divisor_5[25]),
	.next_div_divisor_5_24(next_div_divisor_5[24]),
	.next_div_divisor_5_15(next_div_divisor_5[15]),
	.next_div_divisor_5_14(next_div_divisor_5[14]),
	.next_div_divisor_5_13(next_div_divisor_5[13]),
	.next_div_divisor_5_12(next_div_divisor_5[12]),
	.next_div_divisor_5_11(next_div_divisor_5[11]),
	.next_div_divisor_5_10(next_div_divisor_5[10]),
	.next_div_divisor_5_9(next_div_divisor_5[9]),
	.next_div_divisor_5_8(next_div_divisor_5[8]),
	.next_div_divisor_5_6(next_div_divisor_5[6]),
	.next_div_divisor_5_5(next_div_divisor_5[5]),
	.next_div_divisor_5_4(next_div_divisor_5[4]),
	.next_div_divisor_5_58(next_div_divisor_5[58]),
	.next_div_divisor_5_42(next_div_divisor_5[42]),
	.un1_exu_alu_operand0_1_v_RNIOT4V6G_S_0(un1_exu_alu_operand0_1_v_RNIOT4V6G_S[8]),
	.div_divisor_7(div_divisor_Z[8]),
	.div_divisor_0(div_divisor_Z[1]),
	.div_divisor_1(div_divisor_Z[2]),
	.div_divisor_2(div_divisor_Z[3]),
	.div_divisor_3(div_divisor_Z[4]),
	.div_divisor_16(div_divisor_Z[17]),
	.div_divisor_17(div_divisor_Z[18]),
	.div_divisor_18(div_divisor_Z[19]),
	.div_divisor_19(div_divisor_Z[20]),
	.div_divisor_20(div_divisor_Z[21]),
	.div_divisor_21(div_divisor_Z[22]),
	.div_divisor_22(div_divisor_Z[23]),
	.div_divisor_23(div_divisor_Z[24]),
	.div_divisor_30(div_divisor_Z[31]),
	.div_divisor_29(div_divisor_Z[30]),
	.div_divisor_28(div_divisor_Z[29]),
	.div_divisor_27(div_divisor_Z[28]),
	.div_divisor_26(div_divisor_Z[27]),
	.div_divisor_25(div_divisor_Z[26]),
	.div_divisor_24(div_divisor_Z[25]),
	.div_divisor_15(div_divisor_Z[16]),
	.div_divisor_14(div_divisor_Z[15]),
	.div_divisor_13(div_divisor_Z[14]),
	.div_divisor_12(div_divisor_Z[13]),
	.div_divisor_11(div_divisor_Z[12]),
	.div_divisor_10(div_divisor_Z[11]),
	.div_divisor_9(div_divisor_Z[10]),
	.div_divisor_8(div_divisor_Z[9]),
	.div_divisor_6(div_divisor_Z[7]),
	.div_divisor_5(div_divisor_Z[6]),
	.div_divisor_4(div_divisor_Z[5]),
	.div_divisor_58(div_divisor_Z[59]),
	.div_divisor_42(div_divisor_Z[43]),
	.un1_exu_alu_operand0_1_v_RNIS9F6S41_S_0(un1_exu_alu_operand0_1_v_RNIS9F6S41_S[24]),
	.exu_shifter_places(exu_shifter_places[4:0]),
	.exu_result_mux_sel_i(exu_result_mux_sel[2:0]),
	.alu_op_sel_i(alu_op_sel[4:0]),
	.lsu_align_result_51_0(lsu_align_result_51_Z[9]),
	.shifter_unit_places_sel_i(shifter_unit_places_sel[2:0]),
	.shifter_unit_op_sel_i(shifter_unit_op_sel[1:0]),
	.alu_operand0_mux_sel_i_0(alu_operand0_mux_sel[0]),
	.alu_operand1_mux_sel_i(alu_operand1_mux_sel[1:0]),
	.un1_exu_alu_operand01(un1_exu_alu_operand01[31:1]),
	.un1_exu_alu_operand00(un1_exu_alu_operand00[31:1]),
	.quotient(quotient_Z[31:0]),
	.dividend(dividend_Z[31:0]),
	.un1_exu_alu_operand0_1_v_RNI7R9I61_Y_0(un1_exu_alu_operand0_1_v_RNI7R9I61_Y[28]),
	.exu_result_reg_valid_2_1z(exu_result_reg_valid_2),
	.next_res_pos_neg_3_1z(next_res_pos_neg_3),
	.acu_result_valid(acu_result_valid),
	.lsu_align_result_valid_1z(lsu_align_result_valid),
	.N_1671_1(N_1671_1),
	.un1_next_div_divisor39_1_i(un1_next_div_divisor39_1_i),
	.un1_next_dividend_0_sqmuxa_1z(un1_next_dividend_0_sqmuxa),
	.un1_next_div_divisor39_1_1z(un1_next_div_divisor39_1),
	.un1_dividend_cry_62(un1_dividend_cry_62_Z),
	.mul_div_cnte(mul_div_cnte),
	.N_1639(N_1639),
	.lsu_align_result_35_3(lsu_align_result_35_3_Z),
	.next_div_divisor39_1z(next_div_divisor39),
	.next_dividend_0_sqmuxa_1z(next_dividend_0_sqmuxa),
	.N_1396(N_1396),
	.un120_exu_alu_result_i(un120_exu_alu_result_i),
	.un5_div_result(\div.un5_div_result ),
	.un128_exu_alu_result_i(un128_exu_alu_result_i),
	.lsu_align_result_78_2_1z(lsu_align_result_78_2),
	.un11_start_div(\div.un11_start_div ),
	.debug_mode(debug_mode),
	.N_493(N_493),
	.N_497(N_497),
	.N_510(N_510),
	.N_511(N_511),
	.N_491(N_491),
	.N_492(N_492),
	.N_494(N_494),
	.N_495(N_495),
	.N_496(N_496),
	.N_498(N_498),
	.N_499(N_499),
	.N_500(N_500),
	.N_501(N_501),
	.N_502(N_502),
	.N_503(N_503),
	.N_504(N_504),
	.N_505(N_505),
	.N_506(N_506),
	.N_507(N_507),
	.N_508(N_508),
	.N_509(N_509),
	.N_512(N_512),
	.N_513(N_513),
	.N_514(N_514),
	.N_515(N_515),
	.N_516(N_516),
	.N_517(N_517),
	.N_518(N_518),
	.N_519(N_519),
	.N_488(N_488),
	.un15_next_quotient_1_1z(un15_next_quotient_1),
	.un15_next_quotient_2_1z(un15_next_quotient_2),
	.un22_next_quotient_2_1z(un22_next_quotient_2),
	.un29_next_quotient_2_1z(un29_next_quotient_2),
	.un16_next_quotient_1_1z(un16_next_quotient_1),
	.lsu_align_result_94_1z(lsu_align_result_94),
	.lsu_align_result_78_1z(lsu_align_result_78),
	.un41_next_quotient_2_1z(un41_next_quotient_2),
	.un16_next_quotient_2_1z(un16_next_quotient_2),
	.un17_next_quotient_1_1z(un17_next_quotient_1),
	.un18_next_quotient_2_1z(un18_next_quotient_2),
	.un20_next_quotient_1_1z(un20_next_quotient_1),
	.un21_next_quotient_1_1z(un21_next_quotient_1),
	.un21_next_quotient_2_1z(un21_next_quotient_2),
	.next_exu_result_reg_int4_1z(next_exu_result_reg_int4),
	.exu_op_abort(exu_op_abort),
	.update_result_reg(update_result_reg),
	.div_ack(div_ack_Z),
	.un28_next_quotient_2_1z(un28_next_quotient_2),
	.lsu_align_result_88_1z(lsu_align_result_88),
	.resetn(resetn),
	.exu_result_valid(exu_result_valid),
	.exu_operand_gpr_rs1_valid(exu_operand_gpr_rs1_valid),
	.exu_operand_immediate_valid(exu_operand_pc_valid),
	.exu_operand_gpr_rs2_valid(exu_operand_gpr_rs2_valid),
	.un1_exu_alu_operand0_1_cry_0_0_Y(un1_exu_alu_operand0_1_cry_0_0_Y),
	.res_pos_neg(res_pos_neg_Z),
	.un21_next_div_divisor_cry_30(un21_next_div_divisor_cry_30),
	.clk(clk),
	.next_quotient_0_sqmuxa_i(next_quotient_0_sqmuxa_i),
	.next_quotient_0_sqmuxa_1z(next_quotient_0_sqmuxa),
	.lsu_align_result_3_1z(lsu_align_result_3_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign exu_op_ready = GND;
assign exu_result[0] = GND;
assign exu_result[1] = GND;
assign exu_result[2] = GND;
assign exu_result[3] = GND;
assign exu_result[4] = GND;
assign exu_result[5] = GND;
assign exu_result[6] = GND;
assign exu_result[7] = GND;
assign exu_result[8] = GND;
assign exu_result[9] = GND;
assign exu_result[10] = GND;
assign exu_result[11] = GND;
assign exu_result[12] = GND;
assign exu_result[13] = GND;
assign exu_result[14] = GND;
assign exu_result[15] = GND;
assign exu_result[16] = GND;
assign exu_result[17] = GND;
assign exu_result[18] = GND;
assign exu_result[19] = GND;
assign exu_result[20] = GND;
assign exu_result[21] = GND;
assign exu_result[22] = GND;
assign exu_result[23] = GND;
assign exu_result[24] = GND;
assign exu_result[25] = GND;
assign exu_result[26] = GND;
assign exu_result[27] = GND;
assign exu_result[28] = GND;
assign exu_result[29] = GND;
assign exu_result[30] = GND;
assign exu_result[31] = GND;
assign fpu_flags[0] = GND;
assign fpu_flags[1] = GND;
assign fpu_flags[2] = GND;
assign fpu_flags[3] = GND;
assign fpu_flags[4] = GND;
assign fpu_flags_valid = GND;
endmodule /* miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 */

module miv_rv32_idecode_1_1s_1s_0s (
  un1_next_stage_state_ex_i_0,
  de_ex_pipe_operand0_mux_sel_ex_0,
  de_ex_pipe_operand1_mux_sel_ex,
  gpr_wr_data_retr,
  ex_retr_pipe_exu_result_retr,
  gpr_rs1_rd_sel_de,
  gpr_wr_sel_de,
  lsu_resp_rd_data,
  sw_csr_rd_data_retr,
  un1_next_stage_state_retr_i_0,
  bcu_operand0_mux_sel_1_iv_i_0,
  alu_op_sel_de,
  shifter_unit_places_sel_de,
  exu_result_mux_sel_de,
  de_ex_pipe_lsu_op_ex_1,
  operand1_mux_sel_de,
  gpr_wr_mux_sel_de,
  immediate_de,
  lsu_op_de,
  rv32i_dec_shifter_unit_op_sel_m_0,
  de_ex_pipe_gpr_rs2_rd_sel_ex_2,
  operand0_mux_sel_de_0,
  rv32i_dec_branch_cond_m_0,
  rv32c_dec_shifter_unit_op_sel_m_0,
  de_ex_pipe_curr_pc_ex_2_0,
  ifu_expipe_resp_ireg_vaddr_0,
  ifu_expipe_resp_next_vaddr_0,
  sw_csr_wr_op_de,
  lsu_req_addr,
  de_ex_pipe_curr_pc_ex,
  ex_retr_pipe_curr_pc_retr_2_0,
  ex_retr_pipe_curr_pc_retr_2_4,
  ex_retr_pipe_curr_pc_retr_2_5,
  ex_retr_pipe_curr_pc_retr_2_6,
  ex_retr_pipe_curr_pc_retr_2_10,
  ex_retr_pipe_curr_pc_retr_2_11,
  ex_retr_pipe_curr_pc_retr_2_12,
  ex_retr_pipe_curr_pc_retr_2_16,
  ex_retr_pipe_curr_pc_retr_2_17,
  ex_retr_pipe_curr_pc_retr_2_18,
  shifter_unit_operand_sel_de_0,
  ex_retr_pipe_sw_csr_wr_op_retr_2,
  bcu_operand1_mux_sel_de,
  de_ex_pipe_gpr_rs1_rd_sel_ex,
  ex_retr_pipe_sw_csr_addr_retr,
  de_ex_pipe_trigger_ex,
  de_ex_pipe_shifter_unit_places_sel_ex,
  ex_retr_pipe_gpr_wr_mux_sel_retr_2_0,
  de_ex_pipe_gpr_wr_mux_sel_ex_0,
  ex_retr_pipe_lsu_op_retr_1,
  lsu_op_ex_pipe_reg,
  sw_csr_addr_de,
  de_ex_pipe_alu_op_sel_ex_2_0,
  ifu_expipe_resp_ireg,
  ie_mextsysie_0,
  ex_retr_pipe_gpr_wr_sel_retr,
  de_ex_pipe_gpr_rs2_rd_sel_ex,
  de_ex_pipe_sw_csr_wr_op_ex,
  debug_csr_req_addr,
  de_ex_pipe_sw_csr_addr_ex,
  ex_retr_pipe_gpr_wr_sel_retr_2,
  debug_gpr_req_addr,
  de_ex_pipe_gpr_wr_sel_ex,
  ex_retr_pipe_gpr_wr_mux_sel_retr,
  sw_csr_addr_de_1_5,
  sw_csr_addr_de_1_1,
  sw_csr_addr_de_1_7,
  sw_csr_addr_de_1_0,
  sw_csr_addr_de_1_6,
  sw_csr_addr_de_1_8,
  sw_csr_addr_de_1_11,
  sw_csr_addr_de_1_9,
  sw_csr_addr_de_1_4,
  un5_shifter_unit_op_sel_ex,
  de_ex_pipe_shifter_unit_op_sel_ex,
  lsu_req_op,
  de_ex_pipe_lsu_op_ex,
  ex_retr_pipe_sw_csr_wr_op_retr,
  un5_alu_op_sel_ex,
  de_ex_pipe_alu_op_sel_ex,
  ex_retr_pipe_lsu_op_retr,
  de_ex_pipe_shifter_unit_operand_sel_ex_0,
  rv32i_dec_shifter_unit_op_sel_0,
  un3_branch_cond_ex,
  un1_next_stage_state_retr_i_fast_0,
  un1_next_stage_state_retr_i_rep1_0,
  rv32c_dec_branch_cond_m_0,
  next_stage_state_de_1_sqmuxa_i,
  de_ex_pipe_gpr_rs3_rd_valid_ex9,
  de_ex_pipe_gpr_rs2_rd_valid_ex9,
  un2_next_stage_state_de_1z,
  de_ex_pipe_gpr_rs1_rd_valid_ex6,
  bcu_op_completing_ex,
  de_ex_pipe_shifter_unit_op_sel_ex7_1z,
  gpr_rd_rs1_completing_ex_i_1_2_1z,
  gpr_wr_en_de,
  de_ex_pipe_alu_op_sel_ex7_1z,
  gpr_rs1_rd_valid_de,
  lsu_op_complete_ex_1z,
  lsu_op_completing_ex_1z,
  exu_update_result_reg_1z,
  lsu_req_valid_1z,
  un4_exu_res_req_retr,
  de_ex_pipe_illegal_instr_ex_2_1z,
  csr_rd_illegal_i_6,
  N_56,
  csr_rd_illegal_i_5,
  stage_state_de,
  de_ex_pipe_fence_ex,
  de_ex_pipe_gpr_rs2_rd_valid_ex_2,
  bcu_op_sel_de,
  debug_gpr_resp_valid_1z,
  gpr_rs2_rd_data_valid_ex_1z,
  un1_rs2_rd_hzd,
  gpr_rs2_rd_data_valid_7_6,
  ex_retr_pipe_gpr_wr_en_retr_2,
  de_ex_pipe_gpr_wr_en_ex,
  d_m5_0_a3_0,
  gpr_rs1_rd_valid_mux_1z,
  de_ex_pipe_gpr_rs1_rd_valid_ex,
  interrupt_could_commit,
  gpr_rs2_rd_valid_dbgpipe_1z,
  ifu_expipe_req_branch_excpt_req_fenci_1z,
  un1_instr_completing_retr_d_1z,
  un1_irq_stall_lsu_req,
  ex_retr_pipe_gpr_wr_en_retr10,
  trigger_op_addr_valid_de_1z,
  un1_irq_stall_lsu_req_0_0,
  irq_stall_lsu_req_retr,
  lsu_fence_op_os,
  lsu_ld_op_os,
  gpr_wr_valid_retr,
  d_m3_0_a2_2_3,
  sw_csr_rd_op_de,
  un1_instr_completing_retr_0_0,
  ifu_expipe_req_fenci_proceed_1z,
  debug_mode_retire_mask_retr,
  instr_completing_retr_d_1z,
  un1_instr_completing_retr_c_d_0_1z,
  lsu_op_completing_retr_1z,
  de_ex_pipe_implicit_pseudo_instr_ex_2_1z,
  csr_complete_retr,
  lsu_op_complete_retr_c_1z,
  ex_retr_pipe_sw_csr_wr_op_retr18,
  sw_csr_op_ready_retr,
  lsu_flush_i_1z,
  N_2664_i,
  lsu_flush_1z,
  wfi_waiting_reg,
  set_wfi_waiting,
  lsu_req_wr_data_valid,
  instr_completing_retr_c_d_1z,
  debug_enter_retr,
  exu_op_abort_ex,
  un1_raddr1_i,
  force_debug_nop_de_1z,
  debug_enter_req_de,
  gpr_N_5_mux,
  N_162_0,
  N_161_0,
  N_160,
  N_159,
  N_158,
  N_157,
  N_156,
  N_155,
  N_154,
  N_153_0,
  N_152,
  N_151,
  N_150,
  N_149,
  N_148_0,
  N_147_0,
  N_146,
  N_145,
  N_144,
  N_143,
  N_142,
  N_141,
  dbreak_de,
  de_ex_pipe_gpr_rs2_rd_valid_ex,
  lsu_op_complete_retr_d_1z,
  formal_trace_reset_taken,
  de_ex_pipe_gpr_rs3_rd_valid_ex,
  fence_i_de,
  ifu_expipe_resp_valid,
  ifu_expipe_resp_access_mem_error,
  ifu_expipe_resp_access_misalign_error,
  un3_ex_retr_pipe_sw_csr_wr_op_retr,
  un3_csr_complete_retr,
  ex_retr_pipe_sw_csr_rd_op_retr,
  un1_instruction_9_m,
  un6_instr_is_lsu_op_retr_1z,
  de_ex_pipe_debug_enter_req_ex,
  de_ex_pipe_implicit_pseudo_instr_ex,
  interrupt_captured_ext_sys,
  status_mie,
  N_112_2,
  de_ex_pipe_i_access_mem_error_ex,
  de_ex_pipe_dbreak_ex,
  d_m3_0_a2_2_1,
  ex_retr_pipe_exu_result_valid_retr,
  N_28_i_1z,
  N_26_i_1z,
  un1_ex_retr_pipe_lsu_op_retr_i_0,
  de_ex_pipe_trap_ret_ex_2_1z,
  gpr_wr_en_retr_1z,
  ex_retr_pipe_gpr_wr_en_retr,
  un1_instruction_34_i,
  ex_retr_pipe_dbreak_retr,
  dcsr_stepie,
  dcsr_step,
  de_ex_pipe_i_access_misalign_error_ex,
  de_ex_pipe_illegal_instr_ex,
  de_ex_pipe_m_env_call_ex,
  gpr_rs2_stall_csr_2_1_1z,
  un1_instruction_27_i,
  de_ex_pipe_bcu_op_sel_ex,
  debug_gpr_req_wr_en,
  debug_gpr_req_valid,
  N_92,
  N_94,
  N_97_0,
  N_96,
  N_95,
  N_93,
  N_91,
  N_90,
  N_89,
  N_88,
  excpt_bus_error_i_i_1,
  ex_retr_pipe_i_access_mem_error_retr,
  N_452,
  ex_retr_pipe_m_env_call_retr,
  N_453,
  ex_retr_pipe_i_access_misalign_error_retr,
  wfi_de,
  m_env_call_de,
  ex_retr_pipe_gpr_wr_sel_retr5,
  case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z,
  de_ex_pipe_gpr_rs3_rd_valid_ex_2,
  debug_gpr_req_rd_en,
  trace_exception,
  soft_reset_taken_retr,
  un1_exu_result_valid_retr_1z,
  N_451,
  ex_retr_pipe_illegal_instr_retr,
  ex_retr_pipe_fence_i_retr,
  un1_debug_exit_1z,
  debug_exit_retr,
  ex_retr_pipe_fence_i_retr_2_1z,
  de_ex_pipe_fence_i_ex,
  stage_state_ex,
  N_353,
  N_112_4,
  de_ex_pipe_gpr_rs2_rd_sel_ex5,
  csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0_1z,
  csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1_1z,
  un1_gpr_wr_mux_sel_ex_i,
  interrupt_could_commit_0_0,
  instr_completing_retr_c_c_c_1z,
  instr_completing_retr_c_c_d_1z,
  lsu_op_os,
  stage_state_retr,
  gpr_rd_rs1_completing_ex_i_1_3_1z,
  fence_de,
  instr_completing_retr_1,
  debug_enter_retr_rep1,
  gpr_wr_completing_retr,
  lsu_resp_valid,
  gpr_wr_completing_retr_3_0_d_1z,
  un1_raddr0_i,
  trace_priv_i,
  lsu_resp_ready_1z,
  un14_gpr_rs1_stall_lsu,
  N_1337_2,
  ifu_expipe_req_branch_excpt_req_valid,
  exu_result_valid_ex,
  cmp_cond,
  bcu_result_valid_i,
  stage_state_retr_fast,
  N_38_i,
  stage_state_retr_rep1,
  ifu_expipe_resp_ready_1z,
  ifu_expipe_req_branch_excpt_req_ready,
  lsu_req_ready,
  un1_instruction_15_i,
  case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z,
  instr_inhibit_ex_i_0,
  N_2741_i,
  instr_accepted_ex_6_RNIKAL5C_1z,
  N_2738_i,
  N_1682_i
)
;
output un1_next_stage_state_ex_i_0 ;
input de_ex_pipe_operand0_mux_sel_ex_0 ;
input [1:0] de_ex_pipe_operand1_mux_sel_ex ;
output [31:0] gpr_wr_data_retr ;
input [31:0] ex_retr_pipe_exu_result_retr ;
output [4:0] gpr_rs1_rd_sel_de ;
output [4:0] gpr_wr_sel_de ;
input [31:0] lsu_resp_rd_data ;
input [31:0] sw_csr_rd_data_retr ;
output un1_next_stage_state_retr_i_0 ;
output bcu_operand0_mux_sel_1_iv_i_0 ;
output [4:0] alu_op_sel_de ;
output [2:0] shifter_unit_places_sel_de ;
output [2:0] exu_result_mux_sel_de ;
output [3:0] de_ex_pipe_lsu_op_ex_1 ;
output [1:0] operand1_mux_sel_de ;
output [1:0] gpr_wr_mux_sel_de ;
output [31:0] immediate_de ;
output [3:0] lsu_op_de ;
output rv32i_dec_shifter_unit_op_sel_m_0 ;
output [4:0] de_ex_pipe_gpr_rs2_rd_sel_ex_2 ;
output operand0_mux_sel_de_0 ;
output rv32i_dec_branch_cond_m_0 ;
output rv32c_dec_shifter_unit_op_sel_m_0 ;
output de_ex_pipe_curr_pc_ex_2_0 ;
input ifu_expipe_resp_ireg_vaddr_0 ;
input ifu_expipe_resp_next_vaddr_0 ;
output [1:0] sw_csr_wr_op_de ;
input [31:1] lsu_req_addr ;
input [31:0] de_ex_pipe_curr_pc_ex ;
output ex_retr_pipe_curr_pc_retr_2_0 ;
output ex_retr_pipe_curr_pc_retr_2_4 ;
output ex_retr_pipe_curr_pc_retr_2_5 ;
output ex_retr_pipe_curr_pc_retr_2_6 ;
output ex_retr_pipe_curr_pc_retr_2_10 ;
output ex_retr_pipe_curr_pc_retr_2_11 ;
output ex_retr_pipe_curr_pc_retr_2_12 ;
output ex_retr_pipe_curr_pc_retr_2_16 ;
output ex_retr_pipe_curr_pc_retr_2_17 ;
output ex_retr_pipe_curr_pc_retr_2_18 ;
output shifter_unit_operand_sel_de_0 ;
output [1:0] ex_retr_pipe_sw_csr_wr_op_retr_2 ;
output [1:0] bcu_operand1_mux_sel_de ;
input [4:0] de_ex_pipe_gpr_rs1_rd_sel_ex ;
input [11:2] ex_retr_pipe_sw_csr_addr_retr ;
input [1:0] de_ex_pipe_trigger_ex ;
input [2:0] de_ex_pipe_shifter_unit_places_sel_ex ;
output ex_retr_pipe_gpr_wr_mux_sel_retr_2_0 ;
input de_ex_pipe_gpr_wr_mux_sel_ex_0 ;
output [3:0] ex_retr_pipe_lsu_op_retr_1 ;
input [3:0] lsu_op_ex_pipe_reg ;
output [11:0] sw_csr_addr_de ;
output de_ex_pipe_alu_op_sel_ex_2_0 ;
input [31:0] ifu_expipe_resp_ireg ;
input ie_mextsysie_0 ;
input [5:0] ex_retr_pipe_gpr_wr_sel_retr ;
input [5:0] de_ex_pipe_gpr_rs2_rd_sel_ex ;
input [1:0] de_ex_pipe_sw_csr_wr_op_ex ;
input [11:2] debug_csr_req_addr ;
input [11:2] de_ex_pipe_sw_csr_addr_ex ;
output [5:0] ex_retr_pipe_gpr_wr_sel_retr_2 ;
input [5:0] debug_gpr_req_addr ;
input [4:0] de_ex_pipe_gpr_wr_sel_ex ;
input [1:0] ex_retr_pipe_gpr_wr_mux_sel_retr ;
output sw_csr_addr_de_1_5 ;
output sw_csr_addr_de_1_1 ;
output sw_csr_addr_de_1_7 ;
output sw_csr_addr_de_1_0 ;
output sw_csr_addr_de_1_6 ;
output sw_csr_addr_de_1_8 ;
output sw_csr_addr_de_1_11 ;
output sw_csr_addr_de_1_9 ;
output sw_csr_addr_de_1_4 ;
output [1:0] un5_shifter_unit_op_sel_ex ;
input [1:0] de_ex_pipe_shifter_unit_op_sel_ex ;
output [3:0] lsu_req_op ;
input [3:0] de_ex_pipe_lsu_op_ex ;
input [1:0] ex_retr_pipe_sw_csr_wr_op_retr ;
output [4:0] un5_alu_op_sel_ex ;
input [4:0] de_ex_pipe_alu_op_sel_ex ;
input [3:0] ex_retr_pipe_lsu_op_retr ;
input de_ex_pipe_shifter_unit_operand_sel_ex_0 ;
output rv32i_dec_shifter_unit_op_sel_0 ;
input [1:0] un3_branch_cond_ex ;
output un1_next_stage_state_retr_i_fast_0 ;
output un1_next_stage_state_retr_i_rep1_0 ;
output rv32c_dec_branch_cond_m_0 ;
output next_stage_state_de_1_sqmuxa_i ;
output de_ex_pipe_gpr_rs3_rd_valid_ex9 ;
output de_ex_pipe_gpr_rs2_rd_valid_ex9 ;
output un2_next_stage_state_de_1z ;
output de_ex_pipe_gpr_rs1_rd_valid_ex6 ;
output bcu_op_completing_ex ;
output de_ex_pipe_shifter_unit_op_sel_ex7_1z ;
output gpr_rd_rs1_completing_ex_i_1_2_1z ;
output gpr_wr_en_de ;
output de_ex_pipe_alu_op_sel_ex7_1z ;
output gpr_rs1_rd_valid_de ;
output lsu_op_complete_ex_1z ;
output lsu_op_completing_ex_1z ;
output exu_update_result_reg_1z ;
output lsu_req_valid_1z ;
input un4_exu_res_req_retr ;
output de_ex_pipe_illegal_instr_ex_2_1z ;
input csr_rd_illegal_i_6 ;
input N_56 ;
input csr_rd_illegal_i_5 ;
input stage_state_de ;
input de_ex_pipe_fence_ex ;
output de_ex_pipe_gpr_rs2_rd_valid_ex_2 ;
output bcu_op_sel_de ;
output debug_gpr_resp_valid_1z ;
output gpr_rs2_rd_data_valid_ex_1z ;
input un1_rs2_rd_hzd ;
input gpr_rs2_rd_data_valid_7_6 ;
output ex_retr_pipe_gpr_wr_en_retr_2 ;
input de_ex_pipe_gpr_wr_en_ex ;
input d_m5_0_a3_0 ;
output gpr_rs1_rd_valid_mux_1z ;
input de_ex_pipe_gpr_rs1_rd_valid_ex ;
output interrupt_could_commit ;
output gpr_rs2_rd_valid_dbgpipe_1z ;
output ifu_expipe_req_branch_excpt_req_fenci_1z ;
output un1_instr_completing_retr_d_1z ;
input un1_irq_stall_lsu_req ;
output ex_retr_pipe_gpr_wr_en_retr10 ;
output trigger_op_addr_valid_de_1z ;
input un1_irq_stall_lsu_req_0_0 ;
input irq_stall_lsu_req_retr ;
input lsu_fence_op_os ;
input lsu_ld_op_os ;
output gpr_wr_valid_retr ;
input d_m3_0_a2_2_3 ;
output sw_csr_rd_op_de ;
output un1_instr_completing_retr_0_0 ;
output ifu_expipe_req_fenci_proceed_1z ;
input debug_mode_retire_mask_retr ;
output instr_completing_retr_d_1z ;
output un1_instr_completing_retr_c_d_0_1z ;
output lsu_op_completing_retr_1z ;
output de_ex_pipe_implicit_pseudo_instr_ex_2_1z ;
input csr_complete_retr ;
output lsu_op_complete_retr_c_1z ;
output ex_retr_pipe_sw_csr_wr_op_retr18 ;
input sw_csr_op_ready_retr ;
output lsu_flush_i_1z ;
output N_2664_i ;
output lsu_flush_1z ;
input wfi_waiting_reg ;
input set_wfi_waiting ;
input lsu_req_wr_data_valid ;
output instr_completing_retr_c_d_1z ;
input debug_enter_retr ;
output exu_op_abort_ex ;
input un1_raddr1_i ;
output force_debug_nop_de_1z ;
input debug_enter_req_de ;
output gpr_N_5_mux ;
output N_162_0 ;
output N_161_0 ;
output N_160 ;
output N_159 ;
output N_158 ;
output N_157 ;
output N_156 ;
output N_155 ;
output N_154 ;
output N_153_0 ;
output N_152 ;
output N_151 ;
output N_150 ;
output N_149 ;
output N_148_0 ;
output N_147_0 ;
output N_146 ;
output N_145 ;
output N_144 ;
output N_143 ;
output N_142 ;
output N_141 ;
output dbreak_de ;
input de_ex_pipe_gpr_rs2_rd_valid_ex ;
output lsu_op_complete_retr_d_1z ;
input formal_trace_reset_taken ;
input de_ex_pipe_gpr_rs3_rd_valid_ex ;
output fence_i_de ;
input ifu_expipe_resp_valid ;
input ifu_expipe_resp_access_mem_error ;
input ifu_expipe_resp_access_misalign_error ;
input un3_ex_retr_pipe_sw_csr_wr_op_retr ;
output un3_csr_complete_retr ;
input ex_retr_pipe_sw_csr_rd_op_retr ;
output un1_instruction_9_m ;
output un6_instr_is_lsu_op_retr_1z ;
input de_ex_pipe_debug_enter_req_ex ;
input de_ex_pipe_implicit_pseudo_instr_ex ;
input interrupt_captured_ext_sys ;
input status_mie ;
input N_112_2 ;
input de_ex_pipe_i_access_mem_error_ex ;
input de_ex_pipe_dbreak_ex ;
output d_m3_0_a2_2_1 ;
input ex_retr_pipe_exu_result_valid_retr ;
output N_28_i_1z ;
output N_26_i_1z ;
output un1_ex_retr_pipe_lsu_op_retr_i_0 ;
output de_ex_pipe_trap_ret_ex_2_1z ;
output gpr_wr_en_retr_1z ;
input ex_retr_pipe_gpr_wr_en_retr ;
output un1_instruction_34_i ;
input ex_retr_pipe_dbreak_retr ;
input dcsr_stepie ;
input dcsr_step ;
input de_ex_pipe_i_access_misalign_error_ex ;
input de_ex_pipe_illegal_instr_ex ;
input de_ex_pipe_m_env_call_ex ;
output gpr_rs2_stall_csr_2_1_1z ;
output un1_instruction_27_i ;
input de_ex_pipe_bcu_op_sel_ex ;
input debug_gpr_req_wr_en ;
input debug_gpr_req_valid ;
output N_92 ;
output N_94 ;
output N_97_0 ;
output N_96 ;
output N_95 ;
output N_93 ;
output N_91 ;
output N_90 ;
output N_89 ;
output N_88 ;
output excpt_bus_error_i_i_1 ;
input ex_retr_pipe_i_access_mem_error_retr ;
output N_452 ;
input ex_retr_pipe_m_env_call_retr ;
output N_453 ;
input ex_retr_pipe_i_access_misalign_error_retr ;
output wfi_de ;
output m_env_call_de ;
output ex_retr_pipe_gpr_wr_sel_retr5 ;
output case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z ;
output de_ex_pipe_gpr_rs3_rd_valid_ex_2 ;
input debug_gpr_req_rd_en ;
input trace_exception ;
output soft_reset_taken_retr ;
output un1_exu_result_valid_retr_1z ;
output N_451 ;
input ex_retr_pipe_illegal_instr_retr ;
input ex_retr_pipe_fence_i_retr ;
output un1_debug_exit_1z ;
input debug_exit_retr ;
output ex_retr_pipe_fence_i_retr_2_1z ;
input de_ex_pipe_fence_i_ex ;
input stage_state_ex ;
output N_353 ;
output N_112_4 ;
output de_ex_pipe_gpr_rs2_rd_sel_ex5 ;
output csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0_1z ;
output csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1_1z ;
output un1_gpr_wr_mux_sel_ex_i ;
output interrupt_could_commit_0_0 ;
output instr_completing_retr_c_c_c_1z ;
output instr_completing_retr_c_c_d_1z ;
input lsu_op_os ;
input stage_state_retr ;
output gpr_rd_rs1_completing_ex_i_1_3_1z ;
output fence_de ;
output instr_completing_retr_1 ;
input debug_enter_retr_rep1 ;
output gpr_wr_completing_retr ;
input lsu_resp_valid ;
output gpr_wr_completing_retr_3_0_d_1z ;
input un1_raddr0_i ;
input trace_priv_i ;
output lsu_resp_ready_1z ;
output un14_gpr_rs1_stall_lsu ;
input N_1337_2 ;
output ifu_expipe_req_branch_excpt_req_valid ;
input exu_result_valid_ex ;
input cmp_cond ;
input bcu_result_valid_i ;
input stage_state_retr_fast ;
output N_38_i ;
input stage_state_retr_rep1 ;
output ifu_expipe_resp_ready_1z ;
input ifu_expipe_req_branch_excpt_req_ready ;
input lsu_req_ready ;
output un1_instruction_15_i ;
output case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z ;
output instr_inhibit_ex_i_0 ;
output N_2741_i ;
output instr_accepted_ex_6_RNIKAL5C_1z ;
output N_2738_i ;
output N_1682_i ;
wire un1_next_stage_state_ex_i_0 ;
wire de_ex_pipe_operand0_mux_sel_ex_0 ;
wire un1_next_stage_state_retr_i_0 ;
wire bcu_operand0_mux_sel_1_iv_i_0 ;
wire rv32i_dec_shifter_unit_op_sel_m_0 ;
wire operand0_mux_sel_de_0 ;
wire rv32i_dec_branch_cond_m_0 ;
wire rv32c_dec_shifter_unit_op_sel_m_0 ;
wire de_ex_pipe_curr_pc_ex_2_0 ;
wire ifu_expipe_resp_ireg_vaddr_0 ;
wire ifu_expipe_resp_next_vaddr_0 ;
wire ex_retr_pipe_curr_pc_retr_2_0 ;
wire ex_retr_pipe_curr_pc_retr_2_4 ;
wire ex_retr_pipe_curr_pc_retr_2_5 ;
wire ex_retr_pipe_curr_pc_retr_2_6 ;
wire ex_retr_pipe_curr_pc_retr_2_10 ;
wire ex_retr_pipe_curr_pc_retr_2_11 ;
wire ex_retr_pipe_curr_pc_retr_2_12 ;
wire ex_retr_pipe_curr_pc_retr_2_16 ;
wire ex_retr_pipe_curr_pc_retr_2_17 ;
wire ex_retr_pipe_curr_pc_retr_2_18 ;
wire shifter_unit_operand_sel_de_0 ;
wire ex_retr_pipe_gpr_wr_mux_sel_retr_2_0 ;
wire de_ex_pipe_gpr_wr_mux_sel_ex_0 ;
wire de_ex_pipe_alu_op_sel_ex_2_0 ;
wire ie_mextsysie_0 ;
wire sw_csr_addr_de_1_5 ;
wire sw_csr_addr_de_1_1 ;
wire sw_csr_addr_de_1_7 ;
wire sw_csr_addr_de_1_0 ;
wire sw_csr_addr_de_1_6 ;
wire sw_csr_addr_de_1_8 ;
wire sw_csr_addr_de_1_11 ;
wire sw_csr_addr_de_1_9 ;
wire sw_csr_addr_de_1_4 ;
wire de_ex_pipe_shifter_unit_operand_sel_ex_0 ;
wire rv32i_dec_shifter_unit_op_sel_0 ;
wire un1_next_stage_state_retr_i_fast_0 ;
wire un1_next_stage_state_retr_i_rep1_0 ;
wire rv32c_dec_branch_cond_m_0 ;
wire next_stage_state_de_1_sqmuxa_i ;
wire de_ex_pipe_gpr_rs3_rd_valid_ex9 ;
wire de_ex_pipe_gpr_rs2_rd_valid_ex9 ;
wire un2_next_stage_state_de_1z ;
wire de_ex_pipe_gpr_rs1_rd_valid_ex6 ;
wire bcu_op_completing_ex ;
wire de_ex_pipe_shifter_unit_op_sel_ex7_1z ;
wire gpr_rd_rs1_completing_ex_i_1_2_1z ;
wire gpr_wr_en_de ;
wire de_ex_pipe_alu_op_sel_ex7_1z ;
wire gpr_rs1_rd_valid_de ;
wire lsu_op_complete_ex_1z ;
wire lsu_op_completing_ex_1z ;
wire exu_update_result_reg_1z ;
wire lsu_req_valid_1z ;
wire un4_exu_res_req_retr ;
wire de_ex_pipe_illegal_instr_ex_2_1z ;
wire csr_rd_illegal_i_6 ;
wire N_56 ;
wire csr_rd_illegal_i_5 ;
wire stage_state_de ;
wire de_ex_pipe_fence_ex ;
wire de_ex_pipe_gpr_rs2_rd_valid_ex_2 ;
wire bcu_op_sel_de ;
wire debug_gpr_resp_valid_1z ;
wire gpr_rs2_rd_data_valid_ex_1z ;
wire un1_rs2_rd_hzd ;
wire gpr_rs2_rd_data_valid_7_6 ;
wire ex_retr_pipe_gpr_wr_en_retr_2 ;
wire de_ex_pipe_gpr_wr_en_ex ;
wire d_m5_0_a3_0 ;
wire gpr_rs1_rd_valid_mux_1z ;
wire de_ex_pipe_gpr_rs1_rd_valid_ex ;
wire interrupt_could_commit ;
wire gpr_rs2_rd_valid_dbgpipe_1z ;
wire ifu_expipe_req_branch_excpt_req_fenci_1z ;
wire un1_instr_completing_retr_d_1z ;
wire un1_irq_stall_lsu_req ;
wire ex_retr_pipe_gpr_wr_en_retr10 ;
wire trigger_op_addr_valid_de_1z ;
wire un1_irq_stall_lsu_req_0_0 ;
wire irq_stall_lsu_req_retr ;
wire lsu_fence_op_os ;
wire lsu_ld_op_os ;
wire gpr_wr_valid_retr ;
wire d_m3_0_a2_2_3 ;
wire sw_csr_rd_op_de ;
wire un1_instr_completing_retr_0_0 ;
wire ifu_expipe_req_fenci_proceed_1z ;
wire debug_mode_retire_mask_retr ;
wire instr_completing_retr_d_1z ;
wire un1_instr_completing_retr_c_d_0_1z ;
wire lsu_op_completing_retr_1z ;
wire de_ex_pipe_implicit_pseudo_instr_ex_2_1z ;
wire csr_complete_retr ;
wire lsu_op_complete_retr_c_1z ;
wire ex_retr_pipe_sw_csr_wr_op_retr18 ;
wire sw_csr_op_ready_retr ;
wire lsu_flush_i_1z ;
wire N_2664_i ;
wire lsu_flush_1z ;
wire wfi_waiting_reg ;
wire set_wfi_waiting ;
wire lsu_req_wr_data_valid ;
wire instr_completing_retr_c_d_1z ;
wire debug_enter_retr ;
wire exu_op_abort_ex ;
wire un1_raddr1_i ;
wire force_debug_nop_de_1z ;
wire debug_enter_req_de ;
wire gpr_N_5_mux ;
wire N_162_0 ;
wire N_161_0 ;
wire N_160 ;
wire N_159 ;
wire N_158 ;
wire N_157 ;
wire N_156 ;
wire N_155 ;
wire N_154 ;
wire N_153_0 ;
wire N_152 ;
wire N_151 ;
wire N_150 ;
wire N_149 ;
wire N_148_0 ;
wire N_147_0 ;
wire N_146 ;
wire N_145 ;
wire N_144 ;
wire N_143 ;
wire N_142 ;
wire N_141 ;
wire dbreak_de ;
wire de_ex_pipe_gpr_rs2_rd_valid_ex ;
wire lsu_op_complete_retr_d_1z ;
wire formal_trace_reset_taken ;
wire de_ex_pipe_gpr_rs3_rd_valid_ex ;
wire fence_i_de ;
wire ifu_expipe_resp_valid ;
wire ifu_expipe_resp_access_mem_error ;
wire ifu_expipe_resp_access_misalign_error ;
wire un3_ex_retr_pipe_sw_csr_wr_op_retr ;
wire un3_csr_complete_retr ;
wire ex_retr_pipe_sw_csr_rd_op_retr ;
wire un1_instruction_9_m ;
wire un6_instr_is_lsu_op_retr_1z ;
wire de_ex_pipe_debug_enter_req_ex ;
wire de_ex_pipe_implicit_pseudo_instr_ex ;
wire interrupt_captured_ext_sys ;
wire status_mie ;
wire N_112_2 ;
wire de_ex_pipe_i_access_mem_error_ex ;
wire de_ex_pipe_dbreak_ex ;
wire d_m3_0_a2_2_1 ;
wire ex_retr_pipe_exu_result_valid_retr ;
wire N_28_i_1z ;
wire N_26_i_1z ;
wire un1_ex_retr_pipe_lsu_op_retr_i_0 ;
wire de_ex_pipe_trap_ret_ex_2_1z ;
wire gpr_wr_en_retr_1z ;
wire ex_retr_pipe_gpr_wr_en_retr ;
wire un1_instruction_34_i ;
wire ex_retr_pipe_dbreak_retr ;
wire dcsr_stepie ;
wire dcsr_step ;
wire de_ex_pipe_i_access_misalign_error_ex ;
wire de_ex_pipe_illegal_instr_ex ;
wire de_ex_pipe_m_env_call_ex ;
wire gpr_rs2_stall_csr_2_1_1z ;
wire un1_instruction_27_i ;
wire de_ex_pipe_bcu_op_sel_ex ;
wire debug_gpr_req_wr_en ;
wire debug_gpr_req_valid ;
wire N_92 ;
wire N_94 ;
wire N_97_0 ;
wire N_96 ;
wire N_95 ;
wire N_93 ;
wire N_91 ;
wire N_90 ;
wire N_89 ;
wire N_88 ;
wire excpt_bus_error_i_i_1 ;
wire ex_retr_pipe_i_access_mem_error_retr ;
wire N_452 ;
wire ex_retr_pipe_m_env_call_retr ;
wire N_453 ;
wire ex_retr_pipe_i_access_misalign_error_retr ;
wire wfi_de ;
wire m_env_call_de ;
wire ex_retr_pipe_gpr_wr_sel_retr5 ;
wire case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z ;
wire de_ex_pipe_gpr_rs3_rd_valid_ex_2 ;
wire debug_gpr_req_rd_en ;
wire trace_exception ;
wire soft_reset_taken_retr ;
wire un1_exu_result_valid_retr_1z ;
wire N_451 ;
wire ex_retr_pipe_illegal_instr_retr ;
wire ex_retr_pipe_fence_i_retr ;
wire un1_debug_exit_1z ;
wire debug_exit_retr ;
wire ex_retr_pipe_fence_i_retr_2_1z ;
wire de_ex_pipe_fence_i_ex ;
wire stage_state_ex ;
wire N_353 ;
wire N_112_4 ;
wire de_ex_pipe_gpr_rs2_rd_sel_ex5 ;
wire csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0_1z ;
wire csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1_1z ;
wire un1_gpr_wr_mux_sel_ex_i ;
wire interrupt_could_commit_0_0 ;
wire instr_completing_retr_c_c_c_1z ;
wire instr_completing_retr_c_c_d_1z ;
wire lsu_op_os ;
wire stage_state_retr ;
wire gpr_rd_rs1_completing_ex_i_1_3_1z ;
wire fence_de ;
wire instr_completing_retr_1 ;
wire debug_enter_retr_rep1 ;
wire gpr_wr_completing_retr ;
wire lsu_resp_valid ;
wire gpr_wr_completing_retr_3_0_d_1z ;
wire un1_raddr0_i ;
wire trace_priv_i ;
wire lsu_resp_ready_1z ;
wire un14_gpr_rs1_stall_lsu ;
wire N_1337_2 ;
wire ifu_expipe_req_branch_excpt_req_valid ;
wire exu_result_valid_ex ;
wire cmp_cond ;
wire bcu_result_valid_i ;
wire stage_state_retr_fast ;
wire N_38_i ;
wire stage_state_retr_rep1 ;
wire ifu_expipe_resp_ready_1z ;
wire ifu_expipe_req_branch_excpt_req_ready ;
wire lsu_req_ready ;
wire un1_instruction_15_i ;
wire case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z ;
wire instr_inhibit_ex_i_0 ;
wire N_2741_i ;
wire instr_accepted_ex_6_RNIKAL5C_1z ;
wire N_2738_i ;
wire N_1682_i ;
wire [5:5] rv32i_dec_immediate_tz;
wire [3:3] rv32c_dec_gpr_wr_sel_m_1;
wire [3:0] rv32c_dec_gpr_wr_sel_m;
wire [2:1] rv32i_dec_shifter_unit_places_2;
wire [2:2] rv32i_dec_shifter_unit_places_3;
wire [0:0] rv32i_dec_exu_result_mux_sel_0_o4_1_Z;
wire [0:0] rv32i_dec_immediate_0_iv_1_Z;
wire [30:0] rv32i_dec_immediate;
wire [2:2] rv32i_dec_alu_op_sel_0_a5_2_1_0;
wire [0:0] rv32c_dec_alu_op_sel_1;
wire [0:0] ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0;
wire [3:0] rv32c_dec_gpr_rs2_rd_sel_m_0;
wire [2:2] rv32c_dec_alu_op_sel_cnst_i_a2_0_Z;
wire [0:0] rv32c_dec_exu_result_mux_sel_cnst_i_a2_0_Z;
wire [2:2] rv32i_dec_lsu_op_0_a2_0_Z;
wire [19:8] instruction_m_0;
wire [7:7] instruction_m_5;
wire [0:0] rv32m_dec_alu_op_sel_m_1;
wire [0:0] un1_instruction_1_Z;
wire [4:4] rv32c_dec_gpr_rs1_rd_sel_19_m_1;
wire [4:4] rv32c_dec_gpr_rs2_rd_sel_m_1;
wire [11:11] rv32i_dec_immediate_1_iv_0_Z;
wire [2:1] rv32m_dec_alu_op_sel_m;
wire [2:0] rv32c_dec_lsu_op;
wire [0:0] rv32c_dec_operand0_mux_sel;
wire [4:0] gpr_rs2_rd_sel_1_iv_0_Z;
wire [1:1] rv32c_dec_gpr_wr_mux_sel_m_2;
wire [1:1] rv32i_dec_operand1_mux_sel_m_1;
wire [1:1] rv32c_dec_alu_op_sel_m_0;
wire [4:1] rv32i_dec_immediate_1_iv_1_Z;
wire [0:0] rv32i_dec_gpr_wr_mux_sel_0_a6_0_2;
wire [0:0] rv32i_dec_operand1_mux_sel_0_a2_0_2_Z;
wire [0:0] rv32c_dec_lsu_op_cnst;
wire [4:4] rv32c_dec_gpr_rs1_rd_sel_tz;
wire [12:2] instruction_m_3;
wire [6:3] instruction_m_1;
wire [10:10] rv32c_dec_immediate_0_iv_0_Z;
wire [6:2] rv32c_dec_immediate_1_iv_0_Z;
wire [5:5] rv32c_dec_immediate_1_Z;
wire [0:0] rv32c_dec_operand1_mux_sel_cnst_0_0_Z;
wire [1:1] rv32c_dec_gpr_wr_mux_sel_m;
wire [2:0] rv32c_dec_exu_result_mux_sel_m;
wire [2:2] rv32c_dec_alu_op_sel_m;
wire [2:0] rv32i_dec_lsu_op;
wire [4:4] rv32c_dec_immediate_0;
wire [1:0] rv32c_dec_immediate_tz;
wire [6:4] instruction_m;
wire [12:7] instruction_m_4;
wire [20:12] rv32i_dec_immediate_Z;
wire [1:1] rv32c_dec_gpr_rs1_rd_sel_0_iv_1_Z;
wire [2:0] rv32c_dec_gpr_rs1_rd_sel_1_iv_0_Z;
wire [1:1] rv32i_dec_alu_op_sel_0_a5_0_Z;
wire [1:1] rv32i_dec_gpr_wr_mux_sel_0_0_Z;
wire [4:4] rv32c_dec_immediate_13_m_1_Z;
wire [3:3] rv32c_dec_immediate_2_iv_0_Z;
wire [1:0] rv32i_dec_gpr_wr_mux_sel;
wire [13:13] rv32c_dec_immediate_1;
wire [12:12] instruction_m_6;
wire [1:1] rv32c_dec_operand1_mux_sel_m;
wire [16:8] rv32c_dec_immediate_13_m_Z;
wire [1:1] rv32c_dec_shifter_unit_places;
wire [0:0] rv32c_dec_alu_op_sel;
wire [2:1] rv32c_dec_gpr_wr_sel_2_Z;
wire [2:1] rv32c_dec_gpr_wr_sel_1_Z;
wire [1:1] rv32c_dec_gpr_rs1_rd_sel_0_iv_2_Z;
wire [0:0] rv32i_dec_branch_cond_1_Z;
wire [0:0] rv32i_dec_operand1_mux_sel_0_4_Z;
wire [0:0] rv32i_dec_operand1_mux_sel_0_2_Z;
wire [6:6] rv32c_dec_immediate_1_iv_2_Z;
wire [7:7] rv32c_dec_immediate_2_iv_1_Z;
wire [0:0] rv32i_dec_operand0_mux_sel_Z;
wire [2:2] rv32i_dec_shifter_unit_places;
wire [3:3] rv32c_dec_gpr_rs1_rd_sel;
wire [17:5] rv32c_dec_immediate;
wire [4:0] rv32i_dec_gpr_rs2_rd_sel_m;
wire [0:0] rv32c_dec_operand1_mux_sel_Z;
wire [0:0] rv32i_dec_exu_result_mux_sel_0_0_Z;
wire [4:4] rv32c_dec_immediate_1_iv_0_0_Z;
wire [8:8] rv32c_dec_immediate_Z;
wire [2:2] rv32i_dec_alu_op_sel_0_RNO_Z;
wire [2:0] rv32c_dec_gpr_rs1_rd_sel_m;
wire [0:0] rv32i_dec_operand1_mux_sel;
wire [2:0] rv32i_dec_alu_op_sel;
wire [2:2] rv32i_dec_exu_result_mux_sel;
wire [4:4] rv32i_dec_alu_op_sel_m_2_Z;
wire [1:1] rv32i_dec_shifter_unit_places_1;
wire [1:0] rv32i_dec_exu_result_mux_sel_m;
wire [0:0] alu_op_sel_1_iv_0_Z;
wire [1:1] rv32i_dec_alu_op_sel_m;
wire [0:0] bcu_operand0_mux_sel_1_iv_2_Z;
wire [31:0] gpr_wr_data_retr_2;
wire [3:0] rv32i_dec_gpr_wr_sel_m;
wire [2:0] rv32i_dec_gpr_rs1_rd_sel_m;
wire [4:1] gpr_rs1_rd_sel_1_iv_0_Z;
wire [4:1] gpr_wr_sel_1_iv_0_Z;
wire instr_valid_de_2_1_RNITA9I7_Z ;
wire alu_op_completing_ex_i_a1_Z ;
wire de_ex_pipe_alu_op_sel_ex7_0_Z ;
wire alu_op_completing_ex_i_a0_Z ;
wire stage_ready_de_2_a0_2_Z ;
wire un9_bcu_op_completing_ex ;
wire ifu_expipe_resp_ready_a1_Z ;
wire rv32m_dec_gpr_wr_valid_1_0 ;
wire rv32m_dec_mnemonic851 ;
wire mnemonic538_Z ;
wire rv32m_dec_mnemonic850 ;
wire case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z ;
wire un1_instruction_11_i ;
wire N_123 ;
wire rv32c_dec_mnemonic1725 ;
wire N_602_1_0 ;
wire rv32i_dec_mnemonic4948_2 ;
wire rv32c_dec_gpr_wr_valid_4_2_Z ;
wire rv32i_dec_mnemonic4948_4 ;
wire un1_instruction_14_i ;
wire un1_instruction_39_i ;
wire rv32i_dec_mnemonic4913 ;
wire un6_lsu_op_complete_ex_Z ;
wire stage_ready_de_2_a2_0_Z ;
wire lsu_op_completing_ex_0_Z ;
wire ifu_expipe_resp_ready_N_3L3_Z ;
wire bcu_op_completing_ex_2_0_0_0 ;
wire N_36_1 ;
wire stage_ready_de_2_a1 ;
wire ifu_expipe_resp_ready_N_4L6_Z ;
wire ifu_expipe_resp_ready_a1_0_Z ;
wire bcu_op_completing_ex_4 ;
wire ifu_expipe_resp_ready_N_5L8_Z ;
wire un4_bcu_op_completing_ex_d_0_1 ;
wire ifu_expipe_resp_ready_a2_0_Z ;
wire ifu_expipe_resp_ready_N_6L10_Z ;
wire ifu_expipe_resp_ready_1_1_Z ;
wire ifu_expipe_resp_ready_N_7L12_Z ;
wire stage_ready_de_2_a3_1_Z ;
wire instr_completing_retr ;
wire g0_0_1 ;
wire g1 ;
wire instr_accepted_retr_2_i_4_2_Z ;
wire instr_completing_ex_i_1_1_Z ;
wire instr_accepted_retr_2_i_4_5_1_Z ;
wire instr_accepted_retr_2_i_4_5_Z ;
wire rv32i_dec_gpr_wr_valid_cnst_1 ;
wire m17_2_1 ;
wire m17_1_0 ;
wire rv32i_dec_mnemonic4949 ;
wire N_24_mux ;
wire i9_mux ;
wire N_7 ;
wire N_32_mux ;
wire m19_1 ;
wire rv32c_dec_gpr_wr_sel_sn_N_10_mux ;
wire rv32c_dec_gpr_wr_sel_sn_N_6 ;
wire un1_instruction_2 ;
wire un1_rv32c_dec_mnemonic2112_2_3_Z ;
wire un1_instruction_38_Z ;
wire N_161 ;
wire m15_1 ;
wire m7_1 ;
wire N_46_mux ;
wire N_2 ;
wire m12_1 ;
wire N_598_1 ;
wire rv32i_dec_mnemonic4916_5 ;
wire N_13 ;
wire N_24_mux_0 ;
wire N_101 ;
wire N_97 ;
wire N_70 ;
wire N_96_2 ;
wire rv32c_dec_gpr_rs2_rd_valid_m_1 ;
wire rv32c_dec_mnemonic1881 ;
wire rv32c_dec_gpr_rs2_rd_valid_m ;
wire rv32c_dec_mnemonic2115 ;
wire un1_rv32c_dec_mnemonic2125_5_i ;
wire un83_rv32i_dec_gpr_wr_valid ;
wire rv32m_dec_mnemonic851_1 ;
wire rv32c_dec_mnemonic2128 ;
wire N_584 ;
wire rv32c_dec_mnemonic2126 ;
wire un1_rv32c_dec_mnemonic2114_1_1_0_Z ;
wire un1_rv32c_dec_mnemonic2114_1_i ;
wire rv32c_dec_mnemonic2133_2 ;
wire rv32c_dec_mnemonic2130 ;
wire rv32c_dec_mnemonic2135_1 ;
wire un11_lsu_resp_ready_0_Z ;
wire lsu_resp_ready_0_Z ;
wire lsu_resp_ready_1_Z ;
wire rv32c_dec_mnemonic2114_2 ;
wire un1_rv32c_dec_mnemonic2116_9_1_Z ;
wire un1_rv32c_dec_mnemonic2116_9_i ;
wire N_584_2 ;
wire rv32c_dec_mnemonic2127_1 ;
wire un1_instruction_26_i ;
wire un1_instruction_7_i ;
wire un1_rv32c_dec_mnemonic2112_2_1_Z ;
wire un1_rv32c_dec_mnemonic2112_2_5_Z ;
wire un1_rv32c_dec_mnemonic2112_2_Z ;
wire rv32c_dec_mnemonic2112 ;
wire rv32c_dec_mnemonic2117 ;
wire rv32c_dec_mnemonic2118 ;
wire rv32c_dec_mnemonic2116 ;
wire instr_accepted_ex_6_2_1_Z ;
wire instr_valid_de_2_Z ;
wire instr_accepted_ex_a0_1_Z ;
wire instr_accepted_ex_0_a2_Z ;
wire instr_accepted_ex_6_2_Z ;
wire N_162 ;
wire N_153 ;
wire N_1554_tz ;
wire gpr_rs1_stall_exu_1_Z ;
wire gpr_rs1_rd_valid_mux_0_Z ;
wire N_2_0 ;
wire N_6 ;
wire un1_instr_completing_retr_c_c_0_Z ;
wire un1_instruction_30_Z ;
wire rv32m_dec_gpr_wr_valid ;
wire N_35 ;
wire un1_rv32m_dec_mnemonic_1_Z ;
wire fence_0_3_Z ;
wire un1_instruction_valid_i ;
wire bcu_op_completing_ex_2 ;
wire instr_accepted_retr_2_i_a2_1_Z ;
wire gpr_rd_rs1_completing_ex_i_a2_1_Z ;
wire ifu_expipe_resp_ready_a5_Z ;
wire ifu_expipe_resp_ready_0_a1_1_Z ;
wire ifu_expipe_resp_ready_1_Z ;
wire rv32c_dec_mnemonic2131 ;
wire un1_rv32c_dec_mnemonic2137_1_0_4 ;
wire un1_instruction_21_i ;
wire rv32c_dec_mnemonic2113 ;
wire rv32c_dec_bcu_op_sel_iv_1_0_Z ;
wire un1_rv32i_dec_mnemonic4960_1_i_a17_2_0 ;
wire un1_instruction_45_i ;
wire gpr_rd_rs1_completing_ex_i_a2_0_0_Z ;
wire m19_0 ;
wire rv32c_dec_mnemonic2130_0 ;
wire un1_rv32c_dec_mnemonic2137_1_1_a2_1_Z ;
wire un1_rv32c_dec_mnemonic2124_2_i ;
wire rv32i_dec_mnemonic4953_0 ;
wire rv32i_dec_mnemonic4954_0 ;
wire rv32i_dec_mnemonic4927_0 ;
wire rv32i_dec_mnemonic4928_0 ;
wire rv32c_dec_mnemonic2120_0 ;
wire rv32c_dec_fence_i_m_0 ;
wire rv32i_dec_mnemonic4954 ;
wire rv32i_dec_mnemonic4951 ;
wire rv32i_instr_decoded_5 ;
wire un1_instruction_23_i_m_1_Z ;
wire un1_instruction_28_0_Z ;
wire rv32i_dec_mnemonic4949_i_10 ;
wire rv32c_dec_mnemonic2121_3 ;
wire N_182_2 ;
wire N_44_2 ;
wire un1_instruction_30_7_Z ;
wire rv32i_dec_gpr_rs2_rd_valid_m_3_Z ;
wire N_458 ;
wire N_20 ;
wire rv32i_dec_mnemonic4913_i_2 ;
wire N_199 ;
wire rv32c_dec_mnemonic2132 ;
wire rv32i_dec_gpr_rs2_rd_valid_m_2_Z ;
wire rv32i_dec_mnemonic4926_4 ;
wire N_88_2 ;
wire N_161_3 ;
wire rv32i_dec_mnemonic4950_3 ;
wire N_599_1 ;
wire N_161_1 ;
wire N_44_3 ;
wire N_251_2 ;
wire N_155_2 ;
wire un1_instruction_i_2 ;
wire un1_instruction_12_i_2 ;
wire N_608_1 ;
wire un1_instruction_15_i_1 ;
wire rv32i_dec_mnemonic4925_1 ;
wire un1_instruction ;
wire N_525_1 ;
wire N_32_mux_1 ;
wire N_17_1 ;
wire N_1191 ;
wire rv32c_dec_mnemonic2119_i_1 ;
wire N_600_1 ;
wire un1_core_reset_1_i ;
wire N_584_1 ;
wire rv32i_dec_mnemonic4952_5 ;
wire rv32i_dec_mnemonic4948_i_12 ;
wire un1_instruction_14_i_1 ;
wire rv32m_dec_mnemonic846 ;
wire fence_i_retr_Z ;
wire un1_instruction_27_i_2 ;
wire rv32c_dec_mnemonic2130_i_2 ;
wire N_612_1 ;
wire rv32i_dec_mnemonic4917_3 ;
wire rv32i_dec_mnemonic4951_i_3 ;
wire rv32c_dec_mnemonic2123_i_2 ;
wire mnemonic537_Z ;
wire un1_rv32c_dec_mnemonic2123_2_i_1 ;
wire un1_instruction_30_5_Z ;
wire rv32i_dec_mnemonic4956 ;
wire rv32i_dec_mnemonic4957 ;
wire rv32i_instr_decoded_4 ;
wire mnemonic536_Z ;
wire rv32c_dec_mnemonic2125_i_2 ;
wire N_535_1 ;
wire rv32c_dec_mnemonic2114_1 ;
wire un1_instruction_26_i_1 ;
wire rv32c_dec_gpr_wr_valid_4_1_Z ;
wire rv32i_dec_mnemonic4960 ;
wire un1_rv32c_dec_mnemonic2123_2_i ;
wire rv32c_dec_exu_result_mux_sel_1_Z ;
wire ex_retr_pipe_gpr_wr_en_retr_2_u_0_a3_0_1 ;
wire un1_instruction_41_i ;
wire fence_0_1_Z ;
wire rv32i_dec_mnemonic4958_6 ;
wire rv32i_dec_mnemonic4958_5 ;
wire rv32c_dec_mnemonic2129 ;
wire rv32c_dec_mnemonic2119 ;
wire un1_rv32c_dec_mnemonic2137_1_1_a2_9_Z ;
wire rv32i_dec_mnemonic4956_2 ;
wire stage_ready_de_2_a1_3_0_Z ;
wire rv32i_dec_mnemonic4959_5 ;
wire rv32i_dec_mnemonic4959_3 ;
wire rv32i_dec_mnemonic4960_4 ;
wire rv32i_dec_mnemonic4960_3 ;
wire rv32i_dec_mnemonic4949_2 ;
wire un1_instruction_23_i_m_1_0_Z ;
wire rv32m_dec_mnemonic850_0 ;
wire rv32m_dec_mnemonic849_0 ;
wire rv32m_dec_mnemonic847_1 ;
wire rv32m_dec_mnemonic848_3 ;
wire rv32i_dec_mnemonic4959_9_0 ;
wire rv32i_dec_mnemonic4914_2 ;
wire rv32i_dec_mnemonic4950_0 ;
wire rv32c_dec_mnemonic2123_1 ;
wire rv32c_dec_mnemonic2125_0 ;
wire rv32c_dec_mnemonic2124_1 ;
wire rv32c_dec_mnemonic2122_2 ;
wire rv32c_dec_mnemonic2121_0 ;
wire un1_rv32c_dec_mnemonic2123_1_0_0_Z ;
wire m8_e_1 ;
wire csr_trigger_wr_hzd_de_i_i_a2_7_Z ;
wire csr_trigger_wr_hzd_de_i_i_a2_6_Z ;
wire csr_trigger_wr_hzd_de_i_i_a2_5_Z ;
wire gpr_rs2_stall_csr_2_2_Z ;
wire gpr_rs2_stall_csr_2_0_Z ;
wire instr_inhibit_ex_i_0_a2_4_Z ;
wire un6_instr_is_lsu_op_retr_0_Z ;
wire un7_gpr_rs1_stall_exu_NE_2 ;
wire un7_gpr_rs1_stall_exu_NE_1 ;
wire de_ex_pipe_alu_op_sel_ex7_1_tz_0_Z ;
wire instr_m2_e_1_Z ;
wire instr_inhibit_ex_i_0_a2_0_2_Z ;
wire rv32i_dec_mnemonic4949_i_24 ;
wire rv32m_dec_mnemonic849 ;
wire rv32m_dec_mnemonic848 ;
wire N_14_mux ;
wire N_89_0 ;
wire rv32c_dec_mnemonic2121_1 ;
wire rv32c_dec_mnemonic2120 ;
wire un1_rv32c_dec_mnemonic2119_1_i ;
wire un1_rv32c_dec_mnemonic2115_3_Z ;
wire rv32i_dec_mnemonic4948_i_14 ;
wire N_163 ;
wire rv32i_dec_mnemonic4927_2_0 ;
wire un1_instruction_23_i_m_4_Z ;
wire instr_accepted_retr_2_i_a3_0_Z ;
wire rv32c_dec_dbreakpoint_m_0 ;
wire rv32m_dec_mnemonic846_0 ;
wire un1_instruction_30_1_0_0_Z ;
wire rv32m_dec_mnemonic847 ;
wire rv32i_dec_mnemonic4956_3 ;
wire N_147 ;
wire rv32c_dec_mnemonic1725_m ;
wire rv32i_dec_mnemonic4948_i_15 ;
wire rv32m_dec_mnemonic847_i_12 ;
wire un1_instruction_30_8_Z ;
wire un1_instruction_25_i ;
wire un1_instruction_12_i ;
wire N_608 ;
wire un1_instruction_18_i ;
wire un18_lsu_op_str_ex_2_Z ;
wire N_466 ;
wire N_45 ;
wire rv32i_dec_mnemonic4948_i_18 ;
wire un1_instruction_9_Z ;
wire N_4 ;
wire rv32c_dec_mnemonic2125_3_3 ;
wire un1_rv32c_dec_mnemonic2115_4_Z ;
wire rv32i_dec_mnemonic4959 ;
wire rv32i_dec_mnemonic4958 ;
wire N_210 ;
wire ex_retr_pipe_lsu_op_retr9_Z ;
wire un1_instruction_20_Z ;
wire N_420 ;
wire N_5 ;
wire rv32c_dec_alu_op_sel_u_2_Z ;
wire un1_rv32c_dec_mnemonic2125_4_i ;
wire rv32c_dec_mnemonic2123 ;
wire rv32c_dec_alu_op_sel_u_1_1_Z ;
wire rv32i_dec_gpr_rs2_rd_valid_m_1 ;
wire rv32c_dec_mnemonic2122 ;
wire gpr_rd_rs3_completing_ex_i_a2_0_0_Z ;
wire rv32i_dec_mnemonic4958_8 ;
wire rv32c_dec_mnemonic2125 ;
wire rv32c_dec_mnemonic2124 ;
wire un1_rv32c_dec_mnemonic2137_1_1_a2_12_Z ;
wire rv32i_dec_mnemonic4956_5 ;
wire rv32i_dec_mnemonic4957_1 ;
wire rv32i_dec_mnemonic4960_6 ;
wire rv32i_dec_mnemonic4960_5 ;
wire un1_instruction_30_2_Z ;
wire rv32m_dec_mnemonic852_0 ;
wire rv32m_dec_mnemonic853_2 ;
wire un83_rv32i_dec_gpr_wr_valid_m_0_0 ;
wire rv32m_dec_mnemonic848_4 ;
wire rv32m_dec_mnemonic851_2 ;
wire rv32i_dec_mnemonic4914_3 ;
wire rv32i_dec_mnemonic4952_1 ;
wire rv32i_dec_mnemonic4926_3 ;
wire un1_rv32c_dec_mnemonic2137_1_1_o2_0_Z ;
wire un1_rv32i_dec_mnemonic4916_1_0_Z ;
wire un1_rv32i_dec_mnemonic4914_1_1_Z ;
wire un1_rv32i_dec_mnemonic4914_1_0_Z ;
wire un6_alu_op_complete_ex_2_Z ;
wire instr_inhibit_ex_i_0_a2_5_Z ;
wire csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_5_Z ;
wire csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_4_Z ;
wire un7_gpr_rs1_stall_exu_NE_3 ;
wire instr_m2_e_Z ;
wire rv32i_dec_mnemonic4919_2 ;
wire rv32i_dec_mnemonic4920_1 ;
wire rv32i_dec_mnemonic4949_i_27 ;
wire rv32i_dec_mnemonic4915_3_0 ;
wire N_44 ;
wire N_41_mux ;
wire N_503 ;
wire un13_lsu_op_str_ex_Z ;
wire un1_ex_retr_pipe_curr_pc_retr ;
wire un1_instruction_3 ;
wire rv32i_dec_mnemonic4948 ;
wire N_22 ;
wire rv32c_dec_mnemonic2122_0 ;
wire rv32c_dec_mnemonic2125_2 ;
wire rv32i_dec_mnemonic4912 ;
wire rv32c_dec_mnemonic2124_0 ;
wire gpr_wr_completing_retr_3_Z ;
wire un13_instr_is_lsu_ldstr_ex_Z ;
wire un18_lsu_op_str_ex_Z ;
wire rv32c_dec_gpr_wr_valid_4_Z ;
wire gpr_wr_completing_retr_4 ;
wire gpr_rd_rs1_completing_ex_i_a3_1 ;
wire un1_instruction_30_1_0_Z ;
wire N_612 ;
wire N_18_mux ;
wire N_525 ;
wire instr_is_lsu_ldstr_ex_0_Z ;
wire rv32i_dec_mnemonic4949_i_25 ;
wire N_66 ;
wire N_127 ;
wire un291_rv32i_dec_sw_csr_wr_op ;
wire N_148 ;
wire N_213 ;
wire N_137_2 ;
wire N_16 ;
wire N_1252_1 ;
wire N_76 ;
wire N_534_1 ;
wire un1_instruction_42_Z ;
wire un6_gpr_rs1_stall_exu ;
wire N_440 ;
wire un1_rv32i_dec_mnemonic4960_1_i_a17_1_0_Z ;
wire N_249 ;
wire i9_mux_0 ;
wire N_23_mux ;
wire N_19_2 ;
wire un1_rv32c_dec_mnemonic2122_2_i ;
wire rv32c_dec_exu_result_mux_sel_5_Z ;
wire N_21_mux_2 ;
wire N_21_mux_1 ;
wire i5_mux_2 ;
wire m19_4 ;
wire rv32i_dec_mnemonic4958_10 ;
wire un1_rv32c_dec_mnemonic2137_1_1_a2_0_Z ;
wire rv32i_dec_mnemonic4956_6 ;
wire rv32i_dec_mnemonic4959_6 ;
wire rv32i_dec_mnemonic4949_5 ;
wire rv32m_dec_mnemonic853_3 ;
wire rv32m_dec_mnemonic850_3 ;
wire rv32m_dec_mnemonic849_3 ;
wire rv32m_dec_mnemonic847_4 ;
wire csr_trigger_wr_hzd_de_i_i_a2_9_Z ;
wire rv32i_dec_mnemonic4928 ;
wire N_203 ;
wire N_136 ;
wire N_204 ;
wire rv32i_dec_mnemonic4953 ;
wire un1_instruction_23_i_m ;
wire N_617 ;
wire rv32i_dec_mnemonic4955 ;
wire rv32i_dec_mnemonic4927 ;
wire rv32i_dec_mnemonic4959_9 ;
wire rv32i_dec_mnemonic4957_3 ;
wire un5_instr_inhibit_ex_i_0_Z ;
wire N_609 ;
wire N_140_2 ;
wire N_607 ;
wire N_23 ;
wire N_1255 ;
wire N_534_2 ;
wire N_114 ;
wire rv32c_dec_gpr_wr_valid_4_i_m ;
wire i18_mux ;
wire N_17_1_0 ;
wire N_426_2 ;
wire i5_mux_1 ;
wire rv32c_dec_gpr_wr_valid_m_0 ;
wire rv32c_dec_gpr_rs1_rd_valid_1_m_1 ;
wire un1_rv32i_dec_mnemonic4915_1_0_Z ;
wire rv32c_instr_decoded_iv_0_Z ;
wire rv32m_dec_mnemonic853 ;
wire rv32m_dec_mnemonic852 ;
wire rv32i_dec_mnemonic4958_11 ;
wire N_182 ;
wire N_82 ;
wire N_32_mux_0 ;
wire N_206 ;
wire N_599 ;
wire N_80 ;
wire N_141_0 ;
wire gpr_rs2_stall_csr_2_Z ;
wire N_139 ;
wire N_27 ;
wire un1_instruction_40_Z ;
wire N_59 ;
wire N_18_mux_0 ;
wire un9_lsu_req_valid_Z ;
wire un1_rv32i_dec_mnemonic4950_1_Z ;
wire N_6_0 ;
wire rv32c_instr_decoded_iv_2_Z ;
wire N_426 ;
wire rv32c_dec_gpr_wr_valid_m_2 ;
wire rv32c_dec_gpr_rs1_rd_valid_1_m_2 ;
wire un1_rv32i_dec_mnemonic4915_1_2_Z ;
wire un1_rv32i_dec_mnemonic4911_2_Z ;
wire rv32c_dec_bcu_op_sel_iv_1_2 ;
wire un1_rv32c_dec_mnemonic2137_1_1_a2_10_Z ;
wire un1_rv32i_dec_mnemonic4960_1_i_a17_3_1_Z ;
wire N_28_mux ;
wire rv32i_dec_sw_csr_rd_op_cnst_Z ;
wire N_137 ;
wire N_100 ;
wire N_598 ;
wire N_81 ;
wire un1_implicit_pseudo_instr_de ;
wire N_156_0 ;
wire N_22_mux_2 ;
wire un1_rv32i_dec_mnemonic4960_1_i_1_Z ;
wire N_430 ;
wire rv32c_dec_gpr_rs1_rd_valid_1_m_3 ;
wire un1_rv32c_dec_mnemonic2137_1_0 ;
wire rv32c_instr_decoded_iv_2_0_Z ;
wire un1_rv32c_dec_mnemonic2137_1_1_a2_14_Z ;
wire N_83 ;
wire instr_inhibit_ex_i_0_a3_0_Z ;
wire N_607_0 ;
wire rv32m_dec_gpr_wr_valid_m ;
wire N_128 ;
wire N_22_mux ;
wire i18_mux_0 ;
wire N_28 ;
wire de_ex_pipe_lsu_op_ex7_Z ;
wire un1_rv32i_dec_mnemonic4915_1_4_Z ;
wire un1_rv32i_dec_mnemonic4911_4_Z ;
wire un1_rv32i_dec_mnemonic4960_1_i_2_Z ;
wire gpr_rs1_rd_valid_mux_1_Z ;
wire gpr_rs2_rd_valid_stg_0_1_Z ;
wire instr_m6_0 ;
wire rv32c_dec_bcu_op_sel ;
wire rv32c_dec_gpr_wr_valid_m ;
wire lsu_req_valid_2_Z ;
wire rv32c_dec_gpr_rs1_rd_valid_1_m ;
wire fence_2 ;
wire un1_rv32i_dec_mnemonic4960_1_i_7_Z ;
wire N_23_mux_m ;
wire gpr_rd_rs1_completing_ex_i_a0_0_Z ;
wire un1_rv32i_dec_mnemonic4911_6_0_Z ;
wire un1_rv32i_dec_mnemonic4960_1_i_6_Z ;
wire case_dec_gpr_rs2_rd_sel_3_sqmuxa_Z ;
wire rv32i_dec_gpr_rs2_rd_valid_m_2_0 ;
wire un1_rv32i_dec_mnemonic4915_1_8_Z ;
wire N_1253 ;
wire instr_m6_e_1 ;
wire ex_retr_exu_res_accept_retr_3_0_Z ;
wire rv32i_instr_decoded ;
wire instr_accepted_ex_0_a1_Z ;
wire gpr_rs2_rd_data_valid_ex_1_Z ;
wire N_19_1 ;
wire un1_rv32i_dec_mnemonic4915_1_Z ;
wire un1_rv32i_dec_mnemonic4911_Z ;
wire rv32i_dec_illegal_instr ;
wire N_17 ;
wire gpr_rs2_rd_valid_de ;
wire N_81_0 ;
wire rv32i_dec_bcu_op_sel_m ;
wire de_ex_pipe_illegal_instr_ex_2_0_Z ;
wire N_29 ;
wire N_20_0 ;
wire de_ex_pipe_illegal_instr_ex_2_1_Z ;
wire N_26 ;
wire un8_lsu_req_valid_Z ;
wire m35_0 ;
wire N_30 ;
wire bcu_op_completing_ex_3_Z ;
wire ex_retr_exu_res_accept_retr_3_Z ;
wire un10_bcu_op_completing_ex_0_d ;
wire stage_ready_de_2_RNO_Z ;
wire un4_bcu_op_completing_ex_0_Z ;
wire N_1254 ;
wire rv32i_dec_gpr_rs1_rd_valid_m ;
wire un6_lsu_op_complete_ex_RNITULU7_Z ;
wire N_1259 ;
wire rv32i_dec_gpr_wr_valid ;
wire N_1260 ;
wire gpr_rd_rs1_completing_ex_i_a0_Z ;
wire N_105 ;
wire N_107 ;
wire N_106 ;
wire instr_accepted_ex_a0_Z ;
wire stage_ready_de_2_a2_Z ;
wire gpr_rd_rs1_completing_ex_i_1_0_Z ;
wire instr_N_13_mux ;
wire instr_completing_ex_i_1_1_RNI4JUFQ2_Z ;
wire N_1261 ;
wire instr_accepted_ex_0_a0_Z ;
wire N_1257 ;
wire instr_completing_ex_i_0 ;
wire N_600 ;
wire instr_accepted_ex_6_5_Z ;
wire instr_accepted_retr_2_i_4_7_Z ;
wire instr_accepted_ex_a1_Z ;
wire N_1236 ;
wire stage_ready_de_2_Z ;
wire N_104 ;
wire instr_accepted_ex_2_Z ;
wire GND ;
wire VCC ;
  CFG1 instr_valid_de_2_1_RNITA9I7_0 (
	.A(instr_valid_de_2_1_RNITA9I7_Z),
	.Y(N_1682_i)
);
defparam instr_valid_de_2_1_RNITA9I7_0.INIT=2'h1;
  CFG2 instr_accepted_ex_6_RNIKAL5C (
	.A(instr_valid_de_2_1_RNITA9I7_Z),
	.B(N_2738_i),
	.Y(instr_accepted_ex_6_RNIKAL5C_1z)
);
defparam instr_accepted_ex_6_RNIKAL5C.INIT=4'hE;
// @36:11794
  CFG4 alu_op_completing_ex_i_a0_RNIIQOP7 (
	.A(alu_op_completing_ex_i_a1_Z),
	.B(de_ex_pipe_alu_op_sel_ex7_0_Z),
	.C(alu_op_completing_ex_i_a0_Z),
	.D(N_2738_i),
	.Y(N_2741_i)
);
defparam alu_op_completing_ex_i_a0_RNIIQOP7.INIT=16'hFF01;
// @36:8177
  CFG4 ifu_expipe_resp_ready_a1 (
	.A(un3_branch_cond_ex[1]),
	.B(instr_inhibit_ex_i_0),
	.C(stage_ready_de_2_a0_2_Z),
	.D(un9_bcu_op_completing_ex),
	.Y(ifu_expipe_resp_ready_a1_Z)
);
defparam ifu_expipe_resp_ready_a1.INIT=16'h0080;
// @36:18099
  CFG4 case_dec_gpr_rs2_rd_sel_1_sqmuxa (
	.A(rv32m_dec_gpr_wr_valid_1_0),
	.B(rv32m_dec_mnemonic851),
	.C(mnemonic538_Z),
	.D(rv32m_dec_mnemonic850),
	.Y(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z)
);
defparam case_dec_gpr_rs2_rd_sel_1_sqmuxa.INIT=16'hF0E0;
// @36:18188
  CFG4 un1_instruction_11_RNIHPJSG (
	.A(un1_instruction_11_i),
	.B(N_123),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_mnemonic1725),
	.Y(rv32c_dec_branch_cond_m_0)
);
defparam un1_instruction_11_RNIHPJSG.INIT=16'hE0C0;
// @36:13195
  CFG4 \rv32i_dec_shifter_unit_op_sel_1_0_.m15_1  (
	.A(ifu_expipe_resp_ireg[28]),
	.B(ifu_expipe_resp_ireg[27]),
	.C(ifu_expipe_resp_ireg[25]),
	.D(ifu_expipe_resp_ireg[26]),
	.Y(N_602_1_0)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m15_1 .INIT=16'h0001;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4948_4  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(rv32i_dec_mnemonic4948_2),
	.D(rv32c_dec_gpr_wr_valid_4_2_Z),
	.Y(rv32i_dec_mnemonic4948_4)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_4 .INIT=16'h0010;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv_tz[5]  (
	.A(un1_instruction_15_i),
	.B(un1_instruction_14_i),
	.C(un1_instruction_39_i),
	.D(rv32i_dec_mnemonic4913),
	.Y(rv32i_dec_immediate_tz[5])
);
defparam \rv32i_dec_immediate_1_iv_tz[5] .INIT=16'hFFFE;
// @36:8177
  CFG3 ifu_expipe_resp_ready_N_3L3 (
	.A(un6_lsu_op_complete_ex_Z),
	.B(stage_ready_de_2_a2_0_Z),
	.C(lsu_op_completing_ex_0_Z),
	.Y(ifu_expipe_resp_ready_N_3L3_Z)
);
defparam ifu_expipe_resp_ready_N_3L3.INIT=8'h04;
// @36:8177
  CFG3 ifu_expipe_resp_ready_N_4L6 (
	.A(bcu_op_completing_ex_2_0_0_0),
	.B(N_36_1),
	.C(stage_ready_de_2_a1),
	.Y(ifu_expipe_resp_ready_N_4L6_Z)
);
defparam ifu_expipe_resp_ready_N_4L6.INIT=8'hFD;
// @36:8177
  CFG3 ifu_expipe_resp_ready_N_5L8 (
	.A(ifu_expipe_resp_ready_a1_0_Z),
	.B(ifu_expipe_resp_ready_N_4L6_Z),
	.C(bcu_op_completing_ex_4),
	.Y(ifu_expipe_resp_ready_N_5L8_Z)
);
defparam ifu_expipe_resp_ready_N_5L8.INIT=8'h31;
// @36:8177
  CFG3 ifu_expipe_resp_ready_N_6L10 (
	.A(ifu_expipe_resp_ready_N_3L3_Z),
	.B(un4_bcu_op_completing_ex_d_0_1),
	.C(ifu_expipe_resp_ready_a2_0_Z),
	.Y(ifu_expipe_resp_ready_N_6L10_Z)
);
defparam ifu_expipe_resp_ready_N_6L10.INIT=8'h45;
// @36:8177
  CFG3 ifu_expipe_resp_ready_N_7L12 (
	.A(ifu_expipe_resp_ready_N_6L10_Z),
	.B(ifu_expipe_resp_ready_1_1_Z),
	.C(lsu_req_ready),
	.Y(ifu_expipe_resp_ready_N_7L12_Z)
);
defparam ifu_expipe_resp_ready_N_7L12.INIT=8'h37;
// @36:8177
  CFG4 ifu_expipe_resp_ready (
	.A(ifu_expipe_resp_ready_N_7L12_Z),
	.B(stage_ready_de_2_a3_1_Z),
	.C(ifu_expipe_resp_ready_N_5L8_Z),
	.D(ifu_expipe_req_branch_excpt_req_ready),
	.Y(ifu_expipe_resp_ready_1z)
);
defparam ifu_expipe_resp_ready.INIT=16'h1110;
// @36:9756
  CFG3 un1_instr_completing_retr_d_RNIA32C31 (
	.A(stage_state_retr_rep1),
	.B(instr_completing_retr),
	.C(N_38_i),
	.Y(un1_next_stage_state_retr_i_rep1_0)
);
defparam un1_instr_completing_retr_d_RNIA32C31.INIT=8'hF2;
// @36:9756
  CFG3 un1_instr_completing_retr_d_RNI0SOU21 (
	.A(stage_state_retr_fast),
	.B(instr_completing_retr),
	.C(N_38_i),
	.Y(un1_next_stage_state_retr_i_fast_0)
);
defparam un1_instr_completing_retr_d_RNI0SOU21.INIT=8'hF2;
  CFG3 instr_inhibit_ex_i_0_o3_RNIV8UNA (
	.A(un3_branch_cond_ex[0]),
	.B(un3_branch_cond_ex[1]),
	.C(instr_inhibit_ex_i_0),
	.Y(g0_0_1)
);
defparam instr_inhibit_ex_i_0_o3_RNIV8UNA.INIT=8'h40;
// @36:9542
  CFG4 instr_inhibit_ex_i_0_o3_RNIPOL5E (
	.A(instr_inhibit_ex_i_0),
	.B(bcu_result_valid_i),
	.C(un3_branch_cond_ex[0]),
	.D(un3_branch_cond_ex[1]),
	.Y(g1)
);
defparam instr_inhibit_ex_i_0_o3_RNIPOL5E.INIT=16'h0020;
// @36:9542
  CFG4 instr_inhibit_ex_i_0_o3_RNI37V5U (
	.A(g0_0_1),
	.B(cmp_cond),
	.C(g1),
	.D(exu_result_valid_ex),
	.Y(ifu_expipe_req_branch_excpt_req_valid)
);
defparam instr_inhibit_ex_i_0_o3_RNI37V5U.INIT=16'hF870;
// @36:9720
  CFG4 instr_accepted_retr_2_i_4_5 (
	.A(instr_accepted_retr_2_i_4_2_Z),
	.B(bcu_op_completing_ex_4),
	.C(instr_completing_ex_i_1_1_Z),
	.D(instr_accepted_retr_2_i_4_5_1_Z),
	.Y(instr_accepted_retr_2_i_4_5_Z)
);
defparam instr_accepted_retr_2_i_4_5.INIT=16'hFBFA;
// @36:9720
  CFG4 instr_accepted_retr_2_i_4_5_1 (
	.A(un3_branch_cond_ex[1]),
	.B(N_1337_2),
	.C(ifu_expipe_req_branch_excpt_req_ready),
	.D(un9_bcu_op_completing_ex),
	.Y(instr_accepted_retr_2_i_4_5_1_Z)
);
defparam instr_accepted_retr_2_i_4_5_1.INIT=16'h0222;
// @36:13195
  CFG4 \rv32i_dec_bcu_op_sel.m17  (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(m17_2_1),
	.C(m17_1_0),
	.D(rv32i_dec_mnemonic4949),
	.Y(N_24_mux)
);
defparam \rv32i_dec_bcu_op_sel.m17 .INIT=16'h00DF;
// @36:13195
  CFG4 \rv32i_dec_bcu_op_sel.m17_1_1  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(ifu_expipe_resp_ireg[6]),
	.D(i9_mux),
	.Y(m17_1_0)
);
defparam \rv32i_dec_bcu_op_sel.m17_1_1 .INIT=16'h3130;
// @36:13195
  CFG4 \rv32i_dec_shifter_unit_op_sel_1_0_.m19  (
	.A(N_7),
	.B(N_32_mux),
	.C(ifu_expipe_resp_ireg[4]),
	.D(m19_1),
	.Y(rv32i_dec_shifter_unit_op_sel_0)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m19 .INIT=16'h0AC0;
// @36:13195
  CFG4 \rv32i_dec_shifter_unit_op_sel_1_0_.m19_1  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(ifu_expipe_resp_ireg[30]),
	.D(ifu_expipe_resp_ireg[4]),
	.Y(m19_1)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m19_1 .INIT=16'h3C22;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv_RNO_0[3]  (
	.A(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(rv32c_dec_gpr_wr_sel_m_1[3]),
	.D(rv32c_dec_gpr_wr_sel_sn_N_6),
	.Y(rv32c_dec_gpr_wr_sel_m[3])
);
defparam \gpr_wr_sel_1_iv_RNO_0[3] .INIT=16'hC480;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv_RNO_1[3]  (
	.A(un1_instruction_2),
	.B(un1_rv32c_dec_mnemonic2112_2_3_Z),
	.C(ifu_expipe_resp_ireg[10]),
	.D(un1_instruction_38_Z),
	.Y(rv32c_dec_gpr_wr_sel_m_1[3])
);
defparam \gpr_wr_sel_1_iv_RNO_1[3] .INIT=16'h7073;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m15  (
	.A(N_161),
	.B(m15_1),
	.C(ifu_expipe_resp_ireg[5]),
	.D(m7_1),
	.Y(N_46_mux)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m15 .INIT=16'h89AB;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m15_1  (
	.A(N_2),
	.B(N_161),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(m15_1)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m15_1 .INIT=16'h0304;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs2_rd_valid.m12  (
	.A(m12_1),
	.B(N_598_1),
	.C(ifu_expipe_resp_ireg[4]),
	.D(rv32i_dec_mnemonic4916_5),
	.Y(N_13)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m12 .INIT=16'hAFAC;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs2_rd_valid.m12_1  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(rv32i_dec_shifter_unit_places_2[2]),
	.C(N_24_mux_0),
	.D(rv32i_dec_shifter_unit_places_3[2]),
	.Y(m12_1)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m12_1 .INIT=16'h4000;
// @36:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_o4[0]  (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(rv32i_dec_exu_result_mux_sel_0_o4_1_Z[0]),
	.C(N_101),
	.D(N_97),
	.Y(N_70)
);
defparam \rv32i_dec_exu_result_mux_sel_0_o4[0] .INIT=16'hFFF2;
// @36:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_o4_1[0]  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(N_123),
	.D(N_96_2),
	.Y(rv32i_dec_exu_result_mux_sel_0_o4_1_Z[0])
);
defparam \rv32i_dec_exu_result_mux_sel_0_o4_1[0] .INIT=16'h76FF;
// @36:18188
  CFG4 gpr_rs2_rd_valid_iv_RNO_0 (
	.A(un1_instruction_11_i),
	.B(rv32c_dec_gpr_rs2_rd_valid_m_1),
	.C(rv32c_dec_mnemonic1881),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(rv32c_dec_gpr_rs2_rd_valid_m)
);
defparam gpr_rs2_rd_valid_iv_RNO_0.INIT=16'h1B00;
// @36:18188
  CFG3 gpr_rs2_rd_valid_iv_RNO_1 (
	.A(rv32c_dec_mnemonic2115),
	.B(un1_rv32c_dec_mnemonic2125_5_i),
	.C(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_gpr_rs2_rd_valid_m_1)
);
defparam gpr_rs2_rd_valid_iv_RNO_1.INIT=8'h1B;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m7_1  (
	.A(ifu_expipe_resp_ireg[30]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(rv32m_dec_mnemonic851_1),
	.Y(m7_1)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m7_1 .INIT=16'h008A;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2114_1 (
	.A(rv32c_dec_mnemonic2128),
	.B(N_584),
	.C(rv32c_dec_mnemonic2126),
	.D(un1_rv32c_dec_mnemonic2114_1_1_0_Z),
	.Y(un1_rv32c_dec_mnemonic2114_1_i)
);
defparam un1_rv32c_dec_mnemonic2114_1.INIT=16'hFEFF;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2114_1_1_0 (
	.A(rv32c_dec_mnemonic2133_2),
	.B(ifu_expipe_resp_ireg[1]),
	.C(rv32c_dec_mnemonic2130),
	.D(rv32c_dec_mnemonic2135_1),
	.Y(un1_rv32c_dec_mnemonic2114_1_1_0_Z)
);
defparam un1_rv32c_dec_mnemonic2114_1_1_0.INIT=16'h5D5F;
// @36:10369
  CFG4 lsu_resp_ready (
	.A(un11_lsu_resp_ready_0_Z),
	.B(lsu_resp_ready_0_Z),
	.C(lsu_resp_ready_1_Z),
	.D(un14_gpr_rs1_stall_lsu),
	.Y(lsu_resp_ready_1z)
);
defparam lsu_resp_ready.INIT=16'hECCC;
// @36:10369
  CFG4 lsu_resp_ready_1 (
	.A(ex_retr_pipe_lsu_op_retr[0]),
	.B(ex_retr_pipe_lsu_op_retr[2]),
	.C(ex_retr_pipe_lsu_op_retr[1]),
	.D(trace_priv_i),
	.Y(lsu_resp_ready_1_Z)
);
defparam lsu_resp_ready_1.INIT=16'h003E;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2116_9 (
	.A(rv32c_dec_mnemonic2114_2),
	.B(un1_rv32c_dec_mnemonic2116_9_1_Z),
	.C(ifu_expipe_resp_ireg[15]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(un1_rv32c_dec_mnemonic2116_9_i)
);
defparam un1_rv32c_dec_mnemonic2116_9.INIT=16'h030B;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2116_9_1 (
	.A(N_584_2),
	.B(N_123),
	.C(ifu_expipe_resp_ireg[0]),
	.D(rv32c_dec_mnemonic2127_1),
	.Y(un1_rv32c_dec_mnemonic2116_9_1_Z)
);
defparam un1_rv32c_dec_mnemonic2116_9_1.INIT=16'h001F;
// @36:13195
  CFG4 \rv32i_dec_immediate_0_iv[0]  (
	.A(ifu_expipe_resp_ireg[20]),
	.B(un1_instruction_26_i),
	.C(rv32i_dec_immediate_0_iv_1_Z[0]),
	.D(un1_instruction_39_i),
	.Y(rv32i_dec_immediate[0])
);
defparam \rv32i_dec_immediate_0_iv[0] .INIT=16'hAF8F;
// @36:13195
  CFG4 \rv32i_dec_immediate_0_iv_1[0]  (
	.A(ifu_expipe_resp_ireg[7]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(un1_instruction_7_i),
	.D(un1_instruction_14_i),
	.Y(rv32i_dec_immediate_0_iv_1_Z[0])
);
defparam \rv32i_dec_immediate_0_iv_1[0] .INIT=16'h153F;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2112_2 (
	.A(un1_rv32c_dec_mnemonic2112_2_1_Z),
	.B(un1_rv32c_dec_mnemonic2112_2_3_Z),
	.C(rv32c_dec_mnemonic2130),
	.D(un1_rv32c_dec_mnemonic2112_2_5_Z),
	.Y(un1_rv32c_dec_mnemonic2112_2_Z)
);
defparam un1_rv32c_dec_mnemonic2112_2.INIT=16'hFFFD;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2112_2_1 (
	.A(rv32c_dec_mnemonic2112),
	.B(rv32c_dec_mnemonic2117),
	.C(rv32c_dec_mnemonic2118),
	.D(rv32c_dec_mnemonic2116),
	.Y(un1_rv32c_dec_mnemonic2112_2_1_Z)
);
defparam un1_rv32c_dec_mnemonic2112_2_1.INIT=16'h0001;
// @36:8666
  CFG4 instr_accepted_ex_6_2 (
	.A(instr_accepted_ex_6_2_1_Z),
	.B(instr_valid_de_2_Z),
	.C(instr_accepted_ex_a0_1_Z),
	.D(instr_accepted_ex_0_a2_Z),
	.Y(instr_accepted_ex_6_2_Z)
);
defparam instr_accepted_ex_6_2.INIT=16'h008C;
// @36:8666
  CFG4 instr_accepted_ex_6_2_1 (
	.A(un3_branch_cond_ex[0]),
	.B(un3_branch_cond_ex[1]),
	.C(bcu_op_completing_ex_4),
	.D(un9_bcu_op_completing_ex),
	.Y(instr_accepted_ex_6_2_1_Z)
);
defparam instr_accepted_ex_6_2_1.INIT=16'h7773;
// @36:11794
  CFG3 \rv32i_dec_alu_op_sel_0_RNO_0[2]  (
	.A(N_162),
	.B(N_153),
	.C(rv32i_dec_alu_op_sel_0_a5_2_1_0[2]),
	.Y(N_1554_tz)
);
defparam \rv32i_dec_alu_op_sel_0_RNO_0[2] .INIT=8'hAC;
// @36:10024
  CFG3 gpr_rs1_rd_valid_mux_0 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(un1_raddr0_i),
	.C(gpr_rs1_stall_exu_1_Z),
	.Y(gpr_rs1_rd_valid_mux_0_Z)
);
defparam gpr_rs1_rd_valid_mux_0.INIT=8'hDF;
// @36:9986
  CFG3 gpr_wr_completing_retr_3_0 (
	.A(gpr_wr_completing_retr_3_0_d_1z),
	.B(lsu_resp_valid),
	.C(un14_gpr_rs1_stall_lsu),
	.Y(gpr_wr_completing_retr)
);
defparam gpr_wr_completing_retr_3_0.INIT=8'h8A;
// @36:13195
  CFG3 \rv32i_dec_bcu_op_sel.m4  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(N_2_0),
	.C(N_6),
	.Y(i9_mux)
);
defparam \rv32i_dec_bcu_op_sel.m4 .INIT=8'hF4;
// @36:9764
  CFG2 un1_instr_completing_retr_c_c_0_RNIQV1O6 (
	.A(debug_enter_retr_rep1),
	.B(un1_instr_completing_retr_c_c_0_Z),
	.Y(instr_completing_retr_1)
);
defparam un1_instr_completing_retr_c_c_0_RNIQV1O6.INIT=4'hE;
// @36:18188
  CFG3 un1_rv32m_dec_mnemonic_1 (
	.A(un1_instruction_30_Z),
	.B(rv32m_dec_gpr_wr_valid),
	.C(N_35),
	.Y(un1_rv32m_dec_mnemonic_1_Z)
);
defparam un1_rv32m_dec_mnemonic_1.INIT=8'h10;
// @36:18188
  CFG2 fence_0 (
	.A(fence_0_3_Z),
	.B(un1_instruction_valid_i),
	.Y(fence_de)
);
defparam fence_0.INIT=4'h8;
// @36:9340
  CFG3 gpr_rd_rs1_completing_ex_i_1_3 (
	.A(bcu_op_completing_ex_2),
	.B(instr_accepted_retr_2_i_a2_1_Z),
	.C(gpr_rd_rs1_completing_ex_i_a2_1_Z),
	.Y(gpr_rd_rs1_completing_ex_i_1_3_1z)
);
defparam gpr_rd_rs1_completing_ex_i_1_3.INIT=8'hF4;
// @36:8177
  CFG3 ifu_expipe_resp_ready_1_1 (
	.A(ifu_expipe_resp_ready_a5_Z),
	.B(ifu_expipe_resp_ready_0_a1_1_Z),
	.C(ifu_expipe_resp_ready_1_Z),
	.Y(ifu_expipe_resp_ready_1_1_Z)
);
defparam ifu_expipe_resp_ready_1_1.INIT=8'h40;
// @36:9764
  CFG4 instr_completing_retr_c_c_0 (
	.A(stage_state_retr),
	.B(lsu_op_os),
	.C(instr_completing_retr_c_c_d_1z),
	.D(instr_completing_retr_c_c_c_1z),
	.Y(interrupt_could_commit_0_0)
);
defparam instr_completing_retr_c_c_0.INIT=16'h2000;
// @36:15460
  CFG4 \rv32c_dec_alu_op_sel_u_1[0]  (
	.A(rv32c_dec_mnemonic2131),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.C(un1_rv32c_dec_mnemonic2137_1_0_4),
	.D(un1_instruction_2),
	.Y(rv32c_dec_alu_op_sel_1[0])
);
defparam \rv32c_dec_alu_op_sel_u_1[0] .INIT=16'h010B;
// @36:15460
  CFG4 rv32c_dec_bcu_op_sel_iv_1_0 (
	.A(un1_instruction_21_i),
	.B(N_584),
	.C(ifu_expipe_resp_ireg[1]),
	.D(rv32c_dec_mnemonic2113),
	.Y(rv32c_dec_bcu_op_sel_iv_1_0_Z)
);
defparam rv32c_dec_bcu_op_sel_iv_1_0.INIT=16'hCEEE;
// @36:13195
  CFG2 \rv32i_dec_gpr_rs1_rd_valid.m22_3_1  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_a17_2_0)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m22_3_1 .INIT=4'h4;
// @36:10186
  CFG2 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0[0]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_sw_csr_wr_op_ex[0]),
	.Y(ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0[0])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0[0] .INIT=4'h8;
// @36:18188
  CFG2 \gpr_rs2_rd_sel_1_iv_0_RNO[2]  (
	.A(un1_instruction_45_i),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(rv32c_dec_gpr_rs2_rd_sel_m_0[2])
);
defparam \gpr_rs2_rd_sel_1_iv_0_RNO[2] .INIT=4'h8;
// @36:18188
  CFG2 \gpr_rs2_rd_sel_1_iv_0_RNO[1]  (
	.A(un1_instruction_45_i),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32c_dec_gpr_rs2_rd_sel_m_0[1])
);
defparam \gpr_rs2_rd_sel_1_iv_0_RNO[1] .INIT=4'h8;
// @36:18188
  CFG2 \gpr_rs2_rd_sel_1_iv_0_RNO[0]  (
	.A(un1_instruction_45_i),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(rv32c_dec_gpr_rs2_rd_sel_m_0[0])
);
defparam \gpr_rs2_rd_sel_1_iv_0_RNO[0] .INIT=4'h8;
// @36:9340
  CFG2 gpr_rd_rs1_completing_ex_i_a2_0_0 (
	.A(de_ex_pipe_shifter_unit_places_sel_ex[2]),
	.B(de_ex_pipe_shifter_unit_operand_sel_ex_0),
	.Y(gpr_rd_rs1_completing_ex_i_a2_0_0_Z)
);
defparam gpr_rd_rs1_completing_ex_i_a2_0_0.INIT=4'h2;
// @36:13195
  CFG2 \rv32i_dec_shifter_unit_places_2_0_.m19_0  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[25]),
	.Y(m19_0)
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m19_0 .INIT=4'h1;
// @36:14609
  CFG2 un1_rv32c_dec_mnemonic2137_1_1_a2_1 (
	.A(rv32c_dec_mnemonic2130_0),
	.B(rv32c_dec_mnemonic2128),
	.Y(un1_rv32c_dec_mnemonic2137_1_1_a2_1_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_1_a2_1.INIT=4'h1;
// @36:15460
  CFG2 \rv32c_dec_alu_op_sel_cnst_i_a2_0[2]  (
	.A(rv32c_dec_mnemonic2128),
	.B(un1_rv32c_dec_mnemonic2124_2_i),
	.Y(rv32c_dec_alu_op_sel_cnst_i_a2_0_Z[2])
);
defparam \rv32c_dec_alu_op_sel_cnst_i_a2_0[2] .INIT=4'h1;
// @36:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4953_0  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32i_dec_mnemonic4953_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4953_0 .INIT=4'h1;
// @36:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4954_0  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32i_dec_mnemonic4954_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4954_0 .INIT=4'h1;
// @36:15460
  CFG2 \rv32c_dec_exu_result_mux_sel_cnst_i_a2_0[0]  (
	.A(rv32c_dec_mnemonic2112),
	.B(un1_instruction_21_i),
	.Y(rv32c_dec_exu_result_mux_sel_cnst_i_a2_0_Z[0])
);
defparam \rv32c_dec_exu_result_mux_sel_cnst_i_a2_0[0] .INIT=4'h1;
// @36:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4927_0  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(rv32i_dec_mnemonic4927_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4927_0 .INIT=4'h8;
// @36:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4928_0  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(rv32i_dec_mnemonic4928_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4928_0 .INIT=4'h8;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2120_0  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[10]),
	.Y(rv32c_dec_mnemonic2120_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2120_0 .INIT=4'h8;
// @36:13195
  CFG2 \rv32i_dec_lsu_op_0_a2_0_0[2]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(rv32i_dec_lsu_op_0_a2_0_Z[2])
);
defparam \rv32i_dec_lsu_op_0_a2_0_0[2] .INIT=4'h4;
// @36:10369
  CFG2 un11_lsu_resp_ready_0 (
	.A(stage_state_retr_rep1),
	.B(ex_retr_pipe_lsu_op_retr[3]),
	.Y(un11_lsu_resp_ready_0_Z)
);
defparam un11_lsu_resp_ready_0.INIT=4'h2;
// @36:18188
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2115_RNISQ1Q8  (
	.A(rv32c_dec_mnemonic2115),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_fence_i_m_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2115_RNISQ1Q8 .INIT=4'h8;
// @36:13195
  CFG2 rv32i_dec_sw_csr_rd_op_cnst_1 (
	.A(rv32i_dec_mnemonic4954),
	.B(rv32i_dec_mnemonic4951),
	.Y(rv32i_instr_decoded_5)
);
defparam rv32i_dec_sw_csr_rd_op_cnst_1.INIT=4'hE;
// @36:15460
  CFG2 un1_instruction_23_i_m_1 (
	.A(ifu_expipe_resp_ireg[11]),
	.B(ifu_expipe_resp_ireg[9]),
	.Y(un1_instruction_23_i_m_1_Z)
);
defparam un1_instruction_23_i_m_1.INIT=4'h1;
// @36:15460
  CFG2 un1_instruction_28_0 (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[1]),
	.Y(un1_instruction_28_0_Z)
);
defparam un1_instruction_28_0.INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_lsu_op_0_a2_0_0[0]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[12]),
	.Y(N_598_1)
);
defparam \rv32i_dec_lsu_op_0_a2_0_0[0] .INIT=4'h1;
// @36:8240
  CFG2 csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1 (
	.A(ex_retr_pipe_sw_csr_addr_retr[9]),
	.B(ex_retr_pipe_sw_csr_addr_retr[10]),
	.Y(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1_1z)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1.INIT=4'h8;
// @36:8240
  CFG2 csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0 (
	.A(ex_retr_pipe_sw_csr_addr_retr[11]),
	.B(ex_retr_pipe_sw_csr_addr_retr[4]),
	.Y(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0_1z)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0.INIT=4'h1;
// @36:14564
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4949_10  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(rv32i_dec_mnemonic4949_i_10)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_10 .INIT=4'h1;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2119_3  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[10]),
	.Y(rv32c_dec_mnemonic2121_3)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2119_3 .INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_4_.m8_e_2  (
	.A(ifu_expipe_resp_ireg[28]),
	.B(ifu_expipe_resp_ireg[29]),
	.Y(rv32i_dec_shifter_unit_places_2[2])
);
defparam \rv32i_dec_alu_op_sel_4_.m8_e_2 .INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_operand1_mux_sel_0_a2_3_2[0]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(N_182_2)
);
defparam \rv32i_dec_operand1_mux_sel_0_a2_3_2[0] .INIT=4'h1;
// @36:18188
  CFG2 \rv32i_dec_alu_op_sel_m_2[4]  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[1]),
	.Y(N_44_2)
);
defparam \rv32i_dec_alu_op_sel_m_2[4] .INIT=4'h4;
// @36:9428
  CFG2 \un5_alu_op_sel_ex_cZ[0]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_alu_op_sel_ex[0]),
	.Y(un5_alu_op_sel_ex[0])
);
defparam \un5_alu_op_sel_ex_cZ[0] .INIT=4'h8;
// @36:9428
  CFG2 \un5_alu_op_sel_ex_cZ[1]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_alu_op_sel_ex[1]),
	.Y(un5_alu_op_sel_ex[1])
);
defparam \un5_alu_op_sel_ex_cZ[1] .INIT=4'h8;
// @36:9428
  CFG2 \un5_alu_op_sel_ex_cZ[2]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_alu_op_sel_ex[2]),
	.Y(un5_alu_op_sel_ex[2])
);
defparam \un5_alu_op_sel_ex_cZ[2] .INIT=4'h8;
// @36:9428
  CFG2 \un5_alu_op_sel_ex_cZ[3]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_alu_op_sel_ex[3]),
	.Y(un5_alu_op_sel_ex[3])
);
defparam \un5_alu_op_sel_ex_cZ[3] .INIT=4'h8;
// @36:9428
  CFG2 \un5_alu_op_sel_ex_cZ[4]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_alu_op_sel_ex[4]),
	.Y(un5_alu_op_sel_ex[4])
);
defparam \un5_alu_op_sel_ex_cZ[4] .INIT=4'h8;
// @36:15082
  CFG2 un1_instruction_30_7 (
	.A(ifu_expipe_resp_ireg[30]),
	.B(ifu_expipe_resp_ireg[29]),
	.Y(un1_instruction_30_7_Z)
);
defparam un1_instruction_30_7.INIT=4'h1;
// @36:18188
  CFG2 rv32i_dec_gpr_rs2_rd_valid_m_3 (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[1]),
	.Y(rv32i_dec_gpr_rs2_rd_valid_m_3_Z)
);
defparam rv32i_dec_gpr_rs2_rd_valid_m_3.INIT=4'h4;
// @36:13195
  CFG2 \rv32i_dec_immediate_0[1]  (
	.A(un1_instruction_39_i),
	.B(un1_instruction_26_i),
	.Y(N_458)
);
defparam \rv32i_dec_immediate_0[1] .INIT=4'hE;
// @36:16276
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic1725  (
	.A(un1_instruction_2),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_mnemonic1725)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic1725 .INIT=4'h2;
// @36:13195
  CFG2 \rv32i_dec_lsu_op_0_o2[1]  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(N_20)
);
defparam \rv32i_dec_lsu_op_0_o2[1] .INIT=4'hE;
// @36:13195
  CFG2 \rv32i_dec_exu_result_mux_sel_0_a2_9[0]  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32i_dec_mnemonic4913_i_2)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a2_9[0] .INIT=4'h8;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_0_o5[1]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(N_123)
);
defparam \rv32i_dec_alu_op_sel_0_o5[1] .INIT=4'h4;
// @36:13195
  CFG2 \rv32i_dec_gpr_wr_mux_sel_0_o6_1[1]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(N_199)
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_o6_1[1] .INIT=4'hD;
// @36:13195
  CFG2 \rv32i_dec_gpr_rs1_rd_valid.m1  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(N_2)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m1 .INIT=4'h8;
// @36:13195
  CFG2 \rv32i_dec_bcu_op_sel.m1  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(N_2_0)
);
defparam \rv32i_dec_bcu_op_sel.m1 .INIT=4'h1;
// @36:15460
  CFG2 un1_rv32c_dec_mnemonic2114_1_RNIBNNSA (
	.A(un1_rv32c_dec_mnemonic2114_1_i),
	.B(rv32c_dec_mnemonic2116),
	.Y(rv32c_dec_gpr_wr_sel_sn_N_6)
);
defparam un1_rv32c_dec_mnemonic2114_1_RNIBNNSA.INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_immediate_1_iv_1_RNO[2]  (
	.A(un1_instruction_7_i),
	.B(ifu_expipe_resp_ireg[17]),
	.Y(instruction_m_0[17])
);
defparam \rv32i_dec_immediate_1_iv_1_RNO[2] .INIT=4'h8;
// @36:13195
  CFG2 \rv32i_dec_immediate_1_iv_1_RNO[3]  (
	.A(un1_instruction_7_i),
	.B(ifu_expipe_resp_ireg[18]),
	.Y(instruction_m_0[18])
);
defparam \rv32i_dec_immediate_1_iv_1_RNO[3] .INIT=4'h8;
// @36:16351
  CFG2 \rv32c_dec_gpr_wr_sel_6_2_RNO[0]  (
	.A(un1_instruction_2),
	.B(ifu_expipe_resp_ireg[7]),
	.Y(instruction_m_5[7])
);
defparam \rv32c_dec_gpr_wr_sel_6_2_RNO[0] .INIT=4'h4;
// @36:15460
  CFG2 un1_rv32c_dec_mnemonic2112_2_3 (
	.A(rv32c_dec_mnemonic2132),
	.B(rv32c_dec_mnemonic2131),
	.Y(un1_rv32c_dec_mnemonic2112_2_3_Z)
);
defparam un1_rv32c_dec_mnemonic2112_2_3.INIT=4'hE;
// @36:18188
  CFG2 rv32i_dec_gpr_rs2_rd_valid_m_2 (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32i_dec_gpr_rs2_rd_valid_m_2_Z)
);
defparam rv32i_dec_gpr_rs2_rd_valid_m_2.INIT=4'h8;
// @36:15082
  CFG2 \gen_decode_rv32m.rv32m_dec_mnemonic852_3  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(rv32c_dec_mnemonic2135_1)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic852_3 .INIT=4'h8;
// @36:15082
  CFG2 \gen_decode_rv32m.rv32m_dec_mnemonic847_5  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(rv32i_dec_mnemonic4926_4)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic847_5 .INIT=4'h1;
// @36:15082
  CFG2 un1_instruction_30_4 (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(N_88_2)
);
defparam un1_instruction_30_4.INIT=4'h1;
// @36:15082
  CFG2 un1_instruction_30_6 (
	.A(ifu_expipe_resp_ireg[28]),
	.B(ifu_expipe_resp_ireg[27]),
	.Y(N_161_3)
);
defparam un1_instruction_30_6.INIT=4'h1;
// @36:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4950_3  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(rv32i_dec_mnemonic4950_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4950_3 .INIT=4'h8;
// @36:9235
  CFG2 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5  (
	.A(N_2738_i),
	.B(trace_priv_i),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex5)
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 .INIT=4'hE;
// @36:13195
  CFG2 un1_rv32i_dec_mnemonic4960_1_i_a17_0_1 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(N_599_1)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a17_0_1.INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a2_2_1[1]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[29]),
	.Y(N_161_1)
);
defparam \rv32i_dec_alu_op_sel_0_a2_2_1[1] .INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_lsu_op_0_a2_1_3[0]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(N_44_3)
);
defparam \rv32i_dec_lsu_op_0_a2_1_3[0] .INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_gpr_rs2_rd_valid.m11_3  (
	.A(ifu_expipe_resp_ireg[26]),
	.B(ifu_expipe_resp_ireg[27]),
	.Y(rv32i_dec_shifter_unit_places_3[2])
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m11_3 .INIT=4'h1;
// @36:15460
  CFG2 \rv32c_dec_operand1_mux_sel_cnst_0_a2_1_2[0]  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[10]),
	.Y(N_251_2)
);
defparam \rv32c_dec_operand1_mux_sel_cnst_0_a2_1_2[0] .INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a2_0_2[1]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[30]),
	.Y(N_155_2)
);
defparam \rv32i_dec_alu_op_sel_0_a2_0_2[1] .INIT=4'h4;
// @36:13195
  CFG2 \gen_decode_rv32i.un1_instruction_2  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(un1_instruction_i_2)
);
defparam \gen_decode_rv32i.un1_instruction_2 .INIT=4'h8;
// @36:13195
  CFG2 un1_instruction_12_2 (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(un1_instruction_12_i_2)
);
defparam un1_instruction_12_2.INIT=4'h8;
// @36:8240
  CFG2 csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_4 (
	.A(ex_retr_pipe_sw_csr_addr_retr[7]),
	.B(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(N_112_4)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_4.INIT=4'h8;
// @36:8240
  CFG2 csr_trigger_wr_hzd_de_i_i_a2_0_0_o4 (
	.A(ex_retr_pipe_sw_csr_wr_op_retr[0]),
	.B(ex_retr_pipe_sw_csr_wr_op_retr[1]),
	.Y(N_353)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_0_0_o4.INIT=4'hE;
// @36:13195
  CFG2 un1_rv32i_dec_mnemonic4960_1_i_a3_1_1 (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(N_608_1)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a3_1_1.INIT=4'h1;
// @36:13195
  CFG2 un1_instruction_15_1 (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(un1_instruction_15_i_1)
);
defparam un1_instruction_15_1.INIT=4'h2;
// @36:8808
  CFG2 ex_retr_pipe_fence_i_retr_2 (
	.A(stage_state_ex),
	.B(de_ex_pipe_fence_i_ex),
	.Y(ex_retr_pipe_fence_i_retr_2_1z)
);
defparam ex_retr_pipe_fence_i_retr_2.INIT=4'h8;
// @36:13195
  CFG2 \rv32i_dec_mnemonic4925.rv32i_dec_mnemonic4925_1  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(rv32i_dec_mnemonic4925_1)
);
defparam \rv32i_dec_mnemonic4925.rv32i_dec_mnemonic4925_1 .INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_immediate[12]  (
	.A(un1_instruction),
	.B(rv32i_dec_mnemonic4913),
	.Y(N_525_1)
);
defparam \rv32i_dec_immediate[12] .INIT=4'hE;
// @36:13195
  CFG2 \rv32i_dec_shifter_unit_places_2_0_.m21_1  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(N_32_mux_1)
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m21_1 .INIT=4'h2;
// @36:14609
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2112_1  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[1]),
	.Y(rv32c_dec_mnemonic2114_2)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2112_1 .INIT=4'h1;
// @36:15460
  CFG2 \rv32c_dec_shifter_unit_op_sel_0_.m8_e_1  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[11]),
	.Y(N_17_1)
);
defparam \rv32c_dec_shifter_unit_op_sel_0_.m8_e_1 .INIT=4'h1;
// @36:15460
  CFG2 \rv32c_dec_shifter_unit_op_sel_0_.m9x  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(N_1191)
);
defparam \rv32c_dec_shifter_unit_op_sel_0_.m9x .INIT=4'h6;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2119_1  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[11]),
	.Y(rv32c_dec_mnemonic2119_i_1)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2119_1 .INIT=4'h2;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a2[2]  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(N_600_1)
);
defparam \rv32i_dec_alu_op_sel_0_a2[2] .INIT=4'h8;
// @36:12789
  CFG2 un1_debug_exit (
	.A(un1_core_reset_1_i),
	.B(debug_exit_retr),
	.Y(un1_debug_exit_1z)
);
defparam un1_debug_exit.INIT=4'hE;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2132_2  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2133_2)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2132_2 .INIT=4'h2;
// @36:15460
  CFG2 rv32c_dec_bcu_op_sel_iv_1_a8_0_1 (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[1]),
	.Y(N_584_1)
);
defparam rv32c_dec_bcu_op_sel_iv_1_a8_0_1.INIT=4'h2;
// @36:13195
  CFG2 \rv32i_dec_bcu_op_sel.m11_e  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32i_dec_mnemonic4952_5)
);
defparam \rv32i_dec_bcu_op_sel.m11_e .INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_gpr_rs2_rd_valid.m3  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(N_584_2)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m3 .INIT=4'h2;
// @36:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4948_12  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_mnemonic4948_i_12)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_12 .INIT=4'h1;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2117_1  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2127_1)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2117_1 .INIT=4'h8;
// @36:9957
  CFG2 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[5]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[5]),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[5])
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[5] .INIT=4'h8;
// @36:13195
  CFG2 un1_instruction_14_1 (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(un1_instruction_14_i_1)
);
defparam un1_instruction_14_1.INIT=4'h2;
// @36:18188
  CFG2 \alu_op_sel_1_iv_RNO[0]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(rv32m_dec_mnemonic846),
	.Y(rv32m_dec_alu_op_sel_m_1[0])
);
defparam \alu_op_sel_1_iv_RNO[0] .INIT=4'h2;
// @36:9865
  CFG2 fence_i_retr (
	.A(stage_state_retr),
	.B(ex_retr_pipe_fence_i_retr),
	.Y(fence_i_retr_Z)
);
defparam fence_i_retr.INIT=4'h8;
// @36:9871
  CFG2 illegal_instr_retr_i_i_a2 (
	.A(stage_state_retr),
	.B(ex_retr_pipe_illegal_instr_retr),
	.Y(N_451)
);
defparam illegal_instr_retr_i_i_a2.INIT=4'h8;
// @36:9862
  CFG2 un1_exu_result_valid_retr (
	.A(trace_priv_i),
	.B(stage_state_retr),
	.Y(un1_exu_result_valid_retr_1z)
);
defparam un1_exu_result_valid_retr.INIT=4'hE;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a2_2[0]  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(N_153)
);
defparam \rv32i_dec_alu_op_sel_0_a2_2[0] .INIT=4'h4;
// @36:15460
  CFG2 un1_instruction_27_2 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[1]),
	.Y(un1_instruction_27_i_2)
);
defparam un1_instruction_27_2.INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_gpr_wr_valid_cnst.m18_1  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(rv32i_dec_alu_op_sel_0_a5_2_1_0[2])
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m18_1 .INIT=4'h8;
// @36:9631
  CFG2 \lsu_req_op_cZ[3]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_lsu_op_ex[3]),
	.Y(lsu_req_op[3])
);
defparam \lsu_req_op_cZ[3] .INIT=4'h8;
// @36:9631
  CFG2 \lsu_req_op_cZ[2]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_lsu_op_ex[2]),
	.Y(lsu_req_op[2])
);
defparam \lsu_req_op_cZ[2] .INIT=4'h8;
// @36:9631
  CFG2 \lsu_req_op_cZ[1]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_lsu_op_ex[1]),
	.Y(lsu_req_op[1])
);
defparam \lsu_req_op_cZ[1] .INIT=4'h8;
// @36:9631
  CFG2 \lsu_req_op_cZ[0]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_lsu_op_ex[0]),
	.Y(lsu_req_op[0])
);
defparam \lsu_req_op_cZ[0] .INIT=4'h8;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2130_2  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2130_i_2)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2130_2 .INIT=4'h1;
// @36:13195
  CFG2 un1_rv32i_dec_mnemonic4960_1_i_a3_3_1 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(N_612_1)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a3_3_1.INIT=4'h4;
// @36:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4917_3  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(rv32i_dec_mnemonic4917_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4917_3 .INIT=4'h2;
// @36:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4951_3  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(rv32i_dec_mnemonic4951_i_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4951_3 .INIT=4'h8;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2123_2  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(ifu_expipe_resp_ireg[11]),
	.Y(rv32c_dec_mnemonic2123_i_2)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2123_2 .INIT=4'h8;
// @36:12789
  CFG2 mnemonic537 (
	.A(un1_core_reset_1_i),
	.B(debug_exit_retr),
	.Y(mnemonic537_Z)
);
defparam mnemonic537.INIT=4'h4;
// @36:13195
  CFG2 \rv32i_dec_gpr_rs2_rd_valid.m1  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(rv32i_dec_mnemonic4916_5)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m1 .INIT=4'h1;
// @36:15460
  CFG2 un1_rv32c_dec_mnemonic2123_2_1 (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[11]),
	.Y(un1_rv32c_dec_mnemonic2123_2_i_1)
);
defparam un1_rv32c_dec_mnemonic2123_2_1.INIT=4'h8;
// @36:15082
  CFG2 un1_instruction_30_5 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[26]),
	.Y(un1_instruction_30_5_Z)
);
defparam un1_instruction_30_5.INIT=4'h1;
// @36:13195
  CFG2 un1_rv32i_dec_mnemonic4911_5 (
	.A(rv32i_dec_mnemonic4956),
	.B(rv32i_dec_mnemonic4957),
	.Y(rv32i_instr_decoded_4)
);
defparam un1_rv32i_dec_mnemonic4911_5.INIT=4'hE;
// @36:12789
  CFG2 mnemonic536 (
	.A(soft_reset_taken_retr),
	.B(trace_exception),
	.Y(mnemonic536_Z)
);
defparam mnemonic536.INIT=4'h4;
// @36:12789
  CFG2 un1_core_reset_1 (
	.A(soft_reset_taken_retr),
	.B(trace_exception),
	.Y(un1_core_reset_1_i)
);
defparam un1_core_reset_1.INIT=4'hE;
// @36:15460
  CFG2 rv32c_dec_alu_op_sel_sn_m2 (
	.A(rv32c_dec_mnemonic2131),
	.B(rv32c_dec_mnemonic2115),
	.Y(un1_rv32c_dec_mnemonic2137_1_0_4)
);
defparam rv32c_dec_alu_op_sel_sn_m2.INIT=4'h1;
// @36:13195
  CFG2 \rv32i_dec_gpr_wr_valid_cnst.m31_1  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[1]),
	.Y(rv32i_dec_gpr_wr_valid_cnst_1)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m31_1 .INIT=4'h8;
// @36:10236
  CFG2 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2_0  (
	.A(trace_priv_i),
	.B(debug_gpr_req_rd_en),
	.Y(de_ex_pipe_gpr_rs3_rd_valid_ex_2)
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2_0 .INIT=4'h8;
// @36:1547
  CFG2 \un1_instruction_1[0]  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(un1_instruction_1_Z[0])
);
defparam \un1_instruction_1[0] .INIT=4'h4;
// @36:9432
  CFG2 \un5_shifter_unit_op_sel_ex_cZ[0]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_shifter_unit_op_sel_ex[0]),
	.Y(un5_shifter_unit_op_sel_ex[0])
);
defparam \un5_shifter_unit_op_sel_ex_cZ[0] .INIT=4'h8;
// @36:9432
  CFG2 \un5_shifter_unit_op_sel_ex_cZ[1]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_shifter_unit_op_sel_ex[1]),
	.Y(un5_shifter_unit_op_sel_ex[1])
);
defparam \un5_shifter_unit_op_sel_ex_cZ[1] .INIT=4'h8;
// @36:18188
  CFG2 \sw_csr_addr_1[5]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[25]),
	.Y(sw_csr_addr_de_1_5)
);
defparam \sw_csr_addr_1[5] .INIT=4'h8;
// @36:18188
  CFG2 \sw_csr_addr_1[1]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[21]),
	.Y(sw_csr_addr_de_1_1)
);
defparam \sw_csr_addr_1[1] .INIT=4'h8;
// @36:18188
  CFG2 \sw_csr_addr_1[7]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[27]),
	.Y(sw_csr_addr_de_1_7)
);
defparam \sw_csr_addr_1[7] .INIT=4'h8;
// @36:18188
  CFG2 \sw_csr_addr_1[0]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[20]),
	.Y(sw_csr_addr_de_1_0)
);
defparam \sw_csr_addr_1[0] .INIT=4'h8;
// @36:18188
  CFG2 \sw_csr_addr_1[6]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[26]),
	.Y(sw_csr_addr_de_1_6)
);
defparam \sw_csr_addr_1[6] .INIT=4'h8;
// @36:18188
  CFG2 \sw_csr_addr_1[8]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[28]),
	.Y(sw_csr_addr_de_1_8)
);
defparam \sw_csr_addr_1[8] .INIT=4'h8;
// @36:18188
  CFG2 \sw_csr_addr_1[11]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[31]),
	.Y(sw_csr_addr_de_1_11)
);
defparam \sw_csr_addr_1[11] .INIT=4'h8;
// @36:18188
  CFG2 \sw_csr_addr_1[9]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[29]),
	.Y(sw_csr_addr_de_1_9)
);
defparam \sw_csr_addr_1[9] .INIT=4'h8;
// @36:18188
  CFG2 \sw_csr_addr_1[4]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[24]),
	.Y(sw_csr_addr_de_1_4)
);
defparam \sw_csr_addr_1[4] .INIT=4'h8;
// @36:15460
  CFG2 un1_instruction_8_1 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[1]),
	.Y(rv32c_dec_mnemonic2130)
);
defparam un1_instruction_8_1.INIT=4'h8;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2125_2  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[10]),
	.Y(rv32c_dec_mnemonic2125_i_2)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2125_2 .INIT=4'h8;
// @36:15460
  CFG2 \rv32c_dec_immediate[8]  (
	.A(rv32c_dec_mnemonic2112),
	.B(N_123),
	.Y(N_535_1)
);
defparam \rv32c_dec_immediate[8] .INIT=4'hE;
// @36:13195
  CFG2 \rv32i_dec_immediate_1_iv_1_RNO[4]  (
	.A(un1_instruction_7_i),
	.B(ifu_expipe_resp_ireg[19]),
	.Y(instruction_m_0[19])
);
defparam \rv32i_dec_immediate_1_iv_1_RNO[4] .INIT=4'h8;
// @36:13195
  CFG2 \rv32i_dec_immediate_1_iv_1_RNO[1]  (
	.A(un1_instruction_7_i),
	.B(ifu_expipe_resp_ireg[16]),
	.Y(instruction_m_0[16])
);
defparam \rv32i_dec_immediate_1_iv_1_RNO[1] .INIT=4'h8;
// @36:15460
  CFG2 \rv32c_dec_mnemonic2113.rv32c_dec_mnemonic2113  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(rv32c_dec_mnemonic2113)
);
defparam \rv32c_dec_mnemonic2113.rv32c_dec_mnemonic2113 .INIT=4'h1;
// @36:9955
  CFG2 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5  (
	.A(N_38_i),
	.B(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr5)
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 .INIT=4'hE;
// @36:8879
  CFG2 \gen_read_gpr_rs1_ex.gen_rs1_lsu_stall.un14_gpr_rs1_stall_lsu  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.Y(un14_gpr_rs1_stall_lsu)
);
defparam \gen_read_gpr_rs1_ex.gen_rs1_lsu_stall.un14_gpr_rs1_stall_lsu .INIT=4'h2;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2114_1  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(rv32c_dec_mnemonic2114_1)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2114_1 .INIT=4'h8;
// @36:13195
  CFG2 un1_instruction_26_1 (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(un1_instruction_26_i_1)
);
defparam un1_instruction_26_1.INIT=4'h8;
// @36:16351
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic1881  (
	.A(un1_instruction_2),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_mnemonic1881)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic1881 .INIT=4'h8;
// @36:15460
  CFG2 un1_instruction_21 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(un1_instruction_21_i)
);
defparam un1_instruction_21.INIT=4'h2;
// @36:15757
  CFG2 rv32c_dec_gpr_wr_valid_4_2 (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(rv32c_dec_gpr_wr_valid_4_2_Z)
);
defparam rv32c_dec_gpr_wr_valid_4_2.INIT=4'hE;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_gpr_rs1_rd_sel_19_m_1[4]  (
	.A(un1_instruction_2),
	.B(rv32c_dec_mnemonic2131),
	.Y(rv32c_dec_gpr_rs1_rd_sel_19_m_1[4])
);
defparam \gen_decode_rv32c.rv32c_dec_gpr_rs1_rd_sel_19_m_1[4] .INIT=4'h8;
// @36:15757
  CFG2 rv32c_dec_gpr_wr_valid_4_1 (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32c_dec_gpr_wr_valid_4_1_Z)
);
defparam rv32c_dec_gpr_wr_valid_4_1.INIT=4'hE;
// @36:18188
  CFG2 m_env_call (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(rv32i_dec_mnemonic4956),
	.Y(m_env_call_de)
);
defparam m_env_call.INIT=4'h8;
// @36:18188
  CFG2 wfi (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(rv32i_dec_mnemonic4960),
	.Y(wfi_de)
);
defparam wfi.INIT=4'h8;
// @36:9870
  CFG2 i_access_misalign_error_retr_i_i_a2 (
	.A(stage_state_retr),
	.B(ex_retr_pipe_i_access_misalign_error_retr),
	.Y(N_453)
);
defparam i_access_misalign_error_retr_i_i_a2.INIT=4'h8;
// @36:9872
  CFG2 m_env_call_retr_i_i_a2 (
	.A(stage_state_retr),
	.B(ex_retr_pipe_m_env_call_retr),
	.Y(N_452)
);
defparam m_env_call_retr_i_i_a2.INIT=4'h8;
// @36:9868
  CFG2 i_access_mem_error_retr_i (
	.A(stage_state_retr),
	.B(ex_retr_pipe_i_access_mem_error_retr),
	.Y(excpt_bus_error_i_i_1)
);
defparam i_access_mem_error_retr_i.INIT=4'h7;
// @36:9957
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[3]  (
	.A(de_ex_pipe_gpr_wr_sel_ex[3]),
	.B(debug_gpr_req_addr[3]),
	.C(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[3])
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[3] .INIT=8'hCA;
// @36:9957
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[0]  (
	.A(de_ex_pipe_gpr_wr_sel_ex[0]),
	.B(debug_gpr_req_addr[0]),
	.C(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[0])
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[0] .INIT=8'hCA;
// @36:9957
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[1]  (
	.A(de_ex_pipe_gpr_wr_sel_ex[1]),
	.B(debug_gpr_req_addr[1]),
	.C(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[1])
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[1] .INIT=8'hCA;
// @36:9957
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[2]  (
	.A(de_ex_pipe_gpr_wr_sel_ex[2]),
	.B(debug_gpr_req_addr[2]),
	.C(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[2])
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[2] .INIT=8'hCA;
// @36:9957
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[4]  (
	.A(de_ex_pipe_gpr_wr_sel_ex[4]),
	.B(debug_gpr_req_addr[4]),
	.C(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[4])
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[4] .INIT=8'hCA;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[11]  (
	.A(de_ex_pipe_sw_csr_addr_ex[11]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[11]),
	.Y(N_88)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[11] .INIT=8'hE2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[10]  (
	.A(de_ex_pipe_sw_csr_addr_ex[10]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[10]),
	.Y(N_89)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[10] .INIT=8'hE2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[9]  (
	.A(de_ex_pipe_sw_csr_addr_ex[9]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[9]),
	.Y(N_90)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[9] .INIT=8'hE2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[8]  (
	.A(de_ex_pipe_sw_csr_addr_ex[8]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[8]),
	.Y(N_91)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[8] .INIT=8'hE2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[6]  (
	.A(de_ex_pipe_sw_csr_addr_ex[6]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[6]),
	.Y(N_93)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[6] .INIT=8'hE2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[4]  (
	.A(de_ex_pipe_sw_csr_addr_ex[4]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[4]),
	.Y(N_95)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[4] .INIT=8'hE2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[3]  (
	.A(de_ex_pipe_sw_csr_addr_ex[3]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[3]),
	.Y(N_96)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[3] .INIT=8'hE2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[2]  (
	.A(de_ex_pipe_sw_csr_addr_ex[2]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[2]),
	.Y(N_97_0)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[2] .INIT=8'hE2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[5]  (
	.A(de_ex_pipe_sw_csr_addr_ex[5]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[5]),
	.Y(N_94)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[5] .INIT=8'hE2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[7]  (
	.A(de_ex_pipe_sw_csr_addr_ex[7]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[7]),
	.Y(N_92)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2[7] .INIT=8'hE2;
// @36:15460
  CFG3 rv32c_dec_exu_result_mux_sel_1 (
	.A(rv32c_dec_mnemonic2132),
	.B(un1_rv32c_dec_mnemonic2137_1_0_4),
	.C(un1_rv32c_dec_mnemonic2123_2_i),
	.Y(rv32c_dec_exu_result_mux_sel_1_Z)
);
defparam rv32c_dec_exu_result_mux_sel_1.INIT=8'h04;
// @36:13195
  CFG3 \rv32i_dec_gpr_rs1_rd_valid.m6_1  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(ifu_expipe_resp_ireg[13]),
	.Y(rv32m_dec_mnemonic851_1)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m6_1 .INIT=8'h08;
// @36:9948
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_0_a3_0_2  (
	.A(debug_gpr_req_valid),
	.B(trace_priv_i),
	.C(debug_gpr_req_wr_en),
	.Y(ex_retr_pipe_gpr_wr_en_retr_2_u_0_a3_0_1)
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_0_a3_0_2 .INIT=8'h80;
// @36:18188
  CFG3 \gpr_rs2_rd_sel_1_iv_0_RNO[3]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(un1_instruction_41_i),
	.C(un1_instruction_45_i),
	.Y(rv32c_dec_gpr_rs2_rd_sel_m_0[3])
);
defparam \gpr_rs2_rd_sel_1_iv_0_RNO[3] .INIT=8'hE0;
// @36:18188
  CFG3 \gpr_rs2_rd_sel_1_iv_0_RNO[4]  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(un1_instruction_41_i),
	.C(un1_instruction_45_i),
	.Y(rv32c_dec_gpr_rs2_rd_sel_m_1[4])
);
defparam \gpr_rs2_rd_sel_1_iv_0_RNO[4] .INIT=8'h20;
// @36:18188
  CFG3 fence_0_1 (
	.A(debug_exit_retr),
	.B(trace_exception),
	.C(soft_reset_taken_retr),
	.Y(fence_0_1_Z)
);
defparam fence_0_1.INIT=8'h01;
// @36:14888
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4958_6  (
	.A(ifu_expipe_resp_ireg[23]),
	.B(ifu_expipe_resp_ireg[22]),
	.C(ifu_expipe_resp_ireg[25]),
	.D(ifu_expipe_resp_ireg[26]),
	.Y(rv32i_dec_mnemonic4958_6)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_6 .INIT=16'h0010;
// @36:14888
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4958_5  (
	.A(ifu_expipe_resp_ireg[27]),
	.B(ifu_expipe_resp_ireg[24]),
	.C(ifu_expipe_resp_ireg[28]),
	.D(ifu_expipe_resp_ireg[29]),
	.Y(rv32i_dec_mnemonic4958_5)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_5 .INIT=16'h8000;
// @36:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_1_a2_9 (
	.A(rv32c_dec_mnemonic2129),
	.B(rv32c_dec_mnemonic2116),
	.C(rv32c_dec_mnemonic2119),
	.D(rv32c_dec_mnemonic2126),
	.Y(un1_rv32c_dec_mnemonic2137_1_1_a2_9_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_1_a2_9.INIT=16'h0001;
// @36:14816
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4956_2  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(ifu_expipe_resp_ireg[3]),
	.D(ifu_expipe_resp_ireg[15]),
	.Y(rv32i_dec_mnemonic4956_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4956_2 .INIT=16'h0001;
// @36:9542
  CFG3 stage_ready_de_2_a1_3_0 (
	.A(un3_branch_cond_ex[0]),
	.B(de_ex_pipe_bcu_op_sel_ex),
	.C(stage_state_ex),
	.Y(stage_ready_de_2_a1_3_0_Z)
);
defparam stage_ready_de_2_a1_3_0.INIT=8'h80;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv_0[11]  (
	.A(ifu_expipe_resp_ireg[20]),
	.B(ifu_expipe_resp_ireg[7]),
	.C(rv32i_dec_mnemonic4913),
	.D(un1_instruction_15_i),
	.Y(rv32i_dec_immediate_1_iv_0_Z[11])
);
defparam \rv32i_dec_immediate_1_iv_0[11] .INIT=16'hECA0;
// @36:14924
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4959_5  (
	.A(ifu_expipe_resp_ireg[21]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[24]),
	.D(ifu_expipe_resp_ireg[23]),
	.Y(rv32i_dec_mnemonic4959_5)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4959_5 .INIT=16'h0008;
// @36:14924
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4959_3  (
	.A(ifu_expipe_resp_ireg[27]),
	.B(ifu_expipe_resp_ireg[22]),
	.C(ifu_expipe_resp_ireg[28]),
	.D(ifu_expipe_resp_ireg[29]),
	.Y(rv32i_dec_mnemonic4959_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4959_3 .INIT=16'h1000;
// @36:14960
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4960_4  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[29]),
	.D(ifu_expipe_resp_ireg[30]),
	.Y(rv32i_dec_mnemonic4960_4)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4960_4 .INIT=16'h0001;
// @36:14960
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4960_3  (
	.A(ifu_expipe_resp_ireg[21]),
	.B(ifu_expipe_resp_ireg[28]),
	.C(ifu_expipe_resp_ireg[22]),
	.D(ifu_expipe_resp_ireg[27]),
	.Y(rv32i_dec_mnemonic4960_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4960_3 .INIT=16'h0040;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2112_2_5 (
	.A(rv32c_dec_mnemonic2115),
	.B(rv32c_dec_mnemonic2126),
	.C(un1_instruction_27_i),
	.D(rv32c_dec_mnemonic2129),
	.Y(un1_rv32c_dec_mnemonic2112_2_5_Z)
);
defparam un1_rv32c_dec_mnemonic2112_2_5.INIT=16'hFFFE;
// @36:14564
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4949_2  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[20]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_mnemonic4949_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_2 .INIT=16'h0001;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4948_2  (
	.A(ifu_expipe_resp_ireg[28]),
	.B(ifu_expipe_resp_ireg[10]),
	.C(ifu_expipe_resp_ireg[15]),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(rv32i_dec_mnemonic4948_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_2 .INIT=16'h0001;
// @36:15460
  CFG4 un1_instruction_23_i_m_1_0 (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[10]),
	.C(ifu_expipe_resp_ireg[12]),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(un1_instruction_23_i_m_1_0_Z)
);
defparam un1_instruction_23_i_m_1_0.INIT=16'h0001;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic850_0  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(ifu_expipe_resp_ireg[12]),
	.Y(rv32m_dec_mnemonic850_0)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic850_0 .INIT=8'h08;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic849_0  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[31]),
	.C(ifu_expipe_resp_ireg[25]),
	.Y(rv32m_dec_mnemonic849_0)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic849_0 .INIT=8'h10;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic847_1  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[25]),
	.Y(rv32m_dec_mnemonic847_1)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic847_1 .INIT=8'h40;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic848_3  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(rv32i_dec_shifter_unit_places_3[2]),
	.Y(rv32m_dec_mnemonic848_3)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic848_3 .INIT=8'h10;
// @36:14924
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4959_9_0  (
	.A(ifu_expipe_resp_ireg[26]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(ifu_expipe_resp_ireg[15]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(rv32i_dec_mnemonic4959_9_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4959_9_0 .INIT=16'h0001;
// @36:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4914_2  (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(N_600_1),
	.Y(rv32i_dec_mnemonic4914_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4914_2 .INIT=4'h8;
// @36:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4950_0  (
	.A(rv32c_dec_gpr_wr_valid_4_1_Z),
	.B(rv32i_dec_mnemonic4950_3),
	.Y(rv32i_dec_mnemonic4950_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4950_0 .INIT=4'h4;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2123_1  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[15]),
	.Y(rv32c_dec_mnemonic2123_1)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2123_1 .INIT=16'h0100;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2125_0  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[11]),
	.D(ifu_expipe_resp_ireg[10]),
	.Y(rv32c_dec_mnemonic2125_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2125_0 .INIT=16'h8000;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2124_1  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(ifu_expipe_resp_ireg[11]),
	.C(ifu_expipe_resp_ireg[6]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2124_1)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2124_1 .INIT=16'h8000;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2122_2  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[10]),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2122_2)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2122_2 .INIT=16'h0400;
// @36:15460
  CFG3 \gen_decode_rv32c.rv32c_dec_mnemonic2121_0  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(ifu_expipe_resp_ireg[11]),
	.Y(rv32c_dec_mnemonic2121_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2121_0 .INIT=8'h20;
// @36:15460
  CFG3 un1_rv32c_dec_mnemonic2123_1_0_0 (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[6]),
	.Y(un1_rv32c_dec_mnemonic2123_1_0_0_Z)
);
defparam un1_rv32c_dec_mnemonic2123_1_0_0.INIT=8'h54;
// @36:15460
  CFG3 \rv32c_dec_shifter_unit_op_sel_0_.m8_e_1_0  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[10]),
	.Y(m8_e_1)
);
defparam \rv32c_dec_shifter_unit_op_sel_0_.m8_e_1_0 .INIT=8'h10;
// @36:8240
  CFG4 csr_trigger_wr_hzd_de_i_i_a2_7 (
	.A(de_ex_pipe_sw_csr_addr_ex[9]),
	.B(de_ex_pipe_sw_csr_addr_ex[8]),
	.C(de_ex_pipe_sw_csr_addr_ex[5]),
	.D(de_ex_pipe_sw_csr_addr_ex[3]),
	.Y(csr_trigger_wr_hzd_de_i_i_a2_7_Z)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_7.INIT=16'h0080;
// @36:8240
  CFG4 csr_trigger_wr_hzd_de_i_i_a2_6 (
	.A(de_ex_pipe_sw_csr_addr_ex[11]),
	.B(de_ex_pipe_sw_csr_addr_ex[10]),
	.C(de_ex_pipe_sw_csr_addr_ex[7]),
	.D(de_ex_pipe_sw_csr_addr_ex[6]),
	.Y(csr_trigger_wr_hzd_de_i_i_a2_6_Z)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_6.INIT=16'h0040;
// @36:8240
  CFG4 csr_trigger_wr_hzd_de_i_i_a2_5 (
	.A(de_ex_pipe_sw_csr_wr_op_ex[1]),
	.B(de_ex_pipe_sw_csr_wr_op_ex[0]),
	.C(de_ex_pipe_sw_csr_addr_ex[4]),
	.D(de_ex_pipe_sw_csr_addr_ex[2]),
	.Y(csr_trigger_wr_hzd_de_i_i_a2_5_Z)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_5.INIT=16'h000E;
// @36:8963
  CFG4 gpr_rs2_stall_csr_2_2 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.C(ex_retr_pipe_gpr_wr_sel_retr[4]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[0]),
	.Y(gpr_rs2_stall_csr_2_2_Z)
);
defparam gpr_rs2_stall_csr_2_2.INIT=16'h8421;
// @36:8963
  CFG4 gpr_rs2_stall_csr_2_1 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[3]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[2]),
	.C(ex_retr_pipe_gpr_wr_sel_retr[3]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[2]),
	.Y(gpr_rs2_stall_csr_2_1_1z)
);
defparam gpr_rs2_stall_csr_2_1.INIT=16'h8421;
// @36:8963
  CFG4 gpr_rs2_stall_csr_2_0 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.B(ex_retr_pipe_gpr_wr_sel_retr[5]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[1]),
	.Y(gpr_rs2_stall_csr_2_0_Z)
);
defparam gpr_rs2_stall_csr_2_0.INIT=16'h9009;
// @36:8704
  CFG4 instr_inhibit_ex_i_0_a2_4 (
	.A(de_ex_pipe_trigger_ex[0]),
	.B(de_ex_pipe_m_env_call_ex),
	.C(de_ex_pipe_illegal_instr_ex),
	.D(de_ex_pipe_i_access_misalign_error_ex),
	.Y(instr_inhibit_ex_i_0_a2_4_Z)
);
defparam instr_inhibit_ex_i_0_a2_4.INIT=16'h0001;
// @36:9342
  CFG3 un6_instr_is_lsu_op_retr_0 (
	.A(ex_retr_pipe_lsu_op_retr[0]),
	.B(ex_retr_pipe_lsu_op_retr[2]),
	.C(stage_state_retr_rep1),
	.Y(un6_instr_is_lsu_op_retr_0_Z)
);
defparam un6_instr_is_lsu_op_retr_0.INIT=8'h1F;
// @36:8842
  CFG4 \gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_2  (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.C(ex_retr_pipe_gpr_wr_sel_retr[2]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[0]),
	.Y(un7_gpr_rs1_stall_exu_NE_2)
);
defparam \gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_2 .INIT=16'h7BDE;
// @36:8842
  CFG4 \gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_1  (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.C(ex_retr_pipe_gpr_wr_sel_retr[4]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[1]),
	.Y(un7_gpr_rs1_stall_exu_NE_1)
);
defparam \gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_1 .INIT=16'h7BDE;
// @36:9397
  CFG2 de_ex_pipe_alu_op_sel_ex7_1_tz_0 (
	.A(un3_branch_cond_ex[0]),
	.B(N_1337_2),
	.Y(de_ex_pipe_alu_op_sel_ex7_1_tz_0_Z)
);
defparam de_ex_pipe_alu_op_sel_ex7_1_tz_0.INIT=4'hE;
// @36:9324
  CFG3 instr_m2_e_1 (
	.A(ie_mextsysie_0),
	.B(dcsr_step),
	.C(dcsr_stepie),
	.Y(instr_m2_e_1_Z)
);
defparam instr_m2_e_1.INIT=8'hA2;
// @36:8704
  CFG3 instr_inhibit_ex_i_0_a2_0_2 (
	.A(ex_retr_pipe_m_env_call_retr),
	.B(ex_retr_pipe_dbreak_retr),
	.C(ex_retr_pipe_illegal_instr_retr),
	.Y(instr_inhibit_ex_i_0_a2_0_2_Z)
);
defparam instr_inhibit_ex_i_0_a2_0_2.INIT=8'h01;
// @36:14564
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4949_24  (
	.A(ifu_expipe_resp_ireg[24]),
	.B(ifu_expipe_resp_ireg[22]),
	.C(ifu_expipe_resp_ireg[23]),
	.D(ifu_expipe_resp_ireg[21]),
	.Y(rv32i_dec_mnemonic4949_i_24)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_24 .INIT=16'h0001;
// @36:18188
  CFG3 \alu_op_sel_1_iv_RNO[2]  (
	.A(rv32m_dec_mnemonic849),
	.B(rv32m_dec_mnemonic848),
	.C(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.Y(rv32m_dec_alu_op_sel_m[2])
);
defparam \alu_op_sel_1_iv_RNO[2] .INIT=8'h10;
// @36:9720
  CFG3 un5_instr_inhibit_ex_i_0_RNI5CBQ12 (
	.A(N_38_i),
	.B(de_ex_pipe_sw_csr_wr_op_ex[1]),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.Y(ex_retr_pipe_sw_csr_wr_op_retr_2[1])
);
defparam un5_instr_inhibit_ex_i_0_RNI5CBQ12.INIT=8'h80;
// @36:15460
  CFG4 \rv32c_dec_shifter_unit_op_sel_0_.m3  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(N_14_mux)
);
defparam \rv32c_dec_shifter_unit_op_sel_0_.m3 .INIT=16'h0004;
// @36:13195
  CFG3 \rv32i_dec_exu_result_mux_sel_0_a2_6[0]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(N_600_1),
	.C(ifu_expipe_resp_ireg[2]),
	.Y(N_89_0)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a2_6[0] .INIT=8'h40;
// @36:15460
  CFG3 \rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1  (
	.A(ifu_expipe_resp_ireg[11]),
	.B(ifu_expipe_resp_ireg[10]),
	.C(rv32i_dec_mnemonic4916_5),
	.Y(rv32c_dec_mnemonic2121_1)
);
defparam \rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1 .INIT=8'h20;
// @36:15460
  CFG3 un1_rv32c_dec_mnemonic2119_1 (
	.A(rv32c_dec_mnemonic2119),
	.B(rv32c_dec_mnemonic2129),
	.C(rv32c_dec_mnemonic2120),
	.Y(un1_rv32c_dec_mnemonic2119_1_i)
);
defparam un1_rv32c_dec_mnemonic2119_1.INIT=8'hFE;
// @36:15460
  CFG3 un1_rv32c_dec_mnemonic2115_3 (
	.A(rv32c_dec_mnemonic2115),
	.B(rv32c_dec_mnemonic2129),
	.C(rv32c_dec_mnemonic2132),
	.Y(un1_rv32c_dec_mnemonic2115_3_Z)
);
defparam un1_rv32c_dec_mnemonic2115_3.INIT=8'hFE;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4948_14  (
	.A(ifu_expipe_resp_ireg[18]),
	.B(ifu_expipe_resp_ireg[19]),
	.C(ifu_expipe_resp_ireg[17]),
	.D(ifu_expipe_resp_ireg[16]),
	.Y(rv32i_dec_mnemonic4948_i_14)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_14 .INIT=16'h0001;
// @36:18188
  CFG3 \sw_csr_addr[10]  (
	.A(un1_instruction_34_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[30]),
	.Y(sw_csr_addr_de[10])
);
defparam \sw_csr_addr[10] .INIT=8'h80;
// @36:9642
  CFG3 instr_is_lsu_ldstr_reg_ex_0_o2 (
	.A(lsu_op_ex_pipe_reg[1]),
	.B(lsu_op_ex_pipe_reg[0]),
	.C(lsu_op_ex_pipe_reg[2]),
	.Y(N_163)
);
defparam instr_is_lsu_ldstr_reg_ex_0_o2.INIT=8'hFE;
// @36:13195
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4927_2_0  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(rv32c_dec_gpr_wr_valid_4_1_Z),
	.Y(rv32i_dec_mnemonic4927_2_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4927_2_0 .INIT=8'h01;
// @36:15460
  CFG4 un1_instruction_23_i_m_4 (
	.A(ifu_expipe_resp_ireg[7]),
	.B(ifu_expipe_resp_ireg[11]),
	.C(ifu_expipe_resp_ireg[9]),
	.D(ifu_expipe_resp_ireg[8]),
	.Y(un1_instruction_23_i_m_4_Z)
);
defparam un1_instruction_23_i_m_4.INIT=16'h0001;
// @36:9720
  CFG2 instr_accepted_retr_2_i_a3_0 (
	.A(un3_branch_cond_ex[0]),
	.B(N_1337_2),
	.Y(instr_accepted_retr_2_i_a3_0_Z)
);
defparam instr_accepted_retr_2_i_a3_0.INIT=4'h2;
// @36:18188
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic1881_RNIAP736  (
	.A(rv32c_dec_mnemonic1881),
	.B(rv32c_dec_mnemonic2132),
	.Y(rv32c_dec_dbreakpoint_m_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic1881_RNIAP736 .INIT=4'h8;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic846_0  (
	.A(ifu_expipe_resp_ireg[27]),
	.B(ifu_expipe_resp_ireg[26]),
	.C(ifu_expipe_resp_ireg[12]),
	.Y(rv32m_dec_mnemonic846_0)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic846_0 .INIT=8'h01;
// @36:15082
  CFG4 un1_instruction_30_1_0_0 (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(ifu_expipe_resp_ireg[6]),
	.D(ifu_expipe_resp_ireg[2]),
	.Y(un1_instruction_30_1_0_0_Z)
);
defparam un1_instruction_30_1_0_0.INIT=16'h0004;
// @36:13195
  CFG3 un1_instruction_34 (
	.A(ifu_expipe_resp_ireg[6]),
	.B(N_608_1),
	.C(ifu_expipe_resp_ireg[4]),
	.Y(un1_instruction_34_i)
);
defparam un1_instruction_34.INIT=8'h20;
// @36:9399
  CFG3 \de_ex_pipe_alu_op_sel_ex_2[3]  (
	.A(rv32m_dec_mnemonic847),
	.B(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.C(rv32m_dec_mnemonic846),
	.Y(de_ex_pipe_alu_op_sel_ex_2_0)
);
defparam \de_ex_pipe_alu_op_sel_ex_2[3] .INIT=8'h04;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_4_.m8_e_1_0  (
	.A(ifu_expipe_resp_ireg[28]),
	.B(ifu_expipe_resp_ireg[29]),
	.C(ifu_expipe_resp_ireg[31]),
	.D(ifu_expipe_resp_ireg[30]),
	.Y(rv32i_dec_mnemonic4956_3)
);
defparam \rv32i_dec_alu_op_sel_4_.m8_e_1_0 .INIT=16'h0001;
// @36:13195
  CFG3 \rv32i_dec_alu_op_sel_0_a2_0[0]  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[0]),
	.C(ifu_expipe_resp_ireg[1]),
	.Y(N_147)
);
defparam \rv32i_dec_alu_op_sel_0_a2_0[0] .INIT=8'h40;
// @36:15460
  CFG2 un1_instruction_11_RNIBJJ47 (
	.A(rv32c_dec_mnemonic1725),
	.B(un1_instruction_11_i),
	.Y(rv32c_dec_mnemonic1725_m)
);
defparam un1_instruction_11_RNIBJJ47.INIT=4'h8;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4948_15  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(ifu_expipe_resp_ireg[0]),
	.D(ifu_expipe_resp_ireg[2]),
	.Y(rv32i_dec_mnemonic4948_i_15)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_15 .INIT=16'h8000;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic847_12  (
	.A(ifu_expipe_resp_ireg[27]),
	.B(ifu_expipe_resp_ireg[29]),
	.C(ifu_expipe_resp_ireg[28]),
	.D(ifu_expipe_resp_ireg[30]),
	.Y(rv32m_dec_mnemonic847_i_12)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic847_12 .INIT=16'h0001;
// @36:15082
  CFG4 un1_instruction_30_8 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[4]),
	.Y(un1_instruction_30_8_Z)
);
defparam un1_instruction_30_8.INIT=16'h8000;
// @36:13195
  CFG3 un1_instruction_25 (
	.A(ifu_expipe_resp_ireg[6]),
	.B(N_199),
	.C(ifu_expipe_resp_ireg[4]),
	.Y(un1_instruction_25_i)
);
defparam un1_instruction_25.INIT=8'h20;
// @36:13195
  CFG3 un1_instruction_12 (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(un1_instruction_12_i_2),
	.Y(un1_instruction_12_i)
);
defparam un1_instruction_12.INIT=8'h80;
// @36:13195
  CFG3 un1_rv32i_dec_mnemonic4960_1_i_a3_1 (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(ifu_expipe_resp_ireg[13]),
	.Y(N_608)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a3_1.INIT=8'h01;
// @36:15460
  CFG2 \rv32c_dec_lsu_op_0_a2[2]  (
	.A(rv32c_dec_mnemonic2114_1),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_lsu_op[2])
);
defparam \rv32c_dec_lsu_op_0_a2[2] .INIT=4'h2;
// @36:15460
  CFG2 un1_instruction_18 (
	.A(un1_instruction_21_i),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(un1_instruction_18_i)
);
defparam un1_instruction_18.INIT=4'h2;
// @36:13195
  CFG2 un1_instruction_15 (
	.A(un1_instruction_15_i_1),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(un1_instruction_15_i)
);
defparam un1_instruction_15.INIT=4'h2;
// @36:9640
  CFG3 un18_lsu_op_str_ex_2 (
	.A(lsu_op_ex_pipe_reg[1]),
	.B(un1_gpr_wr_mux_sel_ex_i),
	.C(lsu_op_ex_pipe_reg[2]),
	.Y(un18_lsu_op_str_ex_2_Z)
);
defparam un18_lsu_op_str_ex_2.INIT=8'h37;
// @36:13195
  CFG3 \rv32i_dec_immediate_0[5]  (
	.A(un1_instruction_14_i),
	.B(un1_instruction_15_i),
	.C(un1_instruction_39_i),
	.Y(N_466)
);
defparam \rv32i_dec_immediate_0[5] .INIT=8'hFE;
// @36:13195
  CFG2 \rv32i_dec_lsu_op_0_a2_0[2]  (
	.A(N_20),
	.B(ifu_expipe_resp_ireg[14]),
	.Y(N_45)
);
defparam \rv32i_dec_lsu_op_0_a2_0[2] .INIT=4'h4;
// @36:15460
  CFG2 un1_instruction_11 (
	.A(rv32c_dec_mnemonic2133_2),
	.B(ifu_expipe_resp_ireg[14]),
	.Y(un1_instruction_11_i)
);
defparam un1_instruction_11.INIT=4'h2;
// @36:15460
  CFG2 rv32c_dec_bcu_op_sel_iv_1_a8_0 (
	.A(N_584_2),
	.B(N_584_1),
	.Y(N_584)
);
defparam rv32c_dec_bcu_op_sel_iv_1_a8_0.INIT=4'h8;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4948_18  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[29]),
	.D(ifu_expipe_resp_ireg[30]),
	.Y(rv32i_dec_mnemonic4948_i_18)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_18 .INIT=16'h0001;
// @36:15460
  CFG2 un1_instruction_9 (
	.A(rv32c_dec_mnemonic2127_1),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(un1_instruction_9_Z)
);
defparam un1_instruction_9.INIT=4'h8;
// @36:13195
  CFG2 un1_instruction_14 (
	.A(un1_instruction_14_i_1),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(un1_instruction_14_i)
);
defparam un1_instruction_14.INIT=4'h2;
// @36:9976
  CFG3 gpr_wr_en_retr (
	.A(ex_retr_pipe_gpr_wr_en_retr),
	.B(stage_state_retr),
	.C(trace_priv_i),
	.Y(gpr_wr_en_retr_1z)
);
defparam gpr_wr_en_retr.INIT=8'hA8;
// @36:13195
  CFG3 \rv32i_dec_gpr_wr_valid_cnst.m3  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(N_4)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m3 .INIT=8'h01;
// @36:15460
  CFG2 \rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_3_3  (
	.A(un1_instruction_27_i_2),
	.B(rv32c_dec_mnemonic2123_i_2),
	.Y(rv32c_dec_mnemonic2125_3_3)
);
defparam \rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_3_3 .INIT=4'h8;
// @36:18188
  CFG2 un1_rv32c_dec_mnemonic2115_4 (
	.A(un1_rv32c_dec_mnemonic2137_1_0_4),
	.B(rv32c_dec_mnemonic2132),
	.Y(un1_rv32c_dec_mnemonic2115_4_Z)
);
defparam un1_rv32c_dec_mnemonic2115_4.INIT=4'hD;
// @36:13195
  CFG3 \rv32i_dec_alu_op_sel_0_a2_1[0]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[6]),
	.Y(N_96_2)
);
defparam \rv32i_dec_alu_op_sel_0_a2_1[0] .INIT=8'h40;
// @36:8736
  CFG3 de_ex_pipe_trap_ret_ex_2 (
	.A(rv32i_dec_mnemonic4959),
	.B(rv32i_dec_mnemonic4958),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(de_ex_pipe_trap_ret_ex_2_1z)
);
defparam de_ex_pipe_trap_ret_ex_2.INIT=8'hE0;
// @36:18188
  CFG3 \bcu_operand1_mux_sel_1_0_iv[0]  (
	.A(mnemonic536_Z),
	.B(rv32i_dec_mnemonic4959),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(bcu_operand1_mux_sel_de[0])
);
defparam \bcu_operand1_mux_sel_1_0_iv[0] .INIT=8'hEA;
// @36:13195
  CFG3 un1_instruction_7 (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(un1_instruction_7_i)
);
defparam un1_instruction_7.INIT=8'h80;
// @36:18188
  CFG3 \sw_csr_addr[3]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[23]),
	.C(un1_instruction_34_i),
	.Y(sw_csr_addr_de[3])
);
defparam \sw_csr_addr[3] .INIT=8'h80;
// @36:18188
  CFG3 \sw_csr_addr[2]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[22]),
	.C(un1_instruction_34_i),
	.Y(sw_csr_addr_de[2])
);
defparam \sw_csr_addr[2] .INIT=8'h80;
// @36:13195
  CFG3 \rv32i_dec_gpr_wr_mux_sel_0_a2[1]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(ifu_expipe_resp_ireg[13]),
	.Y(N_210)
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_a2[1] .INIT=8'h09;
// @36:18188
  CFG3 \sw_csr_addr[5]  (
	.A(un1_instruction_34_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[25]),
	.Y(sw_csr_addr_de[5])
);
defparam \sw_csr_addr[5] .INIT=8'h80;
// @36:18188
  CFG3 \sw_csr_addr[1]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[21]),
	.C(un1_instruction_34_i),
	.Y(sw_csr_addr_de[1])
);
defparam \sw_csr_addr[1] .INIT=8'h80;
// @36:18188
  CFG3 \sw_csr_addr[7]  (
	.A(un1_instruction_34_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[27]),
	.Y(sw_csr_addr_de[7])
);
defparam \sw_csr_addr[7] .INIT=8'h80;
// @36:18188
  CFG3 \sw_csr_addr[0]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[20]),
	.C(un1_instruction_34_i),
	.Y(sw_csr_addr_de[0])
);
defparam \sw_csr_addr[0] .INIT=8'h80;
// @36:18188
  CFG3 \sw_csr_addr[6]  (
	.A(un1_instruction_34_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[26]),
	.Y(sw_csr_addr_de[6])
);
defparam \sw_csr_addr[6] .INIT=8'h80;
// @36:18188
  CFG3 \sw_csr_addr[8]  (
	.A(un1_instruction_34_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[28]),
	.Y(sw_csr_addr_de[8])
);
defparam \sw_csr_addr[8] .INIT=8'h80;
// @36:18188
  CFG3 \sw_csr_addr[11]  (
	.A(un1_instruction_34_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[31]),
	.Y(sw_csr_addr_de[11])
);
defparam \sw_csr_addr[11] .INIT=8'h80;
// @36:18188
  CFG3 \sw_csr_addr[9]  (
	.A(un1_instruction_34_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[29]),
	.Y(sw_csr_addr_de[9])
);
defparam \sw_csr_addr[9] .INIT=8'h80;
// @36:18188
  CFG3 \sw_csr_addr[4]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[24]),
	.C(un1_instruction_34_i),
	.Y(sw_csr_addr_de[4])
);
defparam \sw_csr_addr[4] .INIT=8'h80;
// @36:10352
  CFG3 \ex_retr_pipe_lsu_op_retr_1_cZ[0]  (
	.A(ex_retr_pipe_lsu_op_retr9_Z),
	.B(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.C(lsu_op_ex_pipe_reg[0]),
	.Y(ex_retr_pipe_lsu_op_retr_1[0])
);
defparam \ex_retr_pipe_lsu_op_retr_1_cZ[0] .INIT=8'hD0;
// @36:10352
  CFG3 \ex_retr_pipe_lsu_op_retr_1_cZ[1]  (
	.A(ex_retr_pipe_lsu_op_retr9_Z),
	.B(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.C(lsu_op_ex_pipe_reg[1]),
	.Y(ex_retr_pipe_lsu_op_retr_1[1])
);
defparam \ex_retr_pipe_lsu_op_retr_1_cZ[1] .INIT=8'hD0;
// @36:10352
  CFG3 \ex_retr_pipe_lsu_op_retr_1_cZ[2]  (
	.A(ex_retr_pipe_lsu_op_retr9_Z),
	.B(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.C(lsu_op_ex_pipe_reg[2]),
	.Y(ex_retr_pipe_lsu_op_retr_1[2])
);
defparam \ex_retr_pipe_lsu_op_retr_1_cZ[2] .INIT=8'hD0;
// @36:10352
  CFG3 \ex_retr_pipe_lsu_op_retr_1_cZ[3]  (
	.A(ex_retr_pipe_lsu_op_retr9_Z),
	.B(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.C(lsu_op_ex_pipe_reg[3]),
	.Y(ex_retr_pipe_lsu_op_retr_1[3])
);
defparam \ex_retr_pipe_lsu_op_retr_1_cZ[3] .INIT=8'hD0;
// @36:9958
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0[1]  (
	.A(de_ex_pipe_gpr_wr_mux_sel_ex_0),
	.B(trace_priv_i),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.Y(ex_retr_pipe_gpr_wr_mux_sel_retr_2_0)
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0[1] .INIT=8'hEC;
// @36:15460
  CFG2 un1_instruction_20 (
	.A(un1_instruction_21_i),
	.B(ifu_expipe_resp_ireg[1]),
	.Y(un1_instruction_20_Z)
);
defparam un1_instruction_20.INIT=4'h2;
// @36:2329
  CFG2 N_26_i (
	.A(ex_retr_pipe_sw_csr_wr_op_retr[1]),
	.B(stage_state_retr_fast),
	.Y(N_26_i_1z)
);
defparam N_26_i.INIT=4'h8;
// @36:2329
  CFG2 N_28_i (
	.A(ex_retr_pipe_sw_csr_wr_op_retr[0]),
	.B(stage_state_retr_fast),
	.Y(N_28_i_1z)
);
defparam N_28_i.INIT=4'h8;
// @36:15460
  CFG3 \rv32c_dec_gpr_wr_sel_5[0]  (
	.A(rv32c_dec_mnemonic2116),
	.B(rv32c_dec_gpr_wr_sel_sn_N_6),
	.C(ifu_expipe_resp_ireg[2]),
	.Y(N_420)
);
defparam \rv32c_dec_gpr_wr_sel_5[0] .INIT=8'hE2;
// @36:13195
  CFG3 \rv32i_dec_gpr_rs1_rd_valid.m4  (
	.A(N_2),
	.B(N_598_1),
	.C(ifu_expipe_resp_ireg[13]),
	.Y(N_5)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m4 .INIT=8'hC5;
// @36:15460
  CFG4 \rv32c_dec_operand0_mux_sel_u[0]  (
	.A(rv32c_dec_mnemonic2132),
	.B(rv32c_dec_mnemonic1725),
	.C(rv32c_dec_mnemonic2126),
	.D(rv32c_dec_mnemonic2116),
	.Y(rv32c_dec_operand0_mux_sel[0])
);
defparam \rv32c_dec_operand0_mux_sel_u[0] .INIT=16'hDDD8;
// @36:15460
  CFG3 rv32c_dec_alu_op_sel_u_2 (
	.A(rv32c_dec_mnemonic1881),
	.B(un1_rv32c_dec_mnemonic2137_1_0_4),
	.C(rv32c_dec_mnemonic2132),
	.Y(rv32c_dec_alu_op_sel_u_2_Z)
);
defparam rv32c_dec_alu_op_sel_u_2.INIT=8'h40;
// @36:15460
  CFG4 rv32c_dec_alu_op_sel_u_1_1 (
	.A(un1_rv32c_dec_mnemonic2116_9_i),
	.B(un1_rv32c_dec_mnemonic2125_4_i),
	.C(rv32c_dec_mnemonic2132),
	.D(rv32c_dec_mnemonic2123),
	.Y(rv32c_dec_alu_op_sel_u_1_1_Z)
);
defparam rv32c_dec_alu_op_sel_u_1_1.INIT=16'h0F0E;
// @36:18188
  CFG4 \gpr_rs2_rd_sel_1_iv_0[0]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[20]),
	.D(rv32c_dec_gpr_rs2_rd_sel_m_0[0]),
	.Y(gpr_rs2_rd_sel_1_iv_0_Z[0])
);
defparam \gpr_rs2_rd_sel_1_iv_0[0] .INIT=16'hECA0;
// @36:18188
  CFG4 \gpr_rs2_rd_sel_1_iv_0[1]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[21]),
	.D(rv32c_dec_gpr_rs2_rd_sel_m_0[1]),
	.Y(gpr_rs2_rd_sel_1_iv_0_Z[1])
);
defparam \gpr_rs2_rd_sel_1_iv_0[1] .INIT=16'hECA0;
// @36:18188
  CFG4 \gpr_rs2_rd_sel_1_iv_0[2]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[22]),
	.D(rv32c_dec_gpr_rs2_rd_sel_m_0[2]),
	.Y(gpr_rs2_rd_sel_1_iv_0_Z[2])
);
defparam \gpr_rs2_rd_sel_1_iv_0[2] .INIT=16'hECA0;
// @36:18188
  CFG4 \gpr_wr_mux_sel_iv_RNO_0[1]  (
	.A(un1_rv32c_dec_mnemonic2114_1_i),
	.B(rv32c_dec_gpr_rs1_rd_sel_19_m_1[4]),
	.C(un1_instruction_18_i),
	.D(rv32c_dec_fence_i_m_0),
	.Y(rv32c_dec_gpr_wr_mux_sel_m_2[1])
);
defparam \gpr_wr_mux_sel_iv_RNO_0[1] .INIT=16'h0001;
// @36:18188
  CFG3 gpr_rs2_rd_valid_iv_RNO_2 (
	.A(rv32i_dec_gpr_rs2_rd_valid_m_2_Z),
	.B(ifu_expipe_resp_ireg[2]),
	.C(rv32i_dec_gpr_rs2_rd_valid_m_3_Z),
	.Y(rv32i_dec_gpr_rs2_rd_valid_m_1)
);
defparam gpr_rs2_rd_valid_iv_RNO_2.INIT=8'h20;
// @36:18188
  CFG3 \operand1_mux_sel_1_iv_RNO_0[1]  (
	.A(N_96_2),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[2]),
	.Y(rv32i_dec_operand1_mux_sel_m_1[1])
);
defparam \operand1_mux_sel_1_iv_RNO_0[1] .INIT=8'h80;
// @36:18188
  CFG4 \alu_op_sel_1_iv_RNO[1]  (
	.A(rv32c_dec_mnemonic2122),
	.B(un1_rv32c_dec_mnemonic2115_4_Z),
	.C(rv32c_dec_mnemonic2128),
	.D(rv32c_dec_mnemonic2123),
	.Y(rv32c_dec_alu_op_sel_m_0[1])
);
defparam \alu_op_sel_1_iv_RNO[1] .INIT=16'h3332;
// @36:9348
  CFG4 gpr_rd_rs3_completing_ex_i_a2_0_0 (
	.A(de_ex_pipe_shifter_unit_operand_sel_ex_0),
	.B(de_ex_pipe_shifter_unit_places_sel_ex[2]),
	.C(de_ex_pipe_shifter_unit_places_sel_ex[1]),
	.D(de_ex_pipe_shifter_unit_places_sel_ex[0]),
	.Y(gpr_rd_rs3_completing_ex_i_a2_0_0_Z)
);
defparam gpr_rd_rs3_completing_ex_i_a2_0_0.INIT=16'h8C88;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv_1[3]  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(un1_instruction_14_i),
	.C(instruction_m_0[18]),
	.D(un1_instruction_15_i),
	.Y(rv32i_dec_immediate_1_iv_1_Z[3])
);
defparam \rv32i_dec_immediate_1_iv_1[3] .INIT=16'hFAF8;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv_1[2]  (
	.A(ifu_expipe_resp_ireg[9]),
	.B(un1_instruction_14_i),
	.C(instruction_m_0[17]),
	.D(un1_instruction_15_i),
	.Y(rv32i_dec_immediate_1_iv_1_Z[2])
);
defparam \rv32i_dec_immediate_1_iv_1[2] .INIT=16'hFAF8;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv_1[4]  (
	.A(ifu_expipe_resp_ireg[11]),
	.B(un1_instruction_14_i),
	.C(instruction_m_0[19]),
	.D(un1_instruction_15_i),
	.Y(rv32i_dec_immediate_1_iv_1_Z[4])
);
defparam \rv32i_dec_immediate_1_iv_1[4] .INIT=16'hFAF8;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv_1[1]  (
	.A(ifu_expipe_resp_ireg[8]),
	.B(un1_instruction_14_i),
	.C(instruction_m_0[16]),
	.D(un1_instruction_15_i),
	.Y(rv32i_dec_immediate_1_iv_1_Z[1])
);
defparam \rv32i_dec_immediate_1_iv_1[1] .INIT=16'hFAF8;
// @36:14888
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4958_8  (
	.A(rv32i_dec_mnemonic4958_6),
	.B(ifu_expipe_resp_ireg[21]),
	.C(ifu_expipe_resp_ireg[6]),
	.Y(rv32i_dec_mnemonic4958_8)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_8 .INIT=8'h80;
// @36:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_1_a2_12 (
	.A(rv32c_dec_mnemonic2125),
	.B(rv32c_dec_mnemonic2120),
	.C(un1_rv32c_dec_mnemonic2137_1_1_a2_1_Z),
	.D(rv32c_dec_mnemonic2124),
	.Y(un1_rv32c_dec_mnemonic2137_1_1_a2_12_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_1_a2_12.INIT=16'h0010;
// @36:14816
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4956_5  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[20]),
	.C(rv32i_dec_mnemonic4916_5),
	.D(rv32i_dec_shifter_unit_places_3[2]),
	.Y(rv32i_dec_mnemonic4956_5)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4956_5 .INIT=16'h1000;
// @36:14852
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4957_1  (
	.A(ifu_expipe_resp_ireg[20]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(rv32i_dec_mnemonic4948_i_18),
	.D(rv32c_dec_gpr_wr_valid_4_1_Z),
	.Y(rv32i_dec_mnemonic4957_1)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4957_1 .INIT=16'h0080;
// @36:14960
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4960_6  (
	.A(rv32i_dec_mnemonic4960_4),
	.B(ifu_expipe_resp_ireg[20]),
	.C(ifu_expipe_resp_ireg[6]),
	.Y(rv32i_dec_mnemonic4960_6)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4960_6 .INIT=8'h80;
// @36:14960
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4960_5  (
	.A(ifu_expipe_resp_ireg[23]),
	.B(rv32i_dec_mnemonic4960_3),
	.C(ifu_expipe_resp_ireg[24]),
	.Y(rv32i_dec_mnemonic4960_5)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4960_5 .INIT=8'h04;
// @36:15082
  CFG4 un1_instruction_30_2 (
	.A(ifu_expipe_resp_ireg[31]),
	.B(N_161_3),
	.C(un1_instruction_30_7_Z),
	.D(un1_instruction_30_5_Z),
	.Y(un1_instruction_30_2_Z)
);
defparam un1_instruction_30_2.INIT=16'h4000;
// @36:6086
  CFG4 un1_exu_result_valid_retr_RNIL10PC (
	.A(ex_retr_pipe_exu_result_valid_retr),
	.B(ex_retr_pipe_gpr_wr_en_retr),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.D(un1_exu_result_valid_retr_1z),
	.Y(d_m3_0_a2_2_1)
);
defparam un1_exu_result_valid_retr_RNIL10PC.INIT=16'h8000;
// @36:13195
  CFG4 \rv32i_dec_gpr_wr_mux_sel_0_a6_0_3[0]  (
	.A(rv32i_dec_mnemonic4925_1),
	.B(N_598_1),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(rv32i_dec_gpr_wr_mux_sel_0_a6_0_2[0])
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_a6_0_3[0] .INIT=16'h080A;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic852_0  (
	.A(ifu_expipe_resp_ireg[27]),
	.B(ifu_expipe_resp_ireg[26]),
	.C(ifu_expipe_resp_ireg[12]),
	.D(rv32c_dec_mnemonic2135_1),
	.Y(rv32m_dec_mnemonic852_0)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic852_0 .INIT=16'h0100;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic853_2  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(rv32c_dec_gpr_wr_valid_4_1_Z),
	.C(ifu_expipe_resp_ireg[26]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32m_dec_mnemonic853_2)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic853_2 .INIT=16'h0001;
// @36:15460
  CFG4 gpr_wr_valid_iv_RNO_3 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(rv32c_dec_mnemonic2113),
	.D(rv32c_dec_mnemonic2130),
	.Y(un83_rv32i_dec_gpr_wr_valid_m_0_0)
);
defparam gpr_wr_valid_iv_RNO_3.INIT=16'hF020;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic848_4  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(rv32c_dec_gpr_wr_valid_4_1_Z),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(rv32m_dec_mnemonic848_4)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic848_4 .INIT=16'h0008;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic851_2  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(rv32m_dec_mnemonic851_1),
	.C(ifu_expipe_resp_ireg[26]),
	.Y(rv32m_dec_mnemonic851_2)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic851_2 .INIT=8'h04;
// @36:13195
  CFG4 \rv32i_dec_operand1_mux_sel_0_a2_0_2[0]  (
	.A(un1_instruction_15_i_1),
	.B(ifu_expipe_resp_ireg[4]),
	.C(N_608_1),
	.D(N_2),
	.Y(rv32i_dec_operand1_mux_sel_0_a2_0_2_Z[0])
);
defparam \rv32i_dec_operand1_mux_sel_0_a2_0_2[0] .INIT=16'h0800;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4914_3  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(N_599_1),
	.D(N_598_1),
	.Y(rv32i_dec_mnemonic4914_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4914_3 .INIT=16'h4000;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4952_1  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(rv32i_dec_mnemonic4950_3),
	.D(rv32i_dec_mnemonic4952_5),
	.Y(rv32i_dec_mnemonic4952_1)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4952_1 .INIT=16'h2000;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4926_3  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(N_44_3),
	.D(N_598_1),
	.Y(rv32i_dec_mnemonic4926_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4926_3 .INIT=16'h4000;
// @36:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_1_o2_0 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[15]),
	.Y(un1_rv32c_dec_mnemonic2137_1_1_o2_0_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_1_o2_0.INIT=16'h3373;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4916_1_0 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(N_44_3),
	.C(ifu_expipe_resp_ireg[2]),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(un1_rv32i_dec_mnemonic4916_1_0_Z)
);
defparam un1_rv32i_dec_mnemonic4916_1_0.INIT=16'h888F;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4914_1_1 (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[12]),
	.D(rv32i_dec_mnemonic4925_1),
	.Y(un1_rv32i_dec_mnemonic4914_1_1_Z)
);
defparam un1_rv32i_dec_mnemonic4914_1_1.INIT=16'h3301;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4914_1_0 (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[6]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(un1_rv32i_dec_mnemonic4914_1_0_Z)
);
defparam un1_rv32i_dec_mnemonic4914_1_0.INIT=16'hB1A0;
// @36:8842
  CFG4 un6_alu_op_complete_ex_2 (
	.A(de_ex_pipe_alu_op_sel_ex[0]),
	.B(un1_gpr_wr_mux_sel_ex_i),
	.C(de_ex_pipe_alu_op_sel_ex[4]),
	.D(de_ex_pipe_alu_op_sel_ex[2]),
	.Y(un6_alu_op_complete_ex_2_Z)
);
defparam un6_alu_op_complete_ex_2.INIT=16'h3337;
// @36:8704
  CFG4 instr_inhibit_ex_i_0_a2_5 (
	.A(de_ex_pipe_dbreak_ex),
	.B(instr_inhibit_ex_i_0_a2_4_Z),
	.C(de_ex_pipe_trigger_ex[1]),
	.D(de_ex_pipe_i_access_mem_error_ex),
	.Y(instr_inhibit_ex_i_0_a2_5_Z)
);
defparam instr_inhibit_ex_i_0_a2_5.INIT=16'h0004;
// @36:8240
  CFG4 csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_5 (
	.A(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0_1z),
	.B(N_112_2),
	.C(N_353),
	.D(N_112_4),
	.Y(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_5_Z)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_5.INIT=16'h8000;
// @36:8240
  CFG4 csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_4_0 (
	.A(ex_retr_pipe_sw_csr_addr_retr[2]),
	.B(ex_retr_pipe_sw_csr_addr_retr[6]),
	.C(stage_state_retr),
	.D(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1_1z),
	.Y(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_4_Z)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_4_0.INIT=16'h1000;
// @36:8842
  CFG4 \gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_3  (
	.A(ex_retr_pipe_gpr_wr_sel_retr[3]),
	.B(un7_gpr_rs1_stall_exu_NE_1),
	.C(ex_retr_pipe_gpr_wr_sel_retr[5]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.Y(un7_gpr_rs1_stall_exu_NE_3)
);
defparam \gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_3 .INIT=16'hFDFE;
// @36:9324
  CFG4 instr_m2_e (
	.A(instr_m2_e_1_Z),
	.B(trace_priv_i),
	.C(status_mie),
	.D(interrupt_captured_ext_sys),
	.Y(instr_m2_e_Z)
);
defparam instr_m2_e.INIT=16'h2000;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4919_2  (
	.A(rv32c_dec_mnemonic2135_1),
	.B(rv32c_dec_gpr_wr_valid_4_1_Z),
	.C(ifu_expipe_resp_ireg[4]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(rv32i_dec_mnemonic4919_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4919_2 .INIT=16'h0002;
// @36:13195
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4920_1  (
	.A(N_44_3),
	.B(rv32i_dec_mnemonic4917_3),
	.C(un1_instruction_12_i_2),
	.Y(rv32i_dec_mnemonic4920_1)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4920_1 .INIT=8'h80;
// @36:14564
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4949_27  (
	.A(rv32c_dec_mnemonic2121_3),
	.B(rv32i_dec_mnemonic4949_i_10),
	.C(N_602_1_0),
	.Y(rv32i_dec_mnemonic4949_i_27)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_27 .INIT=8'h80;
// @36:13195
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0  (
	.A(rv32i_dec_mnemonic4914_2),
	.B(N_599_1),
	.C(rv32c_dec_gpr_wr_valid_4_1_Z),
	.Y(rv32i_dec_mnemonic4915_3_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0 .INIT=8'h08;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a2_2[1]  (
	.A(ifu_expipe_resp_ireg[26]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(N_161_3),
	.D(N_161_1),
	.Y(N_161)
);
defparam \rv32i_dec_alu_op_sel_0_a2_2[1] .INIT=16'h1000;
// @36:13195
  CFG4 \rv32i_dec_lsu_op_0_a2_1[0]  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(N_44_2),
	.D(N_44_3),
	.Y(N_44)
);
defparam \rv32i_dec_lsu_op_0_a2_1[0] .INIT=16'h2000;
// @36:13195
  CFG3 \rv32i_dec_gpr_rs1_rd_valid.m26  (
	.A(un1_instruction_14_i_1),
	.B(rv32i_dec_mnemonic4916_5),
	.C(ifu_expipe_resp_ireg[12]),
	.Y(N_41_mux)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m26 .INIT=8'h08;
// @36:13195
  CFG4 \rv32i_dec_immediate[20]  (
	.A(rv32i_dec_mnemonic4913),
	.B(un1_instruction_39_i),
	.C(un1_instruction_14_i),
	.D(un1_instruction_15_i),
	.Y(N_503)
);
defparam \rv32i_dec_immediate[20] .INIT=16'hFFFE;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2116  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(un1_instruction_28_0_Z),
	.Y(rv32c_dec_mnemonic2116)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2116 .INIT=16'h0800;
// @36:9639
  CFG4 un13_lsu_op_str_ex (
	.A(lsu_op_ex_pipe_reg[1]),
	.B(lsu_op_ex_pipe_reg[2]),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.D(lsu_op_ex_pipe_reg[3]),
	.Y(un13_lsu_op_str_ex_Z)
);
defparam un13_lsu_op_str_ex.INIT=16'h0080;
// @36:9833
  CFG4 \gen_pipe_debug_enter_req_ex_retr.un1_ex_retr_pipe_curr_pc_retr  (
	.A(de_ex_pipe_implicit_pseudo_instr_ex),
	.B(de_ex_pipe_debug_enter_req_ex),
	.C(un3_branch_cond_ex[0]),
	.D(un3_branch_cond_ex[1]),
	.Y(un1_ex_retr_pipe_curr_pc_retr)
);
defparam \gen_pipe_debug_enter_req_ex_retr.un1_ex_retr_pipe_curr_pc_retr .INIT=16'h0080;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[11]  (
	.A(un1_instruction_14_i),
	.B(ifu_expipe_resp_ireg[31]),
	.C(rv32i_dec_immediate_1_iv_0_Z[11]),
	.D(un1_instruction_39_i),
	.Y(rv32i_dec_immediate[11])
);
defparam \rv32i_dec_immediate_1_iv[11] .INIT=16'hFCF8;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2119  (
	.A(rv32c_dec_mnemonic2119_i_1),
	.B(N_584_1),
	.C(rv32c_dec_mnemonic2121_3),
	.D(N_598_1),
	.Y(rv32c_dec_mnemonic2119)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2119 .INIT=16'h8000;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2132  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(rv32c_dec_mnemonic2133_2),
	.D(rv32i_dec_mnemonic4916_5),
	.Y(rv32c_dec_mnemonic2132)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2132 .INIT=16'h8000;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2115  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(un1_instruction_28_0_Z),
	.Y(rv32c_dec_mnemonic2115)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2115 .INIT=16'h0200;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2126  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(N_584_1),
	.C(ifu_expipe_resp_ireg[0]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(rv32c_dec_mnemonic2126)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2126 .INIT=16'h4000;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2118  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(un1_instruction_28_0_Z),
	.Y(rv32c_dec_mnemonic2118)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2118 .INIT=16'h8000;
// @36:15793
  CFG4 \gen_decode_rv32c.un1_instruction_3  (
	.A(ifu_expipe_resp_ireg[7]),
	.B(ifu_expipe_resp_ireg[8]),
	.C(un1_instruction_23_i_m_1_Z),
	.D(ifu_expipe_resp_ireg[10]),
	.Y(un1_instruction_3)
);
defparam \gen_decode_rv32c.un1_instruction_3 .INIT=16'h0040;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2117  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(rv32c_dec_mnemonic2127_1),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(rv32c_dec_mnemonic2117)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2117 .INIT=16'h0010;
// @36:15460
  CFG4 un1_instruction_27 (
	.A(ifu_expipe_resp_ireg[11]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(un1_instruction_27_i_2),
	.Y(un1_instruction_27_i)
);
defparam un1_instruction_27.INIT=16'h0400;
// @36:13195
  CFG4 \rv32i_dec_bcu_operand0_mux_sel_0_.m13_e  (
	.A(rv32i_dec_gpr_rs2_rd_valid_m_3_Z),
	.B(rv32i_dec_mnemonic4948),
	.C(ifu_expipe_resp_ireg[0]),
	.D(ifu_expipe_resp_ireg[4]),
	.Y(N_22)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m13_e .INIT=16'h0020;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2120  (
	.A(un1_instruction_27_i_2),
	.B(N_598_1),
	.C(rv32c_dec_mnemonic2119_i_1),
	.D(rv32c_dec_mnemonic2120_0),
	.Y(rv32c_dec_mnemonic2120)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2120 .INIT=16'h8000;
// @36:15460
  CFG4 \rv32c_dec_lsu_op_cnst_0_a2[0]  (
	.A(un1_instruction_21_i),
	.B(rv32c_dec_mnemonic2128),
	.C(rv32c_dec_mnemonic2123),
	.D(rv32c_dec_mnemonic2122),
	.Y(rv32c_dec_lsu_op_cnst[0])
);
defparam \rv32c_dec_lsu_op_cnst_0_a2[0] .INIT=16'h0002;
// @36:14609
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2112  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(rv32c_dec_mnemonic2114_2),
	.Y(rv32c_dec_mnemonic2112)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2112 .INIT=16'h0100;
// @36:9342
  CFG4 un6_lsu_op_complete_ex (
	.A(lsu_req_op[3]),
	.B(lsu_req_op[0]),
	.C(lsu_req_op[2]),
	.D(lsu_req_op[1]),
	.Y(un6_lsu_op_complete_ex_Z)
);
defparam un6_lsu_op_complete_ex.INIT=16'h0001;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2131  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(N_598_1),
	.D(rv32c_dec_mnemonic2130_i_2),
	.Y(rv32c_dec_mnemonic2131)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2131 .INIT=16'h8000;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2130  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(rv32c_dec_mnemonic2130_i_2),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(rv32c_dec_mnemonic2130_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2130 .INIT=16'h4000;
// @36:15460
  CFG4 \rv32c_dec_mnemonic2122.rv32c_dec_mnemonic2122  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[6]),
	.D(rv32c_dec_mnemonic2123_i_2),
	.Y(rv32c_dec_mnemonic2122_0)
);
defparam \rv32c_dec_mnemonic2122.rv32c_dec_mnemonic2122 .INIT=16'h0200;
// @36:15460
  CFG3 \rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_2  (
	.A(un1_instruction_27_i_2),
	.B(N_600_1),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(rv32c_dec_mnemonic2125_2)
);
defparam \rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_2 .INIT=8'h08;
// @36:18188
  CFG4 \bcu_operand1_mux_sel_1_0_iv[1]  (
	.A(mnemonic537_Z),
	.B(mnemonic536_Z),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32i_dec_mnemonic4958),
	.Y(bcu_operand1_mux_sel_de[1])
);
defparam \bcu_operand1_mux_sel_1_0_iv[1] .INIT=16'hFEEE;
// @36:18188
  CFG4 \alu_op_sel_1_iv_RNO_0[1]  (
	.A(rv32m_dec_mnemonic851),
	.B(rv32m_dec_mnemonic849),
	.C(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.D(rv32m_dec_mnemonic850),
	.Y(rv32m_dec_alu_op_sel_m[1])
);
defparam \alu_op_sel_1_iv_RNO_0[1] .INIT=16'h0010;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4912  (
	.A(N_88_2),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[5]),
	.D(un1_instruction_i_2),
	.Y(rv32i_dec_mnemonic4912)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4912 .INIT=16'h0800;
// @36:15460
  CFG4 \rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(rv32c_dec_mnemonic2125_i_2),
	.C(ifu_expipe_resp_ireg[11]),
	.D(ifu_expipe_resp_ireg[5]),
	.Y(rv32c_dec_mnemonic2124_0)
);
defparam \rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124 .INIT=16'h0040;
// @36:10003
  CFG4 gpr_wr_completing_retr_3 (
	.A(ex_retr_pipe_exu_result_valid_retr),
	.B(ex_retr_pipe_gpr_wr_en_retr),
	.C(stage_state_retr_rep1),
	.D(trace_priv_i),
	.Y(gpr_wr_completing_retr_3_Z)
);
defparam gpr_wr_completing_retr_3.INIT=16'h0080;
// @36:9633
  CFG4 un13_instr_is_lsu_ldstr_ex (
	.A(lsu_op_ex_pipe_reg[0]),
	.B(lsu_op_ex_pipe_reg[3]),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.D(un18_lsu_op_str_ex_2_Z),
	.Y(un13_instr_is_lsu_ldstr_ex_Z)
);
defparam un13_instr_is_lsu_ldstr_ex.INIT=16'h2000;
// @36:9342
  CFG4 un6_instr_is_lsu_op_retr (
	.A(ex_retr_pipe_lsu_op_retr[1]),
	.B(ex_retr_pipe_lsu_op_retr[3]),
	.C(un6_instr_is_lsu_op_retr_0_Z),
	.D(stage_state_retr_rep1),
	.Y(un6_instr_is_lsu_op_retr_1z)
);
defparam un6_instr_is_lsu_op_retr.INIT=16'h10F0;
// @36:9640
  CFG4 un18_lsu_op_str_ex (
	.A(lsu_op_ex_pipe_reg[0]),
	.B(lsu_op_ex_pipe_reg[3]),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.D(un18_lsu_op_str_ex_2_Z),
	.Y(un18_lsu_op_str_ex_Z)
);
defparam un18_lsu_op_str_ex.INIT=16'h4000;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2128  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(rv32c_dec_mnemonic2114_1),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2128)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2128 .INIT=16'h0800;
// @36:13195
  CFG4 un1_instruction_26 (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(un1_instruction_26_i_1),
	.Y(un1_instruction_26_i)
);
defparam un1_instruction_26.INIT=16'h0100;
// @36:15757
  CFG4 rv32c_dec_gpr_wr_valid_4 (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(rv32c_dec_gpr_wr_valid_4_1_Z),
	.D(rv32c_dec_gpr_wr_valid_4_2_Z),
	.Y(rv32c_dec_gpr_wr_valid_4_Z)
);
defparam rv32c_dec_gpr_wr_valid_4.INIT=16'hFFFE;
// @36:9720
  CFG3 instr_accepted_retr_2_i_a2_1 (
	.A(N_1337_2),
	.B(un3_branch_cond_ex[0]),
	.C(un3_branch_cond_ex[1]),
	.Y(instr_accepted_retr_2_i_a2_1_Z)
);
defparam instr_accepted_retr_2_i_a2_1.INIT=8'h01;
// @36:9986
  CFG3 gpr_m2_0_a2_0 (
	.A(ex_retr_pipe_gpr_wr_en_retr),
	.B(stage_state_retr_rep1),
	.C(trace_priv_i),
	.Y(gpr_wr_completing_retr_4)
);
defparam gpr_m2_0_a2_0.INIT=8'h08;
// @36:9720
  CFG2 instr_accepted_retr_2_i_a4 (
	.A(instr_accepted_retr_2_i_a3_0_Z),
	.B(un3_branch_cond_ex[1]),
	.Y(gpr_rd_rs1_completing_ex_i_a3_1)
);
defparam instr_accepted_retr_2_i_a4.INIT=4'h8;
// @36:15082
  CFG3 un1_instruction_30_1_0 (
	.A(rv32i_dec_alu_op_sel_0_a5_2_1_0[2]),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(un1_instruction_30_1_0_0_Z),
	.Y(un1_instruction_30_1_0_Z)
);
defparam un1_instruction_30_1_0.INIT=8'h80;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_a3_3 (
	.A(N_612_1),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[3]),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(N_612)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a3_3.INIT=16'h0800;
// @36:13195
  CFG3 \rv32i_dec_bcu_operand0_mux_sel_0_.m7  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(N_612_1),
	.C(N_598_1),
	.Y(N_18_mux)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m7 .INIT=8'h80;
// @36:13195
  CFG2 \rv32i_dec_immediate[31]  (
	.A(N_466),
	.B(N_525_1),
	.Y(N_525)
);
defparam \rv32i_dec_immediate[31] .INIT=4'hE;
// @36:9633
  CFG4 instr_is_lsu_ldstr_ex_0 (
	.A(lsu_op_ex_pipe_reg[1]),
	.B(lsu_op_ex_pipe_reg[2]),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.D(lsu_op_ex_pipe_reg[3]),
	.Y(instr_is_lsu_ldstr_ex_0_Z)
);
defparam instr_is_lsu_ldstr_ex_0.INIT=16'h00E0;
// @36:15460
  CFG2 \rv32c_dec_gpr_rs1_rd_sel_0_iv_tz[4]  (
	.A(un1_rv32c_dec_mnemonic2115_3_Z),
	.B(rv32c_dec_gpr_rs1_rd_sel_19_m_1[4]),
	.Y(rv32c_dec_gpr_rs1_rd_sel_tz[4])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_0_iv_tz[4] .INIT=4'hE;
// @36:18188
  CFG2 un1_instruction_9_RNIL4N1C (
	.A(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.B(un1_instruction_9_Z),
	.Y(un1_instruction_9_m)
);
defparam un1_instruction_9_RNIL4N1C.INIT=4'h8;
// @36:10155
  CFG4 un3_csr_complete_retr_0 (
	.A(ex_retr_pipe_sw_csr_rd_op_retr),
	.B(ex_retr_pipe_sw_csr_wr_op_retr[1]),
	.C(ex_retr_pipe_sw_csr_wr_op_retr[0]),
	.D(stage_state_retr_rep1),
	.Y(un3_csr_complete_retr)
);
defparam un3_csr_complete_retr_0.INIT=16'h01FF;
// @36:14564
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4949_25  (
	.A(un1_instruction_23_i_m_4_Z),
	.B(rv32i_dec_mnemonic4948_i_14),
	.Y(rv32i_dec_mnemonic4949_i_25)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_25 .INIT=4'h8;
// @36:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_o3[1]  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[30]),
	.C(un1_instruction_26_i_1),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(N_66)
);
defparam \rv32i_dec_exu_result_mux_sel_0_o3[1] .INIT=16'hF011;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_0_o5_0[0]  (
	.A(N_608),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(N_127)
);
defparam \rv32i_dec_alu_op_sel_0_o5_0[0] .INIT=4'hE;
// @36:15460
  CFG3 \rv32c_dec_immediate_1_iv_0_RNO[6]  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(rv32c_dec_mnemonic2130),
	.Y(instruction_m_3[2])
);
defparam \rv32c_dec_immediate_1_iv_0_RNO[6] .INIT=8'h20;
// @36:14609
  CFG4 \gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid  (
	.A(ifu_expipe_resp_ireg[7]),
	.B(ifu_expipe_resp_ireg[8]),
	.C(un1_instruction_23_i_m_1_Z),
	.D(ifu_expipe_resp_ireg[10]),
	.Y(un83_rv32i_dec_gpr_wr_valid)
);
defparam \gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid .INIT=16'h0010;
// @36:10186
  CFG4 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0[0]  (
	.A(trace_priv_i),
	.B(un3_ex_retr_pipe_sw_csr_wr_op_retr),
	.C(N_38_i),
	.D(ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0[0]),
	.Y(ex_retr_pipe_sw_csr_wr_op_retr_2[0])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0[0] .INIT=16'hF888;
// @36:15460
  CFG3 \rv32c_dec_immediate_2_iv_1_RNO_0[7]  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(rv32c_dec_mnemonic2130),
	.Y(instruction_m_1[3])
);
defparam \rv32c_dec_immediate_2_iv_1_RNO_0[7] .INIT=8'h20;
// @36:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2129  (
	.A(N_14_mux),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(rv32c_dec_mnemonic2129)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2129 .INIT=4'h2;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4913  (
	.A(N_600_1),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[4]),
	.D(rv32i_dec_mnemonic4913_i_2),
	.Y(rv32i_dec_mnemonic4913)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4913 .INIT=16'h0800;
// @36:12789
  CFG4 mnemonic538 (
	.A(ifu_expipe_resp_access_misalign_error),
	.B(ifu_expipe_resp_access_mem_error),
	.C(un1_debug_exit_1z),
	.D(ifu_expipe_resp_valid),
	.Y(mnemonic538_Z)
);
defparam mnemonic538.INIT=16'h0100;
// @36:12789
  CFG4 un1_instruction_valid (
	.A(ifu_expipe_resp_access_misalign_error),
	.B(ifu_expipe_resp_access_mem_error),
	.C(un1_debug_exit_1z),
	.D(ifu_expipe_resp_valid),
	.Y(un1_instruction_valid_i)
);
defparam un1_instruction_valid.INIT=16'hF1F0;
// @36:14609
  CFG2 \gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op  (
	.A(rv32i_dec_mnemonic4948_i_14),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(un291_rv32i_dec_sw_csr_wr_op)
);
defparam \gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op .INIT=4'h2;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a2[1]  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(ifu_expipe_resp_ireg[0]),
	.D(ifu_expipe_resp_ireg[2]),
	.Y(N_148)
);
defparam \rv32i_dec_alu_op_sel_0_a2[1] .INIT=16'h0020;
// @36:13195
  CFG2 \rv32i_dec_gpr_wr_mux_sel_0_a2_1[0]  (
	.A(N_147),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(N_213)
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_a2_1[0] .INIT=4'h2;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a5_0_2[0]  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(N_153),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(N_137_2)
);
defparam \rv32i_dec_alu_op_sel_0_a5_0_2[0] .INIT=16'h4000;
// @36:18188
  CFG4 fence_i_iv (
	.A(rv32i_dec_mnemonic4949),
	.B(rv32c_dec_fence_i_m_0),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(fence_i_de)
);
defparam fence_i_iv.INIT=16'hEAC0;
// @36:15460
  CFG3 \rv32c_dec_shifter_unit_places_1_.m8_e  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(N_17_1),
	.C(un1_instruction_27_i_2),
	.Y(N_16)
);
defparam \rv32c_dec_shifter_unit_places_1_.m8_e .INIT=8'h15;
// @36:8717
  CFG4 instr_completing_ex_i_a2_3_1 (
	.A(de_ex_pipe_gpr_rs3_rd_valid_ex),
	.B(de_ex_pipe_shifter_unit_places_sel_ex[1]),
	.C(de_ex_pipe_shifter_unit_places_sel_ex[0]),
	.D(de_ex_pipe_shifter_unit_operand_sel_ex_0),
	.Y(N_1252_1)
);
defparam instr_completing_ex_i_a2_3_1.INIT=16'hAA20;
// @36:9344
  CFG4 gpr_rd_rs2_completing_ex_i_o2 (
	.A(de_ex_pipe_shifter_unit_operand_sel_ex_0),
	.B(de_ex_pipe_shifter_unit_places_sel_ex[2]),
	.C(de_ex_pipe_shifter_unit_places_sel_ex[1]),
	.D(de_ex_pipe_shifter_unit_places_sel_ex[0]),
	.Y(N_76)
);
defparam gpr_rd_rs2_completing_ex_i_o2.INIT=16'h222E;
// @36:15460
  CFG2 \rv32c_dec_immediate_0[7]  (
	.A(un1_instruction_9_Z),
	.B(N_123),
	.Y(N_534_1)
);
defparam \rv32c_dec_immediate_0[7] .INIT=4'hE;
// @36:15460
  CFG3 un1_instruction_42 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(rv32c_dec_mnemonic2113),
	.C(rv32c_dec_mnemonic2121_1),
	.Y(un1_instruction_42_Z)
);
defparam un1_instruction_42.INIT=8'hA8;
// @36:8842
  CFG2 \gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un6_gpr_rs1_stall_exu  (
	.A(stage_state_retr),
	.B(ex_retr_pipe_gpr_wr_en_retr),
	.Y(un6_gpr_rs1_stall_exu)
);
defparam \gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un6_gpr_rs1_stall_exu .INIT=4'h8;
// @36:14609
  CFG4 \gen_decode_rv32c.un1_instruction_2  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[6]),
	.D(rv32c_dec_gpr_wr_valid_4_1_Z),
	.Y(un1_instruction_2)
);
defparam \gen_decode_rv32c.un1_instruction_2 .INIT=16'h0001;
// @36:15460
  CFG2 \rv32c_dec_gpr_rs1_rd_sel_0[0]  (
	.A(un1_rv32c_dec_mnemonic2115_3_Z),
	.B(un1_instruction_27_i),
	.Y(N_440)
);
defparam \rv32c_dec_gpr_rs1_rd_sel_0[0] .INIT=4'hE;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_a17_1_0 (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(N_123),
	.D(N_600_1),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_a17_1_0_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a17_1_0.INIT=16'h8B00;
// @36:13195
  CFG4 \rv32i_dec_bcu_op_sel.m5  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_2_0),
	.Y(N_6)
);
defparam \rv32i_dec_bcu_op_sel.m5 .INIT=16'h0D01;
// @36:15460
  CFG4 \rv32c_dec_operand1_mux_sel_cnst_0_a2[0]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(N_123),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(N_249)
);
defparam \rv32c_dec_operand1_mux_sel_cnst_0_a2[0] .INIT=16'h0D01;
// @36:13195
  CFG2 \rv32i_dec_bcu_operand0_mux_sel_0_.m4  (
	.A(N_5),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(i9_mux_0)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m4 .INIT=4'h2;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs2_rd_valid.m15  (
	.A(un1_instruction_26_i_1),
	.B(N_123),
	.C(ifu_expipe_resp_ireg[4]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(N_23_mux)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m15 .INIT=16'h41EB;
// @36:13195
  CFG3 \rv32i_dec_gpr_rs2_rd_valid.m6  (
	.A(ifu_expipe_resp_ireg[30]),
	.B(N_210),
	.C(ifu_expipe_resp_ireg[25]),
	.Y(N_24_mux_0)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m6 .INIT=8'h0D;
// @36:13195
  CFG2 \rv32i_dec_gpr_rs1_rd_valid.m18_2_0  (
	.A(rv32i_dec_alu_op_sel_0_a5_2_1_0[2]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(N_19_2)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m18_2_0 .INIT=4'h4;
// @36:15460
  CFG4 rv32c_dec_exu_result_mux_sel_5 (
	.A(rv32c_dec_mnemonic2132),
	.B(un1_rv32c_dec_mnemonic2137_1_0_4),
	.C(un1_rv32c_dec_mnemonic2122_2_i),
	.D(rv32c_dec_exu_result_mux_sel_cnst_i_a2_0_Z[0]),
	.Y(rv32c_dec_exu_result_mux_sel_5_Z)
);
defparam rv32c_dec_exu_result_mux_sel_5.INIT=16'h4044;
// @36:13195
  CFG4 \rv32i_dec_bcu_op_sel.m11_2_0  (
	.A(N_2_0),
	.B(rv32i_dec_mnemonic4952_5),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(N_21_mux_2)
);
defparam \rv32i_dec_bcu_op_sel.m11_2_0 .INIT=16'h44C0;
// @36:13195
  CFG3 \rv32i_dec_bcu_op_sel.m11_1_0  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(rv32i_dec_mnemonic4952_5),
	.Y(N_21_mux_1)
);
defparam \rv32i_dec_bcu_op_sel.m11_1_0 .INIT=8'h06;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m22_2_0  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(N_2),
	.D(un1_rv32i_dec_mnemonic4960_1_i_a17_2_0),
	.Y(i5_mux_2)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m22_2_0 .INIT=16'hAA02;
// @36:18188
  CFG4 \gpr_rs2_rd_sel_1_iv_0[4]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[24]),
	.D(rv32c_dec_gpr_rs2_rd_sel_m_1[4]),
	.Y(gpr_rs2_rd_sel_1_iv_0_Z[4])
);
defparam \gpr_rs2_rd_sel_1_iv_0[4] .INIT=16'hECA0;
// @36:18188
  CFG4 \gpr_rs2_rd_sel_1_iv_0[3]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[23]),
	.D(rv32c_dec_gpr_rs2_rd_sel_m_0[3]),
	.Y(gpr_rs2_rd_sel_1_iv_0_Z[3])
);
defparam \gpr_rs2_rd_sel_1_iv_0[3] .INIT=16'hECA0;
// @36:15460
  CFG4 \rv32c_dec_immediate_0_iv_0[10]  (
	.A(ifu_expipe_resp_ireg[8]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(N_123),
	.D(un1_instruction_9_Z),
	.Y(rv32c_dec_immediate_0_iv_0_Z[10])
);
defparam \rv32c_dec_immediate_0_iv_0[10] .INIT=16'hECA0;
// @36:15460
  CFG3 \rv32c_dec_immediate_1_iv_0[6]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(instruction_m_3[2]),
	.C(un1_instruction_9_Z),
	.Y(rv32c_dec_immediate_1_iv_0_Z[6])
);
defparam \rv32c_dec_immediate_1_iv_0[6] .INIT=8'hEC;
// @36:13195
  CFG4 \rv32i_dec_shifter_unit_places_2_0_.m19_4  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(rv32i_dec_shifter_unit_places_2[2]),
	.C(m19_0),
	.D(un1_instruction_26_i_1),
	.Y(m19_4)
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m19_4 .INIT=16'h4000;
// @36:14888
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4958_10  (
	.A(ifu_expipe_resp_ireg[30]),
	.B(ifu_expipe_resp_ireg[31]),
	.C(rv32i_dec_mnemonic4958_5),
	.D(rv32i_dec_mnemonic4958_8),
	.Y(rv32i_dec_mnemonic4958_10)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_10 .INIT=16'h2000;
// @36:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_1_a2_0 (
	.A(rv32c_dec_mnemonic2121_0),
	.B(N_584_1),
	.C(rv32c_dec_mnemonic2121_3),
	.D(rv32c_dec_mnemonic2117),
	.Y(un1_rv32c_dec_mnemonic2137_1_1_a2_0_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_1_a2_0.INIT=16'h007F;
// @36:14816
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4956_6  (
	.A(rv32i_dec_mnemonic4949_i_24),
	.B(un1_instruction_15_i_1),
	.C(rv32i_dec_mnemonic4956_2),
	.Y(rv32i_dec_mnemonic4956_6)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4956_6 .INIT=8'h80;
// @36:14924
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4959_6  (
	.A(rv32i_dec_mnemonic4959_3),
	.B(rv32i_dec_mnemonic4948_i_12),
	.C(ifu_expipe_resp_ireg[20]),
	.D(ifu_expipe_resp_ireg[30]),
	.Y(rv32i_dec_mnemonic4959_6)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4959_6 .INIT=16'h0008;
// @36:14564
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4949_5  (
	.A(N_32_mux_1),
	.B(un1_instruction_30_7_Z),
	.C(rv32i_dec_mnemonic4949_i_24),
	.D(rv32i_dec_mnemonic4949_2),
	.Y(rv32i_dec_mnemonic4949_5)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_5 .INIT=16'h8000;
// @36:15460
  CFG3 \rv32c_dec_immediate_1[5]  (
	.A(un1_instruction_20_Z),
	.B(rv32c_dec_mnemonic2112),
	.C(rv32c_dec_mnemonic2130),
	.Y(rv32c_dec_immediate_1_Z[5])
);
defparam \rv32c_dec_immediate_1[5] .INIT=8'hFE;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic853_3  (
	.A(un1_instruction_12_i_2),
	.B(rv32m_dec_mnemonic853_2),
	.C(ifu_expipe_resp_ireg[25]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(rv32m_dec_mnemonic853_3)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic853_3 .INIT=16'h8000;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic850_3_0  (
	.A(rv32m_dec_mnemonic850_0),
	.B(rv32i_dec_shifter_unit_places_3[2]),
	.C(rv32i_dec_mnemonic4926_4),
	.D(rv32c_dec_gpr_wr_valid_4_1_Z),
	.Y(rv32m_dec_mnemonic850_3)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic850_3_0 .INIT=16'h0080;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic849_3  (
	.A(rv32m_dec_mnemonic849_0),
	.B(N_88_2),
	.C(un1_instruction_30_5_Z),
	.D(un1_instruction_12_i_2),
	.Y(rv32m_dec_mnemonic849_3)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic849_3 .INIT=16'h8000;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic847_4  (
	.A(rv32m_dec_mnemonic847_1),
	.B(un1_instruction_30_5_Z),
	.C(rv32i_dec_mnemonic4926_4),
	.D(rv32c_dec_gpr_wr_valid_4_1_Z),
	.Y(rv32m_dec_mnemonic847_4)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic847_4 .INIT=16'h0080;
// @36:15460
  CFG3 \rv32c_dec_operand1_mux_sel_cnst_0_0[0]  (
	.A(N_251_2),
	.B(un1_instruction_21_i),
	.C(rv32c_dec_mnemonic2121_0),
	.Y(rv32c_dec_operand1_mux_sel_cnst_0_0_Z[0])
);
defparam \rv32c_dec_operand1_mux_sel_cnst_0_0[0] .INIT=8'hEC;
// @36:8240
  CFG3 csr_trigger_wr_hzd_de_i_i_a2_9 (
	.A(csr_trigger_wr_hzd_de_i_i_a2_7_Z),
	.B(csr_trigger_wr_hzd_de_i_i_a2_6_Z),
	.C(csr_trigger_wr_hzd_de_i_i_a2_5_Z),
	.Y(csr_trigger_wr_hzd_de_i_i_a2_9_Z)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_9.INIT=8'h80;
// @36:10369
  CFG4 lsu_resp_ready_0 (
	.A(ex_retr_pipe_lsu_op_retr[1]),
	.B(stage_state_retr_rep1),
	.C(ex_retr_pipe_lsu_op_retr[3]),
	.D(ex_retr_pipe_lsu_op_retr[2]),
	.Y(lsu_resp_ready_0_Z)
);
defparam lsu_resp_ready_0.INIT=16'h0840;
// @36:9986
  CFG3 gpr_m1_e_0 (
	.A(formal_trace_reset_taken),
	.B(trace_priv_i),
	.C(debug_enter_retr_rep1),
	.Y(soft_reset_taken_retr)
);
defparam gpr_m1_e_0.INIT=8'h02;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2124  (
	.A(N_584_1),
	.B(rv32c_dec_mnemonic2124_1),
	.C(N_598_1),
	.D(N_20),
	.Y(rv32c_dec_mnemonic2124)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2124 .INIT=16'h0080;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4928  (
	.A(rv32i_dec_mnemonic4928_0),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(N_598_1),
	.D(rv32i_dec_mnemonic4927_2_0),
	.Y(rv32i_dec_mnemonic4928)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4928 .INIT=16'h8000;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2122  (
	.A(un1_rv32c_dec_mnemonic2123_2_i_1),
	.B(rv32c_dec_mnemonic2122_2),
	.C(N_598_1),
	.D(rv32i_dec_mnemonic4926_4),
	.Y(rv32c_dec_mnemonic2122)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2122 .INIT=16'h8000;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2123  (
	.A(rv32i_dec_gpr_rs2_rd_valid_m_2_Z),
	.B(N_598_1),
	.C(rv32c_dec_mnemonic2123_1),
	.D(rv32c_dec_mnemonic2123_i_2),
	.Y(rv32c_dec_mnemonic2123)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2123 .INIT=16'h8000;
// @36:18188
  CFG3 \gpr_wr_mux_sel_iv_RNO[1]  (
	.A(rv32c_dec_gpr_wr_mux_sel_m_2[1]),
	.B(rv32c_dec_dbreakpoint_m_0),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(rv32c_dec_gpr_wr_mux_sel_m[1])
);
defparam \gpr_wr_mux_sel_iv_RNO[1] .INIT=8'h20;
// @36:13195
  CFG4 \rv32i_dec_gpr_wr_mux_sel_0_a6_0[0]  (
	.A(rv32i_dec_alu_op_sel_0_a5_2_1_0[2]),
	.B(N_608_1),
	.C(N_147),
	.D(un1_instruction_15_i_1),
	.Y(N_203)
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_a6_0[0] .INIT=16'h2000;
// @36:13195
  CFG3 \rv32i_dec_alu_op_sel_0_a5[0]  (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(N_127),
	.C(N_89_0),
	.Y(N_136)
);
defparam \rv32i_dec_alu_op_sel_0_a5[0] .INIT=8'h80;
// @36:18188
  CFG4 \exu_result_mux_sel_1_iv_RNO[2]  (
	.A(un1_rv32c_dec_mnemonic2123_2_i),
	.B(un1_instruction_21_i),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(un1_rv32c_dec_mnemonic2115_4_Z),
	.Y(rv32c_dec_exu_result_mux_sel_m[2])
);
defparam \exu_result_mux_sel_1_iv_RNO[2] .INIT=16'h00E0;
// @36:18188
  CFG4 \alu_op_sel_1_iv_RNO_0[2]  (
	.A(un1_rv32c_dec_mnemonic2125_4_i),
	.B(rv32c_dec_alu_op_sel_cnst_i_a2_0_Z[2]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(un1_rv32c_dec_mnemonic2115_4_Z),
	.Y(rv32c_dec_alu_op_sel_m[2])
);
defparam \alu_op_sel_1_iv_RNO_0[2] .INIT=16'h00B0;
// @36:13195
  CFG4 \rv32i_dec_lsu_op_0_a4[1]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(N_20),
	.D(N_44),
	.Y(rv32i_dec_lsu_op[1])
);
defparam \rv32i_dec_lsu_op_0_a4[1] .INIT=16'h1200;
// @36:13195
  CFG3 \rv32i_dec_gpr_wr_mux_sel_0_a6[1]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(N_199),
	.C(N_137_2),
	.Y(N_204)
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_a6[1] .INIT=8'h40;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4953  (
	.A(rv32i_dec_mnemonic4917_3),
	.B(rv32i_dec_mnemonic4953_0),
	.C(un1_instruction_30_8_Z),
	.D(rv32i_dec_mnemonic4950_3),
	.Y(rv32i_dec_mnemonic4953)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4953 .INIT=16'h8000;
// @36:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2125  (
	.A(un1_instruction_27_i_2),
	.B(N_598_1),
	.C(rv32c_dec_mnemonic2125_0),
	.D(rv32i_dec_gpr_rs2_rd_valid_m_2_Z),
	.Y(rv32c_dec_mnemonic2125)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2125 .INIT=16'h8000;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4954  (
	.A(rv32i_dec_mnemonic4917_3),
	.B(un1_instruction_30_8_Z),
	.C(rv32i_dec_mnemonic4954_0),
	.D(rv32i_dec_mnemonic4951_i_3),
	.Y(rv32i_dec_mnemonic4954)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4954 .INIT=16'h8000;
// @36:15082
  CFG3 un1_instruction_30 (
	.A(un1_instruction_30_2_Z),
	.B(un1_instruction_30_1_0_0_Z),
	.C(un1_instruction_30_8_Z),
	.Y(un1_instruction_30_Z)
);
defparam un1_instruction_30.INIT=8'h80;
// @36:15460
  CFG3 \gen_decode_rv32c.rv32c_dec_mnemonic2112_RNIFPQ2J  (
	.A(un1_instruction_23_i_m_4_Z),
	.B(rv32c_dec_mnemonic2112),
	.C(un1_instruction_23_i_m_1_0_Z),
	.Y(un1_instruction_23_i_m)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2112_RNIFPQ2J .INIT=8'h80;
// @36:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_1_o2 (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[0]),
	.C(un1_instruction_27_i_2),
	.D(un1_rv32c_dec_mnemonic2137_1_1_o2_0_Z),
	.Y(N_617)
);
defparam un1_rv32c_dec_mnemonic2137_1_1_o2.INIT=16'hFF4C;
// @36:15460
  CFG4 un1_instruction_28_0_RNIPK5RJ (
	.A(un1_instruction_21_i),
	.B(un1_instruction_28_0_Z),
	.C(rv32c_dec_gpr_wr_sel_sn_N_6),
	.D(rv32c_dec_mnemonic2112),
	.Y(rv32c_dec_gpr_wr_sel_sn_N_10_mux)
);
defparam un1_instruction_28_0_RNIPK5RJ.INIT=16'h0070;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4955  (
	.A(rv32c_dec_mnemonic2135_1),
	.B(rv32i_dec_mnemonic4950_3),
	.C(un1_instruction_30_8_Z),
	.D(rv32c_dec_gpr_wr_valid_4_1_Z),
	.Y(rv32i_dec_mnemonic4955)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4955 .INIT=16'h0080;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4951  (
	.A(N_598_1),
	.B(un1_instruction_30_8_Z),
	.C(rv32i_dec_mnemonic4951_i_3),
	.D(rv32c_dec_gpr_wr_valid_4_1_Z),
	.Y(rv32i_dec_mnemonic4951)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4951 .INIT=16'h0080;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4927  (
	.A(rv32i_dec_mnemonic4927_0),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(rv32i_dec_mnemonic4916_5),
	.D(rv32i_dec_mnemonic4927_2_0),
	.Y(rv32i_dec_mnemonic4927)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4927 .INIT=16'h8000;
// @36:15460
  CFG4 \rv32c_dec_immediate_0_0[4]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(rv32c_dec_mnemonic2130),
	.C(un1_instruction_9_Z),
	.D(un1_instruction_20_Z),
	.Y(rv32c_dec_immediate_0[4])
);
defparam \rv32c_dec_immediate_0_0[4] .INIT=16'hFFF8;
// @36:14924
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4959_9  (
	.A(rv32c_dec_mnemonic2121_3),
	.B(rv32i_dec_mnemonic4959_9_0),
	.C(un1_instruction_30_8_Z),
	.D(rv32c_dec_gpr_wr_valid_4_1_Z),
	.Y(rv32i_dec_mnemonic4959_9)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4959_9 .INIT=16'h0080;
// @36:14852
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4957_3  (
	.A(rv32i_dec_alu_op_sel_0_a5_2_1_0[2]),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(rv32i_dec_mnemonic4948_i_14),
	.D(un1_instruction_23_i_m_4_Z),
	.Y(rv32i_dec_mnemonic4957_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4957_3 .INIT=16'h8000;
// @36:8706
  CFG4 un5_instr_inhibit_ex_i_0 (
	.A(lsu_op_ex_pipe_reg[3]),
	.B(stage_state_retr),
	.C(N_163),
	.D(lsu_op_os),
	.Y(un5_instr_inhibit_ex_i_0_Z)
);
defparam un5_instr_inhibit_ex_i_0.INIT=16'hFFED;
// @36:10363
  CFG2 lsu_op_complete_retr_d (
	.A(lsu_resp_valid),
	.B(un6_instr_is_lsu_op_retr_1z),
	.Y(lsu_op_complete_retr_d_1z)
);
defparam lsu_op_complete_retr_d.INIT=4'hE;
// @36:15460
  CFG2 \rv32c_dec_immediate_0_iv_tz[0]  (
	.A(un1_rv32c_dec_mnemonic2119_1_i),
	.B(un1_instruction_42_Z),
	.Y(rv32c_dec_immediate_tz[0])
);
defparam \rv32c_dec_immediate_0_iv_tz[0] .INIT=4'hE;
// @36:9833
  CFG2 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_0_a3[0]  (
	.A(un1_ex_retr_pipe_curr_pc_retr),
	.B(de_ex_pipe_curr_pc_ex[0]),
	.Y(ex_retr_pipe_curr_pc_retr_2_0)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_0_a3[0] .INIT=4'h4;
// @36:18188
  CFG4 \shifter_operand_sel_1_iv[1]  (
	.A(rv32c_dec_lsu_op[2]),
	.B(un1_instruction_14_i),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(shifter_unit_operand_sel_de_0)
);
defparam \shifter_operand_sel_1_iv[1] .INIT=16'hEAC0;
// @36:13195
  CFG4 \rv32i_dec_immediate_2_iv[13]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(N_525_1),
	.D(N_466),
	.Y(rv32i_dec_immediate[13])
);
defparam \rv32i_dec_immediate_2_iv[13] .INIT=16'hEAC0;
// @36:13195
  CFG4 \rv32i_dec_immediate_2_iv[17]  (
	.A(N_525_1),
	.B(N_466),
	.C(ifu_expipe_resp_ireg[17]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_immediate[17])
);
defparam \rv32i_dec_immediate_2_iv[17] .INIT=16'hECA0;
// @36:15460
  CFG3 \rv32c_dec_immediate_1_iv_0_RNO[2]  (
	.A(un1_instruction_20_Z),
	.B(rv32c_dec_mnemonic2112),
	.C(ifu_expipe_resp_ireg[6]),
	.Y(instruction_m[6])
);
defparam \rv32c_dec_immediate_1_iv_0_RNO[2] .INIT=8'hE0;
// @36:15460
  CFG4 \rv32c_dec_immediate_1_iv_2_RNO[6]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[7]),
	.C(N_535_1),
	.D(rv32c_dec_mnemonic2130),
	.Y(instruction_m_4[7])
);
defparam \rv32c_dec_immediate_1_iv_2_RNO[6] .INIT=16'hC8C0;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_a3_2 (
	.A(ifu_expipe_resp_ireg[30]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_199),
	.Y(N_609)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a3_2.INIT=16'h44C4;
// @36:13195
  CFG4 \rv32i_dec_immediate_2_iv[16]  (
	.A(N_525_1),
	.B(N_466),
	.C(ifu_expipe_resp_ireg[16]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_immediate[16])
);
defparam \rv32i_dec_immediate_2_iv[16] .INIT=16'hECA0;
// @36:15460
  CFG4 \rv32c_dec_immediate_2_iv_1_RNO[7]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[8]),
	.C(rv32c_dec_mnemonic2112),
	.D(rv32c_dec_mnemonic2130),
	.Y(instruction_m_3[8])
);
defparam \rv32c_dec_immediate_2_iv_1_RNO[7] .INIT=16'hC8C0;
// @36:13195
  CFG4 \rv32i_dec_immediate_2_iv[12]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(N_525_1),
	.D(N_466),
	.Y(rv32i_dec_immediate_Z[12])
);
defparam \rv32i_dec_immediate_2_iv[12] .INIT=16'hEAC0;
// @36:13195
  CFG4 \rv32i_dec_lsu_op_0_a4[2]  (
	.A(rv32i_dec_lsu_op_0_a2_0_Z[2]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(N_44),
	.D(N_45),
	.Y(rv32i_dec_lsu_op[2])
);
defparam \rv32i_dec_lsu_op_0_a4[2] .INIT=16'hF020;
// @36:13195
  CFG4 \rv32i_dec_immediate_2_iv[14]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(N_525_1),
	.D(N_466),
	.Y(rv32i_dec_immediate[14])
);
defparam \rv32i_dec_immediate_2_iv[14] .INIT=16'hEAC0;
// @36:13195
  CFG4 \rv32i_dec_immediate_2_iv[19]  (
	.A(N_525_1),
	.B(N_466),
	.C(ifu_expipe_resp_ireg[19]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_immediate[19])
);
defparam \rv32i_dec_immediate_2_iv[19] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a5_1[0]  (
	.A(N_153),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[3]),
	.D(ifu_expipe_resp_ireg[2]),
	.Y(un1_instruction)
);
defparam \rv32i_dec_alu_op_sel_0_a5_1[0] .INIT=16'h0800;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a5_2[1]  (
	.A(N_148),
	.B(N_153),
	.Y(N_140_2)
);
defparam \rv32i_dec_alu_op_sel_0_a5_2[1] .INIT=4'h8;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_a3_0 (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(rv32i_dec_gpr_wr_valid_cnst_1),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(N_607)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a3_0.INIT=16'h0010;
// @36:13195
  CFG4 \rv32i_dec_immediate_2_iv[18]  (
	.A(N_525_1),
	.B(N_466),
	.C(ifu_expipe_resp_ireg[18]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_immediate[18])
);
defparam \rv32i_dec_immediate_2_iv[18] .INIT=16'hECA0;
// @36:15460
  CFG3 un1_rv32c_dec_mnemonic2125_5 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(rv32c_dec_mnemonic2125_3_3),
	.C(ifu_expipe_resp_ireg[15]),
	.Y(un1_rv32c_dec_mnemonic2125_5_i)
);
defparam un1_rv32c_dec_mnemonic2125_5.INIT=8'hE0;
// @36:13195
  CFG4 \rv32i_dec_lsu_op_0_o4[0]  (
	.A(N_612_1),
	.B(ifu_expipe_resp_ireg[12]),
	.C(N_598_1),
	.D(N_45),
	.Y(N_23)
);
defparam \rv32i_dec_lsu_op_0_o4[0] .INIT=16'hDC50;
// @36:8717
  CFG4 instr_completing_ex_i_a2_1 (
	.A(N_76),
	.B(de_ex_pipe_gpr_rs2_rd_valid_ex),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.D(trace_priv_i),
	.Y(N_1255)
);
defparam instr_completing_ex_i_a2_1.INIT=16'h8880;
// @36:15460
  CFG4 un1_instruction_38 (
	.A(un1_instruction_1_Z[0]),
	.B(rv32c_dec_mnemonic2127_1),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[15]),
	.Y(un1_instruction_38_Z)
);
defparam un1_instruction_38.INIT=16'h00FE;
// @36:15460
  CFG4 \rv32c_dec_immediate_1_iv_0_0_RNO[4]  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(un1_rv32c_dec_mnemonic2119_1_i),
	.D(rv32c_dec_mnemonic2130),
	.Y(instruction_m_1[6])
);
defparam \rv32c_dec_immediate_1_iv_0_0_RNO[4] .INIT=16'hA2A0;
// @36:13195
  CFG4 \rv32i_dec_immediate_2_iv[15]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(N_466),
	.D(N_525_1),
	.Y(rv32i_dec_immediate[15])
);
defparam \rv32i_dec_immediate_2_iv[15] .INIT=16'hECA0;
// @36:15460
  CFG3 \rv32c_dec_immediate_2[3]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(rv32c_dec_mnemonic2130),
	.C(un1_instruction_42_Z),
	.Y(N_534_2)
);
defparam \rv32c_dec_immediate_2[3] .INIT=8'hF4;
// @36:15460
  CFG2 un1_instruction_42_RNI0FM36 (
	.A(un1_instruction_42_Z),
	.B(ifu_expipe_resp_ireg[12]),
	.Y(instruction_m_4[12])
);
defparam un1_instruction_42_RNI0FM36.INIT=4'h8;
// @36:8704
  CFG4 instr_inhibit_ex_i_0_o2_0 (
	.A(ex_retr_pipe_i_access_mem_error_retr),
	.B(ex_retr_pipe_i_access_misalign_error_retr),
	.C(stage_state_retr_rep1),
	.D(instr_inhibit_ex_i_0_a2_0_2_Z),
	.Y(N_114)
);
defparam instr_inhibit_ex_i_0_o2_0.INIT=16'h1F0F;
// @36:15460
  CFG2 rv32c_dec_gpr_wr_valid_4_RNIV63B5 (
	.A(rv32c_dec_mnemonic2118),
	.B(rv32c_dec_gpr_wr_valid_4_Z),
	.Y(rv32c_dec_gpr_wr_valid_4_i_m)
);
defparam rv32c_dec_gpr_wr_valid_4_RNIV63B5.INIT=4'h2;
// @36:18188
  CFG4 dbreakpoint_iv (
	.A(rv32i_dec_mnemonic4957),
	.B(rv32c_dec_dbreakpoint_m_0),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(dbreak_de)
);
defparam dbreakpoint_iv.INIT=16'hECA0;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a2_0[2]  (
	.A(N_161),
	.B(ifu_expipe_resp_ireg[30]),
	.Y(N_162)
);
defparam \rv32i_dec_alu_op_sel_0_a2_0[2] .INIT=4'h2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[4]  (
	.A(de_ex_pipe_curr_pc_ex[4]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[4]),
	.Y(ex_retr_pipe_curr_pc_retr_2_4)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[4] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[5]  (
	.A(de_ex_pipe_curr_pc_ex[5]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[5]),
	.Y(ex_retr_pipe_curr_pc_retr_2_5)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[5] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[6]  (
	.A(de_ex_pipe_curr_pc_ex[6]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[6]),
	.Y(ex_retr_pipe_curr_pc_retr_2_6)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[6] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[10]  (
	.A(de_ex_pipe_curr_pc_ex[10]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[10]),
	.Y(ex_retr_pipe_curr_pc_retr_2_10)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[10] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[11]  (
	.A(de_ex_pipe_curr_pc_ex[11]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[11]),
	.Y(ex_retr_pipe_curr_pc_retr_2_11)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[11] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[12]  (
	.A(de_ex_pipe_curr_pc_ex[12]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[12]),
	.Y(ex_retr_pipe_curr_pc_retr_2_12)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[12] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[16]  (
	.A(de_ex_pipe_curr_pc_ex[16]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[16]),
	.Y(ex_retr_pipe_curr_pc_retr_2_16)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[16] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[17]  (
	.A(de_ex_pipe_curr_pc_ex[17]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[17]),
	.Y(ex_retr_pipe_curr_pc_retr_2_17)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[17] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[18]  (
	.A(de_ex_pipe_curr_pc_ex[18]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[18]),
	.Y(ex_retr_pipe_curr_pc_retr_2_18)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[18] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[31]  (
	.A(de_ex_pipe_curr_pc_ex[31]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[31]),
	.Y(N_141)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[31] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[30]  (
	.A(de_ex_pipe_curr_pc_ex[30]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[30]),
	.Y(N_142)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[30] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[29]  (
	.A(de_ex_pipe_curr_pc_ex[29]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[29]),
	.Y(N_143)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[29] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[28]  (
	.A(de_ex_pipe_curr_pc_ex[28]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[28]),
	.Y(N_144)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[28] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[27]  (
	.A(de_ex_pipe_curr_pc_ex[27]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[27]),
	.Y(N_145)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[27] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[26]  (
	.A(de_ex_pipe_curr_pc_ex[26]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[26]),
	.Y(N_146)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[26] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[25]  (
	.A(de_ex_pipe_curr_pc_ex[25]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[25]),
	.Y(N_147_0)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[25] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[24]  (
	.A(de_ex_pipe_curr_pc_ex[24]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[24]),
	.Y(N_148_0)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[24] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[23]  (
	.A(de_ex_pipe_curr_pc_ex[23]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[23]),
	.Y(N_149)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[23] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[22]  (
	.A(de_ex_pipe_curr_pc_ex[22]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[22]),
	.Y(N_150)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[22] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[21]  (
	.A(de_ex_pipe_curr_pc_ex[21]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[21]),
	.Y(N_151)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[21] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[20]  (
	.A(de_ex_pipe_curr_pc_ex[20]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[20]),
	.Y(N_152)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[20] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[19]  (
	.A(de_ex_pipe_curr_pc_ex[19]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[19]),
	.Y(N_153_0)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[19] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[15]  (
	.A(de_ex_pipe_curr_pc_ex[15]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[15]),
	.Y(N_154)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[15] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[14]  (
	.A(de_ex_pipe_curr_pc_ex[14]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[14]),
	.Y(N_155)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[14] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[13]  (
	.A(de_ex_pipe_curr_pc_ex[13]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[13]),
	.Y(N_156)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[13] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[9]  (
	.A(de_ex_pipe_curr_pc_ex[9]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[9]),
	.Y(N_157)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[9] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[8]  (
	.A(de_ex_pipe_curr_pc_ex[8]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[8]),
	.Y(N_158)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[8] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[7]  (
	.A(de_ex_pipe_curr_pc_ex[7]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[7]),
	.Y(N_159)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[7] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[3]  (
	.A(de_ex_pipe_curr_pc_ex[3]),
	.B(un1_ex_retr_pipe_curr_pc_retr),
	.C(lsu_req_addr[3]),
	.Y(N_160)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[3] .INIT=8'hE2;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[2]  (
	.A(un1_ex_retr_pipe_curr_pc_retr),
	.B(de_ex_pipe_curr_pc_ex[2]),
	.C(lsu_req_addr[2]),
	.Y(N_161_0)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[2] .INIT=8'hE4;
// @36:9833
  CFG3 \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[1]  (
	.A(un1_ex_retr_pipe_curr_pc_retr),
	.B(de_ex_pipe_curr_pc_ex[1]),
	.C(lsu_req_addr[1]),
	.Y(N_162_0)
);
defparam \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[1] .INIT=8'hE4;
// @36:15460
  CFG3 \rv32c_dec_lsu_op_u[0]  (
	.A(rv32c_dec_mnemonic2130_0),
	.B(rv32c_dec_lsu_op_cnst[0]),
	.C(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_lsu_op[0])
);
defparam \rv32c_dec_lsu_op_u[0] .INIT=8'h4E;
// @36:13195
  CFG3 \rv32i_dec_gpr_wr_valid_cnst.m24  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(N_18_mux),
	.Y(i18_mux)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m24 .INIT=8'h72;
// @36:13195
  CFG4 \rv32i_dec_gpr_wr_valid_cnst.m16_1_0  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(N_4),
	.Y(N_17_1_0)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m16_1_0 .INIT=16'h5101;
// @36:15460
  CFG4 \rv32c_dec_gpr_wr_sel_6_2[0]  (
	.A(rv32c_dec_mnemonic1725),
	.B(un1_rv32c_dec_mnemonic2112_2_3_Z),
	.C(rv32c_dec_mnemonic2132),
	.D(instruction_m_5[7]),
	.Y(N_426_2)
);
defparam \rv32c_dec_gpr_wr_sel_6_2[0] .INIT=16'hCC80;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m22_1_0  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(ifu_expipe_resp_ireg[12]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(i5_mux_1)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m22_1_0 .INIT=16'h005D;
// @36:18188
  CFG3 gpr_wr_valid_iv_RNO_2 (
	.A(un83_rv32i_dec_gpr_wr_valid_m_0_0),
	.B(rv32c_dec_gpr_rs1_rd_sel_19_m_1[4]),
	.C(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_gpr_wr_valid_m_0)
);
defparam gpr_wr_valid_iv_RNO_2.INIT=8'h13;
// @36:18188
  CFG3 gpr_rs1_rd_valid_iv_RNO_3 (
	.A(rv32c_dec_mnemonic2130_0),
	.B(un1_instruction_23_i_m),
	.C(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_gpr_rs1_rd_valid_1_m_1)
);
defparam gpr_rs1_rd_valid_iv_RNO_3.INIT=8'h13;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4915_1_0 (
	.A(rv32i_dec_mnemonic4926_4),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(rv32i_dec_mnemonic4926_3),
	.D(rv32i_dec_mnemonic4928),
	.Y(un1_rv32i_dec_mnemonic4915_1_0_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1_0.INIT=16'hFF80;
// @36:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_0_iv_1[1]  (
	.A(un1_instruction_3),
	.B(rv32c_dec_mnemonic2130),
	.C(rv32c_dec_mnemonic2112),
	.D(rv32c_dec_mnemonic2118),
	.Y(rv32c_dec_gpr_rs1_rd_sel_0_iv_1_Z[1])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_0_iv_1[1] .INIT=16'hFEFC;
// @36:15460
  CFG3 rv32c_instr_decoded_iv_0 (
	.A(rv32c_dec_mnemonic2130_0),
	.B(un1_instruction_23_i_m),
	.C(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_instr_decoded_iv_0_Z)
);
defparam rv32c_instr_decoded_iv_0.INIT=8'hEC;
// @36:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_1_iv_0[0]  (
	.A(rv32c_dec_mnemonic2131),
	.B(ifu_expipe_resp_ireg[7]),
	.C(N_440),
	.D(un1_instruction_2),
	.Y(rv32c_dec_gpr_rs1_rd_sel_1_iv_0_Z[0])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_1_iv_0[0] .INIT=16'hC8C0;
// @36:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_1_iv_0[2]  (
	.A(rv32c_dec_mnemonic2131),
	.B(ifu_expipe_resp_ireg[9]),
	.C(N_440),
	.D(un1_instruction_2),
	.Y(rv32c_dec_gpr_rs1_rd_sel_1_iv_0_Z[2])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_1_iv_0[2] .INIT=16'hC8C0;
// @36:15460
  CFG4 \rv32c_dec_immediate_1_iv_0[2]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[9]),
	.C(instruction_m[6]),
	.D(rv32c_dec_mnemonic2130),
	.Y(rv32c_dec_immediate_1_iv_0_Z[2])
);
defparam \rv32c_dec_immediate_1_iv_0[2] .INIT=16'hF8F0;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_gpr_wr_valid_1_0  (
	.A(un1_instruction_30_1_0_Z),
	.B(un1_instruction_30_2_Z),
	.C(rv32m_dec_mnemonic853),
	.D(rv32m_dec_mnemonic852),
	.Y(rv32m_dec_gpr_wr_valid_1_0)
);
defparam \gen_decode_rv32m.rv32m_dec_gpr_wr_valid_1_0 .INIT=16'hFFF8;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a5_0_1[1]  (
	.A(N_140_2),
	.B(N_608_1),
	.Y(rv32i_dec_alu_op_sel_0_a5_0_Z[1])
);
defparam \rv32i_dec_alu_op_sel_0_a5_0_1[1] .INIT=4'h8;
// @36:13195
  CFG2 \rv32i_dec_gpr_wr_mux_sel_0_0[1]  (
	.A(N_136),
	.B(N_203),
	.Y(rv32i_dec_gpr_wr_mux_sel_0_0_Z[1])
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_0[1] .INIT=4'hE;
// @36:14888
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4958_11  (
	.A(rv32i_dec_mnemonic4949_i_10),
	.B(rv32i_dec_mnemonic4958_10),
	.C(ifu_expipe_resp_ireg[20]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(rv32i_dec_mnemonic4958_11)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_11 .INIT=16'h0008;
// @36:9986
  CFG4 gpr_m2_0_a2 (
	.A(debug_enter_retr_rep1),
	.B(lsu_resp_valid),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.D(gpr_wr_completing_retr_4),
	.Y(gpr_N_5_mux)
);
defparam gpr_m2_0_a2.INIT=16'h5400;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic852  (
	.A(un1_instruction_30_1_0_0_Z),
	.B(rv32i_dec_mnemonic4956_3),
	.C(rv32m_dec_mnemonic852_0),
	.D(un1_instruction_30_8_Z),
	.Y(rv32m_dec_mnemonic852)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic852 .INIT=16'h8000;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[3]  (
	.A(rv32i_dec_mnemonic4913),
	.B(ifu_expipe_resp_ireg[23]),
	.C(N_458),
	.D(rv32i_dec_immediate_1_iv_1_Z[3]),
	.Y(rv32i_dec_immediate[3])
);
defparam \rv32i_dec_immediate_1_iv[3] .INIT=16'hFFC8;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[2]  (
	.A(rv32i_dec_mnemonic4913),
	.B(ifu_expipe_resp_ireg[22]),
	.C(N_458),
	.D(rv32i_dec_immediate_1_iv_1_Z[2]),
	.Y(rv32i_dec_immediate[2])
);
defparam \rv32i_dec_immediate_1_iv[2] .INIT=16'hFFC8;
// @36:13195
  CFG3 \rv32i_dec_operand1_mux_sel_0_a2_3[0]  (
	.A(N_607),
	.B(ifu_expipe_resp_ireg[12]),
	.C(N_182_2),
	.Y(N_182)
);
defparam \rv32i_dec_operand1_mux_sel_0_a2_3[0] .INIT=8'h20;
// @36:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a4_0[1]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(N_607),
	.D(N_608_1),
	.Y(N_82)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a4_0[1] .INIT=16'h1000;
// @36:13195
  CFG3 \rv32i_dec_shifter_unit_places_2_0_.m21  (
	.A(N_32_mux_1),
	.B(N_607),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(N_32_mux_0)
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m21 .INIT=8'h08;
// @36:18188
  CFG4 \sw_csr_wr_op[1]  (
	.A(un1_instruction_12_i),
	.B(un291_rv32i_dec_sw_csr_wr_op),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32i_instr_decoded_5),
	.Y(sw_csr_wr_op_de[1])
);
defparam \sw_csr_wr_op[1] .INIT=16'h3020;
// @36:13195
  CFG4 \rv32i_dec_gpr_wr_mux_sel_0_a6_1[1]  (
	.A(N_210),
	.B(ifu_expipe_resp_ireg[30]),
	.C(N_161),
	.D(N_137_2),
	.Y(N_206)
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_a6_1[1] .INIT=16'hB000;
// @36:8289
  CFG4 force_debug_nop_de (
	.A(debug_enter_req_de),
	.B(fence_i_retr_Z),
	.C(ifu_expipe_resp_valid),
	.D(ex_retr_pipe_fence_i_retr_2_1z),
	.Y(force_debug_nop_de_1z)
);
defparam force_debug_nop_de.INIT=16'h0002;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_a17_0 (
	.A(N_2),
	.B(N_148),
	.C(ifu_expipe_resp_ireg[6]),
	.D(N_599_1),
	.Y(N_599)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a17_0.INIT=16'h0400;
// @36:13195
  CFG3 \rv32i_dec_exu_result_mux_sel_0_a4_0[0]  (
	.A(N_607),
	.B(ifu_expipe_resp_ireg[5]),
	.C(N_598_1),
	.Y(N_80)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a4_0[0] .INIT=8'h20;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a5_0[1]  (
	.A(N_148),
	.B(N_123),
	.C(ifu_expipe_resp_ireg[12]),
	.D(N_96_2),
	.Y(N_141_0)
);
defparam \rv32i_dec_alu_op_sel_0_a5_0[1] .INIT=16'h2000;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic846  (
	.A(rv32i_dec_mnemonic4916_5),
	.B(un1_instruction_30_1_0_Z),
	.C(rv32m_dec_mnemonic846_0),
	.D(rv32i_dec_mnemonic4956_3),
	.Y(rv32m_dec_mnemonic846)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic846 .INIT=16'h8000;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2124_2 (
	.A(rv32c_dec_mnemonic2124_0),
	.B(N_584_2),
	.C(ifu_expipe_resp_ireg[0]),
	.D(ifu_expipe_resp_ireg[15]),
	.Y(un1_rv32c_dec_mnemonic2124_2_i)
);
defparam un1_rv32c_dec_mnemonic2124_2.INIT=16'hE000;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[4]  (
	.A(rv32i_dec_mnemonic4913),
	.B(ifu_expipe_resp_ireg[24]),
	.C(N_458),
	.D(rv32i_dec_immediate_1_iv_1_Z[4]),
	.Y(rv32i_dec_immediate[4])
);
defparam \rv32i_dec_immediate_1_iv[4] .INIT=16'hFFC8;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[1]  (
	.A(rv32i_dec_mnemonic4913),
	.B(ifu_expipe_resp_ireg[21]),
	.C(N_458),
	.D(rv32i_dec_immediate_1_iv_1_Z[1]),
	.Y(rv32i_dec_immediate[1])
);
defparam \rv32i_dec_immediate_1_iv[1] .INIT=16'hFFC8;
// @36:8963
  CFG4 gpr_rs2_stall_csr_2 (
	.A(gpr_rs2_stall_csr_2_0_Z),
	.B(gpr_rs2_stall_csr_2_2_Z),
	.C(gpr_rs2_stall_csr_2_1_1z),
	.D(un1_raddr1_i),
	.Y(gpr_rs2_stall_csr_2_Z)
);
defparam gpr_rs2_stall_csr_2.INIT=16'h0080;
// @36:9447
  CFG4 exu_op_abort_ex_0 (
	.A(formal_trace_reset_taken),
	.B(trace_exception),
	.C(trace_priv_i),
	.D(debug_enter_retr_rep1),
	.Y(exu_op_abort_ex)
);
defparam exu_op_abort_ex_0.INIT=16'hFFCE;
// @36:15460
  CFG3 \rv32c_dec_immediate_1_iv_tz[1]  (
	.A(N_534_1),
	.B(un1_rv32c_dec_mnemonic2119_1_i),
	.C(un1_instruction_42_Z),
	.Y(rv32c_dec_immediate_tz[1])
);
defparam \rv32c_dec_immediate_1_iv_tz[1] .INIT=8'hFE;
// @36:13195
  CFG3 \rv32i_dec_alu_op_sel_0_a5_2[0]  (
	.A(N_148),
	.B(N_584_2),
	.C(N_96_2),
	.Y(N_139)
);
defparam \rv32i_dec_alu_op_sel_0_a5_2[0] .INIT=8'h80;
// @36:15460
  CFG3 \rv32c_dec_immediate_13_m_1[4]  (
	.A(rv32c_dec_gpr_wr_valid_4_Z),
	.B(rv32c_dec_mnemonic2118),
	.C(un1_instruction_3),
	.Y(rv32c_dec_immediate_13_m_1_Z[4])
);
defparam \rv32c_dec_immediate_13_m_1[4] .INIT=8'h80;
// @36:9764
  CFG2 instr_completing_retr_c_d (
	.A(lsu_op_complete_retr_d_1z),
	.B(debug_enter_retr),
	.Y(instr_completing_retr_c_d_1z)
);
defparam instr_completing_retr_c_d.INIT=4'hE;
// @36:15460
  CFG2 \rv32c_dec_immediate_2_iv_0[3]  (
	.A(rv32c_dec_immediate_0[4]),
	.B(ifu_expipe_resp_ireg[10]),
	.Y(rv32c_dec_immediate_2_iv_0_Z[3])
);
defparam \rv32c_dec_immediate_2_iv_0[3] .INIT=4'h8;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_4_.m9_e  (
	.A(N_162),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(N_27)
);
defparam \rv32i_dec_alu_op_sel_4_.m9_e .INIT=4'h4;
// @36:13195
  CFG4 un1_instruction_40 (
	.A(N_182_2),
	.B(ifu_expipe_resp_ireg[5]),
	.C(un1_rv32i_dec_mnemonic4916_1_0_Z),
	.D(un1_instruction_15_i_1),
	.Y(un1_instruction_40_Z)
);
defparam un1_instruction_40.INIT=16'hC8C0;
// @36:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_o2[0]  (
	.A(N_89_0),
	.B(N_161),
	.C(ifu_expipe_resp_ireg[2]),
	.D(N_88_2),
	.Y(N_59)
);
defparam \rv32i_dec_exu_result_mux_sel_0_o2[0] .INIT=16'hAEAA;
// @36:13195
  CFG3 \rv32i_dec_gpr_wr_mux_sel_0[0]  (
	.A(rv32i_dec_gpr_wr_mux_sel_0_a6_0_2[0]),
	.B(N_213),
	.C(N_203),
	.Y(rv32i_dec_gpr_wr_mux_sel[0])
);
defparam \rv32i_dec_gpr_wr_mux_sel_0[0] .INIT=8'hF8;
// @36:15460
  CFG4 \rv32c_dec_shifter_unit_op_sel_0_.m9  (
	.A(N_1191),
	.B(m8_e_1),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_17_1),
	.Y(N_18_mux_0)
);
defparam \rv32c_dec_shifter_unit_op_sel_0_.m9 .INIT=16'hA8A0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[21]  (
	.A(un1_instruction),
	.B(N_503),
	.C(ifu_expipe_resp_ireg[21]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_immediate[21])
);
defparam \rv32i_dec_immediate_1_iv[21] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[22]  (
	.A(un1_instruction),
	.B(N_503),
	.C(ifu_expipe_resp_ireg[22]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_immediate[22])
);
defparam \rv32i_dec_immediate_1_iv[22] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[23]  (
	.A(un1_instruction),
	.B(N_503),
	.C(ifu_expipe_resp_ireg[23]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_immediate[23])
);
defparam \rv32i_dec_immediate_1_iv[23] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[24]  (
	.A(un1_instruction),
	.B(N_503),
	.C(ifu_expipe_resp_ireg[24]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_immediate[24])
);
defparam \rv32i_dec_immediate_1_iv[24] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[25]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(N_503),
	.D(un1_instruction),
	.Y(rv32i_dec_immediate[25])
);
defparam \rv32i_dec_immediate_1_iv[25] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[26]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[26]),
	.C(N_503),
	.D(un1_instruction),
	.Y(rv32i_dec_immediate[26])
);
defparam \rv32i_dec_immediate_1_iv[26] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[27]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[27]),
	.C(N_503),
	.D(un1_instruction),
	.Y(rv32i_dec_immediate[27])
);
defparam \rv32i_dec_immediate_1_iv[27] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[28]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[28]),
	.C(N_503),
	.D(un1_instruction),
	.Y(rv32i_dec_immediate[28])
);
defparam \rv32i_dec_immediate_1_iv[28] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[29]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[29]),
	.C(N_503),
	.D(un1_instruction),
	.Y(rv32i_dec_immediate[29])
);
defparam \rv32i_dec_immediate_1_iv[29] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[30]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[30]),
	.C(N_503),
	.D(un1_instruction),
	.Y(rv32i_dec_immediate[30])
);
defparam \rv32i_dec_immediate_1_iv[30] .INIT=16'hECA0;
// @36:13195
  CFG4 \rv32i_dec_immediate_1_iv[20]  (
	.A(un1_instruction),
	.B(N_503),
	.C(ifu_expipe_resp_ireg[20]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_immediate_Z[20])
);
defparam \rv32i_dec_immediate_1_iv[20] .INIT=16'hECA0;
// @36:9683
  CFG3 un9_lsu_req_valid (
	.A(un18_lsu_op_str_ex_Z),
	.B(lsu_req_wr_data_valid),
	.C(un13_lsu_op_str_ex_Z),
	.Y(un9_lsu_req_valid_Z)
);
defparam un9_lsu_req_valid.INIT=8'hCD;
// @36:13195
  CFG3 un1_instruction_39 (
	.A(ifu_expipe_resp_ireg[3]),
	.B(un1_rv32i_dec_mnemonic4914_1_0_Z),
	.C(un1_rv32i_dec_mnemonic4914_1_1_Z),
	.Y(un1_instruction_39_i)
);
defparam un1_instruction_39.INIT=8'h54;
// @36:18188
  CFG4 un1_rv32i_dec_mnemonic4950_1 (
	.A(rv32i_dec_mnemonic4950_0),
	.B(rv32i_dec_mnemonic4916_5),
	.C(rv32i_dec_mnemonic4953),
	.D(un1_instruction_30_8_Z),
	.Y(un1_rv32i_dec_mnemonic4950_1_Z)
);
defparam un1_rv32i_dec_mnemonic4950_1.INIT=16'hF8F0;
// @36:13195
  CFG2 \rv32i_dec_shifter_unit_op_sel_1_0_.m5  (
	.A(N_607),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(N_6_0)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m5 .INIT=4'h2;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2122_2 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[0]),
	.C(N_123),
	.D(rv32c_dec_mnemonic2122_0),
	.Y(un1_rv32c_dec_mnemonic2122_2_i)
);
defparam un1_rv32c_dec_mnemonic2122_2.INIT=16'hCCC8;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2123_2 (
	.A(un1_rv32c_dec_mnemonic2123_1_0_0_Z),
	.B(N_251_2),
	.C(un1_rv32c_dec_mnemonic2123_2_i_1),
	.D(rv32i_dec_mnemonic4916_5),
	.Y(un1_rv32c_dec_mnemonic2123_2_i)
);
defparam un1_rv32c_dec_mnemonic2123_2.INIT=16'hE000;
// @36:15460
  CFG4 un1_rv32c_dec_mnemonic2125_4 (
	.A(rv32i_dec_mnemonic4916_5),
	.B(rv32c_dec_mnemonic2125_2),
	.C(N_251_2),
	.D(un1_rv32c_dec_mnemonic2123_2_i_1),
	.Y(un1_rv32c_dec_mnemonic2125_4_i)
);
defparam un1_rv32c_dec_mnemonic2125_4.INIT=16'hEC00;
// @36:15460
  CFG3 rv32c_instr_decoded_iv_2 (
	.A(ifu_expipe_resp_ireg[12]),
	.B(rv32c_dec_gpr_wr_valid_4_i_m),
	.C(un1_rv32c_dec_mnemonic2119_1_i),
	.Y(rv32c_instr_decoded_iv_2_Z)
);
defparam rv32c_instr_decoded_iv_2.INIT=8'hEC;
// @36:15460
  CFG4 un1_instruction_41 (
	.A(rv32c_dec_mnemonic2114_2),
	.B(rv32c_dec_mnemonic2125_3_3),
	.C(ifu_expipe_resp_ireg[15]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(un1_instruction_41_i)
);
defparam un1_instruction_41.INIT=16'hA0E0;
// @36:15460
  CFG4 un1_instruction_45 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(rv32c_dec_mnemonic2125_3_3),
	.Y(un1_instruction_45_i)
);
defparam un1_instruction_45.INIT=16'h4C44;
// @36:15460
  CFG3 \rv32c_dec_immediate_1_iv_1[15]  (
	.A(N_534_1),
	.B(instruction_m_4[12]),
	.C(ifu_expipe_resp_ireg[12]),
	.Y(rv32c_dec_immediate_1[13])
);
defparam \rv32c_dec_immediate_1_iv_1[15] .INIT=8'hEC;
// @36:15460
  CFG3 un1_instruction_42_RNIB1JAB (
	.A(ifu_expipe_resp_ireg[12]),
	.B(un1_instruction_9_Z),
	.C(un1_instruction_42_Z),
	.Y(instruction_m_6[12])
);
defparam un1_instruction_42_RNIB1JAB.INIT=8'hA8;
// @36:8841
  CFG4 gpr_rs1_stall_exu_1 (
	.A(un7_gpr_rs1_stall_exu_NE_3),
	.B(gpr_wr_en_retr_1z),
	.C(stage_state_retr),
	.D(un7_gpr_rs1_stall_exu_NE_2),
	.Y(gpr_rs1_stall_exu_1_Z)
);
defparam gpr_rs1_stall_exu_1.INIT=16'h0040;
// @36:9986
  CFG4 gpr_wr_completing_retr_3_0_d (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(gpr_wr_completing_retr_4),
	.D(gpr_wr_completing_retr_3_Z),
	.Y(gpr_wr_completing_retr_3_0_d_1z)
);
defparam gpr_wr_completing_retr_3_0_d.INIT=16'hF3D1;
// @36:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a2_1[0]  (
	.A(un1_instruction_i_2),
	.B(rv32i_dec_mnemonic4925_1),
	.C(N_213),
	.D(N_5),
	.Y(N_97)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a2_1[0] .INIT=16'hE0A0;
// @36:18188
  CFG4 \operand1_mux_sel_1_iv_RNO[1]  (
	.A(rv32c_dec_mnemonic2132),
	.B(rv32c_dec_mnemonic2116),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_mnemonic1725),
	.Y(rv32c_dec_operand1_mux_sel_m[1])
);
defparam \operand1_mux_sel_1_iv_RNO[1] .INIT=16'hE040;
// @36:15460
  CFG4 \rv32c_dec_immediate_13_m[13]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(rv32c_dec_mnemonic2118),
	.D(un1_instruction_3),
	.Y(rv32c_dec_immediate_13_m_Z[13])
);
defparam \rv32c_dec_immediate_13_m[13] .INIT=16'hA0C0;
// @36:15460
  CFG4 \rv32c_dec_immediate_13_m[16]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(rv32c_dec_mnemonic2118),
	.D(un1_instruction_3),
	.Y(rv32c_dec_immediate_13_m_Z[16])
);
defparam \rv32c_dec_immediate_13_m[16] .INIT=16'hA0C0;
// @36:15460
  CFG4 \rv32c_dec_immediate_13_m[12]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(rv32c_dec_mnemonic2118),
	.D(un1_instruction_3),
	.Y(rv32c_dec_immediate_13_m_Z[12])
);
defparam \rv32c_dec_immediate_13_m[12] .INIT=16'hA0C0;
// @36:15460
  CFG4 \rv32c_dec_immediate_13_m[14]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(rv32c_dec_mnemonic2118),
	.D(un1_instruction_3),
	.Y(rv32c_dec_immediate_13_m_Z[14])
);
defparam \rv32c_dec_immediate_13_m[14] .INIT=16'hA0C0;
// @36:15460
  CFG4 \rv32c_dec_shifter_unit_places_1_.m9  (
	.A(N_1191),
	.B(ifu_expipe_resp_ireg[15]),
	.C(N_16),
	.D(N_14_mux),
	.Y(rv32c_dec_shifter_unit_places[1])
);
defparam \rv32c_dec_shifter_unit_places_1_.m9 .INIT=16'h3B08;
// @36:15460
  CFG4 \rv32c_dec_immediate_13_m[15]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(rv32c_dec_mnemonic2118),
	.D(un1_instruction_3),
	.Y(rv32c_dec_immediate_13_m_Z[15])
);
defparam \rv32c_dec_immediate_13_m[15] .INIT=16'hA0C0;
// @36:15460
  CFG4 \rv32c_dec_alu_op_sel_u[0]  (
	.A(un1_rv32c_dec_mnemonic2137_1_0_4),
	.B(rv32c_dec_alu_op_sel_u_1_1_Z),
	.C(rv32c_dec_alu_op_sel_1[0]),
	.D(rv32c_dec_alu_op_sel_u_2_Z),
	.Y(rv32c_dec_alu_op_sel[0])
);
defparam \rv32c_dec_alu_op_sel_u[0] .INIT=16'hFFF8;
// @36:15460
  CFG3 \rv32c_dec_gpr_wr_sel_6[0]  (
	.A(N_426_2),
	.B(ifu_expipe_resp_ireg[7]),
	.C(un1_rv32c_dec_mnemonic2112_2_3_Z),
	.Y(N_426)
);
defparam \rv32c_dec_gpr_wr_sel_6[0] .INIT=8'hAE;
// @36:15460
  CFG4 \rv32c_dec_gpr_wr_sel_2[2]  (
	.A(un1_instruction_2),
	.B(ifu_expipe_resp_ireg[9]),
	.C(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.D(un1_rv32c_dec_mnemonic2112_2_3_Z),
	.Y(rv32c_dec_gpr_wr_sel_2_Z[2])
);
defparam \rv32c_dec_gpr_wr_sel_2[2] .INIT=16'h40C0;
// @36:15460
  CFG3 \rv32c_dec_gpr_wr_sel_1[2]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(rv32c_dec_gpr_wr_sel_sn_N_6),
	.C(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.Y(rv32c_dec_gpr_wr_sel_1_Z[2])
);
defparam \rv32c_dec_gpr_wr_sel_1[2] .INIT=8'h08;
// @36:15460
  CFG4 \rv32c_dec_gpr_wr_sel_2[1]  (
	.A(un1_instruction_2),
	.B(ifu_expipe_resp_ireg[8]),
	.C(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.D(un1_rv32c_dec_mnemonic2112_2_3_Z),
	.Y(rv32c_dec_gpr_wr_sel_2_Z[1])
);
defparam \rv32c_dec_gpr_wr_sel_2[1] .INIT=16'h40C0;
// @36:15460
  CFG3 \rv32c_dec_gpr_wr_sel_1[1]  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(rv32c_dec_gpr_wr_sel_sn_N_6),
	.C(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.Y(rv32c_dec_gpr_wr_sel_1_Z[1])
);
defparam \rv32c_dec_gpr_wr_sel_1[1] .INIT=8'h08;
// @36:18188
  CFG3 gpr_wr_valid_iv_RNO_1 (
	.A(un1_rv32c_dec_mnemonic2114_1_i),
	.B(un1_instruction_23_i_m),
	.C(rv32c_dec_gpr_wr_valid_m_0),
	.Y(rv32c_dec_gpr_wr_valid_m_2)
);
defparam gpr_wr_valid_iv_RNO_1.INIT=8'h10;
// @36:18188
  CFG4 gpr_rs1_rd_valid_iv_RNO_2 (
	.A(rv32c_dec_mnemonic2126),
	.B(rv32c_dec_mnemonic2116),
	.C(rv32c_dec_gpr_wr_valid_4_i_m),
	.D(rv32c_dec_gpr_rs1_rd_valid_1_m_1),
	.Y(rv32c_dec_gpr_rs1_rd_valid_1_m_2)
);
defparam gpr_rs1_rd_valid_iv_RNO_2.INIT=16'h0100;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4915_1_2 (
	.A(rv32i_dec_mnemonic4914_2),
	.B(un1_rv32i_dec_mnemonic4915_1_0_Z),
	.C(rv32i_dec_mnemonic4919_2),
	.D(rv32i_dec_mnemonic4920_1),
	.Y(un1_rv32i_dec_mnemonic4915_1_2_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1_2.INIT=16'hEEEC;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4911_2 (
	.A(rv32i_dec_mnemonic4955),
	.B(rv32i_dec_mnemonic4954),
	.C(rv32i_dec_mnemonic4913),
	.D(rv32i_dec_mnemonic4953),
	.Y(un1_rv32i_dec_mnemonic4911_2_Z)
);
defparam un1_rv32i_dec_mnemonic4911_2.INIT=16'hFFFE;
// @36:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_0_iv_2[1]  (
	.A(ifu_expipe_resp_ireg[8]),
	.B(rv32c_dec_mnemonic2131),
	.C(un1_instruction_2),
	.D(rv32c_dec_gpr_rs1_rd_sel_0_iv_1_Z[1]),
	.Y(rv32c_dec_gpr_rs1_rd_sel_0_iv_2_Z[1])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_0_iv_2[1] .INIT=16'hFF80;
// @36:13195
  CFG4 \rv32i_dec_branch_cond_1[0]  (
	.A(rv32i_dec_mnemonic4913),
	.B(rv32i_dec_mnemonic4959),
	.C(rv32i_dec_mnemonic4914_3),
	.D(rv32i_dec_mnemonic4914_2),
	.Y(rv32i_dec_branch_cond_1_Z[0])
);
defparam \rv32i_dec_branch_cond_1[0] .INIT=16'hFEEE;
// @36:13195
  CFG2 \rv32i_dec_operand1_mux_sel_0_4[0]  (
	.A(N_182),
	.B(N_599),
	.Y(rv32i_dec_operand1_mux_sel_0_4_Z[0])
);
defparam \rv32i_dec_operand1_mux_sel_0_4[0] .INIT=4'hE;
// @36:13195
  CFG4 \rv32i_dec_operand1_mux_sel_0_2[0]  (
	.A(un1_instruction),
	.B(rv32i_dec_mnemonic4948),
	.C(N_147),
	.D(rv32i_dec_operand1_mux_sel_0_a2_0_2_Z[0]),
	.Y(rv32i_dec_operand1_mux_sel_0_2_Z[0])
);
defparam \rv32i_dec_operand1_mux_sel_0_2[0] .INIT=16'hFEEE;
// @36:15460
  CFG4 rv32c_dec_bcu_op_sel_iv_1_2_0 (
	.A(rv32c_dec_mnemonic2128),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.C(rv32c_dec_bcu_op_sel_iv_1_0_Z),
	.D(rv32c_dec_mnemonic2130_0),
	.Y(rv32c_dec_bcu_op_sel_iv_1_2)
);
defparam rv32c_dec_bcu_op_sel_iv_1_2_0.INIT=16'hFBFA;
// @36:15460
  CFG4 \rv32c_dec_immediate_1_iv_2[6]  (
	.A(rv32c_dec_immediate_1_iv_0_Z[6]),
	.B(instruction_m_4[7]),
	.C(ifu_expipe_resp_ireg[5]),
	.D(un1_instruction_20_Z),
	.Y(rv32c_dec_immediate_1_iv_2_Z[6])
);
defparam \rv32c_dec_immediate_1_iv_2[6] .INIT=16'hFEEE;
// @36:15460
  CFG4 \rv32c_dec_immediate_2_iv_1[7]  (
	.A(instruction_m_3[8]),
	.B(N_534_1),
	.C(ifu_expipe_resp_ireg[6]),
	.D(instruction_m_1[3]),
	.Y(rv32c_dec_immediate_2_iv_1_Z[7])
);
defparam \rv32c_dec_immediate_2_iv_1[7] .INIT=16'hFFEA;
// @36:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_1_a2_10 (
	.A(rv32c_dec_mnemonic2118),
	.B(rv32c_dec_mnemonic2132),
	.C(un1_rv32c_dec_mnemonic2137_1_1_a2_0_Z),
	.D(rv32c_dec_mnemonic2112),
	.Y(un1_rv32c_dec_mnemonic2137_1_1_a2_10_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_1_a2_10.INIT=16'h0010;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_a17_3_1 (
	.A(N_161_1),
	.B(N_602_1_0),
	.C(N_608),
	.D(N_609),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_a17_3_1_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a17_3_1.INIT=16'h8880;
// @36:14960
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4960  (
	.A(rv32i_dec_mnemonic4960_5),
	.B(rv32i_dec_mnemonic4960_6),
	.C(rv32i_dec_mnemonic4949_i_25),
	.D(rv32i_dec_mnemonic4959_9),
	.Y(rv32i_dec_mnemonic4960)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4960 .INIT=16'h8000;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic849  (
	.A(rv32m_dec_mnemonic849_3),
	.B(rv32m_dec_mnemonic847_i_12),
	.C(un1_instruction_30_8_Z),
	.Y(rv32m_dec_mnemonic849)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic849 .INIT=8'h80;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic850  (
	.A(rv32m_dec_mnemonic850_3),
	.B(rv32i_dec_mnemonic4956_3),
	.C(un1_instruction_30_8_Z),
	.Y(rv32m_dec_mnemonic850)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic850 .INIT=8'h80;
// @36:14816
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4956  (
	.A(rv32i_dec_mnemonic4956_3),
	.B(rv32i_dec_mnemonic4956_6),
	.C(rv32i_dec_mnemonic4956_5),
	.D(rv32i_dec_mnemonic4957_3),
	.Y(rv32i_dec_mnemonic4956)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4956 .INIT=16'h8000;
// @36:13195
  CFG4 \rv32i_dec_shifter_unit_op_sel_1_0_.m15  (
	.A(N_161_1),
	.B(ifu_expipe_resp_ireg[12]),
	.C(N_6_0),
	.D(N_602_1_0),
	.Y(N_32_mux)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m15 .INIT=16'h8000;
// @36:13195
  CFG3 \rv32i_dec_exu_result_mux_sel_0_a3[0]  (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(N_59),
	.C(N_608),
	.Y(N_101)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a3[0] .INIT=8'h80;
// @36:13195
  CFG3 \rv32i_dec_alu_op_sel_4_.m12  (
	.A(N_123),
	.B(N_27),
	.C(ifu_expipe_resp_ireg[6]),
	.Y(N_28_mux)
);
defparam \rv32i_dec_alu_op_sel_4_.m12 .INIT=8'h02;
// @36:13195
  CFG4 rv32i_dec_sw_csr_rd_op_cnst (
	.A(rv32i_dec_mnemonic4955),
	.B(rv32i_instr_decoded_5),
	.C(un1_instruction_30_8_Z),
	.D(rv32i_dec_mnemonic4952_1),
	.Y(rv32i_dec_sw_csr_rd_op_cnst_Z)
);
defparam rv32i_dec_sw_csr_rd_op_cnst.INIT=16'hFEEE;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic853  (
	.A(rv32m_dec_mnemonic853_3),
	.B(rv32m_dec_mnemonic847_i_12),
	.C(un1_instruction_30_8_Z),
	.Y(rv32m_dec_mnemonic853)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic853 .INIT=8'h80;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a5_0[0]  (
	.A(N_137_2),
	.B(N_27),
	.C(ifu_expipe_resp_ireg[12]),
	.D(rv32c_dec_mnemonic2135_1),
	.Y(N_137)
);
defparam \rv32i_dec_alu_op_sel_0_a5_0[0] .INIT=16'h2002;
// @36:14852
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4957  (
	.A(rv32i_dec_mnemonic4949_i_24),
	.B(rv32i_dec_mnemonic4949_i_27),
	.C(rv32i_dec_mnemonic4957_1),
	.D(rv32i_dec_mnemonic4957_3),
	.Y(rv32i_dec_mnemonic4957)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4957 .INIT=16'h8000;
// @36:8717
  CFG3 stall_retr_i_i_o2 (
	.A(set_wfi_waiting),
	.B(wfi_waiting_reg),
	.C(trace_priv_i),
	.Y(N_100)
);
defparam stall_retr_i_i_o2.INIT=8'hFE;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic847  (
	.A(un1_instruction_30_8_Z),
	.B(rv32m_dec_mnemonic847_4),
	.C(rv32m_dec_mnemonic847_i_12),
	.Y(rv32m_dec_mnemonic847)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic847 .INIT=8'h80;
// @36:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_gpr_wr_valid  (
	.A(rv32m_dec_mnemonic850),
	.B(rv32m_dec_mnemonic851),
	.C(rv32m_dec_gpr_wr_valid_1_0),
	.Y(rv32m_dec_gpr_wr_valid)
);
defparam \gen_decode_rv32m.rv32m_dec_gpr_wr_valid .INIT=8'hFE;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_a17 (
	.A(N_612),
	.B(N_607),
	.C(ifu_expipe_resp_ireg[4]),
	.D(N_598_1),
	.Y(N_598)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a17.INIT=16'h0E00;
// @36:13195
  CFG4 \rv32i_dec_operand0_mux_sel[0]  (
	.A(rv32i_dec_mnemonic4914_2),
	.B(rv32i_dec_mnemonic4913),
	.C(rv32i_dec_mnemonic4912),
	.D(rv32i_dec_mnemonic4914_3),
	.Y(rv32i_dec_operand0_mux_sel_Z[0])
);
defparam \rv32i_dec_operand0_mux_sel[0] .INIT=16'hFEFC;
// @36:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a4[1]  (
	.A(N_213),
	.B(N_161),
	.C(ifu_expipe_resp_ireg[13]),
	.D(N_66),
	.Y(N_81)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a4[1] .INIT=16'h0800;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic851  (
	.A(rv32m_dec_mnemonic847_i_12),
	.B(rv32m_dec_mnemonic851_2),
	.C(un1_instruction_30_8_Z),
	.D(un1_instruction_30_1_0_0_Z),
	.Y(rv32m_dec_mnemonic851)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic851 .INIT=16'h8000;
// @36:13195
  CFG4 \rv32i_dec_shifter_unit_places_2_0_.m19  (
	.A(m19_4),
	.B(N_607),
	.C(N_155_2),
	.D(rv32i_dec_shifter_unit_places_3[2]),
	.Y(rv32i_dec_shifter_unit_places[2])
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m19 .INIT=16'h0800;
// @36:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic848  (
	.A(rv32m_dec_mnemonic848_3),
	.B(rv32i_dec_mnemonic4956_3),
	.C(rv32m_dec_mnemonic848_4),
	.D(un1_instruction_30_8_Z),
	.Y(rv32m_dec_mnemonic848)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic848 .INIT=16'h8000;
// @36:8132
  CFG4 lsu_flush (
	.A(formal_trace_reset_taken),
	.B(trace_exception),
	.C(trace_priv_i),
	.D(debug_enter_retr),
	.Y(lsu_flush_1z)
);
defparam lsu_flush.INIT=16'hFFFE;
// @36:8164
  CFG3 instr_valid_de_2_1 (
	.A(trace_exception),
	.B(soft_reset_taken_retr),
	.C(debug_exit_retr),
	.Y(un1_implicit_pseudo_instr_de)
);
defparam instr_valid_de_2_1.INIT=8'hFE;
// @36:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_0_iv[3]  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(un1_instruction_27_i),
	.C(rv32c_dec_gpr_rs1_rd_sel_tz[4]),
	.D(un1_rv32c_dec_mnemonic2112_2_Z),
	.Y(rv32c_dec_gpr_rs1_rd_sel[3])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_0_iv[3] .INIT=16'hECFF;
// @36:15460
  CFG4 \immediate_0_RNO[2]  (
	.A(N_534_1),
	.B(ifu_expipe_resp_ireg[4]),
	.C(un1_rv32c_dec_mnemonic2119_1_i),
	.D(N_534_2),
	.Y(instruction_m[4])
);
defparam \immediate_0_RNO[2] .INIT=16'hCCC8;
// @36:15460
  CFG4 \immediate_0_RNO[3]  (
	.A(N_534_2),
	.B(un1_rv32c_dec_mnemonic2119_1_i),
	.C(ifu_expipe_resp_ireg[5]),
	.D(N_535_1),
	.Y(instruction_m[5])
);
defparam \immediate_0_RNO[3] .INIT=16'hF0E0;
// @36:15460
  CFG4 \rv32c_dec_immediate_1_iv[17]  (
	.A(N_534_1),
	.B(instruction_m_4[12]),
	.C(ifu_expipe_resp_ireg[12]),
	.D(rv32c_dec_mnemonic2118),
	.Y(rv32c_dec_immediate[17])
);
defparam \rv32c_dec_immediate_1_iv[17] .INIT=16'hFCEC;
// @36:18188
  CFG3 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[4]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[24]),
	.C(un1_instruction_40_Z),
	.Y(rv32i_dec_gpr_rs2_rd_sel_m[4])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[4] .INIT=8'h80;
// @36:18188
  CFG3 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[2]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[22]),
	.C(un1_instruction_40_Z),
	.Y(rv32i_dec_gpr_rs2_rd_sel_m[2])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[2] .INIT=8'h80;
// @36:18188
  CFG3 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[1]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[21]),
	.C(un1_instruction_40_Z),
	.Y(rv32i_dec_gpr_rs2_rd_sel_m[1])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[1] .INIT=8'h80;
// @36:18188
  CFG3 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[0]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[20]),
	.C(un1_instruction_40_Z),
	.Y(rv32i_dec_gpr_rs2_rd_sel_m[0])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[0] .INIT=8'h80;
// @36:18188
  CFG4 \sw_csr_wr_op[0]  (
	.A(un1_instruction_25_i),
	.B(un291_rv32i_dec_sw_csr_wr_op),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(un1_instruction_12_i),
	.Y(sw_csr_wr_op_de[0])
);
defparam \sw_csr_wr_op[0] .INIT=16'hB0A0;
// @36:15460
  CFG3 \rv32c_dec_immediate_1_iv_RNO[5]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(rv32c_dec_immediate_1_Z[5]),
	.C(un1_instruction_42_Z),
	.Y(instruction_m_3[12])
);
defparam \rv32c_dec_immediate_1_iv_RNO[5] .INIT=8'hA8;
// @36:15460
  CFG2 \rv32c_dec_immediate_13_m[9]  (
	.A(rv32c_dec_immediate_13_m_1_Z[4]),
	.B(ifu_expipe_resp_ireg[12]),
	.Y(rv32c_dec_immediate_13_m_Z[9])
);
defparam \rv32c_dec_immediate_13_m[9] .INIT=4'h8;
// @36:8240
  CFG4 un5_instr_inhibit_ex_i_0_RNIMB83B6 (
	.A(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_4_Z),
	.B(un1_gpr_wr_mux_sel_ex_i),
	.C(csr_trigger_wr_hzd_de_i_i_a2_9_Z),
	.D(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_5_Z),
	.Y(N_36_1)
);
defparam un5_instr_inhibit_ex_i_0_RNIMB83B6.INIT=16'hEAC0;
// @36:18188
  CFG3 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[3]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[23]),
	.C(un1_instruction_40_Z),
	.Y(rv32i_dec_gpr_rs2_rd_sel_m[3])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[3] .INIT=8'h80;
// @36:15460
  CFG2 \rv32c_dec_immediate_13_m[8]  (
	.A(rv32c_dec_immediate_13_m_1_Z[4]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(rv32c_dec_immediate_13_m_Z[8])
);
defparam \rv32c_dec_immediate_13_m[8] .INIT=4'h8;
// @36:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a2_1[1]  (
	.A(N_27),
	.B(ifu_expipe_resp_ireg[14]),
	.Y(N_156_0)
);
defparam \rv32i_dec_alu_op_sel_0_a2_1[1] .INIT=4'h4;
// @36:13195
  CFG4 \rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0  (
	.A(N_18_mux),
	.B(ifu_expipe_resp_ireg[2]),
	.C(N_22),
	.D(i9_mux_0),
	.Y(N_22_mux_2)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0 .INIT=16'h4070;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_1 (
	.A(rv32i_instr_decoded_5),
	.B(rv32i_dec_mnemonic4948),
	.C(N_148),
	.D(un1_rv32i_dec_mnemonic4960_1_i_a17_1_0_Z),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_1_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_1.INIT=16'hFEEE;
// @36:13195
  CFG3 \rv32i_dec_shifter_unit_op_sel_1_0_.m6  (
	.A(N_607),
	.B(N_6_0),
	.C(ifu_expipe_resp_ireg[12]),
	.Y(N_7)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m6 .INIT=8'hCA;
// @36:18188
  CFG4 \operand1_mux_sel_1_iv[1]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(rv32c_dec_operand1_mux_sel_m[1]),
	.C(N_127),
	.D(rv32i_dec_operand1_mux_sel_m_1[1]),
	.Y(operand1_mux_sel_de[1])
);
defparam \operand1_mux_sel_1_iv[1] .INIT=16'hECCC;
// @36:15460
  CFG4 \rv32c_dec_operand1_mux_sel[0]  (
	.A(rv32c_dec_mnemonic2132),
	.B(rv32c_dec_mnemonic1725),
	.C(rv32c_dec_operand1_mux_sel_cnst_0_0_Z[0]),
	.D(N_249),
	.Y(rv32c_dec_operand1_mux_sel_Z[0])
);
defparam \rv32c_dec_operand1_mux_sel[0] .INIT=16'hDDD8;
// @36:18188
  CFG4 \lsu_op[2]  (
	.A(N_2664_i),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(rv32c_dec_lsu_op[2]),
	.D(rv32i_dec_lsu_op[2]),
	.Y(lsu_op_de[2])
);
defparam \lsu_op[2] .INIT=16'hA280;
// @36:18188
  CFG4 \exu_result_mux_sel_1_iv_RNO_0[1]  (
	.A(rv32c_dec_exu_result_mux_sel_1_Z),
	.B(rv32c_dec_alu_op_sel_u_2_Z),
	.C(rv32c_dec_alu_op_sel_1[0]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(rv32c_dec_exu_result_mux_sel_m[1])
);
defparam \exu_result_mux_sel_1_iv_RNO_0[1] .INIT=16'hFE00;
// @36:18188
  CFG4 \immediate_0[0]  (
	.A(rv32i_dec_immediate[0]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate_tz[0]),
	.Y(immediate_de[0])
);
defparam \immediate_0[0] .INIT=16'hCA0A;
// @36:15460
  CFG4 \rv32c_dec_gpr_wr_sel_6[4]  (
	.A(un1_instruction_2),
	.B(un1_rv32c_dec_mnemonic2112_2_3_Z),
	.C(ifu_expipe_resp_ireg[11]),
	.D(un1_instruction_38_Z),
	.Y(N_430)
);
defparam \rv32c_dec_gpr_wr_sel_6[4] .INIT=16'h7040;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[14]  (
	.A(ifu_expipe_resp_next_vaddr_0),
	.B(force_debug_nop_de_1z),
	.C(ifu_expipe_resp_ireg_vaddr_0),
	.Y(de_ex_pipe_curr_pc_ex_2_0)
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[14] .INIT=8'hB8;
// @36:13195
  CFG4 \rv32i_dec_bcu_op_sel.m17_3_1  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(N_21_mux_1),
	.D(N_21_mux_2),
	.Y(m17_2_1)
);
defparam \rv32i_dec_bcu_op_sel.m17_3_1 .INIT=16'hAAA2;
// @36:18188
  CFG3 gpr_rs1_rd_valid_iv_RNO_1 (
	.A(rv32c_dec_gpr_rs1_rd_valid_1_m_2),
	.B(un1_instruction_11_i),
	.C(rv32c_dec_mnemonic1881),
	.Y(rv32c_dec_gpr_rs1_rd_valid_1_m_3)
);
defparam gpr_rs1_rd_valid_iv_RNO_1.INIT=8'h2A;
// @36:8717
  CFG4 lsu_flush_i (
	.A(formal_trace_reset_taken),
	.B(trace_exception),
	.C(trace_priv_i),
	.D(debug_enter_retr),
	.Y(lsu_flush_i_1z)
);
defparam lsu_flush_i.INIT=16'h0001;
// @36:15460
  CFG4 rv32c_instr_decoded_iv_2_0 (
	.A(rv32c_dec_mnemonic1881),
	.B(un1_rv32c_dec_mnemonic2137_1_0),
	.C(rv32c_dec_mnemonic2131),
	.D(rv32c_instr_decoded_iv_0_Z),
	.Y(rv32c_instr_decoded_iv_2_0_Z)
);
defparam rv32c_instr_decoded_iv_2_0.INIT=16'hFFEC;
// @36:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_0[0]  (
	.A(N_80),
	.B(N_27),
	.C(N_123),
	.D(N_137_2),
	.Y(rv32i_dec_exu_result_mux_sel_0_0_Z[0])
);
defparam \rv32i_dec_exu_result_mux_sel_0_0[0] .INIT=16'hBAAA;
// @36:15460
  CFG4 \rv32c_dec_immediate_1_iv_0_0[4]  (
	.A(ifu_expipe_resp_ireg[11]),
	.B(rv32c_dec_immediate_0[4]),
	.C(N_535_1),
	.D(instruction_m_1[6]),
	.Y(rv32c_dec_immediate_1_iv_0_0_Z[4])
);
defparam \rv32c_dec_immediate_1_iv_0_0[4] .INIT=16'hFFA8;
// @36:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_1_a2_14 (
	.A(N_617),
	.B(rv32c_dec_mnemonic2123),
	.C(rv32c_dec_mnemonic2122),
	.D(un1_rv32c_dec_mnemonic2137_1_1_a2_10_Z),
	.Y(un1_rv32c_dec_mnemonic2137_1_1_a2_14_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_1_a2_14.INIT=16'h0200;
// @36:9764
  CFG4 un1_instr_completing_retr_c_c_0 (
	.A(un3_csr_complete_retr),
	.B(un6_instr_is_lsu_op_retr_1z),
	.C(gpr_wr_en_retr_1z),
	.D(sw_csr_op_ready_retr),
	.Y(un1_instr_completing_retr_c_c_0_Z)
);
defparam un1_instr_completing_retr_c_c_0.INIT=16'h0C08;
// @36:8182
  CFG4 stage_ready_de_2_a0_2 (
	.A(un3_branch_cond_ex[0]),
	.B(lsu_flush_1z),
	.C(de_ex_pipe_bcu_op_sel_ex),
	.D(stage_state_ex),
	.Y(stage_ready_de_2_a0_2_Z)
);
defparam stage_ready_de_2_a0_2.INIT=16'h1000;
// @36:15460
  CFG3 \rv32c_dec_immediate_0_iv[10]  (
	.A(instruction_m_4[12]),
	.B(rv32c_dec_immediate_13_m_Z[9]),
	.C(rv32c_dec_immediate_0_iv_0_Z[10]),
	.Y(rv32c_dec_immediate[10])
);
defparam \rv32c_dec_immediate_0_iv[10] .INIT=8'hFE;
// @36:14888
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4958  (
	.A(rv32i_dec_mnemonic4958_11),
	.B(rv32i_dec_mnemonic4957_3),
	.C(rv32c_dec_mnemonic2121_3),
	.D(rv32c_dec_gpr_wr_valid_4_1_Z),
	.Y(rv32i_dec_mnemonic4958)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958 .INIT=16'h0080;
// @36:14564
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4949  (
	.A(rv32i_dec_mnemonic4949_5),
	.B(rv32i_dec_mnemonic4948_i_15),
	.C(rv32i_dec_mnemonic4949_i_25),
	.D(rv32i_dec_mnemonic4949_i_27),
	.Y(rv32i_dec_mnemonic4949)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949 .INIT=16'h8000;
// @36:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a4[2]  (
	.A(N_140_2),
	.B(N_27),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_199),
	.Y(N_83)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a4[2] .INIT=16'h2000;
// @36:10184
  CFG4 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18  (
	.A(un3_csr_complete_retr),
	.B(trace_priv_i),
	.C(N_38_i),
	.D(sw_csr_op_ready_retr),
	.Y(ex_retr_pipe_sw_csr_wr_op_retr18)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 .INIT=16'hFDFC;
// @36:14924
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4959  (
	.A(rv32i_dec_mnemonic4949_i_25),
	.B(rv32i_dec_mnemonic4959_9),
	.C(rv32i_dec_mnemonic4959_5),
	.D(rv32i_dec_mnemonic4959_6),
	.Y(rv32i_dec_mnemonic4959)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4959 .INIT=16'h8000;
// @36:13195
  CFG4 \rv32i_dec_gpr_wr_mux_sel_0[1]  (
	.A(N_204),
	.B(un1_instruction),
	.C(rv32i_dec_gpr_wr_mux_sel_0_0_Z[1]),
	.D(N_206),
	.Y(rv32i_dec_gpr_wr_mux_sel[1])
);
defparam \rv32i_dec_gpr_wr_mux_sel_0[1] .INIT=16'hFFFE;
// @36:15460
  CFG4 \rv32c_dec_immediate_2_iv[8]  (
	.A(ifu_expipe_resp_ireg[9]),
	.B(N_535_1),
	.C(instruction_m_6[12]),
	.D(rv32c_dec_immediate_13_m_Z[8]),
	.Y(rv32c_dec_immediate_Z[8])
);
defparam \rv32c_dec_immediate_2_iv[8] .INIT=16'hFFF8;
// @36:13195
  CFG4 \rv32i_dec_lsu_op_0[0]  (
	.A(N_23),
	.B(N_44),
	.C(rv32i_dec_mnemonic4948),
	.D(rv32i_dec_mnemonic4949),
	.Y(rv32i_dec_lsu_op[0])
);
defparam \rv32i_dec_lsu_op_0[0] .INIT=16'hFFF8;
// @36:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4948  (
	.A(rv32i_dec_mnemonic4948_4),
	.B(rv32i_dec_mnemonic4949_i_25),
	.C(rv32i_dec_mnemonic4948_i_18),
	.D(rv32i_dec_mnemonic4948_i_15),
	.Y(rv32i_dec_mnemonic4948)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948 .INIT=16'h8000;
// @36:15460
  CFG4 \rv32c_dec_immediate_2_iv[9]  (
	.A(N_535_1),
	.B(ifu_expipe_resp_ireg[10]),
	.C(rv32c_dec_immediate_13_m_Z[9]),
	.D(instruction_m_6[12]),
	.Y(rv32c_dec_immediate[9])
);
defparam \rv32c_dec_immediate_2_iv[9] .INIT=16'hFFF8;
// @36:11794
  CFG3 \rv32i_dec_alu_op_sel_0_RNO[2]  (
	.A(rv32c_dec_mnemonic2135_1),
	.B(N_148),
	.C(N_1554_tz),
	.Y(rv32i_dec_alu_op_sel_0_RNO_Z[2])
);
defparam \rv32i_dec_alu_op_sel_0_RNO[2] .INIT=8'h80;
// @36:8666
  CFG3 instr_accepted_ex_a0_1 (
	.A(lsu_flush_1z),
	.B(de_ex_pipe_bcu_op_sel_ex),
	.C(stage_state_ex),
	.Y(instr_accepted_ex_a0_1_Z)
);
defparam instr_accepted_ex_a0_1.INIT=8'h40;
// @36:10363
  CFG2 lsu_op_complete_retr_c (
	.A(lsu_resp_ready_1z),
	.B(un6_instr_is_lsu_op_retr_1z),
	.Y(lsu_op_complete_retr_c_1z)
);
defparam lsu_op_complete_retr_c.INIT=4'hE;
// @36:9764
  CFG2 instr_completing_retr_c_c_c (
	.A(debug_enter_retr),
	.B(csr_complete_retr),
	.Y(instr_completing_retr_c_c_c_1z)
);
defparam instr_completing_retr_c_c_c.INIT=4'hE;
// @36:8704
  CFG4 instr_inhibit_ex_i_0_a3_0 (
	.A(instr_inhibit_ex_i_0_a2_5_Z),
	.B(N_114),
	.C(de_ex_pipe_implicit_pseudo_instr_ex),
	.D(de_ex_pipe_debug_enter_req_ex),
	.Y(instr_inhibit_ex_i_0_a3_0_Z)
);
defparam instr_inhibit_ex_i_0_a3_0.INIT=16'h00F8;
// @36:8182
  CFG2 stage_ready_de_2_a2_0 (
	.A(lsu_flush_1z),
	.B(stage_state_ex),
	.Y(stage_ready_de_2_a2_0_Z)
);
defparam stage_ready_de_2_a2_0.INIT=4'h4;
// @36:9986
  CFG3 gpr_wr_valid_retr_2_1 (
	.A(trace_exception),
	.B(gpr_N_5_mux),
	.C(formal_trace_reset_taken),
	.Y(N_607_0)
);
defparam gpr_wr_valid_retr_2_1.INIT=8'h04;
// @36:15460
  CFG3 \rv32c_dec_immediate_1_iv_0[4]  (
	.A(rv32c_dec_immediate_13_m_1_Z[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(un1_instruction_42_Z),
	.Y(rv32c_dec_immediate_1_iv_0_Z[4])
);
defparam \rv32c_dec_immediate_1_iv_0[4] .INIT=8'hC8;
// @36:11794
  CFG2 instr_valid_de_2_1_RNITA9I7 (
	.A(N_2738_i),
	.B(un1_implicit_pseudo_instr_de),
	.Y(instr_valid_de_2_1_RNITA9I7_Z)
);
defparam instr_valid_de_2_1_RNITA9I7.INIT=4'h8;
// @36:8291
  CFG2 de_ex_pipe_implicit_pseudo_instr_ex_2 (
	.A(force_debug_nop_de_1z),
	.B(un1_implicit_pseudo_instr_de),
	.Y(de_ex_pipe_implicit_pseudo_instr_ex_2_1z)
);
defparam de_ex_pipe_implicit_pseudo_instr_ex_2.INIT=4'hE;
// @36:18099
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF  (
	.A(rv32i_dec_mnemonic4949),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32i_dec_mnemonic4927),
	.D(rv32i_dec_mnemonic4948),
	.Y(lsu_op_de[3])
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF .INIT=16'hCCC8;
// @36:18188
  CFG4 \gpr_wr_mux_sel_0_iv[0]  (
	.A(rv32i_dec_gpr_wr_mux_sel[0]),
	.B(un1_instruction_18_i),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(gpr_wr_mux_sel_de[0])
);
defparam \gpr_wr_mux_sel_0_iv[0] .INIT=16'hEAC0;
// @36:18188
  CFG4 \lsu_op[1]  (
	.A(N_2664_i),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(rv32i_dec_lsu_op[1]),
	.D(rv32c_dec_lsu_op[0]),
	.Y(lsu_op_de[1])
);
defparam \lsu_op[1] .INIT=16'hA820;
// @36:18188
  CFG4 \exu_result_mux_sel_1_iv_RNO_0[0]  (
	.A(rv32c_dec_exu_result_mux_sel_5_Z),
	.B(rv32c_dec_alu_op_sel_u_2_Z),
	.C(rv32c_dec_alu_op_sel_1[0]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(rv32c_dec_exu_result_mux_sel_m[0])
);
defparam \exu_result_mux_sel_1_iv_RNO_0[0] .INIT=16'hFE00;
// @36:18188
  CFG2 \gen_decode_rv32m.rv32m_dec_gpr_wr_valid_RNIFH7V2  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(rv32m_dec_gpr_wr_valid),
	.Y(rv32m_dec_gpr_wr_valid_m)
);
defparam \gen_decode_rv32m.rv32m_dec_gpr_wr_valid_RNIFH7V2 .INIT=4'h8;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_0_o5_0[1]  (
	.A(N_161),
	.B(N_156_0),
	.C(ifu_expipe_resp_ireg[5]),
	.D(N_155_2),
	.Y(N_128)
);
defparam \rv32i_dec_alu_op_sel_0_o5_0[1] .INIT=16'hECCC;
// @36:10362
  CFG2 lsu_op_completing_retr (
	.A(lsu_resp_valid),
	.B(lsu_resp_ready_1z),
	.Y(lsu_op_completing_retr_1z)
);
defparam lsu_op_completing_retr.INIT=4'h8;
// @36:15460
  CFG4 \gpr_rs1_rd_sel_1_iv_RNO[1]  (
	.A(un1_instruction_27_i),
	.B(ifu_expipe_resp_ireg[8]),
	.C(un1_rv32c_dec_mnemonic2112_2_Z),
	.D(un1_rv32c_dec_mnemonic2115_3_Z),
	.Y(instruction_m_0[8])
);
defparam \gpr_rs1_rd_sel_1_iv_RNO[1] .INIT=16'hCC8C;
// @36:18188
  CFG4 \gpr_rs1_rd_sel_1_iv_RNO[2]  (
	.A(rv32c_dec_gpr_rs1_rd_sel_1_iv_0_Z[2]),
	.B(ifu_expipe_resp_ireg[9]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(un1_rv32c_dec_mnemonic2112_2_Z),
	.Y(rv32c_dec_gpr_rs1_rd_sel_m[2])
);
defparam \gpr_rs1_rd_sel_1_iv_RNO[2] .INIT=16'hA0E0;
// @36:18188
  CFG4 \gpr_rs1_rd_sel_1_iv_RNO_0[0]  (
	.A(rv32c_dec_gpr_rs1_rd_sel_1_iv_0_Z[0]),
	.B(ifu_expipe_resp_ireg[7]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(un1_rv32c_dec_mnemonic2112_2_Z),
	.Y(rv32c_dec_gpr_rs1_rd_sel_m[0])
);
defparam \gpr_rs1_rd_sel_1_iv_RNO_0[0] .INIT=16'hA0E0;
// @36:13195
  CFG3 \rv32i_dec_bcu_operand0_mux_sel_0_.m13  (
	.A(rv32i_dec_mnemonic4948),
	.B(N_22),
	.C(N_22_mux_2),
	.Y(N_22_mux)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m13 .INIT=8'hF1;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_4_.m13  (
	.A(N_123),
	.B(N_28_mux),
	.C(ifu_expipe_resp_ireg[4]),
	.D(N_600_1),
	.Y(i18_mux_0)
);
defparam \rv32i_dec_alu_op_sel_4_.m13 .INIT=16'hC5C0;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m27  (
	.A(i5_mux_1),
	.B(ifu_expipe_resp_ireg[2]),
	.C(N_41_mux),
	.D(i5_mux_2),
	.Y(N_28)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m27 .INIT=16'hC0D1;
// @36:18188
  CFG3 \immediate_0[17]  (
	.A(rv32i_dec_immediate[17]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[17])
);
defparam \immediate_0[17] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[21]  (
	.A(rv32i_dec_immediate[21]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[21])
);
defparam \immediate_0[21] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[22]  (
	.A(rv32i_dec_immediate[22]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[22])
);
defparam \immediate_0[22] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[23]  (
	.A(rv32i_dec_immediate[23]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[23])
);
defparam \immediate_0[23] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[24]  (
	.A(rv32i_dec_immediate[24]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[24])
);
defparam \immediate_0[24] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[25]  (
	.A(rv32i_dec_immediate[25]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[25])
);
defparam \immediate_0[25] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[26]  (
	.A(rv32i_dec_immediate[26]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[26])
);
defparam \immediate_0[26] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[27]  (
	.A(rv32i_dec_immediate[27]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[27])
);
defparam \immediate_0[27] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[28]  (
	.A(rv32i_dec_immediate[28]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[28])
);
defparam \immediate_0[28] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[29]  (
	.A(rv32i_dec_immediate[29]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[29])
);
defparam \immediate_0[29] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[30]  (
	.A(rv32i_dec_immediate[30]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[30])
);
defparam \immediate_0[30] .INIT=8'hCA;
// @36:18188
  CFG4 \immediate_0[31]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(N_525),
	.C(rv32c_dec_immediate[17]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[31])
);
defparam \immediate_0[31] .INIT=16'hF088;
// @36:18188
  CFG4 \shifter_unit_places_0[0]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(rv32c_dec_lsu_op[2]),
	.C(N_182),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(shifter_unit_places_sel_de[0])
);
defparam \shifter_unit_places_0[0] .INIT=16'hCCA0;
// @36:18188
  CFG4 case_dec_gpr_rs2_rd_sel_2_sqmuxa_RNIGQ0T01 (
	.A(N_18_mux_0),
	.B(ifu_expipe_resp_ireg[15]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(N_14_mux),
	.Y(rv32c_dec_shifter_unit_op_sel_m_0)
);
defparam case_dec_gpr_rs2_rd_sel_2_sqmuxa_RNIGQ0T01.INIT=16'hB080;
// @36:18188
  CFG3 \immediate_0[20]  (
	.A(rv32i_dec_immediate_Z[20]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[20])
);
defparam \immediate_0[20] .INIT=8'hCA;
// @36:9612
  CFG3 \de_ex_pipe_lsu_op_ex_1_cZ[2]  (
	.A(lsu_op_de[2]),
	.B(N_2738_i),
	.C(de_ex_pipe_lsu_op_ex7_Z),
	.Y(de_ex_pipe_lsu_op_ex_1[2])
);
defparam \de_ex_pipe_lsu_op_ex_1_cZ[2] .INIT=8'h8A;
// @36:18188
  CFG3 \immediate_0[19]  (
	.A(rv32i_dec_immediate[19]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[19])
);
defparam \immediate_0[19] .INIT=8'hCA;
// @36:18188
  CFG3 \immediate_0[18]  (
	.A(rv32i_dec_immediate[18]),
	.B(rv32c_dec_immediate[17]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[18])
);
defparam \immediate_0[18] .INIT=8'hCA;
// @36:18188
  CFG4 \immediate_0[1]  (
	.A(rv32i_dec_immediate[1]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[3]),
	.D(rv32c_dec_immediate_tz[1]),
	.Y(immediate_de[1])
);
defparam \immediate_0[1] .INIT=16'hE222;
// @36:18188
  CFG3 \shifter_unit_places_0[2]  (
	.A(un1_rv32c_dec_mnemonic2119_1_i),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(rv32i_dec_shifter_unit_places[2]),
	.Y(shifter_unit_places_sel_de[2])
);
defparam \shifter_unit_places_0[2] .INIT=8'hB8;
// @36:13195
  CFG4 \rv32i_dec_shifter_unit_places_2_0_.m23_2_0  (
	.A(N_32_mux_0),
	.B(N_182),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(rv32i_dec_shifter_unit_places_2[1])
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m23_2_0 .INIT=16'hC0A0;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4915_1_4 (
	.A(rv32i_dec_mnemonic4927),
	.B(rv32i_dec_mnemonic4915_3_0),
	.C(un1_rv32i_dec_mnemonic4915_1_2_Z),
	.D(rv32i_dec_mnemonic4948),
	.Y(un1_rv32i_dec_mnemonic4915_1_4_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1_4.INIT=16'hFFFE;
// @36:13195
  CFG3 un1_rv32i_dec_mnemonic4911_4 (
	.A(un1_rv32i_dec_mnemonic4911_2_Z),
	.B(rv32i_dec_mnemonic4960),
	.C(un1_instruction),
	.Y(un1_rv32i_dec_mnemonic4911_4_Z)
);
defparam un1_rv32i_dec_mnemonic4911_4.INIT=8'hFE;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_2 (
	.A(un1_rv32i_dec_mnemonic4960_1_i_a17_2_0),
	.B(N_199),
	.C(un1_rv32i_dec_mnemonic4960_1_i_a17_3_1_Z),
	.D(N_607),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_2_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_2.INIT=16'hF800;
// @36:10024
  CFG4 gpr_rs1_rd_valid_mux_1 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.B(un1_raddr0_i),
	.C(gpr_rs1_stall_exu_1_Z),
	.D(gpr_rs1_rd_valid_mux_0_Z),
	.Y(gpr_rs1_rd_valid_mux_1_Z)
);
defparam gpr_rs1_rd_valid_mux_1.INIT=16'hDF00;
// @36:10027
  CFG4 gpr_rs2_rd_valid_stg_0_1 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.B(gpr_rs2_stall_csr_2_Z),
	.C(un6_gpr_rs1_stall_exu),
	.D(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.Y(gpr_rs2_rd_valid_stg_0_1_Z)
);
defparam gpr_rs2_rd_valid_stg_0_1.INIT=16'h3F7F;
// @36:9764
  CFG4 un1_instr_completing_retr_c_d_0 (
	.A(sw_csr_op_ready_retr),
	.B(lsu_op_complete_retr_c_1z),
	.C(un3_csr_complete_retr),
	.D(gpr_wr_en_retr_1z),
	.Y(un1_instr_completing_retr_c_d_0_1z)
);
defparam un1_instr_completing_retr_c_d_0.INIT=16'h00C8;
// @36:9324
  CFG2 instr_inhibit_ex_i_0_a3_0_RNIPOALC (
	.A(instr_inhibit_ex_i_0_a3_0_Z),
	.B(stage_state_ex),
	.Y(instr_m6_0)
);
defparam instr_inhibit_ex_i_0_a3_0_RNIPOALC.INIT=4'h8;
// @36:9764
  CFG3 instr_completing_retr_d (
	.A(gpr_wr_completing_retr),
	.B(gpr_wr_en_retr_1z),
	.C(debug_enter_retr),
	.Y(instr_completing_retr_d_1z)
);
defparam instr_completing_retr_d.INIT=8'hFB;
// @36:13195
  CFG4 \rv32i_dec_operand1_mux_sel_0[0]  (
	.A(N_204),
	.B(rv32i_dec_mnemonic4949),
	.C(rv32i_dec_operand1_mux_sel_0_2_Z[0]),
	.D(rv32i_dec_operand1_mux_sel_0_4_Z[0]),
	.Y(rv32i_dec_operand1_mux_sel[0])
);
defparam \rv32i_dec_operand1_mux_sel_0[0] .INIT=16'hFFFE;
// @36:15460
  CFG4 \rv32c_dec_immediate_1_iv[6]  (
	.A(instruction_m_4[12]),
	.B(rv32c_dec_immediate_1_iv_2_Z[6]),
	.C(ifu_expipe_resp_ireg[5]),
	.D(rv32c_dec_immediate_13_m_1_Z[4]),
	.Y(rv32c_dec_immediate[6])
);
defparam \rv32c_dec_immediate_1_iv[6] .INIT=16'hFEEE;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_0[2]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(N_203),
	.C(rv32i_dec_mnemonic4915_3_0),
	.D(rv32i_dec_alu_op_sel_0_RNO_Z[2]),
	.Y(rv32i_dec_alu_op_sel[2])
);
defparam \rv32i_dec_alu_op_sel_0[2] .INIT=16'hFFDC;
// @36:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0[2]  (
	.A(N_203),
	.B(N_44),
	.C(N_83),
	.D(N_5),
	.Y(rv32i_dec_exu_result_mux_sel[2])
);
defparam \rv32i_dec_exu_result_mux_sel_0[2] .INIT=16'hFEFA;
// @36:15460
  CFG4 \rv32c_dec_immediate_2_iv[7]  (
	.A(rv32c_dec_immediate_2_iv_1_Z[7]),
	.B(instruction_m_4[12]),
	.C(ifu_expipe_resp_ireg[3]),
	.D(rv32c_dec_immediate_13_m_1_Z[4]),
	.Y(rv32c_dec_immediate[7])
);
defparam \rv32c_dec_immediate_2_iv[7] .INIT=16'hFEEE;
// @36:15460
  CFG4 rv32c_dec_bcu_op_sel_iv_1 (
	.A(rv32c_dec_bcu_op_sel_iv_1_2),
	.B(rv32c_dec_mnemonic2126),
	.C(rv32c_dec_mnemonic1725_m),
	.D(rv32c_dec_mnemonic2116),
	.Y(rv32c_dec_bcu_op_sel)
);
defparam rv32c_dec_bcu_op_sel_iv_1.INIT=16'hFFFE;
// @36:13195
  CFG4 \rv32i_dec_alu_op_sel_0[0]  (
	.A(N_139),
	.B(un1_instruction),
	.C(N_136),
	.D(N_137),
	.Y(rv32i_dec_alu_op_sel[0])
);
defparam \rv32i_dec_alu_op_sel_0[0] .INIT=16'hFFFE;
// @36:9859
  CFG3 ifu_expipe_req_fenci_proceed (
	.A(debug_mode_retire_mask_retr),
	.B(lsu_op_completing_retr_1z),
	.C(fence_i_retr_Z),
	.Y(ifu_expipe_req_fenci_proceed_1z)
);
defparam ifu_expipe_req_fenci_proceed.INIT=8'h40;
// @36:15460
  CFG4 rv32c_instr_decoded_iv (
	.A(rv32c_dec_gpr_wr_valid_4_i_m),
	.B(ifu_expipe_resp_ireg[12]),
	.C(rv32c_instr_decoded_iv_2_0_Z),
	.D(un1_rv32c_dec_mnemonic2119_1_i),
	.Y(N_35)
);
defparam rv32c_instr_decoded_iv.INIT=16'hFEFA;
// @36:18188
  CFG4 gpr_wr_valid_iv_RNO_0 (
	.A(rv32c_instr_decoded_iv_2_Z),
	.B(rv32c_dec_gpr_wr_valid_m_2),
	.C(rv32c_dec_dbreakpoint_m_0),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(rv32c_dec_gpr_wr_valid_m)
);
defparam gpr_wr_valid_iv_RNO_0.INIT=16'h0400;
// @36:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_1_a2 (
	.A(un1_rv32c_dec_mnemonic2137_1_1_a2_14_Z),
	.B(un1_rv32c_dec_mnemonic2137_1_0_4),
	.C(un1_rv32c_dec_mnemonic2137_1_1_a2_12_Z),
	.D(un1_rv32c_dec_mnemonic2137_1_1_a2_9_Z),
	.Y(un1_rv32c_dec_mnemonic2137_1_0)
);
defparam un1_rv32c_dec_mnemonic2137_1_1_a2.INIT=16'h8000;
// @36:8177
  CFG2 ifu_expipe_resp_ready_a1_0 (
	.A(stage_ready_de_2_a0_2_Z),
	.B(un3_branch_cond_ex[1]),
	.Y(ifu_expipe_resp_ready_a1_0_Z)
);
defparam ifu_expipe_resp_ready_a1_0.INIT=4'h8;
// @36:9764
  CFG2 instr_completing_retr_c_c_d (
	.A(debug_enter_retr),
	.B(lsu_op_complete_retr_c_1z),
	.Y(instr_completing_retr_c_c_d_1z)
);
defparam instr_completing_retr_c_c_d.INIT=4'hE;
// @36:8177
  CFG2 ifu_expipe_resp_ready_a2_0 (
	.A(stage_ready_de_2_a0_2_Z),
	.B(un3_branch_cond_ex[1]),
	.Y(ifu_expipe_resp_ready_a2_0_Z)
);
defparam ifu_expipe_resp_ready_a2_0.INIT=4'h2;
// @36:10363
  CFG3 lsu_resp_ready_RNI6FTBQ (
	.A(un6_instr_is_lsu_op_retr_1z),
	.B(lsu_resp_ready_1z),
	.C(csr_complete_retr),
	.Y(un1_instr_completing_retr_0_0)
);
defparam lsu_resp_ready_RNI6FTBQ.INIT=8'hE0;
// @36:15460
  CFG4 \rv32c_dec_immediate_1_iv[5]  (
	.A(N_534_1),
	.B(ifu_expipe_resp_ireg[2]),
	.C(rv32c_dec_immediate_13_m_1_Z[4]),
	.D(instruction_m_3[12]),
	.Y(rv32c_dec_immediate[5])
);
defparam \rv32c_dec_immediate_1_iv[5] .INIT=16'hFFC8;
// @36:18188
  CFG4 \rv32i_dec_branch_cond_1_RNIBEPHH[0]  (
	.A(rv32i_dec_branch_cond_1_Z[0]),
	.B(rv32i_dec_mnemonic4949),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32i_dec_mnemonic4958),
	.Y(rv32i_dec_branch_cond_m_0)
);
defparam \rv32i_dec_branch_cond_1_RNIBEPHH[0] .INIT=16'hF0E0;
// @36:18188
  CFG4 \immediate_0[13]  (
	.A(rv32i_dec_immediate[13]),
	.B(rv32c_dec_immediate_13_m_Z[13]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate_1[13]),
	.Y(immediate_de[13])
);
defparam \immediate_0[13] .INIT=16'hFACA;
// @36:18188
  CFG4 \immediate_0[16]  (
	.A(rv32i_dec_immediate[16]),
	.B(rv32c_dec_immediate_13_m_Z[16]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate_1[13]),
	.Y(immediate_de[16])
);
defparam \immediate_0[16] .INIT=16'hFACA;
// @36:18188
  CFG4 \immediate_0[12]  (
	.A(rv32i_dec_immediate_Z[12]),
	.B(rv32c_dec_immediate_13_m_Z[12]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate_1[13]),
	.Y(immediate_de[12])
);
defparam \immediate_0[12] .INIT=16'hFACA;
// @36:9612
  CFG3 \de_ex_pipe_lsu_op_ex_1_cZ[3]  (
	.A(lsu_op_de[3]),
	.B(N_2738_i),
	.C(de_ex_pipe_lsu_op_ex7_Z),
	.Y(de_ex_pipe_lsu_op_ex_1[3])
);
defparam \de_ex_pipe_lsu_op_ex_1_cZ[3] .INIT=8'h8A;
// @36:18188
  CFG4 \immediate_0[14]  (
	.A(rv32i_dec_immediate[14]),
	.B(rv32c_dec_immediate_13_m_Z[14]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate_1[13]),
	.Y(immediate_de[14])
);
defparam \immediate_0[14] .INIT=16'hFACA;
// @36:10354
  CFG2 ex_retr_pipe_lsu_op_retr9 (
	.A(N_38_i),
	.B(lsu_op_completing_retr_1z),
	.Y(ex_retr_pipe_lsu_op_retr9_Z)
);
defparam ex_retr_pipe_lsu_op_retr9.INIT=4'hE;
// @36:9612
  CFG3 \de_ex_pipe_lsu_op_ex_1_cZ[1]  (
	.A(lsu_op_de[1]),
	.B(N_2738_i),
	.C(de_ex_pipe_lsu_op_ex7_Z),
	.Y(de_ex_pipe_lsu_op_ex_1[1])
);
defparam \de_ex_pipe_lsu_op_ex_1_cZ[1] .INIT=8'h8A;
// @36:18188
  CFG4 \operand0_mux_sel_1_iv[0]  (
	.A(rv32c_dec_operand0_mux_sel[0]),
	.B(rv32i_dec_operand0_mux_sel_Z[0]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(operand0_mux_sel_de_0)
);
defparam \operand0_mux_sel_1_iv[0] .INIT=16'hECA0;
// @36:18188
  CFG4 \immediate_0[15]  (
	.A(rv32i_dec_immediate[15]),
	.B(rv32c_dec_immediate_13_m_Z[15]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate_1[13]),
	.Y(immediate_de[15])
);
defparam \immediate_0[15] .INIT=16'hFACA;
// @36:18188
  CFG4 \alu_op_sel_1_0_iv_RNO[4]  (
	.A(N_44_2),
	.B(i18_mux_0),
	.C(ifu_expipe_resp_ireg[3]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32i_dec_alu_op_sel_m_2_Z[4])
);
defparam \alu_op_sel_1_0_iv_RNO[4] .INIT=16'h0800;
// @36:18188
  CFG4 \immediate_0[10]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[30]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate[10]),
	.Y(immediate_de[10])
);
defparam \immediate_0[10] .INIT=16'hF808;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv_RNO[0]  (
	.A(N_426),
	.B(N_420),
	.C(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(rv32c_dec_gpr_wr_sel_m[0])
);
defparam \gpr_wr_sel_1_iv_RNO[0] .INIT=16'hAC00;
// @36:18188
  CFG4 \immediate_0[2]  (
	.A(rv32i_dec_immediate[2]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(rv32c_dec_immediate_1_iv_0_Z[2]),
	.D(instruction_m[4]),
	.Y(immediate_de[2])
);
defparam \immediate_0[2] .INIT=16'hEEE2;
// @36:18188
  CFG4 \immediate_0[3]  (
	.A(rv32i_dec_immediate[3]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(rv32c_dec_immediate_2_iv_0_Z[3]),
	.D(instruction_m[5]),
	.Y(immediate_de[3])
);
defparam \immediate_0[3] .INIT=16'hEEE2;
// @36:9236
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[0]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[0]),
	.C(gpr_rs2_rd_sel_1_iv_0_Z[0]),
	.D(rv32i_dec_gpr_rs2_rd_sel_m[0]),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex_2[0])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[0] .INIT=16'hDDD8;
// @36:9236
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[1]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[1]),
	.C(gpr_rs2_rd_sel_1_iv_0_Z[1]),
	.D(rv32i_dec_gpr_rs2_rd_sel_m[1]),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex_2[1])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[1] .INIT=16'hDDD8;
// @36:9236
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[2]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[2]),
	.C(gpr_rs2_rd_sel_1_iv_0_Z[2]),
	.D(rv32i_dec_gpr_rs2_rd_sel_m[2]),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex_2[2])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[2] .INIT=16'hDDD8;
// @36:9236
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[4]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[4]),
	.C(gpr_rs2_rd_sel_1_iv_0_Z[4]),
	.D(rv32i_dec_gpr_rs2_rd_sel_m[4]),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex_2[4])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[4] .INIT=16'hDDD8;
// @36:18188
  CFG4 \immediate_0[11]  (
	.A(rv32i_dec_immediate[11]),
	.B(rv32c_dec_immediate_13_m_Z[9]),
	.C(rv32c_dec_immediate_1[13]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(immediate_de[11])
);
defparam \immediate_0[11] .INIT=16'hFCAA;
// @36:18188
  CFG4 sw_csr_rd_op (
	.A(un1_rv32i_dec_mnemonic4950_1_Z),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32i_dec_sw_csr_rd_op_cnst_Z),
	.Y(sw_csr_rd_op_de)
);
defparam sw_csr_rd_op.INIT=16'h7020;
// @36:18188
  CFG4 \immediate_0[8]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[28]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate_Z[8]),
	.Y(immediate_de[8])
);
defparam \immediate_0[8] .INIT=16'hF808;
// @36:9236
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[3]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[3]),
	.C(gpr_rs2_rd_sel_1_iv_0_Z[3]),
	.D(rv32i_dec_gpr_rs2_rd_sel_m[3]),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex_2[3])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[3] .INIT=16'hDDD8;
// @36:18188
  CFG4 \immediate_0[9]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[29]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate[9]),
	.Y(immediate_de[9])
);
defparam \immediate_0[9] .INIT=16'hF808;
// @36:9986
  CFG4 gpr_wr_valid_retr_3_0 (
	.A(N_607_0),
	.B(soft_reset_taken_retr),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(d_m3_0_a2_2_3),
	.Y(gpr_wr_valid_retr)
);
defparam gpr_wr_valid_retr_3_0.INIT=16'hA3A0;
// @36:13195
  CFG2 \rv32i_dec_shifter_unit_places_2_0_.m23_1_0  (
	.A(rv32i_dec_shifter_unit_places[2]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(rv32i_dec_shifter_unit_places_1[1])
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m23_1_0 .INIT=4'h2;
// @36:9681
  CFG4 lsu_req_valid_2 (
	.A(lsu_ld_op_os),
	.B(lsu_fence_op_os),
	.C(irq_stall_lsu_req_retr),
	.D(N_100),
	.Y(lsu_req_valid_2_Z)
);
defparam lsu_req_valid_2.INIT=16'h0001;
// @36:9324
  CFG4 un5_instr_inhibit_ex_i_0_RNIUABVA1 (
	.A(un5_instr_inhibit_ex_i_0_Z),
	.B(un1_irq_stall_lsu_req_0_0),
	.C(instr_m2_e_Z),
	.D(instr_m6_0),
	.Y(un1_gpr_wr_mux_sel_ex_i)
);
defparam un5_instr_inhibit_ex_i_0_RNIUABVA1.INIT=16'hAB00;
// @36:8240
  CFG4 trigger_op_addr_valid_de (
	.A(debug_exit_retr),
	.B(N_36_1),
	.C(ifu_expipe_resp_valid),
	.D(lsu_flush_1z),
	.Y(trigger_op_addr_valid_de_1z)
);
defparam trigger_op_addr_valid_de.INIT=16'h0010;
// @36:18188
  CFG4 case_dec_gpr_rs2_rd_sel_0_sqmuxa_RNIIKR311 (
	.A(N_32_mux),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[4]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(rv32i_dec_shifter_unit_op_sel_m_0)
);
defparam case_dec_gpr_rs2_rd_sel_0_sqmuxa_RNIIKR311.INIT=16'h8000;
// @36:8164
  CFG4 instr_valid_de_2 (
	.A(un1_implicit_pseudo_instr_de),
	.B(lsu_flush_1z),
	.C(force_debug_nop_de_1z),
	.D(ifu_expipe_resp_valid),
	.Y(instr_valid_de_2_Z)
);
defparam instr_valid_de_2.INIT=16'hFBFA;
// @36:18188
  CFG4 gpr_rs1_rd_valid_iv_RNO_0 (
	.A(un1_rv32c_dec_mnemonic2119_1_i),
	.B(ifu_expipe_resp_ireg[12]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_gpr_rs1_rd_valid_1_m_3),
	.Y(rv32c_dec_gpr_rs1_rd_valid_1_m)
);
defparam gpr_rs1_rd_valid_iv_RNO_0.INIT=16'h7000;
// @36:9946
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10  (
	.A(N_38_i),
	.B(trace_priv_i),
	.C(gpr_wr_completing_retr),
	.Y(ex_retr_pipe_gpr_wr_en_retr10)
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10 .INIT=8'hFE;
// @36:8704
  CFG4 instr_inhibit_ex_i_0_o3 (
	.A(instr_inhibit_ex_i_0_a3_0_Z),
	.B(stage_state_ex),
	.C(un1_irq_stall_lsu_req),
	.D(un5_instr_inhibit_ex_i_0_Z),
	.Y(instr_inhibit_ex_i_0)
);
defparam instr_inhibit_ex_i_0_o3.INIT=16'hBB3B;
// @36:18188
  CFG3 fence_0_2 (
	.A(rv32m_dec_gpr_wr_valid),
	.B(rv32c_instr_decoded_iv_2_Z),
	.C(rv32c_instr_decoded_iv_2_0_Z),
	.Y(fence_2)
);
defparam fence_0_2.INIT=8'h54;
// @36:18099
  CFG2 case_dec_gpr_rs2_rd_sel_2_sqmuxa (
	.A(N_35),
	.B(mnemonic538_Z),
	.Y(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z)
);
defparam case_dec_gpr_rs2_rd_sel_2_sqmuxa.INIT=4'h4;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_7 (
	.A(N_599),
	.B(un1_rv32i_dec_mnemonic4960_1_i_1_Z),
	.C(N_525_1),
	.D(rv32i_instr_decoded_4),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_7_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_7.INIT=16'hFFFE;
// @36:18188
  CFG4 \rv32i_dec_bcu_operand0_mux_sel_0_.N_23_mux_m  (
	.A(N_22_mux),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32i_dec_mnemonic4959),
	.D(rv32i_dec_mnemonic4958),
	.Y(N_23_mux_m)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.N_23_mux_m .INIT=16'h0008;
// @36:18188
  CFG4 \immediate_0[6]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[26]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate[6]),
	.Y(immediate_de[6])
);
defparam \immediate_0[6] .INIT=16'hF808;
// @36:18188
  CFG4 \immediate_0[7]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[27]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate[7]),
	.Y(immediate_de[7])
);
defparam \immediate_0[7] .INIT=16'hF808;
// @36:18188
  CFG4 \immediate_0[5]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[25]),
	.D(rv32c_dec_immediate[5]),
	.Y(immediate_de[5])
);
defparam \immediate_0[5] .INIT=16'hEC20;
// @36:18188
  CFG4 \lsu_op[0]  (
	.A(N_2664_i),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(rv32c_dec_lsu_op[0]),
	.D(rv32i_dec_lsu_op[0]),
	.Y(lsu_op_de[0])
);
defparam \lsu_op[0] .INIT=16'hA280;
// @36:18188
  CFG3 \exu_result_mux_sel_1_iv_RNO[0]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(N_70),
	.C(rv32i_dec_exu_result_mux_sel_0_0_Z[0]),
	.Y(rv32i_dec_exu_result_mux_sel_m[0])
);
defparam \exu_result_mux_sel_1_iv_RNO[0] .INIT=8'hA8;
// @36:18188
  CFG4 \exu_result_mux_sel_1_iv_RNO[1]  (
	.A(N_70),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(N_81),
	.D(N_82),
	.Y(rv32i_dec_exu_result_mux_sel_m[1])
);
defparam \exu_result_mux_sel_1_iv_RNO[1] .INIT=16'hCCC8;
// @36:18188
  CFG4 \immediate_0[4]  (
	.A(rv32i_dec_immediate[4]),
	.B(rv32c_dec_immediate_1_iv_0_Z[4]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(rv32c_dec_immediate_1_iv_0_0_Z[4]),
	.Y(immediate_de[4])
);
defparam \immediate_0[4] .INIT=16'hFACA;
// @36:9340
  CFG3 gpr_rd_rs1_completing_ex_i_a0_0 (
	.A(N_1337_2),
	.B(un3_branch_cond_ex[1]),
	.C(instr_inhibit_ex_i_0),
	.Y(gpr_rd_rs1_completing_ex_i_a0_0_Z)
);
defparam gpr_rd_rs1_completing_ex_i_a0_0.INIT=8'h40;
// @36:18188
  CFG4 \alu_op_sel_1_iv_0[0]  (
	.A(rv32c_dec_alu_op_sel[0]),
	.B(rv32i_dec_alu_op_sel[0]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(alu_op_sel_1_iv_0_Z[0])
);
defparam \alu_op_sel_1_iv_0[0] .INIT=16'hECA0;
// @36:18188
  CFG4 fence_0_3 (
	.A(rv32i_dec_mnemonic4948),
	.B(fence_0_1_Z),
	.C(fence_2),
	.D(rv32i_dec_mnemonic4949),
	.Y(fence_0_3_Z)
);
defparam fence_0_3.INIT=16'hC080;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4911_6_0 (
	.A(rv32i_dec_mnemonic4949),
	.B(rv32i_dec_mnemonic4948),
	.C(rv32i_instr_decoded_4),
	.D(un1_rv32i_dec_mnemonic4911_4_Z),
	.Y(un1_rv32i_dec_mnemonic4911_6_0_Z)
);
defparam un1_rv32i_dec_mnemonic4911_6_0.INIT=16'hFFFE;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_6 (
	.A(rv32i_dec_mnemonic4959),
	.B(rv32i_dec_mnemonic4960),
	.C(N_598),
	.D(un1_rv32i_dec_mnemonic4960_1_i_2_Z),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_6_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_6.INIT=16'hFFFE;
// @36:9764
  CFG3 un1_instr_completing_retr_d (
	.A(un1_instr_completing_retr_0_0),
	.B(lsu_op_complete_retr_d_1z),
	.C(gpr_wr_completing_retr),
	.Y(un1_instr_completing_retr_d_1z)
);
defparam un1_instr_completing_retr_d.INIT=8'h80;
// @36:18188
  CFG4 \gpr_wr_mux_sel_iv[1]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(rv32i_dec_gpr_wr_mux_sel[1]),
	.C(rv32c_dec_gpr_wr_mux_sel_m[1]),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(gpr_wr_mux_sel_de[1])
);
defparam \gpr_wr_mux_sel_iv[1] .INIT=16'hFEFA;
// @36:9663
  CFG2 lsu_op_completing_ex_0 (
	.A(lsu_flush_1z),
	.B(instr_inhibit_ex_i_0),
	.Y(lsu_op_completing_ex_0_Z)
);
defparam lsu_op_completing_ex_0.INIT=4'hB;
// @36:18188
  CFG4 \operand1_mux_sel_1_iv[0]  (
	.A(rv32c_dec_operand1_mux_sel_Z[0]),
	.B(rv32i_dec_operand1_mux_sel[0]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(operand1_mux_sel_de[0])
);
defparam \operand1_mux_sel_1_iv[0] .INIT=16'hEAC0;
// @36:8136
  CFG2 ifu_expipe_req_branch_excpt_req_fenci (
	.A(instr_inhibit_ex_i_0),
	.B(ex_retr_pipe_fence_i_retr_2_1z),
	.Y(ifu_expipe_req_branch_excpt_req_fenci_1z)
);
defparam ifu_expipe_req_branch_excpt_req_fenci.INIT=4'h8;
// @36:10356
  CFG2 un1_ex_retr_pipe_lsu_op_retr (
	.A(N_38_i),
	.B(instr_inhibit_ex_i_0),
	.Y(un1_ex_retr_pipe_lsu_op_retr_i_0)
);
defparam un1_ex_retr_pipe_lsu_op_retr.INIT=4'h8;
// @36:18188
  CFG4 \alu_op_sel_1_iv_RNO_1[1]  (
	.A(N_141_0),
	.B(rv32i_dec_alu_op_sel_0_a5_0_Z[1]),
	.C(N_128),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(rv32i_dec_alu_op_sel_m[1])
);
defparam \alu_op_sel_1_iv_RNO_1[1] .INIT=16'hEA00;
// @36:18188
  CFG4 \bcu_operand0_mux_sel_1_iv_2[0]  (
	.A(case_dec_gpr_rs2_rd_sel_3_sqmuxa_Z),
	.B(N_23_mux_m),
	.C(un1_instruction_valid_i),
	.D(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.Y(bcu_operand0_mux_sel_1_iv_2_Z[0])
);
defparam \bcu_operand0_mux_sel_1_iv_2[0] .INIT=16'hFFEF;
// @36:18188
  CFG4 \alu_op_sel_1_0_iv[4]  (
	.A(rv32i_dec_alu_op_sel_m_2_Z[4]),
	.B(un1_instruction_9_Z),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(alu_op_sel_de[4])
);
defparam \alu_op_sel_1_0_iv[4] .INIT=16'hEAC0;
// @36:9612
  CFG3 \de_ex_pipe_lsu_op_ex_1_cZ[0]  (
	.A(lsu_op_de[0]),
	.B(N_2738_i),
	.C(de_ex_pipe_lsu_op_ex7_Z),
	.Y(de_ex_pipe_lsu_op_ex_1[0])
);
defparam \de_ex_pipe_lsu_op_ex_1_cZ[0] .INIT=8'h8A;
// @36:9968
  CFG4 gpr_rs2_rd_valid_dbgpipe (
	.A(de_ex_pipe_gpr_rs2_rd_valid_ex),
	.B(trace_priv_i),
	.C(gpr_rs2_rd_valid_stg_0_1_Z),
	.D(un1_gpr_wr_mux_sel_ex_i),
	.Y(gpr_rs2_rd_valid_dbgpipe_1z)
);
defparam gpr_rs2_rd_valid_dbgpipe.INIT=16'hA888;
// @36:18188
  CFG4 gpr_rs2_rd_valid_iv_RNO (
	.A(N_23_mux),
	.B(N_13),
	.C(ifu_expipe_resp_ireg[6]),
	.D(rv32i_dec_gpr_rs2_rd_valid_m_1),
	.Y(rv32i_dec_gpr_rs2_rd_valid_m_2_0)
);
defparam gpr_rs2_rd_valid_iv_RNO.INIT=16'hAC00;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4915_1_8 (
	.A(rv32i_dec_mnemonic4958),
	.B(rv32i_dec_mnemonic4949),
	.C(rv32i_instr_decoded_4),
	.D(un1_rv32i_dec_mnemonic4915_1_4_Z),
	.Y(un1_rv32i_dec_mnemonic4915_1_8_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1_8.INIT=16'hFFFE;
// @36:9764
  CFG4 un1_instr_completing_retr_d_RNI9FF9J (
	.A(lsu_resp_valid),
	.B(un1_instr_completing_retr_d_1z),
	.C(un1_instr_completing_retr_c_d_0_1z),
	.D(instr_completing_retr_1),
	.Y(instr_completing_retr)
);
defparam un1_instr_completing_retr_d_RNI9FF9J.INIT=16'hFFEC;
// @36:7008
  CFG3 instr_completing_retr_c_d_RNICORT7 (
	.A(interrupt_could_commit_0_0),
	.B(instr_completing_retr_c_d_1z),
	.C(instr_completing_retr_d_1z),
	.Y(interrupt_could_commit)
);
defparam instr_completing_retr_c_d_RNICORT7.INIT=8'h80;
// @36:18188
  CFG4 \exu_result_mux_sel_1_iv[2]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(rv32i_dec_exu_result_mux_sel[2]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32c_dec_exu_result_mux_sel_m[2]),
	.Y(exu_result_mux_sel_de[2])
);
defparam \exu_result_mux_sel_1_iv[2] .INIT=16'hFFEA;
// @36:18188
  CFG4 \alu_op_sel_1_iv[2]  (
	.A(rv32i_dec_alu_op_sel[2]),
	.B(rv32m_dec_alu_op_sel_m[2]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32c_dec_alu_op_sel_m[2]),
	.Y(alu_op_sel_de[2])
);
defparam \alu_op_sel_1_iv[2] .INIT=16'hFFEC;
// @36:18188
  CFG4 \alu_op_sel_1_iv[0]  (
	.A(rv32m_dec_alu_op_sel_m_1[0]),
	.B(alu_op_sel_1_iv_0_Z[0]),
	.C(rv32m_dec_mnemonic852),
	.D(rv32m_dec_mnemonic850),
	.Y(alu_op_sel_de[0])
);
defparam \alu_op_sel_1_iv[0] .INIT=16'hCCCE;
// @36:10024
  CFG4 gpr_rs1_rd_valid_mux (
	.A(stage_state_ex),
	.B(de_ex_pipe_gpr_rs1_rd_valid_ex),
	.C(instr_inhibit_ex_i_0),
	.D(gpr_rs1_rd_valid_mux_1_Z),
	.Y(gpr_rs1_rd_valid_mux_1z)
);
defparam gpr_rs1_rd_valid_mux.INIT=16'h8000;
// @36:8717
  CFG4 instr_completing_ex_i_a2_4 (
	.A(de_ex_pipe_gpr_rs1_rd_valid_ex),
	.B(de_ex_pipe_shifter_unit_operand_sel_ex_0),
	.C(stage_state_ex),
	.D(instr_inhibit_ex_i_0),
	.Y(N_1253)
);
defparam instr_completing_ex_i_a2_4.INIT=16'h2000;
// @36:18188
  CFG4 \exu_result_mux_sel_1_iv[0]  (
	.A(rv32i_dec_exu_result_mux_sel_m[0]),
	.B(rv32c_dec_exu_result_mux_sel_m[0]),
	.C(un1_instruction_30_Z),
	.D(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.Y(exu_result_mux_sel_de[0])
);
defparam \exu_result_mux_sel_1_iv[0] .INIT=16'hFEEE;
// @36:18188
  CFG4 \exu_result_mux_sel_1_iv[1]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.C(rv32i_dec_exu_result_mux_sel_m[1]),
	.D(rv32c_dec_exu_result_mux_sel_m[1]),
	.Y(exu_result_mux_sel_de[1])
);
defparam \exu_result_mux_sel_1_iv[1] .INIT=16'hFFF8;
// @36:18188
  CFG4 \shifter_unit_places_0[1]  (
	.A(rv32i_dec_shifter_unit_places_2[1]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.C(rv32c_dec_shifter_unit_places[1]),
	.D(rv32i_dec_shifter_unit_places_1[1]),
	.Y(shifter_unit_places_sel_de[1])
);
defparam \shifter_unit_places_0[1] .INIT=16'hF3E2;
// @36:8717
  CFG3 un6_lsu_op_complete_ex_RNI0S6CH2 (
	.A(instr_completing_retr),
	.B(d_m5_0_a3_0),
	.C(un6_lsu_op_complete_ex_Z),
	.Y(instr_m6_e_1)
);
defparam un6_lsu_op_complete_ex_RNI0S6CH2.INIT=8'h08;
// @36:9739
  CFG2 ex_retr_exu_res_accept_retr_3_0 (
	.A(instr_completing_retr),
	.B(N_100),
	.Y(ex_retr_exu_res_accept_retr_3_0_Z)
);
defparam ex_retr_exu_res_accept_retr_3_0.INIT=4'h2;
// @36:9542
  CFG4 lsu_flush_RNIAUOTP (
	.A(instr_inhibit_ex_i_0),
	.B(lsu_flush_1z),
	.C(un3_branch_cond_ex[1]),
	.D(stage_ready_de_2_a1_3_0_Z),
	.Y(stage_ready_de_2_a1)
);
defparam lsu_flush_RNIAUOTP.INIT=16'h3200;
// @36:18188
  CFG4 \alu_op_sel_1_iv[1]  (
	.A(rv32c_dec_alu_op_sel_m_0[1]),
	.B(rv32m_dec_alu_op_sel_m[1]),
	.C(rv32i_dec_alu_op_sel_m[1]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(alu_op_sel_de[1])
);
defparam \alu_op_sel_1_iv[1] .INIT=16'hFEFC;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i (
	.A(rv32i_dec_mnemonic4949),
	.B(rv32i_dec_mnemonic4958),
	.C(un1_rv32i_dec_mnemonic4960_1_i_6_Z),
	.D(un1_rv32i_dec_mnemonic4960_1_i_7_Z),
	.Y(rv32i_instr_decoded)
);
defparam un1_rv32i_dec_mnemonic4960_1_i.INIT=16'hFFFE;
// @36:8666
  CFG4 instr_accepted_ex_0_a1 (
	.A(instr_inhibit_ex_i_0),
	.B(un3_branch_cond_ex[0]),
	.C(ifu_expipe_req_branch_excpt_req_ready),
	.D(instr_accepted_ex_a0_1_Z),
	.Y(instr_accepted_ex_0_a1_Z)
);
defparam instr_accepted_ex_0_a1.INIT=16'h0800;
// @36:9948
  CFG4 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_0_0  (
	.A(instr_inhibit_ex_i_0),
	.B(N_38_i),
	.C(de_ex_pipe_gpr_wr_en_ex),
	.D(ex_retr_pipe_gpr_wr_en_retr_2_u_0_a3_0_1),
	.Y(ex_retr_pipe_gpr_wr_en_retr_2)
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_0_0 .INIT=16'hB380;
// @36:9335
  CFG4 gpr_rs2_rd_data_valid_ex_1 (
	.A(trace_priv_i),
	.B(gpr_rs2_rd_data_valid_7_6),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.D(gpr_rs2_rd_valid_dbgpipe_1z),
	.Y(gpr_rs2_rd_data_valid_ex_1_Z)
);
defparam gpr_rs2_rd_data_valid_ex_1.INIT=16'h4000;
// @36:9519
  CFG4 \bcu_operand0_mux_sel_1_iv_2_RNITNEQM[0]  (
	.A(un1_instruction_21_i),
	.B(rv32c_dec_mnemonic1725_m),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(bcu_operand0_mux_sel_1_iv_2_Z[0]),
	.Y(bcu_operand0_mux_sel_1_iv_i_0)
);
defparam \bcu_operand0_mux_sel_1_iv_2_RNITNEQM[0] .INIT=16'h00EF;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m18_1_0  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(N_5),
	.D(N_46_mux),
	.Y(N_19_1)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m18_1_0 .INIT=16'h0145;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[14]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[14]),
	.D(lsu_resp_rd_data[14]),
	.Y(gpr_wr_data_retr_2[14])
);
defparam \gpr_wr_data_retr_3_2[14] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[22]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[22]),
	.D(lsu_resp_rd_data[22]),
	.Y(gpr_wr_data_retr_2[22])
);
defparam \gpr_wr_data_retr_3_2[22] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[28]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[28]),
	.D(lsu_resp_rd_data[28]),
	.Y(gpr_wr_data_retr_2[28])
);
defparam \gpr_wr_data_retr_3_2[28] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[13]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[13]),
	.D(lsu_resp_rd_data[13]),
	.Y(gpr_wr_data_retr_2[13])
);
defparam \gpr_wr_data_retr_3_2[13] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[4]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[4]),
	.D(lsu_resp_rd_data[4]),
	.Y(gpr_wr_data_retr_2[4])
);
defparam \gpr_wr_data_retr_3_2[4] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[19]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[19]),
	.D(lsu_resp_rd_data[19]),
	.Y(gpr_wr_data_retr_2[19])
);
defparam \gpr_wr_data_retr_3_2[19] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[23]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[23]),
	.D(lsu_resp_rd_data[23]),
	.Y(gpr_wr_data_retr_2[23])
);
defparam \gpr_wr_data_retr_3_2[23] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[18]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[18]),
	.D(lsu_resp_rd_data[18]),
	.Y(gpr_wr_data_retr_2[18])
);
defparam \gpr_wr_data_retr_3_2[18] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[17]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[17]),
	.D(lsu_resp_rd_data[17]),
	.Y(gpr_wr_data_retr_2[17])
);
defparam \gpr_wr_data_retr_3_2[17] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[21]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[21]),
	.D(lsu_resp_rd_data[21]),
	.Y(gpr_wr_data_retr_2[21])
);
defparam \gpr_wr_data_retr_3_2[21] .INIT=16'hC480;
// @36:9720
  CFG4 instr_accepted_retr_2_i_4_2 (
	.A(stage_state_ex),
	.B(gpr_rd_rs1_completing_ex_i_a3_1),
	.C(instr_completing_retr),
	.D(lsu_flush_1z),
	.Y(instr_accepted_retr_2_i_4_2_Z)
);
defparam instr_accepted_retr_2_i_4_2.INIT=16'hFFDF;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4915_1 (
	.A(rv32i_dec_mnemonic4960),
	.B(rv32i_dec_mnemonic4959),
	.C(rv32i_instr_decoded),
	.D(un1_rv32i_dec_mnemonic4915_1_8_Z),
	.Y(un1_rv32i_dec_mnemonic4915_1_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1.INIT=16'hFFEF;
// @36:13195
  CFG4 un1_rv32i_dec_mnemonic4911 (
	.A(rv32i_dec_mnemonic4959),
	.B(rv32i_dec_mnemonic4958),
	.C(un1_rv32i_dec_mnemonic4911_6_0_Z),
	.D(rv32i_instr_decoded),
	.Y(un1_rv32i_dec_mnemonic4911_Z)
);
defparam un1_rv32i_dec_mnemonic4911.INIT=16'hFEFF;
// @36:18099
  CFG2 case_dec_gpr_rs2_rd_sel_0_sqmuxa (
	.A(rv32i_instr_decoded),
	.B(mnemonic538_Z),
	.Y(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z)
);
defparam case_dec_gpr_rs2_rd_sel_0_sqmuxa.INIT=4'h8;
// @36:9335
  CFG2 gpr_rs2_rd_data_valid_ex (
	.A(un1_rs2_rd_hzd),
	.B(gpr_rs2_rd_data_valid_ex_1_Z),
	.Y(gpr_rs2_rd_data_valid_ex_1z)
);
defparam gpr_rs2_rd_data_valid_ex.INIT=4'h4;
// @36:10131
  CFG4 debug_gpr_resp_valid (
	.A(gpr_rs2_rd_valid_dbgpipe_1z),
	.B(un1_rs2_rd_hzd),
	.C(trace_priv_i),
	.D(gpr_rs2_rd_data_valid_7_6),
	.Y(debug_gpr_resp_valid_1z)
);
defparam debug_gpr_resp_valid.INIT=16'h2000;
// @36:13195
  CFG3 rv32i_dec_illegal_instr_u (
	.A(trace_priv_i),
	.B(rv32i_dec_mnemonic4958),
	.C(rv32i_instr_decoded),
	.Y(rv32i_dec_illegal_instr)
);
defparam rv32i_dec_illegal_instr_u.INIT=8'h47;
// @36:13195
  CFG3 \rv32i_dec_gpr_wr_valid_cnst.m16  (
	.A(N_46_mux),
	.B(ifu_expipe_resp_ireg[4]),
	.C(N_17_1_0),
	.Y(N_17)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m16 .INIT=8'hF8;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[14]  (
	.A(ex_retr_pipe_exu_result_retr[14]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[14]),
	.Y(gpr_wr_data_retr[14])
);
defparam \gpr_wr_data_retr_3[14] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[8]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[8]),
	.D(lsu_resp_rd_data[8]),
	.Y(gpr_wr_data_retr_2[8])
);
defparam \gpr_wr_data_retr_3_2[8] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[15]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[15]),
	.D(lsu_resp_rd_data[15]),
	.Y(gpr_wr_data_retr_2[15])
);
defparam \gpr_wr_data_retr_3_2[15] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[22]  (
	.A(ex_retr_pipe_exu_result_retr[22]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[22]),
	.Y(gpr_wr_data_retr[22])
);
defparam \gpr_wr_data_retr_3[22] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[0]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[0]),
	.D(lsu_resp_rd_data[0]),
	.Y(gpr_wr_data_retr_2[0])
);
defparam \gpr_wr_data_retr_3_2[0] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[27]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[27]),
	.D(lsu_resp_rd_data[27]),
	.Y(gpr_wr_data_retr_2[27])
);
defparam \gpr_wr_data_retr_3_2[27] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[9]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[9]),
	.D(lsu_resp_rd_data[9]),
	.Y(gpr_wr_data_retr_2[9])
);
defparam \gpr_wr_data_retr_3_2[9] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[28]  (
	.A(ex_retr_pipe_exu_result_retr[28]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[28]),
	.Y(gpr_wr_data_retr[28])
);
defparam \gpr_wr_data_retr_3[28] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[13]  (
	.A(ex_retr_pipe_exu_result_retr[13]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[13]),
	.Y(gpr_wr_data_retr[13])
);
defparam \gpr_wr_data_retr_3[13] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[30]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[30]),
	.D(lsu_resp_rd_data[30]),
	.Y(gpr_wr_data_retr_2[30])
);
defparam \gpr_wr_data_retr_3_2[30] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[4]  (
	.A(ex_retr_pipe_exu_result_retr[4]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[4]),
	.Y(gpr_wr_data_retr[4])
);
defparam \gpr_wr_data_retr_3[4] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[26]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[26]),
	.D(lsu_resp_rd_data[26]),
	.Y(gpr_wr_data_retr_2[26])
);
defparam \gpr_wr_data_retr_3_2[26] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[1]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[1]),
	.D(lsu_resp_rd_data[1]),
	.Y(gpr_wr_data_retr_2[1])
);
defparam \gpr_wr_data_retr_3_2[1] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[20]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[20]),
	.D(lsu_resp_rd_data[20]),
	.Y(gpr_wr_data_retr_2[20])
);
defparam \gpr_wr_data_retr_3_2[20] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[19]  (
	.A(ex_retr_pipe_exu_result_retr[19]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[19]),
	.Y(gpr_wr_data_retr[19])
);
defparam \gpr_wr_data_retr_3[19] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[16]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[16]),
	.D(lsu_resp_rd_data[16]),
	.Y(gpr_wr_data_retr_2[16])
);
defparam \gpr_wr_data_retr_3_2[16] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[29]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[29]),
	.D(lsu_resp_rd_data[29]),
	.Y(gpr_wr_data_retr_2[29])
);
defparam \gpr_wr_data_retr_3_2[29] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[23]  (
	.A(ex_retr_pipe_exu_result_retr[23]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[23]),
	.Y(gpr_wr_data_retr[23])
);
defparam \gpr_wr_data_retr_3[23] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[18]  (
	.A(ex_retr_pipe_exu_result_retr[18]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[18]),
	.Y(gpr_wr_data_retr[18])
);
defparam \gpr_wr_data_retr_3[18] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[5]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[5]),
	.D(lsu_resp_rd_data[5]),
	.Y(gpr_wr_data_retr_2[5])
);
defparam \gpr_wr_data_retr_3_2[5] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[17]  (
	.A(ex_retr_pipe_exu_result_retr[17]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[17]),
	.Y(gpr_wr_data_retr[17])
);
defparam \gpr_wr_data_retr_3[17] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[21]  (
	.A(ex_retr_pipe_exu_result_retr[21]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[21]),
	.Y(gpr_wr_data_retr[21])
);
defparam \gpr_wr_data_retr_3[21] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[31]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[31]),
	.D(lsu_resp_rd_data[31]),
	.Y(gpr_wr_data_retr_2[31])
);
defparam \gpr_wr_data_retr_3_2[31] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[25]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[25]),
	.D(lsu_resp_rd_data[25]),
	.Y(gpr_wr_data_retr_2[25])
);
defparam \gpr_wr_data_retr_3_2[25] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[6]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[6]),
	.D(lsu_resp_rd_data[6]),
	.Y(gpr_wr_data_retr_2[6])
);
defparam \gpr_wr_data_retr_3_2[6] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[10]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[10]),
	.D(lsu_resp_rd_data[10]),
	.Y(gpr_wr_data_retr_2[10])
);
defparam \gpr_wr_data_retr_3_2[10] .INIT=16'hC480;
// @36:18188
  CFG4 gpr_rs2_rd_valid_iv (
	.A(rv32m_dec_gpr_wr_valid_m),
	.B(rv32i_dec_gpr_rs2_rd_valid_m_2_0),
	.C(rv32c_dec_gpr_rs2_rd_valid_m),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(gpr_rs2_rd_valid_de)
);
defparam gpr_rs2_rd_valid_iv.INIT=16'hFEFA;
// @36:18099
  CFG3 case_dec_gpr_rs2_rd_sel_3_sqmuxa (
	.A(mnemonic538_Z),
	.B(rv32i_instr_decoded),
	.C(un1_rv32m_dec_mnemonic_1_Z),
	.Y(case_dec_gpr_rs2_rd_sel_3_sqmuxa_Z)
);
defparam case_dec_gpr_rs2_rd_sel_3_sqmuxa.INIT=8'h20;
// @36:18188
  CFG3 un1_rv32i_instr_decoded_3 (
	.A(N_35),
	.B(rv32i_instr_decoded),
	.C(mnemonic538_Z),
	.Y(N_2664_i)
);
defparam un1_rv32i_instr_decoded_3.INIT=8'hD0;
// @36:8717
  CFG4 instr_completing_ex_i_o2_2 (
	.A(N_1255),
	.B(N_1253),
	.C(de_ex_pipe_shifter_unit_places_sel_ex[2]),
	.D(N_1252_1),
	.Y(N_81_0)
);
defparam instr_completing_ex_i_o2_2.INIT=16'hFAEA;
// @36:18188
  CFG4 bcu_op_sel_iv_RNO (
	.A(N_24_mux),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32i_dec_mnemonic4959),
	.D(rv32i_dec_mnemonic4958),
	.Y(rv32i_dec_bcu_op_sel_m)
);
defparam bcu_op_sel_iv_RNO.INIT=16'hCCC4;
// @36:9756
  CFG3 un1_instr_completing_retr_d_RNIJOII61 (
	.A(stage_state_retr),
	.B(instr_completing_retr),
	.C(N_38_i),
	.Y(un1_next_stage_state_retr_i_0)
);
defparam un1_instr_completing_retr_d_RNIJOII61.INIT=8'hF2;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[8]  (
	.A(ex_retr_pipe_exu_result_retr[8]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[8]),
	.Y(gpr_wr_data_retr[8])
);
defparam \gpr_wr_data_retr_3[8] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[15]  (
	.A(ex_retr_pipe_exu_result_retr[15]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[15]),
	.Y(gpr_wr_data_retr[15])
);
defparam \gpr_wr_data_retr_3[15] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[0]  (
	.A(ex_retr_pipe_exu_result_retr[0]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[0]),
	.Y(gpr_wr_data_retr[0])
);
defparam \gpr_wr_data_retr_3[0] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[27]  (
	.A(ex_retr_pipe_exu_result_retr[27]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[27]),
	.Y(gpr_wr_data_retr[27])
);
defparam \gpr_wr_data_retr_3[27] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[9]  (
	.A(ex_retr_pipe_exu_result_retr[9]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[9]),
	.Y(gpr_wr_data_retr[9])
);
defparam \gpr_wr_data_retr_3[9] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[30]  (
	.A(ex_retr_pipe_exu_result_retr[30]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[30]),
	.Y(gpr_wr_data_retr[30])
);
defparam \gpr_wr_data_retr_3[30] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[12]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[12]),
	.D(lsu_resp_rd_data[12]),
	.Y(gpr_wr_data_retr_2[12])
);
defparam \gpr_wr_data_retr_3_2[12] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[26]  (
	.A(ex_retr_pipe_exu_result_retr[26]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[26]),
	.Y(gpr_wr_data_retr[26])
);
defparam \gpr_wr_data_retr_3[26] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[1]  (
	.A(ex_retr_pipe_exu_result_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[1]),
	.Y(gpr_wr_data_retr[1])
);
defparam \gpr_wr_data_retr_3[1] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[20]  (
	.A(ex_retr_pipe_exu_result_retr[20]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[20]),
	.Y(gpr_wr_data_retr[20])
);
defparam \gpr_wr_data_retr_3[20] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[16]  (
	.A(ex_retr_pipe_exu_result_retr[16]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[16]),
	.Y(gpr_wr_data_retr[16])
);
defparam \gpr_wr_data_retr_3[16] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[29]  (
	.A(ex_retr_pipe_exu_result_retr[29]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[29]),
	.Y(gpr_wr_data_retr[29])
);
defparam \gpr_wr_data_retr_3[29] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[5]  (
	.A(ex_retr_pipe_exu_result_retr[5]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[5]),
	.Y(gpr_wr_data_retr[5])
);
defparam \gpr_wr_data_retr_3[5] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[31]  (
	.A(ex_retr_pipe_exu_result_retr[31]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[31]),
	.Y(gpr_wr_data_retr[31])
);
defparam \gpr_wr_data_retr_3[31] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[2]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[2]),
	.D(lsu_resp_rd_data[2]),
	.Y(gpr_wr_data_retr_2[2])
);
defparam \gpr_wr_data_retr_3_2[2] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[25]  (
	.A(ex_retr_pipe_exu_result_retr[25]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[25]),
	.Y(gpr_wr_data_retr[25])
);
defparam \gpr_wr_data_retr_3[25] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[6]  (
	.A(ex_retr_pipe_exu_result_retr[6]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[6]),
	.Y(gpr_wr_data_retr[6])
);
defparam \gpr_wr_data_retr_3[6] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[10]  (
	.A(ex_retr_pipe_exu_result_retr[10]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[10]),
	.Y(gpr_wr_data_retr[10])
);
defparam \gpr_wr_data_retr_3[10] .INIT=16'hFF08;
// @36:18188
  CFG3 \gpr_wr_sel_1_iv_RNO_0[0]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[7]),
	.C(un1_rv32i_dec_mnemonic4915_1_Z),
	.Y(rv32i_dec_gpr_wr_sel_m[0])
);
defparam \gpr_wr_sel_1_iv_RNO_0[0] .INIT=8'h08;
// @36:18188
  CFG3 \gpr_wr_sel_1_iv_RNO[3]  (
	.A(un1_rv32i_dec_mnemonic4915_1_Z),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[10]),
	.Y(rv32i_dec_gpr_wr_sel_m[3])
);
defparam \gpr_wr_sel_1_iv_RNO[3] .INIT=8'h40;
// @36:18188
  CFG3 \gpr_rs1_rd_sel_1_iv_RNO_0[2]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[17]),
	.C(un1_rv32i_dec_mnemonic4911_Z),
	.Y(rv32i_dec_gpr_rs1_rd_sel_m[2])
);
defparam \gpr_rs1_rd_sel_1_iv_RNO_0[2] .INIT=8'h08;
// @36:18188
  CFG3 \gpr_rs1_rd_sel_1_iv_RNO[0]  (
	.A(un1_rv32i_dec_mnemonic4911_Z),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[15]),
	.Y(rv32i_dec_gpr_rs1_rd_sel_m[0])
);
defparam \gpr_rs1_rd_sel_1_iv_RNO[0] .INIT=8'h40;
// @36:8387
  CFG3 de_ex_pipe_illegal_instr_ex_2_0 (
	.A(rv32i_dec_illegal_instr),
	.B(case_dec_gpr_rs2_rd_sel_3_sqmuxa_Z),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(de_ex_pipe_illegal_instr_ex_2_0_Z)
);
defparam de_ex_pipe_illegal_instr_ex_2_0.INIT=8'hEC;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m28  (
	.A(N_19_2),
	.B(ifu_expipe_resp_ireg[6]),
	.C(N_19_1),
	.D(N_28),
	.Y(N_29)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m28 .INIT=16'hCD01;
// @36:13195
  CFG4 \rv32i_dec_gpr_wr_valid_cnst.m19  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(rv32i_dec_alu_op_sel_0_a5_2_1_0[2]),
	.D(N_17),
	.Y(N_20_0)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m19 .INIT=16'h2A7F;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[7]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[7]),
	.D(lsu_resp_rd_data[7]),
	.Y(gpr_wr_data_retr_2[7])
);
defparam \gpr_wr_data_retr_3_2[7] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[12]  (
	.A(ex_retr_pipe_exu_result_retr[12]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[12]),
	.Y(gpr_wr_data_retr[12])
);
defparam \gpr_wr_data_retr_3[12] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[3]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[3]),
	.D(lsu_resp_rd_data[3]),
	.Y(gpr_wr_data_retr_2[3])
);
defparam \gpr_wr_data_retr_3_2[3] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[2]  (
	.A(ex_retr_pipe_exu_result_retr[2]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[2]),
	.Y(gpr_wr_data_retr[2])
);
defparam \gpr_wr_data_retr_3[2] .INIT=16'hFF08;
// @36:18188
  CFG4 \gpr_rs1_rd_sel_1_iv_0[4]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(ifu_expipe_resp_ireg[19]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(un1_rv32i_dec_mnemonic4911_Z),
	.Y(gpr_rs1_rd_sel_1_iv_0_Z[4])
);
defparam \gpr_rs1_rd_sel_1_iv_0[4] .INIT=16'h88C8;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv_0[4]  (
	.A(un1_rv32i_dec_mnemonic4915_1_Z),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[11]),
	.D(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.Y(gpr_wr_sel_1_iv_0_Z[4])
);
defparam \gpr_wr_sel_1_iv_0[4] .INIT=16'hF040;
// @36:18188
  CFG4 \gpr_rs1_rd_sel_1_iv_0[1]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(ifu_expipe_resp_ireg[16]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(un1_rv32i_dec_mnemonic4911_Z),
	.Y(gpr_rs1_rd_sel_1_iv_0_Z[1])
);
defparam \gpr_rs1_rd_sel_1_iv_0[1] .INIT=16'h88C8;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv_0[1]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(ifu_expipe_resp_ireg[8]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(un1_rv32i_dec_mnemonic4915_1_Z),
	.Y(gpr_wr_sel_1_iv_0_Z[1])
);
defparam \gpr_wr_sel_1_iv_0[1] .INIT=16'h88C8;
// @36:18188
  CFG4 \gpr_rs1_rd_sel_1_iv_0[3]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(ifu_expipe_resp_ireg[18]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(un1_rv32i_dec_mnemonic4911_Z),
	.Y(gpr_rs1_rd_sel_1_iv_0_Z[3])
);
defparam \gpr_rs1_rd_sel_1_iv_0[3] .INIT=16'h88C8;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv_0[2]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(ifu_expipe_resp_ireg[9]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(un1_rv32i_dec_mnemonic4915_1_Z),
	.Y(gpr_wr_sel_1_iv_0_Z[2])
);
defparam \gpr_wr_sel_1_iv_0[2] .INIT=16'h88C8;
// @36:8387
  CFG4 de_ex_pipe_illegal_instr_ex_2_1 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(de_ex_pipe_illegal_instr_ex_2_0_Z),
	.Y(de_ex_pipe_illegal_instr_ex_2_1_Z)
);
defparam de_ex_pipe_illegal_instr_ex_2_1.INIT=16'hFF40;
// @36:18188
  CFG4 bcu_op_sel_iv (
	.A(rv32c_dec_bcu_op_sel),
	.B(un1_debug_exit_1z),
	.C(rv32i_dec_bcu_op_sel_m),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(bcu_op_sel_de)
);
defparam bcu_op_sel_iv.INIT=16'hFEFC;
// @36:9230
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u  (
	.A(gpr_rs2_rd_valid_de),
	.B(N_2738_i),
	.C(debug_gpr_req_rd_en),
	.D(trace_priv_i),
	.Y(de_ex_pipe_gpr_rs2_rd_valid_ex_2)
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u .INIT=16'hF088;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[11]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[11]),
	.D(lsu_resp_rd_data[11]),
	.Y(gpr_wr_data_retr_2[11])
);
defparam \gpr_wr_data_retr_3_2[11] .INIT=16'hC480;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[7]  (
	.A(ex_retr_pipe_exu_result_retr[7]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[7]),
	.Y(gpr_wr_data_retr[7])
);
defparam \gpr_wr_data_retr_3[7] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[3]  (
	.A(ex_retr_pipe_exu_result_retr[3]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[3]),
	.Y(gpr_wr_data_retr[3])
);
defparam \gpr_wr_data_retr_3[3] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3_2[24]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[24]),
	.D(lsu_resp_rd_data[24]),
	.Y(gpr_wr_data_retr_2[24])
);
defparam \gpr_wr_data_retr_3_2[24] .INIT=16'hC480;
// @36:18188
  CFG4 \gpr_rs1_rd_sel_1_iv[1]  (
	.A(instruction_m_0[8]),
	.B(rv32c_dec_gpr_rs1_rd_sel_0_iv_2_Z[1]),
	.C(gpr_rs1_rd_sel_1_iv_0_Z[1]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(gpr_rs1_rd_sel_de[1])
);
defparam \gpr_rs1_rd_sel_1_iv[1] .INIT=16'hFEF0;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv[0]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(ifu_expipe_resp_ireg[7]),
	.C(rv32c_dec_gpr_wr_sel_m[0]),
	.D(rv32i_dec_gpr_wr_sel_m[0]),
	.Y(gpr_wr_sel_de[0])
);
defparam \gpr_wr_sel_1_iv[0] .INIT=16'hFFF8;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv[1]  (
	.A(rv32c_dec_gpr_wr_sel_1_Z[1]),
	.B(rv32c_dec_gpr_wr_sel_2_Z[1]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(gpr_wr_sel_1_iv_0_Z[1]),
	.Y(gpr_wr_sel_de[1])
);
defparam \gpr_wr_sel_1_iv[1] .INIT=16'hFFE0;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv[2]  (
	.A(rv32c_dec_gpr_wr_sel_1_Z[2]),
	.B(rv32c_dec_gpr_wr_sel_2_Z[2]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(gpr_wr_sel_1_iv_0_Z[2]),
	.Y(gpr_wr_sel_de[2])
);
defparam \gpr_wr_sel_1_iv[2] .INIT=16'hFFE0;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv[3]  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.C(rv32i_dec_gpr_wr_sel_m[3]),
	.D(rv32c_dec_gpr_wr_sel_m[3]),
	.Y(gpr_wr_sel_de[3])
);
defparam \gpr_wr_sel_1_iv[3] .INIT=16'hFFF8;
// @36:18188
  CFG4 \gpr_rs1_rd_sel_1_iv[4]  (
	.A(ifu_expipe_resp_ireg[11]),
	.B(rv32c_dec_gpr_rs1_rd_sel_tz[4]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.D(gpr_rs1_rd_sel_1_iv_0_Z[4]),
	.Y(gpr_rs1_rd_sel_de[4])
);
defparam \gpr_rs1_rd_sel_1_iv[4] .INIT=16'hFF80;
// @36:18188
  CFG4 \gpr_wr_sel_1_iv[4]  (
	.A(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.B(gpr_wr_sel_1_iv_0_Z[4]),
	.C(N_430),
	.D(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.Y(gpr_wr_sel_de[4])
);
defparam \gpr_wr_sel_1_iv[4] .INIT=16'hECCC;
// @36:18188
  CFG4 \gpr_rs1_rd_sel_1_iv[0]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.C(rv32i_dec_gpr_rs1_rd_sel_m[0]),
	.D(rv32c_dec_gpr_rs1_rd_sel_m[0]),
	.Y(gpr_rs1_rd_sel_de[0])
);
defparam \gpr_rs1_rd_sel_1_iv[0] .INIT=16'hFFF8;
// @36:18188
  CFG3 \gpr_rs1_rd_sel_1_iv[3]  (
	.A(gpr_rs1_rd_sel_1_iv_0_Z[3]),
	.B(rv32c_dec_gpr_rs1_rd_sel[3]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z),
	.Y(gpr_rs1_rd_sel_de[3])
);
defparam \gpr_rs1_rd_sel_1_iv[3] .INIT=8'hEA;
// @36:18188
  CFG4 \gpr_rs1_rd_sel_1_iv[2]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(ifu_expipe_resp_ireg[17]),
	.C(rv32c_dec_gpr_rs1_rd_sel_m[2]),
	.D(rv32i_dec_gpr_rs1_rd_sel_m[2]),
	.Y(gpr_rs1_rd_sel_de[2])
);
defparam \gpr_rs1_rd_sel_1_iv[2] .INIT=16'hFFF8;
// @36:13195
  CFG3 \rv32i_dec_gpr_wr_valid_cnst.m25  (
	.A(N_20_0),
	.B(ifu_expipe_resp_ireg[2]),
	.C(i18_mux),
	.Y(N_26)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m25 .INIT=8'hD1;
// @36:9682
  CFG3 un8_lsu_req_valid (
	.A(ex_retr_pipe_fence_i_retr_2_1z),
	.B(bcu_result_valid_i),
	.C(de_ex_pipe_fence_ex),
	.Y(un8_lsu_req_valid_Z)
);
defparam un8_lsu_req_valid.INIT=8'hFB;
// @36:8666
  CFG4 instr_accepted_ex_0_a2 (
	.A(instr_accepted_ex_a0_1_Z),
	.B(bcu_result_valid_i),
	.C(un3_branch_cond_ex[0]),
	.D(instr_inhibit_ex_i_0),
	.Y(instr_accepted_ex_0_a2_Z)
);
defparam instr_accepted_ex_0_a2.INIT=16'h8000;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[11]  (
	.A(ex_retr_pipe_exu_result_retr[11]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[11]),
	.Y(gpr_wr_data_retr[11])
);
defparam \gpr_wr_data_retr_3[11] .INIT=16'hFF08;
// @36:9986
  CFG4 \gpr_wr_data_retr_3[24]  (
	.A(ex_retr_pipe_exu_result_retr[24]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[24]),
	.Y(gpr_wr_data_retr[24])
);
defparam \gpr_wr_data_retr_3[24] .INIT=16'hFF08;
// @36:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m35_0  (
	.A(N_147),
	.B(rv32i_dec_mnemonic4948),
	.C(rv32i_dec_mnemonic4959),
	.D(N_29),
	.Y(m35_0)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m35_0 .INIT=16'h0103;
// @36:8182
  CFG4 lsu_flush_RNISGDG71 (
	.A(stage_ready_de_2_a1),
	.B(bcu_result_valid_i),
	.C(stage_state_de),
	.D(un3_branch_cond_ex[1]),
	.Y(bcu_op_completing_ex_2_0_0_0)
);
defparam lsu_flush_RNISGDG71.INIT=16'h0507;
// @36:8387
  CFG4 de_ex_pipe_illegal_instr_ex_2 (
	.A(csr_rd_illegal_i_5),
	.B(N_56),
	.C(de_ex_pipe_illegal_instr_ex_2_1_Z),
	.D(csr_rd_illegal_i_6),
	.Y(de_ex_pipe_illegal_instr_ex_2_1z)
);
defparam de_ex_pipe_illegal_instr_ex_2.INIT=16'hF3F7;
// @36:9340
  CFG4 gpr_rd_rs1_completing_ex_i_a2_1 (
	.A(instr_inhibit_ex_i_0),
	.B(instr_accepted_retr_2_i_a3_0_Z),
	.C(ifu_expipe_req_branch_excpt_req_ready),
	.D(bcu_result_valid_i),
	.Y(gpr_rd_rs1_completing_ex_i_a2_1_Z)
);
defparam gpr_rd_rs1_completing_ex_i_a2_1.INIT=16'h8808;
// @36:9557
  CFG3 un9_bcu_op_completing_ex_0 (
	.A(bcu_result_valid_i),
	.B(exu_result_valid_ex),
	.C(cmp_cond),
	.Y(un9_bcu_op_completing_ex)
);
defparam un9_bcu_op_completing_ex_0.INIT=8'h4C;
// @36:13195
  CFG3 \rv32i_dec_gpr_wr_valid_cnst.m29  (
	.A(N_89_0),
	.B(N_26),
	.C(ifu_expipe_resp_ireg[3]),
	.Y(N_30)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m29 .INIT=8'hAC;
// @36:9551
  CFG3 bcu_op_completing_ex_3 (
	.A(ifu_expipe_req_branch_excpt_req_ready),
	.B(instr_inhibit_ex_i_0),
	.C(bcu_result_valid_i),
	.Y(bcu_op_completing_ex_3_Z)
);
defparam bcu_op_completing_ex_3.INIT=8'h3B;
// @36:9739
  CFG4 ex_retr_exu_res_accept_retr_3 (
	.A(ex_retr_exu_res_accept_retr_3_0_Z),
	.B(un4_exu_res_req_retr),
	.C(exu_result_valid_ex),
	.D(bcu_result_valid_i),
	.Y(ex_retr_exu_res_accept_retr_3_Z)
);
defparam ex_retr_exu_res_accept_retr_3.INIT=16'h20A8;
// @36:9681
  CFG4 lsu_req_valid (
	.A(lsu_req_valid_2_Z),
	.B(un6_lsu_op_complete_ex_Z),
	.C(un8_lsu_req_valid_Z),
	.D(un9_lsu_req_valid_Z),
	.Y(lsu_req_valid_1z)
);
defparam lsu_req_valid.INIT=16'h2000;
// @36:9557
  CFG4 bcu_op_completing_ex_1_RNO (
	.A(bcu_result_valid_i),
	.B(cmp_cond),
	.C(ifu_expipe_req_branch_excpt_req_ready),
	.D(exu_result_valid_ex),
	.Y(un10_bcu_op_completing_ex_0_d)
);
defparam bcu_op_completing_ex_1_RNO.INIT=16'h7000;
// @36:8182
  CFG4 stage_ready_de_2_RNO (
	.A(un3_branch_cond_ex[1]),
	.B(stage_ready_de_2_a1),
	.C(bcu_result_valid_i),
	.D(ifu_expipe_req_branch_excpt_req_ready),
	.Y(stage_ready_de_2_RNO_Z)
);
defparam stage_ready_de_2_RNO.INIT=16'hC8CC;
// @36:9437
  CFG3 alu_op_completing_ex_i_a1 (
	.A(exu_result_valid_ex),
	.B(ex_retr_exu_res_accept_retr_3_Z),
	.C(cmp_cond),
	.Y(alu_op_completing_ex_i_a1_Z)
);
defparam alu_op_completing_ex_i_a1.INIT=8'h08;
// @36:9546
  CFG4 un4_bcu_op_completing_ex_0 (
	.A(un18_lsu_op_str_ex_Z),
	.B(ex_retr_exu_res_accept_retr_3_Z),
	.C(instr_is_lsu_ldstr_ex_0_Z),
	.D(un13_instr_is_lsu_ldstr_ex_Z),
	.Y(un4_bcu_op_completing_ex_0_Z)
);
defparam un4_bcu_op_completing_ex_0.INIT=16'hCCC8;
// @36:9437
  CFG2 alu_op_completing_ex_i_a2_0 (
	.A(ex_retr_exu_res_accept_retr_3_Z),
	.B(instr_inhibit_ex_i_0),
	.Y(N_1254)
);
defparam alu_op_completing_ex_i_a2_0.INIT=4'h4;
// @36:9966
  CFG2 exu_update_result_reg (
	.A(ex_retr_exu_res_accept_retr_3_Z),
	.B(trace_priv_i),
	.Y(exu_update_result_reg_1z)
);
defparam exu_update_result_reg.INIT=4'hE;
// @36:18188
  CFG4 gpr_rs1_rd_valid_iv_RNO (
	.A(m35_0),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32i_dec_mnemonic4949),
	.D(rv32i_dec_mnemonic4958),
	.Y(rv32i_dec_gpr_rs1_rd_valid_m)
);
defparam gpr_rs1_rd_valid_iv_RNO.INIT=16'hCCC4;
// @36:8177
  CFG4 ifu_expipe_resp_ready_a5 (
	.A(un6_lsu_op_complete_ex_Z),
	.B(stage_ready_de_2_a2_0_Z),
	.C(lsu_op_completing_ex_0_Z),
	.D(lsu_req_valid_1z),
	.Y(ifu_expipe_resp_ready_a5_Z)
);
defparam ifu_expipe_resp_ready_a5.INIT=16'h0004;
// @36:9557
  CFG3 instr_inhibit_ex_i_0_o3_RNIJ5UB9 (
	.A(exu_result_valid_ex),
	.B(instr_inhibit_ex_i_0),
	.C(cmp_cond),
	.Y(bcu_op_completing_ex_4)
);
defparam instr_inhibit_ex_i_0_o3_RNIJ5UB9.INIT=8'h3B;
// @36:8717
  CFG3 un6_lsu_op_complete_ex_RNITULU7 (
	.A(un6_lsu_op_complete_ex_Z),
	.B(lsu_flush_1z),
	.C(ex_retr_exu_res_accept_retr_3_Z),
	.Y(un6_lsu_op_complete_ex_RNITULU7_Z)
);
defparam un6_lsu_op_complete_ex_RNITULU7.INIT=8'h1B;
// @36:9397
  CFG4 de_ex_pipe_alu_op_sel_ex7_0 (
	.A(de_ex_pipe_alu_op_sel_ex7_1_tz_0_Z),
	.B(un3_branch_cond_ex[1]),
	.C(ex_retr_exu_res_accept_retr_3_Z),
	.D(instr_inhibit_ex_i_0),
	.Y(de_ex_pipe_alu_op_sel_ex7_0_Z)
);
defparam de_ex_pipe_alu_op_sel_ex7_0.INIT=16'hB0FF;
// @36:9437
  CFG4 alu_op_completing_ex_i_a0 (
	.A(bcu_result_valid_i),
	.B(exu_result_valid_ex),
	.C(ex_retr_exu_res_accept_retr_3_Z),
	.D(ifu_expipe_req_branch_excpt_req_ready),
	.Y(alu_op_completing_ex_i_a0_Z)
);
defparam alu_op_completing_ex_i_a0.INIT=16'h4000;
// @36:9348
  CFG4 gpr_rd_rs3_completing_ex_i_a2_1 (
	.A(un5_alu_op_sel_ex[3]),
	.B(un6_alu_op_complete_ex_2_Z),
	.C(N_1254),
	.D(un5_alu_op_sel_ex[1]),
	.Y(N_1259)
);
defparam gpr_rd_rs3_completing_ex_i_a2_1.INIT=16'hF0B0;
// @36:18188
  CFG4 gpr_wr_valid_iv_RNO (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.C(un1_rv32i_dec_mnemonic4950_1_Z),
	.D(N_30),
	.Y(rv32i_dec_gpr_wr_valid)
);
defparam gpr_wr_valid_iv_RNO.INIT=16'h3A30;
// @36:9348
  CFG4 gpr_rd_rs3_completing_ex_i_a2_3 (
	.A(un5_shifter_unit_op_sel_ex[1]),
	.B(instr_inhibit_ex_i_0),
	.C(ex_retr_exu_res_accept_retr_3_Z),
	.D(un5_shifter_unit_op_sel_ex[0]),
	.Y(N_1260)
);
defparam gpr_rd_rs3_completing_ex_i_a2_3.INIT=16'h0C08;
// @36:9340
  CFG4 gpr_rd_rs1_completing_ex_i_a0 (
	.A(gpr_rd_rs1_completing_ex_i_a0_0_Z),
	.B(cmp_cond),
	.C(un9_bcu_op_completing_ex),
	.D(ifu_expipe_req_branch_excpt_req_ready),
	.Y(gpr_rd_rs1_completing_ex_i_a0_Z)
);
defparam gpr_rd_rs1_completing_ex_i_a0.INIT=16'h0A8A;
// @36:9663
  CFG3 lsu_op_completing_ex (
	.A(lsu_op_completing_ex_0_Z),
	.B(lsu_req_valid_1z),
	.C(lsu_req_ready),
	.Y(lsu_op_completing_ex_1z)
);
defparam lsu_op_completing_ex.INIT=8'hEA;
// @36:9664
  CFG4 lsu_op_complete_ex (
	.A(un6_lsu_op_complete_ex_Z),
	.B(lsu_op_completing_ex_0_Z),
	.C(lsu_req_valid_1z),
	.D(lsu_req_ready),
	.Y(lsu_op_complete_ex_1z)
);
defparam lsu_op_complete_ex.INIT=16'hFEEE;
// @36:9348
  CFG4 gpr_rd_rs3_completing_ex_i_a2_0 (
	.A(un5_shifter_unit_op_sel_ex[1]),
	.B(gpr_rd_rs3_completing_ex_i_a2_0_0_Z),
	.C(N_1254),
	.D(un5_shifter_unit_op_sel_ex[0]),
	.Y(N_105)
);
defparam gpr_rd_rs3_completing_ex_i_a2_0.INIT=16'hC080;
// @36:18188
  CFG4 gpr_rs1_rd_valid_iv (
	.A(rv32i_dec_gpr_rs1_rd_valid_m),
	.B(rv32c_dec_gpr_rs1_rd_valid_1_m),
	.C(un1_debug_exit_1z),
	.D(rv32m_dec_gpr_wr_valid_m),
	.Y(gpr_rs1_rd_valid_de)
);
defparam gpr_rs1_rd_valid_iv.INIT=16'hFFFE;
// @36:9344
  CFG3 gpr_rd_rs2_completing_ex_i_a2_0 (
	.A(de_ex_pipe_operand1_mux_sel_ex[1]),
	.B(N_1259),
	.C(de_ex_pipe_operand1_mux_sel_ex[0]),
	.Y(N_107)
);
defparam gpr_rd_rs2_completing_ex_i_a2_0.INIT=8'h04;
// @36:9344
  CFG4 gpr_rd_rs2_completing_ex_i_a2 (
	.A(un5_shifter_unit_op_sel_ex[0]),
	.B(N_1254),
	.C(N_76),
	.D(un5_shifter_unit_op_sel_ex[1]),
	.Y(N_106)
);
defparam gpr_rd_rs2_completing_ex_i_a2.INIT=16'hC080;
// @36:8666
  CFG4 instr_accepted_ex_a0 (
	.A(bcu_op_completing_ex_4),
	.B(ifu_expipe_req_branch_excpt_req_ready),
	.C(un3_branch_cond_ex[1]),
	.D(instr_accepted_ex_a0_1_Z),
	.Y(instr_accepted_ex_a0_Z)
);
defparam instr_accepted_ex_a0.INIT=16'h1000;
// @36:8177
  CFG3 ifu_expipe_resp_ready_0_a1_1 (
	.A(bcu_op_completing_ex_2_0_0_0),
	.B(ifu_expipe_resp_ready_a1_Z),
	.C(N_36_1),
	.Y(ifu_expipe_resp_ready_0_a1_1_Z)
);
defparam ifu_expipe_resp_ready_0_a1_1.INIT=8'h02;
// @36:8182
  CFG2 stage_ready_de_2_a2 (
	.A(lsu_op_complete_ex_1z),
	.B(stage_ready_de_2_a2_0_Z),
	.Y(stage_ready_de_2_a2_Z)
);
defparam stage_ready_de_2_a2.INIT=4'h4;
// @36:9614
  CFG2 de_ex_pipe_lsu_op_ex7 (
	.A(N_2738_i),
	.B(lsu_op_completing_ex_1z),
	.Y(de_ex_pipe_lsu_op_ex7_Z)
);
defparam de_ex_pipe_lsu_op_ex7.INIT=4'hE;
// @36:9340
  CFG4 gpr_rd_rs1_completing_ex_i_1_0 (
	.A(gpr_rd_rs1_completing_ex_i_a3_1),
	.B(gpr_rd_rs1_completing_ex_i_a2_0_0_Z),
	.C(N_1260),
	.D(instr_inhibit_ex_i_0),
	.Y(gpr_rd_rs1_completing_ex_i_1_0_Z)
);
defparam gpr_rd_rs1_completing_ex_i_1_0.INIT=16'hEAC0;
// @36:8717
  CFG4 instr_completing_ex_i_1_1 (
	.A(N_100),
	.B(N_81_0),
	.C(N_1259),
	.D(N_1260),
	.Y(instr_completing_ex_i_1_1_Z)
);
defparam instr_completing_ex_i_1_1.INIT=16'hFEFA;
// @36:9546
  CFG4 un4_bcu_op_completing_ex_0_RNIOOQNH (
	.A(lsu_op_completing_ex_0_Z),
	.B(un4_bcu_op_completing_ex_0_Z),
	.C(instr_inhibit_ex_i_0),
	.D(un6_lsu_op_complete_ex_Z),
	.Y(un4_bcu_op_completing_ex_d_0_1)
);
defparam un4_bcu_op_completing_ex_0_RNIOOQNH.INIT=16'hCF8F;
// @36:8177
  CFG4 ifu_expipe_resp_ready_1 (
	.A(lsu_req_valid_1z),
	.B(ifu_expipe_resp_ready_a2_0_Z),
	.C(un4_bcu_op_completing_ex_d_0_1),
	.D(un4_bcu_op_completing_ex_0_Z),
	.Y(ifu_expipe_resp_ready_1_Z)
);
defparam ifu_expipe_resp_ready_1.INIT=16'hFBF3;
// @36:9397
  CFG4 de_ex_pipe_alu_op_sel_ex7 (
	.A(alu_op_completing_ex_i_a1_Z),
	.B(de_ex_pipe_alu_op_sel_ex7_0_Z),
	.C(alu_op_completing_ex_i_a0_Z),
	.D(N_2738_i),
	.Y(de_ex_pipe_alu_op_sel_ex7_1z)
);
defparam de_ex_pipe_alu_op_sel_ex7.INIT=16'hFFFE;
// @36:18188
  CFG4 gpr_wr_valid_iv (
	.A(rv32m_dec_gpr_wr_valid_m),
	.B(rv32i_dec_gpr_wr_valid),
	.C(rv32c_dec_gpr_wr_valid_m),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(gpr_wr_en_de)
);
defparam gpr_wr_valid_iv.INIT=16'hFEFA;
// @36:8717
  CFG4 instr_completing_ex_i_1_1_RNIUQLV03 (
	.A(lsu_req_valid_1z),
	.B(instr_completing_ex_i_1_1_Z),
	.C(instr_m6_e_1),
	.D(lsu_flush_1z),
	.Y(instr_N_13_mux)
);
defparam instr_completing_ex_i_1_1_RNIUQLV03.INIT=16'h0020;
// @36:8717
  CFG4 instr_completing_ex_i_1_1_RNI4JUFQ2 (
	.A(un6_lsu_op_complete_ex_RNITULU7_Z),
	.B(instr_completing_ex_i_1_1_Z),
	.C(d_m5_0_a3_0),
	.D(instr_completing_retr),
	.Y(instr_completing_ex_i_1_1_RNI4JUFQ2_Z)
);
defparam instr_completing_ex_i_1_1_RNI4JUFQ2.INIT=16'h1300;
// @36:9546
  CFG4 un4_bcu_op_completing_ex_0_RNINO3H81 (
	.A(un4_bcu_op_completing_ex_d_0_1),
	.B(lsu_req_ready),
	.C(lsu_req_valid_1z),
	.D(un4_bcu_op_completing_ex_0_Z),
	.Y(bcu_op_completing_ex_2)
);
defparam un4_bcu_op_completing_ex_0_RNINO3H81.INIT=16'hEAAA;
// @36:9441
  CFG4 shift_op_completing_ex_i_a2 (
	.A(instr_inhibit_ex_i_0),
	.B(un6_lsu_op_complete_ex_Z),
	.C(ex_retr_exu_res_accept_retr_3_Z),
	.D(lsu_op_completing_ex_1z),
	.Y(N_1261)
);
defparam shift_op_completing_ex_i_a2.INIT=16'h082A;
// @36:9340
  CFG4 gpr_rd_rs1_completing_ex_i_1_2 (
	.A(gpr_rd_rs1_completing_ex_i_1_0_Z),
	.B(de_ex_pipe_operand0_mux_sel_ex_0),
	.C(gpr_rd_rs1_completing_ex_i_a0_Z),
	.D(N_1259),
	.Y(gpr_rd_rs1_completing_ex_i_1_2_1z)
);
defparam gpr_rd_rs1_completing_ex_i_1_2.INIT=16'hFBFA;
// @36:8666
  CFG4 instr_accepted_ex_0_a0 (
	.A(instr_accepted_ex_a0_1_Z),
	.B(bcu_op_completing_ex_2),
	.C(un3_branch_cond_ex[0]),
	.D(un3_branch_cond_ex[1]),
	.Y(instr_accepted_ex_0_a0_Z)
);
defparam instr_accepted_ex_0_a0.INIT=16'h0002;
// @36:9408
  CFG2 de_ex_pipe_shifter_unit_op_sel_ex7 (
	.A(N_2738_i),
	.B(N_1261),
	.Y(de_ex_pipe_shifter_unit_op_sel_ex7_1z)
);
defparam de_ex_pipe_shifter_unit_op_sel_ex7.INIT=4'hB;
// @36:8717
  CFG3 instr_completing_ex_i_a2_0 (
	.A(un5_shifter_unit_op_sel_ex[1]),
	.B(un5_shifter_unit_op_sel_ex[0]),
	.C(N_1261),
	.Y(N_1257)
);
defparam instr_completing_ex_i_a2_0.INIT=8'hE0;
// @36:8717
  CFG3 instr_completing_ex_i_2 (
	.A(lsu_req_ready),
	.B(instr_N_13_mux),
	.C(instr_completing_ex_i_1_1_RNI4JUFQ2_Z),
	.Y(instr_completing_ex_i_0)
);
defparam instr_completing_ex_i_2.INIT=8'h47;
// @36:9542
  CFG4 bcu_op_completing_ex_1 (
	.A(un10_bcu_op_completing_ex_0_d),
	.B(bcu_op_completing_ex_2),
	.C(un3_branch_cond_ex[1]),
	.D(bcu_op_completing_ex_4),
	.Y(N_600)
);
defparam bcu_op_completing_ex_1.INIT=16'hFCAC;
// @36:8666
  CFG4 instr_accepted_ex_6_5 (
	.A(instr_accepted_ex_6_2_Z),
	.B(instr_accepted_ex_a0_Z),
	.C(instr_accepted_ex_0_a1_Z),
	.D(instr_accepted_ex_0_a0_Z),
	.Y(instr_accepted_ex_6_5_Z)
);
defparam instr_accepted_ex_6_5.INIT=16'h0002;
// @36:8182
  CFG4 stage_ready_de_2_a3_1 (
	.A(instr_N_13_mux),
	.B(stage_ready_de_2_a2_0_Z),
	.C(lsu_req_ready),
	.D(instr_completing_ex_i_1_1_RNI4JUFQ2_Z),
	.Y(stage_ready_de_2_a3_1_Z)
);
defparam stage_ready_de_2_a3_1.INIT=16'h084C;
// @36:9720
  CFG4 instr_accepted_retr_2_i_4_7 (
	.A(instr_accepted_retr_2_i_4_5_Z),
	.B(lsu_op_complete_ex_1z),
	.C(instr_accepted_retr_2_i_a2_1_Z),
	.D(bcu_op_completing_ex_2),
	.Y(instr_accepted_retr_2_i_4_7_Z)
);
defparam instr_accepted_retr_2_i_4_7.INIT=16'hBBFB;
// @36:9542
  CFG4 bcu_op_completing_ex_3_0 (
	.A(un3_branch_cond_ex[1]),
	.B(un3_branch_cond_ex[0]),
	.C(N_600),
	.D(bcu_op_completing_ex_3_Z),
	.Y(bcu_op_completing_ex)
);
defparam bcu_op_completing_ex_3_0.INIT=16'h7430;
// @36:8666
  CFG3 instr_accepted_ex_a1 (
	.A(stage_ready_de_2_a2_0_Z),
	.B(instr_completing_ex_i_0),
	.C(lsu_op_complete_ex_1z),
	.Y(instr_accepted_ex_a1_Z)
);
defparam instr_accepted_ex_a1.INIT=8'h8A;
// @36:9187
  CFG4 \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6  (
	.A(gpr_rd_rs1_completing_ex_i_1_3_1z),
	.B(lsu_op_complete_ex_1z),
	.C(N_2738_i),
	.D(gpr_rd_rs1_completing_ex_i_1_2_1z),
	.Y(de_ex_pipe_gpr_rs1_rd_valid_ex6)
);
defparam \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6 .INIT=16'hF0F4;
// @36:8717
  CFG4 instr_completing_ex_i (
	.A(lsu_op_complete_ex_1z),
	.B(bcu_op_completing_ex),
	.C(N_1337_2),
	.D(instr_completing_ex_i_0),
	.Y(N_1236)
);
defparam instr_completing_ex_i.INIT=16'hFF57;
// @36:8182
  CFG4 stage_ready_de_2 (
	.A(stage_ready_de_2_a3_1_Z),
	.B(N_36_1),
	.C(stage_ready_de_2_a2_Z),
	.D(stage_ready_de_2_RNO_Z),
	.Y(stage_ready_de_2_Z)
);
defparam stage_ready_de_2.INIT=16'h0001;
// @36:9348
  CFG4 gpr_rd_rs3_completing_ex_i_a2 (
	.A(instr_inhibit_ex_i_0),
	.B(N_1337_2),
	.C(bcu_op_completing_ex),
	.D(lsu_op_complete_ex_1z),
	.Y(N_104)
);
defparam gpr_rd_rs3_completing_ex_i_a2.INIT=16'h02AA;
// @36:10186
  CFG4 instr_completing_ex_i_a2_0_RNIQT42F (
	.A(instr_accepted_retr_2_i_a3_0_Z),
	.B(bcu_op_completing_ex_3_Z),
	.C(instr_accepted_retr_2_i_4_7_Z),
	.D(N_1257),
	.Y(N_38_i)
);
defparam instr_completing_ex_i_a2_0_RNIQT42F.INIT=16'h000D;
// @36:8666
  CFG4 instr_accepted_ex_6 (
	.A(ifu_expipe_resp_ready_1z),
	.B(un1_implicit_pseudo_instr_de),
	.C(instr_accepted_ex_6_5_Z),
	.D(instr_accepted_ex_a1_Z),
	.Y(N_2738_i)
);
defparam instr_accepted_ex_6.INIT=16'h00E0;
// @36:8661
  CFG3 instr_accepted_ex_2 (
	.A(un1_implicit_pseudo_instr_de),
	.B(instr_valid_de_2_Z),
	.C(ifu_expipe_resp_ready_1z),
	.Y(instr_accepted_ex_2_Z)
);
defparam instr_accepted_ex_2.INIT=8'hEA;
// @36:8180
  CFG3 un2_next_stage_state_de (
	.A(N_2738_i),
	.B(instr_valid_de_2_Z),
	.C(ifu_expipe_resp_ready_1z),
	.Y(un2_next_stage_state_de_1z)
);
defparam un2_next_stage_state_de.INIT=8'h40;
// @36:9229
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9  (
	.A(N_104),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex5),
	.C(N_106),
	.D(N_107),
	.Y(de_ex_pipe_gpr_rs2_rd_valid_ex9)
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9 .INIT=16'hCCCD;
// @36:9241
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9  (
	.A(N_104),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex5),
	.C(N_105),
	.D(N_1259),
	.Y(de_ex_pipe_gpr_rs3_rd_valid_ex9)
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9 .INIT=16'hCCCD;
// @36:8207
  CFG4 stage_ready_de_2_RNIE0HUK (
	.A(stage_state_de),
	.B(stage_ready_de_2_a0_2_Z),
	.C(N_600),
	.D(stage_ready_de_2_Z),
	.Y(next_stage_state_de_1_sqmuxa_i)
);
defparam stage_ready_de_2_RNIE0HUK.INIT=16'hF755;
// @36:8694
  CFG4 instr_completing_ex_i_RNIPHOGL (
	.A(stage_state_ex),
	.B(lsu_flush_1z),
	.C(instr_accepted_ex_2_Z),
	.D(N_1236),
	.Y(un1_next_stage_state_ex_i_0)
);
defparam instr_completing_ex_i_RNIPHOGL.INIT=16'hF2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_idecode_1_1s_1s_0s */

module miv_rv32_csr_decode_1s_1s_0s (
  sw_csr_wr_op_de,
  sw_csr_addr_de_1_4,
  sw_csr_addr_de_1_9,
  sw_csr_addr_de_1_8,
  sw_csr_addr_de_1_1,
  sw_csr_addr_de_1_6,
  sw_csr_addr_de_1_5,
  sw_csr_addr_de_1_0,
  sw_csr_addr_de_1_7,
  sw_csr_addr_de_1_11,
  sw_csr_addr_de,
  ifu_expipe_resp_ireg,
  csr_rd_illegal_i_5_1z,
  N_56,
  sw_csr_rd_op_de,
  csr_rd_illegal_i_6_1z,
  case_dec_gpr_rs2_rd_sel_0_sqmuxa,
  un1_instruction_34_i
)
;
input [1:0] sw_csr_wr_op_de ;
input sw_csr_addr_de_1_4 ;
input sw_csr_addr_de_1_9 ;
input sw_csr_addr_de_1_8 ;
input sw_csr_addr_de_1_1 ;
input sw_csr_addr_de_1_6 ;
input sw_csr_addr_de_1_5 ;
input sw_csr_addr_de_1_0 ;
input sw_csr_addr_de_1_7 ;
input sw_csr_addr_de_1_11 ;
input [11:0] sw_csr_addr_de ;
input [31:20] ifu_expipe_resp_ireg ;
output csr_rd_illegal_i_5_1z ;
output N_56 ;
input sw_csr_rd_op_de ;
output csr_rd_illegal_i_6_1z ;
input case_dec_gpr_rs2_rd_sel_0_sqmuxa ;
input un1_instruction_34_i ;
wire sw_csr_addr_de_1_4 ;
wire sw_csr_addr_de_1_9 ;
wire sw_csr_addr_de_1_8 ;
wire sw_csr_addr_de_1_1 ;
wire sw_csr_addr_de_1_6 ;
wire sw_csr_addr_de_1_5 ;
wire sw_csr_addr_de_1_0 ;
wire sw_csr_addr_de_1_7 ;
wire sw_csr_addr_de_1_11 ;
wire csr_rd_illegal_i_5_1z ;
wire N_56 ;
wire sw_csr_rd_op_de ;
wire csr_rd_illegal_i_6_1z ;
wire case_dec_gpr_rs2_rd_sel_0_sqmuxa ;
wire un1_instruction_34_i ;
wire csr_rd_illegal_i_a12_1_0_Z ;
wire N_44 ;
wire N_25_i ;
wire N_68 ;
wire N_57 ;
wire N_81 ;
wire csr_rd_illegal_i_a12_1 ;
wire csr_rd_illegal_i_a12_1_1_Z ;
wire csr_rd_illegal_i_a12_3_1_0_Z ;
wire csr_rd_illegal_i_a12_8_3_2_Z ;
wire N_46 ;
wire N_59 ;
wire N_88 ;
wire csr_rd_illegal_i_a12_2_2_Z ;
wire csr_rd_illegal_i_a12_1_2_Z ;
wire csr_rd_illegal_i_a12_4_3_Z ;
wire csr_wr_illegal_i_a12_7_1_Z ;
wire N_42_3 ;
wire csr_rd_illegal_i_a12_8_3_Z ;
wire N_32 ;
wire N_87 ;
wire N_31 ;
wire csr_wr_illegal_i_2_tz_0_Z ;
wire N_34 ;
wire N_77 ;
wire N_37 ;
wire N_41 ;
wire N_42 ;
wire N_35 ;
wire N_71 ;
wire N_16_4 ;
wire N_16_3 ;
wire csr_wr_illegal_i_3_Z ;
wire csr_wr_illegal_i_1_Z ;
wire csr_rd_illegal_i_0_Z ;
wire GND ;
wire VCC ;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_1_0 (
	.A(ifu_expipe_resp_ireg[23]),
	.B(ifu_expipe_resp_ireg[21]),
	.C(un1_instruction_34_i),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.Y(csr_rd_illegal_i_a12_1_0_Z)
);
defparam csr_rd_illegal_i_a12_1_0.INIT=16'h1FFF;
// @36:1473
  CFG4 csr_rd_illegal_i_a2 (
	.A(un1_instruction_34_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.C(ifu_expipe_resp_ireg[28]),
	.D(ifu_expipe_resp_ireg[26]),
	.Y(N_44)
);
defparam csr_rd_illegal_i_a2.INIT=16'h0080;
// @36:1473
  CFG4 csr_rd_illegal_i_x2 (
	.A(ifu_expipe_resp_ireg[21]),
	.B(ifu_expipe_resp_ireg[20]),
	.C(un1_instruction_34_i),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.Y(N_25_i)
);
defparam csr_rd_illegal_i_x2.INIT=16'h6C00;
// @36:1547
  CFG4 csr_wr_illegal_i_o12_4 (
	.A(ifu_expipe_resp_ireg[25]),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.C(ifu_expipe_resp_ireg[21]),
	.D(ifu_expipe_resp_ireg[29]),
	.Y(N_68)
);
defparam csr_wr_illegal_i_o12_4.INIT=16'h7F77;
// @36:1547
  CFG4 csr_wr_illegal_i_o12 (
	.A(ifu_expipe_resp_ireg[23]),
	.B(ifu_expipe_resp_ireg[22]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.D(un1_instruction_34_i),
	.Y(N_57)
);
defparam csr_wr_illegal_i_o12.INIT=16'hE000;
// @36:1547
  CFG4 csr_wr_illegal_i_a2 (
	.A(un1_instruction_34_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.C(ifu_expipe_resp_ireg[30]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(N_81)
);
defparam csr_wr_illegal_i_a2.INIT=16'h777F;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_1_4 (
	.A(sw_csr_addr_de[11]),
	.B(sw_csr_addr_de_1_4),
	.C(sw_csr_addr_de[7]),
	.D(sw_csr_addr_de[5]),
	.Y(csr_rd_illegal_i_a12_1)
);
defparam csr_rd_illegal_i_a12_1_4.INIT=16'h0008;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_1_1 (
	.A(un1_instruction_34_i),
	.B(sw_csr_addr_de_1_9),
	.C(sw_csr_addr_de_1_8),
	.D(sw_csr_addr_de_1_4),
	.Y(csr_rd_illegal_i_a12_1_1_Z)
);
defparam csr_rd_illegal_i_a12_1_1.INIT=16'h55F7;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_3_1_0 (
	.A(sw_csr_addr_de_1_9),
	.B(sw_csr_addr_de_1_8),
	.C(un1_instruction_34_i),
	.D(sw_csr_addr_de_1_1),
	.Y(csr_rd_illegal_i_a12_3_1_0_Z)
);
defparam csr_rd_illegal_i_a12_3_1_0.INIT=16'hC080;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_8_3_2 (
	.A(sw_csr_addr_de[1]),
	.B(sw_csr_addr_de[8]),
	.C(sw_csr_addr_de_1_6),
	.D(sw_csr_addr_de[0]),
	.Y(csr_rd_illegal_i_a12_8_3_2_Z)
);
defparam csr_rd_illegal_i_a12_8_3_2.INIT=16'h0004;
// @36:1473
  CFG4 csr_rd_illegal_i_a2_1 (
	.A(un1_instruction_34_i),
	.B(sw_csr_addr_de_1_9),
	.C(sw_csr_addr_de_1_8),
	.D(sw_csr_addr_de_1_6),
	.Y(N_46)
);
defparam csr_rd_illegal_i_a2_1.INIT=16'h0080;
// @36:1547
  CFG4 csr_wr_illegal_i_o2 (
	.A(sw_csr_addr_de[3]),
	.B(un1_instruction_34_i),
	.C(sw_csr_addr_de_1_4),
	.D(sw_csr_addr_de[2]),
	.Y(N_59)
);
defparam csr_wr_illegal_i_o2.INIT=16'hFFEA;
// @36:1473
  CFG4 csr_rd_illegal_i_a2_6 (
	.A(sw_csr_addr_de[10]),
	.B(sw_csr_addr_de[11]),
	.C(sw_csr_addr_de[5]),
	.D(sw_csr_addr_de[7]),
	.Y(N_88)
);
defparam csr_rd_illegal_i_a2_6.INIT=16'h0001;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_2_2 (
	.A(sw_csr_addr_de[10]),
	.B(sw_csr_addr_de_1_5),
	.C(N_46),
	.D(sw_csr_addr_de[11]),
	.Y(csr_rd_illegal_i_a12_2_2_Z)
);
defparam csr_rd_illegal_i_a12_2_2.INIT=16'h1000;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_1_2 (
	.A(csr_rd_illegal_i_a12_1_0_Z),
	.B(sw_csr_addr_de_1_6),
	.C(sw_csr_addr_de[2]),
	.D(sw_csr_addr_de[0]),
	.Y(csr_rd_illegal_i_a12_1_2_Z)
);
defparam csr_rd_illegal_i_a12_1_2.INIT=16'h20AA;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_4_3 (
	.A(sw_csr_addr_de[10]),
	.B(sw_csr_addr_de[8]),
	.C(sw_csr_addr_de_1_5),
	.D(sw_csr_addr_de[6]),
	.Y(csr_rd_illegal_i_a12_4_3_Z)
);
defparam csr_rd_illegal_i_a12_4_3.INIT=16'h0002;
// @36:1547
  CFG4 csr_wr_illegal_i_a12_7_1 (
	.A(sw_csr_addr_de_1_0),
	.B(sw_csr_addr_de[1]),
	.C(N_81),
	.D(sw_csr_addr_de[7]),
	.Y(csr_wr_illegal_i_a12_7_1_Z)
);
defparam csr_wr_illegal_i_a12_7_1.INIT=16'h0080;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_7_3 (
	.A(N_44),
	.B(sw_csr_addr_de[4]),
	.C(sw_csr_addr_de[3]),
	.D(sw_csr_addr_de_1_0),
	.Y(N_42_3)
);
defparam csr_rd_illegal_i_a12_7_3.INIT=16'h0002;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_8_3 (
	.A(sw_csr_addr_de[9]),
	.B(sw_csr_addr_de_1_5),
	.C(csr_rd_illegal_i_a12_8_3_2_Z),
	.D(N_81),
	.Y(csr_rd_illegal_i_a12_8_3_Z)
);
defparam csr_rd_illegal_i_a12_8_3.INIT=16'h1000;
// @36:1473
  CFG4 csr_rd_illegal_i_o12_4 (
	.A(sw_csr_addr_de[2]),
	.B(sw_csr_addr_de[3]),
	.C(sw_csr_addr_de[1]),
	.D(sw_csr_addr_de[0]),
	.Y(N_32)
);
defparam csr_rd_illegal_i_o12_4.INIT=16'h1112;
// @36:1547
  CFG4 csr_wr_illegal_i_a2_5 (
	.A(sw_csr_addr_de_1_6),
	.B(sw_csr_addr_de[8]),
	.C(sw_csr_addr_de[9]),
	.D(sw_csr_addr_de[5]),
	.Y(N_87)
);
defparam csr_wr_illegal_i_a2_5.INIT=16'h4000;
// @36:1473
  CFG4 csr_rd_illegal_i_o12_3 (
	.A(N_57),
	.B(sw_csr_addr_de_1_7),
	.C(sw_csr_addr_de_1_4),
	.D(N_25_i),
	.Y(N_31)
);
defparam csr_rd_illegal_i_o12_3.INIT=16'hF2F7;
// @36:1547
  CFG4 csr_wr_illegal_i_2_tz_0 (
	.A(N_81),
	.B(sw_csr_addr_de[7]),
	.C(N_57),
	.D(sw_csr_addr_de_1_4),
	.Y(csr_wr_illegal_i_2_tz_0_Z)
);
defparam csr_wr_illegal_i_2_tz_0.INIT=16'hAA20;
// @36:1473
  CFG3 csr_rd_illegal_i_a12 (
	.A(N_46),
	.B(N_32),
	.C(csr_rd_illegal_i_a12_1),
	.Y(N_34)
);
defparam csr_rd_illegal_i_a12.INIT=8'h80;
// @36:1547
  CFG4 csr_wr_illegal_i_a12_5 (
	.A(sw_csr_addr_de_1_11),
	.B(sw_csr_addr_de[7]),
	.C(N_87),
	.D(N_59),
	.Y(N_77)
);
defparam csr_wr_illegal_i_a12_5.INIT=16'h0040;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_2 (
	.A(sw_csr_addr_de[1]),
	.B(sw_csr_addr_de_1_0),
	.C(csr_rd_illegal_i_a12_2_2_Z),
	.D(N_59),
	.Y(N_37)
);
defparam csr_rd_illegal_i_a12_2.INIT=16'hF0B0;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_6 (
	.A(sw_csr_addr_de[6]),
	.B(sw_csr_addr_de[9]),
	.C(N_59),
	.D(N_88),
	.Y(N_41)
);
defparam csr_rd_illegal_i_a12_6.INIT=16'h0200;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_7 (
	.A(sw_csr_addr_de[7]),
	.B(N_42_3),
	.C(sw_csr_addr_de[5]),
	.D(N_81),
	.Y(N_42)
);
defparam csr_rd_illegal_i_a12_7.INIT=16'h0400;
// @36:1473
  CFG4 csr_rd_illegal_i_a12_0 (
	.A(N_31),
	.B(N_46),
	.C(sw_csr_addr_de_1_5),
	.D(N_81),
	.Y(N_35)
);
defparam csr_rd_illegal_i_a12_0.INIT=16'h8000;
// @36:1547
  CFG4 csr_wr_illegal_i_a12 (
	.A(N_68),
	.B(N_81),
	.C(sw_csr_addr_de[7]),
	.D(N_42_3),
	.Y(N_71)
);
defparam csr_wr_illegal_i_a12.INIT=16'h0800;
// @36:1473
  CFG4 csr_rd_illegal_i_4 (
	.A(csr_rd_illegal_i_a12_3_1_0_Z),
	.B(csr_rd_illegal_i_a12_8_3_Z),
	.C(N_59),
	.D(N_88),
	.Y(N_16_4)
);
defparam csr_rd_illegal_i_4.INIT=16'h0E0C;
// @36:1473
  CFG4 csr_rd_illegal_i_3 (
	.A(csr_rd_illegal_i_a12_1_2_Z),
	.B(csr_rd_illegal_i_a12_1_1_Z),
	.C(N_88),
	.D(N_37),
	.Y(N_16_3)
);
defparam csr_rd_illegal_i_3.INIT=16'hFF80;
// @36:1547
  CFG4 csr_wr_illegal_i_3 (
	.A(csr_wr_illegal_i_a12_7_1_Z),
	.B(N_16_3),
	.C(csr_wr_illegal_i_2_tz_0_Z),
	.D(N_87),
	.Y(csr_wr_illegal_i_3_Z)
);
defparam csr_wr_illegal_i_3.INIT=16'hFECC;
// @36:1547
  CFG4 csr_wr_illegal_i_1 (
	.A(sw_csr_wr_op_de[1]),
	.B(sw_csr_wr_op_de[0]),
	.C(N_71),
	.D(N_41),
	.Y(csr_wr_illegal_i_1_Z)
);
defparam csr_wr_illegal_i_1.INIT=16'hFFF1;
// @36:1473
  CFG4 csr_rd_illegal_i_6 (
	.A(N_77),
	.B(N_16_4),
	.C(N_34),
	.D(N_35),
	.Y(csr_rd_illegal_i_6_1z)
);
defparam csr_rd_illegal_i_6.INIT=16'hFFFE;
// @36:1473
  CFG4 csr_rd_illegal_i_0 (
	.A(sw_csr_addr_de[9]),
	.B(csr_rd_illegal_i_a12_4_3_Z),
	.C(sw_csr_rd_op_de),
	.D(sw_csr_addr_de[11]),
	.Y(csr_rd_illegal_i_0_Z)
);
defparam csr_rd_illegal_i_0.INIT=16'h4F0F;
// @36:1547
  CFG4 csr_wr_illegal_i (
	.A(N_16_4),
	.B(N_77),
	.C(csr_wr_illegal_i_3_Z),
	.D(csr_wr_illegal_i_1_Z),
	.Y(N_56)
);
defparam csr_wr_illegal_i.INIT=16'hFFFE;
// @36:1473
  CFG4 csr_rd_illegal_i_5 (
	.A(csr_rd_illegal_i_0_Z),
	.B(N_42),
	.C(N_16_3),
	.D(N_41),
	.Y(csr_rd_illegal_i_5_1z)
);
defparam csr_rd_illegal_i_5.INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_decode_1s_1s_0s */

module miv_rv32_bcu (
  de_ex_pipe_curr_pc_ex_2_0,
  ifu_expipe_resp_ireg_vaddr_0,
  ifu_expipe_resp_next_vaddr_0,
  un1_u_miv_rv32_csr_decode_0_2_0,
  ex_retr_pipe_sw_csr_addr_retr_0,
  ex_retr_pipe_sw_csr_addr_retr_9,
  ex_retr_pipe_sw_csr_addr_retr_1,
  ex_retr_pipe_sw_csr_addr_retr_2,
  ex_retr_pipe_sw_csr_addr_retr_6,
  csr_priv_mtvec_epc_retr,
  csr_priv_dpc_retr,
  de_ex_pipe_immediate_ex,
  de_ex_pipe_curr_pc_ex,
  gpr_rs1_rd_data_sig,
  de_ex_pipe_bcu_operand0_mux_sel_ex_0,
  csr_priv_mtvec_excpt_vec_retr,
  de_ex_pipe_bcu_operand1_mux_sel_ex,
  lsu_req_addr,
  N_1337_i,
  bcu_result_valid_i_1z,
  N_455,
  force_debug_nop_de,
  stage_state_retr,
  N_112_2,
  N_353,
  N_1337_2,
  de_ex_pipe_bcu_op_sel_ex,
  stage_state_ex,
  bcu_result_cry_0_Y
)
;
output de_ex_pipe_curr_pc_ex_2_0 ;
input ifu_expipe_resp_ireg_vaddr_0 ;
input ifu_expipe_resp_next_vaddr_0 ;
input un1_u_miv_rv32_csr_decode_0_2_0 ;
input ex_retr_pipe_sw_csr_addr_retr_0 ;
input ex_retr_pipe_sw_csr_addr_retr_9 ;
input ex_retr_pipe_sw_csr_addr_retr_1 ;
input ex_retr_pipe_sw_csr_addr_retr_2 ;
input ex_retr_pipe_sw_csr_addr_retr_6 ;
input [31:1] csr_priv_mtvec_epc_retr ;
input [31:0] csr_priv_dpc_retr ;
input [31:0] de_ex_pipe_immediate_ex ;
input [31:0] de_ex_pipe_curr_pc_ex ;
input [31:0] gpr_rs1_rd_data_sig ;
input de_ex_pipe_bcu_operand0_mux_sel_ex_0 ;
input [31:2] csr_priv_mtvec_excpt_vec_retr ;
input [2:0] de_ex_pipe_bcu_operand1_mux_sel_ex ;
output [31:1] lsu_req_addr ;
output N_1337_i ;
output bcu_result_valid_i_1z ;
input N_455 ;
input force_debug_nop_de ;
input stage_state_retr ;
input N_112_2 ;
input N_353 ;
output N_1337_2 ;
input de_ex_pipe_bcu_op_sel_ex ;
input stage_state_ex ;
output bcu_result_cry_0_Y ;
wire de_ex_pipe_curr_pc_ex_2_0 ;
wire ifu_expipe_resp_ireg_vaddr_0 ;
wire ifu_expipe_resp_next_vaddr_0 ;
wire un1_u_miv_rv32_csr_decode_0_2_0 ;
wire ex_retr_pipe_sw_csr_addr_retr_0 ;
wire ex_retr_pipe_sw_csr_addr_retr_9 ;
wire ex_retr_pipe_sw_csr_addr_retr_1 ;
wire ex_retr_pipe_sw_csr_addr_retr_2 ;
wire ex_retr_pipe_sw_csr_addr_retr_6 ;
wire de_ex_pipe_bcu_operand0_mux_sel_ex_0 ;
wire N_1337_i ;
wire bcu_result_valid_i_1z ;
wire N_455 ;
wire force_debug_nop_de ;
wire stage_state_retr ;
wire N_112_2 ;
wire N_353 ;
wire N_1337_2 ;
wire de_ex_pipe_bcu_op_sel_ex ;
wire stage_state_ex ;
wire bcu_result_cry_0_Y ;
wire [1:1] bcu_operand1_6_0_0_a2_0_Z;
wire [18:4] bcu_operand0;
wire [31:2] bcu_operand1_3_i_m4_1_0_co1;
wire [31:2] bcu_operand1_3_i_m4_1_0_wmux_0_S;
wire [31:2] bcu_operand1_3_i_m4_1_0_y0;
wire [31:2] bcu_operand1_3_i_m4_1_0_co0;
wire [31:2] bcu_operand1_3_i_m4_1_0_wmux_S;
wire bcu_result_cry_0_Z ;
wire bcu_result_cry_0_S ;
wire N_140 ;
wire N_381 ;
wire GND ;
wire bcu_result_cry_1_Z ;
wire bcu_result_cry_1_Y ;
wire N_380 ;
wire N_457 ;
wire N_139 ;
wire bcu_result_cry_2 ;
wire bcu_result_cry_2_0_Y ;
wire N_438 ;
wire N_138 ;
wire bcu_result_cry_3 ;
wire bcu_result_cry_3_0_Y ;
wire N_439 ;
wire N_137 ;
wire bcu_result_cry_4 ;
wire bcu_result_cry_4_0_Y ;
wire N_440 ;
wire bcu_result_cry_5 ;
wire bcu_result_cry_5_0_Y ;
wire N_387 ;
wire bcu_result_cry_6 ;
wire bcu_result_cry_6_0_Y ;
wire N_386 ;
wire bcu_result_cry_7 ;
wire bcu_result_cry_7_0_Y ;
wire N_385 ;
wire N_136 ;
wire bcu_result_cry_8 ;
wire bcu_result_cry_8_0_Y ;
wire N_393 ;
wire N_135 ;
wire bcu_result_cry_9 ;
wire bcu_result_cry_9_0_Y ;
wire N_392 ;
wire N_134 ;
wire bcu_result_cry_10 ;
wire bcu_result_cry_10_0_Y ;
wire N_391 ;
wire bcu_result_cry_11 ;
wire bcu_result_cry_11_0_Y ;
wire N_399 ;
wire bcu_result_cry_12 ;
wire bcu_result_cry_12_0_Y ;
wire N_398 ;
wire bcu_result_cry_13 ;
wire bcu_result_cry_13_0_Y ;
wire N_397 ;
wire N_133 ;
wire bcu_result_cry_14 ;
wire bcu_result_cry_14_0_Y ;
wire N_405 ;
wire N_132 ;
wire bcu_result_cry_15 ;
wire bcu_result_cry_15_0_Y ;
wire N_404 ;
wire N_131 ;
wire bcu_result_cry_16 ;
wire bcu_result_cry_16_0_Y ;
wire N_403 ;
wire bcu_result_cry_17 ;
wire bcu_result_cry_17_0_Y ;
wire N_411 ;
wire bcu_result_cry_18 ;
wire bcu_result_cry_18_0_Y ;
wire N_410 ;
wire bcu_result_cry_19 ;
wire bcu_result_cry_19_0_Y ;
wire N_409 ;
wire N_130 ;
wire bcu_result_cry_20 ;
wire bcu_result_cry_20_0_Y ;
wire N_417 ;
wire N_129 ;
wire bcu_result_cry_21 ;
wire bcu_result_cry_21_0_Y ;
wire N_416 ;
wire N_128 ;
wire bcu_result_cry_22 ;
wire bcu_result_cry_22_0_Y ;
wire N_415 ;
wire N_127 ;
wire bcu_result_cry_23 ;
wire bcu_result_cry_23_0_Y ;
wire N_423 ;
wire N_126 ;
wire bcu_result_cry_24 ;
wire bcu_result_cry_24_0_Y ;
wire N_422 ;
wire N_125 ;
wire bcu_result_cry_25 ;
wire bcu_result_cry_25_0_Y ;
wire N_421 ;
wire N_124 ;
wire bcu_result_cry_26 ;
wire bcu_result_cry_26_0_Y ;
wire N_429 ;
wire N_123 ;
wire bcu_result_cry_27 ;
wire bcu_result_cry_27_0_Y ;
wire N_428 ;
wire N_122 ;
wire bcu_result_cry_28 ;
wire bcu_result_cry_28_0_Y ;
wire N_427 ;
wire N_121 ;
wire bcu_result_cry_29 ;
wire bcu_result_cry_29_0_Y ;
wire N_441 ;
wire N_120 ;
wire bcu_result_s_31_FCO ;
wire bcu_result_s_31_Y ;
wire N_118 ;
wire N_355 ;
wire N_382 ;
wire bcu_result_cry_30 ;
wire bcu_result_cry_30_0_Y ;
wire N_442 ;
wire N_119 ;
wire VCC ;
wire bcu_result_valid_i_0_Z ;
wire bcu_result_valid_i_a2_0_4_Z ;
wire bcu_result_valid_i_a2_0_5_Z ;
wire bcu_result_valid_i_a2_0_6_Z ;
wire N_489 ;
// @36:456
  ARI1 bcu_result_cry_0 (
	.FCO(bcu_result_cry_0_Z),
	.S(bcu_result_cry_0_S),
	.Y(bcu_result_cry_0_Y),
	.B(N_140),
	.C(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.D(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.A(N_381),
	.FCI(GND)
);
defparam bcu_result_cry_0.INIT=20'h5A9AA;
// @36:456
  ARI1 bcu_result_cry_1 (
	.FCO(bcu_result_cry_1_Z),
	.S(lsu_req_addr[1]),
	.Y(bcu_result_cry_1_Y),
	.B(N_380),
	.C(N_457),
	.D(bcu_operand1_6_0_0_a2_0_Z[1]),
	.A(N_139),
	.FCI(bcu_result_cry_0_Z)
);
defparam bcu_result_cry_1.INIT=20'h513EC;
// @36:456
  ARI1 bcu_result_cry_2_0 (
	.FCO(bcu_result_cry_2),
	.S(lsu_req_addr[2]),
	.Y(bcu_result_cry_2_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_438),
	.D(GND),
	.A(N_138),
	.FCI(bcu_result_cry_1_Z)
);
defparam bcu_result_cry_2_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_3_0 (
	.FCO(bcu_result_cry_3),
	.S(lsu_req_addr[3]),
	.Y(bcu_result_cry_3_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_439),
	.D(GND),
	.A(N_137),
	.FCI(bcu_result_cry_2)
);
defparam bcu_result_cry_3_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_4_0 (
	.FCO(bcu_result_cry_4),
	.S(lsu_req_addr[4]),
	.Y(bcu_result_cry_4_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(bcu_operand0[4]),
	.D(GND),
	.A(N_440),
	.FCI(bcu_result_cry_3)
);
defparam bcu_result_cry_4_0.INIT=20'h599CC;
// @36:456
  ARI1 bcu_result_cry_5_0 (
	.FCO(bcu_result_cry_5),
	.S(lsu_req_addr[5]),
	.Y(bcu_result_cry_5_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(bcu_operand0[5]),
	.D(GND),
	.A(N_387),
	.FCI(bcu_result_cry_4)
);
defparam bcu_result_cry_5_0.INIT=20'h599CC;
// @36:456
  ARI1 bcu_result_cry_6_0 (
	.FCO(bcu_result_cry_6),
	.S(lsu_req_addr[6]),
	.Y(bcu_result_cry_6_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(bcu_operand0[6]),
	.D(GND),
	.A(N_386),
	.FCI(bcu_result_cry_5)
);
defparam bcu_result_cry_6_0.INIT=20'h599CC;
// @36:456
  ARI1 bcu_result_cry_7_0 (
	.FCO(bcu_result_cry_7),
	.S(lsu_req_addr[7]),
	.Y(bcu_result_cry_7_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_385),
	.D(GND),
	.A(N_136),
	.FCI(bcu_result_cry_6)
);
defparam bcu_result_cry_7_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_8_0 (
	.FCO(bcu_result_cry_8),
	.S(lsu_req_addr[8]),
	.Y(bcu_result_cry_8_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_393),
	.D(GND),
	.A(N_135),
	.FCI(bcu_result_cry_7)
);
defparam bcu_result_cry_8_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_9_0 (
	.FCO(bcu_result_cry_9),
	.S(lsu_req_addr[9]),
	.Y(bcu_result_cry_9_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_392),
	.D(GND),
	.A(N_134),
	.FCI(bcu_result_cry_8)
);
defparam bcu_result_cry_9_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_10_0 (
	.FCO(bcu_result_cry_10),
	.S(lsu_req_addr[10]),
	.Y(bcu_result_cry_10_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(bcu_operand0[10]),
	.D(GND),
	.A(N_391),
	.FCI(bcu_result_cry_9)
);
defparam bcu_result_cry_10_0.INIT=20'h599CC;
// @36:456
  ARI1 bcu_result_cry_11_0 (
	.FCO(bcu_result_cry_11),
	.S(lsu_req_addr[11]),
	.Y(bcu_result_cry_11_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(bcu_operand0[11]),
	.D(GND),
	.A(N_399),
	.FCI(bcu_result_cry_10)
);
defparam bcu_result_cry_11_0.INIT=20'h599CC;
// @36:456
  ARI1 bcu_result_cry_12_0 (
	.FCO(bcu_result_cry_12),
	.S(lsu_req_addr[12]),
	.Y(bcu_result_cry_12_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(bcu_operand0[12]),
	.D(GND),
	.A(N_398),
	.FCI(bcu_result_cry_11)
);
defparam bcu_result_cry_12_0.INIT=20'h599CC;
// @36:456
  ARI1 bcu_result_cry_13_0 (
	.FCO(bcu_result_cry_13),
	.S(lsu_req_addr[13]),
	.Y(bcu_result_cry_13_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_397),
	.D(GND),
	.A(N_133),
	.FCI(bcu_result_cry_12)
);
defparam bcu_result_cry_13_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_14_0 (
	.FCO(bcu_result_cry_14),
	.S(lsu_req_addr[14]),
	.Y(bcu_result_cry_14_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_405),
	.D(GND),
	.A(N_132),
	.FCI(bcu_result_cry_13)
);
defparam bcu_result_cry_14_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_15_0 (
	.FCO(bcu_result_cry_15),
	.S(lsu_req_addr[15]),
	.Y(bcu_result_cry_15_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_404),
	.D(GND),
	.A(N_131),
	.FCI(bcu_result_cry_14)
);
defparam bcu_result_cry_15_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_16_0 (
	.FCO(bcu_result_cry_16),
	.S(lsu_req_addr[16]),
	.Y(bcu_result_cry_16_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(bcu_operand0[16]),
	.D(GND),
	.A(N_403),
	.FCI(bcu_result_cry_15)
);
defparam bcu_result_cry_16_0.INIT=20'h599CC;
// @36:456
  ARI1 bcu_result_cry_17_0 (
	.FCO(bcu_result_cry_17),
	.S(lsu_req_addr[17]),
	.Y(bcu_result_cry_17_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(bcu_operand0[17]),
	.D(GND),
	.A(N_411),
	.FCI(bcu_result_cry_16)
);
defparam bcu_result_cry_17_0.INIT=20'h599CC;
// @36:456
  ARI1 bcu_result_cry_18_0 (
	.FCO(bcu_result_cry_18),
	.S(lsu_req_addr[18]),
	.Y(bcu_result_cry_18_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(bcu_operand0[18]),
	.D(GND),
	.A(N_410),
	.FCI(bcu_result_cry_17)
);
defparam bcu_result_cry_18_0.INIT=20'h599CC;
// @36:456
  ARI1 bcu_result_cry_19_0 (
	.FCO(bcu_result_cry_19),
	.S(lsu_req_addr[19]),
	.Y(bcu_result_cry_19_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_409),
	.D(GND),
	.A(N_130),
	.FCI(bcu_result_cry_18)
);
defparam bcu_result_cry_19_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_20_0 (
	.FCO(bcu_result_cry_20),
	.S(lsu_req_addr[20]),
	.Y(bcu_result_cry_20_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_417),
	.D(GND),
	.A(N_129),
	.FCI(bcu_result_cry_19)
);
defparam bcu_result_cry_20_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_21_0 (
	.FCO(bcu_result_cry_21),
	.S(lsu_req_addr[21]),
	.Y(bcu_result_cry_21_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_416),
	.D(GND),
	.A(N_128),
	.FCI(bcu_result_cry_20)
);
defparam bcu_result_cry_21_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_22_0 (
	.FCO(bcu_result_cry_22),
	.S(lsu_req_addr[22]),
	.Y(bcu_result_cry_22_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_415),
	.D(GND),
	.A(N_127),
	.FCI(bcu_result_cry_21)
);
defparam bcu_result_cry_22_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_23_0 (
	.FCO(bcu_result_cry_23),
	.S(lsu_req_addr[23]),
	.Y(bcu_result_cry_23_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_423),
	.D(GND),
	.A(N_126),
	.FCI(bcu_result_cry_22)
);
defparam bcu_result_cry_23_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_24_0 (
	.FCO(bcu_result_cry_24),
	.S(lsu_req_addr[24]),
	.Y(bcu_result_cry_24_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_422),
	.D(GND),
	.A(N_125),
	.FCI(bcu_result_cry_23)
);
defparam bcu_result_cry_24_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_25_0 (
	.FCO(bcu_result_cry_25),
	.S(lsu_req_addr[25]),
	.Y(bcu_result_cry_25_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_421),
	.D(GND),
	.A(N_124),
	.FCI(bcu_result_cry_24)
);
defparam bcu_result_cry_25_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_26_0 (
	.FCO(bcu_result_cry_26),
	.S(lsu_req_addr[26]),
	.Y(bcu_result_cry_26_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_429),
	.D(GND),
	.A(N_123),
	.FCI(bcu_result_cry_25)
);
defparam bcu_result_cry_26_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_27_0 (
	.FCO(bcu_result_cry_27),
	.S(lsu_req_addr[27]),
	.Y(bcu_result_cry_27_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_428),
	.D(GND),
	.A(N_122),
	.FCI(bcu_result_cry_26)
);
defparam bcu_result_cry_27_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_28_0 (
	.FCO(bcu_result_cry_28),
	.S(lsu_req_addr[28]),
	.Y(bcu_result_cry_28_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_427),
	.D(GND),
	.A(N_121),
	.FCI(bcu_result_cry_27)
);
defparam bcu_result_cry_28_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_cry_29_0 (
	.FCO(bcu_result_cry_29),
	.S(lsu_req_addr[29]),
	.Y(bcu_result_cry_29_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_441),
	.D(GND),
	.A(N_120),
	.FCI(bcu_result_cry_28)
);
defparam bcu_result_cry_29_0.INIT=20'h5BB44;
// @36:456
  ARI1 bcu_result_s_31 (
	.FCO(bcu_result_s_31_FCO),
	.S(lsu_req_addr[31]),
	.Y(bcu_result_s_31_Y),
	.B(N_118),
	.C(N_355),
	.D(N_382),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.FCI(bcu_result_cry_30)
);
defparam bcu_result_s_31.INIT=20'h4995A;
// @36:456
  ARI1 bcu_result_cry_30_0 (
	.FCO(bcu_result_cry_30),
	.S(lsu_req_addr[30]),
	.Y(bcu_result_cry_30_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_442),
	.D(GND),
	.A(N_119),
	.FCI(bcu_result_cry_29)
);
defparam bcu_result_cry_30_0.INIT=20'h5BB44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[27]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[27]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[27]),
	.Y(N_428),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[27]),
	.D(csr_priv_mtvec_excpt_vec_retr[27]),
	.A(bcu_operand1_3_i_m4_1_0_y0[27]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[27])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[27] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[27]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[27]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[27]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[27]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[27]),
	.D(csr_priv_dpc_retr[27]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[27] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[30]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[30]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[30]),
	.Y(N_442),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[30]),
	.D(csr_priv_mtvec_excpt_vec_retr[30]),
	.A(bcu_operand1_3_i_m4_1_0_y0[30]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[30])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[30] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[30]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[30]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[30]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[30]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[30]),
	.D(csr_priv_dpc_retr[30]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[30] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[29]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[29]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[29]),
	.Y(N_441),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[29]),
	.D(csr_priv_mtvec_excpt_vec_retr[29]),
	.A(bcu_operand1_3_i_m4_1_0_y0[29]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[29])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[29] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[29]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[29]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[29]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[29]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[29]),
	.D(csr_priv_dpc_retr[29]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[29] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[4]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[4]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[4]),
	.Y(N_440),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[4]),
	.D(csr_priv_mtvec_excpt_vec_retr[4]),
	.A(bcu_operand1_3_i_m4_1_0_y0[4]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[4])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[4] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[4]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[4]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[4]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[4]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[4]),
	.D(csr_priv_dpc_retr[4]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[4] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[10]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[10]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[10]),
	.Y(N_391),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[10]),
	.D(csr_priv_mtvec_excpt_vec_retr[10]),
	.A(bcu_operand1_3_i_m4_1_0_y0[10]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[10])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[10] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[10]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[10]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[10]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[10]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[10]),
	.D(csr_priv_dpc_retr[10]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[10] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[19]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[19]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[19]),
	.Y(N_409),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[19]),
	.D(csr_priv_mtvec_excpt_vec_retr[19]),
	.A(bcu_operand1_3_i_m4_1_0_y0[19]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[19])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[19] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[19]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[19]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[19]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[19]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[19]),
	.D(csr_priv_dpc_retr[19]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[19] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[26]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[26]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[26]),
	.Y(N_429),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[26]),
	.D(csr_priv_mtvec_excpt_vec_retr[26]),
	.A(bcu_operand1_3_i_m4_1_0_y0[26]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[26])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[26] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[26]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[26]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[26]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[26]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[26]),
	.D(csr_priv_dpc_retr[26]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[26] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[22]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[22]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[22]),
	.Y(N_415),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[22]),
	.D(csr_priv_mtvec_excpt_vec_retr[22]),
	.A(bcu_operand1_3_i_m4_1_0_y0[22]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[22])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[22] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[22]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[22]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[22]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[22]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[22]),
	.D(csr_priv_dpc_retr[22]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[22] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[2]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[2]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[2]),
	.Y(N_438),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[2]),
	.D(csr_priv_mtvec_excpt_vec_retr[2]),
	.A(bcu_operand1_3_i_m4_1_0_y0[2]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[2])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[2] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[2]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[2]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[2]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[2]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[2]),
	.D(csr_priv_dpc_retr[2]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[2] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[3]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[3]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[3]),
	.Y(N_439),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[3]),
	.D(csr_priv_mtvec_excpt_vec_retr[3]),
	.A(bcu_operand1_3_i_m4_1_0_y0[3]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[3])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[3] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[3]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[3]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[3]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[3]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[3]),
	.D(csr_priv_dpc_retr[3]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[3] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[28]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[28]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[28]),
	.Y(N_427),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[28]),
	.D(csr_priv_mtvec_excpt_vec_retr[28]),
	.A(bcu_operand1_3_i_m4_1_0_y0[28]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[28])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[28] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[28]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[28]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[28]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[28]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[28]),
	.D(csr_priv_dpc_retr[28]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[28] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[9]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[9]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[9]),
	.Y(N_392),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[9]),
	.D(csr_priv_mtvec_excpt_vec_retr[9]),
	.A(bcu_operand1_3_i_m4_1_0_y0[9]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[9])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[9] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[9]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[9]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[9]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[9]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[9]),
	.D(csr_priv_dpc_retr[9]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[9] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[6]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[6]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[6]),
	.Y(N_386),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[6]),
	.D(csr_priv_mtvec_excpt_vec_retr[6]),
	.A(bcu_operand1_3_i_m4_1_0_y0[6]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[6])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[6] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[6]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[6]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[6]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[6]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[6]),
	.D(csr_priv_dpc_retr[6]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[6] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[12]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[12]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[12]),
	.Y(N_398),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[12]),
	.D(csr_priv_mtvec_excpt_vec_retr[12]),
	.A(bcu_operand1_3_i_m4_1_0_y0[12]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[12])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[12] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[12]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[12]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[12]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[12]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[12]),
	.D(csr_priv_dpc_retr[12]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[12] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[18]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[18]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[18]),
	.Y(N_410),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[18]),
	.D(csr_priv_mtvec_excpt_vec_retr[18]),
	.A(bcu_operand1_3_i_m4_1_0_y0[18]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[18])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[18] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[18]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[18]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[18]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[18]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[18]),
	.D(csr_priv_dpc_retr[18]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[18] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[31]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[31]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[31]),
	.Y(N_382),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[31]),
	.D(csr_priv_mtvec_excpt_vec_retr[31]),
	.A(bcu_operand1_3_i_m4_1_0_y0[31]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[31])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[31] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[31]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[31]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[31]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[31]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[31]),
	.D(csr_priv_dpc_retr[31]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[31] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[17]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[17]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[17]),
	.Y(N_411),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[17]),
	.D(csr_priv_mtvec_excpt_vec_retr[17]),
	.A(bcu_operand1_3_i_m4_1_0_y0[17]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[17])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[17] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[17]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[17]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[17]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[17]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[17]),
	.D(csr_priv_dpc_retr[17]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[17] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[8]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[8]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[8]),
	.Y(N_393),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[8]),
	.D(csr_priv_mtvec_excpt_vec_retr[8]),
	.A(bcu_operand1_3_i_m4_1_0_y0[8]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[8])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[8] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[8]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[8]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[8]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[8]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[8]),
	.D(csr_priv_dpc_retr[8]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[8] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[16]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[16]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[16]),
	.Y(N_403),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[16]),
	.D(csr_priv_mtvec_excpt_vec_retr[16]),
	.A(bcu_operand1_3_i_m4_1_0_y0[16]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[16])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[16] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[16]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[16]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[16]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[16]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[16]),
	.D(csr_priv_dpc_retr[16]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[16] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[5]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[5]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[5]),
	.Y(N_387),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[5]),
	.D(csr_priv_mtvec_excpt_vec_retr[5]),
	.A(bcu_operand1_3_i_m4_1_0_y0[5]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[5])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[5] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[5]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[5]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[5]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[5]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[5]),
	.D(csr_priv_dpc_retr[5]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[5] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[20]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[20]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[20]),
	.Y(N_417),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[20]),
	.D(csr_priv_mtvec_excpt_vec_retr[20]),
	.A(bcu_operand1_3_i_m4_1_0_y0[20]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[20])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[20] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[20]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[20]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[20]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[20]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[20]),
	.D(csr_priv_dpc_retr[20]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[20] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[11]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[11]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[11]),
	.Y(N_399),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[11]),
	.D(csr_priv_mtvec_excpt_vec_retr[11]),
	.A(bcu_operand1_3_i_m4_1_0_y0[11]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[11])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[11] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[11]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[11]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[11]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[11]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[11]),
	.D(csr_priv_dpc_retr[11]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[11] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[13]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[13]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[13]),
	.Y(N_397),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[13]),
	.D(csr_priv_mtvec_excpt_vec_retr[13]),
	.A(bcu_operand1_3_i_m4_1_0_y0[13]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[13])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[13] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[13]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[13]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[13]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[13]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[13]),
	.D(csr_priv_dpc_retr[13]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[13] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[24]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[24]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[24]),
	.Y(N_422),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[24]),
	.D(csr_priv_mtvec_excpt_vec_retr[24]),
	.A(bcu_operand1_3_i_m4_1_0_y0[24]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[24])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[24] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[24]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[24]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[24]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[24]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[24]),
	.D(csr_priv_dpc_retr[24]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[24] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[14]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[14]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[14]),
	.Y(N_405),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[14]),
	.D(csr_priv_mtvec_excpt_vec_retr[14]),
	.A(bcu_operand1_3_i_m4_1_0_y0[14]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[14])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[14] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[14]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[14]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[14]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[14]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[14]),
	.D(csr_priv_dpc_retr[14]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[14] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[25]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[25]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[25]),
	.Y(N_421),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[25]),
	.D(csr_priv_mtvec_excpt_vec_retr[25]),
	.A(bcu_operand1_3_i_m4_1_0_y0[25]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[25])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[25] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[25]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[25]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[25]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[25]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[25]),
	.D(csr_priv_dpc_retr[25]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[25] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[15]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[15]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[15]),
	.Y(N_404),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[15]),
	.D(csr_priv_mtvec_excpt_vec_retr[15]),
	.A(bcu_operand1_3_i_m4_1_0_y0[15]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[15])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[15] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[15]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[15]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[15]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[15]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[15]),
	.D(csr_priv_dpc_retr[15]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[15] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[23]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[23]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[23]),
	.Y(N_423),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[23]),
	.D(csr_priv_mtvec_excpt_vec_retr[23]),
	.A(bcu_operand1_3_i_m4_1_0_y0[23]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[23])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[23] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[23]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[23]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[23]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[23]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[23]),
	.D(csr_priv_dpc_retr[23]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[23] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[21]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[21]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[21]),
	.Y(N_416),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[21]),
	.D(csr_priv_mtvec_excpt_vec_retr[21]),
	.A(bcu_operand1_3_i_m4_1_0_y0[21]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[21])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[21] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[21]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[21]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[21]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[21]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[21]),
	.D(csr_priv_dpc_retr[21]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[21] .INIT=20'h0FA44;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux_0[7]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co1[7]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_0_S[7]),
	.Y(N_385),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[7]),
	.D(csr_priv_mtvec_excpt_vec_retr[7]),
	.A(bcu_operand1_3_i_m4_1_0_y0[7]),
	.FCI(bcu_operand1_3_i_m4_1_0_co0[7])
);
defparam \bcu_operand1_3_i_m4_1_0_wmux_0[7] .INIT=20'h0F588;
// @36:419
  ARI1 \bcu_operand1_3_i_m4_1_0_wmux[7]  (
	.FCO(bcu_operand1_3_i_m4_1_0_co0[7]),
	.S(bcu_operand1_3_i_m4_1_0_wmux_S[7]),
	.Y(bcu_operand1_3_i_m4_1_0_y0[7]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[7]),
	.D(csr_priv_dpc_retr[7]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_1_0_wmux[7] .INIT=20'h0FA44;
// @36:419
  CFG2 \bcu_operand1_6_0_0_a2_0_2[1]  (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.Y(bcu_operand1_6_0_0_a2_0_Z[1])
);
defparam \bcu_operand1_6_0_0_a2_0_2[1] .INIT=4'h1;
// @36:460
  CFG2 bcu_result_valid_i_2 (
	.A(stage_state_ex),
	.B(de_ex_pipe_bcu_op_sel_ex),
	.Y(N_1337_2)
);
defparam bcu_result_valid_i_2.INIT=4'h7;
// @36:460
  CFG2 bcu_result_valid_i_o4_0 (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.Y(N_355)
);
defparam bcu_result_valid_i_o4_0.INIT=4'hE;
// @36:456
  CFG3 bcu_result_s_31_RNO (
	.A(gpr_rs1_rd_data_sig[31]),
	.B(de_ex_pipe_curr_pc_ex[31]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_118)
);
defparam bcu_result_s_31_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_30_0_RNO (
	.A(gpr_rs1_rd_data_sig[30]),
	.B(de_ex_pipe_curr_pc_ex[30]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_119)
);
defparam bcu_result_cry_30_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_29_0_RNO (
	.A(gpr_rs1_rd_data_sig[29]),
	.B(de_ex_pipe_curr_pc_ex[29]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_120)
);
defparam bcu_result_cry_29_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_28_0_RNO (
	.A(gpr_rs1_rd_data_sig[28]),
	.B(de_ex_pipe_curr_pc_ex[28]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_121)
);
defparam bcu_result_cry_28_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_27_0_RNO (
	.A(gpr_rs1_rd_data_sig[27]),
	.B(de_ex_pipe_curr_pc_ex[27]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_122)
);
defparam bcu_result_cry_27_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_26_0_RNO (
	.A(gpr_rs1_rd_data_sig[26]),
	.B(de_ex_pipe_curr_pc_ex[26]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_123)
);
defparam bcu_result_cry_26_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_25_0_RNO (
	.A(gpr_rs1_rd_data_sig[25]),
	.B(de_ex_pipe_curr_pc_ex[25]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_124)
);
defparam bcu_result_cry_25_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_24_0_RNO (
	.A(gpr_rs1_rd_data_sig[24]),
	.B(de_ex_pipe_curr_pc_ex[24]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_125)
);
defparam bcu_result_cry_24_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_23_0_RNO (
	.A(gpr_rs1_rd_data_sig[23]),
	.B(de_ex_pipe_curr_pc_ex[23]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_126)
);
defparam bcu_result_cry_23_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_22_0_RNO (
	.A(gpr_rs1_rd_data_sig[22]),
	.B(de_ex_pipe_curr_pc_ex[22]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_127)
);
defparam bcu_result_cry_22_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_21_0_RNO (
	.A(gpr_rs1_rd_data_sig[21]),
	.B(de_ex_pipe_curr_pc_ex[21]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_128)
);
defparam bcu_result_cry_21_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_20_0_RNO (
	.A(gpr_rs1_rd_data_sig[20]),
	.B(de_ex_pipe_curr_pc_ex[20]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_129)
);
defparam bcu_result_cry_20_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_19_0_RNO (
	.A(gpr_rs1_rd_data_sig[19]),
	.B(de_ex_pipe_curr_pc_ex[19]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_130)
);
defparam bcu_result_cry_19_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_18_0_RNO (
	.A(gpr_rs1_rd_data_sig[18]),
	.B(de_ex_pipe_curr_pc_ex[18]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_operand0[18])
);
defparam bcu_result_cry_18_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_17_0_RNO (
	.A(gpr_rs1_rd_data_sig[17]),
	.B(de_ex_pipe_curr_pc_ex[17]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_operand0[17])
);
defparam bcu_result_cry_17_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_16_0_RNO (
	.A(gpr_rs1_rd_data_sig[16]),
	.B(de_ex_pipe_curr_pc_ex[16]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_operand0[16])
);
defparam bcu_result_cry_16_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_15_0_RNO (
	.A(gpr_rs1_rd_data_sig[15]),
	.B(de_ex_pipe_curr_pc_ex[15]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_131)
);
defparam bcu_result_cry_15_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_14_0_RNO (
	.A(gpr_rs1_rd_data_sig[14]),
	.B(de_ex_pipe_curr_pc_ex[14]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_132)
);
defparam bcu_result_cry_14_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_13_0_RNO (
	.A(gpr_rs1_rd_data_sig[13]),
	.B(de_ex_pipe_curr_pc_ex[13]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_133)
);
defparam bcu_result_cry_13_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_12_0_RNO (
	.A(gpr_rs1_rd_data_sig[12]),
	.B(de_ex_pipe_curr_pc_ex[12]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_operand0[12])
);
defparam bcu_result_cry_12_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_11_0_RNO (
	.A(gpr_rs1_rd_data_sig[11]),
	.B(de_ex_pipe_curr_pc_ex[11]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_operand0[11])
);
defparam bcu_result_cry_11_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_10_0_RNO (
	.A(gpr_rs1_rd_data_sig[10]),
	.B(de_ex_pipe_curr_pc_ex[10]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_operand0[10])
);
defparam bcu_result_cry_10_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_9_0_RNO (
	.A(gpr_rs1_rd_data_sig[9]),
	.B(de_ex_pipe_curr_pc_ex[9]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_134)
);
defparam bcu_result_cry_9_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_8_0_RNO (
	.A(gpr_rs1_rd_data_sig[8]),
	.B(de_ex_pipe_curr_pc_ex[8]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_135)
);
defparam bcu_result_cry_8_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_7_0_RNO (
	.A(gpr_rs1_rd_data_sig[7]),
	.B(de_ex_pipe_curr_pc_ex[7]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_136)
);
defparam bcu_result_cry_7_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_6_0_RNO (
	.A(gpr_rs1_rd_data_sig[6]),
	.B(de_ex_pipe_curr_pc_ex[6]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_operand0[6])
);
defparam bcu_result_cry_6_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_5_0_RNO (
	.A(gpr_rs1_rd_data_sig[5]),
	.B(de_ex_pipe_curr_pc_ex[5]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_operand0[5])
);
defparam bcu_result_cry_5_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_4_0_RNO (
	.A(gpr_rs1_rd_data_sig[4]),
	.B(de_ex_pipe_curr_pc_ex[4]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_operand0[4])
);
defparam bcu_result_cry_4_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_3_0_RNO (
	.A(gpr_rs1_rd_data_sig[3]),
	.B(de_ex_pipe_curr_pc_ex[3]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_137)
);
defparam bcu_result_cry_3_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_2_0_RNO (
	.A(gpr_rs1_rd_data_sig[2]),
	.B(de_ex_pipe_curr_pc_ex[2]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_138)
);
defparam bcu_result_cry_2_0_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_1_RNO (
	.A(gpr_rs1_rd_data_sig[1]),
	.B(de_ex_pipe_curr_pc_ex[1]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_139)
);
defparam bcu_result_cry_1_RNO.INIT=8'hAC;
// @36:456
  CFG3 bcu_result_cry_0_RNO (
	.A(gpr_rs1_rd_data_sig[0]),
	.B(de_ex_pipe_curr_pc_ex[0]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_140)
);
defparam bcu_result_cry_0_RNO.INIT=8'hAC;
// @36:419
  CFG3 \bcu_operand1_1_i_m2_i_m4[0]  (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.B(de_ex_pipe_immediate_ex[0]),
	.C(csr_priv_dpc_retr[0]),
	.Y(N_381)
);
defparam \bcu_operand1_1_i_m2_i_m4[0] .INIT=8'hE4;
// @36:419
  CFG3 \bcu_operand1_1_i_m2_i_m4[1]  (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.B(de_ex_pipe_immediate_ex[1]),
	.C(csr_priv_dpc_retr[1]),
	.Y(N_380)
);
defparam \bcu_operand1_1_i_m2_i_m4[1] .INIT=8'hE4;
// @36:419
  CFG4 \bcu_operand1_6_0_0_a2_0[1]  (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[1]),
	.D(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.Y(N_457)
);
defparam \bcu_operand1_6_0_0_a2_0[1] .INIT=16'h0040;
// @36:460
  CFG4 bcu_result_valid_i_0 (
	.A(stage_state_ex),
	.B(de_ex_pipe_bcu_op_sel_ex),
	.C(N_355),
	.D(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.Y(bcu_result_valid_i_0_Z)
);
defparam bcu_result_valid_i_0.INIT=16'hF777;
// @36:460
  CFG4 bcu_result_valid_i_a2_0_4 (
	.A(ex_retr_pipe_sw_csr_addr_retr_0),
	.B(ex_retr_pipe_sw_csr_addr_retr_9),
	.C(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.D(N_353),
	.Y(bcu_result_valid_i_a2_0_4_Z)
);
defparam bcu_result_valid_i_a2_0_4.INIT=16'h8000;
// @36:460
  CFG4 bcu_result_valid_i_a2_0_5 (
	.A(N_112_2),
	.B(bcu_result_valid_i_a2_0_4_Z),
	.C(ex_retr_pipe_sw_csr_addr_retr_1),
	.D(stage_state_retr),
	.Y(bcu_result_valid_i_a2_0_5_Z)
);
defparam bcu_result_valid_i_a2_0_5.INIT=16'h0800;
// @36:460
  CFG4 bcu_result_valid_i_a2_0_6 (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.B(bcu_result_valid_i_a2_0_5_Z),
	.C(ex_retr_pipe_sw_csr_addr_retr_2),
	.D(ex_retr_pipe_sw_csr_addr_retr_6),
	.Y(bcu_result_valid_i_a2_0_6_Z)
);
defparam bcu_result_valid_i_a2_0_6.INIT=16'h0480;
// @36:460
  CFG2 bcu_result_valid_i_a2_0 (
	.A(bcu_result_valid_i_a2_0_6_Z),
	.B(un1_u_miv_rv32_csr_decode_0_2_0),
	.Y(N_489)
);
defparam bcu_result_valid_i_a2_0.INIT=4'h8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[21]  (
	.A(ifu_expipe_resp_next_vaddr_0),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr_0),
	.Y(de_ex_pipe_curr_pc_ex_2_0)
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[21] .INIT=8'hB8;
// @36:460
  CFG4 bcu_result_valid_i (
	.A(bcu_result_valid_i_0_Z),
	.B(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.C(N_455),
	.D(N_489),
	.Y(bcu_result_valid_i_1z)
);
defparam bcu_result_valid_i.INIT=16'hFFAE;
// @36:9437
  CFG4 bcu_result_valid_i_a2_0_RNI1D7GI (
	.A(bcu_result_valid_i_0_Z),
	.B(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.C(N_455),
	.D(N_489),
	.Y(N_1337_i)
);
defparam bcu_result_valid_i_a2_0_RNI1D7GI.INIT=16'h0051;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_bcu */

module miv_rv32_gpr_ram_array_32s_6s_32s (
  de_ex_pipe_gpr_rs2_rd_sel_ex,
  gpr_rs1_rd_data_sig,
  de_ex_pipe_gpr_rs1_rd_sel_ex,
  debug_gpr_resp_rd_data,
  gpr_wr_data_retr,
  ex_retr_pipe_gpr_wr_sel_retr,
  gpr_wr_valid_int,
  clk,
  un1_raddr0_i,
  un1_raddr1_i
)
;
input [5:0] de_ex_pipe_gpr_rs2_rd_sel_ex ;
output [31:0] gpr_rs1_rd_data_sig ;
input [4:0] de_ex_pipe_gpr_rs1_rd_sel_ex ;
output [31:0] debug_gpr_resp_rd_data ;
input [31:0] gpr_wr_data_retr ;
input [4:0] ex_retr_pipe_gpr_wr_sel_retr ;
input gpr_wr_valid_int ;
input clk ;
output un1_raddr0_i ;
output un1_raddr1_i ;
wire gpr_wr_valid_int ;
wire clk ;
wire un1_raddr0_i ;
wire un1_raddr1_i ;
wire [11:8] mem_xf_1_mem_xf_1_0_2_R_DATA;
wire [11:8] mem_xf_mem_xf_0_2_R_DATA;
wire un1_raddr1_i_i ;
wire un1_raddr0_i_i ;
wire GND ;
wire VCC ;
wire un1_raddr0_0_Z ;
wire un1_raddr1_3_Z ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
  CFG1 un1_raddr1_RNI22TN6 (
	.A(un1_raddr1_i),
	.Y(un1_raddr1_i_i)
);
defparam un1_raddr1_RNI22TN6.INIT=2'h1;
  CFG1 un1_raddr0_RNI12TN6 (
	.A(un1_raddr0_i),
	.Y(un1_raddr0_i_i)
);
defparam un1_raddr0_RNI12TN6.INIT=2'h1;
// @36:6370
  RAM64x12 mem_xf_1_mem_xf_1_0_0 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA(gpr_wr_data_retr[11:0]),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs2_rd_sel_ex[4:0]}),
	.R_DATA(debug_gpr_resp_rd_data[11:0]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un1_raddr1_i_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_xf_1_mem_xf_1_0_0.RAMINDEX="mem_xf[31:0]%32%32%SPEED%0%0%MICRO_RAM";
// @36:6370
  RAM64x12 mem_xf_1_mem_xf_1_0_1 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA(gpr_wr_data_retr[23:12]),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs2_rd_sel_ex[4:0]}),
	.R_DATA(debug_gpr_resp_rd_data[23:12]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un1_raddr1_i_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC1)
);
defparam mem_xf_1_mem_xf_1_0_1.RAMINDEX="mem_xf[31:0]%32%32%SPEED%0%1%MICRO_RAM";
// @36:6370
  RAM64x12 mem_xf_1_mem_xf_1_0_2 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA({GND, GND, GND, GND, gpr_wr_data_retr[31:24]}),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs2_rd_sel_ex[4:0]}),
	.R_DATA({mem_xf_1_mem_xf_1_0_2_R_DATA[11:8], debug_gpr_resp_rd_data[31:24]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un1_raddr1_i_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC2)
);
defparam mem_xf_1_mem_xf_1_0_2.RAMINDEX="mem_xf[31:0]%32%32%SPEED%0%2%MICRO_RAM";
// @36:6370
  RAM64x12 mem_xf_mem_xf_0_0 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA(gpr_wr_data_retr[11:0]),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs1_rd_sel_ex[4:0]}),
	.R_DATA(gpr_rs1_rd_data_sig[11:0]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un1_raddr0_i_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC3)
);
defparam mem_xf_mem_xf_0_0.RAMINDEX="mem_xf[31:0]%32%32%SPEED%0%0%MICRO_RAM";
// @36:6370
  RAM64x12 mem_xf_mem_xf_0_1 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA(gpr_wr_data_retr[23:12]),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs1_rd_sel_ex[4:0]}),
	.R_DATA(gpr_rs1_rd_data_sig[23:12]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un1_raddr0_i_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC4)
);
defparam mem_xf_mem_xf_0_1.RAMINDEX="mem_xf[31:0]%32%32%SPEED%0%1%MICRO_RAM";
// @36:6370
  RAM64x12 mem_xf_mem_xf_0_2 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA({GND, GND, GND, GND, gpr_wr_data_retr[31:24]}),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs1_rd_sel_ex[4:0]}),
	.R_DATA({mem_xf_mem_xf_0_2_R_DATA[11:8], gpr_rs1_rd_data_sig[31:24]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un1_raddr0_i_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC5)
);
defparam mem_xf_mem_xf_0_2.RAMINDEX="mem_xf[31:0]%32%32%SPEED%0%2%MICRO_RAM";
// @36:6377
  CFG2 un1_raddr0_0 (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.Y(un1_raddr0_0_Z)
);
defparam un1_raddr0_0.INIT=4'hE;
// @36:6377
  CFG4 un1_raddr1_3 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[3]),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[2]),
	.Y(un1_raddr1_3_Z)
);
defparam un1_raddr1_3.INIT=16'hFFFE;
// @36:6377
  CFG4 un1_raddr0 (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.B(un1_raddr0_0_Z),
	.C(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.Y(un1_raddr0_i)
);
defparam un1_raddr0.INIT=16'h0001;
// @36:6377
  CFG3 un1_raddr1 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.B(un1_raddr1_3_Z),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.Y(un1_raddr1_i)
);
defparam un1_raddr1.INIT=8'h01;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_gpr_ram_array_32s_6s_32s */

module miv_rv32_gpr_ram_0s_0_0s_32s (
  gpr_wr_data_retr,
  debug_gpr_resp_rd_data,
  gpr_rs1_rd_data_sig,
  ex_retr_pipe_gpr_wr_mux_sel_retr_0,
  ex_retr_pipe_gpr_wr_sel_retr,
  de_ex_pipe_gpr_rs1_rd_sel_ex,
  de_ex_pipe_gpr_rs2_rd_sel_ex,
  un1_raddr1_i,
  un1_raddr0_i,
  N_455,
  un1_rs2_rd_hzd_1z,
  d_m3_0_a2_2_3,
  soft_reset_taken_retr,
  trace_exception,
  formal_trace_reset_taken,
  gpr_N_5_mux,
  gpr_rs2_rd_data_valid_7_6_1z,
  gpr_rs2_stall_csr_2_1,
  gpr_rs1_rd_valid_mux,
  gpr_rs2_rd_valid_dbgpipe,
  gpr_wr_valid_retr,
  clk,
  dff_arst
)
;
input [31:0] gpr_wr_data_retr ;
output [31:0] debug_gpr_resp_rd_data ;
output [31:0] gpr_rs1_rd_data_sig ;
input ex_retr_pipe_gpr_wr_mux_sel_retr_0 ;
input [5:0] ex_retr_pipe_gpr_wr_sel_retr ;
input [4:0] de_ex_pipe_gpr_rs1_rd_sel_ex ;
input [5:0] de_ex_pipe_gpr_rs2_rd_sel_ex ;
output un1_raddr1_i ;
output un1_raddr0_i ;
output N_455 ;
output un1_rs2_rd_hzd_1z ;
input d_m3_0_a2_2_3 ;
input soft_reset_taken_retr ;
input trace_exception ;
input formal_trace_reset_taken ;
input gpr_N_5_mux ;
output gpr_rs2_rd_data_valid_7_6_1z ;
input gpr_rs2_stall_csr_2_1 ;
input gpr_rs1_rd_valid_mux ;
input gpr_rs2_rd_valid_dbgpipe ;
input gpr_wr_valid_retr ;
input clk ;
input dff_arst ;
wire ex_retr_pipe_gpr_wr_mux_sel_retr_0 ;
wire un1_raddr1_i ;
wire un1_raddr0_i ;
wire N_455 ;
wire un1_rs2_rd_hzd_1z ;
wire d_m3_0_a2_2_3 ;
wire soft_reset_taken_retr ;
wire trace_exception ;
wire formal_trace_reset_taken ;
wire gpr_N_5_mux ;
wire gpr_rs2_rd_data_valid_7_6_1z ;
wire gpr_rs2_stall_csr_2_1 ;
wire gpr_rs1_rd_valid_mux ;
wire gpr_rs2_rd_valid_dbgpipe ;
wire gpr_wr_valid_retr ;
wire clk ;
wire dff_arst ;
wire [4:0] gpr_wr_sel_reg_Z;
wire [5:0] gpr_rs2_rd_sel_reg_Z;
wire [4:0] gpr_rs1_rd_sel_reg_Z;
wire gpr_wr_valid_reg_Z ;
wire VCC ;
wire GND ;
wire gpr_rs2_rd_valid_reg_Z ;
wire gpr_rs1_rd_valid_reg_Z ;
wire un4_rs1_rd_hzd_5 ;
wire un3_gpr_rs1_rd_data_valid_2_Z ;
wire un4_rs1_rd_hzd_0_Z ;
wire un4_rs2_rd_hzd_5_Z ;
wire un3_gpr_rs2_rd_data_valid_5_Z ;
wire un3_gpr_rs2_rd_data_valid_3_Z ;
wire un4_rs2_rd_hzd_1_Z ;
wire gpr_rs2_rd_data_valid_7_2_Z ;
wire gpr_rs1_rd_data_valid_6_1_Z ;
wire un1_rs1_rd_hzd_4_2_Z ;
wire un1_rs1_rd_hzd_4_1_Z ;
wire un1_rs2_rd_hzd_4_2_Z ;
wire un1_rs2_rd_hzd_4_0_Z ;
wire un3_rs1_rd_hzd_3_Z ;
wire un3_rs1_rd_hzd_2_Z ;
wire un3_rs2_rd_hzd_2_Z ;
wire un4_gpr_wr_valid_int_3_Z ;
wire gpr_rs2_rd_data_valid_7_4_Z ;
wire gpr_rs2_rd_data_valid_7_3_Z ;
wire gpr_rs1_rd_data_valid_6_3_Z ;
wire un1_rs1_rd_hzd_4_3_Z ;
wire un3_rs1_rd_hzd_4_Z ;
wire un3_rs2_rd_hzd_4_Z ;
wire un3_rs2_rd_hzd_3_Z ;
wire gpr_rs1_rd_data_valid_6_4_Z ;
wire un1_rs2_rd_hzd_4_Z ;
wire un1_N_3_mux ;
wire d_m4_i_a3_1 ;
wire d_N_7_mux ;
wire gpr_wr_valid_int_Z ;
wire gpr_rs1_rd_data_valid_6_Z ;
wire gpr_N_5_mux_0 ;
wire d_N_4 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
// @36:6097
  SLE gpr_wr_valid_reg (
	.Q(gpr_wr_valid_reg_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(gpr_wr_valid_retr),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE gpr_rs2_rd_valid_reg (
	.Q(gpr_rs2_rd_valid_reg_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(gpr_rs2_rd_valid_dbgpipe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE gpr_rs1_rd_valid_reg (
	.Q(gpr_rs1_rd_valid_reg_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(gpr_rs1_rd_valid_mux),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_wr_sel_reg[1]  (
	.Q(gpr_wr_sel_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_wr_sel_reg[0]  (
	.Q(gpr_wr_sel_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs2_rd_sel_reg[5]  (
	.Q(gpr_rs2_rd_sel_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs2_rd_sel_reg[4]  (
	.Q(gpr_rs2_rd_sel_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs2_rd_sel_reg[3]  (
	.Q(gpr_rs2_rd_sel_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[3]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs2_rd_sel_reg[2]  (
	.Q(gpr_rs2_rd_sel_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[2]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs2_rd_sel_reg[1]  (
	.Q(gpr_rs2_rd_sel_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs2_rd_sel_reg[0]  (
	.Q(gpr_rs2_rd_sel_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs1_rd_sel_reg[4]  (
	.Q(gpr_rs1_rd_sel_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.EN(gpr_rs1_rd_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs1_rd_sel_reg[3]  (
	.Q(gpr_rs1_rd_sel_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.EN(gpr_rs1_rd_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs1_rd_sel_reg[2]  (
	.Q(gpr_rs1_rd_sel_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.EN(gpr_rs1_rd_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs1_rd_sel_reg[1]  (
	.Q(gpr_rs1_rd_sel_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.EN(gpr_rs1_rd_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_rs1_rd_sel_reg[0]  (
	.Q(gpr_rs1_rd_sel_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.EN(gpr_rs1_rd_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_wr_sel_reg[5]  (
	.Q(un4_rs1_rd_hzd_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_wr_sel_reg[4]  (
	.Q(gpr_wr_sel_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_wr_sel_reg[3]  (
	.Q(gpr_wr_sel_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6097
  SLE \gpr_wr_sel_reg[2]  (
	.Q(gpr_wr_sel_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6082
  CFG2 un3_gpr_rs1_rd_data_valid_2 (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.B(gpr_rs1_rd_sel_reg_Z[2]),
	.Y(un3_gpr_rs1_rd_data_valid_2_Z)
);
defparam un3_gpr_rs1_rd_data_valid_2.INIT=4'h6;
// @36:6085
  CFG2 un4_rs1_rd_hzd_0 (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.B(gpr_wr_sel_reg_Z[0]),
	.Y(un4_rs1_rd_hzd_0_Z)
);
defparam un4_rs1_rd_hzd_0.INIT=4'h6;
// @36:6086
  CFG2 un4_rs2_rd_hzd_5 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.B(un4_rs1_rd_hzd_5),
	.Y(un4_rs2_rd_hzd_5_Z)
);
defparam un4_rs2_rd_hzd_5.INIT=4'h6;
// @36:6083
  CFG2 un3_gpr_rs2_rd_data_valid_5 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.B(gpr_rs2_rd_sel_reg_Z[5]),
	.Y(un3_gpr_rs2_rd_data_valid_5_Z)
);
defparam un3_gpr_rs2_rd_data_valid_5.INIT=4'h6;
// @36:6083
  CFG2 un3_gpr_rs2_rd_data_valid_3 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[3]),
	.B(gpr_rs2_rd_sel_reg_Z[3]),
	.Y(un3_gpr_rs2_rd_data_valid_3_Z)
);
defparam un3_gpr_rs2_rd_data_valid_3.INIT=4'h6;
// @36:6086
  CFG2 un4_rs2_rd_hzd_1 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.B(gpr_wr_sel_reg_Z[1]),
	.Y(un4_rs2_rd_hzd_1_Z)
);
defparam un4_rs2_rd_hzd_1.INIT=4'h6;
// @36:6083
  CFG4 gpr_rs2_rd_data_valid_7_2 (
	.A(gpr_rs2_rd_sel_reg_Z[4]),
	.B(gpr_rs2_rd_sel_reg_Z[0]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.Y(gpr_rs2_rd_data_valid_7_2_Z)
);
defparam gpr_rs2_rd_data_valid_7_2.INIT=16'h8421;
// @36:6082
  CFG4 gpr_rs1_rd_data_valid_6_1 (
	.A(gpr_rs1_rd_sel_reg_Z[4]),
	.B(gpr_rs1_rd_sel_reg_Z[0]),
	.C(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.Y(gpr_rs1_rd_data_valid_6_1_Z)
);
defparam gpr_rs1_rd_data_valid_6_1.INIT=16'h8421;
// @36:6085
  CFG4 un1_rs1_rd_hzd_4_2 (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.C(ex_retr_pipe_gpr_wr_sel_retr[1]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[0]),
	.Y(un1_rs1_rd_hzd_4_2_Z)
);
defparam un1_rs1_rd_hzd_4_2.INIT=16'h8421;
// @36:6085
  CFG4 un1_rs1_rd_hzd_4_1 (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.C(ex_retr_pipe_gpr_wr_sel_retr[4]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[3]),
	.Y(un1_rs1_rd_hzd_4_1_Z)
);
defparam un1_rs1_rd_hzd_4_1.INIT=16'h8421;
// @36:6086
  CFG4 un1_rs2_rd_hzd_4_2 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.C(ex_retr_pipe_gpr_wr_sel_retr[1]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[0]),
	.Y(un1_rs2_rd_hzd_4_2_Z)
);
defparam un1_rs2_rd_hzd_4_2.INIT=16'h8421;
// @36:6086
  CFG4 un1_rs2_rd_hzd_4_0 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.B(ex_retr_pipe_gpr_wr_sel_retr[5]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[4]),
	.Y(un1_rs2_rd_hzd_4_0_Z)
);
defparam un1_rs2_rd_hzd_4_0.INIT=16'h9009;
// @36:6085
  CFG4 un3_rs1_rd_hzd_3 (
	.A(gpr_wr_sel_reg_Z[4]),
	.B(gpr_wr_sel_reg_Z[3]),
	.C(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.Y(un3_rs1_rd_hzd_3_Z)
);
defparam un3_rs1_rd_hzd_3.INIT=16'h8421;
// @36:6085
  CFG4 un3_rs1_rd_hzd_2 (
	.A(gpr_wr_sel_reg_Z[2]),
	.B(gpr_wr_sel_reg_Z[1]),
	.C(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.Y(un3_rs1_rd_hzd_2_Z)
);
defparam un3_rs1_rd_hzd_2.INIT=16'h8421;
// @36:6086
  CFG4 un3_rs2_rd_hzd_2 (
	.A(gpr_wr_sel_reg_Z[3]),
	.B(gpr_wr_sel_reg_Z[2]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[3]),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[2]),
	.Y(un3_rs2_rd_hzd_2_Z)
);
defparam un3_rs2_rd_hzd_2.INIT=16'h8421;
// @36:6088
  CFG4 un4_gpr_wr_valid_int_3 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[5]),
	.B(ex_retr_pipe_gpr_wr_sel_retr[4]),
	.C(ex_retr_pipe_gpr_wr_sel_retr[1]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[0]),
	.Y(un4_gpr_wr_valid_int_3_Z)
);
defparam un4_gpr_wr_valid_int_3.INIT=16'h0001;
// @36:6083
  CFG4 gpr_rs2_rd_data_valid_7_4 (
	.A(gpr_rs2_rd_sel_reg_Z[2]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[2]),
	.C(un3_gpr_rs2_rd_data_valid_3_Z),
	.D(gpr_rs2_rd_data_valid_7_2_Z),
	.Y(gpr_rs2_rd_data_valid_7_4_Z)
);
defparam gpr_rs2_rd_data_valid_7_4.INIT=16'h0900;
// @36:6083
  CFG4 gpr_rs2_rd_data_valid_7_3 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.B(un3_gpr_rs2_rd_data_valid_5_Z),
	.C(gpr_rs2_rd_valid_reg_Z),
	.D(gpr_rs2_rd_sel_reg_Z[1]),
	.Y(gpr_rs2_rd_data_valid_7_3_Z)
);
defparam gpr_rs2_rd_data_valid_7_3.INIT=16'h2010;
// @36:6082
  CFG4 gpr_rs1_rd_data_valid_6_3 (
	.A(gpr_rs1_rd_sel_reg_Z[3]),
	.B(gpr_rs1_rd_valid_reg_Z),
	.C(gpr_rs1_rd_data_valid_6_1_Z),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.Y(gpr_rs1_rd_data_valid_6_3_Z)
);
defparam gpr_rs1_rd_data_valid_6_3.INIT=16'h8040;
// @36:6085
  CFG4 un1_rs1_rd_hzd_4_3 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[2]),
	.B(un1_rs1_rd_hzd_4_1_Z),
	.C(ex_retr_pipe_gpr_wr_sel_retr[5]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.Y(un1_rs1_rd_hzd_4_3_Z)
);
defparam un1_rs1_rd_hzd_4_3.INIT=16'h0804;
// @36:6085
  CFG4 un3_rs1_rd_hzd_4 (
	.A(un4_rs1_rd_hzd_0_Z),
	.B(un3_rs1_rd_hzd_2_Z),
	.C(un4_rs1_rd_hzd_5),
	.D(gpr_wr_valid_reg_Z),
	.Y(un3_rs1_rd_hzd_4_Z)
);
defparam un3_rs1_rd_hzd_4.INIT=16'h0400;
// @36:6086
  CFG4 un3_rs2_rd_hzd_4 (
	.A(gpr_wr_sel_reg_Z[0]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.C(un4_rs2_rd_hzd_1_Z),
	.D(un3_rs2_rd_hzd_2_Z),
	.Y(un3_rs2_rd_hzd_4_Z)
);
defparam un3_rs2_rd_hzd_4.INIT=16'h0900;
// @36:6086
  CFG4 un3_rs2_rd_hzd_3 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.B(un4_rs2_rd_hzd_5_Z),
	.C(gpr_wr_valid_reg_Z),
	.D(gpr_wr_sel_reg_Z[4]),
	.Y(un3_rs2_rd_hzd_3_Z)
);
defparam un3_rs2_rd_hzd_3.INIT=16'h2010;
// @36:6082
  CFG4 gpr_rs1_rd_data_valid_6_4 (
	.A(gpr_rs1_rd_sel_reg_Z[1]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.C(un3_gpr_rs1_rd_data_valid_2_Z),
	.D(gpr_rs1_rd_data_valid_6_3_Z),
	.Y(gpr_rs1_rd_data_valid_6_4_Z)
);
defparam gpr_rs1_rd_data_valid_6_4.INIT=16'h0900;
// @36:6086
  CFG3 un1_rs2_rd_hzd_4 (
	.A(un1_rs2_rd_hzd_4_0_Z),
	.B(gpr_rs2_stall_csr_2_1),
	.C(un1_rs2_rd_hzd_4_2_Z),
	.Y(un1_rs2_rd_hzd_4_Z)
);
defparam un1_rs2_rd_hzd_4.INIT=8'h80;
// @36:6083
  CFG4 gpr_rs2_rd_data_valid_7_6 (
	.A(un3_rs2_rd_hzd_3_Z),
	.B(gpr_rs2_rd_data_valid_7_3_Z),
	.C(un3_rs2_rd_hzd_4_Z),
	.D(gpr_rs2_rd_data_valid_7_4_Z),
	.Y(gpr_rs2_rd_data_valid_7_6_1z)
);
defparam gpr_rs2_rd_data_valid_7_6.INIT=16'h4C00;
// @36:6086
  CFG4 un1_rs2_rd_hzd_RNO_0 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr_0),
	.B(un1_rs2_rd_hzd_4_2_Z),
	.C(un1_rs2_rd_hzd_4_0_Z),
	.D(gpr_rs2_stall_csr_2_1),
	.Y(un1_N_3_mux)
);
defparam un1_rs2_rd_hzd_RNO_0.INIT=16'h4000;
// @36:6082
  CFG4 gpr_rs1_rd_data_valid_7_RNO_1 (
	.A(gpr_N_5_mux),
	.B(formal_trace_reset_taken),
	.C(un1_rs1_rd_hzd_4_2_Z),
	.D(un1_rs1_rd_hzd_4_3_Z),
	.Y(d_m4_i_a3_1)
);
defparam gpr_rs1_rd_data_valid_7_RNO_1.INIT=16'h2000;
// @36:6086
  CFG4 un1_rs2_rd_hzd_RNO (
	.A(un1_rs2_rd_hzd_4_Z),
	.B(gpr_N_5_mux),
	.C(formal_trace_reset_taken),
	.D(trace_exception),
	.Y(d_N_7_mux)
);
defparam un1_rs2_rd_hzd_RNO.INIT=16'h0008;
// @36:6086
  CFG4 un1_rs2_rd_hzd (
	.A(soft_reset_taken_retr),
	.B(d_N_7_mux),
	.C(un1_N_3_mux),
	.D(d_m3_0_a2_2_3),
	.Y(un1_rs2_rd_hzd_1z)
);
defparam un1_rs2_rd_hzd.INIT=16'h5C0C;
// @36:6088
  CFG4 gpr_wr_valid_int (
	.A(ex_retr_pipe_gpr_wr_sel_retr[2]),
	.B(ex_retr_pipe_gpr_wr_sel_retr[3]),
	.C(gpr_wr_valid_retr),
	.D(un4_gpr_wr_valid_int_3_Z),
	.Y(gpr_wr_valid_int_Z)
);
defparam gpr_wr_valid_int.INIT=16'hE0F0;
// @36:6082
  CFG4 gpr_rs1_rd_data_valid_6 (
	.A(gpr_rs1_rd_data_valid_6_4_Z),
	.B(gpr_rs1_rd_valid_mux),
	.C(un3_rs1_rd_hzd_3_Z),
	.D(un3_rs1_rd_hzd_4_Z),
	.Y(gpr_rs1_rd_data_valid_6_Z)
);
defparam gpr_rs1_rd_data_valid_6.INIT=16'h0888;
// @36:6082
  CFG4 gpr_rs1_rd_data_valid_7_RNO_0 (
	.A(un1_rs1_rd_hzd_4_2_Z),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr_0),
	.C(gpr_rs1_rd_data_valid_6_Z),
	.D(un1_rs1_rd_hzd_4_3_Z),
	.Y(gpr_N_5_mux_0)
);
defparam gpr_rs1_rd_data_valid_7_RNO_0.INIT=16'h2000;
// @36:6082
  CFG3 gpr_rs1_rd_data_valid_7_RNO (
	.A(d_m4_i_a3_1),
	.B(trace_exception),
	.C(gpr_rs1_rd_data_valid_6_Z),
	.Y(d_N_4)
);
defparam gpr_rs1_rd_data_valid_7_RNO.INIT=8'h2F;
// @36:6082
  CFG4 gpr_rs1_rd_data_valid_7 (
	.A(d_N_4),
	.B(soft_reset_taken_retr),
	.C(gpr_N_5_mux_0),
	.D(d_m3_0_a2_2_3),
	.Y(N_455)
);
defparam gpr_rs1_rd_data_valid_7.INIT=16'hC5F5;
// @36:6241
  miv_rv32_gpr_ram_array_32s_6s_32s \gen_gpr.u_gpr_array_0  (
	.de_ex_pipe_gpr_rs2_rd_sel_ex(de_ex_pipe_gpr_rs2_rd_sel_ex[5:0]),
	.gpr_rs1_rd_data_sig(gpr_rs1_rd_data_sig[31:0]),
	.de_ex_pipe_gpr_rs1_rd_sel_ex(de_ex_pipe_gpr_rs1_rd_sel_ex[4:0]),
	.debug_gpr_resp_rd_data(debug_gpr_resp_rd_data[31:0]),
	.gpr_wr_data_retr(gpr_wr_data_retr[31:0]),
	.ex_retr_pipe_gpr_wr_sel_retr(ex_retr_pipe_gpr_wr_sel_retr[4:0]),
	.gpr_wr_valid_int(gpr_wr_valid_int_Z),
	.clk(clk),
	.un1_raddr0_i(un1_raddr0_i),
	.un1_raddr1_i(un1_raddr1_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_gpr_ram_0s_0_0s_32s */

module miv_rv32_irq_reg_0s (
  base_irq_p_ext,
  interrupt_could_commit,
  m_external_irq,
  clk,
  dff_arst,
  interrupt_captured_ext
)
;
output base_irq_p_ext ;
input interrupt_could_commit ;
input m_external_irq ;
input clk ;
input dff_arst ;
output interrupt_captured_ext ;
wire base_irq_p_ext ;
wire interrupt_could_commit ;
wire m_external_irq ;
wire clk ;
wire dff_arst ;
wire interrupt_captured_ext ;
wire VCC ;
wire interrupt_capture_reg4_Z ;
wire GND ;
// @36:6765
  SLE interrupt_capture_reg (
	.Q(interrupt_captured_ext),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(m_external_irq),
	.EN(interrupt_capture_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6780
  CFG2 interrupt_pending (
	.A(interrupt_could_commit),
	.B(interrupt_captured_ext),
	.Y(base_irq_p_ext)
);
defparam interrupt_pending.INIT=4'h8;
// @36:6770
  CFG2 interrupt_capture_reg4 (
	.A(interrupt_could_commit),
	.B(m_external_irq),
	.Y(interrupt_capture_reg4_Z)
);
defparam interrupt_capture_reg4.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_irq_reg_0s */

module miv_rv32_irq_reg_0s_0 (
  interrupt_could_commit,
  irq_m1_e_0,
  trace_priv_i,
  ie_mtie,
  m_timer_irq,
  clk,
  dff_arst,
  interrupt_captured_timer
)
;
input interrupt_could_commit ;
output irq_m1_e_0 ;
input trace_priv_i ;
input ie_mtie ;
input m_timer_irq ;
input clk ;
input dff_arst ;
output interrupt_captured_timer ;
wire interrupt_could_commit ;
wire irq_m1_e_0 ;
wire trace_priv_i ;
wire ie_mtie ;
wire m_timer_irq ;
wire clk ;
wire dff_arst ;
wire interrupt_captured_timer ;
wire VCC ;
wire interrupt_capture_reg4_Z ;
wire GND ;
// @36:6765
  SLE interrupt_capture_reg (
	.Q(interrupt_captured_timer),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(m_timer_irq),
	.EN(interrupt_capture_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:7340
  CFG3 interrupt_capture_reg_RNIA5GT4 (
	.A(interrupt_captured_timer),
	.B(ie_mtie),
	.C(trace_priv_i),
	.Y(irq_m1_e_0)
);
defparam interrupt_capture_reg_RNIA5GT4.INIT=8'h08;
// @36:6770
  CFG2 interrupt_capture_reg4 (
	.A(interrupt_could_commit),
	.B(m_timer_irq),
	.Y(interrupt_capture_reg4_Z)
);
defparam interrupt_capture_reg4.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_irq_reg_0s_0 */

module miv_rv32_irq_reg_0s_1 (
  interrupt_could_commit,
  m_sw_irq,
  clk,
  dff_arst,
  interrupt_captured_sw
)
;
input interrupt_could_commit ;
input m_sw_irq ;
input clk ;
input dff_arst ;
output interrupt_captured_sw ;
wire interrupt_could_commit ;
wire m_sw_irq ;
wire clk ;
wire dff_arst ;
wire interrupt_captured_sw ;
wire VCC ;
wire interrupt_capture_reg4_Z ;
wire GND ;
// @36:6765
  SLE interrupt_capture_reg (
	.Q(interrupt_captured_sw),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(m_sw_irq),
	.EN(interrupt_capture_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6770
  CFG2 interrupt_capture_reg4 (
	.A(interrupt_could_commit),
	.B(m_sw_irq),
	.Y(interrupt_capture_reg4_Z)
);
defparam interrupt_capture_reg4.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_irq_reg_0s_1 */

module miv_rv32_irq_reg_0s_2 (
  sys_ext_irq_src_0,
  interrupt_could_commit,
  clk,
  dff_arst,
  interrupt_captured_ext_sys
)
;
input sys_ext_irq_src_0 ;
input interrupt_could_commit ;
input clk ;
input dff_arst ;
output interrupt_captured_ext_sys ;
wire sys_ext_irq_src_0 ;
wire interrupt_could_commit ;
wire clk ;
wire dff_arst ;
wire interrupt_captured_ext_sys ;
wire VCC ;
wire interrupt_capture_reg4_Z ;
wire GND ;
// @36:6765
  SLE interrupt_capture_reg (
	.Q(interrupt_captured_ext_sys),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(sys_ext_irq_src_0),
	.EN(interrupt_capture_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:6770
  CFG2 interrupt_capture_reg4 (
	.A(interrupt_could_commit),
	.B(sys_ext_irq_src_0),
	.Y(interrupt_capture_reg4_Z)
);
defparam interrupt_capture_reg4.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_irq_reg_0s_2 */

module miv_rv32_priv_irq_3s_0_0 (
  sys_ext_irq_src_0,
  cause_excpt_code_irq_1_0_0,
  ex_retr_pipe_gpr_wr_mux_sel_retr,
  ie_mextsysie_0,
  m_sw_irq,
  interrupt_captured_timer,
  m_timer_irq,
  ie_mtie,
  dff_arst,
  clk,
  m_external_irq,
  interrupt_could_commit,
  base_irq_p_ext,
  irq_taken_2_3_RNIIV5QH3_1z,
  csr_priv_interrupt_taken_1,
  gpr_wr_completing_retr,
  irq_m11_0_0,
  debug_enter_retr,
  instr_completing_retr_c_c_d,
  instr_completing_retr_c_c_c,
  gpr_wr_en_retr,
  d_N_3_mux_1,
  irq_stall_lsu_req_retr,
  un1_irq_stall_lsu_req_1z,
  un1_irq_stall_lsu_req_0_0_1z,
  lsu_op_os,
  ex_retr_pipe_exu_result_valid_retr,
  irq_ext_enable_1z,
  irq_ext_sys_enable,
  dcsr_stepie,
  dcsr_step,
  status_mie,
  ie_meie,
  ie_msie,
  interrupt_captured_sw,
  ex_retr_pipe_gpr_wr_en_retr,
  stage_state_retr,
  interrupt_captured_ext_sys,
  interrupt_captured_ext,
  trace_priv_i,
  csr_complete_retr,
  un6_instr_is_lsu_op_retr,
  lsu_resp_ready,
  irq_N_5_0,
  d_N_7_mux_0,
  lsu_resp_valid,
  debug_enter_retr_rep1
)
;
input sys_ext_irq_src_0 ;
output cause_excpt_code_irq_1_0_0 ;
input [1:0] ex_retr_pipe_gpr_wr_mux_sel_retr ;
input ie_mextsysie_0 ;
input m_sw_irq ;
output interrupt_captured_timer ;
input m_timer_irq ;
input ie_mtie ;
input dff_arst ;
input clk ;
input m_external_irq ;
input interrupt_could_commit ;
output base_irq_p_ext ;
output irq_taken_2_3_RNIIV5QH3_1z ;
output csr_priv_interrupt_taken_1 ;
input gpr_wr_completing_retr ;
output irq_m11_0_0 ;
input debug_enter_retr ;
input instr_completing_retr_c_c_d ;
input instr_completing_retr_c_c_c ;
input gpr_wr_en_retr ;
input d_N_3_mux_1 ;
output irq_stall_lsu_req_retr ;
output un1_irq_stall_lsu_req_1z ;
output un1_irq_stall_lsu_req_0_0_1z ;
input lsu_op_os ;
input ex_retr_pipe_exu_result_valid_retr ;
output irq_ext_enable_1z ;
output irq_ext_sys_enable ;
input dcsr_stepie ;
input dcsr_step ;
input status_mie ;
input ie_meie ;
input ie_msie ;
output interrupt_captured_sw ;
input ex_retr_pipe_gpr_wr_en_retr ;
input stage_state_retr ;
output interrupt_captured_ext_sys ;
output interrupt_captured_ext ;
input trace_priv_i ;
input csr_complete_retr ;
input un6_instr_is_lsu_op_retr ;
input lsu_resp_ready ;
output irq_N_5_0 ;
input d_N_7_mux_0 ;
input lsu_resp_valid ;
input debug_enter_retr_rep1 ;
wire sys_ext_irq_src_0 ;
wire cause_excpt_code_irq_1_0_0 ;
wire ie_mextsysie_0 ;
wire m_sw_irq ;
wire interrupt_captured_timer ;
wire m_timer_irq ;
wire ie_mtie ;
wire dff_arst ;
wire clk ;
wire m_external_irq ;
wire interrupt_could_commit ;
wire base_irq_p_ext ;
wire irq_taken_2_3_RNIIV5QH3_1z ;
wire csr_priv_interrupt_taken_1 ;
wire gpr_wr_completing_retr ;
wire irq_m11_0_0 ;
wire debug_enter_retr ;
wire instr_completing_retr_c_c_d ;
wire instr_completing_retr_c_c_c ;
wire gpr_wr_en_retr ;
wire d_N_3_mux_1 ;
wire irq_stall_lsu_req_retr ;
wire un1_irq_stall_lsu_req_1z ;
wire un1_irq_stall_lsu_req_0_0_1z ;
wire lsu_op_os ;
wire ex_retr_pipe_exu_result_valid_retr ;
wire irq_ext_enable_1z ;
wire irq_ext_sys_enable ;
wire dcsr_stepie ;
wire dcsr_step ;
wire status_mie ;
wire ie_meie ;
wire ie_msie ;
wire interrupt_captured_sw ;
wire ex_retr_pipe_gpr_wr_en_retr ;
wire stage_state_retr ;
wire interrupt_captured_ext_sys ;
wire interrupt_captured_ext ;
wire trace_priv_i ;
wire csr_complete_retr ;
wire un6_instr_is_lsu_op_retr ;
wire lsu_resp_ready ;
wire irq_N_5_0 ;
wire d_N_7_mux_0 ;
wire lsu_resp_valid ;
wire debug_enter_retr_rep1 ;
wire irq_m4_Z ;
wire irq_m11_0_a3_0_1_Z ;
wire irq_ext_sys_enable_0 ;
wire irq_taken_2_5_a1_0_3_0_Z ;
wire irq_m7_e_Z ;
wire interrupt_lsu_stall_sw_0_Z ;
wire interrupt_lsu_stall_ext_out ;
wire irq_sw_enable_2_Z ;
wire irq_m1_e_0 ;
wire irq_N_4_tz ;
wire irq_m7_i_Z ;
wire irq_taken_2_5_a1_0_3_2_Z ;
wire irq_m11_0_a3_0_0_tz ;
wire irq_taken_2_3_Z ;
wire irq_taken_2_1_Z ;
wire irq_m5_Z ;
wire irq_taken_2_2_Z ;
wire GND ;
wire VCC ;
// @36:7340
  CFG4 irq_m11_0_a3_1 (
	.A(debug_enter_retr_rep1),
	.B(lsu_resp_valid),
	.C(irq_m4_Z),
	.D(d_N_7_mux_0),
	.Y(irq_N_5_0)
);
defparam irq_m11_0_a3_1.INIT=16'hBF10;
// @36:7340
  CFG4 irq_m11_0_a3_0_1 (
	.A(lsu_resp_ready),
	.B(un6_instr_is_lsu_op_retr),
	.C(debug_enter_retr_rep1),
	.D(csr_complete_retr),
	.Y(irq_m11_0_a3_0_1_Z)
);
defparam irq_m11_0_a3_0_1.INIT=16'h010F;
// @36:7084
  CFG2 \gen_ext_sys_irq[2].gen_ext_sys_irq_bit.irq_ext_sys_enable_0  (
	.A(trace_priv_i),
	.B(ie_mextsysie_0),
	.Y(irq_ext_sys_enable_0)
);
defparam \gen_ext_sys_irq[2].gen_ext_sys_irq_bit.irq_ext_sys_enable_0 .INIT=4'h4;
// @36:7340
  CFG3 irq_taken_2_5_a1_0_3_0 (
	.A(interrupt_captured_ext),
	.B(interrupt_captured_ext_sys),
	.C(stage_state_retr),
	.Y(irq_taken_2_5_a1_0_3_0_Z)
);
defparam irq_taken_2_5_a1_0_3_0.INIT=8'hE0;
// @36:7340
  CFG3 irq_m7_e (
	.A(ex_retr_pipe_gpr_wr_en_retr),
	.B(stage_state_retr),
	.C(trace_priv_i),
	.Y(irq_m7_e_Z)
);
defparam irq_m7_e.INIT=8'h08;
// @36:7071
  CFG3 interrupt_lsu_stall_sw_0 (
	.A(interrupt_captured_sw),
	.B(ie_msie),
	.C(trace_priv_i),
	.Y(interrupt_lsu_stall_sw_0_Z)
);
defparam interrupt_lsu_stall_sw_0.INIT=8'h08;
// @36:7029
  CFG3 interrupt_lsu_stall_ext_s (
	.A(interrupt_captured_ext),
	.B(ie_meie),
	.C(trace_priv_i),
	.Y(interrupt_lsu_stall_ext_out)
);
defparam interrupt_lsu_stall_ext_s.INIT=8'h08;
// @36:7006
  CFG3 irq_sw_enable_2 (
	.A(status_mie),
	.B(dcsr_step),
	.C(dcsr_stepie),
	.Y(irq_sw_enable_2_Z)
);
defparam irq_sw_enable_2.INIT=8'hA2;
// @36:7084
  CFG4 \gen_ext_sys_irq[2].gen_ext_sys_irq_bit.irq_ext_sys_enable  (
	.A(dcsr_step),
	.B(irq_ext_sys_enable_0),
	.C(dcsr_stepie),
	.D(status_mie),
	.Y(irq_ext_sys_enable)
);
defparam \gen_ext_sys_irq[2].gen_ext_sys_irq_bit.irq_ext_sys_enable .INIT=16'hC400;
// @36:7340
  CFG2 interrupt_lsu_stall_sw_0_RNICETR6 (
	.A(interrupt_lsu_stall_sw_0_Z),
	.B(irq_m1_e_0),
	.Y(irq_N_4_tz)
);
defparam interrupt_lsu_stall_sw_0_RNICETR6.INIT=4'h1;
// @36:7004
  CFG3 irq_ext_enable (
	.A(trace_priv_i),
	.B(irq_sw_enable_2_Z),
	.C(ie_meie),
	.Y(irq_ext_enable_1z)
);
defparam irq_ext_enable.INIT=8'h40;
// @36:7340
  CFG4 irq_m7_i (
	.A(ex_retr_pipe_exu_result_valid_retr),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(irq_m7_e_Z),
	.Y(irq_m7_i_Z)
);
defparam irq_m7_i.INIT=16'h34FC;
// @36:7360
  CFG4 \cause_excpt_code_irq_1_0[2]  (
	.A(interrupt_lsu_stall_sw_0_Z),
	.B(irq_ext_sys_enable),
	.C(interrupt_captured_ext_sys),
	.D(irq_sw_enable_2_Z),
	.Y(cause_excpt_code_irq_1_0_0)
);
defparam \cause_excpt_code_irq_1_0[2] .INIT=16'h153F;
// @36:7340
  CFG4 irq_taken_2_5_a1_0_3_2 (
	.A(interrupt_captured_ext),
	.B(irq_taken_2_5_a1_0_3_0_Z),
	.C(lsu_op_os),
	.D(irq_ext_sys_enable),
	.Y(irq_taken_2_5_a1_0_3_2_Z)
);
defparam irq_taken_2_5_a1_0_3_2.INIT=16'h0C08;
// @36:7340
  CFG4 irq_sw_enable_2_RNI6NALH (
	.A(stage_state_retr),
	.B(irq_sw_enable_2_Z),
	.C(lsu_op_os),
	.D(irq_N_4_tz),
	.Y(irq_m11_0_a3_0_0_tz)
);
defparam irq_sw_enable_2_RNI6NALH.INIT=16'hFFF7;
// @36:7320
  CFG4 un1_irq_stall_lsu_req_0_0 (
	.A(irq_m1_e_0),
	.B(interrupt_lsu_stall_sw_0_Z),
	.C(irq_sw_enable_2_Z),
	.D(interrupt_lsu_stall_ext_out),
	.Y(un1_irq_stall_lsu_req_0_0_1z)
);
defparam un1_irq_stall_lsu_req_0_0.INIT=16'hF0E0;
// @36:7340
  CFG4 irq_taken_2_3 (
	.A(irq_ext_sys_enable_0),
	.B(irq_ext_enable_1z),
	.C(interrupt_captured_ext_sys),
	.D(irq_sw_enable_2_Z),
	.Y(irq_taken_2_3_Z)
);
defparam irq_taken_2_3.INIT=16'hECCC;
// @36:7320
  CFG3 un1_irq_stall_lsu_req (
	.A(interrupt_captured_ext_sys),
	.B(irq_ext_sys_enable),
	.C(un1_irq_stall_lsu_req_0_0_1z),
	.Y(un1_irq_stall_lsu_req_1z)
);
defparam un1_irq_stall_lsu_req.INIT=8'hF8;
// @36:7320
  CFG3 irq_stall_lsu_req (
	.A(lsu_op_os),
	.B(un1_irq_stall_lsu_req_1z),
	.C(stage_state_retr),
	.Y(irq_stall_lsu_req_retr)
);
defparam irq_stall_lsu_req.INIT=8'hC8;
// @36:7340
  CFG4 irq_m4 (
	.A(d_N_3_mux_1),
	.B(un6_instr_is_lsu_op_retr),
	.C(irq_m7_i_Z),
	.D(gpr_wr_en_retr),
	.Y(irq_m4_Z)
);
defparam irq_m4.INIT=16'hA333;
// @36:7340
  CFG4 irq_taken_2_1 (
	.A(irq_taken_2_5_a1_0_3_2_Z),
	.B(irq_taken_2_3_Z),
	.C(instr_completing_retr_c_c_c),
	.D(instr_completing_retr_c_c_d),
	.Y(irq_taken_2_1_Z)
);
defparam irq_taken_2_1.INIT=16'h8000;
// @36:7340
  CFG2 irq_m5 (
	.A(debug_enter_retr_rep1),
	.B(irq_m4_Z),
	.Y(irq_m5_Z)
);
defparam irq_m5.INIT=4'h4;
// @36:7340
  CFG4 irq_taken_2_2 (
	.A(irq_taken_2_1_Z),
	.B(lsu_resp_valid),
	.C(un6_instr_is_lsu_op_retr),
	.D(debug_enter_retr),
	.Y(irq_taken_2_2_Z)
);
defparam irq_taken_2_2.INIT=16'hAAA8;
// @36:7340
  CFG4 irq_taken_2_3_RNI26OCO1 (
	.A(irq_taken_2_3_Z),
	.B(irq_m11_0_a3_0_0_tz),
	.C(irq_taken_2_5_a1_0_3_2_Z),
	.D(irq_m11_0_a3_0_1_Z),
	.Y(irq_m11_0_0)
);
defparam irq_taken_2_3_RNI26OCO1.INIT=16'hFF4C;
// @36:7340
  CFG4 irq_taken_2 (
	.A(gpr_wr_en_retr),
	.B(debug_enter_retr),
	.C(irq_taken_2_2_Z),
	.D(gpr_wr_completing_retr),
	.Y(csr_priv_interrupt_taken_1)
);
defparam irq_taken_2.INIT=16'hF0D0;
// @36:7340
  CFG4 irq_taken_2_3_RNIIV5QH3 (
	.A(irq_m5_Z),
	.B(d_N_7_mux_0),
	.C(lsu_resp_valid),
	.D(irq_m11_0_0),
	.Y(irq_taken_2_3_RNIIV5QH3_1z)
);
defparam irq_taken_2_3_RNIIV5QH3.INIT=16'hFF4E;
// @36:7016
  miv_rv32_irq_reg_0s u_miv_rv32_irq_reg_ext (
	.base_irq_p_ext(base_irq_p_ext),
	.interrupt_could_commit(interrupt_could_commit),
	.m_external_irq(m_external_irq),
	.clk(clk),
	.dff_arst(dff_arst),
	.interrupt_captured_ext(interrupt_captured_ext)
);
// @36:7037
  miv_rv32_irq_reg_0s_0 u_miv_rv32_irq_reg_timer (
	.interrupt_could_commit(interrupt_could_commit),
	.irq_m1_e_0(irq_m1_e_0),
	.trace_priv_i(trace_priv_i),
	.ie_mtie(ie_mtie),
	.m_timer_irq(m_timer_irq),
	.clk(clk),
	.dff_arst(dff_arst),
	.interrupt_captured_timer(interrupt_captured_timer)
);
// @36:7058
  miv_rv32_irq_reg_0s_1 u_miv_rv32_irq_reg_sw (
	.interrupt_could_commit(interrupt_could_commit),
	.m_sw_irq(m_sw_irq),
	.clk(clk),
	.dff_arst(dff_arst),
	.interrupt_captured_sw(interrupt_captured_sw)
);
// @36:7090
  miv_rv32_irq_reg_0s_2 \gen_ext_sys_irq[2].gen_ext_sys_irq_bit.u_miv_rv32_irq_reg_ext_sys  (
	.sys_ext_irq_src_0(sys_ext_irq_src_0),
	.interrupt_could_commit(interrupt_could_commit),
	.clk(clk),
	.dff_arst(dff_arst),
	.interrupt_captured_ext_sys(interrupt_captured_ext_sys)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_priv_irq_3s_0_0 */

module miv_rv32_csr_decode_0s_1s_0s (
  un1_u_miv_rv32_csr_decode_0_1_0,
  un1_u_miv_rv32_csr_decode_0_1_41,
  un1_u_miv_rv32_csr_decode_0_60,
  un1_u_miv_rv32_csr_decode_0_58,
  un1_u_miv_rv32_csr_decode_0_53,
  un1_u_miv_rv32_csr_decode_0_4,
  un1_u_miv_rv32_csr_decode_0_3,
  un1_u_miv_rv32_csr_decode_0_0,
  un1_u_miv_rv32_csr_decode_0_47,
  un1_u_miv_rv32_csr_decode_0_56,
  un1_u_miv_rv32_csr_decode_0_40,
  un1_u_miv_rv32_csr_decode_0_50,
  un1_u_miv_rv32_csr_decode_0_37,
  un1_u_miv_rv32_csr_decode_0_41,
  un1_u_miv_rv32_csr_decode_0_43,
  un1_u_miv_rv32_csr_decode_0_1_d0,
  un1_u_miv_rv32_csr_decode_0_15,
  un1_u_miv_rv32_csr_decode_0_42,
  un1_u_miv_rv32_csr_decode_0_16,
  un1_u_miv_rv32_csr_decode_0_2_40,
  un1_u_miv_rv32_csr_decode_0_2_34,
  un1_u_miv_rv32_csr_decode_0_2_0,
  ex_retr_pipe_sw_csr_addr_retr,
  mie_sw_wr_sel,
  mscratch_sw_wr_sel,
  mie_sw_wr_sel_2,
  mcause_sw_wr_sel_3,
  sw_csr_wr_valid_qual,
  debug_csr_resp_valid,
  mtval_sw_wr_sel_1,
  mstatus_sw_rd_sel_1,
  dcsr_debugger_wr_sel_1,
  mepc_sw_wr_sel_1,
  csr_op_rd_valid,
  N_112_4,
  csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0,
  mtvec_sw_rd_sel_1_2,
  dcsr_debugger_wr_sel_0,
  trace_priv_i,
  csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1,
  tdata2_sw_rd_sel_7,
  tdata1_sw_rd_sel_7
)
;
output un1_u_miv_rv32_csr_decode_0_1_0 ;
output un1_u_miv_rv32_csr_decode_0_1_41 ;
output un1_u_miv_rv32_csr_decode_0_60 ;
output un1_u_miv_rv32_csr_decode_0_58 ;
output un1_u_miv_rv32_csr_decode_0_53 ;
output un1_u_miv_rv32_csr_decode_0_4 ;
output un1_u_miv_rv32_csr_decode_0_3 ;
output un1_u_miv_rv32_csr_decode_0_0 ;
output un1_u_miv_rv32_csr_decode_0_47 ;
output un1_u_miv_rv32_csr_decode_0_56 ;
output un1_u_miv_rv32_csr_decode_0_40 ;
output un1_u_miv_rv32_csr_decode_0_50 ;
output un1_u_miv_rv32_csr_decode_0_37 ;
output un1_u_miv_rv32_csr_decode_0_41 ;
output un1_u_miv_rv32_csr_decode_0_43 ;
output un1_u_miv_rv32_csr_decode_0_1_d0 ;
output un1_u_miv_rv32_csr_decode_0_15 ;
output un1_u_miv_rv32_csr_decode_0_42 ;
output un1_u_miv_rv32_csr_decode_0_16 ;
output un1_u_miv_rv32_csr_decode_0_2_40 ;
output un1_u_miv_rv32_csr_decode_0_2_34 ;
output un1_u_miv_rv32_csr_decode_0_2_0 ;
input [11:0] ex_retr_pipe_sw_csr_addr_retr ;
output mie_sw_wr_sel ;
output mscratch_sw_wr_sel ;
output mie_sw_wr_sel_2 ;
output mcause_sw_wr_sel_3 ;
input sw_csr_wr_valid_qual ;
input debug_csr_resp_valid ;
output mtval_sw_wr_sel_1 ;
output mstatus_sw_rd_sel_1 ;
output dcsr_debugger_wr_sel_1 ;
output mepc_sw_wr_sel_1 ;
input csr_op_rd_valid ;
input N_112_4 ;
input csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0 ;
output mtvec_sw_rd_sel_1_2 ;
output dcsr_debugger_wr_sel_0 ;
input trace_priv_i ;
input csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1 ;
output tdata2_sw_rd_sel_7 ;
output tdata1_sw_rd_sel_7 ;
wire un1_u_miv_rv32_csr_decode_0_1_0 ;
wire un1_u_miv_rv32_csr_decode_0_1_41 ;
wire un1_u_miv_rv32_csr_decode_0_60 ;
wire un1_u_miv_rv32_csr_decode_0_58 ;
wire un1_u_miv_rv32_csr_decode_0_53 ;
wire un1_u_miv_rv32_csr_decode_0_4 ;
wire un1_u_miv_rv32_csr_decode_0_3 ;
wire un1_u_miv_rv32_csr_decode_0_0 ;
wire un1_u_miv_rv32_csr_decode_0_47 ;
wire un1_u_miv_rv32_csr_decode_0_56 ;
wire un1_u_miv_rv32_csr_decode_0_40 ;
wire un1_u_miv_rv32_csr_decode_0_50 ;
wire un1_u_miv_rv32_csr_decode_0_37 ;
wire un1_u_miv_rv32_csr_decode_0_41 ;
wire un1_u_miv_rv32_csr_decode_0_43 ;
wire un1_u_miv_rv32_csr_decode_0_1_d0 ;
wire un1_u_miv_rv32_csr_decode_0_15 ;
wire un1_u_miv_rv32_csr_decode_0_42 ;
wire un1_u_miv_rv32_csr_decode_0_16 ;
wire un1_u_miv_rv32_csr_decode_0_2_40 ;
wire un1_u_miv_rv32_csr_decode_0_2_34 ;
wire un1_u_miv_rv32_csr_decode_0_2_0 ;
wire mie_sw_wr_sel ;
wire mscratch_sw_wr_sel ;
wire mie_sw_wr_sel_2 ;
wire mcause_sw_wr_sel_3 ;
wire sw_csr_wr_valid_qual ;
wire debug_csr_resp_valid ;
wire mtval_sw_wr_sel_1 ;
wire mstatus_sw_rd_sel_1 ;
wire dcsr_debugger_wr_sel_1 ;
wire mepc_sw_wr_sel_1 ;
wire csr_op_rd_valid ;
wire N_112_4 ;
wire csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0 ;
wire mtvec_sw_rd_sel_1_2 ;
wire dcsr_debugger_wr_sel_0 ;
wire trace_priv_i ;
wire csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1 ;
wire tdata2_sw_rd_sel_7 ;
wire tdata1_sw_rd_sel_7 ;
wire [63:5] un1_u_miv_rv32_csr_decode_0_2;
wire mie_sw_rd_sel_5 ;
wire misa_sw_rd_sel_0 ;
wire dpc_debugger_rd_sel_1 ;
wire dpc_debugger_rd_sel_7 ;
wire mepc_sw_rd_sel_4 ;
wire mip_sw_rd_sel_2 ;
wire mip_sw_rd_sel_5 ;
wire mie_sw_rd_sel_4 ;
wire mtval_sw_rd_sel_2 ;
wire tdata1_sw_rd_sel_2 ;
wire utimeh_sw_rd_sel_3 ;
wire mip_sw_rd_sel_2_0 ;
wire utime_sw_rd_sel_2_0 ;
wire mvendorid_sw_rd_sel_0 ;
wire mimpid_sw_rd_sel_1 ;
wire mcause_sw_rd_sel_1_1 ;
wire mie_sw_wr_sel_1_1 ;
wire mtval_sw_wr_sel_1_0 ;
wire mepc_sw_rd_sel_7 ;
wire misa_sw_rd_sel_8 ;
wire dcsr_debugger_rd_sel_8 ;
wire mscratch_sw_rd_sel_8 ;
wire utimeh_sw_rd_sel_4 ;
wire dpc_debugger_wr_sel_1 ;
wire utime_sw_rd_sel_2 ;
wire mepc_sw_rd_sel_3 ;
wire mip_sw_rd_sel_3 ;
wire mie_sw_rd_sel_2 ;
wire utime_sw_rd_sel_4 ;
wire mie_sw_wr_sel_1 ;
wire GND ;
wire VCC ;
// @36:1192
  CFG4 \csr_reg_rd_sel.mie_sw_rd_sel_2_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[7]),
	.B(mie_sw_rd_sel_5),
	.C(ex_retr_pipe_sw_csr_addr_retr[11]),
	.D(ex_retr_pipe_sw_csr_addr_retr[10]),
	.Y(un1_u_miv_rv32_csr_decode_0_2_40)
);
defparam \csr_reg_rd_sel.mie_sw_rd_sel_2_0 .INIT=16'h0004;
// @36:1183
  CFG2 \csr_reg_rd_sel.misa_sw_rd_sel_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(ex_retr_pipe_sw_csr_addr_retr[8]),
	.Y(misa_sw_rd_sel_0)
);
defparam \csr_reg_rd_sel.misa_sw_rd_sel_0 .INIT=4'h8;
// @36:1355
  CFG2 \csr_reg_rd_sel.dpc_debugger_rd_sel_1  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(ex_retr_pipe_sw_csr_addr_retr[4]),
	.Y(dpc_debugger_rd_sel_1)
);
defparam \csr_reg_rd_sel.dpc_debugger_rd_sel_1 .INIT=4'h8;
// @36:1355
  CFG2 \csr_reg_rd_sel.dpc_debugger_rd_sel_7  (
	.A(ex_retr_pipe_sw_csr_addr_retr[6]),
	.B(ex_retr_pipe_sw_csr_addr_retr[11]),
	.Y(dpc_debugger_rd_sel_7)
);
defparam \csr_reg_rd_sel.dpc_debugger_rd_sel_7 .INIT=4'h1;
// @36:1211
  CFG2 \csr_reg_rd_sel.mepc_sw_rd_sel_4  (
	.A(ex_retr_pipe_sw_csr_addr_retr[2]),
	.B(ex_retr_pipe_sw_csr_addr_retr[3]),
	.Y(mepc_sw_rd_sel_4)
);
defparam \csr_reg_rd_sel.mepc_sw_rd_sel_4 .INIT=4'h1;
// @36:1199
  CFG2 \csr_reg_rd_sel.mip_sw_rd_sel_2  (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[9]),
	.Y(mip_sw_rd_sel_2)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel_2 .INIT=4'h8;
// @36:1199
  CFG2 \csr_reg_rd_sel.mip_sw_rd_sel_5  (
	.A(ex_retr_pipe_sw_csr_addr_retr[4]),
	.B(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(mip_sw_rd_sel_5)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel_5 .INIT=4'h1;
// @36:1192
  CFG2 \csr_reg_rd_sel.mie_sw_rd_sel_4  (
	.A(ex_retr_pipe_sw_csr_addr_retr[4]),
	.B(ex_retr_pipe_sw_csr_addr_retr[3]),
	.Y(mie_sw_rd_sel_4)
);
defparam \csr_reg_rd_sel.mie_sw_rd_sel_4 .INIT=4'h1;
// @36:1192
  CFG2 \csr_reg_rd_sel.mie_sw_rd_sel_5  (
	.A(ex_retr_pipe_sw_csr_addr_retr[6]),
	.B(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(mie_sw_rd_sel_5)
);
defparam \csr_reg_rd_sel.mie_sw_rd_sel_5 .INIT=4'h1;
// @36:1217
  CFG2 \csr_reg_rd_sel.mtval_sw_rd_sel_2  (
	.A(ex_retr_pipe_sw_csr_addr_retr[6]),
	.B(ex_retr_pipe_sw_csr_addr_retr[8]),
	.Y(mtval_sw_rd_sel_2)
);
defparam \csr_reg_rd_sel.mtval_sw_rd_sel_2 .INIT=4'h8;
// @36:1344
  CFG2 \csr_reg_rd_sel.tdata1_sw_rd_sel_2  (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[7]),
	.Y(tdata1_sw_rd_sel_2)
);
defparam \csr_reg_rd_sel.tdata1_sw_rd_sel_2 .INIT=4'h8;
// @36:1276
  CFG4 \csr_reg_rd_sel.utimeh_sw_rd_sel_3  (
	.A(ex_retr_pipe_sw_csr_addr_retr[11]),
	.B(ex_retr_pipe_sw_csr_addr_retr[10]),
	.C(ex_retr_pipe_sw_csr_addr_retr[8]),
	.D(ex_retr_pipe_sw_csr_addr_retr[0]),
	.Y(utimeh_sw_rd_sel_3)
);
defparam \csr_reg_rd_sel.utimeh_sw_rd_sel_3 .INIT=16'h0800;
// @36:1199
  CFG4 \csr_reg_rd_sel.mip_sw_rd_sel_2_1  (
	.A(ex_retr_pipe_sw_csr_addr_retr[6]),
	.B(ex_retr_pipe_sw_csr_addr_retr[1]),
	.C(ex_retr_pipe_sw_csr_addr_retr[3]),
	.D(ex_retr_pipe_sw_csr_addr_retr[2]),
	.Y(mip_sw_rd_sel_2_0)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel_2_1 .INIT=16'h0200;
// @36:1274
  CFG3 \csr_reg_rd_sel.utime_sw_rd_sel_2_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[10]),
	.B(ex_retr_pipe_sw_csr_addr_retr[7]),
	.C(ex_retr_pipe_sw_csr_addr_retr[0]),
	.Y(utime_sw_rd_sel_2_0)
);
defparam \csr_reg_rd_sel.utime_sw_rd_sel_2_0 .INIT=8'h20;
// @36:1163
  CFG3 \csr_reg_rd_sel.mvendorid_sw_rd_sel_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[10]),
	.B(dpc_debugger_rd_sel_1),
	.C(ex_retr_pipe_sw_csr_addr_retr[11]),
	.Y(mvendorid_sw_rd_sel_0)
);
defparam \csr_reg_rd_sel.mvendorid_sw_rd_sel_0 .INIT=8'h80;
// @36:1169
  CFG4 \csr_reg_rd_sel.mimpid_sw_rd_sel_1  (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[4]),
	.C(ex_retr_pipe_sw_csr_addr_retr[0]),
	.D(ex_retr_pipe_sw_csr_addr_retr[1]),
	.Y(mimpid_sw_rd_sel_1)
);
defparam \csr_reg_rd_sel.mimpid_sw_rd_sel_1 .INIT=16'h8000;
// @36:1214
  CFG3 \csr_reg_rd_sel.mcause_sw_rd_sel_1_1  (
	.A(ex_retr_pipe_sw_csr_addr_retr[1]),
	.B(mip_sw_rd_sel_2),
	.C(ex_retr_pipe_sw_csr_addr_retr[6]),
	.Y(mcause_sw_rd_sel_1_1)
);
defparam \csr_reg_rd_sel.mcause_sw_rd_sel_1_1 .INIT=8'h80;
// @36:1195
  CFG4 \csr_reg_wr_sel.mie_sw_wr_sel_1_1  (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[2]),
	.C(ex_retr_pipe_sw_csr_addr_retr[0]),
	.D(ex_retr_pipe_sw_csr_addr_retr[1]),
	.Y(mie_sw_wr_sel_1_1)
);
defparam \csr_reg_wr_sel.mie_sw_wr_sel_1_1 .INIT=16'h0008;
// @36:1218
  CFG3 \csr_reg_wr_sel.mtval_sw_wr_sel_1_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(mtval_sw_rd_sel_2),
	.C(ex_retr_pipe_sw_csr_addr_retr[1]),
	.Y(mtval_sw_wr_sel_1_0)
);
defparam \csr_reg_wr_sel.mtval_sw_wr_sel_1_0 .INIT=8'h80;
// @36:1211
  CFG3 \csr_reg_rd_sel.mepc_sw_rd_sel_7  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(mip_sw_rd_sel_2),
	.C(ex_retr_pipe_sw_csr_addr_retr[6]),
	.Y(mepc_sw_rd_sel_7)
);
defparam \csr_reg_rd_sel.mepc_sw_rd_sel_7 .INIT=8'h80;
// @36:1183
  CFG3 \csr_reg_rd_sel.misa_sw_rd_sel_8  (
	.A(ex_retr_pipe_sw_csr_addr_retr[1]),
	.B(mie_sw_rd_sel_4),
	.C(ex_retr_pipe_sw_csr_addr_retr[2]),
	.Y(misa_sw_rd_sel_8)
);
defparam \csr_reg_rd_sel.misa_sw_rd_sel_8 .INIT=8'h04;
// @36:1344
  CFG3 \csr_reg_rd_sel.tdata1_sw_rd_sel_7  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(tdata1_sw_rd_sel_2),
	.C(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(tdata1_sw_rd_sel_7)
);
defparam \csr_reg_rd_sel.tdata1_sw_rd_sel_7 .INIT=8'h80;
// @36:1346
  CFG3 \csr_reg_rd_sel.tdata2_sw_rd_sel_7  (
	.A(ex_retr_pipe_sw_csr_addr_retr[1]),
	.B(tdata1_sw_rd_sel_2),
	.C(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(tdata2_sw_rd_sel_7)
);
defparam \csr_reg_rd_sel.tdata2_sw_rd_sel_7 .INIT=8'h80;
// @36:1353
  CFG3 \csr_reg_rd_sel.dcsr_debugger_rd_sel_8  (
	.A(ex_retr_pipe_sw_csr_addr_retr[4]),
	.B(tdata1_sw_rd_sel_2),
	.C(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(dcsr_debugger_rd_sel_8)
);
defparam \csr_reg_rd_sel.dcsr_debugger_rd_sel_8 .INIT=8'h80;
// @36:1354
  CFG2 \csr_reg_wr_sel.dcsr_debugger_wr_sel_0  (
	.A(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1),
	.B(trace_priv_i),
	.Y(dcsr_debugger_wr_sel_0)
);
defparam \csr_reg_wr_sel.dcsr_debugger_wr_sel_0 .INIT=4'h8;
// @36:1226
  CFG3 \csr_reg_rd_sel.mscratch_sw_rd_sel_8  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(mepc_sw_rd_sel_4),
	.C(ex_retr_pipe_sw_csr_addr_retr[1]),
	.Y(mscratch_sw_rd_sel_8)
);
defparam \csr_reg_rd_sel.mscratch_sw_rd_sel_8 .INIT=8'h04;
// @36:1276
  CFG4 \csr_reg_rd_sel.utimeh_sw_rd_sel_4  (
	.A(ex_retr_pipe_sw_csr_addr_retr[6]),
	.B(mip_sw_rd_sel_5),
	.C(ex_retr_pipe_sw_csr_addr_retr[9]),
	.D(ex_retr_pipe_sw_csr_addr_retr[7]),
	.Y(utimeh_sw_rd_sel_4)
);
defparam \csr_reg_rd_sel.utimeh_sw_rd_sel_4 .INIT=16'h0400;
// @36:1208
  CFG4 \csr_reg_rd_sel.mtvec_sw_rd_sel_1_2  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(ex_retr_pipe_sw_csr_addr_retr[2]),
	.C(mip_sw_rd_sel_2),
	.D(mie_sw_rd_sel_4),
	.Y(mtvec_sw_rd_sel_1_2)
);
defparam \csr_reg_rd_sel.mtvec_sw_rd_sel_1_2 .INIT=16'h8000;
// @36:1169
  CFG3 \csr_reg_rd_sel.mimpid_sw_rd_sel_2_0  (
	.A(mepc_sw_rd_sel_4),
	.B(ex_retr_pipe_sw_csr_addr_retr[7]),
	.C(mie_sw_rd_sel_5),
	.Y(un1_u_miv_rv32_csr_decode_0_2[63])
);
defparam \csr_reg_rd_sel.mimpid_sw_rd_sel_2_0 .INIT=8'h20;
// @36:1199
  CFG4 \csr_reg_rd_sel.mip_sw_rd_sel_2_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[7]),
	.B(mip_sw_rd_sel_5),
	.C(ex_retr_pipe_sw_csr_addr_retr[11]),
	.D(ex_retr_pipe_sw_csr_addr_retr[10]),
	.Y(un1_u_miv_rv32_csr_decode_0_2_34)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel_2_0 .INIT=16'h0004;
// @36:1355
  CFG4 \csr_reg_rd_sel.dpc_debugger_rd_sel_2_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[1]),
	.B(dpc_debugger_rd_sel_7),
	.C(trace_priv_i),
	.D(mepc_sw_rd_sel_4),
	.Y(un1_u_miv_rv32_csr_decode_0_2[5])
);
defparam \csr_reg_rd_sel.dpc_debugger_rd_sel_2_0 .INIT=16'h4000;
// @36:1344
  CFG3 \csr_reg_rd_sel.tdata1_sw_rd_sel_2_0  (
	.A(mepc_sw_rd_sel_4),
	.B(ex_retr_pipe_sw_csr_addr_retr[6]),
	.C(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0),
	.Y(un1_u_miv_rv32_csr_decode_0_2_0)
);
defparam \csr_reg_rd_sel.tdata1_sw_rd_sel_2_0 .INIT=8'h20;
// @36:1356
  CFG4 \csr_reg_wr_sel.dpc_debugger_wr_sel_1  (
	.A(N_112_4),
	.B(ex_retr_pipe_sw_csr_addr_retr[10]),
	.C(mip_sw_rd_sel_2),
	.D(dpc_debugger_rd_sel_1),
	.Y(dpc_debugger_wr_sel_1)
);
defparam \csr_reg_wr_sel.dpc_debugger_wr_sel_1 .INIT=16'h8000;
// @36:1353
  CFG2 \csr_reg_rd_sel.dcsr_debugger_rd_sel_2_0  (
	.A(mscratch_sw_rd_sel_8),
	.B(dpc_debugger_rd_sel_7),
	.Y(un1_u_miv_rv32_csr_decode_0_2[6])
);
defparam \csr_reg_rd_sel.dcsr_debugger_rd_sel_2_0 .INIT=4'h8;
// @36:1274
  CFG2 \csr_reg_rd_sel.utime_sw_rd_sel_2  (
	.A(csr_op_rd_valid),
	.B(ex_retr_pipe_sw_csr_addr_retr[11]),
	.Y(utime_sw_rd_sel_2)
);
defparam \csr_reg_rd_sel.utime_sw_rd_sel_2 .INIT=4'h8;
// @36:1211
  CFG2 \csr_reg_rd_sel.mepc_sw_rd_sel_3  (
	.A(csr_op_rd_valid),
	.B(ex_retr_pipe_sw_csr_addr_retr[1]),
	.Y(mepc_sw_rd_sel_3)
);
defparam \csr_reg_rd_sel.mepc_sw_rd_sel_3 .INIT=4'h2;
// @36:1199
  CFG2 \csr_reg_rd_sel.mip_sw_rd_sel_3  (
	.A(csr_op_rd_valid),
	.B(ex_retr_pipe_sw_csr_addr_retr[0]),
	.Y(mip_sw_rd_sel_3)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel_3 .INIT=4'h2;
// @36:1192
  CFG2 \csr_reg_rd_sel.mie_sw_rd_sel_2  (
	.A(csr_op_rd_valid),
	.B(ex_retr_pipe_sw_csr_addr_retr[9]),
	.Y(mie_sw_rd_sel_2)
);
defparam \csr_reg_rd_sel.mie_sw_rd_sel_2 .INIT=4'h8;
// @36:1212
  CFG3 \csr_reg_wr_sel.mepc_sw_wr_sel_1  (
	.A(mepc_sw_rd_sel_4),
	.B(mepc_sw_rd_sel_7),
	.C(un1_u_miv_rv32_csr_decode_0_2_34),
	.Y(mepc_sw_wr_sel_1)
);
defparam \csr_reg_wr_sel.mepc_sw_wr_sel_1 .INIT=8'h80;
// @36:1354
  CFG3 \csr_reg_wr_sel.dcsr_debugger_wr_sel_1  (
	.A(dcsr_debugger_rd_sel_8),
	.B(dcsr_debugger_wr_sel_0),
	.C(un1_u_miv_rv32_csr_decode_0_2[6]),
	.Y(dcsr_debugger_wr_sel_1)
);
defparam \csr_reg_wr_sel.dcsr_debugger_wr_sel_1 .INIT=8'h80;
// @36:1274
  CFG4 \csr_reg_rd_sel.utime_sw_rd_sel_4  (
	.A(ex_retr_pipe_sw_csr_addr_retr[9]),
	.B(ex_retr_pipe_sw_csr_addr_retr[8]),
	.C(utime_sw_rd_sel_2_0),
	.D(mie_sw_rd_sel_5),
	.Y(utime_sw_rd_sel_4)
);
defparam \csr_reg_rd_sel.utime_sw_rd_sel_4 .INIT=16'h1000;
// @36:1176
  CFG3 \csr_reg_rd_sel.mstatus_sw_rd_sel_1  (
	.A(mip_sw_rd_sel_2),
	.B(misa_sw_rd_sel_8),
	.C(un1_u_miv_rv32_csr_decode_0_2_40),
	.Y(mstatus_sw_rd_sel_1)
);
defparam \csr_reg_rd_sel.mstatus_sw_rd_sel_1 .INIT=8'h80;
// @36:1218
  CFG3 \csr_reg_wr_sel.mtval_sw_wr_sel_1  (
	.A(mepc_sw_rd_sel_4),
	.B(mtval_sw_wr_sel_1_0),
	.C(un1_u_miv_rv32_csr_decode_0_2_34),
	.Y(mtval_sw_wr_sel_1)
);
defparam \csr_reg_wr_sel.mtval_sw_wr_sel_1 .INIT=8'h80;
// @36:1195
  CFG3 \csr_reg_wr_sel.mie_sw_wr_sel_1  (
	.A(mie_sw_rd_sel_4),
	.B(un1_u_miv_rv32_csr_decode_0_2_40),
	.C(mie_sw_wr_sel_1_1),
	.Y(mie_sw_wr_sel_1)
);
defparam \csr_reg_wr_sel.mie_sw_wr_sel_1 .INIT=8'h80;
// @36:1163
  CFG4 \csr_reg_rd_sel.mvendorid_sw_rd_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2[63]),
	.B(mepc_sw_rd_sel_3),
	.C(mvendorid_sw_rd_sel_0),
	.D(mip_sw_rd_sel_2),
	.Y(un1_u_miv_rv32_csr_decode_0_60)
);
defparam \csr_reg_rd_sel.mvendorid_sw_rd_sel .INIT=16'h8000;
// @36:1169
  CFG4 \csr_reg_rd_sel.mimpid_sw_rd_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2[63]),
	.B(utime_sw_rd_sel_2),
	.C(mimpid_sw_rd_sel_1),
	.D(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1),
	.Y(un1_u_miv_rv32_csr_decode_0_58)
);
defparam \csr_reg_rd_sel.mimpid_sw_rd_sel .INIT=16'h8000;
// @36:1183
  CFG4 \csr_reg_rd_sel.misa_sw_rd_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2_40),
	.B(mie_sw_rd_sel_2),
	.C(misa_sw_rd_sel_0),
	.D(misa_sw_rd_sel_8),
	.Y(un1_u_miv_rv32_csr_decode_0_53)
);
defparam \csr_reg_rd_sel.misa_sw_rd_sel .INIT=16'h8000;
// @36:1344
  CFG4 \csr_reg_rd_sel.tdata1_sw_rd_sel  (
	.A(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1),
	.B(tdata1_sw_rd_sel_7),
	.C(un1_u_miv_rv32_csr_decode_0_2_0),
	.D(mepc_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_4)
);
defparam \csr_reg_rd_sel.tdata1_sw_rd_sel .INIT=16'h8000;
// @36:1346
  CFG4 \csr_reg_rd_sel.tdata2_sw_rd_sel  (
	.A(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1),
	.B(tdata2_sw_rd_sel_7),
	.C(un1_u_miv_rv32_csr_decode_0_2_0),
	.D(mip_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_3)
);
defparam \csr_reg_rd_sel.tdata2_sw_rd_sel .INIT=16'h8000;
// @36:1355
  CFG3 \csr_reg_rd_sel.dpc_debugger_rd_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2[5]),
	.B(csr_op_rd_valid),
	.C(dpc_debugger_wr_sel_1),
	.Y(un1_u_miv_rv32_csr_decode_0_0)
);
defparam \csr_reg_rd_sel.dpc_debugger_rd_sel .INIT=8'h80;
// @36:1199
  CFG4 \csr_reg_rd_sel.mip_sw_rd_sel  (
	.A(mip_sw_rd_sel_2_0),
	.B(mip_sw_rd_sel_2),
	.C(un1_u_miv_rv32_csr_decode_0_2_34),
	.D(mip_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_47)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel .INIT=16'h8000;
// @36:1176
  CFG2 \csr_reg_rd_sel.mstatus_sw_rd_sel  (
	.A(mstatus_sw_rd_sel_1),
	.B(mip_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_56)
);
defparam \csr_reg_rd_sel.mstatus_sw_rd_sel .INIT=4'h8;
// @36:1217
  CFG2 \csr_reg_rd_sel.mtval_sw_rd_sel  (
	.A(mie_sw_rd_sel_2),
	.B(mtval_sw_wr_sel_1),
	.Y(un1_u_miv_rv32_csr_decode_0_40)
);
defparam \csr_reg_rd_sel.mtval_sw_rd_sel .INIT=4'h8;
// @36:1192
  CFG2 \csr_reg_rd_sel.mie_sw_rd_sel  (
	.A(mie_sw_rd_sel_2),
	.B(mie_sw_wr_sel_1),
	.Y(un1_u_miv_rv32_csr_decode_0_50)
);
defparam \csr_reg_rd_sel.mie_sw_rd_sel .INIT=4'h8;
// @36:1226
  CFG4 \csr_reg_rd_sel.mscratch_sw_rd_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2_34),
	.B(mtval_sw_rd_sel_2),
	.C(mie_sw_rd_sel_2),
	.D(mscratch_sw_rd_sel_8),
	.Y(un1_u_miv_rv32_csr_decode_0_37)
);
defparam \csr_reg_rd_sel.mscratch_sw_rd_sel .INIT=16'h8000;
// @36:1214
  CFG4 \csr_reg_rd_sel.mcause_sw_rd_sel  (
	.A(mepc_sw_rd_sel_4),
	.B(mcause_sw_rd_sel_1_1),
	.C(un1_u_miv_rv32_csr_decode_0_2_34),
	.D(mip_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_41)
);
defparam \csr_reg_rd_sel.mcause_sw_rd_sel .INIT=16'h8000;
// @36:1208
  CFG3 \csr_reg_rd_sel.mtvec_sw_rd_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2_40),
	.B(mepc_sw_rd_sel_3),
	.C(mtvec_sw_rd_sel_1_2),
	.Y(un1_u_miv_rv32_csr_decode_0_43)
);
defparam \csr_reg_rd_sel.mtvec_sw_rd_sel .INIT=8'h80;
// @36:1353
  CFG4 \csr_reg_rd_sel.dcsr_debugger_rd_sel  (
	.A(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1),
	.B(dcsr_debugger_rd_sel_8),
	.C(un1_u_miv_rv32_csr_decode_0_2[6]),
	.D(debug_csr_resp_valid),
	.Y(un1_u_miv_rv32_csr_decode_0_1_d0)
);
defparam \csr_reg_rd_sel.dcsr_debugger_rd_sel .INIT=16'h8000;
// @36:1276
  CFG4 \csr_reg_rd_sel.utimeh_sw_rd_sel  (
	.A(utimeh_sw_rd_sel_4),
	.B(utimeh_sw_rd_sel_3),
	.C(mepc_sw_rd_sel_3),
	.D(mepc_sw_rd_sel_4),
	.Y(un1_u_miv_rv32_csr_decode_0_15)
);
defparam \csr_reg_rd_sel.utimeh_sw_rd_sel .INIT=16'h8000;
// @36:1211
  CFG4 \csr_reg_rd_sel.mepc_sw_rd_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2_34),
	.B(mepc_sw_rd_sel_3),
	.C(mepc_sw_rd_sel_4),
	.D(mepc_sw_rd_sel_7),
	.Y(un1_u_miv_rv32_csr_decode_0_42)
);
defparam \csr_reg_rd_sel.mepc_sw_rd_sel .INIT=16'h8000;
// @36:1274
  CFG3 \csr_reg_rd_sel.utime_sw_rd_sel  (
	.A(utime_sw_rd_sel_2),
	.B(utime_sw_rd_sel_4),
	.C(misa_sw_rd_sel_8),
	.Y(un1_u_miv_rv32_csr_decode_0_16)
);
defparam \csr_reg_rd_sel.utime_sw_rd_sel .INIT=8'h80;
// @36:1356
  CFG3 \csr_reg_wr_sel.dpc_debugger_wr_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2[5]),
	.B(sw_csr_wr_valid_qual),
	.C(dpc_debugger_wr_sel_1),
	.Y(un1_u_miv_rv32_csr_decode_0_1_0)
);
defparam \csr_reg_wr_sel.dpc_debugger_wr_sel .INIT=8'h80;
// @36:1215
  CFG2 \csr_reg_wr_sel.mcause_sw_wr_sel_3  (
	.A(sw_csr_wr_valid_qual),
	.B(ex_retr_pipe_sw_csr_addr_retr[0]),
	.Y(mcause_sw_wr_sel_3)
);
defparam \csr_reg_wr_sel.mcause_sw_wr_sel_3 .INIT=4'h2;
// @36:1195
  CFG2 \csr_reg_wr_sel.mie_sw_wr_sel_2  (
	.A(sw_csr_wr_valid_qual),
	.B(ex_retr_pipe_sw_csr_addr_retr[9]),
	.Y(mie_sw_wr_sel_2)
);
defparam \csr_reg_wr_sel.mie_sw_wr_sel_2 .INIT=4'h8;
// @36:1215
  CFG4 \csr_reg_wr_sel.mcause_sw_wr_sel  (
	.A(mepc_sw_rd_sel_4),
	.B(mcause_sw_rd_sel_1_1),
	.C(un1_u_miv_rv32_csr_decode_0_2_34),
	.D(mcause_sw_wr_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_1_41)
);
defparam \csr_reg_wr_sel.mcause_sw_wr_sel .INIT=16'h8000;
// @36:1227
  CFG4 \csr_reg_wr_sel.mscratch_sw_wr_sel  (
	.A(mtval_sw_rd_sel_2),
	.B(un1_u_miv_rv32_csr_decode_0_2_34),
	.C(mscratch_sw_rd_sel_8),
	.D(mie_sw_wr_sel_2),
	.Y(mscratch_sw_wr_sel)
);
defparam \csr_reg_wr_sel.mscratch_sw_wr_sel .INIT=16'h8000;
// @36:1195
  CFG2 \csr_reg_wr_sel.mie_sw_wr_sel  (
	.A(mie_sw_wr_sel_2),
	.B(mie_sw_wr_sel_1),
	.Y(mie_sw_wr_sel)
);
defparam \csr_reg_wr_sel.mie_sw_wr_sel .INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_decode_0s_1s_0s */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_12 (
  csr_op_wr_data_1_0,
  machine_implicit_wr_mtval_tval_wr_en,
  status_mpie,
  mcause_sw_wr_sel_3,
  mstatus_sw_rd_sel_1,
  machine_implicit_wr_status_mpie_wr_en,
  wr_en_data_or_0_1z,
  resetn,
  formal_trace_reset_taken,
  clk,
  status_mie
)
;
input csr_op_wr_data_1_0 ;
input machine_implicit_wr_mtval_tval_wr_en ;
input status_mpie ;
input mcause_sw_wr_sel_3 ;
input mstatus_sw_rd_sel_1 ;
input machine_implicit_wr_status_mpie_wr_en ;
output wr_en_data_or_0_1z ;
input resetn ;
input formal_trace_reset_taken ;
input clk ;
output status_mie ;
wire csr_op_wr_data_1_0 ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire status_mpie ;
wire mcause_sw_wr_sel_3 ;
wire mstatus_sw_rd_sel_1 ;
wire machine_implicit_wr_status_mpie_wr_en ;
wire wr_en_data_or_0_1z ;
wire resetn ;
wire formal_trace_reset_taken ;
wire clk ;
wire status_mie ;
wire [0:0] state_val_RNO;
wire state_val_781 ;
wire N_1827_i ;
wire VCC ;
wire N_884 ;
wire GND ;
wire wr_en_data_or ;
  CFG1 \gen_bit_reset.state_val_RNO_0[0]  (
	.A(state_val_781),
	.Y(N_1827_i)
);
defparam \gen_bit_reset.state_val_RNO_0[0] .INIT=2'h1;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(status_mie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_884),
	.EN(state_val_RNO[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1827_i)
);
  CFG2 \gen_bit_reset.state_val_RNO[0]  (
	.A(wr_en_data_or),
	.B(state_val_781),
	.Y(state_val_RNO[0])
);
defparam \gen_bit_reset.state_val_RNO[0] .INIT=4'hE;
// @36:11794
  CFG2 \gen_bit_reset.state_val_781  (
	.A(formal_trace_reset_taken),
	.B(resetn),
	.Y(state_val_781)
);
defparam \gen_bit_reset.state_val_781 .INIT=4'hB;
// @36:5705
  CFG2 wr_en_data_or_0 (
	.A(formal_trace_reset_taken),
	.B(resetn),
	.Y(wr_en_data_or_0_1z)
);
defparam wr_en_data_or_0.INIT=4'hB;
// @36:5705
  CFG4 \gen_bit_reset.state_val_RNO_1[0]  (
	.A(machine_implicit_wr_status_mpie_wr_en),
	.B(mstatus_sw_rd_sel_1),
	.C(mcause_sw_wr_sel_3),
	.D(wr_en_data_or_0_1z),
	.Y(wr_en_data_or)
);
defparam \gen_bit_reset.state_val_RNO_1[0] .INIT=16'hFFEA;
// @36:5707
  CFG4 \gen_bit_reset.state_val_12_0[0]  (
	.A(status_mpie),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(machine_implicit_wr_status_mpie_wr_en),
	.D(csr_op_wr_data_1_0),
	.Y(N_884)
);
defparam \gen_bit_reset.state_val_12_0[0] .INIT=16'h2F20;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_12 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_6 (
  csr_op_wr_data_1_0,
  machine_implicit_wr_mtval_tval_wr_en,
  status_mie,
  mstatus_sw_rd_sel_1,
  mcause_sw_wr_sel_3,
  machine_implicit_wr_status_mpie_wr_en,
  clk,
  status_mpie
)
;
input csr_op_wr_data_1_0 ;
input machine_implicit_wr_mtval_tval_wr_en ;
input status_mie ;
input mstatus_sw_rd_sel_1 ;
input mcause_sw_wr_sel_3 ;
input machine_implicit_wr_status_mpie_wr_en ;
input clk ;
output status_mpie ;
wire csr_op_wr_data_1_0 ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire status_mie ;
wire mstatus_sw_rd_sel_1 ;
wire mcause_sw_wr_sel_3 ;
wire machine_implicit_wr_status_mpie_wr_en ;
wire clk ;
wire status_mpie ;
wire [0:0] state_val_14_Z;
wire VCC ;
wire wr_en_data_Z ;
wire GND ;
// @36:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(status_mpie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_14_Z[0]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5695
  CFG3 wr_en_data (
	.A(machine_implicit_wr_status_mpie_wr_en),
	.B(mcause_sw_wr_sel_3),
	.C(mstatus_sw_rd_sel_1),
	.Y(wr_en_data_Z)
);
defparam wr_en_data.INIT=8'hEA;
// @36:5692
  CFG4 \state_val_14[0]  (
	.A(status_mie),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(machine_implicit_wr_status_mpie_wr_en),
	.D(csr_op_wr_data_1_0),
	.Y(state_val_14_Z[0])
);
defparam \state_val_14[0] .INIT=16'hBFB0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_6 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s (
  csr_op_wr_data_1_0,
  mie_sw_wr_sel,
  clk,
  ie_msie
)
;
input csr_op_wr_data_1_0 ;
input mie_sw_wr_sel ;
input clk ;
output ie_msie ;
wire csr_op_wr_data_1_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire ie_msie ;
wire VCC ;
wire GND ;
// @36:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_msie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_0 (
  csr_op_wr_data_1_0,
  mie_sw_wr_sel,
  clk,
  ie_mtie
)
;
input csr_op_wr_data_1_0 ;
input mie_sw_wr_sel ;
input clk ;
output ie_mtie ;
wire csr_op_wr_data_1_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire ie_mtie ;
wire VCC ;
wire GND ;
// @36:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_mtie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_0 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_1 (
  csr_op_wr_data_1_0,
  mie_sw_wr_sel,
  clk,
  ie_meie
)
;
input csr_op_wr_data_1_0 ;
input mie_sw_wr_sel ;
input clk ;
output ie_meie ;
wire csr_op_wr_data_1_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire ie_meie ;
wire VCC ;
wire GND ;
// @36:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_meie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_1 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_2 (
  csr_op_wr_data_1_0,
  ie_mextsysie_0,
  mie_sw_wr_sel,
  clk
)
;
input csr_op_wr_data_1_0 ;
output ie_mextsysie_0 ;
input mie_sw_wr_sel ;
input clk ;
wire csr_op_wr_data_1_0 ;
wire ie_mextsysie_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire VCC ;
wire GND ;
// @36:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_mextsysie_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_2 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_3 (
  csr_op_wr_data_1_0,
  ie_mextsysie_0,
  mie_sw_wr_sel,
  clk
)
;
input csr_op_wr_data_1_0 ;
output ie_mextsysie_0 ;
input mie_sw_wr_sel ;
input clk ;
wire csr_op_wr_data_1_0 ;
wire ie_mextsysie_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire VCC ;
wire GND ;
// @36:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_mextsysie_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_3 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_4 (
  csr_op_wr_data_1_0,
  ie_mextsysie_0,
  mie_sw_wr_sel,
  clk
)
;
input csr_op_wr_data_1_0 ;
output ie_mextsysie_0 ;
input mie_sw_wr_sel ;
input clk ;
wire csr_op_wr_data_1_0 ;
wire ie_mextsysie_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire VCC ;
wire GND ;
// @36:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_mextsysie_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_4 */

module miv_rv32_csr_gpr_state_reg_30s_1s_536870913 (
  un1_mtvec_warl_wr_en_0,
  un3_mtvec_warl_wr_en_0_0,
  un1_csr_op_wr_data_0,
  csr_op_wr_data_1,
  csr_priv_mtvec_excpt_vec_retr,
  resetn,
  clk
)
;
input un1_mtvec_warl_wr_en_0 ;
input un3_mtvec_warl_wr_en_0_0 ;
input un1_csr_op_wr_data_0 ;
input [31:2] csr_op_wr_data_1 ;
output [31:2] csr_priv_mtvec_excpt_vec_retr ;
input resetn ;
input clk ;
wire un1_mtvec_warl_wr_en_0 ;
wire un3_mtvec_warl_wr_en_0_0 ;
wire un1_csr_op_wr_data_0 ;
wire resetn ;
wire clk ;
wire VCC ;
wire wr_en_data_or_Z ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[29]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[31]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[28]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[30]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[27]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[29]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[26]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[28]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[25]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[27]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[24]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[26]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[23]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[25]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[22]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[24]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[21]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[23]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[20]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[22]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[19]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[21]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[18]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[20]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[17]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[19]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[16]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[18]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[15]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[17]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[14]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[16]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[13]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[15]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[12]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[14]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[11]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[13]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[10]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[12]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[9]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[11]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[8]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[10]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[7]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[9]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[6]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[8]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[5]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[7]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[4]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[6]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[3]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[5]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[4]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[3]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[2]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(resetn)
);
// @36:5705
  CFG4 wr_en_data_or (
	.A(un1_csr_op_wr_data_0),
	.B(resetn),
	.C(un3_mtvec_warl_wr_en_0_0),
	.D(un1_mtvec_warl_wr_en_0),
	.Y(wr_en_data_or_Z)
);
defparam wr_en_data_or.INIT=16'hB3F3;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_30s_1s_536870913 */

module miv_rv32_csr_gpr_state_reg_31s_0s_0s (
  ex_retr_pipe_curr_pc_retr,
  csr_op_wr_data_1,
  ex_retr_pipe_sw_csr_addr_retr_0,
  csr_priv_mtvec_epc_retr,
  mepc_sw_wr_sel_1,
  sw_csr_wr_valid_qual,
  machine_implicit_wr_mtval_tval_wr_en,
  clk
)
;
input [31:1] ex_retr_pipe_curr_pc_retr ;
input [31:1] csr_op_wr_data_1 ;
input ex_retr_pipe_sw_csr_addr_retr_0 ;
output [31:1] csr_priv_mtvec_epc_retr ;
input mepc_sw_wr_sel_1 ;
input sw_csr_wr_valid_qual ;
input machine_implicit_wr_mtval_tval_wr_en ;
input clk ;
wire ex_retr_pipe_sw_csr_addr_retr_0 ;
wire mepc_sw_wr_sel_1 ;
wire sw_csr_wr_valid_qual ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire clk ;
wire [30:0] state_val_17_Z;
wire VCC ;
wire wr_en_data_Z ;
wire GND ;
// @36:5721
  SLE \gen_bit_no_reset.state_val[10]  (
	.Q(csr_priv_mtvec_epc_retr[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[10]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[9]  (
	.Q(csr_priv_mtvec_epc_retr[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[9]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[8]  (
	.Q(csr_priv_mtvec_epc_retr[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[8]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[7]  (
	.Q(csr_priv_mtvec_epc_retr[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[7]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[6]  (
	.Q(csr_priv_mtvec_epc_retr[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[6]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[5]  (
	.Q(csr_priv_mtvec_epc_retr[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[5]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[4]  (
	.Q(csr_priv_mtvec_epc_retr[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[4]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[3]  (
	.Q(csr_priv_mtvec_epc_retr[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[3]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[2]  (
	.Q(csr_priv_mtvec_epc_retr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[2]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[1]  (
	.Q(csr_priv_mtvec_epc_retr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[1]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(csr_priv_mtvec_epc_retr[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[0]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[25]  (
	.Q(csr_priv_mtvec_epc_retr[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[25]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[24]  (
	.Q(csr_priv_mtvec_epc_retr[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[24]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[23]  (
	.Q(csr_priv_mtvec_epc_retr[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[23]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[22]  (
	.Q(csr_priv_mtvec_epc_retr[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[22]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[21]  (
	.Q(csr_priv_mtvec_epc_retr[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[21]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[20]  (
	.Q(csr_priv_mtvec_epc_retr[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[20]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[19]  (
	.Q(csr_priv_mtvec_epc_retr[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[19]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[18]  (
	.Q(csr_priv_mtvec_epc_retr[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[18]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[17]  (
	.Q(csr_priv_mtvec_epc_retr[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[17]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[16]  (
	.Q(csr_priv_mtvec_epc_retr[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[16]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[15]  (
	.Q(csr_priv_mtvec_epc_retr[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[15]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[14]  (
	.Q(csr_priv_mtvec_epc_retr[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[14]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[13]  (
	.Q(csr_priv_mtvec_epc_retr[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[13]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[12]  (
	.Q(csr_priv_mtvec_epc_retr[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[12]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[11]  (
	.Q(csr_priv_mtvec_epc_retr[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[11]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[30]  (
	.Q(csr_priv_mtvec_epc_retr[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[30]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[29]  (
	.Q(csr_priv_mtvec_epc_retr[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[29]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[28]  (
	.Q(csr_priv_mtvec_epc_retr[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[28]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[27]  (
	.Q(csr_priv_mtvec_epc_retr[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[27]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[26]  (
	.Q(csr_priv_mtvec_epc_retr[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[26]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5695
  CFG4 wr_en_data (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(sw_csr_wr_valid_qual),
	.C(ex_retr_pipe_sw_csr_addr_retr_0),
	.D(mepc_sw_wr_sel_1),
	.Y(wr_en_data_Z)
);
defparam wr_en_data.INIT=16'hAEAA;
// @36:5692
  CFG3 \state_val_17[3]  (
	.A(ex_retr_pipe_curr_pc_retr[4]),
	.B(csr_op_wr_data_1[4]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[3])
);
defparam \state_val_17[3] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[12]  (
	.A(ex_retr_pipe_curr_pc_retr[13]),
	.B(csr_op_wr_data_1[13]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[12])
);
defparam \state_val_17[12] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[16]  (
	.A(ex_retr_pipe_curr_pc_retr[17]),
	.B(csr_op_wr_data_1[17]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[16])
);
defparam \state_val_17[16] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[17]  (
	.A(ex_retr_pipe_curr_pc_retr[18]),
	.B(csr_op_wr_data_1[18]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[17])
);
defparam \state_val_17[17] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[18]  (
	.A(ex_retr_pipe_curr_pc_retr[19]),
	.B(csr_op_wr_data_1[19]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[18])
);
defparam \state_val_17[18] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[20]  (
	.A(ex_retr_pipe_curr_pc_retr[21]),
	.B(csr_op_wr_data_1[21]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[20])
);
defparam \state_val_17[20] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[22]  (
	.A(ex_retr_pipe_curr_pc_retr[23]),
	.B(csr_op_wr_data_1[23]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[22])
);
defparam \state_val_17[22] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[13]  (
	.A(ex_retr_pipe_curr_pc_retr[14]),
	.B(csr_op_wr_data_1[14]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[13])
);
defparam \state_val_17[13] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[21]  (
	.A(ex_retr_pipe_curr_pc_retr[22]),
	.B(csr_op_wr_data_1[22]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[21])
);
defparam \state_val_17[21] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[27]  (
	.A(ex_retr_pipe_curr_pc_retr[28]),
	.B(csr_op_wr_data_1[28]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[27])
);
defparam \state_val_17[27] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[0]  (
	.A(ex_retr_pipe_curr_pc_retr[1]),
	.B(csr_op_wr_data_1[1]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[0])
);
defparam \state_val_17[0] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[4]  (
	.A(ex_retr_pipe_curr_pc_retr[5]),
	.B(csr_op_wr_data_1[5]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[4])
);
defparam \state_val_17[4] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[5]  (
	.A(ex_retr_pipe_curr_pc_retr[6]),
	.B(csr_op_wr_data_1[6]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[5])
);
defparam \state_val_17[5] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[9]  (
	.A(ex_retr_pipe_curr_pc_retr[10]),
	.B(csr_op_wr_data_1[10]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[9])
);
defparam \state_val_17[9] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[24]  (
	.A(ex_retr_pipe_curr_pc_retr[25]),
	.B(csr_op_wr_data_1[25]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[24])
);
defparam \state_val_17[24] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[25]  (
	.A(ex_retr_pipe_curr_pc_retr[26]),
	.B(csr_op_wr_data_1[26]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[25])
);
defparam \state_val_17[25] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[26]  (
	.A(ex_retr_pipe_curr_pc_retr[27]),
	.B(csr_op_wr_data_1[27]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[26])
);
defparam \state_val_17[26] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[28]  (
	.A(ex_retr_pipe_curr_pc_retr[29]),
	.B(csr_op_wr_data_1[29]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[28])
);
defparam \state_val_17[28] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[29]  (
	.A(csr_op_wr_data_1[30]),
	.B(ex_retr_pipe_curr_pc_retr[30]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[29])
);
defparam \state_val_17[29] .INIT=8'hCA;
// @36:5692
  CFG3 \state_val_17[8]  (
	.A(csr_op_wr_data_1[9]),
	.B(ex_retr_pipe_curr_pc_retr[9]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[8])
);
defparam \state_val_17[8] .INIT=8'hCA;
// @36:5692
  CFG3 \state_val_17[19]  (
	.A(ex_retr_pipe_curr_pc_retr[20]),
	.B(csr_op_wr_data_1[20]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[19])
);
defparam \state_val_17[19] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[15]  (
	.A(ex_retr_pipe_curr_pc_retr[16]),
	.B(csr_op_wr_data_1[16]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[15])
);
defparam \state_val_17[15] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[7]  (
	.A(csr_op_wr_data_1[8]),
	.B(ex_retr_pipe_curr_pc_retr[8]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[7])
);
defparam \state_val_17[7] .INIT=8'hCA;
// @36:5692
  CFG3 \state_val_17[30]  (
	.A(csr_op_wr_data_1[31]),
	.B(ex_retr_pipe_curr_pc_retr[31]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[30])
);
defparam \state_val_17[30] .INIT=8'hCA;
// @36:5692
  CFG3 \state_val_17[14]  (
	.A(ex_retr_pipe_curr_pc_retr[15]),
	.B(csr_op_wr_data_1[15]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[14])
);
defparam \state_val_17[14] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[1]  (
	.A(csr_op_wr_data_1[2]),
	.B(ex_retr_pipe_curr_pc_retr[2]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[1])
);
defparam \state_val_17[1] .INIT=8'hCA;
// @36:5692
  CFG3 \state_val_17[11]  (
	.A(ex_retr_pipe_curr_pc_retr[12]),
	.B(csr_op_wr_data_1[12]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[11])
);
defparam \state_val_17[11] .INIT=8'hAC;
// @36:5692
  CFG3 \state_val_17[6]  (
	.A(csr_op_wr_data_1[7]),
	.B(ex_retr_pipe_curr_pc_retr[7]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[6])
);
defparam \state_val_17[6] .INIT=8'hCA;
// @36:5692
  CFG3 \state_val_17[2]  (
	.A(csr_op_wr_data_1[3]),
	.B(ex_retr_pipe_curr_pc_retr[3]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[2])
);
defparam \state_val_17[2] .INIT=8'hCA;
// @36:5692
  CFG3 \state_val_17[10]  (
	.A(csr_op_wr_data_1[11]),
	.B(ex_retr_pipe_curr_pc_retr[11]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[10])
);
defparam \state_val_17[10] .INIT=8'hCA;
// @36:5692
  CFG3 \state_val_17[23]  (
	.A(csr_op_wr_data_1[24]),
	.B(ex_retr_pipe_curr_pc_retr[24]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[23])
);
defparam \state_val_17[23] .INIT=8'hCA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_31s_0s_0s */

module miv_rv32_csr_gpr_state_reg_5s_1s_0 (
  csr_op_wr_data_1,
  cause_excpt_code_excpt_3,
  cause_excpt_code_excpt_1,
  cause_excpt_code_excpt_0,
  cause_excpt_code_excpt_m6_0,
  cause_excpt_code_excpt_m2_0,
  cause_excpt_code_irq_1_0_0,
  csr_priv_cause_excpt_code,
  csr_priv_interrupt_taken_1,
  N_601,
  N_451,
  interrupt_could_commit,
  interrupt_captured_ext_sys,
  irq_ext_sys_enable,
  base_irq_p_ext,
  irq_taken_2_3_RNIIV5QH3,
  irq_ext_enable,
  machine_implicit_wr_mtval_tval_wr_en,
  N_2552_i,
  wr_en_data_or,
  clk
)
;
input [4:0] csr_op_wr_data_1 ;
input cause_excpt_code_excpt_3 ;
input cause_excpt_code_excpt_1 ;
input cause_excpt_code_excpt_0 ;
input cause_excpt_code_excpt_m6_0 ;
input cause_excpt_code_excpt_m2_0 ;
input cause_excpt_code_irq_1_0_0 ;
output [4:0] csr_priv_cause_excpt_code ;
input csr_priv_interrupt_taken_1 ;
input N_601 ;
input N_451 ;
input interrupt_could_commit ;
input interrupt_captured_ext_sys ;
input irq_ext_sys_enable ;
input base_irq_p_ext ;
input irq_taken_2_3_RNIIV5QH3 ;
input irq_ext_enable ;
input machine_implicit_wr_mtval_tval_wr_en ;
input N_2552_i ;
input wr_en_data_or ;
input clk ;
wire cause_excpt_code_excpt_3 ;
wire cause_excpt_code_excpt_1 ;
wire cause_excpt_code_excpt_0 ;
wire cause_excpt_code_excpt_m6_0 ;
wire cause_excpt_code_excpt_m2_0 ;
wire cause_excpt_code_irq_1_0_0 ;
wire csr_priv_interrupt_taken_1 ;
wire N_601 ;
wire N_451 ;
wire interrupt_could_commit ;
wire interrupt_captured_ext_sys ;
wire irq_ext_sys_enable ;
wire base_irq_p_ext ;
wire irq_taken_2_3_RNIIV5QH3 ;
wire irq_ext_enable ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire N_2552_i ;
wire wr_en_data_or ;
wire clk ;
wire [4:2] state_val_22_0_1;
wire VCC ;
wire N_875 ;
wire GND ;
wire N_874 ;
wire N_873 ;
wire N_872 ;
wire N_871 ;
wire state_val_22_0_14_1 ;
wire state_val_22_0_10_1 ;
wire N_874_2 ;
wire state_val_22_0_5 ;
wire N_872_2 ;
wire N_871_2 ;
// @36:5705
  SLE \gen_bit_reset.state_val[4]  (
	.Q(csr_priv_cause_excpt_code[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_875),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2552_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[3]  (
	.Q(csr_priv_cause_excpt_code[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_874),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2552_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(csr_priv_cause_excpt_code[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_873),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2552_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(csr_priv_cause_excpt_code[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_872),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2552_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(csr_priv_cause_excpt_code[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_871),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2552_i)
);
// @36:5707
  CFG4 \gen_bit_reset.state_val_22_0[2]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(state_val_22_0_14_1),
	.C(state_val_22_0_1[2]),
	.D(csr_op_wr_data_1[2]),
	.Y(N_873)
);
defparam \gen_bit_reset.state_val_22_0[2] .INIT=16'hFDA8;
// @36:5707
  CFG4 \gen_bit_reset.state_val_22_0_1_0[2]  (
	.A(irq_ext_enable),
	.B(cause_excpt_code_irq_1_0_0),
	.C(irq_taken_2_3_RNIIV5QH3),
	.D(base_irq_p_ext),
	.Y(state_val_22_0_1[2])
);
defparam \gen_bit_reset.state_val_22_0_1_0[2] .INIT=16'h040C;
// @36:5707
  CFG4 \gen_bit_reset.state_val_22_0[4]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(state_val_22_0_1[4]),
	.C(state_val_22_0_10_1),
	.D(csr_op_wr_data_1[4]),
	.Y(N_875)
);
defparam \gen_bit_reset.state_val_22_0[4] .INIT=16'hFDA8;
// @36:5707
  CFG4 \gen_bit_reset.state_val_22_0_1_0[4]  (
	.A(irq_ext_sys_enable),
	.B(interrupt_captured_ext_sys),
	.C(interrupt_could_commit),
	.D(irq_taken_2_3_RNIIV5QH3),
	.Y(state_val_22_0_1[4])
);
defparam \gen_bit_reset.state_val_22_0_1_0[4] .INIT=16'h0080;
// @36:5707
  CFG4 \gen_bit_reset.state_val_22_0_10_1  (
	.A(N_451),
	.B(N_601),
	.C(cause_excpt_code_excpt_m2_0),
	.D(irq_taken_2_3_RNIIV5QH3),
	.Y(state_val_22_0_10_1)
);
defparam \gen_bit_reset.state_val_22_0_10_1 .INIT=16'h1000;
// @36:5707
  CFG3 \gen_bit_reset.state_val_22_0_14_1  (
	.A(N_451),
	.B(cause_excpt_code_excpt_m6_0),
	.C(irq_taken_2_3_RNIIV5QH3),
	.Y(state_val_22_0_14_1)
);
defparam \gen_bit_reset.state_val_22_0_14_1 .INIT=8'h40;
// @36:5707
  CFG4 \gen_bit_reset.state_val_22_0_2[3]  (
	.A(csr_priv_interrupt_taken_1),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(cause_excpt_code_excpt_3),
	.D(irq_taken_2_3_RNIIV5QH3),
	.Y(N_874_2)
);
defparam \gen_bit_reset.state_val_22_0_2[3] .INIT=16'hC088;
// @36:5707
  CFG4 \gen_bit_reset.state_val_22_0_5  (
	.A(irq_taken_2_3_RNIIV5QH3),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(interrupt_captured_ext_sys),
	.D(irq_ext_sys_enable),
	.Y(state_val_22_0_5)
);
defparam \gen_bit_reset.state_val_22_0_5 .INIT=16'h0444;
// @36:5707
  CFG4 \gen_bit_reset.state_val_22_0_2[1]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(state_val_22_0_5),
	.C(cause_excpt_code_excpt_1),
	.D(irq_taken_2_3_RNIIV5QH3),
	.Y(N_872_2)
);
defparam \gen_bit_reset.state_val_22_0_2[1] .INIT=16'hECCC;
// @36:5707
  CFG4 \gen_bit_reset.state_val_22_0_2[0]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(state_val_22_0_5),
	.C(cause_excpt_code_excpt_0),
	.D(irq_taken_2_3_RNIIV5QH3),
	.Y(N_871_2)
);
defparam \gen_bit_reset.state_val_22_0_2[0] .INIT=16'hECCC;
// @36:5707
  CFG3 \gen_bit_reset.state_val_22_0[1]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(N_872_2),
	.C(csr_op_wr_data_1[1]),
	.Y(N_872)
);
defparam \gen_bit_reset.state_val_22_0[1] .INIT=8'hDC;
// @36:5707
  CFG3 \gen_bit_reset.state_val_22_0[0]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(csr_op_wr_data_1[0]),
	.C(N_871_2),
	.Y(N_871)
);
defparam \gen_bit_reset.state_val_22_0[0] .INIT=8'hF4;
// @36:5707
  CFG3 \gen_bit_reset.state_val_22_0[3]  (
	.A(csr_op_wr_data_1[3]),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(N_874_2),
	.Y(N_874)
);
defparam \gen_bit_reset.state_val_22_0[3] .INIT=8'hF2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_5s_1s_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_12_0 (
  csr_op_wr_data_1_0,
  un1_u_miv_rv32_csr_decode_0_1_0,
  irq_taken_2_3_RNIIV5QH3,
  machine_implicit_wr_mtval_tval_wr_en,
  resetn,
  formal_trace_reset_taken,
  N_2552_i,
  wr_en_data_or_1z,
  clk,
  mcause_interrupt
)
;
input csr_op_wr_data_1_0 ;
input un1_u_miv_rv32_csr_decode_0_1_0 ;
input irq_taken_2_3_RNIIV5QH3 ;
input machine_implicit_wr_mtval_tval_wr_en ;
input resetn ;
input formal_trace_reset_taken ;
output N_2552_i ;
output wr_en_data_or_1z ;
input clk ;
output mcause_interrupt ;
wire csr_op_wr_data_1_0 ;
wire un1_u_miv_rv32_csr_decode_0_1_0 ;
wire irq_taken_2_3_RNIIV5QH3 ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire resetn ;
wire formal_trace_reset_taken ;
wire N_2552_i ;
wire wr_en_data_or_1z ;
wire clk ;
wire mcause_interrupt ;
wire VCC ;
wire N_866 ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(mcause_interrupt),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_866),
	.EN(wr_en_data_or_1z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2552_i)
);
// @36:11794
  CFG2 \gen_bit_reset.state_val_769_fast  (
	.A(formal_trace_reset_taken),
	.B(resetn),
	.Y(N_2552_i)
);
defparam \gen_bit_reset.state_val_769_fast .INIT=4'h4;
// @36:5705
  CFG4 wr_en_data_or (
	.A(formal_trace_reset_taken),
	.B(un1_u_miv_rv32_csr_decode_0_1_0),
	.C(resetn),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(wr_en_data_or_1z)
);
defparam wr_en_data_or.INIT=16'hFFEF;
// @36:5707
  CFG3 \gen_bit_reset.state_val_12_0[0]  (
	.A(irq_taken_2_3_RNIIV5QH3),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(csr_op_wr_data_1_0),
	.Y(N_866)
);
defparam \gen_bit_reset.state_val_12_0[0] .INIT=8'h74;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_12_0 */

module miv_rv32_csr_gpr_state_reg_32s_0s_0s_1 (
  csr_op_wr_data_1,
  machine_implicit_wr_mtval_tval_wr_data_1,
  machine_implicit_wr_mtval_tval_wr_data_2,
  csr_priv_mtval,
  machine_implicit_wr_mtval_tval_wr_en,
  mtval_sw_wr_sel_1,
  mie_sw_wr_sel_2,
  clk
)
;
input [31:0] csr_op_wr_data_1 ;
input [31:0] machine_implicit_wr_mtval_tval_wr_data_1 ;
input [31:0] machine_implicit_wr_mtval_tval_wr_data_2 ;
output [31:0] csr_priv_mtval ;
input machine_implicit_wr_mtval_tval_wr_en ;
input mtval_sw_wr_sel_1 ;
input mie_sw_wr_sel_2 ;
input clk ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire mtval_sw_wr_sel_1 ;
wire mie_sw_wr_sel_2 ;
wire clk ;
wire [31:0] state_val_24_Z;
wire VCC ;
wire wr_en_data_Z ;
wire GND ;
// @36:5721
  SLE \gen_bit_no_reset.state_val[2]  (
	.Q(csr_priv_mtval[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[2]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[1]  (
	.Q(csr_priv_mtval[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[1]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(csr_priv_mtval[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[0]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[17]  (
	.Q(csr_priv_mtval[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[17]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[16]  (
	.Q(csr_priv_mtval[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[16]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[15]  (
	.Q(csr_priv_mtval[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[15]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[14]  (
	.Q(csr_priv_mtval[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[14]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[13]  (
	.Q(csr_priv_mtval[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[13]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[12]  (
	.Q(csr_priv_mtval[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[12]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[11]  (
	.Q(csr_priv_mtval[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[11]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[10]  (
	.Q(csr_priv_mtval[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[10]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[9]  (
	.Q(csr_priv_mtval[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[9]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[8]  (
	.Q(csr_priv_mtval[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[8]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[7]  (
	.Q(csr_priv_mtval[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[7]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[6]  (
	.Q(csr_priv_mtval[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[6]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[5]  (
	.Q(csr_priv_mtval[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[5]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[4]  (
	.Q(csr_priv_mtval[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[4]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[3]  (
	.Q(csr_priv_mtval[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[3]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[31]  (
	.Q(csr_priv_mtval[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[31]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[30]  (
	.Q(csr_priv_mtval[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[30]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[29]  (
	.Q(csr_priv_mtval[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[29]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[28]  (
	.Q(csr_priv_mtval[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[28]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[27]  (
	.Q(csr_priv_mtval[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[27]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[26]  (
	.Q(csr_priv_mtval[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[26]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[25]  (
	.Q(csr_priv_mtval[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[25]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[24]  (
	.Q(csr_priv_mtval[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[24]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[23]  (
	.Q(csr_priv_mtval[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[23]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[22]  (
	.Q(csr_priv_mtval[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[22]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[21]  (
	.Q(csr_priv_mtval[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[21]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[20]  (
	.Q(csr_priv_mtval[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[20]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[19]  (
	.Q(csr_priv_mtval[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[19]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[18]  (
	.Q(csr_priv_mtval[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[18]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5695
  CFG3 wr_en_data (
	.A(mie_sw_wr_sel_2),
	.B(mtval_sw_wr_sel_1),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(wr_en_data_Z)
);
defparam wr_en_data.INIT=8'hF8;
// @36:5692
  CFG4 \state_val_24[1]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[1]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[1]),
	.C(csr_op_wr_data_1[1]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[1])
);
defparam \state_val_24[1] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[4]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[4]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[4]),
	.C(csr_op_wr_data_1[4]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[4])
);
defparam \state_val_24[4] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[5]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[5]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[5]),
	.C(csr_op_wr_data_1[5]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[5])
);
defparam \state_val_24[5] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[6]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[6]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[6]),
	.C(csr_op_wr_data_1[6]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[6])
);
defparam \state_val_24[6] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[10]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[10]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[10]),
	.C(csr_op_wr_data_1[10]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[10])
);
defparam \state_val_24[10] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[11]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[11]),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(machine_implicit_wr_mtval_tval_wr_data_1[11]),
	.D(csr_op_wr_data_1[11]),
	.Y(state_val_24_Z[11])
);
defparam \state_val_24[11] .INIT=16'hFBC8;
// @36:5692
  CFG4 \state_val_24[12]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[12]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[12]),
	.C(csr_op_wr_data_1[12]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[12])
);
defparam \state_val_24[12] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[13]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[13]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[13]),
	.C(csr_op_wr_data_1[13]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[13])
);
defparam \state_val_24[13] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[17]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[17]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[17]),
	.C(csr_op_wr_data_1[17]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[17])
);
defparam \state_val_24[17] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[18]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[18]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[18]),
	.C(csr_op_wr_data_1[18]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[18])
);
defparam \state_val_24[18] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[19]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[19]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[19]),
	.C(csr_op_wr_data_1[19]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[19])
);
defparam \state_val_24[19] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[21]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[21]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[21]),
	.C(csr_op_wr_data_1[21]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[21])
);
defparam \state_val_24[21] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[23]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[23]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[23]),
	.C(csr_op_wr_data_1[23]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[23])
);
defparam \state_val_24[23] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[25]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[25]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[25]),
	.C(csr_op_wr_data_1[25]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[25])
);
defparam \state_val_24[25] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[26]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[26]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[26]),
	.C(csr_op_wr_data_1[26]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[26])
);
defparam \state_val_24[26] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[27]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[27]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[27]),
	.C(csr_op_wr_data_1[27]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[27])
);
defparam \state_val_24[27] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[29]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[29]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[29]),
	.C(csr_op_wr_data_1[29]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[29])
);
defparam \state_val_24[29] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[30]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[30]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[30]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[30]),
	.Y(state_val_24_Z[30])
);
defparam \state_val_24[30] .INIT=16'hEFE0;
// @36:5692
  CFG4 \state_val_24[3]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[3]),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(machine_implicit_wr_mtval_tval_wr_data_1[3]),
	.D(csr_op_wr_data_1[3]),
	.Y(state_val_24_Z[3])
);
defparam \state_val_24[3] .INIT=16'hFBC8;
// @36:5692
  CFG4 \state_val_24[20]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[20]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[20]),
	.C(csr_op_wr_data_1[20]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[20])
);
defparam \state_val_24[20] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[31]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[31]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[31]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[31]),
	.Y(state_val_24_Z[31])
);
defparam \state_val_24[31] .INIT=16'hEFE0;
// @36:5692
  CFG4 \state_val_24[14]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[14]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[14]),
	.C(csr_op_wr_data_1[14]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[14])
);
defparam \state_val_24[14] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[24]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[24]),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(machine_implicit_wr_mtval_tval_wr_data_1[24]),
	.D(csr_op_wr_data_1[24]),
	.Y(state_val_24_Z[24])
);
defparam \state_val_24[24] .INIT=16'hFBC8;
// @36:5692
  CFG4 \state_val_24[22]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[22]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[22]),
	.C(csr_op_wr_data_1[22]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[22])
);
defparam \state_val_24[22] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[0]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[0]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[0]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[0]),
	.Y(state_val_24_Z[0])
);
defparam \state_val_24[0] .INIT=16'hEFE0;
// @36:5692
  CFG4 \state_val_24[2]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[2]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[2]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[2]),
	.Y(state_val_24_Z[2])
);
defparam \state_val_24[2] .INIT=16'hEFE0;
// @36:5692
  CFG4 \state_val_24[9]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[9]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[9]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[9]),
	.Y(state_val_24_Z[9])
);
defparam \state_val_24[9] .INIT=16'hEFE0;
// @36:5692
  CFG4 \state_val_24[28]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[28]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[28]),
	.C(csr_op_wr_data_1[28]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[28])
);
defparam \state_val_24[28] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[16]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[16]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[16]),
	.C(csr_op_wr_data_1[16]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[16])
);
defparam \state_val_24[16] .INIT=16'hEEF0;
// @36:5692
  CFG4 \state_val_24[8]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[8]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[8]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[8]),
	.Y(state_val_24_Z[8])
);
defparam \state_val_24[8] .INIT=16'hEFE0;
// @36:5692
  CFG4 \state_val_24[7]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[7]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[7]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[7]),
	.Y(state_val_24_Z[7])
);
defparam \state_val_24[7] .INIT=16'hEFE0;
// @36:5692
  CFG4 \state_val_24[15]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[15]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[15]),
	.C(csr_op_wr_data_1[15]),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_24_Z[15])
);
defparam \state_val_24[15] .INIT=16'hEEF0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_32s_0s_0s_1 */

module miv_rv32_csr_gpr_state_reg_32s_0s_0s_0 (
  csr_op_wr_data_1,
  mscratch_scratch,
  mscratch_sw_wr_sel,
  clk
)
;
input [31:0] csr_op_wr_data_1 ;
output [31:0] mscratch_scratch ;
input mscratch_sw_wr_sel ;
input clk ;
wire mscratch_sw_wr_sel ;
wire clk ;
wire VCC ;
wire GND ;
// @36:5721
  SLE \gen_bit_no_reset.state_val[4]  (
	.Q(mscratch_scratch[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[4]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[3]  (
	.Q(mscratch_scratch[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[3]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[2]  (
	.Q(mscratch_scratch[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[2]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[1]  (
	.Q(mscratch_scratch[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[1]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(mscratch_scratch[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[0]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[19]  (
	.Q(mscratch_scratch[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[19]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[18]  (
	.Q(mscratch_scratch[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[18]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[17]  (
	.Q(mscratch_scratch[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[17]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[16]  (
	.Q(mscratch_scratch[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[16]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[15]  (
	.Q(mscratch_scratch[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[15]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[14]  (
	.Q(mscratch_scratch[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[14]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[13]  (
	.Q(mscratch_scratch[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[13]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[12]  (
	.Q(mscratch_scratch[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[12]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[11]  (
	.Q(mscratch_scratch[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[11]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[10]  (
	.Q(mscratch_scratch[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[10]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[9]  (
	.Q(mscratch_scratch[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[9]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[8]  (
	.Q(mscratch_scratch[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[8]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[7]  (
	.Q(mscratch_scratch[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[7]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[6]  (
	.Q(mscratch_scratch[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[6]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[5]  (
	.Q(mscratch_scratch[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[5]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[31]  (
	.Q(mscratch_scratch[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[31]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[30]  (
	.Q(mscratch_scratch[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[30]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[29]  (
	.Q(mscratch_scratch[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[29]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[28]  (
	.Q(mscratch_scratch[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[28]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[27]  (
	.Q(mscratch_scratch[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[27]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[26]  (
	.Q(mscratch_scratch[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[26]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[25]  (
	.Q(mscratch_scratch[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[25]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[24]  (
	.Q(mscratch_scratch[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[24]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[23]  (
	.Q(mscratch_scratch[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[23]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[22]  (
	.Q(mscratch_scratch[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[22]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[21]  (
	.Q(mscratch_scratch[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[21]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5721
  SLE \gen_bit_no_reset.state_val[20]  (
	.Q(mscratch_scratch[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[20]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_32s_0s_0s_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_7 (
  csr_op_wr_data_1_0,
  per_trigger_debug_0,
  formal_trace_reset_taken,
  wr_en_data_or_1,
  resetn,
  clk,
  tdata1_mcontrol_hit
)
;
input csr_op_wr_data_1_0 ;
input per_trigger_debug_0 ;
input formal_trace_reset_taken ;
input wr_en_data_or_1 ;
input resetn ;
input clk ;
output tdata1_mcontrol_hit ;
wire csr_op_wr_data_1_0 ;
wire per_trigger_debug_0 ;
wire formal_trace_reset_taken ;
wire wr_en_data_or_1 ;
wire resetn ;
wire clk ;
wire tdata1_mcontrol_hit ;
wire [0:0] state_val_12_iv_i;
wire VCC ;
wire wr_en_data_or ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(tdata1_mcontrol_hit),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_12_iv_i[0]),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  CFG3 \gen_bit_reset.state_val_RNO[0]  (
	.A(wr_en_data_or_1),
	.B(resetn),
	.C(per_trigger_debug_0),
	.Y(wr_en_data_or)
);
defparam \gen_bit_reset.state_val_RNO[0] .INIT=8'hFB;
// @36:5705
  CFG3 \gen_bit_reset.state_val_12_iv_i[0]  (
	.A(per_trigger_debug_0),
	.B(csr_op_wr_data_1_0),
	.C(formal_trace_reset_taken),
	.Y(state_val_12_iv_i[0])
);
defparam \gen_bit_reset.state_val_12_iv_i[0] .INIT=8'h0E;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_7 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9 (
  ex_retr_pipe_sw_csr_addr_retr_0,
  state_val_33_0,
  wr_en_data_or_1_1z,
  machine_sw_wr_tdata1_mcontrol_execute_wr_en_1,
  sw_csr_wr_valid_qual,
  formal_trace_reset_taken,
  resetn,
  clk,
  tdata1_mcontrol_execute
)
;
input ex_retr_pipe_sw_csr_addr_retr_0 ;
input state_val_33_0 ;
output wr_en_data_or_1_1z ;
input machine_sw_wr_tdata1_mcontrol_execute_wr_en_1 ;
input sw_csr_wr_valid_qual ;
input formal_trace_reset_taken ;
input resetn ;
input clk ;
output tdata1_mcontrol_execute ;
wire ex_retr_pipe_sw_csr_addr_retr_0 ;
wire state_val_33_0 ;
wire wr_en_data_or_1_1z ;
wire machine_sw_wr_tdata1_mcontrol_execute_wr_en_1 ;
wire sw_csr_wr_valid_qual ;
wire formal_trace_reset_taken ;
wire resetn ;
wire clk ;
wire tdata1_mcontrol_execute ;
wire VCC ;
wire wr_en_data_or ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(tdata1_mcontrol_execute),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  CFG4 wr_en_data_or_1 (
	.A(formal_trace_reset_taken),
	.B(sw_csr_wr_valid_qual),
	.C(ex_retr_pipe_sw_csr_addr_retr_0),
	.D(machine_sw_wr_tdata1_mcontrol_execute_wr_en_1),
	.Y(wr_en_data_or_1_1z)
);
defparam wr_en_data_or_1.INIT=16'hAEAA;
// @36:5705
  CFG2 \gen_bit_reset.state_val_RNO[0]  (
	.A(wr_en_data_or_1_1z),
	.B(resetn),
	.Y(wr_en_data_or)
);
defparam \gen_bit_reset.state_val_RNO[0] .INIT=4'hB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9 */

module miv_rv32_csr_gpr_state_reg_32s_1s_0_1 (
  state_val_33,
  tdata2_match_data,
  resetn,
  wr_en_data_or_0,
  clk
)
;
input [31:0] state_val_33 ;
output [31:0] tdata2_match_data ;
input resetn ;
input wr_en_data_or_0 ;
input clk ;
wire resetn ;
wire wr_en_data_or_0 ;
wire clk ;
wire VCC ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[9]  (
	.Q(tdata2_match_data[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[9]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[8]  (
	.Q(tdata2_match_data[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[8]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[7]  (
	.Q(tdata2_match_data[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[7]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[6]  (
	.Q(tdata2_match_data[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[6]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[5]  (
	.Q(tdata2_match_data[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[5]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[4]  (
	.Q(tdata2_match_data[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[4]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[3]  (
	.Q(tdata2_match_data[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[3]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(tdata2_match_data[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[2]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(tdata2_match_data[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[1]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(tdata2_match_data[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[0]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[31]  (
	.Q(tdata2_match_data[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[31]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[30]  (
	.Q(tdata2_match_data[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[30]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[29]  (
	.Q(tdata2_match_data[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[29]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[28]  (
	.Q(tdata2_match_data[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[28]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[27]  (
	.Q(tdata2_match_data[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[27]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[26]  (
	.Q(tdata2_match_data[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[26]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[25]  (
	.Q(tdata2_match_data[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[25]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[24]  (
	.Q(tdata2_match_data[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[24]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[23]  (
	.Q(tdata2_match_data[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[23]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[22]  (
	.Q(tdata2_match_data[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[22]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[21]  (
	.Q(tdata2_match_data[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[21]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[20]  (
	.Q(tdata2_match_data[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[20]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[19]  (
	.Q(tdata2_match_data[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[19]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[18]  (
	.Q(tdata2_match_data[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[18]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[17]  (
	.Q(tdata2_match_data[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[17]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[16]  (
	.Q(tdata2_match_data[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[16]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[15]  (
	.Q(tdata2_match_data[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[15]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[14]  (
	.Q(tdata2_match_data[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[14]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[13]  (
	.Q(tdata2_match_data[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[13]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[12]  (
	.Q(tdata2_match_data[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[12]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[11]  (
	.Q(tdata2_match_data[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[11]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[10]  (
	.Q(tdata2_match_data[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[10]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_32s_1s_0_1 */

module miv_rv32_csr_gpr_state_reg_32s_1s_0_0 (
  csr_op_wr_data_1,
  state_val_33,
  tdata2_match_data_1,
  formal_trace_reset_taken,
  mcause_sw_wr_sel_3,
  wr_en_data_or_0,
  machine_sw_wr_tdata2_match_data_wr_en_1,
  resetn,
  clk
)
;
input [31:0] csr_op_wr_data_1 ;
output [31:0] state_val_33 ;
output [31:0] tdata2_match_data_1 ;
input formal_trace_reset_taken ;
input mcause_sw_wr_sel_3 ;
input wr_en_data_or_0 ;
input machine_sw_wr_tdata2_match_data_wr_en_1 ;
input resetn ;
input clk ;
wire formal_trace_reset_taken ;
wire mcause_sw_wr_sel_3 ;
wire wr_en_data_or_0 ;
wire machine_sw_wr_tdata2_match_data_wr_en_1 ;
wire resetn ;
wire clk ;
wire [0:0] state_val_or;
wire VCC ;
wire GND ;
wire wr_en_data_or_Z ;
// @36:5705
  SLE \gen_bit_reset.state_val[31]  (
	.Q(tdata2_match_data_1[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[31]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[30]  (
	.Q(tdata2_match_data_1[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[30]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[29]  (
	.Q(tdata2_match_data_1[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[29]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[28]  (
	.Q(tdata2_match_data_1[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[28]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[27]  (
	.Q(tdata2_match_data_1[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[27]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[26]  (
	.Q(tdata2_match_data_1[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[26]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[25]  (
	.Q(tdata2_match_data_1[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[25]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[24]  (
	.Q(tdata2_match_data_1[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[24]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[23]  (
	.Q(tdata2_match_data_1[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[23]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[22]  (
	.Q(tdata2_match_data_1[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[22]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[21]  (
	.Q(tdata2_match_data_1[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[21]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[20]  (
	.Q(tdata2_match_data_1[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[20]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[19]  (
	.Q(tdata2_match_data_1[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[19]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[18]  (
	.Q(tdata2_match_data_1[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[18]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[17]  (
	.Q(tdata2_match_data_1[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[17]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[16]  (
	.Q(tdata2_match_data_1[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[16]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[15]  (
	.Q(tdata2_match_data_1[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[15]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[14]  (
	.Q(tdata2_match_data_1[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[14]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[13]  (
	.Q(tdata2_match_data_1[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[13]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[12]  (
	.Q(tdata2_match_data_1[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[12]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[11]  (
	.Q(tdata2_match_data_1[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[11]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[10]  (
	.Q(tdata2_match_data_1[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[10]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[9]  (
	.Q(tdata2_match_data_1[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[9]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[8]  (
	.Q(tdata2_match_data_1[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[8]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[7]  (
	.Q(tdata2_match_data_1[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[7]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[6]  (
	.Q(tdata2_match_data_1[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[6]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[5]  (
	.Q(tdata2_match_data_1[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[5]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[4]  (
	.Q(tdata2_match_data_1[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[4]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[3]  (
	.Q(tdata2_match_data_1[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[3]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(tdata2_match_data_1[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[2]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(tdata2_match_data_1[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[1]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(tdata2_match_data_1[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[0]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
  CFG2 \gen_bit_reset.state_val_or[0]  (
	.A(wr_en_data_or_Z),
	.B(resetn),
	.Y(state_val_or[0])
);
defparam \gen_bit_reset.state_val_or[0] .INIT=4'hB;
// @36:5705
  CFG3 wr_en_data_or (
	.A(machine_sw_wr_tdata2_match_data_wr_en_1),
	.B(wr_en_data_or_0),
	.C(mcause_sw_wr_sel_3),
	.Y(wr_en_data_or_Z)
);
defparam wr_en_data_or.INIT=8'hEC;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[13]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[13]),
	.Y(state_val_33[13])
);
defparam \gen_bit_reset.state_val_33[13] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[17]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[17]),
	.Y(state_val_33[17])
);
defparam \gen_bit_reset.state_val_33[17] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[18]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[18]),
	.Y(state_val_33[18])
);
defparam \gen_bit_reset.state_val_33[18] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[19]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[19]),
	.Y(state_val_33[19])
);
defparam \gen_bit_reset.state_val_33[19] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[21]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[21]),
	.Y(state_val_33[21])
);
defparam \gen_bit_reset.state_val_33[21] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[23]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[23]),
	.Y(state_val_33[23])
);
defparam \gen_bit_reset.state_val_33[23] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[14]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[14]),
	.Y(state_val_33[14])
);
defparam \gen_bit_reset.state_val_33[14] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[22]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[22]),
	.Y(state_val_33[22])
);
defparam \gen_bit_reset.state_val_33[22] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[4]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[4]),
	.Y(state_val_33[4])
);
defparam \gen_bit_reset.state_val_33[4] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[28]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[28]),
	.Y(state_val_33[28])
);
defparam \gen_bit_reset.state_val_33[28] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[1]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[1]),
	.Y(state_val_33[1])
);
defparam \gen_bit_reset.state_val_33[1] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[5]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[5]),
	.Y(state_val_33[5])
);
defparam \gen_bit_reset.state_val_33[5] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[6]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[6]),
	.Y(state_val_33[6])
);
defparam \gen_bit_reset.state_val_33[6] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[10]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[10]),
	.Y(state_val_33[10])
);
defparam \gen_bit_reset.state_val_33[10] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[25]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[25]),
	.Y(state_val_33[25])
);
defparam \gen_bit_reset.state_val_33[25] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[26]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[26]),
	.Y(state_val_33[26])
);
defparam \gen_bit_reset.state_val_33[26] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[27]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[27]),
	.Y(state_val_33[27])
);
defparam \gen_bit_reset.state_val_33[27] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[29]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[29]),
	.Y(state_val_33[29])
);
defparam \gen_bit_reset.state_val_33[29] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[30]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[30]),
	.Y(state_val_33[30])
);
defparam \gen_bit_reset.state_val_33[30] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[31]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[31]),
	.Y(state_val_33[31])
);
defparam \gen_bit_reset.state_val_33[31] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[0]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[0]),
	.Y(state_val_33[0])
);
defparam \gen_bit_reset.state_val_33[0] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[9]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[9]),
	.Y(state_val_33[9])
);
defparam \gen_bit_reset.state_val_33[9] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[20]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[20]),
	.Y(state_val_33[20])
);
defparam \gen_bit_reset.state_val_33[20] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[16]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[16]),
	.Y(state_val_33[16])
);
defparam \gen_bit_reset.state_val_33[16] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[8]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[8]),
	.Y(state_val_33[8])
);
defparam \gen_bit_reset.state_val_33[8] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[15]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[15]),
	.Y(state_val_33[15])
);
defparam \gen_bit_reset.state_val_33[15] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[12]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[12]),
	.Y(state_val_33[12])
);
defparam \gen_bit_reset.state_val_33[12] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[2]  (
	.A(formal_trace_reset_taken),
	.B(csr_op_wr_data_1[2]),
	.Y(state_val_33[2])
);
defparam \gen_bit_reset.state_val_33[2] .INIT=4'h4;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[3]  (
	.A(csr_op_wr_data_1[3]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[3])
);
defparam \gen_bit_reset.state_val_33[3] .INIT=4'h2;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[7]  (
	.A(csr_op_wr_data_1[7]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[7])
);
defparam \gen_bit_reset.state_val_33[7] .INIT=4'h2;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[11]  (
	.A(csr_op_wr_data_1[11]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[11])
);
defparam \gen_bit_reset.state_val_33[11] .INIT=4'h2;
// @36:5707
  CFG2 \gen_bit_reset.state_val_33[24]  (
	.A(csr_op_wr_data_1[24]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[24])
);
defparam \gen_bit_reset.state_val_33[24] .INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_32s_1s_0_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_0 (
  csr_op_wr_data_1_0,
  N_2538_i,
  wr_en_data_or,
  clk,
  dcsr_ebreakm
)
;
input csr_op_wr_data_1_0 ;
input N_2538_i ;
input wr_en_data_or ;
input clk ;
output dcsr_ebreakm ;
wire csr_op_wr_data_1_0 ;
wire N_2538_i ;
wire wr_en_data_or ;
wire clk ;
wire dcsr_ebreakm ;
wire VCC ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_ebreakm),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2538_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_1 (
  csr_op_wr_data_1_0,
  N_2538_i,
  wr_en_data_or,
  clk,
  dcsr_stepie
)
;
input csr_op_wr_data_1_0 ;
input N_2538_i ;
input wr_en_data_or ;
input clk ;
output dcsr_stepie ;
wire csr_op_wr_data_1_0 ;
wire N_2538_i ;
wire wr_en_data_or ;
wire clk ;
wire dcsr_stepie ;
wire VCC ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_stepie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2538_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_1 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_2 (
  csr_op_wr_data_1_0,
  N_2538_i,
  wr_en_data_or,
  clk,
  dcsr_stopcount
)
;
input csr_op_wr_data_1_0 ;
input N_2538_i ;
input wr_en_data_or ;
input clk ;
output dcsr_stopcount ;
wire csr_op_wr_data_1_0 ;
wire N_2538_i ;
wire wr_en_data_or ;
wire clk ;
wire dcsr_stopcount ;
wire VCC ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_stopcount),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2538_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_2 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_3 (
  csr_op_wr_data_1_0,
  N_2538_i,
  wr_en_data_or,
  clk,
  dcsr_stoptime
)
;
input csr_op_wr_data_1_0 ;
input N_2538_i ;
input wr_en_data_or ;
input clk ;
output dcsr_stoptime ;
wire csr_op_wr_data_1_0 ;
wire N_2538_i ;
wire wr_en_data_or ;
wire clk ;
wire dcsr_stoptime ;
wire VCC ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_stoptime),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2538_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_3 */

module miv_rv32_csr_gpr_state_reg_3s_1s_0s_0 (
  implicit_wr_dcsr_cause_wr_data_1_m2_0,
  dcsr_cause,
  haltreq_debug_enter_taken,
  step_debug_enter_taken,
  ebreak_debug_enter_taken,
  debug_enter_retr,
  implicit_wr_dcsr_cause_wr_data_1_ss0,
  trigger_debug_enter_taken,
  init_wr_dcsr_step_en,
  resetn,
  clk
)
;
input implicit_wr_dcsr_cause_wr_data_1_m2_0 ;
output [2:0] dcsr_cause ;
input haltreq_debug_enter_taken ;
input step_debug_enter_taken ;
input ebreak_debug_enter_taken ;
input debug_enter_retr ;
input implicit_wr_dcsr_cause_wr_data_1_ss0 ;
input trigger_debug_enter_taken ;
input init_wr_dcsr_step_en ;
input resetn ;
input clk ;
wire implicit_wr_dcsr_cause_wr_data_1_m2_0 ;
wire haltreq_debug_enter_taken ;
wire step_debug_enter_taken ;
wire ebreak_debug_enter_taken ;
wire debug_enter_retr ;
wire implicit_wr_dcsr_cause_wr_data_1_ss0 ;
wire trigger_debug_enter_taken ;
wire init_wr_dcsr_step_en ;
wire resetn ;
wire clk ;
wire [2:0] state_val_8;
wire VCC ;
wire wr_en_data_or_Z ;
wire GND ;
wire N_2549_i ;
// @36:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(dcsr_cause[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_8[1]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_cause[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_8[0]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @36:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(dcsr_cause[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_8[2]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2549_i)
);
// @36:11794
  CFG2 \gen_bit_reset.state_val_RNO_0[2]  (
	.A(init_wr_dcsr_step_en),
	.B(resetn),
	.Y(N_2549_i)
);
defparam \gen_bit_reset.state_val_RNO_0[2] .INIT=4'h4;
// @36:5632
  CFG3 \gen_bit_reset.state_val_RNO[1]  (
	.A(init_wr_dcsr_step_en),
	.B(implicit_wr_dcsr_cause_wr_data_1_m2_0),
	.C(trigger_debug_enter_taken),
	.Y(state_val_8[1])
);
defparam \gen_bit_reset.state_val_RNO[1] .INIT=8'h54;
// @36:5632
  CFG3 \gen_bit_reset.state_val_RNO[0]  (
	.A(init_wr_dcsr_step_en),
	.B(implicit_wr_dcsr_cause_wr_data_1_ss0),
	.C(trigger_debug_enter_taken),
	.Y(state_val_8[0])
);
defparam \gen_bit_reset.state_val_RNO[0] .INIT=8'h04;
// @36:5705
  CFG3 wr_en_data_or (
	.A(debug_enter_retr),
	.B(init_wr_dcsr_step_en),
	.C(resetn),
	.Y(wr_en_data_or_Z)
);
defparam wr_en_data_or.INIT=8'hEF;
// @36:5632
  CFG4 \gen_bit_reset.state_val_RNO[2]  (
	.A(ebreak_debug_enter_taken),
	.B(step_debug_enter_taken),
	.C(trigger_debug_enter_taken),
	.D(haltreq_debug_enter_taken),
	.Y(state_val_8[2])
);
defparam \gen_bit_reset.state_val_RNO[2] .INIT=16'h0004;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_3s_1s_0s_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_4 (
  un1_mtvec_warl_wr_en_0,
  un1_csr_op_wr_data_0,
  de_ex_pipe_shifter_unit_op_sel_ex_1,
  rv32c_dec_shifter_unit_op_sel_m_0,
  rv32i_dec_shifter_unit_op_sel_0,
  sw_csr_rd_data_retr,
  time_count,
  de_ex_pipe_branch_cond_ex_1,
  rv32c_dec_branch_cond_m_0,
  rv32i_dec_branch_cond_m_0,
  rv32i_dec_shifter_unit_op_sel_m_0,
  csr_priv_mtval,
  un1_u_miv_rv32_csr_decode_0_1,
  un1_u_miv_rv32_csr_decode_0_4,
  un1_u_miv_rv32_csr_decode_0_42,
  un1_u_miv_rv32_csr_decode_0_0,
  un1_u_miv_rv32_csr_decode_0_53,
  un1_u_miv_rv32_csr_decode_0_58,
  un1_u_miv_rv32_csr_decode_0_50,
  un1_u_miv_rv32_csr_decode_0_43,
  un1_u_miv_rv32_csr_decode_0_41,
  un1_u_miv_rv32_csr_decode_0_37,
  un1_u_miv_rv32_csr_decode_0_40,
  un1_u_miv_rv32_csr_decode_0_3,
  un1_u_miv_rv32_csr_decode_0_16,
  un1_u_miv_rv32_csr_decode_0_15,
  un1_u_miv_rv32_csr_decode_0_60,
  un1_u_miv_rv32_csr_decode_0_56,
  un1_u_miv_rv32_csr_decode_0_47,
  csr_priv_mtvec_excpt_vec_retr,
  csr_priv_cause_excpt_code,
  un3_mtvec_warl_wr_en_0_0,
  un1_u_miv_rv32_csr_decode_0_2_0,
  un1_u_miv_rv32_csr_decode_0_2_40,
  ex_retr_pipe_sw_csr_addr_retr_7,
  ex_retr_pipe_sw_csr_addr_retr_2_d0,
  ex_retr_pipe_sw_csr_addr_retr_0,
  trigger_req_de,
  csr_priv_mtvec_epc_retr,
  mscratch_scratch,
  csr_priv_dpc_retr,
  dcsr_cause,
  cause_excpt_code_excpt_0,
  cause_excpt_code_excpt_1,
  cause_excpt_code_excpt_3,
  de_ex_pipe_curr_pc_ex_2,
  ifu_expipe_resp_next_vaddr,
  implicit_wr_dcsr_cause_wr_data_1_m2_0,
  cause_excpt_code_excpt_m6_0,
  cause_excpt_code_excpt_m2_0,
  cause_excpt_code_excpt_m5_0,
  per_trigger_debug_0,
  de_ex_pipe_exu_result_mux_sel_ex,
  ie_mextsysie,
  ex_retr_pipe_gpr_wr_mux_sel_retr,
  ex_retr_pipe_sw_csr_addr_retr_2,
  debug_csr_req_addr,
  de_ex_pipe_sw_csr_addr_ex,
  un3_branch_cond_ex,
  de_ex_pipe_branch_cond_ex,
  csr_op_wr_data_1,
  ex_retr_pipe_exu_result_retr,
  ex_retr_pipe_sw_csr_wr_op_retr,
  tdata2_match_data_1,
  tdata2_match_data,
  ifu_expipe_resp_ireg_vaddr,
  bcu_op_completing_ex,
  un1_excpt_i_access_fault_1z,
  un41_trap_val_1z,
  irq_m11_0_0,
  irq_N_5_0,
  base_irq_p_ext,
  un7_trap_val_1z,
  debug_active_retr5,
  un17_trap_val_1z,
  irq_taken_2_3_RNIIV5QH3,
  instr_completing_retr_d,
  un1_instr_completing_retr_d,
  debug_reset_pending,
  gpr_wr_completing_retr,
  lsu_op_complete_retr_d,
  interrupt_could_commit,
  trigger_debug_enter_pending6,
  un1_debug_exit,
  case_dec_gpr_rs2_rd_sel_2_sqmuxa,
  un1_instruction_27_i,
  instr_completing_retr_1,
  un1_instr_completing_retr_c_d_0,
  instr_completing_retr_c_d,
  interrupt_could_commit_0_0,
  dcsr_debugger_wr_sel_1,
  mtvec_sw_rd_sel_1_2,
  step_debug_enter_pending6,
  de_ex_pipe_implicit_pseudo_instr_ex_2,
  trigger_op_addr_valid_de,
  lsu_op_complete_retr_c,
  status_mpie,
  status_mie,
  dcsr_stoptime,
  dcsr_stepie,
  d_N_7_mux_0,
  gpr_wr_en_retr,
  dcsr_stopcount,
  tdata1_mcontrol_hit,
  mcause_interrupt,
  tdata1_mcontrol_execute,
  implicit_wr_dcsr_cause_wr_data_1_ss0,
  force_debug_nop_de,
  wfi_waiting_reg6_1z,
  csr_complete_retr,
  un3_csr_complete_retr,
  ex_retr_pipe_i_access_misalign_error_retr,
  un1_instruction_9_m,
  case_dec_gpr_rs2_rd_sel_0_sqmuxa,
  un1_instruction_15_i,
  clr_wfi_waiting_1z,
  set_wfi_waiting_1z,
  ex_retr_pipe_wfi_retr,
  N_601,
  debug_halt_ack_1z,
  debug_mode6,
  debug_resume_ack_1z,
  trace_exception,
  sw_csr_op_ready_retr,
  machine_sw_wr_tdata2_match_data_wr_en_1,
  tdata2_sw_rd_sel_7,
  machine_sw_wr_tdata1_mcontrol_execute_wr_en_1,
  dcsr_debugger_wr_sel_0,
  tdata1_sw_rd_sel_7,
  debug_csr_resp_valid,
  lsu_resp_access_mem_error,
  lsu_resp_ld_addr_misalign,
  haltreq_debug_enter_pending6,
  debug_halt_req,
  implicit_wr_dpc_pc_en,
  debug_exit_retr,
  soft_reset_pending,
  debug_mode_retire_mask_retr,
  N_451,
  excpt_bus_error_i_i_1,
  debug_enter_retr_i,
  csr_op_rd_valid_1z,
  ex_retr_pipe_sw_csr_rd_op_retr,
  ex_retr_pipe_m_env_call_retr,
  lsu_resp_str_amo_addr_misalign,
  N_452,
  N_453,
  ex_retr_pipe_sw_csr_rd_op_retr_2,
  un1_ex_retr_pipe_lsu_op_retr_i_0,
  de_ex_pipe_sw_csr_rd_op_ex,
  ex_retr_pipe_dbreak_retr,
  dcsr_ebreakm,
  debug_active_retr,
  stage_state_retr_rep1,
  debug_enter_retr,
  debug_enter_req_de,
  step_debug_enter_pending,
  trigger_debug_enter_pending,
  un4_exu_res_req_retr_1z,
  debug_csr_req_rd_en,
  ex_retr_pipe_gpr_wr_en_retr,
  ie_meie,
  interrupt_captured_ext,
  ie_msie,
  interrupt_captured_sw,
  interrupt_captured_ext_sys,
  interrupt_captured_timer,
  ie_mtie,
  N_112_2,
  stage_state_ex,
  de_ex_pipe_shifter_unit_op_sel_ex7,
  un3_ex_retr_pipe_sw_csr_wr_op_retr,
  debug_csr_req_wr_en,
  debug_csr_req_valid,
  N_26_i,
  N_28_i,
  N_2738_i,
  de_ex_pipe_bcu_op_sel_ex7_1z,
  ex_retr_debug_enter_req_retr,
  haltreq_debug_enter_pending,
  debug_exit_retr_i,
  formal_trace_reset_taken,
  debug_resume_req,
  d_m3_0_a2_2_3,
  machine_implicit_wr_mtval_tval_wr_en,
  d_m3_0_a2_2_1,
  un1_exu_result_valid_retr,
  ex_retr_pipe_exu_result_valid_retr,
  lsu_flush,
  sw_csr_wr_valid_qual_1z,
  trace_priv_i,
  debug_enter_retr_rep1,
  haltreq_debug_enter_taken_1z,
  trigger_debug_enter_taken_1z,
  step_debug_enter_taken_1z,
  ebreak_debug_enter_taken_1z,
  un14_gpr_rs1_stall_lsu,
  gpr_wr_completing_retr_3_0_d,
  lsu_resp_valid,
  un6_instr_is_lsu_op_retr,
  un1_instr_completing_retr_0_0,
  stage_state_retr,
  resetn,
  init_wr_dcsr_step_en,
  N_2538_i,
  wr_en_data_or,
  clk,
  dcsr_step
)
;
output un1_mtvec_warl_wr_en_0 ;
output un1_csr_op_wr_data_0 ;
output [1:0] de_ex_pipe_shifter_unit_op_sel_ex_1 ;
input rv32c_dec_shifter_unit_op_sel_m_0 ;
input rv32i_dec_shifter_unit_op_sel_0 ;
output [31:0] sw_csr_rd_data_retr ;
input [63:0] time_count ;
output [1:0] de_ex_pipe_branch_cond_ex_1 ;
input rv32c_dec_branch_cond_m_0 ;
input rv32i_dec_branch_cond_m_0 ;
input rv32i_dec_shifter_unit_op_sel_m_0 ;
input [31:0] csr_priv_mtval ;
input un1_u_miv_rv32_csr_decode_0_1 ;
input un1_u_miv_rv32_csr_decode_0_4 ;
input un1_u_miv_rv32_csr_decode_0_42 ;
input un1_u_miv_rv32_csr_decode_0_0 ;
input un1_u_miv_rv32_csr_decode_0_53 ;
input un1_u_miv_rv32_csr_decode_0_58 ;
input un1_u_miv_rv32_csr_decode_0_50 ;
input un1_u_miv_rv32_csr_decode_0_43 ;
input un1_u_miv_rv32_csr_decode_0_41 ;
input un1_u_miv_rv32_csr_decode_0_37 ;
input un1_u_miv_rv32_csr_decode_0_40 ;
input un1_u_miv_rv32_csr_decode_0_3 ;
input un1_u_miv_rv32_csr_decode_0_16 ;
input un1_u_miv_rv32_csr_decode_0_15 ;
input un1_u_miv_rv32_csr_decode_0_60 ;
input un1_u_miv_rv32_csr_decode_0_56 ;
input un1_u_miv_rv32_csr_decode_0_47 ;
input [31:2] csr_priv_mtvec_excpt_vec_retr ;
input [4:0] csr_priv_cause_excpt_code ;
output un3_mtvec_warl_wr_en_0_0 ;
input un1_u_miv_rv32_csr_decode_0_2_0 ;
input un1_u_miv_rv32_csr_decode_0_2_40 ;
input ex_retr_pipe_sw_csr_addr_retr_7 ;
input ex_retr_pipe_sw_csr_addr_retr_2_d0 ;
input ex_retr_pipe_sw_csr_addr_retr_0 ;
output [1:0] trigger_req_de ;
input [31:1] csr_priv_mtvec_epc_retr ;
input [31:0] mscratch_scratch ;
input [31:0] csr_priv_dpc_retr ;
input [2:0] dcsr_cause ;
output cause_excpt_code_excpt_0 ;
output cause_excpt_code_excpt_1 ;
output cause_excpt_code_excpt_3 ;
output [31:0] de_ex_pipe_curr_pc_ex_2 ;
input [31:0] ifu_expipe_resp_next_vaddr ;
output implicit_wr_dcsr_cause_wr_data_1_m2_0 ;
output cause_excpt_code_excpt_m6_0 ;
output cause_excpt_code_excpt_m2_0 ;
output cause_excpt_code_excpt_m5_0 ;
input per_trigger_debug_0 ;
input [2:0] de_ex_pipe_exu_result_mux_sel_ex ;
input [2:0] ie_mextsysie ;
input [1:0] ex_retr_pipe_gpr_wr_mux_sel_retr ;
output [1:0] ex_retr_pipe_sw_csr_addr_retr_2 ;
input [1:0] debug_csr_req_addr ;
input [1:0] de_ex_pipe_sw_csr_addr_ex ;
output [1:0] un3_branch_cond_ex ;
input [1:0] de_ex_pipe_branch_cond_ex ;
output [31:0] csr_op_wr_data_1 ;
input [31:0] ex_retr_pipe_exu_result_retr ;
input [1:0] ex_retr_pipe_sw_csr_wr_op_retr ;
input [31:0] tdata2_match_data_1 ;
input [31:0] tdata2_match_data ;
input [31:0] ifu_expipe_resp_ireg_vaddr ;
input bcu_op_completing_ex ;
output un1_excpt_i_access_fault_1z ;
output un41_trap_val_1z ;
input irq_m11_0_0 ;
input irq_N_5_0 ;
input base_irq_p_ext ;
output un7_trap_val_1z ;
output debug_active_retr5 ;
output un17_trap_val_1z ;
input irq_taken_2_3_RNIIV5QH3 ;
input instr_completing_retr_d ;
input un1_instr_completing_retr_d ;
input debug_reset_pending ;
input gpr_wr_completing_retr ;
input lsu_op_complete_retr_d ;
input interrupt_could_commit ;
output trigger_debug_enter_pending6 ;
input un1_debug_exit ;
input case_dec_gpr_rs2_rd_sel_2_sqmuxa ;
input un1_instruction_27_i ;
input instr_completing_retr_1 ;
input un1_instr_completing_retr_c_d_0 ;
input instr_completing_retr_c_d ;
input interrupt_could_commit_0_0 ;
input dcsr_debugger_wr_sel_1 ;
input mtvec_sw_rd_sel_1_2 ;
output step_debug_enter_pending6 ;
input de_ex_pipe_implicit_pseudo_instr_ex_2 ;
input trigger_op_addr_valid_de ;
input lsu_op_complete_retr_c ;
input status_mpie ;
input status_mie ;
input dcsr_stoptime ;
input dcsr_stepie ;
output d_N_7_mux_0 ;
input gpr_wr_en_retr ;
input dcsr_stopcount ;
input tdata1_mcontrol_hit ;
input mcause_interrupt ;
input tdata1_mcontrol_execute ;
output implicit_wr_dcsr_cause_wr_data_1_ss0 ;
input force_debug_nop_de ;
output wfi_waiting_reg6_1z ;
output csr_complete_retr ;
input un3_csr_complete_retr ;
input ex_retr_pipe_i_access_misalign_error_retr ;
input un1_instruction_9_m ;
input case_dec_gpr_rs2_rd_sel_0_sqmuxa ;
input un1_instruction_15_i ;
output clr_wfi_waiting_1z ;
output set_wfi_waiting_1z ;
input ex_retr_pipe_wfi_retr ;
output N_601 ;
output debug_halt_ack_1z ;
output debug_mode6 ;
output debug_resume_ack_1z ;
output trace_exception ;
output sw_csr_op_ready_retr ;
output machine_sw_wr_tdata2_match_data_wr_en_1 ;
input tdata2_sw_rd_sel_7 ;
output machine_sw_wr_tdata1_mcontrol_execute_wr_en_1 ;
input dcsr_debugger_wr_sel_0 ;
input tdata1_sw_rd_sel_7 ;
output debug_csr_resp_valid ;
input lsu_resp_access_mem_error ;
input lsu_resp_ld_addr_misalign ;
output haltreq_debug_enter_pending6 ;
input debug_halt_req ;
output implicit_wr_dpc_pc_en ;
output debug_exit_retr ;
input soft_reset_pending ;
output debug_mode_retire_mask_retr ;
input N_451 ;
input excpt_bus_error_i_i_1 ;
output debug_enter_retr_i ;
output csr_op_rd_valid_1z ;
input ex_retr_pipe_sw_csr_rd_op_retr ;
input ex_retr_pipe_m_env_call_retr ;
input lsu_resp_str_amo_addr_misalign ;
input N_452 ;
input N_453 ;
output ex_retr_pipe_sw_csr_rd_op_retr_2 ;
input un1_ex_retr_pipe_lsu_op_retr_i_0 ;
input de_ex_pipe_sw_csr_rd_op_ex ;
input ex_retr_pipe_dbreak_retr ;
input dcsr_ebreakm ;
input debug_active_retr ;
input stage_state_retr_rep1 ;
output debug_enter_retr ;
output debug_enter_req_de ;
input step_debug_enter_pending ;
input trigger_debug_enter_pending ;
output un4_exu_res_req_retr_1z ;
input debug_csr_req_rd_en ;
input ex_retr_pipe_gpr_wr_en_retr ;
input ie_meie ;
input interrupt_captured_ext ;
input ie_msie ;
input interrupt_captured_sw ;
input interrupt_captured_ext_sys ;
input interrupt_captured_timer ;
input ie_mtie ;
output N_112_2 ;
input stage_state_ex ;
input de_ex_pipe_shifter_unit_op_sel_ex7 ;
output un3_ex_retr_pipe_sw_csr_wr_op_retr ;
input debug_csr_req_wr_en ;
input debug_csr_req_valid ;
input N_26_i ;
input N_28_i ;
input N_2738_i ;
output de_ex_pipe_bcu_op_sel_ex7_1z ;
input ex_retr_debug_enter_req_retr ;
input haltreq_debug_enter_pending ;
output debug_exit_retr_i ;
output formal_trace_reset_taken ;
input debug_resume_req ;
output d_m3_0_a2_2_3 ;
output machine_implicit_wr_mtval_tval_wr_en ;
input d_m3_0_a2_2_1 ;
input un1_exu_result_valid_retr ;
input ex_retr_pipe_exu_result_valid_retr ;
input lsu_flush ;
output sw_csr_wr_valid_qual_1z ;
input trace_priv_i ;
output debug_enter_retr_rep1 ;
output haltreq_debug_enter_taken_1z ;
output trigger_debug_enter_taken_1z ;
output step_debug_enter_taken_1z ;
output ebreak_debug_enter_taken_1z ;
input un14_gpr_rs1_stall_lsu ;
input gpr_wr_completing_retr_3_0_d ;
input lsu_resp_valid ;
input un6_instr_is_lsu_op_retr ;
input un1_instr_completing_retr_0_0 ;
input stage_state_retr ;
input resetn ;
output init_wr_dcsr_step_en ;
output N_2538_i ;
output wr_en_data_or ;
input clk ;
output dcsr_step ;
wire un1_mtvec_warl_wr_en_0 ;
wire un1_csr_op_wr_data_0 ;
wire rv32c_dec_shifter_unit_op_sel_m_0 ;
wire rv32i_dec_shifter_unit_op_sel_0 ;
wire rv32c_dec_branch_cond_m_0 ;
wire rv32i_dec_branch_cond_m_0 ;
wire rv32i_dec_shifter_unit_op_sel_m_0 ;
wire un1_u_miv_rv32_csr_decode_0_1 ;
wire un1_u_miv_rv32_csr_decode_0_4 ;
wire un1_u_miv_rv32_csr_decode_0_42 ;
wire un1_u_miv_rv32_csr_decode_0_0 ;
wire un1_u_miv_rv32_csr_decode_0_53 ;
wire un1_u_miv_rv32_csr_decode_0_58 ;
wire un1_u_miv_rv32_csr_decode_0_50 ;
wire un1_u_miv_rv32_csr_decode_0_43 ;
wire un1_u_miv_rv32_csr_decode_0_41 ;
wire un1_u_miv_rv32_csr_decode_0_37 ;
wire un1_u_miv_rv32_csr_decode_0_40 ;
wire un1_u_miv_rv32_csr_decode_0_3 ;
wire un1_u_miv_rv32_csr_decode_0_16 ;
wire un1_u_miv_rv32_csr_decode_0_15 ;
wire un1_u_miv_rv32_csr_decode_0_60 ;
wire un1_u_miv_rv32_csr_decode_0_56 ;
wire un1_u_miv_rv32_csr_decode_0_47 ;
wire un3_mtvec_warl_wr_en_0_0 ;
wire un1_u_miv_rv32_csr_decode_0_2_0 ;
wire un1_u_miv_rv32_csr_decode_0_2_40 ;
wire ex_retr_pipe_sw_csr_addr_retr_7 ;
wire ex_retr_pipe_sw_csr_addr_retr_2_d0 ;
wire ex_retr_pipe_sw_csr_addr_retr_0 ;
wire cause_excpt_code_excpt_0 ;
wire cause_excpt_code_excpt_1 ;
wire cause_excpt_code_excpt_3 ;
wire implicit_wr_dcsr_cause_wr_data_1_m2_0 ;
wire cause_excpt_code_excpt_m6_0 ;
wire cause_excpt_code_excpt_m2_0 ;
wire cause_excpt_code_excpt_m5_0 ;
wire per_trigger_debug_0 ;
wire bcu_op_completing_ex ;
wire un1_excpt_i_access_fault_1z ;
wire un41_trap_val_1z ;
wire irq_m11_0_0 ;
wire irq_N_5_0 ;
wire base_irq_p_ext ;
wire un7_trap_val_1z ;
wire debug_active_retr5 ;
wire un17_trap_val_1z ;
wire irq_taken_2_3_RNIIV5QH3 ;
wire instr_completing_retr_d ;
wire un1_instr_completing_retr_d ;
wire debug_reset_pending ;
wire gpr_wr_completing_retr ;
wire lsu_op_complete_retr_d ;
wire interrupt_could_commit ;
wire trigger_debug_enter_pending6 ;
wire un1_debug_exit ;
wire case_dec_gpr_rs2_rd_sel_2_sqmuxa ;
wire un1_instruction_27_i ;
wire instr_completing_retr_1 ;
wire un1_instr_completing_retr_c_d_0 ;
wire instr_completing_retr_c_d ;
wire interrupt_could_commit_0_0 ;
wire dcsr_debugger_wr_sel_1 ;
wire mtvec_sw_rd_sel_1_2 ;
wire step_debug_enter_pending6 ;
wire de_ex_pipe_implicit_pseudo_instr_ex_2 ;
wire trigger_op_addr_valid_de ;
wire lsu_op_complete_retr_c ;
wire status_mpie ;
wire status_mie ;
wire dcsr_stoptime ;
wire dcsr_stepie ;
wire d_N_7_mux_0 ;
wire gpr_wr_en_retr ;
wire dcsr_stopcount ;
wire tdata1_mcontrol_hit ;
wire mcause_interrupt ;
wire tdata1_mcontrol_execute ;
wire implicit_wr_dcsr_cause_wr_data_1_ss0 ;
wire force_debug_nop_de ;
wire wfi_waiting_reg6_1z ;
wire csr_complete_retr ;
wire un3_csr_complete_retr ;
wire ex_retr_pipe_i_access_misalign_error_retr ;
wire un1_instruction_9_m ;
wire case_dec_gpr_rs2_rd_sel_0_sqmuxa ;
wire un1_instruction_15_i ;
wire clr_wfi_waiting_1z ;
wire set_wfi_waiting_1z ;
wire ex_retr_pipe_wfi_retr ;
wire N_601 ;
wire debug_halt_ack_1z ;
wire debug_mode6 ;
wire debug_resume_ack_1z ;
wire trace_exception ;
wire sw_csr_op_ready_retr ;
wire machine_sw_wr_tdata2_match_data_wr_en_1 ;
wire tdata2_sw_rd_sel_7 ;
wire machine_sw_wr_tdata1_mcontrol_execute_wr_en_1 ;
wire dcsr_debugger_wr_sel_0 ;
wire tdata1_sw_rd_sel_7 ;
wire debug_csr_resp_valid ;
wire lsu_resp_access_mem_error ;
wire lsu_resp_ld_addr_misalign ;
wire haltreq_debug_enter_pending6 ;
wire debug_halt_req ;
wire implicit_wr_dpc_pc_en ;
wire debug_exit_retr ;
wire soft_reset_pending ;
wire debug_mode_retire_mask_retr ;
wire N_451 ;
wire excpt_bus_error_i_i_1 ;
wire debug_enter_retr_i ;
wire csr_op_rd_valid_1z ;
wire ex_retr_pipe_sw_csr_rd_op_retr ;
wire ex_retr_pipe_m_env_call_retr ;
wire lsu_resp_str_amo_addr_misalign ;
wire N_452 ;
wire N_453 ;
wire ex_retr_pipe_sw_csr_rd_op_retr_2 ;
wire un1_ex_retr_pipe_lsu_op_retr_i_0 ;
wire de_ex_pipe_sw_csr_rd_op_ex ;
wire ex_retr_pipe_dbreak_retr ;
wire dcsr_ebreakm ;
wire debug_active_retr ;
wire stage_state_retr_rep1 ;
wire debug_enter_retr ;
wire debug_enter_req_de ;
wire step_debug_enter_pending ;
wire trigger_debug_enter_pending ;
wire un4_exu_res_req_retr_1z ;
wire debug_csr_req_rd_en ;
wire ex_retr_pipe_gpr_wr_en_retr ;
wire ie_meie ;
wire interrupt_captured_ext ;
wire ie_msie ;
wire interrupt_captured_sw ;
wire interrupt_captured_ext_sys ;
wire interrupt_captured_timer ;
wire ie_mtie ;
wire N_112_2 ;
wire stage_state_ex ;
wire de_ex_pipe_shifter_unit_op_sel_ex7 ;
wire un3_ex_retr_pipe_sw_csr_wr_op_retr ;
wire debug_csr_req_wr_en ;
wire debug_csr_req_valid ;
wire N_26_i ;
wire N_28_i ;
wire N_2738_i ;
wire de_ex_pipe_bcu_op_sel_ex7_1z ;
wire ex_retr_debug_enter_req_retr ;
wire haltreq_debug_enter_pending ;
wire debug_exit_retr_i ;
wire formal_trace_reset_taken ;
wire debug_resume_req ;
wire d_m3_0_a2_2_3 ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire d_m3_0_a2_2_1 ;
wire un1_exu_result_valid_retr ;
wire ex_retr_pipe_exu_result_valid_retr ;
wire lsu_flush ;
wire sw_csr_wr_valid_qual_1z ;
wire trace_priv_i ;
wire debug_enter_retr_rep1 ;
wire haltreq_debug_enter_taken_1z ;
wire trigger_debug_enter_taken_1z ;
wire step_debug_enter_taken_1z ;
wire ebreak_debug_enter_taken_1z ;
wire un14_gpr_rs1_stall_lsu ;
wire gpr_wr_completing_retr_3_0_d ;
wire lsu_resp_valid ;
wire un6_instr_is_lsu_op_retr ;
wire un1_instr_completing_retr_0_0 ;
wire stage_state_retr ;
wire resetn ;
wire init_wr_dcsr_step_en ;
wire N_2538_i ;
wire wr_en_data_or ;
wire clk ;
wire dcsr_step ;
wire [15:0] un5_trigger_iaddr_match_0_data_tmp;
wire [1:0] trigger_match_RNO_14_S;
wire [1:0] trigger_match_RNO_14_Y;
wire [1:0] trigger_match_RNO_13_S;
wire [1:0] trigger_match_RNO_13_Y;
wire [1:0] trigger_match_RNO_12_S;
wire [1:0] trigger_match_RNO_12_Y;
wire [1:0] trigger_match_RNO_11_S;
wire [1:0] trigger_match_RNO_11_Y;
wire [1:0] trigger_match_RNO_10_S;
wire [1:0] trigger_match_RNO_10_Y;
wire [1:0] trigger_match_RNO_9_S;
wire [1:0] trigger_match_RNO_9_Y;
wire [1:0] trigger_match_RNO_8_S;
wire [1:0] trigger_match_RNO_8_Y;
wire [1:0] trigger_match_RNO_7_S;
wire [1:0] trigger_match_RNO_7_Y;
wire [1:0] trigger_match_RNO_6_S;
wire [1:0] trigger_match_RNO_6_Y;
wire [1:0] trigger_match_RNO_5_S;
wire [1:0] trigger_match_RNO_5_Y;
wire [1:0] trigger_match_RNO_4_S;
wire [1:0] trigger_match_RNO_4_Y;
wire [1:0] trigger_match_RNO_3_S;
wire [1:0] trigger_match_RNO_3_Y;
wire [1:0] trigger_match_RNO_2_S;
wire [1:0] trigger_match_RNO_2_Y;
wire [1:0] trigger_match_RNO_1_S;
wire [1:0] trigger_match_RNO_1_Y;
wire [1:0] trigger_match_RNO_0_S;
wire [1:0] trigger_match_RNO_0_Y;
wire [1:0] trigger_match_RNO_S;
wire [1:0] trigger_match_RNO_Y;
wire [15:0] un2_trigger_iaddr_match_0_data_tmp;
wire [6:6] debug_csr_op_rd_data_5_1_Z;
wire [31:1] debug_csr_op_rd_data_5_Z;
wire [31:0] csr_op_wr_data_1_2;
wire [1:1] cause_excpt_code_excpt_m2_Z;
wire [11:11] mie_rd_data_Z;
wire [8:2] mtvec_rd_data_Z;
wire [0:0] mcause_rd_data_Z;
wire [31:5] mscratch_rd_data_Z;
wire [11:9] dpc_rd_data_Z;
wire [31:1] debug_csr_op_rd_data_3_Z;
wire [31:0] debug_csr_op_rd_data_4_Z;
wire [31:0] debug_csr_op_rd_data_1_Z;
wire [28:4] debug_csr_op_rd_data_0_Z;
wire [31:0] debug_csr_op_rd_data_2_Z;
wire [25:3] utime_rd_data_Z;
wire [27:0] debug_csr_op_rd_data_6_Z;
wire [30:1] debug_csr_op_rd_data_7_Z;
wire [24:2] debug_csr_op_rd_data_8_Z;
wire [11:11] debug_csr_op_rd_data_9_Z;
wire [7:7] mip_rd_data_2_Z;
wire [3:3] mip_rd_data_Z;
wire VCC ;
wire GND ;
wire machine_m1_e_a2_1_Z ;
wire machine_m2_e_1 ;
wire machine_m2_e_3 ;
wire csr_m6_i_a4_1 ;
wire csr_N_10 ;
wire debug_enter_retr_fast ;
wire sw_csr_wr_valid_qual_1_Z ;
wire exu_csr_op_wr_data14_Z ;
wire csr_op_wr_data_1_sn_N_3 ;
wire csr_op_wr_data_1_sn_N_4 ;
wire set_step_debug_enter_pending_0 ;
wire un1_haltreq_debug_enter_taken_0 ;
wire N_7 ;
wire N_10 ;
wire clr_wfi_waiting_1_Z ;
wire clr_wfi_waiting_0_Z ;
wire machine_m1_e_a0_0_Z ;
wire un1_set_wfi_waiting_3_Z ;
wire un4_ex_retr_pipe_sw_csr_rd_op_retr ;
wire excpt_ebreak_Z ;
wire cause_excpt_code_excpt_sm3 ;
wire N_601_2 ;
wire un4_exception_taken_2_Z ;
wire csr_op_ready_1_Z ;
wire un1_set_wfi_waiting_Z ;
wire csr_priv_soft_reset_taken_0_Z ;
wire N_601_1 ;
wire csr_m6_i_a4_0_0 ;
wire machine_m2_e_4_0 ;
wire un4_exception_taken_Z ;
wire debug_csr_op_rd_data_527_Z ;
wire csr_N_11 ;
wire un1_soft_reset_taken_retr_out ;
wire machine_N_5_mux ;
wire un1_soft_reset_taken_retr_Z ;
wire un46_mtvec_warl_wr_enlto17_6_Z ;
wire un46_mtvec_warl_wr_enlto17_9_Z ;
wire un46_mtvec_warl_wr_enlto17_8_Z ;
wire un46_mtvec_warl_wr_enlto17_7_Z ;
wire un46_mtvec_warl_wr_enlto17_12_Z ;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_step),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[2]),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2538_i)
);
// @36:11794
  CFG2 \gen_debug.init_wr_dcsr_step_en_RNID3UMA  (
	.A(init_wr_dcsr_step_en),
	.B(resetn),
	.Y(N_2538_i)
);
defparam \gen_debug.init_wr_dcsr_step_en_RNID3UMA .INIT=4'h4;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_14[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[0]),
	.S(trigger_match_RNO_14_S[1]),
	.Y(trigger_match_RNO_14_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[0]),
	.C(ifu_expipe_resp_ireg_vaddr[1]),
	.D(tdata2_match_data[0]),
	.A(tdata2_match_data[1]),
	.FCI(GND)
);
defparam \gen_tdata1_2.trigger_match_RNO_14[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_13[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[1]),
	.S(trigger_match_RNO_13_S[1]),
	.Y(trigger_match_RNO_13_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[2]),
	.C(ifu_expipe_resp_ireg_vaddr[3]),
	.D(tdata2_match_data[2]),
	.A(tdata2_match_data[3]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[0])
);
defparam \gen_tdata1_2.trigger_match_RNO_13[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_12[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[2]),
	.S(trigger_match_RNO_12_S[1]),
	.Y(trigger_match_RNO_12_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[4]),
	.C(ifu_expipe_resp_ireg_vaddr[5]),
	.D(tdata2_match_data[4]),
	.A(tdata2_match_data[5]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[1])
);
defparam \gen_tdata1_2.trigger_match_RNO_12[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_11[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[3]),
	.S(trigger_match_RNO_11_S[1]),
	.Y(trigger_match_RNO_11_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[6]),
	.C(ifu_expipe_resp_ireg_vaddr[7]),
	.D(tdata2_match_data[6]),
	.A(tdata2_match_data[7]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[2])
);
defparam \gen_tdata1_2.trigger_match_RNO_11[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_10[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[4]),
	.S(trigger_match_RNO_10_S[1]),
	.Y(trigger_match_RNO_10_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[8]),
	.C(ifu_expipe_resp_ireg_vaddr[9]),
	.D(tdata2_match_data[8]),
	.A(tdata2_match_data[9]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[3])
);
defparam \gen_tdata1_2.trigger_match_RNO_10[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_9[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[5]),
	.S(trigger_match_RNO_9_S[1]),
	.Y(trigger_match_RNO_9_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[10]),
	.C(ifu_expipe_resp_ireg_vaddr[11]),
	.D(tdata2_match_data[10]),
	.A(tdata2_match_data[11]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[4])
);
defparam \gen_tdata1_2.trigger_match_RNO_9[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_8[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[6]),
	.S(trigger_match_RNO_8_S[1]),
	.Y(trigger_match_RNO_8_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[12]),
	.C(ifu_expipe_resp_ireg_vaddr[13]),
	.D(tdata2_match_data[12]),
	.A(tdata2_match_data[13]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[5])
);
defparam \gen_tdata1_2.trigger_match_RNO_8[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_7[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[7]),
	.S(trigger_match_RNO_7_S[1]),
	.Y(trigger_match_RNO_7_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[14]),
	.C(ifu_expipe_resp_ireg_vaddr[15]),
	.D(tdata2_match_data[14]),
	.A(tdata2_match_data[15]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[6])
);
defparam \gen_tdata1_2.trigger_match_RNO_7[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_6[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[8]),
	.S(trigger_match_RNO_6_S[1]),
	.Y(trigger_match_RNO_6_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[16]),
	.C(ifu_expipe_resp_ireg_vaddr[17]),
	.D(tdata2_match_data[16]),
	.A(tdata2_match_data[17]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[7])
);
defparam \gen_tdata1_2.trigger_match_RNO_6[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_5[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[9]),
	.S(trigger_match_RNO_5_S[1]),
	.Y(trigger_match_RNO_5_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[18]),
	.C(ifu_expipe_resp_ireg_vaddr[19]),
	.D(tdata2_match_data[18]),
	.A(tdata2_match_data[19]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[8])
);
defparam \gen_tdata1_2.trigger_match_RNO_5[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_4[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[10]),
	.S(trigger_match_RNO_4_S[1]),
	.Y(trigger_match_RNO_4_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[20]),
	.C(ifu_expipe_resp_ireg_vaddr[21]),
	.D(tdata2_match_data[20]),
	.A(tdata2_match_data[21]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[9])
);
defparam \gen_tdata1_2.trigger_match_RNO_4[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_3[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[11]),
	.S(trigger_match_RNO_3_S[1]),
	.Y(trigger_match_RNO_3_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[22]),
	.C(ifu_expipe_resp_ireg_vaddr[23]),
	.D(tdata2_match_data[22]),
	.A(tdata2_match_data[23]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[10])
);
defparam \gen_tdata1_2.trigger_match_RNO_3[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_2[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[12]),
	.S(trigger_match_RNO_2_S[1]),
	.Y(trigger_match_RNO_2_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[24]),
	.C(ifu_expipe_resp_ireg_vaddr[25]),
	.D(tdata2_match_data[24]),
	.A(tdata2_match_data[25]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[11])
);
defparam \gen_tdata1_2.trigger_match_RNO_2[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_1[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[13]),
	.S(trigger_match_RNO_1_S[1]),
	.Y(trigger_match_RNO_1_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[26]),
	.C(ifu_expipe_resp_ireg_vaddr[27]),
	.D(tdata2_match_data[26]),
	.A(tdata2_match_data[27]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[12])
);
defparam \gen_tdata1_2.trigger_match_RNO_1[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_0[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[14]),
	.S(trigger_match_RNO_0_S[1]),
	.Y(trigger_match_RNO_0_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[28]),
	.C(ifu_expipe_resp_ireg_vaddr[29]),
	.D(tdata2_match_data[28]),
	.A(tdata2_match_data[29]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[13])
);
defparam \gen_tdata1_2.trigger_match_RNO_0[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[15]),
	.S(trigger_match_RNO_S[1]),
	.Y(trigger_match_RNO_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[30]),
	.C(ifu_expipe_resp_ireg_vaddr[31]),
	.D(tdata2_match_data[30]),
	.A(tdata2_match_data[31]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[14])
);
defparam \gen_tdata1_2.trigger_match_RNO[1] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_14[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[0]),
	.S(trigger_match_RNO_14_S[0]),
	.Y(trigger_match_RNO_14_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[0]),
	.C(ifu_expipe_resp_ireg_vaddr[1]),
	.D(tdata2_match_data_1[0]),
	.A(tdata2_match_data_1[1]),
	.FCI(GND)
);
defparam \gen_tdata1_2.trigger_match_RNO_14[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_13[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[1]),
	.S(trigger_match_RNO_13_S[0]),
	.Y(trigger_match_RNO_13_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[2]),
	.C(ifu_expipe_resp_ireg_vaddr[3]),
	.D(tdata2_match_data_1[2]),
	.A(tdata2_match_data_1[3]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[0])
);
defparam \gen_tdata1_2.trigger_match_RNO_13[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_12[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[2]),
	.S(trigger_match_RNO_12_S[0]),
	.Y(trigger_match_RNO_12_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[4]),
	.C(ifu_expipe_resp_ireg_vaddr[5]),
	.D(tdata2_match_data_1[4]),
	.A(tdata2_match_data_1[5]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[1])
);
defparam \gen_tdata1_2.trigger_match_RNO_12[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_11[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[3]),
	.S(trigger_match_RNO_11_S[0]),
	.Y(trigger_match_RNO_11_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[6]),
	.C(ifu_expipe_resp_ireg_vaddr[7]),
	.D(tdata2_match_data_1[6]),
	.A(tdata2_match_data_1[7]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[2])
);
defparam \gen_tdata1_2.trigger_match_RNO_11[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_10[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[4]),
	.S(trigger_match_RNO_10_S[0]),
	.Y(trigger_match_RNO_10_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[8]),
	.C(ifu_expipe_resp_ireg_vaddr[9]),
	.D(tdata2_match_data_1[8]),
	.A(tdata2_match_data_1[9]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[3])
);
defparam \gen_tdata1_2.trigger_match_RNO_10[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_9[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[5]),
	.S(trigger_match_RNO_9_S[0]),
	.Y(trigger_match_RNO_9_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[10]),
	.C(ifu_expipe_resp_ireg_vaddr[11]),
	.D(tdata2_match_data_1[10]),
	.A(tdata2_match_data_1[11]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[4])
);
defparam \gen_tdata1_2.trigger_match_RNO_9[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_8[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[6]),
	.S(trigger_match_RNO_8_S[0]),
	.Y(trigger_match_RNO_8_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[12]),
	.C(ifu_expipe_resp_ireg_vaddr[13]),
	.D(tdata2_match_data_1[12]),
	.A(tdata2_match_data_1[13]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[5])
);
defparam \gen_tdata1_2.trigger_match_RNO_8[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_7[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[7]),
	.S(trigger_match_RNO_7_S[0]),
	.Y(trigger_match_RNO_7_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[14]),
	.C(ifu_expipe_resp_ireg_vaddr[15]),
	.D(tdata2_match_data_1[14]),
	.A(tdata2_match_data_1[15]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[6])
);
defparam \gen_tdata1_2.trigger_match_RNO_7[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_6[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[8]),
	.S(trigger_match_RNO_6_S[0]),
	.Y(trigger_match_RNO_6_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[16]),
	.C(ifu_expipe_resp_ireg_vaddr[17]),
	.D(tdata2_match_data_1[16]),
	.A(tdata2_match_data_1[17]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[7])
);
defparam \gen_tdata1_2.trigger_match_RNO_6[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_5[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[9]),
	.S(trigger_match_RNO_5_S[0]),
	.Y(trigger_match_RNO_5_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[18]),
	.C(ifu_expipe_resp_ireg_vaddr[19]),
	.D(tdata2_match_data_1[18]),
	.A(tdata2_match_data_1[19]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[8])
);
defparam \gen_tdata1_2.trigger_match_RNO_5[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_4[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[10]),
	.S(trigger_match_RNO_4_S[0]),
	.Y(trigger_match_RNO_4_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[20]),
	.C(ifu_expipe_resp_ireg_vaddr[21]),
	.D(tdata2_match_data_1[20]),
	.A(tdata2_match_data_1[21]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[9])
);
defparam \gen_tdata1_2.trigger_match_RNO_4[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_3[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[11]),
	.S(trigger_match_RNO_3_S[0]),
	.Y(trigger_match_RNO_3_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[22]),
	.C(ifu_expipe_resp_ireg_vaddr[23]),
	.D(tdata2_match_data_1[22]),
	.A(tdata2_match_data_1[23]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[10])
);
defparam \gen_tdata1_2.trigger_match_RNO_3[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_2[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[12]),
	.S(trigger_match_RNO_2_S[0]),
	.Y(trigger_match_RNO_2_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[24]),
	.C(ifu_expipe_resp_ireg_vaddr[25]),
	.D(tdata2_match_data_1[24]),
	.A(tdata2_match_data_1[25]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[11])
);
defparam \gen_tdata1_2.trigger_match_RNO_2[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_1[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[13]),
	.S(trigger_match_RNO_1_S[0]),
	.Y(trigger_match_RNO_1_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[26]),
	.C(ifu_expipe_resp_ireg_vaddr[27]),
	.D(tdata2_match_data_1[26]),
	.A(tdata2_match_data_1[27]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[12])
);
defparam \gen_tdata1_2.trigger_match_RNO_1[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_0[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[14]),
	.S(trigger_match_RNO_0_S[0]),
	.Y(trigger_match_RNO_0_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[28]),
	.C(ifu_expipe_resp_ireg_vaddr[29]),
	.D(tdata2_match_data_1[28]),
	.A(tdata2_match_data_1[29]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[13])
);
defparam \gen_tdata1_2.trigger_match_RNO_0[0] .INIT=20'h68421;
// @36:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[15]),
	.S(trigger_match_RNO_S[0]),
	.Y(trigger_match_RNO_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[30]),
	.C(ifu_expipe_resp_ireg_vaddr[31]),
	.D(tdata2_match_data_1[30]),
	.A(tdata2_match_data_1[31]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[14])
);
defparam \gen_tdata1_2.trigger_match_RNO[0] .INIT=20'h68421;
// @36:2426
  CFG4 debug_mode_enter_fast_RNI1MBFU1 (
	.A(stage_state_retr),
	.B(machine_m1_e_a2_1_Z),
	.C(machine_m2_e_1),
	.D(un1_instr_completing_retr_0_0),
	.Y(machine_m2_e_3)
);
defparam debug_mode_enter_fast_RNI1MBFU1.INIT=16'h2000;
// @36:2484
  CFG4 csr_priv_soft_reset_taken_1_RNO (
	.A(un6_instr_is_lsu_op_retr),
	.B(csr_m6_i_a4_1),
	.C(un1_instr_completing_retr_0_0),
	.D(lsu_resp_valid),
	.Y(csr_N_10)
);
defparam csr_priv_soft_reset_taken_1_RNO.INIT=16'hC080;
// @36:2484
  CFG2 csr_priv_soft_reset_taken_1_RNO_2 (
	.A(gpr_wr_completing_retr_3_0_d),
	.B(un14_gpr_rs1_stall_lsu),
	.Y(csr_m6_i_a4_1)
);
defparam csr_priv_soft_reset_taken_1_RNO_2.INIT=4'h2;
// @36:5032
  CFG4 debug_mode_enter_rep1 (
	.A(ebreak_debug_enter_taken_1z),
	.B(step_debug_enter_taken_1z),
	.C(trigger_debug_enter_taken_1z),
	.D(haltreq_debug_enter_taken_1z),
	.Y(debug_enter_retr_rep1)
);
defparam debug_mode_enter_rep1.INIT=16'hFFFE;
// @36:5032
  CFG4 debug_mode_enter_fast (
	.A(ebreak_debug_enter_taken_1z),
	.B(step_debug_enter_taken_1z),
	.C(trigger_debug_enter_taken_1z),
	.D(haltreq_debug_enter_taken_1z),
	.Y(debug_enter_retr_fast)
);
defparam debug_mode_enter_fast.INIT=16'hFFFE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[6]  (
	.A(debug_csr_op_rd_data_5_1_Z[6]),
	.B(un1_u_miv_rv32_csr_decode_0_1),
	.C(dcsr_cause[0]),
	.D(un1_u_miv_rv32_csr_decode_0_4),
	.Y(debug_csr_op_rd_data_5_Z[6])
);
defparam \debug_csr_op_rd_data_5[6] .INIT=16'hFFD5;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5_1[6]  (
	.A(csr_priv_dpc_retr[6]),
	.B(csr_priv_mtvec_epc_retr[6]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_5_1_Z[6])
);
defparam \debug_csr_op_rd_data_5_1[6] .INIT=16'h153F;
// @36:2498
  CFG4 sw_csr_wr_valid_qual (
	.A(ex_retr_pipe_sw_csr_wr_op_retr[0]),
	.B(ex_retr_pipe_sw_csr_wr_op_retr[1]),
	.C(sw_csr_wr_valid_qual_1_Z),
	.D(trace_priv_i),
	.Y(sw_csr_wr_valid_qual_1z)
);
defparam sw_csr_wr_valid_qual.INIT=16'h22F0;
// @36:2498
  CFG4 sw_csr_wr_valid_qual_1 (
	.A(exu_csr_op_wr_data14_Z),
	.B(lsu_flush),
	.C(ex_retr_pipe_exu_result_valid_retr),
	.D(un1_exu_result_valid_retr),
	.Y(sw_csr_wr_valid_qual_1_Z)
);
defparam sw_csr_wr_valid_qual_1.INIT=16'h1000;
// @36:6086
  CFG4 debug_mode_enter_rep1_RNI80CG27 (
	.A(d_m3_0_a2_2_1),
	.B(trace_priv_i),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(debug_enter_retr_rep1),
	.Y(d_m3_0_a2_2_3)
);
defparam debug_mode_enter_rep1_RNI80CG27.INIT=16'h888A;
// @36:5038
  CFG4 debug_mode_exit_i (
	.A(debug_resume_req),
	.B(trace_priv_i),
	.C(formal_trace_reset_taken),
	.D(init_wr_dcsr_step_en),
	.Y(debug_exit_retr_i)
);
defparam debug_mode_exit_i.INIT=16'h3337;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[24]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[24]),
	.C(ex_retr_pipe_exu_result_retr[24]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[24])
);
defparam \csr_op_wr_data_1_cZ[24] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[11]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[11]),
	.C(ex_retr_pipe_exu_result_retr[11]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[11])
);
defparam \csr_op_wr_data_1_cZ[11] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[3]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[3]),
	.C(ex_retr_pipe_exu_result_retr[3]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[3])
);
defparam \csr_op_wr_data_1_cZ[3] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[7]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[7]),
	.C(ex_retr_pipe_exu_result_retr[7]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[7])
);
defparam \csr_op_wr_data_1_cZ[7] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[12]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[12]),
	.C(ex_retr_pipe_exu_result_retr[12]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[12])
);
defparam \csr_op_wr_data_1_cZ[12] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[2]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[2]),
	.C(ex_retr_pipe_exu_result_retr[2]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[2])
);
defparam \csr_op_wr_data_1_cZ[2] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[0]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[0]),
	.C(ex_retr_pipe_exu_result_retr[0]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[0])
);
defparam \csr_op_wr_data_1_cZ[0] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[20]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[20]),
	.C(ex_retr_pipe_exu_result_retr[20]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[20])
);
defparam \csr_op_wr_data_1_cZ[20] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[1]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[1]),
	.C(ex_retr_pipe_exu_result_retr[1]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[1])
);
defparam \csr_op_wr_data_1_cZ[1] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[30]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[30]),
	.C(ex_retr_pipe_exu_result_retr[30]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[30])
);
defparam \csr_op_wr_data_1_cZ[30] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[10]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[10]),
	.C(ex_retr_pipe_exu_result_retr[10]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[10])
);
defparam \csr_op_wr_data_1_cZ[10] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[29]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[29]),
	.C(ex_retr_pipe_exu_result_retr[29]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[29])
);
defparam \csr_op_wr_data_1_cZ[29] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[31]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[31]),
	.C(ex_retr_pipe_exu_result_retr[31]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[31])
);
defparam \csr_op_wr_data_1_cZ[31] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[25]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[25]),
	.C(ex_retr_pipe_exu_result_retr[25]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[25])
);
defparam \csr_op_wr_data_1_cZ[25] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[5]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[5]),
	.C(ex_retr_pipe_exu_result_retr[5]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[5])
);
defparam \csr_op_wr_data_1_cZ[5] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[6]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[6]),
	.C(ex_retr_pipe_exu_result_retr[6]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[6])
);
defparam \csr_op_wr_data_1_cZ[6] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[9]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[9]),
	.C(ex_retr_pipe_exu_result_retr[9]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[9])
);
defparam \csr_op_wr_data_1_cZ[9] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[27]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[27]),
	.C(ex_retr_pipe_exu_result_retr[27]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[27])
);
defparam \csr_op_wr_data_1_cZ[27] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[16]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[16]),
	.C(ex_retr_pipe_exu_result_retr[16]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[16])
);
defparam \csr_op_wr_data_1_cZ[16] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[15]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[15]),
	.C(ex_retr_pipe_exu_result_retr[15]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[15])
);
defparam \csr_op_wr_data_1_cZ[15] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[8]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[8]),
	.C(ex_retr_pipe_exu_result_retr[8]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[8])
);
defparam \csr_op_wr_data_1_cZ[8] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[26]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[26]),
	.C(ex_retr_pipe_exu_result_retr[26]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[26])
);
defparam \csr_op_wr_data_1_cZ[26] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[23]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[23]),
	.C(ex_retr_pipe_exu_result_retr[23]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[23])
);
defparam \csr_op_wr_data_1_cZ[23] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[21]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[21]),
	.C(ex_retr_pipe_exu_result_retr[21]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[21])
);
defparam \csr_op_wr_data_1_cZ[21] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[22]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[22]),
	.C(ex_retr_pipe_exu_result_retr[22]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[22])
);
defparam \csr_op_wr_data_1_cZ[22] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[28]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[28]),
	.C(ex_retr_pipe_exu_result_retr[28]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[28])
);
defparam \csr_op_wr_data_1_cZ[28] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[19]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[19]),
	.C(ex_retr_pipe_exu_result_retr[19]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[19])
);
defparam \csr_op_wr_data_1_cZ[19] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[13]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[13]),
	.C(ex_retr_pipe_exu_result_retr[13]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[13])
);
defparam \csr_op_wr_data_1_cZ[13] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[18]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[18]),
	.C(ex_retr_pipe_exu_result_retr[18]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[18])
);
defparam \csr_op_wr_data_1_cZ[18] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[4]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[4]),
	.C(ex_retr_pipe_exu_result_retr[4]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[4])
);
defparam \csr_op_wr_data_1_cZ[4] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[17]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[17]),
	.C(ex_retr_pipe_exu_result_retr[17]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[17])
);
defparam \csr_op_wr_data_1_cZ[17] .INIT=16'hCCDC;
// @36:2329
  CFG4 \csr_op_wr_data_1_cZ[14]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[14]),
	.C(ex_retr_pipe_exu_result_retr[14]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[14])
);
defparam \csr_op_wr_data_1_cZ[14] .INIT=16'hCCDC;
// @36:4933
  CFG2 \gen_debug.set_step_debug_enter_pending_0  (
	.A(trace_priv_i),
	.B(dcsr_step),
	.Y(set_step_debug_enter_pending_0)
);
defparam \gen_debug.set_step_debug_enter_pending_0 .INIT=4'h4;
// @36:4996
  CFG2 \gen_debug.un1_haltreq_debug_enter_taken_0  (
	.A(haltreq_debug_enter_pending),
	.B(ex_retr_debug_enter_req_retr),
	.Y(un1_haltreq_debug_enter_taken_0)
);
defparam \gen_debug.un1_haltreq_debug_enter_taken_0 .INIT=4'h8;
// @36:11794
  CFG2 de_ex_pipe_bcu_op_sel_ex7_RNIGISOA (
	.A(de_ex_pipe_bcu_op_sel_ex7_1z),
	.B(N_2738_i),
	.Y(N_7)
);
defparam de_ex_pipe_bcu_op_sel_ex7_RNIGISOA.INIT=4'h2;
// @36:2311
  CFG2 exu_csr_op_wr_data14 (
	.A(N_28_i),
	.B(N_26_i),
	.Y(exu_csr_op_wr_data14_Z)
);
defparam exu_csr_op_wr_data14.INIT=4'h1;
// @36:2285
  CFG2 csr_op_wr_data_1_sn_m2 (
	.A(N_28_i),
	.B(trace_priv_i),
	.Y(csr_op_wr_data_1_sn_N_3)
);
defparam csr_op_wr_data_1_sn_m2.INIT=4'h1;
// @36:2285
  CFG2 csr_op_wr_data_1_sn_m3 (
	.A(trace_priv_i),
	.B(N_26_i),
	.Y(csr_op_wr_data_1_sn_N_4)
);
defparam csr_op_wr_data_1_sn_m3.INIT=4'h4;
// @36:10186
  CFG2 \gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr  (
	.A(debug_csr_req_valid),
	.B(debug_csr_req_wr_en),
	.Y(un3_ex_retr_pipe_sw_csr_wr_op_retr)
);
defparam \gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr .INIT=4'h8;
// @36:9406
  CFG2 de_ex_pipe_shifter_unit_op_sel_ex_and (
	.A(de_ex_pipe_shifter_unit_op_sel_ex7),
	.B(N_2738_i),
	.Y(N_10)
);
defparam de_ex_pipe_shifter_unit_op_sel_ex_and.INIT=4'h2;
// @36:9531
  CFG2 \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[0]  (
	.A(stage_state_ex),
	.B(de_ex_pipe_branch_cond_ex[0]),
	.Y(un3_branch_cond_ex[0])
);
defparam \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[0] .INIT=4'h8;
// @36:9531
  CFG2 \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[1]  (
	.A(stage_state_ex),
	.B(de_ex_pipe_branch_cond_ex[1]),
	.Y(un3_branch_cond_ex[1])
);
defparam \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[1] .INIT=4'h8;
// @36:8240
  CFG2 csr_trigger_wr_hzd_de_i_i_a2_0_2 (
	.A(ex_retr_pipe_sw_csr_addr_retr_7),
	.B(ex_retr_pipe_sw_csr_addr_retr_2_d0),
	.Y(N_112_2)
);
defparam csr_trigger_wr_hzd_de_i_i_a2_0_2.INIT=4'h2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[0]  (
	.A(de_ex_pipe_sw_csr_addr_ex[0]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[0]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[0])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[0] .INIT=8'hE2;
// @36:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[1]  (
	.A(de_ex_pipe_sw_csr_addr_ex[1]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[1]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[1])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[1] .INIT=8'hE2;
// @36:5242
  CFG4 clr_wfi_waiting_1 (
	.A(ie_mtie),
	.B(interrupt_captured_timer),
	.C(interrupt_captured_ext_sys),
	.D(ie_mextsysie[2]),
	.Y(clr_wfi_waiting_1_Z)
);
defparam clr_wfi_waiting_1.INIT=16'hF888;
// @36:5242
  CFG4 clr_wfi_waiting_0 (
	.A(interrupt_captured_sw),
	.B(ie_msie),
	.C(interrupt_captured_ext),
	.D(ie_meie),
	.Y(clr_wfi_waiting_0_Z)
);
defparam clr_wfi_waiting_0.INIT=16'hF888;
// @36:2426
  CFG3 machine_m1_e_a0_0 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.B(ex_retr_pipe_gpr_wr_en_retr),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.Y(machine_m1_e_a0_0_Z)
);
defparam machine_m1_e_a0_0.INIT=8'hC4;
// @36:2426
  CFG4 machine_m1_e_a2_1 (
	.A(ex_retr_pipe_gpr_wr_en_retr),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(trace_priv_i),
	.Y(machine_m1_e_a2_1_Z)
);
defparam machine_m1_e_a2_1.INIT=16'h2000;
// @36:5241
  CFG4 un1_set_wfi_waiting_3 (
	.A(ie_mextsysie[1]),
	.B(ie_mextsysie[0]),
	.C(ie_mtie),
	.D(ie_msie),
	.Y(un1_set_wfi_waiting_3_Z)
);
defparam un1_set_wfi_waiting_3.INIT=16'hFFFE;
// @36:8081
  CFG3 \gen_debug_csr_ctrl_pipeline.un4_ex_retr_pipe_sw_csr_rd_op_retr  (
	.A(debug_csr_req_rd_en),
	.B(debug_csr_req_valid),
	.C(trace_priv_i),
	.Y(un4_ex_retr_pipe_sw_csr_rd_op_retr)
);
defparam \gen_debug_csr_ctrl_pipeline.un4_ex_retr_pipe_sw_csr_rd_op_retr .INIT=8'h80;
// @36:9639
  CFG3 un4_exu_res_req_retr (
	.A(de_ex_pipe_exu_result_mux_sel_ex[1]),
	.B(de_ex_pipe_exu_result_mux_sel_ex[2]),
	.C(de_ex_pipe_exu_result_mux_sel_ex[0]),
	.Y(un4_exu_res_req_retr_1z)
);
defparam un4_exu_res_req_retr.INIT=8'h80;
// @36:5030
  CFG3 debug_mode_enter_req (
	.A(trigger_debug_enter_pending),
	.B(step_debug_enter_pending),
	.C(haltreq_debug_enter_pending),
	.Y(debug_enter_req_de)
);
defparam debug_mode_enter_req.INIT=8'hFE;
// @36:5032
  CFG4 debug_mode_enter (
	.A(ebreak_debug_enter_taken_1z),
	.B(step_debug_enter_taken_1z),
	.C(trigger_debug_enter_taken_1z),
	.D(haltreq_debug_enter_taken_1z),
	.Y(debug_enter_retr)
);
defparam debug_mode_enter.INIT=16'hFFFE;
// @36:4974
  CFG3 trigger_debug_enter_taken (
	.A(stage_state_retr_rep1),
	.B(per_trigger_debug_0),
	.C(debug_active_retr),
	.Y(trigger_debug_enter_taken_1z)
);
defparam trigger_debug_enter_taken.INIT=8'h80;
// @36:4945
  CFG3 step_debug_enter_taken (
	.A(stage_state_retr_rep1),
	.B(ex_retr_debug_enter_req_retr),
	.C(step_debug_enter_pending),
	.Y(step_debug_enter_taken_1z)
);
defparam step_debug_enter_taken.INIT=8'h80;
// @36:4971
  CFG4 ebreak_debug_enter_taken (
	.A(dcsr_ebreakm),
	.B(debug_active_retr),
	.C(stage_state_retr_rep1),
	.D(ex_retr_pipe_dbreak_retr),
	.Y(ebreak_debug_enter_taken_1z)
);
defparam ebreak_debug_enter_taken.INIT=16'h8000;
// @36:10188
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2_iv  (
	.A(de_ex_pipe_sw_csr_rd_op_ex),
	.B(un4_ex_retr_pipe_sw_csr_rd_op_retr),
	.C(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.Y(ex_retr_pipe_sw_csr_rd_op_retr_2)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2_iv .INIT=8'hEC;
// @36:2341
  CFG4 excpt_ebreak (
	.A(dcsr_ebreakm),
	.B(debug_active_retr),
	.C(stage_state_retr),
	.D(ex_retr_pipe_dbreak_retr),
	.Y(excpt_ebreak_Z)
);
defparam excpt_ebreak.INIT=16'h7000;
// @36:2430
  CFG2 cause_excpt_code_excpt_m5s2 (
	.A(N_453),
	.B(N_452),
	.Y(cause_excpt_code_excpt_sm3)
);
defparam cause_excpt_code_excpt_m5s2.INIT=4'hE;
// @36:2430
  CFG2 \cause_excpt_code_excpt_m5[3]  (
	.A(N_453),
	.B(N_452),
	.Y(cause_excpt_code_excpt_m5_0)
);
defparam \cause_excpt_code_excpt_m5[3] .INIT=4'h4;
// @36:2353
  CFG3 un4_exception_taken_4 (
	.A(lsu_resp_str_amo_addr_misalign),
	.B(ex_retr_pipe_m_env_call_retr),
	.C(stage_state_retr),
	.Y(N_601_2)
);
defparam un4_exception_taken_4.INIT=8'hEA;
// @36:2334
  CFG3 csr_op_rd_valid (
	.A(ex_retr_pipe_sw_csr_rd_op_retr),
	.B(stage_state_retr),
	.C(trace_priv_i),
	.Y(csr_op_rd_valid_1z)
);
defparam csr_op_rd_valid.INIT=8'hA8;
// @36:9986
  CFG4 step_debug_enter_taken_RNI7SBKE (
	.A(ebreak_debug_enter_taken_1z),
	.B(step_debug_enter_taken_1z),
	.C(trigger_debug_enter_taken_1z),
	.D(haltreq_debug_enter_taken_1z),
	.Y(debug_enter_retr_i)
);
defparam step_debug_enter_taken_RNI7SBKE.INIT=16'h0001;
// @36:2353
  CFG4 un4_exception_taken_2 (
	.A(excpt_bus_error_i_i_1),
	.B(ex_retr_pipe_dbreak_retr),
	.C(N_451),
	.D(N_453),
	.Y(un4_exception_taken_2_Z)
);
defparam un4_exception_taken_2.INIT=16'hFFFD;
// @36:2332
  CFG3 csr_op_ready_1 (
	.A(ex_retr_pipe_exu_result_valid_retr),
	.B(stage_state_retr_rep1),
	.C(trace_priv_i),
	.Y(csr_op_ready_1_Z)
);
defparam csr_op_ready_1.INIT=8'hF8;
// @36:5241
  CFG3 un1_set_wfi_waiting (
	.A(ie_mextsysie[2]),
	.B(ie_meie),
	.C(un1_set_wfi_waiting_3_Z),
	.Y(un1_set_wfi_waiting_Z)
);
defparam un1_set_wfi_waiting.INIT=8'hFE;
// @36:5043
  CFG4 debug_mode_retire_mask (
	.A(ebreak_debug_enter_taken_1z),
	.B(step_debug_enter_taken_1z),
	.C(trigger_debug_enter_taken_1z),
	.D(haltreq_debug_enter_taken_1z),
	.Y(debug_mode_retire_mask_retr)
);
defparam debug_mode_retire_mask.INIT=16'hF5F4;
// @36:2484
  CFG4 csr_priv_soft_reset_taken_0 (
	.A(soft_reset_pending),
	.B(trigger_debug_enter_pending),
	.C(step_debug_enter_pending),
	.D(haltreq_debug_enter_pending),
	.Y(csr_priv_soft_reset_taken_0_Z)
);
defparam csr_priv_soft_reset_taken_0.INIT=16'h0002;
// @36:5038
  CFG4 debug_mode_exit (
	.A(debug_resume_req),
	.B(trace_priv_i),
	.C(formal_trace_reset_taken),
	.D(init_wr_dcsr_step_en),
	.Y(debug_exit_retr)
);
defparam debug_mode_exit.INIT=16'hCCC8;
// @36:4897
  CFG2 \gen_debug.implicit_wr_dpc_pc_en  (
	.A(debug_enter_retr),
	.B(trace_priv_i),
	.Y(implicit_wr_dpc_pc_en)
);
defparam \gen_debug.implicit_wr_dpc_pc_en .INIT=4'h2;
// @36:4992
  CFG2 \gen_debug.haltreq_debug_enter_pending6  (
	.A(debug_enter_retr),
	.B(debug_halt_req),
	.Y(haltreq_debug_enter_pending6)
);
defparam \gen_debug.haltreq_debug_enter_pending6 .INIT=4'hE;
// @36:4996
  CFG4 haltreq_debug_enter_taken (
	.A(stage_state_retr_rep1),
	.B(un1_haltreq_debug_enter_taken_0),
	.C(debug_halt_req),
	.D(trace_priv_i),
	.Y(haltreq_debug_enter_taken_1z)
);
defparam haltreq_debug_enter_taken.INIT=16'hF888;
// @36:2430
  CFG3 \cause_excpt_code_excpt_m2[1]  (
	.A(excpt_bus_error_i_i_1),
	.B(lsu_resp_ld_addr_misalign),
	.C(lsu_resp_access_mem_error),
	.Y(cause_excpt_code_excpt_m2_Z[1])
);
defparam \cause_excpt_code_excpt_m2[1] .INIT=8'h20;
// @36:2430
  CFG2 cause_excpt_code_excpt_m5s4_1 (
	.A(excpt_ebreak_Z),
	.B(N_453),
	.Y(N_601_1)
);
defparam cause_excpt_code_excpt_m5s4_1.INIT=4'hE;
// @36:5211
  CFG2 debug_csr_op_rd_data_valid (
	.A(csr_op_rd_valid_1z),
	.B(trace_priv_i),
	.Y(debug_csr_resp_valid)
);
defparam debug_csr_op_rd_data_valid.INIT=4'h8;
// @36:4299
  CFG3 \gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_1  (
	.A(tdata1_sw_rd_sel_7),
	.B(dcsr_debugger_wr_sel_0),
	.C(un1_u_miv_rv32_csr_decode_0_2_0),
	.Y(machine_sw_wr_tdata1_mcontrol_execute_wr_en_1)
);
defparam \gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_1 .INIT=8'h80;
// @36:4511
  CFG3 \gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata2_match_data_wr_en_1  (
	.A(tdata2_sw_rd_sel_7),
	.B(dcsr_debugger_wr_sel_0),
	.C(un1_u_miv_rv32_csr_decode_0_2_0),
	.Y(machine_sw_wr_tdata2_match_data_wr_en_1)
);
defparam \gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata2_match_data_wr_en_1 .INIT=8'h80;
// @36:2484
  CFG4 csr_priv_soft_reset_taken_1_RNO_1 (
	.A(ex_retr_pipe_gpr_wr_en_retr),
	.B(trace_priv_i),
	.C(un14_gpr_rs1_stall_lsu),
	.D(un1_exu_result_valid_retr),
	.Y(csr_m6_i_a4_0_0)
);
defparam csr_priv_soft_reset_taken_1_RNO_1.INIT=16'h2000;
// @36:2332
  CFG2 csr_op_ready (
	.A(exu_csr_op_wr_data14_Z),
	.B(csr_op_ready_1_Z),
	.Y(sw_csr_op_ready_retr)
);
defparam csr_op_ready.INIT=4'hE;
// @36:6082
  CFG3 debug_mode_enter_rep1_RNIJUBNL6 (
	.A(debug_enter_retr_rep1),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(trace_priv_i),
	.Y(trace_exception)
);
defparam debug_mode_enter_rep1_RNIJUBNL6.INIT=8'h04;
// @36:5039
  CFG2 debug_resume_ack (
	.A(debug_exit_retr),
	.B(init_wr_dcsr_step_en),
	.Y(debug_resume_ack_1z)
);
defparam debug_resume_ack.INIT=4'h2;
// @36:5054
  CFG2 \gen_debug.debug_mode6  (
	.A(debug_exit_retr),
	.B(debug_enter_retr),
	.Y(debug_mode6)
);
defparam \gen_debug.debug_mode6 .INIT=4'hE;
// @36:4998
  CFG3 debug_halt_ack (
	.A(haltreq_debug_enter_taken_1z),
	.B(debug_enter_retr),
	.C(debug_halt_req),
	.Y(debug_halt_ack_1z)
);
defparam debug_halt_ack.INIT=8'hEA;
// @36:2430
  CFG2 cause_excpt_code_excpt_m5s4 (
	.A(N_601_2),
	.B(N_601_1),
	.Y(N_601)
);
defparam cause_excpt_code_excpt_m5s4.INIT=4'hE;
// @36:2430
  CFG3 \cause_excpt_code_excpt_m2[3]  (
	.A(excpt_bus_error_i_i_1),
	.B(lsu_resp_ld_addr_misalign),
	.C(lsu_resp_access_mem_error),
	.Y(cause_excpt_code_excpt_m2_0)
);
defparam \cause_excpt_code_excpt_m2[3] .INIT=8'h31;
// @36:2426
  CFG4 debug_mode_enter_rep1_RNIAITCH (
	.A(un6_instr_is_lsu_op_retr),
	.B(debug_enter_retr_rep1),
	.C(ex_retr_pipe_gpr_wr_en_retr),
	.D(un14_gpr_rs1_stall_lsu),
	.Y(machine_m2_e_4_0)
);
defparam debug_mode_enter_rep1_RNIAITCH.INIT=16'hCEEE;
// @36:5241
  CFG4 set_wfi_waiting (
	.A(un1_set_wfi_waiting_Z),
	.B(debug_mode_retire_mask_retr),
	.C(ex_retr_pipe_wfi_retr),
	.D(stage_state_retr),
	.Y(set_wfi_waiting_1z)
);
defparam set_wfi_waiting.INIT=16'h2000;
// @36:5242
  CFG4 clr_wfi_waiting (
	.A(clr_wfi_waiting_0_Z),
	.B(clr_wfi_waiting_1_Z),
	.C(debug_enter_retr),
	.D(formal_trace_reset_taken),
	.Y(clr_wfi_waiting_1z)
);
defparam clr_wfi_waiting.INIT=16'h0001;
// @36:2353
  CFG4 un4_exception_taken (
	.A(un4_exception_taken_2_Z),
	.B(lsu_resp_ld_addr_misalign),
	.C(N_601_2),
	.D(lsu_resp_access_mem_error),
	.Y(un4_exception_taken_Z)
);
defparam un4_exception_taken.INIT=16'hFFFE;
// @36:9510
  CFG4 \de_ex_pipe_branch_cond_ex_1_cZ[1]  (
	.A(un1_instruction_15_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.C(un1_instruction_9_m),
	.D(N_7),
	.Y(de_ex_pipe_branch_cond_ex_1[1])
);
defparam \de_ex_pipe_branch_cond_ex_1_cZ[1] .INIT=16'h00F8;
// @36:2430
  CFG4 \cause_excpt_code_excpt[0]  (
	.A(ex_retr_pipe_i_access_misalign_error_retr),
	.B(N_451),
	.C(excpt_ebreak_Z),
	.D(cause_excpt_code_excpt_sm3),
	.Y(cause_excpt_code_excpt_0)
);
defparam \cause_excpt_code_excpt[0] .INIT=16'h1130;
// @36:2430
  CFG4 \cause_excpt_code_excpt_m6[2]  (
	.A(cause_excpt_code_excpt_sm3),
	.B(excpt_ebreak_Z),
	.C(N_601),
	.D(lsu_resp_ld_addr_misalign),
	.Y(cause_excpt_code_excpt_m6_0)
);
defparam \cause_excpt_code_excpt_m6[2] .INIT=16'h1F10;
// @36:10155
  CFG3 csr_op_ready_1_RNIPLHEG (
	.A(un3_csr_complete_retr),
	.B(exu_csr_op_wr_data14_Z),
	.C(csr_op_ready_1_Z),
	.Y(csr_complete_retr)
);
defparam csr_op_ready_1_RNIPLHEG.INIT=8'hFE;
// @36:11794
  CFG2 debug_csr_op_rd_data_527 (
	.A(un1_u_miv_rv32_csr_decode_0_53),
	.B(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_527_Z)
);
defparam debug_csr_op_rd_data_527.INIT=4'hE;
// @36:3228
  CFG2 \mie_rd_data[11]  (
	.A(un1_u_miv_rv32_csr_decode_0_50),
	.B(ie_meie),
	.Y(mie_rd_data_Z[11])
);
defparam \mie_rd_data[11] .INIT=4'h8;
// @36:3435
  CFG2 \mtvec_rd_data[2]  (
	.A(un1_u_miv_rv32_csr_decode_0_43),
	.B(csr_priv_mtvec_excpt_vec_retr[2]),
	.Y(mtvec_rd_data_Z[2])
);
defparam \mtvec_rd_data[2] .INIT=4'h8;
// @36:3525
  CFG2 \mcause_rd_data[0]  (
	.A(un1_u_miv_rv32_csr_decode_0_41),
	.B(csr_priv_cause_excpt_code[0]),
	.Y(mcause_rd_data_Z[0])
);
defparam \mcause_rd_data[0] .INIT=4'h8;
// @36:3722
  CFG2 \mscratch_rd_data[5]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[5]),
	.Y(mscratch_rd_data_Z[5])
);
defparam \mscratch_rd_data[5] .INIT=4'h8;
// @36:3722
  CFG2 \mscratch_rd_data[16]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[16]),
	.Y(mscratch_rd_data_Z[16])
);
defparam \mscratch_rd_data[16] .INIT=4'h8;
// @36:3722
  CFG2 \mscratch_rd_data[26]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[26]),
	.Y(mscratch_rd_data_Z[26])
);
defparam \mscratch_rd_data[26] .INIT=4'h8;
// @36:3722
  CFG2 \mscratch_rd_data[27]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[27]),
	.Y(mscratch_rd_data_Z[27])
);
defparam \mscratch_rd_data[27] .INIT=4'h8;
// @36:5130
  CFG2 \dpc_rd_data[11]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(csr_priv_dpc_retr[11]),
	.Y(dpc_rd_data_Z[11])
);
defparam \dpc_rd_data[11] .INIT=4'h8;
// @36:3722
  CFG2 \mscratch_rd_data[24]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[24]),
	.Y(mscratch_rd_data_Z[24])
);
defparam \mscratch_rd_data[24] .INIT=4'h8;
// @36:3722
  CFG2 \mscratch_rd_data[31]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[31]),
	.Y(mscratch_rd_data_Z[31])
);
defparam \mscratch_rd_data[31] .INIT=4'h8;
// @36:4831
  CFG2 \gen_debug.implicit_wr_dcsr_cause_wr_data_1_m2[1]  (
	.A(haltreq_debug_enter_taken_1z),
	.B(ebreak_debug_enter_taken_1z),
	.Y(implicit_wr_dcsr_cause_wr_data_1_m2_0)
);
defparam \gen_debug.implicit_wr_dcsr_cause_wr_data_1_m2[1] .INIT=4'h2;
// @36:5130
  CFG2 \dpc_rd_data[9]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(csr_priv_dpc_retr[9]),
	.Y(dpc_rd_data_Z[9])
);
defparam \dpc_rd_data[9] .INIT=4'h8;
// @36:3435
  CFG2 \mtvec_rd_data[8]  (
	.A(un1_u_miv_rv32_csr_decode_0_43),
	.B(csr_priv_mtvec_excpt_vec_retr[8]),
	.Y(mtvec_rd_data_Z[8])
);
defparam \mtvec_rd_data[8] .INIT=4'h8;
// @36:5249
  CFG2 wfi_waiting_reg6 (
	.A(clr_wfi_waiting_1z),
	.B(set_wfi_waiting_1z),
	.Y(wfi_waiting_reg6_1z)
);
defparam wfi_waiting_reg6.INIT=4'hD;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[1]  (
	.A(ifu_expipe_resp_next_vaddr[1]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[1]),
	.Y(de_ex_pipe_curr_pc_ex_2[1])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[1] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[2]  (
	.A(ifu_expipe_resp_next_vaddr[2]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[2]),
	.Y(de_ex_pipe_curr_pc_ex_2[2])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[2] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[3]  (
	.A(ifu_expipe_resp_next_vaddr[3]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[3]),
	.Y(de_ex_pipe_curr_pc_ex_2[3])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[3] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[4]  (
	.A(ifu_expipe_resp_next_vaddr[4]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[4]),
	.Y(de_ex_pipe_curr_pc_ex_2[4])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[4] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[5]  (
	.A(ifu_expipe_resp_next_vaddr[5]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[5]),
	.Y(de_ex_pipe_curr_pc_ex_2[5])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[5] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[6]  (
	.A(ifu_expipe_resp_next_vaddr[6]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[6]),
	.Y(de_ex_pipe_curr_pc_ex_2[6])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[6] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[7]  (
	.A(ifu_expipe_resp_next_vaddr[7]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[7]),
	.Y(de_ex_pipe_curr_pc_ex_2[7])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[7] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[8]  (
	.A(ifu_expipe_resp_next_vaddr[8]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[8]),
	.Y(de_ex_pipe_curr_pc_ex_2[8])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[8] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[9]  (
	.A(ifu_expipe_resp_next_vaddr[9]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[9]),
	.Y(de_ex_pipe_curr_pc_ex_2[9])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[9] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[10]  (
	.A(ifu_expipe_resp_next_vaddr[10]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[10]),
	.Y(de_ex_pipe_curr_pc_ex_2[10])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[10] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[11]  (
	.A(ifu_expipe_resp_next_vaddr[11]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[11]),
	.Y(de_ex_pipe_curr_pc_ex_2[11])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[11] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[12]  (
	.A(ifu_expipe_resp_next_vaddr[12]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[12]),
	.Y(de_ex_pipe_curr_pc_ex_2[12])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[12] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[13]  (
	.A(ifu_expipe_resp_next_vaddr[13]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[13]),
	.Y(de_ex_pipe_curr_pc_ex_2[13])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[13] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[16]  (
	.A(ifu_expipe_resp_next_vaddr[16]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[16]),
	.Y(de_ex_pipe_curr_pc_ex_2[16])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[16] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[17]  (
	.A(ifu_expipe_resp_next_vaddr[17]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[17]),
	.Y(de_ex_pipe_curr_pc_ex_2[17])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[17] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[19]  (
	.A(ifu_expipe_resp_next_vaddr[19]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[19]),
	.Y(de_ex_pipe_curr_pc_ex_2[19])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[19] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[22]  (
	.A(ifu_expipe_resp_next_vaddr[22]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[22]),
	.Y(de_ex_pipe_curr_pc_ex_2[22])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[22] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[23]  (
	.A(ifu_expipe_resp_next_vaddr[23]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[23]),
	.Y(de_ex_pipe_curr_pc_ex_2[23])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[23] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[25]  (
	.A(ifu_expipe_resp_next_vaddr[25]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[25]),
	.Y(de_ex_pipe_curr_pc_ex_2[25])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[25] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[26]  (
	.A(ifu_expipe_resp_next_vaddr[26]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[26]),
	.Y(de_ex_pipe_curr_pc_ex_2[26])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[26] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[27]  (
	.A(ifu_expipe_resp_next_vaddr[27]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[27]),
	.Y(de_ex_pipe_curr_pc_ex_2[27])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[27] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[29]  (
	.A(ifu_expipe_resp_next_vaddr[29]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[29]),
	.Y(de_ex_pipe_curr_pc_ex_2[29])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[29] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[30]  (
	.A(ifu_expipe_resp_next_vaddr[30]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[30]),
	.Y(de_ex_pipe_curr_pc_ex_2[30])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[30] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[31]  (
	.A(ifu_expipe_resp_next_vaddr[31]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[31]),
	.Y(de_ex_pipe_curr_pc_ex_2[31])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[31] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[0]  (
	.A(ifu_expipe_resp_next_vaddr[0]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[0]),
	.Y(de_ex_pipe_curr_pc_ex_2[0])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[0] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[24]  (
	.A(ifu_expipe_resp_next_vaddr[24]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[24]),
	.Y(de_ex_pipe_curr_pc_ex_2[24])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[24] .INIT=8'hB8;
// @36:4831
  CFG2 \gen_debug.implicit_wr_dcsr_cause_wr_data_1_ss0  (
	.A(haltreq_debug_enter_taken_1z),
	.B(ebreak_debug_enter_taken_1z),
	.Y(implicit_wr_dcsr_cause_wr_data_1_ss0)
);
defparam \gen_debug.implicit_wr_dcsr_cause_wr_data_1_ss0 .INIT=4'hE;
// @36:2430
  CFG4 \cause_excpt_code_excpt[1]  (
	.A(N_451),
	.B(N_453),
	.C(cause_excpt_code_excpt_m2_Z[1]),
	.D(N_601),
	.Y(cause_excpt_code_excpt_1)
);
defparam \cause_excpt_code_excpt[1] .INIT=16'hBBFA;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[28]  (
	.A(ifu_expipe_resp_next_vaddr[28]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[28]),
	.Y(de_ex_pipe_curr_pc_ex_2[28])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[28] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[18]  (
	.A(ifu_expipe_resp_next_vaddr[18]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[18]),
	.Y(de_ex_pipe_curr_pc_ex_2[18])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[18] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[20]  (
	.A(ifu_expipe_resp_next_vaddr[20]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[20]),
	.Y(de_ex_pipe_curr_pc_ex_2[20])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[20] .INIT=8'hB8;
// @36:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[15]  (
	.A(ifu_expipe_resp_next_vaddr[15]),
	.B(force_debug_nop_de),
	.C(ifu_expipe_resp_ireg_vaddr[15]),
	.Y(de_ex_pipe_curr_pc_ex_2[15])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[15] .INIT=8'hB8;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[11]  (
	.A(mscratch_scratch[11]),
	.B(csr_priv_mtval[11]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[11])
);
defparam \debug_csr_op_rd_data_3[11] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[24]  (
	.A(ie_mextsysie[2]),
	.B(csr_priv_mtvec_excpt_vec_retr[24]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_50),
	.Y(debug_csr_op_rd_data_4_Z[24])
);
defparam \debug_csr_op_rd_data_4[24] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[3]  (
	.A(mscratch_scratch[3]),
	.B(csr_priv_mtval[3]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[3])
);
defparam \debug_csr_op_rd_data_3[3] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[3]  (
	.A(csr_priv_dpc_retr[3]),
	.B(tdata2_match_data_1[3]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[3])
);
defparam \debug_csr_op_rd_data_1[3] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[7]  (
	.A(mscratch_scratch[7]),
	.B(csr_priv_mtval[7]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[7])
);
defparam \debug_csr_op_rd_data_3[7] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[2]  (
	.A(mscratch_scratch[2]),
	.B(csr_priv_mtval[2]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_4_Z[2])
);
defparam \debug_csr_op_rd_data_4[2] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[2]  (
	.A(csr_priv_dpc_retr[2]),
	.B(tdata1_mcontrol_execute),
	.C(un1_u_miv_rv32_csr_decode_0_4),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[2])
);
defparam \debug_csr_op_rd_data_1[2] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[23]  (
	.A(ie_mextsysie[1]),
	.B(csr_priv_mtvec_excpt_vec_retr[23]),
	.C(un1_u_miv_rv32_csr_decode_0_50),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_3_Z[23])
);
defparam \debug_csr_op_rd_data_3[23] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[23]  (
	.A(csr_priv_dpc_retr[23]),
	.B(tdata2_match_data_1[23]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[23])
);
defparam \debug_csr_op_rd_data_0[23] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[31]  (
	.A(csr_priv_mtvec_excpt_vec_retr[31]),
	.B(mcause_interrupt),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_41),
	.Y(debug_csr_op_rd_data_4_Z[31])
);
defparam \debug_csr_op_rd_data_4[31] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[30]  (
	.A(mscratch_scratch[30]),
	.B(csr_priv_mtval[30]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[30])
);
defparam \debug_csr_op_rd_data_3[30] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[4]  (
	.A(csr_priv_mtvec_excpt_vec_retr[4]),
	.B(csr_priv_cause_excpt_code[4]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_41),
	.Y(debug_csr_op_rd_data_3_Z[4])
);
defparam \debug_csr_op_rd_data_3[4] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[4]  (
	.A(csr_priv_dpc_retr[4]),
	.B(tdata2_match_data_1[4]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[4])
);
defparam \debug_csr_op_rd_data_0[4] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[22]  (
	.A(ie_mextsysie[0]),
	.B(csr_priv_mtvec_excpt_vec_retr[22]),
	.C(un1_u_miv_rv32_csr_decode_0_50),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_3_Z[22])
);
defparam \debug_csr_op_rd_data_3[22] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[22]  (
	.A(csr_priv_dpc_retr[22]),
	.B(tdata2_match_data_1[22]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[22])
);
defparam \debug_csr_op_rd_data_0[22] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[12]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(csr_priv_dpc_retr[12]),
	.C(un1_u_miv_rv32_csr_decode_0_4),
	.D(un1_u_miv_rv32_csr_decode_0_53),
	.Y(debug_csr_op_rd_data_2_Z[12])
);
defparam \debug_csr_op_rd_data_2[12] .INIT=16'hFFF8;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[9]  (
	.A(mscratch_scratch[9]),
	.B(csr_priv_mtval[9]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[9])
);
defparam \debug_csr_op_rd_data_3[9] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[10]  (
	.A(mscratch_scratch[10]),
	.B(csr_priv_mtval[10]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_2_Z[10])
);
defparam \debug_csr_op_rd_data_2[10] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[6]  (
	.A(mscratch_scratch[6]),
	.B(csr_priv_mtval[6]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[6])
);
defparam \debug_csr_op_rd_data_3[6] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[18]  (
	.A(csr_priv_dpc_retr[18]),
	.B(tdata2_match_data_1[18]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[18])
);
defparam \debug_csr_op_rd_data_0[18] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[15]  (
	.A(mscratch_scratch[15]),
	.B(csr_priv_mtval[15]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_2_Z[15])
);
defparam \debug_csr_op_rd_data_2[15] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[25]  (
	.A(csr_priv_dpc_retr[25]),
	.B(tdata2_match_data_1[25]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[25])
);
defparam \debug_csr_op_rd_data_1[25] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[29]  (
	.A(csr_priv_dpc_retr[29]),
	.B(tdata2_match_data_1[29]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_2_Z[29])
);
defparam \debug_csr_op_rd_data_2[29] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[19]  (
	.A(csr_priv_dpc_retr[19]),
	.B(tdata2_match_data_1[19]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[19])
);
defparam \debug_csr_op_rd_data_0[19] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[14]  (
	.A(csr_priv_dpc_retr[14]),
	.B(tdata2_match_data_1[14]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[14])
);
defparam \debug_csr_op_rd_data_0[14] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[17]  (
	.A(csr_priv_dpc_retr[17]),
	.B(tdata2_match_data_1[17]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[17])
);
defparam \debug_csr_op_rd_data_0[17] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[28]  (
	.A(csr_priv_dpc_retr[28]),
	.B(tdata2_match_data_1[28]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[28])
);
defparam \debug_csr_op_rd_data_0[28] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[13]  (
	.A(csr_priv_dpc_retr[13]),
	.B(tdata2_match_data_1[13]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[13])
);
defparam \debug_csr_op_rd_data_0[13] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[21]  (
	.A(csr_priv_dpc_retr[21]),
	.B(tdata2_match_data_1[21]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[21])
);
defparam \debug_csr_op_rd_data_0[21] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[20]  (
	.A(csr_priv_dpc_retr[20]),
	.B(tdata1_mcontrol_hit),
	.C(un1_u_miv_rv32_csr_decode_0_4),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[20])
);
defparam \debug_csr_op_rd_data_0[20] .INIT=16'hEAC0;
// @36:3962
  CFG2 \utime_rd_data[3]  (
	.A(un1_u_miv_rv32_csr_decode_0_16),
	.B(time_count[3]),
	.Y(utime_rd_data_Z[3])
);
defparam \utime_rd_data[3] .INIT=4'h8;
// @36:3962
  CFG2 \utime_rd_data[12]  (
	.A(un1_u_miv_rv32_csr_decode_0_16),
	.B(time_count[12]),
	.Y(utime_rd_data_Z[12])
);
defparam \utime_rd_data[12] .INIT=4'h8;
// @36:3962
  CFG2 \utime_rd_data[25]  (
	.A(un1_u_miv_rv32_csr_decode_0_16),
	.B(time_count[25]),
	.Y(utime_rd_data_Z[25])
);
defparam \utime_rd_data[25] .INIT=4'h8;
// @36:2430
  CFG4 \cause_excpt_code_excpt[3]  (
	.A(N_601),
	.B(cause_excpt_code_excpt_m2_0),
	.C(N_451),
	.D(cause_excpt_code_excpt_m5_0),
	.Y(cause_excpt_code_excpt_3)
);
defparam \cause_excpt_code_excpt[3] .INIT=16'h0E04;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[11]  (
	.A(time_count[43]),
	.B(csr_priv_mtvec_epc_retr[11]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_6_Z[11])
);
defparam \debug_csr_op_rd_data_6[11] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[24]  (
	.A(time_count[56]),
	.B(csr_priv_mtvec_epc_retr[24]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[24])
);
defparam \debug_csr_op_rd_data_5[24] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[3]  (
	.A(csr_priv_mtvec_excpt_vec_retr[3]),
	.B(csr_priv_mtvec_epc_retr[3]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_6_Z[3])
);
defparam \debug_csr_op_rd_data_6[3] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[7]  (
	.A(time_count[39]),
	.B(csr_priv_mtvec_epc_retr[7]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_6_Z[7])
);
defparam \debug_csr_op_rd_data_6[7] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[7]  (
	.A(tdata2_match_data_1[7]),
	.B(dcsr_cause[1]),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[7])
);
defparam \debug_csr_op_rd_data_1[7] .INIT=16'hEAC0;
// @36:2426
  CFG4 debug_mode_enter_fast_RNIDSDHK (
	.A(trace_priv_i),
	.B(machine_m1_e_a0_0_Z),
	.C(gpr_wr_completing_retr_3_0_d),
	.D(debug_enter_retr_fast),
	.Y(machine_m2_e_1)
);
defparam debug_mode_enter_fast_RNIDSDHK.INIT=16'h0051;
// @36:5144
  CFG4 \debug_csr_op_rd_data_7[2]  (
	.A(time_count[34]),
	.B(csr_priv_mtvec_epc_retr[2]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_7_Z[2])
);
defparam \debug_csr_op_rd_data_7[2] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[2]  (
	.A(tdata2_match_data_1[2]),
	.B(dcsr_step),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_1),
	.Y(debug_csr_op_rd_data_2_Z[2])
);
defparam \debug_csr_op_rd_data_2[2] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[8]  (
	.A(time_count[40]),
	.B(csr_priv_mtvec_epc_retr[8]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[8])
);
defparam \debug_csr_op_rd_data_5[8] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[8]  (
	.A(csr_priv_dpc_retr[8]),
	.B(dcsr_cause[2]),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[8])
);
defparam \debug_csr_op_rd_data_0[8] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[23]  (
	.A(time_count[55]),
	.B(csr_priv_mtvec_epc_retr[23]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[23])
);
defparam \debug_csr_op_rd_data_4[23] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[31]  (
	.A(time_count[63]),
	.B(csr_priv_mtvec_epc_retr[31]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[31])
);
defparam \debug_csr_op_rd_data_5[31] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[4]  (
	.A(time_count[36]),
	.B(csr_priv_mtvec_epc_retr[4]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[4])
);
defparam \debug_csr_op_rd_data_4[4] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[22]  (
	.A(time_count[54]),
	.B(csr_priv_mtvec_epc_retr[22]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[22])
);
defparam \debug_csr_op_rd_data_4[22] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[12]  (
	.A(csr_priv_mtvec_excpt_vec_retr[12]),
	.B(csr_priv_mtvec_epc_retr[12]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_6_Z[12])
);
defparam \debug_csr_op_rd_data_6[12] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[10]  (
	.A(csr_priv_mtvec_excpt_vec_retr[10]),
	.B(csr_priv_mtvec_epc_retr[10]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_4_Z[10])
);
defparam \debug_csr_op_rd_data_4[10] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[10]  (
	.A(csr_priv_dpc_retr[10]),
	.B(dcsr_stopcount),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[10])
);
defparam \debug_csr_op_rd_data_0[10] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[5]  (
	.A(csr_priv_mtvec_excpt_vec_retr[5]),
	.B(csr_priv_mtvec_epc_retr[5]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_4_Z[5])
);
defparam \debug_csr_op_rd_data_4[5] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[0]  (
	.A(un1_u_miv_rv32_csr_decode_0_3),
	.B(un1_u_miv_rv32_csr_decode_0_1),
	.C(tdata2_match_data_1[0]),
	.D(un1_u_miv_rv32_csr_decode_0_60),
	.Y(debug_csr_op_rd_data_2_Z[0])
);
defparam \debug_csr_op_rd_data_2[0] .INIT=16'hFFEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[16]  (
	.A(csr_priv_mtvec_excpt_vec_retr[16]),
	.B(csr_priv_mtvec_epc_retr[16]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_4_Z[16])
);
defparam \debug_csr_op_rd_data_4[16] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[18]  (
	.A(csr_priv_mtvec_excpt_vec_retr[18]),
	.B(csr_priv_mtvec_epc_retr[18]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_3_Z[18])
);
defparam \debug_csr_op_rd_data_3[18] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[15]  (
	.A(csr_priv_mtvec_excpt_vec_retr[15]),
	.B(csr_priv_mtvec_epc_retr[15]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_4_Z[15])
);
defparam \debug_csr_op_rd_data_4[15] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[15]  (
	.A(csr_priv_dpc_retr[15]),
	.B(dcsr_ebreakm),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[15])
);
defparam \debug_csr_op_rd_data_0[15] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[1]  (
	.A(csr_priv_mtvec_epc_retr[1]),
	.B(csr_priv_cause_excpt_code[1]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_41),
	.Y(debug_csr_op_rd_data_5_Z[1])
);
defparam \debug_csr_op_rd_data_5[1] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[1]  (
	.A(un1_u_miv_rv32_csr_decode_0_3),
	.B(un1_u_miv_rv32_csr_decode_0_1),
	.C(tdata2_match_data_1[1]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[1])
);
defparam \debug_csr_op_rd_data_2[1] .INIT=16'hFFEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[25]  (
	.A(csr_priv_mtvec_excpt_vec_retr[25]),
	.B(csr_priv_mtvec_epc_retr[25]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_4_Z[25])
);
defparam \debug_csr_op_rd_data_4[25] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[29]  (
	.A(csr_priv_mtvec_excpt_vec_retr[29]),
	.B(csr_priv_mtvec_epc_retr[29]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_5_Z[29])
);
defparam \debug_csr_op_rd_data_5[29] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[26]  (
	.A(csr_priv_mtvec_excpt_vec_retr[26]),
	.B(csr_priv_mtvec_epc_retr[26]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_4_Z[26])
);
defparam \debug_csr_op_rd_data_4[26] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[19]  (
	.A(csr_priv_mtvec_excpt_vec_retr[19]),
	.B(csr_priv_mtvec_epc_retr[19]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_3_Z[19])
);
defparam \debug_csr_op_rd_data_3[19] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[14]  (
	.A(csr_priv_mtvec_excpt_vec_retr[14]),
	.B(csr_priv_mtvec_epc_retr[14]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_3_Z[14])
);
defparam \debug_csr_op_rd_data_3[14] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[17]  (
	.A(csr_priv_mtvec_excpt_vec_retr[17]),
	.B(csr_priv_mtvec_epc_retr[17]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_3_Z[17])
);
defparam \debug_csr_op_rd_data_3[17] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[28]  (
	.A(csr_priv_mtvec_excpt_vec_retr[28]),
	.B(csr_priv_mtvec_epc_retr[28]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_3_Z[28])
);
defparam \debug_csr_op_rd_data_3[28] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[27]  (
	.A(csr_priv_mtvec_excpt_vec_retr[27]),
	.B(csr_priv_mtvec_epc_retr[27]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_4_Z[27])
);
defparam \debug_csr_op_rd_data_4[27] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[13]  (
	.A(csr_priv_mtvec_excpt_vec_retr[13]),
	.B(csr_priv_mtvec_epc_retr[13]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_3_Z[13])
);
defparam \debug_csr_op_rd_data_3[13] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[21]  (
	.A(csr_priv_mtvec_excpt_vec_retr[21]),
	.B(csr_priv_mtvec_epc_retr[21]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_3_Z[21])
);
defparam \debug_csr_op_rd_data_3[21] .INIT=16'hECA0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_4[20]  (
	.A(csr_priv_mtvec_excpt_vec_retr[20]),
	.B(csr_priv_mtvec_epc_retr[20]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_4_Z[20])
);
defparam \debug_csr_op_rd_data_4[20] .INIT=16'hECA0;
// @36:7340
  CFG4 debug_mode_enter_fast_RNICNFHG (
	.A(un14_gpr_rs1_stall_lsu),
	.B(gpr_wr_en_retr),
	.C(gpr_wr_completing_retr_3_0_d),
	.D(debug_enter_retr_fast),
	.Y(d_N_7_mux_0)
);
defparam debug_mode_enter_fast_RNICNFHG.INIT=16'h008C;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[11]  (
	.A(dpc_rd_data_Z[11]),
	.B(dcsr_stepie),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_56),
	.Y(debug_csr_op_rd_data_2_Z[11])
);
defparam \debug_csr_op_rd_data_2[11] .INIT=16'hFFEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[11]  (
	.A(tdata2_match_data_1[11]),
	.B(time_count[11]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[11])
);
defparam \debug_csr_op_rd_data_1[11] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[24]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(mscratch_rd_data_Z[24]),
	.C(csr_priv_dpc_retr[24]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[24])
);
defparam \debug_csr_op_rd_data_2[24] .INIT=16'hFFEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[24]  (
	.A(tdata2_match_data_1[24]),
	.B(time_count[24]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[24])
);
defparam \debug_csr_op_rd_data_1[24] .INIT=16'hEAC0;
// @36:5144
  CFG3 \debug_csr_op_rd_data_7[3]  (
	.A(debug_csr_op_rd_data_3_Z[3]),
	.B(time_count[35]),
	.C(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_7_Z[3])
);
defparam \debug_csr_op_rd_data_7[3] .INIT=8'hEA;
// @36:5144
  CFG3 \debug_csr_op_rd_data_4[3]  (
	.A(un1_u_miv_rv32_csr_decode_0_50),
	.B(debug_csr_op_rd_data_1_Z[3]),
	.C(ie_msie),
	.Y(debug_csr_op_rd_data_4_Z[3])
);
defparam \debug_csr_op_rd_data_4[3] .INIT=8'hEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_0[7]  (
	.A(csr_priv_dpc_retr[7]),
	.B(time_count[7]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[7])
);
defparam \debug_csr_op_rd_data_0[7] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[8]  (
	.A(tdata2_match_data_1[8]),
	.B(time_count[8]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[8])
);
defparam \debug_csr_op_rd_data_1[8] .INIT=16'hEAC0;
// @36:5144
  CFG3 \debug_csr_op_rd_data_2[23]  (
	.A(debug_csr_op_rd_data_0_Z[23]),
	.B(csr_priv_mtval[23]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_2_Z[23])
);
defparam \debug_csr_op_rd_data_2[23] .INIT=8'hEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[23]  (
	.A(time_count[23]),
	.B(mscratch_scratch[23]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[23])
);
defparam \debug_csr_op_rd_data_1[23] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[31]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(mscratch_rd_data_Z[31]),
	.C(csr_priv_dpc_retr[31]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[31])
);
defparam \debug_csr_op_rd_data_2[31] .INIT=16'hFFEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[31]  (
	.A(tdata2_match_data_1[31]),
	.B(time_count[31]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[31])
);
defparam \debug_csr_op_rd_data_1[31] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[30]  (
	.A(debug_csr_op_rd_data_527_Z),
	.B(un1_u_miv_rv32_csr_decode_0_1),
	.C(csr_priv_dpc_retr[30]),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_2_Z[30])
);
defparam \debug_csr_op_rd_data_2[30] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[30]  (
	.A(tdata2_match_data_1[30]),
	.B(time_count[30]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[30])
);
defparam \debug_csr_op_rd_data_1[30] .INIT=16'hEAC0;
// @36:5144
  CFG3 \debug_csr_op_rd_data_2[4]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(debug_csr_op_rd_data_0_Z[4]),
	.C(mscratch_scratch[4]),
	.Y(debug_csr_op_rd_data_2_Z[4])
);
defparam \debug_csr_op_rd_data_2[4] .INIT=8'hEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[4]  (
	.A(time_count[4]),
	.B(csr_priv_mtval[4]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[4])
);
defparam \debug_csr_op_rd_data_1[4] .INIT=16'hEAC0;
// @36:5144
  CFG3 \debug_csr_op_rd_data_2[22]  (
	.A(debug_csr_op_rd_data_0_Z[22]),
	.B(csr_priv_mtval[22]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_2_Z[22])
);
defparam \debug_csr_op_rd_data_2[22] .INIT=8'hEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[22]  (
	.A(time_count[22]),
	.B(mscratch_scratch[22]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[22])
);
defparam \debug_csr_op_rd_data_1[22] .INIT=16'hEAC0;
// @36:5144
  CFG3 \debug_csr_op_rd_data_4[12]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(debug_csr_op_rd_data_2_Z[12]),
	.C(mscratch_scratch[12]),
	.Y(debug_csr_op_rd_data_4_Z[12])
);
defparam \debug_csr_op_rd_data_4[12] .INIT=8'hEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[9]  (
	.A(dpc_rd_data_Z[9]),
	.B(un1_u_miv_rv32_csr_decode_0_1),
	.C(dcsr_stoptime),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[9])
);
defparam \debug_csr_op_rd_data_2[9] .INIT=16'hFFEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[9]  (
	.A(tdata2_match_data_1[9]),
	.B(time_count[9]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[9])
);
defparam \debug_csr_op_rd_data_1[9] .INIT=16'hEAC0;
// @36:5144
  CFG3 \debug_csr_op_rd_data_5[10]  (
	.A(debug_csr_op_rd_data_2_Z[10]),
	.B(time_count[42]),
	.C(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[10])
);
defparam \debug_csr_op_rd_data_5[10] .INIT=8'hEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[10]  (
	.A(tdata2_match_data_1[10]),
	.B(time_count[10]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[10])
);
defparam \debug_csr_op_rd_data_1[10] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[5]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(csr_priv_dpc_retr[5]),
	.C(mscratch_rd_data_Z[5]),
	.D(un1_u_miv_rv32_csr_decode_0_60),
	.Y(debug_csr_op_rd_data_2_Z[5])
);
defparam \debug_csr_op_rd_data_2[5] .INIT=16'hFFF8;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[5]  (
	.A(tdata2_match_data_1[5]),
	.B(time_count[5]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[5])
);
defparam \debug_csr_op_rd_data_1[5] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[0]  (
	.A(csr_priv_dpc_retr[0]),
	.B(time_count[0]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[0])
);
defparam \debug_csr_op_rd_data_1[0] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[6]  (
	.A(tdata2_match_data_1[6]),
	.B(time_count[6]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[6])
);
defparam \debug_csr_op_rd_data_1[6] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[16]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(mscratch_rd_data_Z[16]),
	.C(csr_priv_dpc_retr[16]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[16])
);
defparam \debug_csr_op_rd_data_2[16] .INIT=16'hFFEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[16]  (
	.A(tdata2_match_data_1[16]),
	.B(time_count[16]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[16])
);
defparam \debug_csr_op_rd_data_1[16] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[18]  (
	.A(time_count[18]),
	.B(mscratch_scratch[18]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[18])
);
defparam \debug_csr_op_rd_data_1[18] .INIT=16'hEAC0;
// @36:5144
  CFG3 \debug_csr_op_rd_data_5[15]  (
	.A(debug_csr_op_rd_data_2_Z[15]),
	.B(time_count[47]),
	.C(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[15])
);
defparam \debug_csr_op_rd_data_5[15] .INIT=8'hEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[15]  (
	.A(tdata2_match_data_1[15]),
	.B(time_count[15]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[15])
);
defparam \debug_csr_op_rd_data_1[15] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[1]  (
	.A(csr_priv_dpc_retr[1]),
	.B(time_count[1]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[1])
);
defparam \debug_csr_op_rd_data_1[1] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[29]  (
	.A(un1_u_miv_rv32_csr_decode_0_16),
	.B(un1_u_miv_rv32_csr_decode_0_4),
	.C(time_count[29]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_1_Z[29])
);
defparam \debug_csr_op_rd_data_1[29] .INIT=16'hFFEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[26]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(mscratch_rd_data_Z[26]),
	.C(csr_priv_dpc_retr[26]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[26])
);
defparam \debug_csr_op_rd_data_2[26] .INIT=16'hFFEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[26]  (
	.A(tdata2_match_data_1[26]),
	.B(time_count[26]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[26])
);
defparam \debug_csr_op_rd_data_1[26] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[19]  (
	.A(time_count[19]),
	.B(mscratch_scratch[19]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[19])
);
defparam \debug_csr_op_rd_data_1[19] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[14]  (
	.A(time_count[14]),
	.B(mscratch_scratch[14]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[14])
);
defparam \debug_csr_op_rd_data_1[14] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[17]  (
	.A(time_count[17]),
	.B(mscratch_scratch[17]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[17])
);
defparam \debug_csr_op_rd_data_1[17] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[28]  (
	.A(time_count[28]),
	.B(mscratch_scratch[28]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[28])
);
defparam \debug_csr_op_rd_data_1[28] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[27]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(csr_priv_dpc_retr[27]),
	.C(mscratch_rd_data_Z[27]),
	.D(un1_u_miv_rv32_csr_decode_0_4),
	.Y(debug_csr_op_rd_data_2_Z[27])
);
defparam \debug_csr_op_rd_data_2[27] .INIT=16'hFFF8;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[27]  (
	.A(tdata2_match_data_1[27]),
	.B(time_count[27]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[27])
);
defparam \debug_csr_op_rd_data_1[27] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[13]  (
	.A(time_count[13]),
	.B(mscratch_scratch[13]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[13])
);
defparam \debug_csr_op_rd_data_1[13] .INIT=16'hEAC0;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[21]  (
	.A(time_count[21]),
	.B(mscratch_scratch[21]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[21])
);
defparam \debug_csr_op_rd_data_1[21] .INIT=16'hEAC0;
// @36:5144
  CFG3 \debug_csr_op_rd_data_2[20]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(debug_csr_op_rd_data_0_Z[20]),
	.C(mscratch_scratch[20]),
	.Y(debug_csr_op_rd_data_2_Z[20])
);
defparam \debug_csr_op_rd_data_2[20] .INIT=8'hEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_1[20]  (
	.A(tdata2_match_data_1[20]),
	.B(time_count[20]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[20])
);
defparam \debug_csr_op_rd_data_1[20] .INIT=16'hEAC0;
// @36:5144
  CFG3 \debug_csr_op_rd_data_4[0]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(debug_csr_op_rd_data_2_Z[0]),
	.C(mscratch_scratch[0]),
	.Y(debug_csr_op_rd_data_4_Z[0])
);
defparam \debug_csr_op_rd_data_4[0] .INIT=8'hEC;
// @36:5144
  CFG3 \debug_csr_op_rd_data_3[24]  (
	.A(debug_csr_op_rd_data_1_Z[24]),
	.B(csr_priv_mtval[24]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_3_Z[24])
);
defparam \debug_csr_op_rd_data_3[24] .INIT=8'hEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[3]  (
	.A(un1_u_miv_rv32_csr_decode_0_60),
	.B(un1_u_miv_rv32_csr_decode_0_56),
	.C(status_mie),
	.D(utime_rd_data_Z[3]),
	.Y(debug_csr_op_rd_data_2_Z[3])
);
defparam \debug_csr_op_rd_data_2[3] .INIT=16'hFFEA;
// @36:5144
  CFG3 \debug_csr_op_rd_data_2[7]  (
	.A(un1_u_miv_rv32_csr_decode_0_56),
	.B(debug_csr_op_rd_data_0_Z[7]),
	.C(status_mpie),
	.Y(debug_csr_op_rd_data_2_Z[7])
);
defparam \debug_csr_op_rd_data_2[7] .INIT=8'hEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[2]  (
	.A(un1_u_miv_rv32_csr_decode_0_16),
	.B(time_count[2]),
	.C(debug_csr_op_rd_data_1_Z[2]),
	.D(un1_u_miv_rv32_csr_decode_0_53),
	.Y(debug_csr_op_rd_data_3_Z[2])
);
defparam \debug_csr_op_rd_data_3[2] .INIT=16'hFFF8;
// @36:5144
  CFG3 \debug_csr_op_rd_data_3[8]  (
	.A(debug_csr_op_rd_data_1_Z[8]),
	.B(csr_priv_mtval[8]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_3_Z[8])
);
defparam \debug_csr_op_rd_data_3[8] .INIT=8'hEA;
// @36:5144
  CFG3 \debug_csr_op_rd_data_3[31]  (
	.A(debug_csr_op_rd_data_1_Z[31]),
	.B(csr_priv_mtval[31]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_3_Z[31])
);
defparam \debug_csr_op_rd_data_3[31] .INIT=8'hEA;
// @36:5144
  CFG3 \debug_csr_op_rd_data_4[30]  (
	.A(debug_csr_op_rd_data_1_Z[30]),
	.B(csr_priv_mtvec_excpt_vec_retr[30]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_4_Z[30])
);
defparam \debug_csr_op_rd_data_4[30] .INIT=8'hEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_3[12]  (
	.A(un1_u_miv_rv32_csr_decode_0_56),
	.B(un1_u_miv_rv32_csr_decode_0_3),
	.C(tdata2_match_data_1[12]),
	.D(utime_rd_data_Z[12]),
	.Y(debug_csr_op_rd_data_3_Z[12])
);
defparam \debug_csr_op_rd_data_3[12] .INIT=16'hFFEA;
// @36:5144
  CFG3 \debug_csr_op_rd_data_4[9]  (
	.A(debug_csr_op_rd_data_1_Z[9]),
	.B(csr_priv_mtvec_excpt_vec_retr[9]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_4_Z[9])
);
defparam \debug_csr_op_rd_data_4[9] .INIT=8'hEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[18]  (
	.A(debug_csr_op_rd_data_3_Z[18]),
	.B(debug_csr_op_rd_data_0_Z[18]),
	.C(csr_priv_mtval[18]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[18])
);
defparam \debug_csr_op_rd_data_5[18] .INIT=16'hFEEE;
// @36:5144
  CFG3 \debug_csr_op_rd_data_3[1]  (
	.A(debug_csr_op_rd_data_1_Z[1]),
	.B(un1_u_miv_rv32_csr_decode_0_37),
	.C(mscratch_scratch[1]),
	.Y(debug_csr_op_rd_data_3_Z[1])
);
defparam \debug_csr_op_rd_data_3[1] .INIT=8'hEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[25]  (
	.A(debug_csr_op_rd_data_4_Z[25]),
	.B(debug_csr_op_rd_data_1_Z[25]),
	.C(csr_priv_mtval[25]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[25])
);
defparam \debug_csr_op_rd_data_6[25] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_2[25]  (
	.A(un1_u_miv_rv32_csr_decode_0_53),
	.B(un1_u_miv_rv32_csr_decode_0_37),
	.C(mscratch_scratch[25]),
	.D(utime_rd_data_Z[25]),
	.Y(debug_csr_op_rd_data_2_Z[25])
);
defparam \debug_csr_op_rd_data_2[25] .INIT=16'hFFEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_7[29]  (
	.A(debug_csr_op_rd_data_5_Z[29]),
	.B(debug_csr_op_rd_data_2_Z[29]),
	.C(csr_priv_mtval[29]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_7_Z[29])
);
defparam \debug_csr_op_rd_data_7[29] .INIT=16'hFEEE;
// @36:5144
  CFG3 \debug_csr_op_rd_data_3[29]  (
	.A(debug_csr_op_rd_data_1_Z[29]),
	.B(un1_u_miv_rv32_csr_decode_0_37),
	.C(mscratch_scratch[29]),
	.Y(debug_csr_op_rd_data_3_Z[29])
);
defparam \debug_csr_op_rd_data_3[29] .INIT=8'hEA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[19]  (
	.A(debug_csr_op_rd_data_3_Z[19]),
	.B(debug_csr_op_rd_data_0_Z[19]),
	.C(csr_priv_mtval[19]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[19])
);
defparam \debug_csr_op_rd_data_5[19] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[14]  (
	.A(debug_csr_op_rd_data_3_Z[14]),
	.B(debug_csr_op_rd_data_0_Z[14]),
	.C(csr_priv_mtval[14]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[14])
);
defparam \debug_csr_op_rd_data_5[14] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[17]  (
	.A(debug_csr_op_rd_data_3_Z[17]),
	.B(debug_csr_op_rd_data_0_Z[17]),
	.C(csr_priv_mtval[17]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[17])
);
defparam \debug_csr_op_rd_data_5[17] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[28]  (
	.A(debug_csr_op_rd_data_3_Z[28]),
	.B(debug_csr_op_rd_data_0_Z[28]),
	.C(csr_priv_mtval[28]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[28])
);
defparam \debug_csr_op_rd_data_5[28] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[13]  (
	.A(debug_csr_op_rd_data_3_Z[13]),
	.B(debug_csr_op_rd_data_0_Z[13]),
	.C(csr_priv_mtval[13]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[13])
);
defparam \debug_csr_op_rd_data_5[13] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_5[21]  (
	.A(debug_csr_op_rd_data_3_Z[21]),
	.B(debug_csr_op_rd_data_0_Z[21]),
	.C(csr_priv_mtval[21]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[21])
);
defparam \debug_csr_op_rd_data_5[21] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_7[7]  (
	.A(un1_u_miv_rv32_csr_decode_0_50),
	.B(ie_mtie),
	.C(debug_csr_op_rd_data_1_Z[7]),
	.D(debug_csr_op_rd_data_3_Z[7]),
	.Y(debug_csr_op_rd_data_7_Z[7])
);
defparam \debug_csr_op_rd_data_7[7] .INIT=16'hFFF8;
// @36:5144
  CFG4 \debug_csr_op_rd_data_8[2]  (
	.A(debug_csr_op_rd_data_4_Z[2]),
	.B(debug_csr_op_rd_data_2_Z[2]),
	.C(csr_priv_cause_excpt_code[2]),
	.D(un1_u_miv_rv32_csr_decode_0_41),
	.Y(debug_csr_op_rd_data_8_Z[2])
);
defparam \debug_csr_op_rd_data_8[2] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_7[1]  (
	.A(debug_csr_op_rd_data_5_Z[1]),
	.B(debug_csr_op_rd_data_2_Z[1]),
	.C(csr_priv_mtval[1]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_7_Z[1])
);
defparam \debug_csr_op_rd_data_7[1] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_8[11]  (
	.A(debug_csr_op_rd_data_6_Z[11]),
	.B(debug_csr_op_rd_data_2_Z[11]),
	.C(csr_priv_mtvec_excpt_vec_retr[11]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_8_Z[11])
);
defparam \debug_csr_op_rd_data_8[11] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[8]  (
	.A(mscratch_scratch[8]),
	.B(debug_csr_op_rd_data_527_Z),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(debug_csr_op_rd_data_3_Z[8]),
	.Y(debug_csr_op_rd_data_6_Z[8])
);
defparam \debug_csr_op_rd_data_6[8] .INIT=16'hFFEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data_7[30]  (
	.A(debug_csr_op_rd_data_2_Z[30]),
	.B(debug_csr_op_rd_data_4_Z[30]),
	.C(csr_priv_mtvec_epc_retr[30]),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_7_Z[30])
);
defparam \debug_csr_op_rd_data_7[30] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_7[9]  (
	.A(debug_csr_op_rd_data_2_Z[9]),
	.B(debug_csr_op_rd_data_4_Z[9]),
	.C(csr_priv_mtvec_epc_retr[9]),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_7_Z[9])
);
defparam \debug_csr_op_rd_data_7[9] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[5]  (
	.A(debug_csr_op_rd_data_4_Z[5]),
	.B(debug_csr_op_rd_data_1_Z[5]),
	.C(csr_priv_mtval[5]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[5])
);
defparam \debug_csr_op_rd_data_6[5] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[0]  (
	.A(debug_csr_op_rd_data_1_Z[0]),
	.B(csr_priv_mtval[0]),
	.C(debug_csr_op_rd_data_4_Z[0]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[0])
);
defparam \debug_csr_op_rd_data_6[0] .INIT=16'hFEFA;
// @36:5144
  CFG4 \debug_csr_op_rd_data_7[6]  (
	.A(debug_csr_op_rd_data_1_Z[6]),
	.B(debug_csr_op_rd_data_5_Z[6]),
	.C(csr_priv_mtvec_excpt_vec_retr[6]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_7_Z[6])
);
defparam \debug_csr_op_rd_data_7[6] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[16]  (
	.A(debug_csr_op_rd_data_4_Z[16]),
	.B(debug_csr_op_rd_data_1_Z[16]),
	.C(csr_priv_mtval[16]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[16])
);
defparam \debug_csr_op_rd_data_6[16] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[26]  (
	.A(debug_csr_op_rd_data_4_Z[26]),
	.B(debug_csr_op_rd_data_1_Z[26]),
	.C(csr_priv_mtval[26]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[26])
);
defparam \debug_csr_op_rd_data_6[26] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[27]  (
	.A(debug_csr_op_rd_data_4_Z[27]),
	.B(debug_csr_op_rd_data_1_Z[27]),
	.C(csr_priv_mtval[27]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[27])
);
defparam \debug_csr_op_rd_data_6[27] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_6[20]  (
	.A(debug_csr_op_rd_data_4_Z[20]),
	.B(debug_csr_op_rd_data_1_Z[20]),
	.C(csr_priv_mtval[20]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[20])
);
defparam \debug_csr_op_rd_data_6[20] .INIT=16'hFEEE;
// @36:2484
  CFG4 csr_priv_soft_reset_taken_1_RNO_0 (
	.A(csr_m6_i_a4_0_0),
	.B(csr_complete_retr),
	.C(lsu_op_complete_retr_c),
	.D(lsu_resp_valid),
	.Y(csr_N_11)
);
defparam csr_priv_soft_reset_taken_1_RNO_0.INIT=16'h8000;
// @36:5144
  CFG4 \debug_csr_op_rd_data[21]  (
	.A(debug_csr_op_rd_data_1_Z[21]),
	.B(debug_csr_op_rd_data_5_Z[21]),
	.C(time_count[53]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[21])
);
defparam \debug_csr_op_rd_data[21] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[13]  (
	.A(debug_csr_op_rd_data_1_Z[13]),
	.B(debug_csr_op_rd_data_5_Z[13]),
	.C(time_count[45]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[13])
);
defparam \debug_csr_op_rd_data[13] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[28]  (
	.A(debug_csr_op_rd_data_1_Z[28]),
	.B(debug_csr_op_rd_data_5_Z[28]),
	.C(time_count[60]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[28])
);
defparam \debug_csr_op_rd_data[28] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[17]  (
	.A(debug_csr_op_rd_data_1_Z[17]),
	.B(debug_csr_op_rd_data_5_Z[17]),
	.C(time_count[49]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[17])
);
defparam \debug_csr_op_rd_data[17] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[18]  (
	.A(debug_csr_op_rd_data_1_Z[18]),
	.B(debug_csr_op_rd_data_5_Z[18]),
	.C(time_count[50]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[18])
);
defparam \debug_csr_op_rd_data[18] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[23]  (
	.A(debug_csr_op_rd_data_3_Z[23]),
	.B(debug_csr_op_rd_data_1_Z[23]),
	.C(debug_csr_op_rd_data_4_Z[23]),
	.D(debug_csr_op_rd_data_2_Z[23]),
	.Y(sw_csr_rd_data_retr[23])
);
defparam \debug_csr_op_rd_data[23] .INIT=16'hFFFE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[19]  (
	.A(debug_csr_op_rd_data_1_Z[19]),
	.B(debug_csr_op_rd_data_5_Z[19]),
	.C(time_count[51]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[19])
);
defparam \debug_csr_op_rd_data[19] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[14]  (
	.A(debug_csr_op_rd_data_1_Z[14]),
	.B(debug_csr_op_rd_data_5_Z[14]),
	.C(time_count[46]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[14])
);
defparam \debug_csr_op_rd_data[14] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[22]  (
	.A(debug_csr_op_rd_data_3_Z[22]),
	.B(debug_csr_op_rd_data_1_Z[22]),
	.C(debug_csr_op_rd_data_4_Z[22]),
	.D(debug_csr_op_rd_data_2_Z[22]),
	.Y(sw_csr_rd_data_retr[22])
);
defparam \debug_csr_op_rd_data[22] .INIT=16'hFFFE;
// @36:4550
  CFG3 \gen_tdata1_2.trigger_match[0]  (
	.A(un2_trigger_iaddr_match_0_data_tmp[15]),
	.B(trigger_op_addr_valid_de),
	.C(tdata1_mcontrol_execute),
	.Y(trigger_req_de[0])
);
defparam \gen_tdata1_2.trigger_match[0] .INIT=8'h40;
// @36:4550
  CFG3 \gen_tdata1_2.trigger_match[1]  (
	.A(tdata2_match_data[6]),
	.B(un5_trigger_iaddr_match_0_data_tmp[15]),
	.C(trigger_op_addr_valid_de),
	.Y(trigger_req_de[1])
);
defparam \gen_tdata1_2.trigger_match[1] .INIT=8'h20;
// @36:5144
  CFG4 \debug_csr_op_rd_data[4]  (
	.A(debug_csr_op_rd_data_3_Z[4]),
	.B(debug_csr_op_rd_data_1_Z[4]),
	.C(debug_csr_op_rd_data_2_Z[4]),
	.D(debug_csr_op_rd_data_4_Z[4]),
	.Y(sw_csr_rd_data_retr[4])
);
defparam \debug_csr_op_rd_data[4] .INIT=16'hFFFE;
// @36:4941
  CFG4 \gen_debug.step_debug_enter_pending6  (
	.A(debug_enter_retr),
	.B(set_step_debug_enter_pending_0),
	.C(N_2738_i),
	.D(de_ex_pipe_implicit_pseudo_instr_ex_2),
	.Y(step_debug_enter_pending6)
);
defparam \gen_debug.step_debug_enter_pending6 .INIT=16'hAAEA;
// @36:3396
  CFG4 \un3_mtvec_warl_wr_en_0[0]  (
	.A(mtvec_sw_rd_sel_1_2),
	.B(ex_retr_pipe_sw_csr_addr_retr_0),
	.C(sw_csr_wr_valid_qual_1z),
	.D(un1_u_miv_rv32_csr_decode_0_2_40),
	.Y(un3_mtvec_warl_wr_en_0_0)
);
defparam \un3_mtvec_warl_wr_en_0[0] .INIT=16'h2000;
// @36:5705
  CFG4 sw_csr_wr_valid_qual_RNIKPI4M (
	.A(init_wr_dcsr_step_en),
	.B(sw_csr_wr_valid_qual_1z),
	.C(resetn),
	.D(dcsr_debugger_wr_sel_1),
	.Y(wr_en_data_or)
);
defparam sw_csr_wr_valid_qual_RNIKPI4M.INIT=16'hEFAF;
// @36:5144
  CFG4 \debug_csr_op_rd_data_9[11]  (
	.A(debug_csr_op_rd_data_3_Z[11]),
	.B(mie_rd_data_Z[11]),
	.C(debug_csr_op_rd_data_8_Z[11]),
	.D(debug_csr_op_rd_data_1_Z[11]),
	.Y(debug_csr_op_rd_data_9_Z[11])
);
defparam \debug_csr_op_rd_data_9[11] .INIT=16'hFFFE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_8[24]  (
	.A(debug_csr_op_rd_data_4_Z[24]),
	.B(debug_csr_op_rd_data_5_Z[24]),
	.C(debug_csr_op_rd_data_2_Z[24]),
	.D(debug_csr_op_rd_data_3_Z[24]),
	.Y(debug_csr_op_rd_data_8_Z[24])
);
defparam \debug_csr_op_rd_data_8[24] .INIT=16'hFFFE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_8[3]  (
	.A(debug_csr_op_rd_data_2_Z[3]),
	.B(debug_csr_op_rd_data_4_Z[3]),
	.C(csr_priv_cause_excpt_code[3]),
	.D(un1_u_miv_rv32_csr_decode_0_41),
	.Y(debug_csr_op_rd_data_8_Z[3])
);
defparam \debug_csr_op_rd_data_8[3] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data_8[7]  (
	.A(debug_csr_op_rd_data_2_Z[7]),
	.B(csr_priv_mtvec_excpt_vec_retr[7]),
	.C(debug_csr_op_rd_data_6_Z[7]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_8_Z[7])
);
defparam \debug_csr_op_rd_data_8[7] .INIT=16'hFEFA;
// @36:3318
  CFG4 \mip_rd_data_2[7]  (
	.A(interrupt_captured_timer),
	.B(un1_u_miv_rv32_csr_decode_0_47),
	.C(interrupt_could_commit_0_0),
	.D(instr_completing_retr_c_d),
	.Y(mip_rd_data_2_Z[7])
);
defparam \mip_rd_data_2[7] .INIT=16'h8000;
// @36:5144
  CFG4 \debug_csr_op_rd_data_8[12]  (
	.A(debug_csr_op_rd_data_3_Z[12]),
	.B(debug_csr_op_rd_data_6_Z[12]),
	.C(csr_priv_mtval[12]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_8_Z[12])
);
defparam \debug_csr_op_rd_data_8[12] .INIT=16'hFEEE;
// @36:2484
  CFG4 un1_soft_reset_taken_retr_s (
	.A(un1_instr_completing_retr_c_d_0),
	.B(stage_state_retr),
	.C(lsu_resp_valid),
	.D(instr_completing_retr_1),
	.Y(un1_soft_reset_taken_retr_out)
);
defparam un1_soft_reset_taken_retr_s.INIT=16'hFFB3;
// @36:5144
  CFG4 \debug_csr_op_rd_data[5]  (
	.A(debug_csr_op_rd_data_2_Z[5]),
	.B(debug_csr_op_rd_data_6_Z[5]),
	.C(time_count[37]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[5])
);
defparam \debug_csr_op_rd_data[5] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[6]  (
	.A(debug_csr_op_rd_data_3_Z[6]),
	.B(debug_csr_op_rd_data_7_Z[6]),
	.C(time_count[38]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[6])
);
defparam \debug_csr_op_rd_data[6] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[0]  (
	.A(mcause_rd_data_Z[0]),
	.B(time_count[32]),
	.C(debug_csr_op_rd_data_6_Z[0]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[0])
);
defparam \debug_csr_op_rd_data[0] .INIT=16'hFEFA;
// @36:5144
  CFG4 \debug_csr_op_rd_data[1]  (
	.A(debug_csr_op_rd_data_3_Z[1]),
	.B(debug_csr_op_rd_data_7_Z[1]),
	.C(time_count[33]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[1])
);
defparam \debug_csr_op_rd_data[1] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[25]  (
	.A(debug_csr_op_rd_data_2_Z[25]),
	.B(debug_csr_op_rd_data_6_Z[25]),
	.C(time_count[57]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[25])
);
defparam \debug_csr_op_rd_data[25] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[26]  (
	.A(debug_csr_op_rd_data_2_Z[26]),
	.B(debug_csr_op_rd_data_6_Z[26]),
	.C(time_count[58]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[26])
);
defparam \debug_csr_op_rd_data[26] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[27]  (
	.A(debug_csr_op_rd_data_2_Z[27]),
	.B(debug_csr_op_rd_data_6_Z[27]),
	.C(time_count[59]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[27])
);
defparam \debug_csr_op_rd_data[27] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[29]  (
	.A(debug_csr_op_rd_data_3_Z[29]),
	.B(debug_csr_op_rd_data_7_Z[29]),
	.C(time_count[61]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[29])
);
defparam \debug_csr_op_rd_data[29] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[30]  (
	.A(debug_csr_op_rd_data_3_Z[30]),
	.B(debug_csr_op_rd_data_7_Z[30]),
	.C(time_count[62]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[30])
);
defparam \debug_csr_op_rd_data[30] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[16]  (
	.A(debug_csr_op_rd_data_2_Z[16]),
	.B(debug_csr_op_rd_data_6_Z[16]),
	.C(time_count[48]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[16])
);
defparam \debug_csr_op_rd_data[16] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[10]  (
	.A(debug_csr_op_rd_data_5_Z[10]),
	.B(debug_csr_op_rd_data_0_Z[10]),
	.C(debug_csr_op_rd_data_4_Z[10]),
	.D(debug_csr_op_rd_data_1_Z[10]),
	.Y(sw_csr_rd_data_retr[10])
);
defparam \debug_csr_op_rd_data[10] .INIT=16'hFFFE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[31]  (
	.A(debug_csr_op_rd_data_4_Z[31]),
	.B(debug_csr_op_rd_data_5_Z[31]),
	.C(debug_csr_op_rd_data_2_Z[31]),
	.D(debug_csr_op_rd_data_3_Z[31]),
	.Y(sw_csr_rd_data_retr[31])
);
defparam \debug_csr_op_rd_data[31] .INIT=16'hFFFE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[9]  (
	.A(debug_csr_op_rd_data_3_Z[9]),
	.B(debug_csr_op_rd_data_7_Z[9]),
	.C(time_count[41]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[9])
);
defparam \debug_csr_op_rd_data[9] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[20]  (
	.A(debug_csr_op_rd_data_2_Z[20]),
	.B(debug_csr_op_rd_data_6_Z[20]),
	.C(time_count[52]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[20])
);
defparam \debug_csr_op_rd_data[20] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[8]  (
	.A(debug_csr_op_rd_data_5_Z[8]),
	.B(mtvec_rd_data_Z[8]),
	.C(debug_csr_op_rd_data_6_Z[8]),
	.D(debug_csr_op_rd_data_0_Z[8]),
	.Y(sw_csr_rd_data_retr[8])
);
defparam \debug_csr_op_rd_data[8] .INIT=16'hFFFE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[15]  (
	.A(debug_csr_op_rd_data_5_Z[15]),
	.B(debug_csr_op_rd_data_0_Z[15]),
	.C(debug_csr_op_rd_data_4_Z[15]),
	.D(debug_csr_op_rd_data_1_Z[15]),
	.Y(sw_csr_rd_data_retr[15])
);
defparam \debug_csr_op_rd_data[15] .INIT=16'hFFFE;
// @36:9406
  CFG4 \de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[1]  (
	.A(un1_instruction_27_i),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa),
	.C(rv32i_dec_shifter_unit_op_sel_m_0),
	.D(N_10),
	.Y(de_ex_pipe_shifter_unit_op_sel_ex_1[1])
);
defparam \de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[1] .INIT=16'h00F8;
// @36:9510
  CFG4 \de_ex_pipe_branch_cond_ex_1_cZ[0]  (
	.A(un1_debug_exit),
	.B(rv32i_dec_branch_cond_m_0),
	.C(rv32c_dec_branch_cond_m_0),
	.D(N_7),
	.Y(de_ex_pipe_branch_cond_ex_1[0])
);
defparam \de_ex_pipe_branch_cond_ex_1_cZ[0] .INIT=16'h00FE;
// @36:2426
  CFG4 un4_exception_taken_RNIOKQCR2 (
	.A(un4_exception_taken_Z),
	.B(lsu_resp_valid),
	.C(machine_m2_e_4_0),
	.D(machine_m2_e_3),
	.Y(machine_N_5_mux)
);
defparam un4_exception_taken_RNIOKQCR2.INIT=16'hA800;
// @36:5144
  CFG4 \debug_csr_op_rd_data[12]  (
	.A(debug_csr_op_rd_data_4_Z[12]),
	.B(debug_csr_op_rd_data_8_Z[12]),
	.C(time_count[44]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[12])
);
defparam \debug_csr_op_rd_data[12] .INIT=16'hFEEE;
// @36:5144
  CFG4 \debug_csr_op_rd_data[2]  (
	.A(debug_csr_op_rd_data_7_Z[2]),
	.B(mtvec_rd_data_Z[2]),
	.C(debug_csr_op_rd_data_8_Z[2]),
	.D(debug_csr_op_rd_data_3_Z[2]),
	.Y(sw_csr_rd_data_retr[2])
);
defparam \debug_csr_op_rd_data[2] .INIT=16'hFFFE;
// @36:4966
  CFG3 \gen_debug.trigger_debug_enter_pending6  (
	.A(lsu_flush),
	.B(trigger_req_de[0]),
	.C(trigger_req_de[1]),
	.Y(trigger_debug_enter_pending6)
);
defparam \gen_debug.trigger_debug_enter_pending6 .INIT=8'hFE;
// @36:3318
  CFG3 \mip_rd_data[3]  (
	.A(interrupt_could_commit),
	.B(interrupt_captured_sw),
	.C(un1_u_miv_rv32_csr_decode_0_47),
	.Y(mip_rd_data_Z[3])
);
defparam \mip_rd_data[3] .INIT=8'h80;
// @36:2484
  CFG4 un1_soft_reset_taken_retr (
	.A(lsu_op_complete_retr_d),
	.B(un1_instr_completing_retr_0_0),
	.C(un1_soft_reset_taken_retr_out),
	.D(gpr_wr_completing_retr),
	.Y(un1_soft_reset_taken_retr_Z)
);
defparam un1_soft_reset_taken_retr.INIT=16'hF8F0;
// @36:5144
  CFG4 \debug_csr_op_rd_data[3]  (
	.A(debug_csr_op_rd_data_6_Z[3]),
	.B(debug_csr_op_rd_data_7_Z[3]),
	.C(debug_csr_op_rd_data_8_Z[3]),
	.D(mip_rd_data_Z[3]),
	.Y(sw_csr_rd_data_retr[3])
);
defparam \debug_csr_op_rd_data[3] .INIT=16'hFFFE;
// @36:4702
  CFG4 \gen_debug.init_wr_dcsr_step_en  (
	.A(debug_enter_req_de),
	.B(debug_reset_pending),
	.C(un1_instr_completing_retr_d),
	.D(un1_soft_reset_taken_retr_out),
	.Y(init_wr_dcsr_step_en)
);
defparam \gen_debug.init_wr_dcsr_step_en .INIT=16'h4440;
// @36:5144
  CFG4 \debug_csr_op_rd_data[7]  (
	.A(debug_csr_op_rd_data_8_Z[7]),
	.B(debug_csr_op_rd_data_7_Z[7]),
	.C(instr_completing_retr_d),
	.D(mip_rd_data_2_Z[7]),
	.Y(sw_csr_rd_data_retr[7])
);
defparam \debug_csr_op_rd_data[7] .INIT=16'hFEEE;
// @36:1850
  CFG4 un17_trap_val (
	.A(N_452),
	.B(N_453),
	.C(excpt_ebreak_Z),
	.D(irq_taken_2_3_RNIIV5QH3),
	.Y(un17_trap_val_1z)
);
defparam un17_trap_val.INIT=16'h0100;
// @36:4710
  CFG2 \gen_debug.debug_active_retr5  (
	.A(un1_soft_reset_taken_retr_Z),
	.B(debug_enter_req_de),
	.Y(debug_active_retr5)
);
defparam \gen_debug.debug_active_retr5 .INIT=4'h2;
// @36:1851
  CFG2 un7_trap_val (
	.A(irq_taken_2_3_RNIIV5QH3),
	.B(N_451),
	.Y(un7_trap_val_1z)
);
defparam un7_trap_val.INIT=4'h8;
// @36:2484
  CFG4 csr_priv_soft_reset_taken_1 (
	.A(csr_N_10),
	.B(un1_soft_reset_taken_retr_out),
	.C(csr_priv_soft_reset_taken_0_Z),
	.D(csr_N_11),
	.Y(formal_trace_reset_taken)
);
defparam csr_priv_soft_reset_taken_1.INIT=16'hF0E0;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[14]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[14]),
	.C(sw_csr_rd_data_retr[14]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[14])
);
defparam \csr_op_wr_data_1_2_0[14] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[17]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[17]),
	.C(sw_csr_rd_data_retr[17]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[17])
);
defparam \csr_op_wr_data_1_2_0[17] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[4]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[4]),
	.C(sw_csr_rd_data_retr[4]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[4])
);
defparam \csr_op_wr_data_1_2_0[4] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[18]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[18]),
	.C(sw_csr_rd_data_retr[18]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[18])
);
defparam \csr_op_wr_data_1_2_0[18] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[13]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[13]),
	.C(sw_csr_rd_data_retr[13]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[13])
);
defparam \csr_op_wr_data_1_2_0[13] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[19]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[19]),
	.C(sw_csr_rd_data_retr[19]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[19])
);
defparam \csr_op_wr_data_1_2_0[19] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[28]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[28]),
	.C(sw_csr_rd_data_retr[28]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[28])
);
defparam \csr_op_wr_data_1_2_0[28] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[22]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[22]),
	.C(sw_csr_rd_data_retr[22]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[22])
);
defparam \csr_op_wr_data_1_2_0[22] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[21]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[21]),
	.C(sw_csr_rd_data_retr[21]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[21])
);
defparam \csr_op_wr_data_1_2_0[21] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[23]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[23]),
	.C(sw_csr_rd_data_retr[23]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[23])
);
defparam \csr_op_wr_data_1_2_0[23] .INIT=16'h7400;
// @36:5144
  CFG3 \debug_csr_op_rd_data[11]  (
	.A(un1_u_miv_rv32_csr_decode_0_47),
	.B(debug_csr_op_rd_data_9_Z[11]),
	.C(base_irq_p_ext),
	.Y(sw_csr_rd_data_retr[11])
);
defparam \debug_csr_op_rd_data[11] .INIT=8'hEC;
// @36:5144
  CFG4 \debug_csr_op_rd_data[24]  (
	.A(interrupt_captured_ext_sys),
	.B(un1_u_miv_rv32_csr_decode_0_47),
	.C(debug_csr_op_rd_data_8_Z[24]),
	.D(interrupt_could_commit),
	.Y(sw_csr_rd_data_retr[24])
);
defparam \debug_csr_op_rd_data[24] .INIT=16'hF8F0;
// @36:5707
  CFG3 un4_exception_taken_RNIAK07D6 (
	.A(irq_N_5_0),
	.B(irq_m11_0_0),
	.C(machine_N_5_mux),
	.Y(machine_implicit_wr_mtval_tval_wr_en)
);
defparam un4_exception_taken_RNIAK07D6.INIT=8'hF1;
// @36:9406
  CFG4 \de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[0]  (
	.A(rv32i_dec_shifter_unit_op_sel_0),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.C(rv32c_dec_shifter_unit_op_sel_m_0),
	.D(N_10),
	.Y(de_ex_pipe_shifter_unit_op_sel_ex_1[0])
);
defparam \de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[0] .INIT=16'h00F8;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[26]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[26]),
	.C(sw_csr_rd_data_retr[26]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[26])
);
defparam \csr_op_wr_data_1_2_0[26] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[8]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[8]),
	.C(sw_csr_rd_data_retr[8]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[8])
);
defparam \csr_op_wr_data_1_2_0[8] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[15]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[15]),
	.C(sw_csr_rd_data_retr[15]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[15])
);
defparam \csr_op_wr_data_1_2_0[15] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[16]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[16]),
	.C(sw_csr_rd_data_retr[16]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[16])
);
defparam \csr_op_wr_data_1_2_0[16] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[27]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[27]),
	.C(sw_csr_rd_data_retr[27]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[27])
);
defparam \csr_op_wr_data_1_2_0[27] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[9]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[9]),
	.C(sw_csr_rd_data_retr[9]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[9])
);
defparam \csr_op_wr_data_1_2_0[9] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[6]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[6]),
	.C(sw_csr_rd_data_retr[6]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[6])
);
defparam \csr_op_wr_data_1_2_0[6] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[5]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[5]),
	.C(sw_csr_rd_data_retr[5]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[5])
);
defparam \csr_op_wr_data_1_2_0[5] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[25]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[25]),
	.C(sw_csr_rd_data_retr[25]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[25])
);
defparam \csr_op_wr_data_1_2_0[25] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[31]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[31]),
	.C(sw_csr_rd_data_retr[31]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[31])
);
defparam \csr_op_wr_data_1_2_0[31] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[29]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[29]),
	.C(sw_csr_rd_data_retr[29]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[29])
);
defparam \csr_op_wr_data_1_2_0[29] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[10]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[10]),
	.C(sw_csr_rd_data_retr[10]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[10])
);
defparam \csr_op_wr_data_1_2_0[10] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[30]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[30]),
	.C(sw_csr_rd_data_retr[30]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[30])
);
defparam \csr_op_wr_data_1_2_0[30] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[1]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[1]),
	.C(sw_csr_rd_data_retr[1]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[1])
);
defparam \csr_op_wr_data_1_2_0[1] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[20]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[20]),
	.C(sw_csr_rd_data_retr[20]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[20])
);
defparam \csr_op_wr_data_1_2_0[20] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[0]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[0]),
	.C(sw_csr_rd_data_retr[0]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[0])
);
defparam \csr_op_wr_data_1_2_0[0] .INIT=16'h7400;
// @36:1850
  CFG4 un41_trap_val (
	.A(lsu_resp_access_mem_error),
	.B(un17_trap_val_1z),
	.C(excpt_bus_error_i_i_1),
	.D(lsu_resp_ld_addr_misalign),
	.Y(un41_trap_val_1z)
);
defparam un41_trap_val.INIT=16'h0040;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[2]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[2]),
	.C(sw_csr_rd_data_retr[2]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[2])
);
defparam \csr_op_wr_data_1_2_0[2] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[12]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[12]),
	.C(sw_csr_rd_data_retr[12]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[12])
);
defparam \csr_op_wr_data_1_2_0[12] .INIT=16'h7400;
// @36:3401
  CFG2 un46_mtvec_warl_wr_enlto17_6 (
	.A(csr_op_wr_data_1[22]),
	.B(csr_op_wr_data_1[23]),
	.Y(un46_mtvec_warl_wr_enlto17_6_Z)
);
defparam un46_mtvec_warl_wr_enlto17_6.INIT=4'hE;
// @36:2448
  CFG4 un1_excpt_i_access_fault (
	.A(lsu_resp_ld_addr_misalign),
	.B(un17_trap_val_1z),
	.C(excpt_bus_error_i_i_1),
	.D(N_601_1),
	.Y(un1_excpt_i_access_fault_1z)
);
defparam un1_excpt_i_access_fault.INIT=16'hFF04;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[7]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[7]),
	.C(sw_csr_rd_data_retr[7]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[7])
);
defparam \csr_op_wr_data_1_2_0[7] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[3]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[3]),
	.C(sw_csr_rd_data_retr[3]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[3])
);
defparam \csr_op_wr_data_1_2_0[3] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[11]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[11]),
	.C(sw_csr_rd_data_retr[11]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[11])
);
defparam \csr_op_wr_data_1_2_0[11] .INIT=16'h7400;
// @36:2329
  CFG4 \csr_op_wr_data_1_2_0[24]  (
	.A(N_28_i),
	.B(ex_retr_pipe_exu_result_retr[24]),
	.C(sw_csr_rd_data_retr[24]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[24])
);
defparam \csr_op_wr_data_1_2_0[24] .INIT=16'h7400;
// @36:3401
  CFG4 un46_mtvec_warl_wr_enlto17_9 (
	.A(csr_op_wr_data_1[28]),
	.B(csr_op_wr_data_1[29]),
	.C(csr_op_wr_data_1[20]),
	.D(csr_op_wr_data_1[15]),
	.Y(un46_mtvec_warl_wr_enlto17_9_Z)
);
defparam un46_mtvec_warl_wr_enlto17_9.INIT=16'hFFFE;
// @36:3401
  CFG4 un46_mtvec_warl_wr_enlto17_8 (
	.A(csr_op_wr_data_1[25]),
	.B(csr_op_wr_data_1[21]),
	.C(csr_op_wr_data_1[27]),
	.D(csr_op_wr_data_1[26]),
	.Y(un46_mtvec_warl_wr_enlto17_8_Z)
);
defparam un46_mtvec_warl_wr_enlto17_8.INIT=16'hFFFE;
// @36:3401
  CFG4 un46_mtvec_warl_wr_enlto17_7 (
	.A(csr_op_wr_data_1[19]),
	.B(csr_op_wr_data_1[18]),
	.C(csr_op_wr_data_1[17]),
	.D(csr_op_wr_data_1[16]),
	.Y(un46_mtvec_warl_wr_enlto17_7_Z)
);
defparam un46_mtvec_warl_wr_enlto17_7.INIT=16'hFFFE;
// @36:3398
  CFG4 \un1_csr_op_wr_data[0]  (
	.A(csr_op_wr_data_1[29]),
	.B(csr_op_wr_data_1[28]),
	.C(csr_op_wr_data_1[31]),
	.D(csr_op_wr_data_1[30]),
	.Y(un1_csr_op_wr_data_0)
);
defparam \un1_csr_op_wr_data[0] .INIT=16'h0010;
// @36:3401
  CFG4 un46_mtvec_warl_wr_enlto17_12 (
	.A(un46_mtvec_warl_wr_enlto17_8_Z),
	.B(un46_mtvec_warl_wr_enlto17_7_Z),
	.C(un46_mtvec_warl_wr_enlto17_6_Z),
	.D(un46_mtvec_warl_wr_enlto17_9_Z),
	.Y(un46_mtvec_warl_wr_enlto17_12_Z)
);
defparam un46_mtvec_warl_wr_enlto17_12.INIT=16'hFFFE;
// @36:3400
  CFG4 \un1_mtvec_warl_wr_en[0]  (
	.A(un46_mtvec_warl_wr_enlto17_12_Z),
	.B(csr_op_wr_data_1[24]),
	.C(csr_op_wr_data_1[31]),
	.D(csr_op_wr_data_1[30]),
	.Y(un1_mtvec_warl_wr_en_0)
);
defparam \un1_mtvec_warl_wr_en[0] .INIT=16'hFEFF;
// @36:9512
  CFG2 de_ex_pipe_bcu_op_sel_ex7 (
	.A(N_2738_i),
	.B(bcu_op_completing_ex),
	.Y(de_ex_pipe_bcu_op_sel_ex7_1z)
);
defparam de_ex_pipe_bcu_op_sel_ex7.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_4 */

module miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 (
  csr_op_wr_data_1,
  un1_u_miv_rv32_csr_decode_0_1_0,
  ex_retr_pipe_curr_pc_retr,
  csr_priv_dpc_retr,
  debug_enter_retr,
  implicit_wr_dpc_pc_en,
  resetn,
  formal_trace_reset_taken,
  clk
)
;
input [31:0] csr_op_wr_data_1 ;
input un1_u_miv_rv32_csr_decode_0_1_0 ;
input [31:0] ex_retr_pipe_curr_pc_retr ;
output [31:0] csr_priv_dpc_retr ;
input debug_enter_retr ;
input implicit_wr_dpc_pc_en ;
input resetn ;
input formal_trace_reset_taken ;
input clk ;
wire un1_u_miv_rv32_csr_decode_0_1_0 ;
wire debug_enter_retr ;
wire implicit_wr_dpc_pc_en ;
wire resetn ;
wire formal_trace_reset_taken ;
wire clk ;
wire VCC ;
wire N_778 ;
wire wr_en_data_or_Z ;
wire GND ;
wire N_2565_i ;
wire N_777 ;
wire N_776 ;
wire N_775 ;
wire N_774 ;
wire N_773 ;
wire N_772 ;
wire N_771 ;
wire N_770 ;
wire N_769 ;
wire N_768 ;
wire N_767 ;
wire N_766 ;
wire N_765 ;
wire N_764 ;
wire N_763 ;
wire N_762 ;
wire N_761 ;
wire N_760 ;
wire N_759 ;
wire N_758 ;
wire N_757 ;
wire N_756 ;
wire N_755 ;
wire N_754 ;
wire N_753 ;
wire N_752 ;
wire N_751 ;
wire N_750 ;
wire N_749 ;
wire N_748 ;
wire N_747 ;
wire N_762_2 ;
wire N_752_2 ;
wire N_751_2 ;
wire N_763_2 ;
wire N_774_2 ;
wire N_776_2 ;
wire N_760_2 ;
wire N_767_2 ;
wire N_775_2 ;
wire N_773_2 ;
wire N_755_2 ;
wire N_770_2 ;
wire N_772_2 ;
wire N_769_2 ;
wire N_765_2 ;
wire N_778_2 ;
wire N_747_2 ;
wire N_756_2 ;
wire N_771_2 ;
wire N_768_2 ;
wire N_758_2 ;
wire N_761_2 ;
wire N_749_2 ;
wire N_748_2 ;
wire N_766_2 ;
wire N_759_2 ;
wire N_764_2 ;
wire N_750_2 ;
wire N_754_2 ;
wire N_777_2 ;
wire N_757_2 ;
wire N_753_2 ;
// @36:5705
  SLE \gen_bit_reset.state_val[31]  (
	.Q(csr_priv_dpc_retr[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_778),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[30]  (
	.Q(csr_priv_dpc_retr[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_777),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[29]  (
	.Q(csr_priv_dpc_retr[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_776),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[28]  (
	.Q(csr_priv_dpc_retr[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_775),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[27]  (
	.Q(csr_priv_dpc_retr[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_774),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[26]  (
	.Q(csr_priv_dpc_retr[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_773),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[25]  (
	.Q(csr_priv_dpc_retr[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_772),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[24]  (
	.Q(csr_priv_dpc_retr[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_771),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[23]  (
	.Q(csr_priv_dpc_retr[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_770),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[22]  (
	.Q(csr_priv_dpc_retr[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_769),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[21]  (
	.Q(csr_priv_dpc_retr[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_768),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[20]  (
	.Q(csr_priv_dpc_retr[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_767),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[19]  (
	.Q(csr_priv_dpc_retr[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_766),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[18]  (
	.Q(csr_priv_dpc_retr[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_765),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[17]  (
	.Q(csr_priv_dpc_retr[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_764),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[16]  (
	.Q(csr_priv_dpc_retr[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_763),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[15]  (
	.Q(csr_priv_dpc_retr[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_762),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[14]  (
	.Q(csr_priv_dpc_retr[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_761),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[13]  (
	.Q(csr_priv_dpc_retr[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_760),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[12]  (
	.Q(csr_priv_dpc_retr[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_759),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[11]  (
	.Q(csr_priv_dpc_retr[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_758),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[10]  (
	.Q(csr_priv_dpc_retr[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_757),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[9]  (
	.Q(csr_priv_dpc_retr[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_756),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[8]  (
	.Q(csr_priv_dpc_retr[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_755),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[7]  (
	.Q(csr_priv_dpc_retr[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_754),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[6]  (
	.Q(csr_priv_dpc_retr[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_753),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[5]  (
	.Q(csr_priv_dpc_retr[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_752),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[4]  (
	.Q(csr_priv_dpc_retr[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_751),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[3]  (
	.Q(csr_priv_dpc_retr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_750),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(csr_priv_dpc_retr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_749),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(csr_priv_dpc_retr[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_748),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(csr_priv_dpc_retr[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_747),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2565_i)
);
// @36:11794
  CFG2 \gen_bit_reset.state_val_705_fast  (
	.A(formal_trace_reset_taken),
	.B(resetn),
	.Y(N_2565_i)
);
defparam \gen_bit_reset.state_val_705_fast .INIT=4'h4;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[15]  (
	.A(csr_priv_dpc_retr[15]),
	.B(ex_retr_pipe_curr_pc_retr[15]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_762_2)
);
defparam \gen_bit_reset.state_val_37_0_2[15] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[5]  (
	.A(csr_priv_dpc_retr[5]),
	.B(ex_retr_pipe_curr_pc_retr[5]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_752_2)
);
defparam \gen_bit_reset.state_val_37_0_2[5] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[4]  (
	.A(csr_priv_dpc_retr[4]),
	.B(ex_retr_pipe_curr_pc_retr[4]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_751_2)
);
defparam \gen_bit_reset.state_val_37_0_2[4] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[16]  (
	.A(csr_priv_dpc_retr[16]),
	.B(ex_retr_pipe_curr_pc_retr[16]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_763_2)
);
defparam \gen_bit_reset.state_val_37_0_2[16] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[27]  (
	.A(csr_priv_dpc_retr[27]),
	.B(ex_retr_pipe_curr_pc_retr[27]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_774_2)
);
defparam \gen_bit_reset.state_val_37_0_2[27] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[29]  (
	.A(csr_priv_dpc_retr[29]),
	.B(ex_retr_pipe_curr_pc_retr[29]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_776_2)
);
defparam \gen_bit_reset.state_val_37_0_2[29] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[13]  (
	.A(csr_priv_dpc_retr[13]),
	.B(ex_retr_pipe_curr_pc_retr[13]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_760_2)
);
defparam \gen_bit_reset.state_val_37_0_2[13] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[20]  (
	.A(csr_priv_dpc_retr[20]),
	.B(ex_retr_pipe_curr_pc_retr[20]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_767_2)
);
defparam \gen_bit_reset.state_val_37_0_2[20] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[28]  (
	.A(csr_priv_dpc_retr[28]),
	.B(ex_retr_pipe_curr_pc_retr[28]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_775_2)
);
defparam \gen_bit_reset.state_val_37_0_2[28] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[26]  (
	.A(csr_priv_dpc_retr[26]),
	.B(ex_retr_pipe_curr_pc_retr[26]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_773_2)
);
defparam \gen_bit_reset.state_val_37_0_2[26] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[8]  (
	.A(csr_priv_dpc_retr[8]),
	.B(ex_retr_pipe_curr_pc_retr[8]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_755_2)
);
defparam \gen_bit_reset.state_val_37_0_2[8] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[23]  (
	.A(csr_priv_dpc_retr[23]),
	.B(ex_retr_pipe_curr_pc_retr[23]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_770_2)
);
defparam \gen_bit_reset.state_val_37_0_2[23] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[25]  (
	.A(csr_priv_dpc_retr[25]),
	.B(ex_retr_pipe_curr_pc_retr[25]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_772_2)
);
defparam \gen_bit_reset.state_val_37_0_2[25] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[22]  (
	.A(csr_priv_dpc_retr[22]),
	.B(ex_retr_pipe_curr_pc_retr[22]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_769_2)
);
defparam \gen_bit_reset.state_val_37_0_2[22] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[18]  (
	.A(csr_priv_dpc_retr[18]),
	.B(ex_retr_pipe_curr_pc_retr[18]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_765_2)
);
defparam \gen_bit_reset.state_val_37_0_2[18] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[31]  (
	.A(csr_priv_dpc_retr[31]),
	.B(ex_retr_pipe_curr_pc_retr[31]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_778_2)
);
defparam \gen_bit_reset.state_val_37_0_2[31] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[0]  (
	.A(csr_priv_dpc_retr[0]),
	.B(ex_retr_pipe_curr_pc_retr[0]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_747_2)
);
defparam \gen_bit_reset.state_val_37_0_2[0] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[9]  (
	.A(csr_priv_dpc_retr[9]),
	.B(ex_retr_pipe_curr_pc_retr[9]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_756_2)
);
defparam \gen_bit_reset.state_val_37_0_2[9] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[24]  (
	.A(csr_priv_dpc_retr[24]),
	.B(ex_retr_pipe_curr_pc_retr[24]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_771_2)
);
defparam \gen_bit_reset.state_val_37_0_2[24] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[21]  (
	.A(csr_priv_dpc_retr[21]),
	.B(ex_retr_pipe_curr_pc_retr[21]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_768_2)
);
defparam \gen_bit_reset.state_val_37_0_2[21] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[11]  (
	.A(csr_priv_dpc_retr[11]),
	.B(ex_retr_pipe_curr_pc_retr[11]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_758_2)
);
defparam \gen_bit_reset.state_val_37_0_2[11] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[14]  (
	.A(csr_priv_dpc_retr[14]),
	.B(ex_retr_pipe_curr_pc_retr[14]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_761_2)
);
defparam \gen_bit_reset.state_val_37_0_2[14] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[2]  (
	.A(csr_priv_dpc_retr[2]),
	.B(ex_retr_pipe_curr_pc_retr[2]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_749_2)
);
defparam \gen_bit_reset.state_val_37_0_2[2] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[1]  (
	.A(csr_priv_dpc_retr[1]),
	.B(ex_retr_pipe_curr_pc_retr[1]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_748_2)
);
defparam \gen_bit_reset.state_val_37_0_2[1] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[19]  (
	.A(csr_priv_dpc_retr[19]),
	.B(ex_retr_pipe_curr_pc_retr[19]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_766_2)
);
defparam \gen_bit_reset.state_val_37_0_2[19] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[12]  (
	.A(csr_priv_dpc_retr[12]),
	.B(ex_retr_pipe_curr_pc_retr[12]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_759_2)
);
defparam \gen_bit_reset.state_val_37_0_2[12] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[17]  (
	.A(csr_priv_dpc_retr[17]),
	.B(ex_retr_pipe_curr_pc_retr[17]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_764_2)
);
defparam \gen_bit_reset.state_val_37_0_2[17] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[3]  (
	.A(csr_priv_dpc_retr[3]),
	.B(ex_retr_pipe_curr_pc_retr[3]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_750_2)
);
defparam \gen_bit_reset.state_val_37_0_2[3] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[7]  (
	.A(csr_priv_dpc_retr[7]),
	.B(ex_retr_pipe_curr_pc_retr[7]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_754_2)
);
defparam \gen_bit_reset.state_val_37_0_2[7] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[30]  (
	.A(csr_priv_dpc_retr[30]),
	.B(ex_retr_pipe_curr_pc_retr[30]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_777_2)
);
defparam \gen_bit_reset.state_val_37_0_2[30] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[10]  (
	.A(csr_priv_dpc_retr[10]),
	.B(ex_retr_pipe_curr_pc_retr[10]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_757_2)
);
defparam \gen_bit_reset.state_val_37_0_2[10] .INIT=16'hC0A0;
// @36:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[6]  (
	.A(csr_priv_dpc_retr[6]),
	.B(ex_retr_pipe_curr_pc_retr[6]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_753_2)
);
defparam \gen_bit_reset.state_val_37_0_2[6] .INIT=16'hC0A0;
// @36:5705
  CFG4 wr_en_data_or (
	.A(formal_trace_reset_taken),
	.B(un1_u_miv_rv32_csr_decode_0_1_0),
	.C(resetn),
	.D(implicit_wr_dpc_pc_en),
	.Y(wr_en_data_or_Z)
);
defparam wr_en_data_or.INIT=16'hFFEF;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[4]  (
	.A(csr_op_wr_data_1[4]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_751_2),
	.Y(N_751)
);
defparam \gen_bit_reset.state_val_37_0[4] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[13]  (
	.A(csr_op_wr_data_1[13]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_760_2),
	.Y(N_760)
);
defparam \gen_bit_reset.state_val_37_0[13] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[28]  (
	.A(csr_op_wr_data_1[28]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_775_2),
	.Y(N_775)
);
defparam \gen_bit_reset.state_val_37_0[28] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[23]  (
	.A(csr_op_wr_data_1[23]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_770_2),
	.Y(N_770)
);
defparam \gen_bit_reset.state_val_37_0[23] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[22]  (
	.A(csr_op_wr_data_1[22]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_769_2),
	.Y(N_769)
);
defparam \gen_bit_reset.state_val_37_0[22] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[18]  (
	.A(csr_op_wr_data_1[18]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_765_2),
	.Y(N_765)
);
defparam \gen_bit_reset.state_val_37_0[18] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[21]  (
	.A(csr_op_wr_data_1[21]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_768_2),
	.Y(N_768)
);
defparam \gen_bit_reset.state_val_37_0[21] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[14]  (
	.A(csr_op_wr_data_1[14]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_761_2),
	.Y(N_761)
);
defparam \gen_bit_reset.state_val_37_0[14] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[19]  (
	.A(csr_op_wr_data_1[19]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_766_2),
	.Y(N_766)
);
defparam \gen_bit_reset.state_val_37_0[19] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[17]  (
	.A(csr_op_wr_data_1[17]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_764_2),
	.Y(N_764)
);
defparam \gen_bit_reset.state_val_37_0[17] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[15]  (
	.A(csr_op_wr_data_1[15]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_762_2),
	.Y(N_762)
);
defparam \gen_bit_reset.state_val_37_0[15] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[5]  (
	.A(csr_op_wr_data_1[5]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_752_2),
	.Y(N_752)
);
defparam \gen_bit_reset.state_val_37_0[5] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[16]  (
	.A(csr_op_wr_data_1[16]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_763_2),
	.Y(N_763)
);
defparam \gen_bit_reset.state_val_37_0[16] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[27]  (
	.A(csr_op_wr_data_1[27]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_774_2),
	.Y(N_774)
);
defparam \gen_bit_reset.state_val_37_0[27] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[29]  (
	.A(csr_op_wr_data_1[29]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_776_2),
	.Y(N_776)
);
defparam \gen_bit_reset.state_val_37_0[29] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[20]  (
	.A(csr_op_wr_data_1[20]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_767_2),
	.Y(N_767)
);
defparam \gen_bit_reset.state_val_37_0[20] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[26]  (
	.A(csr_op_wr_data_1[26]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_773_2),
	.Y(N_773)
);
defparam \gen_bit_reset.state_val_37_0[26] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[8]  (
	.A(csr_op_wr_data_1[8]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_755_2),
	.Y(N_755)
);
defparam \gen_bit_reset.state_val_37_0[8] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[25]  (
	.A(csr_op_wr_data_1[25]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_772_2),
	.Y(N_772)
);
defparam \gen_bit_reset.state_val_37_0[25] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[31]  (
	.A(csr_op_wr_data_1[31]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_778_2),
	.Y(N_778)
);
defparam \gen_bit_reset.state_val_37_0[31] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[0]  (
	.A(csr_op_wr_data_1[0]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_747_2),
	.Y(N_747)
);
defparam \gen_bit_reset.state_val_37_0[0] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[9]  (
	.A(csr_op_wr_data_1[9]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_756_2),
	.Y(N_756)
);
defparam \gen_bit_reset.state_val_37_0[9] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[1]  (
	.A(csr_op_wr_data_1[1]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_748_2),
	.Y(N_748)
);
defparam \gen_bit_reset.state_val_37_0[1] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[30]  (
	.A(csr_op_wr_data_1[30]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_777_2),
	.Y(N_777)
);
defparam \gen_bit_reset.state_val_37_0[30] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[10]  (
	.A(csr_op_wr_data_1[10]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_757_2),
	.Y(N_757)
);
defparam \gen_bit_reset.state_val_37_0[10] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[6]  (
	.A(csr_op_wr_data_1[6]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_753_2),
	.Y(N_753)
);
defparam \gen_bit_reset.state_val_37_0[6] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[2]  (
	.A(csr_op_wr_data_1[2]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_749_2),
	.Y(N_749)
);
defparam \gen_bit_reset.state_val_37_0[2] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[12]  (
	.A(csr_op_wr_data_1[12]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_759_2),
	.Y(N_759)
);
defparam \gen_bit_reset.state_val_37_0[12] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[3]  (
	.A(csr_op_wr_data_1[3]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_750_2),
	.Y(N_750)
);
defparam \gen_bit_reset.state_val_37_0[3] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[7]  (
	.A(csr_op_wr_data_1[7]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_754_2),
	.Y(N_754)
);
defparam \gen_bit_reset.state_val_37_0[7] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[24]  (
	.A(csr_op_wr_data_1[24]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_771_2),
	.Y(N_771)
);
defparam \gen_bit_reset.state_val_37_0[24] .INIT=8'hF2;
// @36:5707
  CFG3 \gen_bit_reset.state_val_37_0[11]  (
	.A(csr_op_wr_data_1[11]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_758_2),
	.Y(N_758)
);
defparam \gen_bit_reset.state_val_37_0[11] .INIT=8'hF2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 */

module miv_rv32_csr_privarch_Z7 (
  ifu_expipe_resp_ireg_vaddr,
  ex_retr_pipe_sw_csr_wr_op_retr,
  de_ex_pipe_branch_cond_ex,
  un3_branch_cond_ex,
  de_ex_pipe_sw_csr_addr_ex,
  debug_csr_req_addr,
  ex_retr_pipe_sw_csr_addr_retr_2,
  de_ex_pipe_exu_result_mux_sel_ex,
  ifu_expipe_resp_next_vaddr,
  de_ex_pipe_curr_pc_ex_2,
  csr_priv_dpc_retr,
  trigger_req_de,
  rv32i_dec_shifter_unit_op_sel_m_0,
  rv32i_dec_branch_cond_m_0,
  rv32c_dec_branch_cond_m_0,
  de_ex_pipe_branch_cond_ex_1,
  time_count,
  sw_csr_rd_data_retr,
  rv32i_dec_shifter_unit_op_sel_0,
  rv32c_dec_shifter_unit_op_sel_m_0,
  de_ex_pipe_shifter_unit_op_sel_ex_1,
  csr_priv_mtvec_epc_retr,
  csr_priv_mtvec_excpt_vec_retr,
  ex_retr_pipe_sw_csr_addr_retr,
  un1_u_miv_rv32_csr_decode_0_2_0,
  ie_mextsysie_0,
  ex_retr_pipe_gpr_wr_mux_sel_retr,
  sys_ext_irq_src_0,
  ex_retr_pipe_curr_pc_retr,
  ex_retr_pipe_exu_result_retr,
  ex_retr_pipe_curr_instr_enc_retr,
  ex_retr_pipe_trigger_retr_0,
  un1_instr_completing_retr_0_0,
  gpr_wr_completing_retr_3_0_d,
  un14_gpr_rs1_stall_lsu,
  lsu_flush,
  un1_exu_result_valid_retr,
  d_m3_0_a2_2_1,
  d_m3_0_a2_2_3,
  debug_resume_req,
  ex_retr_debug_enter_req_retr,
  de_ex_pipe_bcu_op_sel_ex7,
  N_2738_i,
  N_28_i,
  N_26_i,
  debug_csr_req_valid,
  debug_csr_req_wr_en,
  un3_ex_retr_pipe_sw_csr_wr_op_retr,
  de_ex_pipe_shifter_unit_op_sel_ex7,
  stage_state_ex,
  N_112_2,
  debug_csr_req_rd_en,
  un4_exu_res_req_retr,
  debug_enter_req_de,
  stage_state_retr_rep1,
  ex_retr_pipe_dbreak_retr,
  de_ex_pipe_sw_csr_rd_op_ex,
  un1_ex_retr_pipe_lsu_op_retr_i_0,
  ex_retr_pipe_sw_csr_rd_op_retr_2,
  N_453,
  N_452,
  ex_retr_pipe_m_env_call_retr,
  ex_retr_pipe_sw_csr_rd_op_retr,
  excpt_bus_error_i_i_1,
  debug_exit_retr,
  debug_halt_req,
  lsu_resp_ld_addr_misalign,
  lsu_resp_access_mem_error,
  sw_csr_op_ready_retr,
  trace_exception,
  debug_resume_ack,
  debug_halt_ack,
  ex_retr_pipe_wfi_retr,
  set_wfi_waiting,
  un1_instruction_15_i,
  case_dec_gpr_rs2_rd_sel_0_sqmuxa,
  un1_instruction_9_m,
  ex_retr_pipe_i_access_misalign_error_retr,
  un3_csr_complete_retr,
  force_debug_nop_de,
  lsu_op_complete_retr_c,
  trigger_op_addr_valid_de,
  de_ex_pipe_implicit_pseudo_instr_ex_2,
  interrupt_could_commit_0_0,
  instr_completing_retr_c_d,
  un1_instr_completing_retr_c_d_0,
  instr_completing_retr_1,
  un1_instruction_27_i,
  case_dec_gpr_rs2_rd_sel_2_sqmuxa,
  un1_debug_exit,
  lsu_op_complete_retr_d,
  un1_instr_completing_retr_d,
  instr_completing_retr_d,
  bcu_op_completing_ex,
  N_451,
  resetn,
  csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1,
  csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0,
  N_112_4,
  debug_csr_resp_valid,
  debug_enter_retr_rep1,
  lsu_resp_valid,
  lsu_resp_ready,
  un6_instr_is_lsu_op_retr,
  csr_complete_retr,
  interrupt_captured_ext_sys,
  ex_retr_pipe_gpr_wr_en_retr,
  status_mie,
  dcsr_step,
  dcsr_stepie,
  ex_retr_pipe_exu_result_valid_retr,
  lsu_op_os,
  un1_irq_stall_lsu_req_0_0,
  un1_irq_stall_lsu_req,
  irq_stall_lsu_req_retr,
  d_N_3_mux_1,
  gpr_wr_en_retr,
  instr_completing_retr_c_c_c,
  instr_completing_retr_c_c_d,
  debug_enter_retr,
  gpr_wr_completing_retr,
  interrupt_could_commit,
  m_external_irq,
  m_timer_irq,
  m_sw_irq,
  lsu_resp_str_amo_addr_misalign,
  stage_state_retr,
  ex_retr_pipe_trap_ret_retr,
  debug_mode_retire_mask_retr,
  formal_trace_reset_taken,
  core_soft_reset,
  debug_core_reset,
  stage_state_retr_fast,
  lsu_flush_i,
  wfi_waiting_reg_1z,
  debug_active,
  clk,
  dff_arst,
  trace_priv_i_i,
  trace_priv_i
)
;
input [31:0] ifu_expipe_resp_ireg_vaddr ;
input [1:0] ex_retr_pipe_sw_csr_wr_op_retr ;
input [1:0] de_ex_pipe_branch_cond_ex ;
output [1:0] un3_branch_cond_ex ;
input [1:0] de_ex_pipe_sw_csr_addr_ex ;
input [1:0] debug_csr_req_addr ;
output [1:0] ex_retr_pipe_sw_csr_addr_retr_2 ;
input [2:0] de_ex_pipe_exu_result_mux_sel_ex ;
input [31:0] ifu_expipe_resp_next_vaddr ;
output [31:0] de_ex_pipe_curr_pc_ex_2 ;
output [31:0] csr_priv_dpc_retr ;
output [1:0] trigger_req_de ;
input rv32i_dec_shifter_unit_op_sel_m_0 ;
input rv32i_dec_branch_cond_m_0 ;
input rv32c_dec_branch_cond_m_0 ;
output [1:0] de_ex_pipe_branch_cond_ex_1 ;
input [63:0] time_count ;
output [31:0] sw_csr_rd_data_retr ;
input rv32i_dec_shifter_unit_op_sel_0 ;
input rv32c_dec_shifter_unit_op_sel_m_0 ;
output [1:0] de_ex_pipe_shifter_unit_op_sel_ex_1 ;
output [31:1] csr_priv_mtvec_epc_retr ;
output [31:2] csr_priv_mtvec_excpt_vec_retr ;
input [11:0] ex_retr_pipe_sw_csr_addr_retr ;
output un1_u_miv_rv32_csr_decode_0_2_0 ;
output ie_mextsysie_0 ;
input [1:0] ex_retr_pipe_gpr_wr_mux_sel_retr ;
input sys_ext_irq_src_0 ;
input [31:0] ex_retr_pipe_curr_pc_retr ;
input [31:0] ex_retr_pipe_exu_result_retr ;
input [31:0] ex_retr_pipe_curr_instr_enc_retr ;
input ex_retr_pipe_trigger_retr_0 ;
input un1_instr_completing_retr_0_0 ;
input gpr_wr_completing_retr_3_0_d ;
input un14_gpr_rs1_stall_lsu ;
input lsu_flush ;
input un1_exu_result_valid_retr ;
input d_m3_0_a2_2_1 ;
output d_m3_0_a2_2_3 ;
input debug_resume_req ;
input ex_retr_debug_enter_req_retr ;
output de_ex_pipe_bcu_op_sel_ex7 ;
input N_2738_i ;
input N_28_i ;
input N_26_i ;
input debug_csr_req_valid ;
input debug_csr_req_wr_en ;
output un3_ex_retr_pipe_sw_csr_wr_op_retr ;
input de_ex_pipe_shifter_unit_op_sel_ex7 ;
input stage_state_ex ;
output N_112_2 ;
input debug_csr_req_rd_en ;
output un4_exu_res_req_retr ;
output debug_enter_req_de ;
input stage_state_retr_rep1 ;
input ex_retr_pipe_dbreak_retr ;
input de_ex_pipe_sw_csr_rd_op_ex ;
input un1_ex_retr_pipe_lsu_op_retr_i_0 ;
output ex_retr_pipe_sw_csr_rd_op_retr_2 ;
input N_453 ;
input N_452 ;
input ex_retr_pipe_m_env_call_retr ;
input ex_retr_pipe_sw_csr_rd_op_retr ;
input excpt_bus_error_i_i_1 ;
output debug_exit_retr ;
input debug_halt_req ;
input lsu_resp_ld_addr_misalign ;
input lsu_resp_access_mem_error ;
output sw_csr_op_ready_retr ;
output trace_exception ;
output debug_resume_ack ;
output debug_halt_ack ;
input ex_retr_pipe_wfi_retr ;
output set_wfi_waiting ;
input un1_instruction_15_i ;
input case_dec_gpr_rs2_rd_sel_0_sqmuxa ;
input un1_instruction_9_m ;
input ex_retr_pipe_i_access_misalign_error_retr ;
input un3_csr_complete_retr ;
input force_debug_nop_de ;
input lsu_op_complete_retr_c ;
input trigger_op_addr_valid_de ;
input de_ex_pipe_implicit_pseudo_instr_ex_2 ;
input interrupt_could_commit_0_0 ;
input instr_completing_retr_c_d ;
input un1_instr_completing_retr_c_d_0 ;
input instr_completing_retr_1 ;
input un1_instruction_27_i ;
input case_dec_gpr_rs2_rd_sel_2_sqmuxa ;
input un1_debug_exit ;
input lsu_op_complete_retr_d ;
input un1_instr_completing_retr_d ;
input instr_completing_retr_d ;
input bcu_op_completing_ex ;
input N_451 ;
input resetn ;
input csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1 ;
input csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0 ;
input N_112_4 ;
output debug_csr_resp_valid ;
output debug_enter_retr_rep1 ;
input lsu_resp_valid ;
input lsu_resp_ready ;
input un6_instr_is_lsu_op_retr ;
output csr_complete_retr ;
output interrupt_captured_ext_sys ;
input ex_retr_pipe_gpr_wr_en_retr ;
output status_mie ;
output dcsr_step ;
output dcsr_stepie ;
input ex_retr_pipe_exu_result_valid_retr ;
input lsu_op_os ;
output un1_irq_stall_lsu_req_0_0 ;
output un1_irq_stall_lsu_req ;
output irq_stall_lsu_req_retr ;
input d_N_3_mux_1 ;
input gpr_wr_en_retr ;
input instr_completing_retr_c_c_c ;
input instr_completing_retr_c_c_d ;
output debug_enter_retr ;
input gpr_wr_completing_retr ;
input interrupt_could_commit ;
input m_external_irq ;
input m_timer_irq ;
input m_sw_irq ;
input lsu_resp_str_amo_addr_misalign ;
input stage_state_retr ;
input ex_retr_pipe_trap_ret_retr ;
output debug_mode_retire_mask_retr ;
output formal_trace_reset_taken ;
input core_soft_reset ;
input debug_core_reset ;
input stage_state_retr_fast ;
input lsu_flush_i ;
output wfi_waiting_reg_1z ;
input debug_active ;
input clk ;
input dff_arst ;
output trace_priv_i_i ;
output trace_priv_i ;
wire rv32i_dec_shifter_unit_op_sel_m_0 ;
wire rv32i_dec_branch_cond_m_0 ;
wire rv32c_dec_branch_cond_m_0 ;
wire rv32i_dec_shifter_unit_op_sel_0 ;
wire rv32c_dec_shifter_unit_op_sel_m_0 ;
wire un1_u_miv_rv32_csr_decode_0_2_0 ;
wire ie_mextsysie_0 ;
wire sys_ext_irq_src_0 ;
wire ex_retr_pipe_trigger_retr_0 ;
wire un1_instr_completing_retr_0_0 ;
wire gpr_wr_completing_retr_3_0_d ;
wire un14_gpr_rs1_stall_lsu ;
wire lsu_flush ;
wire un1_exu_result_valid_retr ;
wire d_m3_0_a2_2_1 ;
wire d_m3_0_a2_2_3 ;
wire debug_resume_req ;
wire ex_retr_debug_enter_req_retr ;
wire de_ex_pipe_bcu_op_sel_ex7 ;
wire N_2738_i ;
wire N_28_i ;
wire N_26_i ;
wire debug_csr_req_valid ;
wire debug_csr_req_wr_en ;
wire un3_ex_retr_pipe_sw_csr_wr_op_retr ;
wire de_ex_pipe_shifter_unit_op_sel_ex7 ;
wire stage_state_ex ;
wire N_112_2 ;
wire debug_csr_req_rd_en ;
wire un4_exu_res_req_retr ;
wire debug_enter_req_de ;
wire stage_state_retr_rep1 ;
wire ex_retr_pipe_dbreak_retr ;
wire de_ex_pipe_sw_csr_rd_op_ex ;
wire un1_ex_retr_pipe_lsu_op_retr_i_0 ;
wire ex_retr_pipe_sw_csr_rd_op_retr_2 ;
wire N_453 ;
wire N_452 ;
wire ex_retr_pipe_m_env_call_retr ;
wire ex_retr_pipe_sw_csr_rd_op_retr ;
wire excpt_bus_error_i_i_1 ;
wire debug_exit_retr ;
wire debug_halt_req ;
wire lsu_resp_ld_addr_misalign ;
wire lsu_resp_access_mem_error ;
wire sw_csr_op_ready_retr ;
wire trace_exception ;
wire debug_resume_ack ;
wire debug_halt_ack ;
wire ex_retr_pipe_wfi_retr ;
wire set_wfi_waiting ;
wire un1_instruction_15_i ;
wire case_dec_gpr_rs2_rd_sel_0_sqmuxa ;
wire un1_instruction_9_m ;
wire ex_retr_pipe_i_access_misalign_error_retr ;
wire un3_csr_complete_retr ;
wire force_debug_nop_de ;
wire lsu_op_complete_retr_c ;
wire trigger_op_addr_valid_de ;
wire de_ex_pipe_implicit_pseudo_instr_ex_2 ;
wire interrupt_could_commit_0_0 ;
wire instr_completing_retr_c_d ;
wire un1_instr_completing_retr_c_d_0 ;
wire instr_completing_retr_1 ;
wire un1_instruction_27_i ;
wire case_dec_gpr_rs2_rd_sel_2_sqmuxa ;
wire un1_debug_exit ;
wire lsu_op_complete_retr_d ;
wire un1_instr_completing_retr_d ;
wire instr_completing_retr_d ;
wire bcu_op_completing_ex ;
wire N_451 ;
wire resetn ;
wire csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1 ;
wire csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0 ;
wire N_112_4 ;
wire debug_csr_resp_valid ;
wire debug_enter_retr_rep1 ;
wire lsu_resp_valid ;
wire lsu_resp_ready ;
wire un6_instr_is_lsu_op_retr ;
wire csr_complete_retr ;
wire interrupt_captured_ext_sys ;
wire ex_retr_pipe_gpr_wr_en_retr ;
wire status_mie ;
wire dcsr_step ;
wire dcsr_stepie ;
wire ex_retr_pipe_exu_result_valid_retr ;
wire lsu_op_os ;
wire un1_irq_stall_lsu_req_0_0 ;
wire un1_irq_stall_lsu_req ;
wire irq_stall_lsu_req_retr ;
wire d_N_3_mux_1 ;
wire gpr_wr_en_retr ;
wire instr_completing_retr_c_c_c ;
wire instr_completing_retr_c_c_d ;
wire debug_enter_retr ;
wire gpr_wr_completing_retr ;
wire interrupt_could_commit ;
wire m_external_irq ;
wire m_timer_irq ;
wire m_sw_irq ;
wire lsu_resp_str_amo_addr_misalign ;
wire stage_state_retr ;
wire ex_retr_pipe_trap_ret_retr ;
wire debug_mode_retire_mask_retr ;
wire formal_trace_reset_taken ;
wire core_soft_reset ;
wire debug_core_reset ;
wire stage_state_retr_fast ;
wire lsu_flush_i ;
wire wfi_waiting_reg_1z ;
wire debug_active ;
wire clk ;
wire dff_arst ;
wire trace_priv_i_i ;
wire trace_priv_i ;
wire [0:0] per_trigger_debug;
wire [31:0] machine_implicit_wr_mtval_tval_wr_data_2;
wire [3:3] cause_excpt_code_excpt_m5;
wire [31:0] machine_implicit_wr_mtval_tval_wr_data_1_Z;
wire [2:2] cause_excpt_code_irq_1_0;
wire [46:5] un1_u_miv_rv32_csr_decode_0_1;
wire [65:5] un1_u_miv_rv32_csr_decode_0;
wire [48:8] un1_u_miv_rv32_csr_decode_0_2;
wire [31:0] csr_op_wr_data_1;
wire [1:0] ie_mextsysie;
wire [0:0] un1_mtvec_warl_wr_en;
wire [0:0] un3_mtvec_warl_wr_en_0;
wire [0:0] un1_csr_op_wr_data;
wire [3:0] cause_excpt_code_excpt;
wire [2:2] cause_excpt_code_excpt_m6;
wire [3:3] cause_excpt_code_excpt_m2;
wire [4:0] csr_priv_cause_excpt_code;
wire [31:0] csr_priv_mtval;
wire [31:0] mscratch_scratch;
wire [31:0] state_val_33;
wire [31:0] tdata2_match_data;
wire [31:0] tdata2_match_data_1;
wire [1:1] implicit_wr_dcsr_cause_wr_data_1_m2;
wire [2:0] dcsr_cause;
wire debug_reset_pending ;
wire VCC ;
wire debug_reset_pending_2_Z ;
wire GND ;
wire soft_reset_pending_Z ;
wire ram_init_soft_debug_reset_Z ;
wire debug_active_retr ;
wire debug_active_retr5 ;
wire haltreq_debug_enter_pending ;
wire debug_enter_retr_i ;
wire haltreq_debug_enter_pending6 ;
wire debug_exit_retr_i ;
wire debug_mode6 ;
wire step_debug_enter_pending ;
wire step_debug_enter_pending6 ;
wire clr_wfi_waiting ;
wire wfi_waiting_reg6 ;
wire trigger_debug_enter_pending ;
wire trigger_debug_enter_pending6 ;
wire init_wr_dcsr_step_en ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire machine_implicit_wr_status_mpie_wr_en_Z ;
wire un7_trap_val ;
wire un17_trap_val ;
wire machine_implicit_wr_mtval_tval_wr_data_m0s2_Z ;
wire un41_trap_val ;
wire irq_taken_2_3_RNIIV5QH3 ;
wire machine_implicit_wr_mtval_tval_wr_data_sm1 ;
wire un1_excpt_i_access_fault ;
wire interrupt_captured_timer ;
wire ie_mtie ;
wire base_irq_p_ext ;
wire csr_priv_interrupt_taken_1 ;
wire irq_m11_0_0 ;
wire irq_ext_enable ;
wire irq_ext_sys_enable ;
wire ie_meie ;
wire ie_msie ;
wire interrupt_captured_sw ;
wire interrupt_captured_ext ;
wire irq_N_5_0 ;
wire d_N_7_mux_0 ;
wire mie_sw_wr_sel ;
wire mscratch_sw_wr_sel ;
wire mie_sw_wr_sel_2 ;
wire mcause_sw_wr_sel_3 ;
wire sw_csr_wr_valid_qual ;
wire mtval_sw_wr_sel_1 ;
wire mstatus_sw_rd_sel_1 ;
wire dcsr_debugger_wr_sel_1 ;
wire mepc_sw_wr_sel_1 ;
wire csr_op_rd_valid ;
wire mtvec_sw_rd_sel_1_2 ;
wire dcsr_debugger_wr_sel_0 ;
wire tdata2_sw_rd_sel_7 ;
wire tdata1_sw_rd_sel_7 ;
wire status_mpie ;
wire wr_en_data_or_0 ;
wire N_601 ;
wire N_2552_i ;
wire wr_en_data_or ;
wire mcause_interrupt ;
wire wr_en_data_or_1 ;
wire tdata1_mcontrol_hit ;
wire machine_sw_wr_tdata1_mcontrol_execute_wr_en_1 ;
wire tdata1_mcontrol_execute ;
wire machine_sw_wr_tdata2_match_data_wr_en_1 ;
wire N_2538_i ;
wire wr_en_data_or_2 ;
wire dcsr_ebreakm ;
wire dcsr_stopcount ;
wire dcsr_stoptime ;
wire haltreq_debug_enter_taken ;
wire step_debug_enter_taken ;
wire ebreak_debug_enter_taken ;
wire implicit_wr_dcsr_cause_wr_data_1_ss0 ;
wire trigger_debug_enter_taken ;
wire N_2897 ;
wire N_2898 ;
wire N_2899 ;
wire N_2900 ;
wire implicit_wr_dpc_pc_en ;
  CFG1 \gen_debug.debug_mode_RNIGECL4  (
	.A(trace_priv_i),
	.Y(trace_priv_i_i)
);
defparam \gen_debug.debug_mode_RNIGECL4 .INIT=2'h1;
// @36:4694
  SLE \gen_debug.debug_reset_pending  (
	.Q(debug_reset_pending),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(debug_reset_pending_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:2476
  SLE soft_reset_pending (
	.Q(soft_reset_pending_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ram_init_soft_debug_reset_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:4705
  SLE \gen_debug.debug_active_retr  (
	.Q(debug_active_retr),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(debug_active),
	.EN(debug_active_retr5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:4987
  SLE \gen_debug.haltreq_debug_enter_pending  (
	.Q(haltreq_debug_enter_pending),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(debug_enter_retr_i),
	.EN(haltreq_debug_enter_pending6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5049
  SLE \gen_debug.debug_mode  (
	.Q(trace_priv_i),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(debug_exit_retr_i),
	.EN(debug_mode6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:4936
  SLE \gen_debug.step_debug_enter_pending  (
	.Q(step_debug_enter_pending),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(debug_enter_retr_i),
	.EN(step_debug_enter_pending6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:5244
  SLE wfi_waiting_reg (
	.Q(wfi_waiting_reg_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(clr_wfi_waiting),
	.EN(wfi_waiting_reg6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:4961
  SLE \gen_debug.trigger_debug_enter_pending  (
	.Q(trigger_debug_enter_pending),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(lsu_flush_i),
	.EN(trigger_debug_enter_pending6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:4293
  CFG3 \gen_tdata1_2.per_trigger_debug[0]  (
	.A(ex_retr_pipe_trigger_retr_0),
	.B(stage_state_retr_fast),
	.C(trace_priv_i),
	.Y(per_trigger_debug[0])
);
defparam \gen_tdata1_2.per_trigger_debug[0] .INIT=8'h08;
// @36:2474
  CFG4 ram_init_soft_debug_reset (
	.A(debug_core_reset),
	.B(core_soft_reset),
	.C(soft_reset_pending_Z),
	.D(formal_trace_reset_taken),
	.Y(ram_init_soft_debug_reset_Z)
);
defparam ram_init_soft_debug_reset.INIT=16'hEEFE;
// @36:4692
  CFG3 debug_reset_pending_2 (
	.A(debug_active),
	.B(debug_reset_pending),
	.C(init_wr_dcsr_step_en),
	.Y(debug_reset_pending_2_Z)
);
defparam debug_reset_pending_2.INIT=8'h5D;
// @36:2647
  CFG4 machine_implicit_wr_status_mpie_wr_en (
	.A(debug_mode_retire_mask_retr),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(ex_retr_pipe_trap_ret_retr),
	.D(stage_state_retr),
	.Y(machine_implicit_wr_status_mpie_wr_en_Z)
);
defparam machine_implicit_wr_status_mpie_wr_en.INIT=16'hDCCC;
// @36:2448
  CFG3 machine_implicit_wr_mtval_tval_wr_data_m0s2 (
	.A(un7_trap_val),
	.B(lsu_resp_str_amo_addr_misalign),
	.C(un17_trap_val),
	.Y(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z)
);
defparam machine_implicit_wr_mtval_tval_wr_data_m0s2.INIT=8'hEA;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[31]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[31]),
	.D(ex_retr_pipe_exu_result_retr[31]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[31])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[31] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[30]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[30]),
	.D(ex_retr_pipe_exu_result_retr[30]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[30])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[30] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[29]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[29]),
	.D(ex_retr_pipe_exu_result_retr[29]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[29])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[29] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[28]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[28]),
	.D(ex_retr_pipe_exu_result_retr[28]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[28])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[28] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[27]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[27]),
	.D(ex_retr_pipe_exu_result_retr[27]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[27])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[27] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[26]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[26]),
	.D(ex_retr_pipe_exu_result_retr[26]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[26])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[26] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[25]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[25]),
	.D(ex_retr_pipe_exu_result_retr[25]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[25])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[25] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[24]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[24]),
	.D(ex_retr_pipe_exu_result_retr[24]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[24])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[24] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[23]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[23]),
	.D(ex_retr_pipe_exu_result_retr[23]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[23])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[23] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[22]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[22]),
	.D(ex_retr_pipe_exu_result_retr[22]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[22])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[22] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[21]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[21]),
	.D(ex_retr_pipe_exu_result_retr[21]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[21])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[21] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[20]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[20]),
	.D(ex_retr_pipe_exu_result_retr[20]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[20])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[20] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[19]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[19]),
	.D(ex_retr_pipe_exu_result_retr[19]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[19])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[19] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[18]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[18]),
	.D(ex_retr_pipe_exu_result_retr[18]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[18])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[18] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[17]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[17]),
	.D(ex_retr_pipe_exu_result_retr[17]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[17])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[17] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[16]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[16]),
	.D(ex_retr_pipe_exu_result_retr[16]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[16])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[16] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[15]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[15]),
	.D(ex_retr_pipe_exu_result_retr[15]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[15])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[15] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[14]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[14]),
	.D(ex_retr_pipe_exu_result_retr[14]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[14])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[14] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[13]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[13]),
	.D(ex_retr_pipe_exu_result_retr[13]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[13])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[13] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[12]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[12]),
	.D(ex_retr_pipe_exu_result_retr[12]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[12])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[12] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[11]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[11]),
	.D(ex_retr_pipe_exu_result_retr[11]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[11])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[11] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[10]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[10]),
	.D(ex_retr_pipe_exu_result_retr[10]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[10])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[10] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[9]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[9]),
	.D(ex_retr_pipe_exu_result_retr[9]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[9])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[9] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[8]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[8]),
	.D(ex_retr_pipe_exu_result_retr[8]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[8])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[8] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[7]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[7]),
	.D(ex_retr_pipe_exu_result_retr[7]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[7])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[7] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[6]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[6]),
	.D(ex_retr_pipe_exu_result_retr[6]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[6])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[6] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[5]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[5]),
	.D(ex_retr_pipe_exu_result_retr[5]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[5])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[5] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[4]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[4]),
	.D(ex_retr_pipe_exu_result_retr[4]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[4])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[4] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[3]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[3]),
	.D(ex_retr_pipe_exu_result_retr[3]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[3])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[3] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[2]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[2]),
	.D(ex_retr_pipe_exu_result_retr[2]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[2])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[2] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[1]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[1]),
	.D(ex_retr_pipe_exu_result_retr[1]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[1])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[1] .INIT=16'hC480;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[0]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[0]),
	.D(ex_retr_pipe_exu_result_retr[0]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[0])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[0] .INIT=16'hC480;
// @36:2448
  CFG4 machine_implicit_wr_mtval_tval_wr_datas2 (
	.A(un41_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(cause_excpt_code_excpt_m5[3]),
	.D(irq_taken_2_3_RNIIV5QH3),
	.Y(machine_implicit_wr_mtval_tval_wr_data_sm1)
);
defparam machine_implicit_wr_mtval_tval_wr_datas2.INIT=16'hFEFF;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[26]  (
	.A(ex_retr_pipe_curr_pc_retr[26]),
	.B(ex_retr_pipe_exu_result_retr[26]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[26])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[26] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[1]  (
	.A(ex_retr_pipe_curr_pc_retr[1]),
	.B(ex_retr_pipe_exu_result_retr[1]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[1])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[1] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[3]  (
	.A(ex_retr_pipe_curr_pc_retr[3]),
	.B(ex_retr_pipe_exu_result_retr[3]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[3])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[3] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[0]  (
	.A(ex_retr_pipe_curr_pc_retr[0]),
	.B(ex_retr_pipe_exu_result_retr[0]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[0])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[0] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[8]  (
	.A(ex_retr_pipe_curr_pc_retr[8]),
	.B(ex_retr_pipe_exu_result_retr[8]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[8])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[8] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[31]  (
	.A(ex_retr_pipe_curr_pc_retr[31]),
	.B(ex_retr_pipe_exu_result_retr[31]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[31])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[31] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[27]  (
	.A(ex_retr_pipe_curr_pc_retr[27]),
	.B(ex_retr_pipe_exu_result_retr[27]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[27])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[27] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[2]  (
	.A(ex_retr_pipe_curr_pc_retr[2]),
	.B(ex_retr_pipe_exu_result_retr[2]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[2])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[2] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[30]  (
	.A(ex_retr_pipe_curr_pc_retr[30]),
	.B(ex_retr_pipe_exu_result_retr[30]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[30])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[30] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[7]  (
	.A(ex_retr_pipe_curr_pc_retr[7]),
	.B(ex_retr_pipe_exu_result_retr[7]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[7])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[7] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[25]  (
	.A(ex_retr_pipe_curr_pc_retr[25]),
	.B(ex_retr_pipe_exu_result_retr[25]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[25])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[25] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[12]  (
	.A(ex_retr_pipe_curr_pc_retr[12]),
	.B(ex_retr_pipe_exu_result_retr[12]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[12])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[12] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[5]  (
	.A(ex_retr_pipe_curr_pc_retr[5]),
	.B(ex_retr_pipe_exu_result_retr[5]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[5])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[5] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[9]  (
	.A(ex_retr_pipe_curr_pc_retr[9]),
	.B(ex_retr_pipe_exu_result_retr[9]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[9])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[9] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[28]  (
	.A(ex_retr_pipe_curr_pc_retr[28]),
	.B(ex_retr_pipe_exu_result_retr[28]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[28])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[28] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[6]  (
	.A(ex_retr_pipe_curr_pc_retr[6]),
	.B(ex_retr_pipe_exu_result_retr[6]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[6])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[6] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[24]  (
	.A(ex_retr_pipe_curr_pc_retr[24]),
	.B(ex_retr_pipe_exu_result_retr[24]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[24])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[24] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[10]  (
	.A(ex_retr_pipe_curr_pc_retr[10]),
	.B(ex_retr_pipe_exu_result_retr[10]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[10])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[10] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[29]  (
	.A(ex_retr_pipe_curr_pc_retr[29]),
	.B(ex_retr_pipe_exu_result_retr[29]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[29])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[29] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[11]  (
	.A(ex_retr_pipe_curr_pc_retr[11]),
	.B(ex_retr_pipe_exu_result_retr[11]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[11])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[11] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[22]  (
	.A(ex_retr_pipe_curr_pc_retr[22]),
	.B(ex_retr_pipe_exu_result_retr[22]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[22])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[22] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[23]  (
	.A(ex_retr_pipe_curr_pc_retr[23]),
	.B(ex_retr_pipe_exu_result_retr[23]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[23])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[23] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[20]  (
	.A(ex_retr_pipe_curr_pc_retr[20]),
	.B(ex_retr_pipe_exu_result_retr[20]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[20])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[20] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[21]  (
	.A(ex_retr_pipe_curr_pc_retr[21]),
	.B(ex_retr_pipe_exu_result_retr[21]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[21])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[21] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[17]  (
	.A(ex_retr_pipe_curr_pc_retr[17]),
	.B(ex_retr_pipe_exu_result_retr[17]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[17])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[17] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[14]  (
	.A(ex_retr_pipe_curr_pc_retr[14]),
	.B(ex_retr_pipe_exu_result_retr[14]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[14])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[14] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[4]  (
	.A(ex_retr_pipe_curr_pc_retr[4]),
	.B(ex_retr_pipe_exu_result_retr[4]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[4])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[4] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[18]  (
	.A(ex_retr_pipe_curr_pc_retr[18]),
	.B(ex_retr_pipe_exu_result_retr[18]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[18])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[18] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[16]  (
	.A(ex_retr_pipe_curr_pc_retr[16]),
	.B(ex_retr_pipe_exu_result_retr[16]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[16])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[16] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[19]  (
	.A(ex_retr_pipe_curr_pc_retr[19]),
	.B(ex_retr_pipe_exu_result_retr[19]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[19])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[19] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[13]  (
	.A(ex_retr_pipe_curr_pc_retr[13]),
	.B(ex_retr_pipe_exu_result_retr[13]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[13])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[13] .INIT=16'h00AC;
// @36:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[15]  (
	.A(ex_retr_pipe_curr_pc_retr[15]),
	.B(ex_retr_pipe_exu_result_retr[15]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[15])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[15] .INIT=16'h00AC;
// @36:2380
  miv_rv32_priv_irq_3s_0_0 u_miv_rv32_priv_irq_0 (
	.sys_ext_irq_src_0(sys_ext_irq_src_0),
	.cause_excpt_code_irq_1_0_0(cause_excpt_code_irq_1_0[2]),
	.ex_retr_pipe_gpr_wr_mux_sel_retr(ex_retr_pipe_gpr_wr_mux_sel_retr[1:0]),
	.ie_mextsysie_0(ie_mextsysie_0),
	.m_sw_irq(m_sw_irq),
	.interrupt_captured_timer(interrupt_captured_timer),
	.m_timer_irq(m_timer_irq),
	.ie_mtie(ie_mtie),
	.dff_arst(dff_arst),
	.clk(clk),
	.m_external_irq(m_external_irq),
	.interrupt_could_commit(interrupt_could_commit),
	.base_irq_p_ext(base_irq_p_ext),
	.irq_taken_2_3_RNIIV5QH3_1z(irq_taken_2_3_RNIIV5QH3),
	.csr_priv_interrupt_taken_1(csr_priv_interrupt_taken_1),
	.gpr_wr_completing_retr(gpr_wr_completing_retr),
	.irq_m11_0_0(irq_m11_0_0),
	.debug_enter_retr(debug_enter_retr),
	.instr_completing_retr_c_c_d(instr_completing_retr_c_c_d),
	.instr_completing_retr_c_c_c(instr_completing_retr_c_c_c),
	.gpr_wr_en_retr(gpr_wr_en_retr),
	.d_N_3_mux_1(d_N_3_mux_1),
	.irq_stall_lsu_req_retr(irq_stall_lsu_req_retr),
	.un1_irq_stall_lsu_req_1z(un1_irq_stall_lsu_req),
	.un1_irq_stall_lsu_req_0_0_1z(un1_irq_stall_lsu_req_0_0),
	.lsu_op_os(lsu_op_os),
	.ex_retr_pipe_exu_result_valid_retr(ex_retr_pipe_exu_result_valid_retr),
	.irq_ext_enable_1z(irq_ext_enable),
	.irq_ext_sys_enable(irq_ext_sys_enable),
	.dcsr_stepie(dcsr_stepie),
	.dcsr_step(dcsr_step),
	.status_mie(status_mie),
	.ie_meie(ie_meie),
	.ie_msie(ie_msie),
	.interrupt_captured_sw(interrupt_captured_sw),
	.ex_retr_pipe_gpr_wr_en_retr(ex_retr_pipe_gpr_wr_en_retr),
	.stage_state_retr(stage_state_retr),
	.interrupt_captured_ext_sys(interrupt_captured_ext_sys),
	.interrupt_captured_ext(interrupt_captured_ext),
	.trace_priv_i(trace_priv_i),
	.csr_complete_retr(csr_complete_retr),
	.un6_instr_is_lsu_op_retr(un6_instr_is_lsu_op_retr),
	.lsu_resp_ready(lsu_resp_ready),
	.irq_N_5_0(irq_N_5_0),
	.d_N_7_mux_0(d_N_7_mux_0),
	.lsu_resp_valid(lsu_resp_valid),
	.debug_enter_retr_rep1(debug_enter_retr_rep1)
);
// @36:2507
  miv_rv32_csr_decode_0s_1s_0s u_miv_rv32_csr_decode_0 (
	.un1_u_miv_rv32_csr_decode_0_1_0(un1_u_miv_rv32_csr_decode_0_1[5]),
	.un1_u_miv_rv32_csr_decode_0_1_41(un1_u_miv_rv32_csr_decode_0_1[46]),
	.un1_u_miv_rv32_csr_decode_0_60(un1_u_miv_rv32_csr_decode_0[65]),
	.un1_u_miv_rv32_csr_decode_0_58(un1_u_miv_rv32_csr_decode_0[63]),
	.un1_u_miv_rv32_csr_decode_0_53(un1_u_miv_rv32_csr_decode_0[58]),
	.un1_u_miv_rv32_csr_decode_0_4(un1_u_miv_rv32_csr_decode_0[9]),
	.un1_u_miv_rv32_csr_decode_0_3(un1_u_miv_rv32_csr_decode_0[8]),
	.un1_u_miv_rv32_csr_decode_0_0(un1_u_miv_rv32_csr_decode_0[5]),
	.un1_u_miv_rv32_csr_decode_0_47(un1_u_miv_rv32_csr_decode_0[52]),
	.un1_u_miv_rv32_csr_decode_0_56(un1_u_miv_rv32_csr_decode_0[61]),
	.un1_u_miv_rv32_csr_decode_0_40(un1_u_miv_rv32_csr_decode_0[45]),
	.un1_u_miv_rv32_csr_decode_0_50(un1_u_miv_rv32_csr_decode_0[55]),
	.un1_u_miv_rv32_csr_decode_0_37(un1_u_miv_rv32_csr_decode_0[42]),
	.un1_u_miv_rv32_csr_decode_0_41(un1_u_miv_rv32_csr_decode_0[46]),
	.un1_u_miv_rv32_csr_decode_0_43(un1_u_miv_rv32_csr_decode_0[48]),
	.un1_u_miv_rv32_csr_decode_0_1_d0(un1_u_miv_rv32_csr_decode_0[6]),
	.un1_u_miv_rv32_csr_decode_0_15(un1_u_miv_rv32_csr_decode_0[20]),
	.un1_u_miv_rv32_csr_decode_0_42(un1_u_miv_rv32_csr_decode_0[47]),
	.un1_u_miv_rv32_csr_decode_0_16(un1_u_miv_rv32_csr_decode_0[21]),
	.un1_u_miv_rv32_csr_decode_0_2_40(un1_u_miv_rv32_csr_decode_0_2[48]),
	.un1_u_miv_rv32_csr_decode_0_2_34(un1_u_miv_rv32_csr_decode_0_2_0),
	.un1_u_miv_rv32_csr_decode_0_2_0(un1_u_miv_rv32_csr_decode_0_2[8]),
	.ex_retr_pipe_sw_csr_addr_retr(ex_retr_pipe_sw_csr_addr_retr[11:0]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.mscratch_sw_wr_sel(mscratch_sw_wr_sel),
	.mie_sw_wr_sel_2(mie_sw_wr_sel_2),
	.mcause_sw_wr_sel_3(mcause_sw_wr_sel_3),
	.sw_csr_wr_valid_qual(sw_csr_wr_valid_qual),
	.debug_csr_resp_valid(debug_csr_resp_valid),
	.mtval_sw_wr_sel_1(mtval_sw_wr_sel_1),
	.mstatus_sw_rd_sel_1(mstatus_sw_rd_sel_1),
	.dcsr_debugger_wr_sel_1(dcsr_debugger_wr_sel_1),
	.mepc_sw_wr_sel_1(mepc_sw_wr_sel_1),
	.csr_op_rd_valid(csr_op_rd_valid),
	.N_112_4(N_112_4),
	.csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0),
	.mtvec_sw_rd_sel_1_2(mtvec_sw_rd_sel_1_2),
	.dcsr_debugger_wr_sel_0(dcsr_debugger_wr_sel_0),
	.trace_priv_i(trace_priv_i),
	.csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1(csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1),
	.tdata2_sw_rd_sel_7(tdata2_sw_rd_sel_7),
	.tdata1_sw_rd_sel_7(tdata1_sw_rd_sel_7)
);
// @36:2658
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_12 u_csr_gpr_state_reg_status_mie (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[3]),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.status_mpie(status_mpie),
	.mcause_sw_wr_sel_3(mcause_sw_wr_sel_3),
	.mstatus_sw_rd_sel_1(mstatus_sw_rd_sel_1),
	.machine_implicit_wr_status_mpie_wr_en(machine_implicit_wr_status_mpie_wr_en_Z),
	.wr_en_data_or_0_1z(wr_en_data_or_0),
	.resetn(resetn),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.clk(clk),
	.status_mie(status_mie)
);
// @36:2691
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_6 u_csr_gpr_state_reg_status_mpie (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[7]),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.status_mie(status_mie),
	.mstatus_sw_rd_sel_1(mstatus_sw_rd_sel_1),
	.mcause_sw_wr_sel_3(mcause_sw_wr_sel_3),
	.machine_implicit_wr_status_mpie_wr_en(machine_implicit_wr_status_mpie_wr_en_Z),
	.clk(clk),
	.status_mpie(status_mpie)
);
// @36:2898
  miv_rv32_csr_gpr_state_reg_1s_0s_0s u_csr_gpr_state_reg_ie_msie (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[3]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk),
	.ie_msie(ie_msie)
);
// @36:2926
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_0 u_csr_gpr_state_reg_ie_mtie (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[7]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk),
	.ie_mtie(ie_mtie)
);
// @36:2955
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_1 u_csr_gpr_state_reg_ie_meie (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[11]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk),
	.ie_meie(ie_meie)
);
// @36:2990
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_2 \gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[23]),
	.ie_mextsysie_0(ie_mextsysie[1]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk)
);
// @36:2990
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_3 \gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[22]),
	.ie_mextsysie_0(ie_mextsysie[0]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk)
);
// @36:2990
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_4 \gen_ext_sys_irq[2].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[24]),
	.ie_mextsysie_0(ie_mextsysie_0),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk)
);
// @36:3416
  miv_rv32_csr_gpr_state_reg_30s_1s_536870913 \gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base  (
	.un1_mtvec_warl_wr_en_0(un1_mtvec_warl_wr_en[0]),
	.un3_mtvec_warl_wr_en_0_0(un3_mtvec_warl_wr_en_0[0]),
	.un1_csr_op_wr_data_0(un1_csr_op_wr_data[0]),
	.csr_op_wr_data_1(csr_op_wr_data_1[31:2]),
	.csr_priv_mtvec_excpt_vec_retr(csr_priv_mtvec_excpt_vec_retr[31:2]),
	.resetn(resetn),
	.clk(clk)
);
// @36:3453
  miv_rv32_csr_gpr_state_reg_31s_0s_0s u_csr_gpr_state_reg_mepc_epc (
	.ex_retr_pipe_curr_pc_retr(ex_retr_pipe_curr_pc_retr[31:1]),
	.csr_op_wr_data_1(csr_op_wr_data_1[31:1]),
	.ex_retr_pipe_sw_csr_addr_retr_0(ex_retr_pipe_sw_csr_addr_retr[1]),
	.csr_priv_mtvec_epc_retr(csr_priv_mtvec_epc_retr[31:1]),
	.mepc_sw_wr_sel_1(mepc_sw_wr_sel_1),
	.sw_csr_wr_valid_qual(sw_csr_wr_valid_qual),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.clk(clk)
);
// @36:3485
  miv_rv32_csr_gpr_state_reg_5s_1s_0 u_csr_gpr_state_reg_mcause_excpt_code (
	.csr_op_wr_data_1(csr_op_wr_data_1[4:0]),
	.cause_excpt_code_excpt_3(cause_excpt_code_excpt[3]),
	.cause_excpt_code_excpt_1(cause_excpt_code_excpt[1]),
	.cause_excpt_code_excpt_0(cause_excpt_code_excpt[0]),
	.cause_excpt_code_excpt_m6_0(cause_excpt_code_excpt_m6[2]),
	.cause_excpt_code_excpt_m2_0(cause_excpt_code_excpt_m2[3]),
	.cause_excpt_code_irq_1_0_0(cause_excpt_code_irq_1_0[2]),
	.csr_priv_cause_excpt_code(csr_priv_cause_excpt_code[4:0]),
	.csr_priv_interrupt_taken_1(csr_priv_interrupt_taken_1),
	.N_601(N_601),
	.N_451(N_451),
	.interrupt_could_commit(interrupt_could_commit),
	.interrupt_captured_ext_sys(interrupt_captured_ext_sys),
	.irq_ext_sys_enable(irq_ext_sys_enable),
	.base_irq_p_ext(base_irq_p_ext),
	.irq_taken_2_3_RNIIV5QH3(irq_taken_2_3_RNIIV5QH3),
	.irq_ext_enable(irq_ext_enable),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.N_2552_i(N_2552_i),
	.wr_en_data_or(wr_en_data_or),
	.clk(clk)
);
// @36:3511
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_12_0 u_csr_gpr_state_reg_mcause_interrupt (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[31]),
	.un1_u_miv_rv32_csr_decode_0_1_0(un1_u_miv_rv32_csr_decode_0_1[46]),
	.irq_taken_2_3_RNIIV5QH3(irq_taken_2_3_RNIIV5QH3),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.resetn(resetn),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.N_2552_i(N_2552_i),
	.wr_en_data_or_1z(wr_en_data_or),
	.clk(clk),
	.mcause_interrupt(mcause_interrupt)
);
// @36:3541
  miv_rv32_csr_gpr_state_reg_32s_0s_0s_1 u_csr_gpr_state_reg_mtval_tval (
	.csr_op_wr_data_1(csr_op_wr_data_1[31:0]),
	.machine_implicit_wr_mtval_tval_wr_data_1(machine_implicit_wr_mtval_tval_wr_data_1_Z[31:0]),
	.machine_implicit_wr_mtval_tval_wr_data_2(machine_implicit_wr_mtval_tval_wr_data_2[31:0]),
	.csr_priv_mtval(csr_priv_mtval[31:0]),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.mtval_sw_wr_sel_1(mtval_sw_wr_sel_1),
	.mie_sw_wr_sel_2(mie_sw_wr_sel_2),
	.clk(clk)
);
// @36:3708
  miv_rv32_csr_gpr_state_reg_32s_0s_0s_0 u_csr_gpr_state_reg_mscratch_scratch (
	.csr_op_wr_data_1(csr_op_wr_data_1[31:0]),
	.mscratch_scratch(mscratch_scratch[31:0]),
	.mscratch_sw_wr_sel(mscratch_sw_wr_sel),
	.clk(clk)
);
// @36:4310
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_7 \gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[20]),
	.per_trigger_debug_0(per_trigger_debug[0]),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.wr_en_data_or_1(wr_en_data_or_1),
	.resetn(resetn),
	.clk(clk),
	.tdata1_mcontrol_hit(tdata1_mcontrol_hit)
);
// @36:4468
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9 \gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute  (
	.ex_retr_pipe_sw_csr_addr_retr_0(ex_retr_pipe_sw_csr_addr_retr[1]),
	.state_val_33_0(state_val_33[6]),
	.wr_en_data_or_1_1z(wr_en_data_or_1),
	.machine_sw_wr_tdata1_mcontrol_execute_wr_en_1(machine_sw_wr_tdata1_mcontrol_execute_wr_en_1),
	.sw_csr_wr_valid_qual(sw_csr_wr_valid_qual),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.resetn(resetn),
	.clk(clk),
	.tdata1_mcontrol_execute(tdata1_mcontrol_execute)
);
// @36:4522
  miv_rv32_csr_gpr_state_reg_32s_1s_0_1 \gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data  (
	.state_val_33(state_val_33[31:0]),
	.tdata2_match_data(tdata2_match_data[31:0]),
	.resetn(resetn),
	.wr_en_data_or_0(wr_en_data_or_0),
	.clk(clk)
);
// @36:4522
  miv_rv32_csr_gpr_state_reg_32s_1s_0_0 \gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data  (
	.csr_op_wr_data_1(csr_op_wr_data_1[31:0]),
	.state_val_33(state_val_33[31:0]),
	.tdata2_match_data_1(tdata2_match_data_1[31:0]),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.mcause_sw_wr_sel_3(mcause_sw_wr_sel_3),
	.wr_en_data_or_0(wr_en_data_or_0),
	.machine_sw_wr_tdata2_match_data_wr_en_1(machine_sw_wr_tdata2_match_data_wr_en_1),
	.resetn(resetn),
	.clk(clk)
);
// @36:4732
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_0 \gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[15]),
	.N_2538_i(N_2538_i),
	.wr_en_data_or(wr_en_data_or_2),
	.clk(clk),
	.dcsr_ebreakm(dcsr_ebreakm)
);
// @36:4763
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_1 \gen_debug.u_csr_gpr_state_reg_dcsr_stepie  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[11]),
	.N_2538_i(N_2538_i),
	.wr_en_data_or(wr_en_data_or_2),
	.clk(clk),
	.dcsr_stepie(dcsr_stepie)
);
// @36:4788
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_2 \gen_debug.u_csr_gpr_state_reg_dcsr_stopcount  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[10]),
	.N_2538_i(N_2538_i),
	.wr_en_data_or(wr_en_data_or_2),
	.clk(clk),
	.dcsr_stopcount(dcsr_stopcount)
);
// @36:4813
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_3 \gen_debug.u_csr_gpr_state_reg_dcsr_stoptime  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[9]),
	.N_2538_i(N_2538_i),
	.wr_en_data_or(wr_en_data_or_2),
	.clk(clk),
	.dcsr_stoptime(dcsr_stoptime)
);
// @36:4843
  miv_rv32_csr_gpr_state_reg_3s_1s_0s_0 \gen_debug.u_csr_gpr_state_reg_dcsr_cause  (
	.implicit_wr_dcsr_cause_wr_data_1_m2_0(implicit_wr_dcsr_cause_wr_data_1_m2[1]),
	.dcsr_cause(dcsr_cause[2:0]),
	.haltreq_debug_enter_taken(haltreq_debug_enter_taken),
	.step_debug_enter_taken(step_debug_enter_taken),
	.ebreak_debug_enter_taken(ebreak_debug_enter_taken),
	.debug_enter_retr(debug_enter_retr),
	.implicit_wr_dcsr_cause_wr_data_1_ss0(implicit_wr_dcsr_cause_wr_data_1_ss0),
	.trigger_debug_enter_taken(trigger_debug_enter_taken),
	.init_wr_dcsr_step_en(init_wr_dcsr_step_en),
	.resetn(resetn),
	.clk(clk)
);
// @36:4874
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_4 \gen_debug.u_csr_gpr_state_reg_dcsr_step  (
	.un1_mtvec_warl_wr_en_0(un1_mtvec_warl_wr_en[0]),
	.un1_csr_op_wr_data_0(un1_csr_op_wr_data[0]),
	.de_ex_pipe_shifter_unit_op_sel_ex_1(de_ex_pipe_shifter_unit_op_sel_ex_1[1:0]),
	.rv32c_dec_shifter_unit_op_sel_m_0(rv32c_dec_shifter_unit_op_sel_m_0),
	.rv32i_dec_shifter_unit_op_sel_0(rv32i_dec_shifter_unit_op_sel_0),
	.sw_csr_rd_data_retr(sw_csr_rd_data_retr[31:0]),
	.time_count(time_count[63:0]),
	.de_ex_pipe_branch_cond_ex_1(de_ex_pipe_branch_cond_ex_1[1:0]),
	.rv32c_dec_branch_cond_m_0(rv32c_dec_branch_cond_m_0),
	.rv32i_dec_branch_cond_m_0(rv32i_dec_branch_cond_m_0),
	.rv32i_dec_shifter_unit_op_sel_m_0(rv32i_dec_shifter_unit_op_sel_m_0),
	.csr_priv_mtval(csr_priv_mtval[31:0]),
	.un1_u_miv_rv32_csr_decode_0_1(un1_u_miv_rv32_csr_decode_0[6]),
	.un1_u_miv_rv32_csr_decode_0_4(un1_u_miv_rv32_csr_decode_0[9]),
	.un1_u_miv_rv32_csr_decode_0_42(un1_u_miv_rv32_csr_decode_0[47]),
	.un1_u_miv_rv32_csr_decode_0_0(un1_u_miv_rv32_csr_decode_0[5]),
	.un1_u_miv_rv32_csr_decode_0_53(un1_u_miv_rv32_csr_decode_0[58]),
	.un1_u_miv_rv32_csr_decode_0_58(un1_u_miv_rv32_csr_decode_0[63]),
	.un1_u_miv_rv32_csr_decode_0_50(un1_u_miv_rv32_csr_decode_0[55]),
	.un1_u_miv_rv32_csr_decode_0_43(un1_u_miv_rv32_csr_decode_0[48]),
	.un1_u_miv_rv32_csr_decode_0_41(un1_u_miv_rv32_csr_decode_0[46]),
	.un1_u_miv_rv32_csr_decode_0_37(un1_u_miv_rv32_csr_decode_0[42]),
	.un1_u_miv_rv32_csr_decode_0_40(un1_u_miv_rv32_csr_decode_0[45]),
	.un1_u_miv_rv32_csr_decode_0_3(un1_u_miv_rv32_csr_decode_0[8]),
	.un1_u_miv_rv32_csr_decode_0_16(un1_u_miv_rv32_csr_decode_0[21]),
	.un1_u_miv_rv32_csr_decode_0_15(un1_u_miv_rv32_csr_decode_0[20]),
	.un1_u_miv_rv32_csr_decode_0_60(un1_u_miv_rv32_csr_decode_0[65]),
	.un1_u_miv_rv32_csr_decode_0_56(un1_u_miv_rv32_csr_decode_0[61]),
	.un1_u_miv_rv32_csr_decode_0_47(un1_u_miv_rv32_csr_decode_0[52]),
	.csr_priv_mtvec_excpt_vec_retr(csr_priv_mtvec_excpt_vec_retr[31:2]),
	.csr_priv_cause_excpt_code(csr_priv_cause_excpt_code[4:0]),
	.un3_mtvec_warl_wr_en_0_0(un3_mtvec_warl_wr_en_0[0]),
	.un1_u_miv_rv32_csr_decode_0_2_0(un1_u_miv_rv32_csr_decode_0_2[8]),
	.un1_u_miv_rv32_csr_decode_0_2_40(un1_u_miv_rv32_csr_decode_0_2[48]),
	.ex_retr_pipe_sw_csr_addr_retr_7(ex_retr_pipe_sw_csr_addr_retr[8]),
	.ex_retr_pipe_sw_csr_addr_retr_2_d0(ex_retr_pipe_sw_csr_addr_retr[3]),
	.ex_retr_pipe_sw_csr_addr_retr_0(ex_retr_pipe_sw_csr_addr_retr[1]),
	.trigger_req_de(trigger_req_de[1:0]),
	.csr_priv_mtvec_epc_retr(csr_priv_mtvec_epc_retr[31:1]),
	.mscratch_scratch(mscratch_scratch[31:0]),
	.csr_priv_dpc_retr(csr_priv_dpc_retr[31:0]),
	.dcsr_cause(dcsr_cause[2:0]),
	.cause_excpt_code_excpt_0(cause_excpt_code_excpt[0]),
	.cause_excpt_code_excpt_1(cause_excpt_code_excpt[1]),
	.cause_excpt_code_excpt_3(cause_excpt_code_excpt[3]),
	.de_ex_pipe_curr_pc_ex_2({de_ex_pipe_curr_pc_ex_2[31:22], N_2898, de_ex_pipe_curr_pc_ex_2[20:15], N_2897, de_ex_pipe_curr_pc_ex_2[13:0]}),
	.ifu_expipe_resp_next_vaddr({ifu_expipe_resp_next_vaddr[31:22], N_2900, ifu_expipe_resp_next_vaddr[20:15], N_2899, ifu_expipe_resp_next_vaddr[13:0]}),
	.implicit_wr_dcsr_cause_wr_data_1_m2_0(implicit_wr_dcsr_cause_wr_data_1_m2[1]),
	.cause_excpt_code_excpt_m6_0(cause_excpt_code_excpt_m6[2]),
	.cause_excpt_code_excpt_m2_0(cause_excpt_code_excpt_m2[3]),
	.cause_excpt_code_excpt_m5_0(cause_excpt_code_excpt_m5[3]),
	.per_trigger_debug_0(per_trigger_debug[0]),
	.de_ex_pipe_exu_result_mux_sel_ex(de_ex_pipe_exu_result_mux_sel_ex[2:0]),
	.ie_mextsysie({ie_mextsysie_0, ie_mextsysie[1:0]}),
	.ex_retr_pipe_gpr_wr_mux_sel_retr(ex_retr_pipe_gpr_wr_mux_sel_retr[1:0]),
	.ex_retr_pipe_sw_csr_addr_retr_2(ex_retr_pipe_sw_csr_addr_retr_2[1:0]),
	.debug_csr_req_addr(debug_csr_req_addr[1:0]),
	.de_ex_pipe_sw_csr_addr_ex(de_ex_pipe_sw_csr_addr_ex[1:0]),
	.un3_branch_cond_ex(un3_branch_cond_ex[1:0]),
	.de_ex_pipe_branch_cond_ex(de_ex_pipe_branch_cond_ex[1:0]),
	.csr_op_wr_data_1(csr_op_wr_data_1[31:0]),
	.ex_retr_pipe_exu_result_retr(ex_retr_pipe_exu_result_retr[31:0]),
	.ex_retr_pipe_sw_csr_wr_op_retr(ex_retr_pipe_sw_csr_wr_op_retr[1:0]),
	.tdata2_match_data_1(tdata2_match_data_1[31:0]),
	.tdata2_match_data(tdata2_match_data[31:0]),
	.ifu_expipe_resp_ireg_vaddr(ifu_expipe_resp_ireg_vaddr[31:0]),
	.bcu_op_completing_ex(bcu_op_completing_ex),
	.un1_excpt_i_access_fault_1z(un1_excpt_i_access_fault),
	.un41_trap_val_1z(un41_trap_val),
	.irq_m11_0_0(irq_m11_0_0),
	.irq_N_5_0(irq_N_5_0),
	.base_irq_p_ext(base_irq_p_ext),
	.un7_trap_val_1z(un7_trap_val),
	.debug_active_retr5(debug_active_retr5),
	.un17_trap_val_1z(un17_trap_val),
	.irq_taken_2_3_RNIIV5QH3(irq_taken_2_3_RNIIV5QH3),
	.instr_completing_retr_d(instr_completing_retr_d),
	.un1_instr_completing_retr_d(un1_instr_completing_retr_d),
	.debug_reset_pending(debug_reset_pending),
	.gpr_wr_completing_retr(gpr_wr_completing_retr),
	.lsu_op_complete_retr_d(lsu_op_complete_retr_d),
	.interrupt_could_commit(interrupt_could_commit),
	.trigger_debug_enter_pending6(trigger_debug_enter_pending6),
	.un1_debug_exit(un1_debug_exit),
	.case_dec_gpr_rs2_rd_sel_2_sqmuxa(case_dec_gpr_rs2_rd_sel_2_sqmuxa),
	.un1_instruction_27_i(un1_instruction_27_i),
	.instr_completing_retr_1(instr_completing_retr_1),
	.un1_instr_completing_retr_c_d_0(un1_instr_completing_retr_c_d_0),
	.instr_completing_retr_c_d(instr_completing_retr_c_d),
	.interrupt_could_commit_0_0(interrupt_could_commit_0_0),
	.dcsr_debugger_wr_sel_1(dcsr_debugger_wr_sel_1),
	.mtvec_sw_rd_sel_1_2(mtvec_sw_rd_sel_1_2),
	.step_debug_enter_pending6(step_debug_enter_pending6),
	.de_ex_pipe_implicit_pseudo_instr_ex_2(de_ex_pipe_implicit_pseudo_instr_ex_2),
	.trigger_op_addr_valid_de(trigger_op_addr_valid_de),
	.lsu_op_complete_retr_c(lsu_op_complete_retr_c),
	.status_mpie(status_mpie),
	.status_mie(status_mie),
	.dcsr_stoptime(dcsr_stoptime),
	.dcsr_stepie(dcsr_stepie),
	.d_N_7_mux_0(d_N_7_mux_0),
	.gpr_wr_en_retr(gpr_wr_en_retr),
	.dcsr_stopcount(dcsr_stopcount),
	.tdata1_mcontrol_hit(tdata1_mcontrol_hit),
	.mcause_interrupt(mcause_interrupt),
	.tdata1_mcontrol_execute(tdata1_mcontrol_execute),
	.implicit_wr_dcsr_cause_wr_data_1_ss0(implicit_wr_dcsr_cause_wr_data_1_ss0),
	.force_debug_nop_de(force_debug_nop_de),
	.wfi_waiting_reg6_1z(wfi_waiting_reg6),
	.csr_complete_retr(csr_complete_retr),
	.un3_csr_complete_retr(un3_csr_complete_retr),
	.ex_retr_pipe_i_access_misalign_error_retr(ex_retr_pipe_i_access_misalign_error_retr),
	.un1_instruction_9_m(un1_instruction_9_m),
	.case_dec_gpr_rs2_rd_sel_0_sqmuxa(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.un1_instruction_15_i(un1_instruction_15_i),
	.clr_wfi_waiting_1z(clr_wfi_waiting),
	.set_wfi_waiting_1z(set_wfi_waiting),
	.ex_retr_pipe_wfi_retr(ex_retr_pipe_wfi_retr),
	.N_601(N_601),
	.debug_halt_ack_1z(debug_halt_ack),
	.debug_mode6(debug_mode6),
	.debug_resume_ack_1z(debug_resume_ack),
	.trace_exception(trace_exception),
	.sw_csr_op_ready_retr(sw_csr_op_ready_retr),
	.machine_sw_wr_tdata2_match_data_wr_en_1(machine_sw_wr_tdata2_match_data_wr_en_1),
	.tdata2_sw_rd_sel_7(tdata2_sw_rd_sel_7),
	.machine_sw_wr_tdata1_mcontrol_execute_wr_en_1(machine_sw_wr_tdata1_mcontrol_execute_wr_en_1),
	.dcsr_debugger_wr_sel_0(dcsr_debugger_wr_sel_0),
	.tdata1_sw_rd_sel_7(tdata1_sw_rd_sel_7),
	.debug_csr_resp_valid(debug_csr_resp_valid),
	.lsu_resp_access_mem_error(lsu_resp_access_mem_error),
	.lsu_resp_ld_addr_misalign(lsu_resp_ld_addr_misalign),
	.haltreq_debug_enter_pending6(haltreq_debug_enter_pending6),
	.debug_halt_req(debug_halt_req),
	.implicit_wr_dpc_pc_en(implicit_wr_dpc_pc_en),
	.debug_exit_retr(debug_exit_retr),
	.soft_reset_pending(soft_reset_pending_Z),
	.debug_mode_retire_mask_retr(debug_mode_retire_mask_retr),
	.N_451(N_451),
	.excpt_bus_error_i_i_1(excpt_bus_error_i_i_1),
	.debug_enter_retr_i(debug_enter_retr_i),
	.csr_op_rd_valid_1z(csr_op_rd_valid),
	.ex_retr_pipe_sw_csr_rd_op_retr(ex_retr_pipe_sw_csr_rd_op_retr),
	.ex_retr_pipe_m_env_call_retr(ex_retr_pipe_m_env_call_retr),
	.lsu_resp_str_amo_addr_misalign(lsu_resp_str_amo_addr_misalign),
	.N_452(N_452),
	.N_453(N_453),
	.ex_retr_pipe_sw_csr_rd_op_retr_2(ex_retr_pipe_sw_csr_rd_op_retr_2),
	.un1_ex_retr_pipe_lsu_op_retr_i_0(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.de_ex_pipe_sw_csr_rd_op_ex(de_ex_pipe_sw_csr_rd_op_ex),
	.ex_retr_pipe_dbreak_retr(ex_retr_pipe_dbreak_retr),
	.dcsr_ebreakm(dcsr_ebreakm),
	.debug_active_retr(debug_active_retr),
	.stage_state_retr_rep1(stage_state_retr_rep1),
	.debug_enter_retr(debug_enter_retr),
	.debug_enter_req_de(debug_enter_req_de),
	.step_debug_enter_pending(step_debug_enter_pending),
	.trigger_debug_enter_pending(trigger_debug_enter_pending),
	.un4_exu_res_req_retr_1z(un4_exu_res_req_retr),
	.debug_csr_req_rd_en(debug_csr_req_rd_en),
	.ex_retr_pipe_gpr_wr_en_retr(ex_retr_pipe_gpr_wr_en_retr),
	.ie_meie(ie_meie),
	.interrupt_captured_ext(interrupt_captured_ext),
	.ie_msie(ie_msie),
	.interrupt_captured_sw(interrupt_captured_sw),
	.interrupt_captured_ext_sys(interrupt_captured_ext_sys),
	.interrupt_captured_timer(interrupt_captured_timer),
	.ie_mtie(ie_mtie),
	.N_112_2(N_112_2),
	.stage_state_ex(stage_state_ex),
	.de_ex_pipe_shifter_unit_op_sel_ex7(de_ex_pipe_shifter_unit_op_sel_ex7),
	.un3_ex_retr_pipe_sw_csr_wr_op_retr(un3_ex_retr_pipe_sw_csr_wr_op_retr),
	.debug_csr_req_wr_en(debug_csr_req_wr_en),
	.debug_csr_req_valid(debug_csr_req_valid),
	.N_26_i(N_26_i),
	.N_28_i(N_28_i),
	.N_2738_i(N_2738_i),
	.de_ex_pipe_bcu_op_sel_ex7_1z(de_ex_pipe_bcu_op_sel_ex7),
	.ex_retr_debug_enter_req_retr(ex_retr_debug_enter_req_retr),
	.haltreq_debug_enter_pending(haltreq_debug_enter_pending),
	.debug_exit_retr_i(debug_exit_retr_i),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.debug_resume_req(debug_resume_req),
	.d_m3_0_a2_2_3(d_m3_0_a2_2_3),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.d_m3_0_a2_2_1(d_m3_0_a2_2_1),
	.un1_exu_result_valid_retr(un1_exu_result_valid_retr),
	.ex_retr_pipe_exu_result_valid_retr(ex_retr_pipe_exu_result_valid_retr),
	.lsu_flush(lsu_flush),
	.sw_csr_wr_valid_qual_1z(sw_csr_wr_valid_qual),
	.trace_priv_i(trace_priv_i),
	.debug_enter_retr_rep1(debug_enter_retr_rep1),
	.haltreq_debug_enter_taken_1z(haltreq_debug_enter_taken),
	.trigger_debug_enter_taken_1z(trigger_debug_enter_taken),
	.step_debug_enter_taken_1z(step_debug_enter_taken),
	.ebreak_debug_enter_taken_1z(ebreak_debug_enter_taken),
	.un14_gpr_rs1_stall_lsu(un14_gpr_rs1_stall_lsu),
	.gpr_wr_completing_retr_3_0_d(gpr_wr_completing_retr_3_0_d),
	.lsu_resp_valid(lsu_resp_valid),
	.un6_instr_is_lsu_op_retr(un6_instr_is_lsu_op_retr),
	.un1_instr_completing_retr_0_0(un1_instr_completing_retr_0_0),
	.stage_state_retr(stage_state_retr),
	.resetn(resetn),
	.init_wr_dcsr_step_en(init_wr_dcsr_step_en),
	.N_2538_i(N_2538_i),
	.wr_en_data_or(wr_en_data_or_2),
	.clk(clk),
	.dcsr_step(dcsr_step)
);
// @36:4910
  miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 \gen_debug.u_csr_gpr_state_reg_dpc_pc  (
	.csr_op_wr_data_1(csr_op_wr_data_1[31:0]),
	.un1_u_miv_rv32_csr_decode_0_1_0(un1_u_miv_rv32_csr_decode_0_1[5]),
	.ex_retr_pipe_curr_pc_retr(ex_retr_pipe_curr_pc_retr[31:0]),
	.csr_priv_dpc_retr(csr_priv_dpc_retr[31:0]),
	.debug_enter_retr(debug_enter_retr),
	.implicit_wr_dpc_pc_en(implicit_wr_dpc_pc_en),
	.resetn(resetn),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.clk(clk)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_privarch_Z7 */

module miv_rv32_expipe_Z8 (
  clk,
  resetn,
  core_soft_reset,
  gpr_uncorrectable_ecc_error,
  time_count,
  hart_id,
  ifu_expipe_fetch_en,
  ifu_expipe_req_branch_excpt_req_valid,
  ifu_expipe_req_branch_excpt_req_fenci,
  ifu_expipe_req_fenci_proceed,
  ifu_expipe_req_branch_excpt_req_ready,
  ifu_expipe_req_branch_excpt_vaddr,
  ifu_expipe_req_flush,
  ifu_expipe_req_priv,
  ifu_expipe_resp_next_vaddr,
  ifu_expipe_resp_valid,
  ifu_expipe_resp_ready,
  ifu_expipe_resp_ireg,
  ifu_expipe_resp_ireg_vaddr,
  ifu_expipe_resp_ireg_vaddr_valid,
  ifu_expipe_resp_compressed,
  ifu_expipe_resp_access_fault,
  ifu_expipe_resp_access_mem_error,
  ifu_expipe_resp_access_parity_error,
  ifu_expipe_resp_access_misalign_error,
  ifu_expipe_resp_access_aborted,
  lsu_flush,
  lsu_op_os,
  lsu_ld_op_os,
  lsu_fence_op_os,
  lsu_req_valid,
  lsu_req_ready,
  lsu_req_addr,
  lsu_req_addr_valid,
  lsu_req_wr_data,
  lsu_req_wr_data_valid,
  lsu_req_op,
  lsu_resp_valid,
  lsu_resp_ready,
  lsu_resp_rd_data,
  lsu_resp_ld_addr_misalign,
  lsu_resp_ld_access_fault,
  lsu_resp_str_amo_addr_misalign,
  lsu_resp_str_amo_access_fault,
  lsu_resp_access_mem_error,
  lsu_resp_access_parity_error,
  lsu_resp_access_aborted,
  debug_reset,
  debug_core_reset,
  debug_active,
  debug_csr_gpr_req_wr_data,
  debug_csr_req_ready,
  debug_csr_req_valid,
  debug_csr_req_wr_en,
  debug_csr_req_rd_en,
  debug_csr_req_addr,
  debug_csr_resp_rd_data,
  debug_csr_resp_valid,
  debug_csr_resp_ready,
  debug_gpr_req_valid,
  debug_gpr_req_ready,
  debug_gpr_req_wr_en,
  debug_gpr_req_rd_en,
  debug_gpr_req_addr,
  debug_gpr_resp_rd_data,
  debug_gpr_resp_valid,
  debug_gpr_resp_ready,
  debug_halt_req,
  debug_halt_ack,
  debug_resethalt_req,
  debug_resethalt_ack,
  debug_resume_req,
  debug_resume_ack,
  debug_mode,
  m_sw_irq,
  m_timer_irq,
  m_external_irq,
  sys_ext_irq_src,
  formal_trace_instr,
  formal_trace_pc,
  formal_trace_reset_taken,
  formal_trace_instr_retire,
  trace_valid,
  trace_iaddr,
  trace_insn,
  trace_priv,
  trace_exception,
  trace_interrupt,
  trace_cause,
  trace_tval,
  gpr_ram_init_done,
  i_flush,
  ram_init_soft_debug_reset,
  icache_ram_init_done,
  gpr_ecc_error_injection,
  dff_arst
)
;
input clk ;
input resetn ;
input core_soft_reset ;
output gpr_uncorrectable_ecc_error ;
input [63:0] time_count ;
input [31:0] hart_id ;
output ifu_expipe_fetch_en ;
output ifu_expipe_req_branch_excpt_req_valid ;
output ifu_expipe_req_branch_excpt_req_fenci ;
output ifu_expipe_req_fenci_proceed ;
input ifu_expipe_req_branch_excpt_req_ready ;
output [31:0] ifu_expipe_req_branch_excpt_vaddr ;
output ifu_expipe_req_flush ;
output [1:0] ifu_expipe_req_priv ;
input [31:0] ifu_expipe_resp_next_vaddr ;
input ifu_expipe_resp_valid ;
output ifu_expipe_resp_ready ;
input [31:0] ifu_expipe_resp_ireg ;
input [31:0] ifu_expipe_resp_ireg_vaddr ;
input ifu_expipe_resp_ireg_vaddr_valid ;
input ifu_expipe_resp_compressed ;
input ifu_expipe_resp_access_fault ;
input ifu_expipe_resp_access_mem_error ;
input ifu_expipe_resp_access_parity_error ;
input ifu_expipe_resp_access_misalign_error ;
input ifu_expipe_resp_access_aborted ;
output lsu_flush ;
input lsu_op_os ;
input lsu_ld_op_os ;
input lsu_fence_op_os ;
output lsu_req_valid ;
input lsu_req_ready ;
output [31:0] lsu_req_addr ;
output lsu_req_addr_valid ;
output [31:0] lsu_req_wr_data ;
output lsu_req_wr_data_valid ;
output [3:0] lsu_req_op ;
input lsu_resp_valid ;
output lsu_resp_ready ;
input [31:0] lsu_resp_rd_data ;
input lsu_resp_ld_addr_misalign ;
input lsu_resp_ld_access_fault ;
input lsu_resp_str_amo_addr_misalign ;
input lsu_resp_str_amo_access_fault ;
input lsu_resp_access_mem_error ;
input lsu_resp_access_parity_error ;
input lsu_resp_access_aborted ;
input debug_reset ;
input debug_core_reset ;
input debug_active ;
input [31:0] debug_csr_gpr_req_wr_data ;
output debug_csr_req_ready ;
input debug_csr_req_valid ;
input debug_csr_req_wr_en ;
input debug_csr_req_rd_en ;
input [11:0] debug_csr_req_addr ;
output [31:0] debug_csr_resp_rd_data ;
output debug_csr_resp_valid ;
input debug_csr_resp_ready ;
input debug_gpr_req_valid ;
output debug_gpr_req_ready ;
input debug_gpr_req_wr_en ;
input debug_gpr_req_rd_en ;
input [5:0] debug_gpr_req_addr ;
output [31:0] debug_gpr_resp_rd_data ;
output debug_gpr_resp_valid ;
input debug_gpr_resp_ready ;
input debug_halt_req ;
output debug_halt_ack ;
input debug_resethalt_req ;
output debug_resethalt_ack ;
input debug_resume_req ;
output debug_resume_ack ;
output debug_mode ;
input m_sw_irq ;
input m_timer_irq ;
input m_external_irq ;
input [9:0] sys_ext_irq_src ;
output [31:0] formal_trace_instr ;
output [31:0] formal_trace_pc ;
output formal_trace_reset_taken ;
output formal_trace_instr_retire ;
output trace_valid ;
output [31:0] trace_iaddr ;
output [31:0] trace_insn ;
output trace_priv ;
output trace_exception ;
output trace_interrupt ;
output [4:0] trace_cause ;
output [31:0] trace_tval ;
output gpr_ram_init_done ;
output i_flush ;
output ram_init_soft_debug_reset ;
input icache_ram_init_done ;
input [1:0] gpr_ecc_error_injection ;
input dff_arst ;
wire clk ;
wire resetn ;
wire core_soft_reset ;
wire gpr_uncorrectable_ecc_error ;
wire ifu_expipe_fetch_en ;
wire ifu_expipe_req_branch_excpt_req_valid ;
wire ifu_expipe_req_branch_excpt_req_fenci ;
wire ifu_expipe_req_fenci_proceed ;
wire ifu_expipe_req_branch_excpt_req_ready ;
wire ifu_expipe_req_flush ;
wire ifu_expipe_resp_valid ;
wire ifu_expipe_resp_ready ;
wire ifu_expipe_resp_ireg_vaddr_valid ;
wire ifu_expipe_resp_compressed ;
wire ifu_expipe_resp_access_fault ;
wire ifu_expipe_resp_access_mem_error ;
wire ifu_expipe_resp_access_parity_error ;
wire ifu_expipe_resp_access_misalign_error ;
wire ifu_expipe_resp_access_aborted ;
wire lsu_flush ;
wire lsu_op_os ;
wire lsu_ld_op_os ;
wire lsu_fence_op_os ;
wire lsu_req_valid ;
wire lsu_req_ready ;
wire lsu_req_addr_valid ;
wire lsu_req_wr_data_valid ;
wire lsu_resp_valid ;
wire lsu_resp_ready ;
wire lsu_resp_ld_addr_misalign ;
wire lsu_resp_ld_access_fault ;
wire lsu_resp_str_amo_addr_misalign ;
wire lsu_resp_str_amo_access_fault ;
wire lsu_resp_access_mem_error ;
wire lsu_resp_access_parity_error ;
wire lsu_resp_access_aborted ;
wire debug_reset ;
wire debug_core_reset ;
wire debug_active ;
wire debug_csr_req_ready ;
wire debug_csr_req_valid ;
wire debug_csr_req_wr_en ;
wire debug_csr_req_rd_en ;
wire debug_csr_resp_valid ;
wire debug_csr_resp_ready ;
wire debug_gpr_req_valid ;
wire debug_gpr_req_ready ;
wire debug_gpr_req_wr_en ;
wire debug_gpr_req_rd_en ;
wire debug_gpr_resp_valid ;
wire debug_gpr_resp_ready ;
wire debug_halt_req ;
wire debug_halt_ack ;
wire debug_resethalt_req ;
wire debug_resethalt_ack ;
wire debug_resume_req ;
wire debug_resume_ack ;
wire debug_mode ;
wire m_sw_irq ;
wire m_timer_irq ;
wire m_external_irq ;
wire formal_trace_reset_taken ;
wire formal_trace_instr_retire ;
wire trace_valid ;
wire trace_priv ;
wire trace_exception ;
wire trace_interrupt ;
wire gpr_ram_init_done ;
wire i_flush ;
wire ram_init_soft_debug_reset ;
wire icache_ram_init_done ;
wire dff_arst ;
wire [31:0] \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z ;
wire [31:0] ex_retr_pipe_curr_instr_enc_retr_Z;
wire [4:0] gpr_wr_sel_de;
wire [4:0] gpr_rs1_rd_sel_de;
wire [1:0] gpr_wr_mux_sel_de;
wire [11:0] sw_csr_addr_de;
wire [1:0] sw_csr_wr_op_de;
wire [1:0] operand1_mux_sel_de;
wire [1:1] shifter_unit_operand_sel_de;
wire [2:0] exu_result_mux_sel_de;
wire [3:0] lsu_op_de;
wire [0:0] de_ex_pipe_operand0_mux_sel_ex_Z;
wire [1:0] de_ex_pipe_operand1_mux_sel_ex_Z;
wire [4:0] un5_alu_op_sel_ex;
wire [1:1] de_ex_pipe_shifter_unit_operand_sel_ex_Z;
wire [2:0] de_ex_pipe_shifter_unit_places_sel_ex_Z;
wire [1:0] un5_shifter_unit_op_sel_ex;
wire [2:0] de_ex_pipe_exu_result_mux_sel_ex_Z;
wire [31:0] gpr_rs1_rd_data_sig;
wire [31:0] de_ex_pipe_immediate_ex_Z;
wire [31:0] \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z ;
wire [31:0] exu_result_ex;
wire [31:0] ex_retr_pipe_exu_result_retr;
wire [0:0] de_ex_pipe_bcu_operand0_mux_sel_ex_Z;
wire [31:1] csr_priv_mtvec_epc_retr;
wire [31:0] csr_priv_dpc_retr;
wire [31:2] csr_priv_mtvec_excpt_vec_retr;
wire [5:0] \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z ;
wire [31:0] gpr_wr_data_retr;
wire [4:0] \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z ;
wire [5:0] \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z ;
wire [11:0] \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z ;
wire [11:0] de_ex_pipe_sw_csr_addr_ex_Z;
wire [3:0] lsu_op_ex_pipe_reg_Z;
wire [1:0] \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z ;
wire [4:0] \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 ;
wire [5:0] \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 ;
wire [4:0] de_ex_pipe_gpr_wr_sel_ex_Z;
wire [1:0] \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 ;
wire [1:0] \gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex_Z ;
wire [0:0] \gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr_Z ;
wire [1:0] de_ex_pipe_branch_cond_ex_Z;
wire [3:0] ex_retr_pipe_lsu_op_retr_Z;
wire [31:0] \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 ;
wire [18:0] \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 ;
wire [1:0] de_ex_pipe_sw_csr_wr_op_ex_Z;
wire [4:0] de_ex_pipe_alu_op_sel_ex_Z;
wire [1:0] de_ex_pipe_shifter_unit_op_sel_ex_Z;
wire [3:0] de_ex_pipe_lsu_op_ex_Z;
wire [1:0] de_ex_pipe_gpr_wr_mux_sel_ex_Z;
wire [31:0] de_ex_pipe_curr_instr_enc_ex_Z;
wire [4:0] fpu_flags;
wire [3:0] ex_retr_pipe_lsu_op_retr_1;
wire [1:0] de_ex_pipe_shifter_unit_op_sel_ex_1;
wire [1:0] de_ex_pipe_branch_cond_ex_1;
wire [3:0] de_ex_pipe_lsu_op_ex_1;
wire [1:0] \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex ;
wire [1:0] \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z ;
wire [2:0] de_ex_pipe_bcu_operand1_mux_sel_ex_Z;
wire [2:2] u_csr_privarch_0_ie_mextsysie;
wire [1:0] \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2 ;
wire [3:3] de_ex_pipe_alu_op_sel_ex_2;
wire [1:0] trigger_req_de;
wire [1:0] bcu_operand1_mux_sel_de;
wire [0:0] operand0_mux_sel_de;
wire [1:1] \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2 ;
wire [42:42] u_csr_privarch_0_un1_u_miv_rv32_csr_decode_0_2;
wire [2:0] shifter_unit_places_sel_de;
wire [31:0] immediate_de;
wire [11:0] sw_csr_addr_de_1;
wire [4:0] alu_op_sel_de;
wire [0:0] u_idecode_0_rv32c_dec_branch_cond_m;
wire [0:0] u_idecode_0_rv32i_dec_branch_cond_m;
wire [1:1] u_idecode_0_rv32i_dec_shifter_unit_op_sel_m;
wire [0:0] u_idecode_0_rv32c_dec_shifter_unit_op_sel_m;
wire [0:0] u_idecode_0_rv32i_dec_shifter_unit_op_sel;
wire [0:0] ex_retr_pipe_lsu_op_retrce_Z;
wire [0:0] de_ex_pipe_lsu_op_exce_Z;
wire [0:0] un1_next_stage_state_ex_i;
wire [0:0] un1_next_stage_state_retr_i;
wire [0:0] u_idecode_0_bcu_operand0_mux_sel_1_iv_i;
wire [0:0] un1_next_stage_state_retr_i_fast;
wire [0:0] un1_next_stage_state_retr_i_rep1;
wire GND ;
wire NN_1 ;
wire debug_exit_retr ;
wire sw_csr_rd_op_de ;
wire exu_op_abort_ex ;
wire exu_op_ready_ex ;
wire gpr_rs2_rd_data_valid_ex ;
wire stage_state_ex_Z ;
wire VCC ;
wire exu_result_valid_ex ;
wire \exu_result_flags_ex.cmp_cond  ;
wire exu_update_result_reg ;
wire ex_retr_pipe_exu_result_valid_retr ;
wire gpr_wr_valid_retr ;
wire gpr_rs1_rd_valid_mux ;
wire gpr_rs2_rd_valid_dbgpipe ;
wire stage_state_retr_Z ;
wire \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_Z  ;
wire debug_enter_req_de ;
wire debug_enter_retr ;
wire de_ex_pipe_implicit_pseudo_instr_ex_Z ;
wire de_ex_pipe_illegal_instr_ex_2 ;
wire de_ex_pipe_fence_i_ex_Z ;
wire \gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr_Z  ;
wire ex_retr_pipe_fence_i_retr_Z ;
wire ex_retr_pipe_i_access_mem_error_retr_Z ;
wire ex_retr_pipe_i_access_misalign_error_retr_Z ;
wire ex_retr_pipe_illegal_instr_retr_Z ;
wire ex_retr_pipe_m_env_call_retr_Z ;
wire ex_retr_pipe_dbreak_retr_Z ;
wire ex_retr_pipe_wfi_retr_Z ;
wire ex_retr_pipe_trap_ret_retr_Z ;
wire de_ex_pipe_bcu_op_sel_ex_Z ;
wire de_ex_pipe_fence_ex_Z ;
wire \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_Z  ;
wire de_ex_pipe_dbreak_ex_Z ;
wire de_ex_pipe_m_env_call_ex_Z ;
wire de_ex_pipe_illegal_instr_ex_Z ;
wire de_ex_pipe_i_access_misalign_error_ex_Z ;
wire de_ex_pipe_i_access_mem_error_ex_Z ;
wire de_ex_pipe_implicit_pseudo_instr_ex_2 ;
wire \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex_Z  ;
wire de_ex_pipe_gpr_wr_en_ex_Z ;
wire \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_Z  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_Z  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_Z  ;
wire \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10  ;
wire \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5  ;
wire \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18  ;
wire stage_state_de_Z ;
wire de_ex_pipe_sw_csr_rd_op_ex_Z ;
wire de_ex_pipe_trap_ret_ex_Z ;
wire de_ex_pipe_wfi_ex_Z ;
wire \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9  ;
wire de_ex_pipe_alu_op_sel_ex7 ;
wire fpu_flags_valid ;
wire N_27 ;
wire N_29 ;
wire N_30 ;
wire N_31 ;
wire N_32 ;
wire N_33 ;
wire N_34 ;
wire un1_ex_retr_pipe_lsu_op_retr_i_0 ;
wire \gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr  ;
wire un1_gpr_wr_mux_sel_ex_i ;
wire gen_gpr_ram_u_gpr_0_gen_gpr_u_gpr_array_0_un1_raddr0_i ;
wire gen_gpr_ram_u_gpr_0_gen_gpr_u_gpr_array_0_un1_raddr1_i ;
wire u_idecode_0_case_dec_gpr_rs2_rd_sel_0_sqmuxa ;
wire u_idecode_0_case_dec_gpr_rs2_rd_sel_2_sqmuxa ;
wire u_idecode_0_un1_instruction_27_i ;
wire u_idecode_0_un1_instruction_15_i ;
wire u_idecode_0_un1_instruction_34_i ;
wire N_141 ;
wire N_142 ;
wire N_143 ;
wire N_144 ;
wire N_145 ;
wire N_146 ;
wire N_147 ;
wire N_148 ;
wire N_149 ;
wire N_150 ;
wire N_151 ;
wire N_152 ;
wire N_153 ;
wire N_154 ;
wire N_155 ;
wire N_156 ;
wire N_157 ;
wire N_158 ;
wire N_159 ;
wire N_160 ;
wire N_161 ;
wire N_162 ;
wire bcu_result_valid_i ;
wire N_455 ;
wire u_csr_privarch_0_status_mie ;
wire u_csr_privarch_0_dcsr_stepie ;
wire u_csr_privarch_0_dcsr_step ;
wire u_csr_privarch_0_wfi_waiting_reg ;
wire u_csr_privarch_0_u_miv_rv32_priv_irq_0_gen_ext_sys_irq_2__gen_ext_sys_irq_bit_interrupt_captured_ext_sys ;
wire NN_2 ;
wire ex_retr_pipe_fence_i_retr_2 ;
wire \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2  ;
wire N_88 ;
wire N_89 ;
wire N_90 ;
wire N_91 ;
wire N_93 ;
wire N_95 ;
wire N_96 ;
wire N_97 ;
wire un2_next_stage_state_de ;
wire N_94 ;
wire N_92 ;
wire fence_i_de ;
wire fence_de ;
wire de_ex_pipe_trap_ret_ex_2 ;
wire gpr_wr_en_de ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2  ;
wire \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2  ;
wire dbreak_de ;
wire m_env_call_de ;
wire wfi_de ;
wire force_debug_nop_de ;
wire N_452 ;
wire u_csr_privarch_0_excpt_bus_error_i_i_1 ;
wire N_453 ;
wire u_csr_privarch_0_u_miv_rv32_priv_irq_0_interrupt_could_commit ;
wire u_csr_privarch_0_u_miv_rv32_priv_irq_0_un1_irq_stall_lsu_req ;
wire N_451 ;
wire u_csr_privarch_0_set_wfi_waiting ;
wire gen_gpr_ram_u_gpr_0_un1_rs2_rd_hzd ;
wire instr_inhibit_ex_i_0 ;
wire gpr_wr_en_retr ;
wire \gen_read_gpr_rs1_ex.gen_rs1_lsu_stall.un14_gpr_rs1_stall_lsu  ;
wire lsu_op_completing_retr ;
wire un6_instr_is_lsu_op_retr ;
wire gpr_wr_completing_retr ;
wire gpr_rs1_rd_valid_de ;
wire u_idecode_0_un1_debug_exit ;
wire trigger_op_addr_valid_de ;
wire lsu_op_completing_ex ;
wire un1_exu_result_valid_retr ;
wire debug_mode_retire_mask_retr ;
wire bcu_op_sel_de ;
wire csr_complete_retr ;
wire un3_csr_complete_retr ;
wire bcu_op_completing_ex ;
wire irq_stall_lsu_req_retr ;
wire un4_exu_res_req_retr ;
wire sw_csr_op_ready_retr ;
wire u_miv_rv32_csr_decode_de_0_N_56 ;
wire N_353 ;
wire N_1337_2 ;
wire N_112_2 ;
wire N_112_4 ;
wire u_idecode_0_un1_instruction_9_m ;
wire u_idecode_0_instr_completing_retr_d ;
wire gpr_wr_completing_retr_3_0_d ;
wire u_idecode_0_lsu_op_complete_retr_c ;
wire u_idecode_0_lsu_op_complete_retr_d ;
wire u_idecode_0_un1_instr_completing_retr_0_0 ;
wire u_idecode_0_un1_instr_completing_retr_d ;
wire u_idecode_0_instr_completing_retr_c_d ;
wire u_csr_privarch_0_u_miv_rv32_priv_irq_0_interrupt_could_commit_0_0 ;
wire u_idecode_0_instr_completing_retr_1 ;
wire u_idecode_0_gpr_N_5_mux ;
wire NN_3 ;
wire soft_reset_taken_retr ;
wire u_idecode_0_instr_completing_retr_c_c_c ;
wire u_idecode_0_instr_completing_retr_c_c_d ;
wire lsu_op_complete_ex ;
wire u_csr_privarch_0_u_miv_rv32_priv_irq_0_un1_irq_stall_lsu_req_0_0 ;
wire d_N_3_mux_1 ;
wire u_idecode_0_csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0 ;
wire u_idecode_0_csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1 ;
wire d_m5_0_a3_0 ;
wire \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc_Z  ;
wire u_idecode_0_gpr_rs2_stall_csr_2_1 ;
wire u_idecode_0_un1_instr_completing_retr_c_d_0 ;
wire gen_gpr_ram_u_gpr_0_gpr_rs2_rd_data_valid_7_6 ;
wire d_m3_0_a2_2_1 ;
wire d_m3_0_a2_2_3 ;
wire u_idecode_0_gpr_rd_rs1_completing_ex_i_1_2 ;
wire u_idecode_0_gpr_rd_rs1_completing_ex_i_1_3 ;
wire u_miv_rv32_csr_decode_de_0_csr_rd_illegal_i_5 ;
wire u_miv_rv32_csr_decode_de_0_csr_rd_illegal_i_6 ;
wire de_ex_pipe_bcu_op_sel_ex7 ;
wire de_ex_pipe_shifter_unit_op_sel_ex7 ;
wire N_1337_i ;
wire lsu_flush_i ;
wire next_stage_state_de_1_sqmuxa_i ;
wire N_38_i ;
wire N_26_i ;
wire N_28_i ;
wire debug_enter_retr_rep1 ;
wire stage_state_retr_fast_Z ;
wire stage_state_retr_rep1_Z ;
wire N_2664_i ;
wire N_2735_i ;
wire N_2738_i ;
wire N_2741_i ;
wire trace_priv_i_i ;
wire instr_accepted_ex_6_RNIKAL5C ;
wire N_1682_i ;
wire N_2892 ;
wire N_2893 ;
wire N_2894 ;
wire N_2895 ;
wire N_2896 ;
wire N_2901 ;
wire N_2902 ;
wire N_2903 ;
wire N_2904 ;
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[24]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[24]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[25]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[25]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[26]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[26]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[27]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[27]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[28]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[28]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[29]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[29]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[30]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[30]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[31]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[31]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[9]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[9]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[10]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[10]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[11]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[11]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[12]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[12]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[13]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[13]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[14]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[14]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[15]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[15]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[16]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[16]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[17]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[17]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[18]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[18]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[19]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[19]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[20]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[20]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[21]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[21]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[22]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[22]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[23]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[23]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[0]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[0]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[1]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[1]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[2]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[2]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[3]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[3]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[4]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[4]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[5]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[5]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[6]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[6]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[7]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[7]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[8]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[8]),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE de_ex_pipe_i_access_misalign_error_ex (
	.Q(de_ex_pipe_i_access_misalign_error_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_access_misalign_error),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:8721
  SLE de_ex_pipe_i_access_mem_error_ex (
	.Q(de_ex_pipe_i_access_mem_error_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_access_mem_error),
	.EN(instr_accepted_ex_6_RNIKAL5C),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1682_i)
);
// @36:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[0]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc_Z ),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(trace_priv_i_i)
);
// @36:9756
  SLE stage_state_retr_rep1 (
	.Q(stage_state_retr_rep1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(un1_next_stage_state_retr_i_rep1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9756
  SLE stage_state_retr_fast (
	.Q(stage_state_retr_fast_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(un1_next_stage_state_retr_i_fast[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8694
  SLE stage_state_ex (
	.Q(stage_state_ex_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(un1_next_stage_state_ex_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9756
  SLE stage_state_retr (
	.Q(stage_state_retr_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(un1_next_stage_state_retr_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE ex_retr_pipe_i_access_misalign_error_retr (
	.Q(ex_retr_pipe_i_access_misalign_error_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_i_access_misalign_error_ex_Z),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE ex_retr_pipe_illegal_instr_retr (
	.Q(ex_retr_pipe_illegal_instr_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_illegal_instr_ex_Z),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE ex_retr_pipe_m_env_call_retr (
	.Q(ex_retr_pipe_m_env_call_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_m_env_call_ex_Z),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE ex_retr_pipe_trap_ret_retr (
	.Q(ex_retr_pipe_trap_ret_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_trap_ret_ex_Z),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE ex_retr_pipe_wfi_retr (
	.Q(ex_retr_pipe_wfi_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_wfi_ex_Z),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9821
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex_Z ),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8207
  SLE stage_state_de (
	.Q(stage_state_de_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(un2_next_stage_state_de),
	.EN(next_stage_state_de_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9227
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2 ),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9239
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2 ),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9414
  SLE \de_ex_pipe_operand0_mux_sel_ex[0]  (
	.Q(de_ex_pipe_operand0_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(operand0_mux_sel_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9798
  SLE \gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr[0]  (
	.Q(\gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex_Z [0]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9519
  SLE \de_ex_pipe_bcu_operand0_mux_sel_ex[0]  (
	.Q(de_ex_pipe_bcu_operand0_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(u_idecode_0_bcu_operand0_mux_sel_1_iv_i[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8721
  SLE de_ex_pipe_dbreak_ex (
	.Q(de_ex_pipe_dbreak_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(dbreak_de),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8721
  SLE de_ex_pipe_fence_ex (
	.Q(de_ex_pipe_fence_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(fence_de),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8721
  SLE de_ex_pipe_fence_i_ex (
	.Q(de_ex_pipe_fence_i_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(fence_i_de),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8721
  SLE de_ex_pipe_illegal_instr_ex (
	.Q(de_ex_pipe_illegal_instr_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_illegal_instr_ex_2),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8721
  SLE de_ex_pipe_implicit_pseudo_instr_ex (
	.Q(de_ex_pipe_implicit_pseudo_instr_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_implicit_pseudo_instr_ex_2),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8721
  SLE de_ex_pipe_m_env_call_ex (
	.Q(de_ex_pipe_m_env_call_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(m_env_call_de),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8721
  SLE de_ex_pipe_trap_ret_ex (
	.Q(de_ex_pipe_trap_ret_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_trap_ret_ex_2),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8721
  SLE de_ex_pipe_wfi_ex (
	.Q(de_ex_pipe_wfi_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(wfi_de),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(debug_enter_req_de),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9171
  SLE de_ex_pipe_gpr_wr_en_ex (
	.Q(de_ex_pipe_gpr_wr_en_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_en_de),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE de_ex_pipe_sw_csr_rd_op_ex (
	.Q(de_ex_pipe_sw_csr_rd_op_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_rd_op_de),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE ex_retr_pipe_dbreak_retr (
	.Q(ex_retr_pipe_dbreak_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_dbreak_ex_Z),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE ex_retr_pipe_i_access_mem_error_retr (
	.Q(ex_retr_pipe_i_access_mem_error_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_i_access_mem_error_ex_Z),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE ex_retr_pipe_fence_i_retr (
	.Q(ex_retr_pipe_fence_i_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ex_retr_pipe_fence_i_retr_2),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9944
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2 ),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10182
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2 ),
	.EN(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9510
  SLE \de_ex_pipe_branch_cond_ex[1]  (
	.Q(de_ex_pipe_branch_cond_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_branch_cond_ex_1[1]),
	.EN(de_ex_pipe_bcu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9510
  SLE \de_ex_pipe_branch_cond_ex[0]  (
	.Q(de_ex_pipe_branch_cond_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_branch_cond_ex_1[0]),
	.EN(de_ex_pipe_bcu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9406
  SLE \de_ex_pipe_shifter_unit_op_sel_ex[1]  (
	.Q(de_ex_pipe_shifter_unit_op_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_shifter_unit_op_sel_ex_1[1]),
	.EN(de_ex_pipe_shifter_unit_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9406
  SLE \de_ex_pipe_shifter_unit_op_sel_ex[0]  (
	.Q(de_ex_pipe_shifter_unit_op_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_shifter_unit_op_sel_ex_1[0]),
	.EN(de_ex_pipe_shifter_unit_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10352
  SLE \ex_retr_pipe_lsu_op_retr[3]  (
	.Q(ex_retr_pipe_lsu_op_retr_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ex_retr_pipe_lsu_op_retr_1[3]),
	.EN(ex_retr_pipe_lsu_op_retrce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10352
  SLE \ex_retr_pipe_lsu_op_retr[2]  (
	.Q(ex_retr_pipe_lsu_op_retr_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ex_retr_pipe_lsu_op_retr_1[2]),
	.EN(ex_retr_pipe_lsu_op_retrce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10352
  SLE \ex_retr_pipe_lsu_op_retr[1]  (
	.Q(ex_retr_pipe_lsu_op_retr_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ex_retr_pipe_lsu_op_retr_1[1]),
	.EN(ex_retr_pipe_lsu_op_retrce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10352
  SLE \ex_retr_pipe_lsu_op_retr[0]  (
	.Q(ex_retr_pipe_lsu_op_retr_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ex_retr_pipe_lsu_op_retr_1[0]),
	.EN(ex_retr_pipe_lsu_op_retrce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9612
  SLE \de_ex_pipe_lsu_op_ex[3]  (
	.Q(de_ex_pipe_lsu_op_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_lsu_op_ex_1[3]),
	.EN(de_ex_pipe_lsu_op_exce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9612
  SLE \de_ex_pipe_lsu_op_ex[2]  (
	.Q(de_ex_pipe_lsu_op_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_lsu_op_ex_1[2]),
	.EN(de_ex_pipe_lsu_op_exce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9612
  SLE \de_ex_pipe_lsu_op_ex[1]  (
	.Q(de_ex_pipe_lsu_op_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_lsu_op_ex_1[1]),
	.EN(de_ex_pipe_lsu_op_exce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9612
  SLE \de_ex_pipe_lsu_op_ex[0]  (
	.Q(de_ex_pipe_lsu_op_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_lsu_op_ex_1[0]),
	.EN(de_ex_pipe_lsu_op_exce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[4]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_95),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[3]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_96),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[2]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_97),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[1]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [1]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[0]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [0]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10182
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[1]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2 [1]),
	.EN(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10182
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[0]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2 [0]),
	.EN(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[1]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2 [1]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[5]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [5]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[4]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [4]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[3]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [3]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[2]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [2]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[1]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [1]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[0]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [0]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[11]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_88),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[10]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_89),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[9]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_90),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[8]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_91),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[7]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_92),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[6]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_93),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[5]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_94),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[14]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_155),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[13]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_156),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[12]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [12]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[11]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [11]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[10]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [10]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[9]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_157),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[8]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_158),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[7]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_159),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[6]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [6]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[5]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [5]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[4]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [4]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[3]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_160),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[2]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_161),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[1]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_162),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[0]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [0]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[29]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_143),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[28]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_144),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[27]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_145),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[26]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_146),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[25]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_147),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[24]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_148),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[23]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_149),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[22]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_150),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[21]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_151),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[20]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_152),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[19]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_153),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[18]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [18]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[17]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [17]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[16]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [16]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[15]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_154),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[5]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[5]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[4]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[4]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[3]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[3]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[2]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[2]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[1]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[0]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_wr_op_ex[1]  (
	.Q(de_ex_pipe_sw_csr_wr_op_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_wr_op_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_wr_op_ex[0]  (
	.Q(de_ex_pipe_sw_csr_wr_op_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_wr_op_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9414
  SLE \de_ex_pipe_shifter_unit_operand_sel_ex[1]  (
	.Q(de_ex_pipe_shifter_unit_operand_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(shifter_unit_operand_sel_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[31]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_141),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[30]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_142),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[1]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[0]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9171
  SLE \de_ex_pipe_gpr_wr_mux_sel_ex[1]  (
	.Q(de_ex_pipe_gpr_wr_mux_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_mux_sel_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9171
  SLE \de_ex_pipe_gpr_wr_mux_sel_ex[0]  (
	.Q(de_ex_pipe_gpr_wr_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_mux_sel_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9191
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[4]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_sel_de[4]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9191
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[3]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_sel_de[3]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9191
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[2]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_sel_de[2]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9191
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[1]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_sel_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9191
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[0]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_sel_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[11]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[11]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[10]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[10]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[9]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[9]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[8]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[8]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[7]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[7]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[6]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[6]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[16]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [16]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[15]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [15]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[14]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [14]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[13]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [13]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[12]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [12]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[11]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [11]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[10]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [10]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[9]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [9]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[8]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [8]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[7]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [7]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[6]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [6]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[5]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [5]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[4]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [4]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[3]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [3]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[2]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [2]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[31]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [31]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[30]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [30]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[29]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [29]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[28]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [28]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[27]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [27]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[26]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [26]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[25]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [25]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[24]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [24]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[23]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [23]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[22]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [22]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[21]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [21]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[20]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [20]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[19]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [19]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[18]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [18]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[17]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [17]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[6]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[6]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[5]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[5]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[4]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[4]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[3]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[3]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[2]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[2]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[1]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[1]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[0]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[0]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[5]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [5]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[4]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [4]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[3]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [3]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[2]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [2]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[1]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [1]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[0]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [0]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8747
  SLE \gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[1]  (
	.Q(\gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(trigger_req_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:8747
  SLE \gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[0]  (
	.Q(\gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(trigger_req_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[21]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[21]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[20]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[20]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[19]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[19]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[18]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[18]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[17]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[17]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[16]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[16]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[15]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[15]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[14]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[14]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[13]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[13]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[12]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[12]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[11]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[11]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[10]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[10]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[9]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[9]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[8]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[8]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[7]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[7]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9519
  SLE \de_ex_pipe_bcu_operand1_mux_sel_ex[0]  (
	.Q(de_ex_pipe_bcu_operand1_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(bcu_operand1_mux_sel_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9622
  SLE \lsu_op_ex_pipe_reg[3]  (
	.Q(lsu_op_ex_pipe_reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(lsu_op_de[3]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9622
  SLE \lsu_op_ex_pipe_reg[2]  (
	.Q(lsu_op_ex_pipe_reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(lsu_op_de[2]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9622
  SLE \lsu_op_ex_pipe_reg[1]  (
	.Q(lsu_op_ex_pipe_reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(lsu_op_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9622
  SLE \lsu_op_ex_pipe_reg[0]  (
	.Q(lsu_op_ex_pipe_reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(lsu_op_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[31]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[31]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[30]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[30]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[29]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[29]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[28]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[28]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[27]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[27]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[26]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[26]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[25]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[25]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[24]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[24]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[23]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[23]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[22]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[22]),
	.EN(N_38_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9519
  SLE \de_ex_pipe_bcu_operand1_mux_sel_ex[2]  (
	.Q(de_ex_pipe_bcu_operand1_mux_sel_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(soft_reset_taken_retr),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9519
  SLE \de_ex_pipe_bcu_operand1_mux_sel_ex[1]  (
	.Q(de_ex_pipe_bcu_operand1_mux_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(bcu_operand1_mux_sel_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9171
  SLE \de_ex_pipe_gpr_wr_sel_ex[4]  (
	.Q(de_ex_pipe_gpr_wr_sel_ex_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_sel_de[4]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9171
  SLE \de_ex_pipe_gpr_wr_sel_ex[3]  (
	.Q(de_ex_pipe_gpr_wr_sel_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_sel_de[3]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9171
  SLE \de_ex_pipe_gpr_wr_sel_ex[2]  (
	.Q(de_ex_pipe_gpr_wr_sel_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_sel_de[2]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9171
  SLE \de_ex_pipe_gpr_wr_sel_ex[1]  (
	.Q(de_ex_pipe_gpr_wr_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_sel_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9171
  SLE \de_ex_pipe_gpr_wr_sel_ex[0]  (
	.Q(de_ex_pipe_gpr_wr_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_sel_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9414
  SLE \de_ex_pipe_operand1_mux_sel_ex[1]  (
	.Q(de_ex_pipe_operand1_mux_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(operand1_mux_sel_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9414
  SLE \de_ex_pipe_operand1_mux_sel_ex[0]  (
	.Q(de_ex_pipe_operand1_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(operand1_mux_sel_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9414
  SLE \de_ex_pipe_exu_result_mux_sel_ex[2]  (
	.Q(de_ex_pipe_exu_result_mux_sel_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(exu_result_mux_sel_de[2]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9414
  SLE \de_ex_pipe_exu_result_mux_sel_ex[1]  (
	.Q(de_ex_pipe_exu_result_mux_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(exu_result_mux_sel_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9414
  SLE \de_ex_pipe_exu_result_mux_sel_ex[0]  (
	.Q(de_ex_pipe_exu_result_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(exu_result_mux_sel_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:9395
  SLE \de_ex_pipe_alu_op_sel_ex[4]  (
	.Q(de_ex_pipe_alu_op_sel_ex_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(alu_op_sel_de[4]),
	.EN(de_ex_pipe_alu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2741_i)
);
// @36:9395
  SLE \de_ex_pipe_alu_op_sel_ex[3]  (
	.Q(de_ex_pipe_alu_op_sel_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_alu_op_sel_ex_2[3]),
	.EN(de_ex_pipe_alu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2741_i)
);
// @36:9395
  SLE \de_ex_pipe_alu_op_sel_ex[2]  (
	.Q(de_ex_pipe_alu_op_sel_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(alu_op_sel_de[2]),
	.EN(de_ex_pipe_alu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2741_i)
);
// @36:9395
  SLE \de_ex_pipe_alu_op_sel_ex[1]  (
	.Q(de_ex_pipe_alu_op_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(alu_op_sel_de[1]),
	.EN(de_ex_pipe_alu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2741_i)
);
// @36:9395
  SLE \de_ex_pipe_alu_op_sel_ex[0]  (
	.Q(de_ex_pipe_alu_op_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(alu_op_sel_de[0]),
	.EN(de_ex_pipe_alu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2741_i)
);
// @36:9510
  SLE de_ex_pipe_bcu_op_sel_ex (
	.Q(de_ex_pipe_bcu_op_sel_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(bcu_op_sel_de),
	.EN(de_ex_pipe_bcu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2738_i)
);
// @36:9185
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_valid_de),
	.EN(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6 ),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2735_i)
);
// @36:11794
  CFG4 \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO  (
	.A(u_idecode_0_gpr_rd_rs1_completing_ex_i_1_3),
	.B(lsu_op_complete_ex),
	.C(N_2738_i),
	.D(u_idecode_0_gpr_rd_rs1_completing_ex_i_1_2),
	.Y(N_2735_i)
);
defparam \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO .INIT=16'hFFFB;
// @36:8721
  SLE \de_ex_pipe_immediate_ex[9]  (
	.Q(de_ex_pipe_immediate_ex_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[9]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[8]  (
	.Q(de_ex_pipe_immediate_ex_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[8]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[7]  (
	.Q(de_ex_pipe_immediate_ex_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[7]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[6]  (
	.Q(de_ex_pipe_immediate_ex_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[6]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[5]  (
	.Q(de_ex_pipe_immediate_ex_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[5]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[4]  (
	.Q(de_ex_pipe_immediate_ex_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[4]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[3]  (
	.Q(de_ex_pipe_immediate_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[3]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[2]  (
	.Q(de_ex_pipe_immediate_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[2]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[1]  (
	.Q(de_ex_pipe_immediate_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[0]  (
	.Q(de_ex_pipe_immediate_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:9414
  SLE \de_ex_pipe_shifter_unit_places_sel_ex[2]  (
	.Q(de_ex_pipe_shifter_unit_places_sel_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(shifter_unit_places_sel_de[2]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:9414
  SLE \de_ex_pipe_shifter_unit_places_sel_ex[1]  (
	.Q(de_ex_pipe_shifter_unit_places_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(shifter_unit_places_sel_de[1]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:9414
  SLE \de_ex_pipe_shifter_unit_places_sel_ex[0]  (
	.Q(de_ex_pipe_shifter_unit_places_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(shifter_unit_places_sel_de[0]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[31]  (
	.Q(de_ex_pipe_immediate_ex_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[31]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[30]  (
	.Q(de_ex_pipe_immediate_ex_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[30]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[29]  (
	.Q(de_ex_pipe_immediate_ex_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[29]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[28]  (
	.Q(de_ex_pipe_immediate_ex_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[28]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[27]  (
	.Q(de_ex_pipe_immediate_ex_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[27]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[26]  (
	.Q(de_ex_pipe_immediate_ex_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[26]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[25]  (
	.Q(de_ex_pipe_immediate_ex_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[25]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[24]  (
	.Q(de_ex_pipe_immediate_ex_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[24]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[23]  (
	.Q(de_ex_pipe_immediate_ex_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[23]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[22]  (
	.Q(de_ex_pipe_immediate_ex_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[22]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[21]  (
	.Q(de_ex_pipe_immediate_ex_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[21]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[20]  (
	.Q(de_ex_pipe_immediate_ex_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[20]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[19]  (
	.Q(de_ex_pipe_immediate_ex_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[19]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[18]  (
	.Q(de_ex_pipe_immediate_ex_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[18]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[17]  (
	.Q(de_ex_pipe_immediate_ex_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[17]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[16]  (
	.Q(de_ex_pipe_immediate_ex_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[16]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[15]  (
	.Q(de_ex_pipe_immediate_ex_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[15]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[14]  (
	.Q(de_ex_pipe_immediate_ex_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[14]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[13]  (
	.Q(de_ex_pipe_immediate_ex_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[13]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[12]  (
	.Q(de_ex_pipe_immediate_ex_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[12]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[11]  (
	.Q(de_ex_pipe_immediate_ex_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[11]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:8721
  SLE \de_ex_pipe_immediate_ex[10]  (
	.Q(de_ex_pipe_immediate_ex_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[10]),
	.EN(N_2738_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2664_i)
);
// @36:9612
  CFG2 \de_ex_pipe_lsu_op_exce[0]  (
	.A(N_2738_i),
	.B(lsu_op_completing_ex),
	.Y(de_ex_pipe_lsu_op_exce_Z[0])
);
defparam \de_ex_pipe_lsu_op_exce[0] .INIT=4'hE;
// @36:10352
  CFG2 \ex_retr_pipe_lsu_op_retrce[0]  (
	.A(N_38_i),
	.B(lsu_op_completing_retr),
	.Y(ex_retr_pipe_lsu_op_retrce_Z[0])
);
defparam \ex_retr_pipe_lsu_op_retrce[0] .INIT=4'hE;
// @36:9953
  CFG2 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_gpr_wr_mux_sel_ex_Z[0]),
	.Y(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc_Z )
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc .INIT=4'h8;
// @36:7340
  CFG2 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_RNI6HQD6[1]  (
	.A(debug_csr_req_ready),
	.B(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [1]),
	.Y(d_N_3_mux_1)
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_RNI6HQD6[1] .INIT=4'h1;
// @36:8717
  CFG4 \de_ex_pipe_shifter_unit_op_sel_ex_RNIRGF1T1[0]  (
	.A(de_ex_pipe_shifter_unit_op_sel_ex_Z[1]),
	.B(de_ex_pipe_shifter_unit_op_sel_ex_Z[0]),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.D(instr_inhibit_ex_i_0),
	.Y(d_m5_0_a3_0)
);
defparam \de_ex_pipe_shifter_unit_op_sel_ex_RNIRGF1T1[0] .INIT=16'hE000;
// @36:9457
  miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 u_exu_0 (
	.clk(clk),
	.resetn(resetn),
	.exu_op_abort(exu_op_abort_ex),
	.exu_op_ready(exu_op_ready_ex),
	.debug_mode(debug_csr_req_ready),
	.alu_operand0_mux_sel({GND, de_ex_pipe_operand0_mux_sel_ex_Z[0]}),
	.alu_operand1_mux_sel({GND, de_ex_pipe_operand1_mux_sel_ex_Z[1:0]}),
	.alu_op_sel({GND, un5_alu_op_sel_ex[4:0]}),
	.shifter_operand_sel({de_ex_pipe_shifter_unit_operand_sel_ex_Z[1], de_ex_pipe_shifter_unit_places_sel_ex_Z[2]}),
	.shifter_unit_places_sel(de_ex_pipe_shifter_unit_places_sel_ex_Z[2:0]),
	.shifter_unit_op_sel(un5_shifter_unit_op_sel_ex[1:0]),
	.exu_result_mux_sel({GND, de_ex_pipe_exu_result_mux_sel_ex_Z[2:0]}),
	.exu_operand_gpr_rs1(gpr_rs1_rd_data_sig[31:0]),
	.exu_operand_gpr_rs1_valid(N_455),
	.exu_operand_gpr_rs2(debug_gpr_resp_rd_data[31:0]),
	.exu_operand_gpr_rs2_valid(gpr_rs2_rd_data_valid_ex),
	.exu_operand_gpr_rs3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.exu_operand_gpr_rs3_valid(GND),
	.exu_operand_immediate(de_ex_pipe_immediate_ex_Z[31:0]),
	.exu_operand_immediate_valid(GND),
	.exu_operand_pc(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [31:0]),
	.exu_operand_pc_valid(stage_state_ex_Z),
	.acu_result({ifu_expipe_req_branch_excpt_vaddr[31:1], lsu_req_addr[0]}),
	.acu_result_valid(N_1337_i),
	.debug_wr_data(debug_csr_gpr_req_wr_data[31:0]),
	.debug_wr_data_valid(VCC),
	.exu_result(exu_result_ex[31:0]),
	.exu_result_valid(exu_result_valid_ex),
	.exu_result_ready(VCC),
	.exu_result_flags(\exu_result_flags_ex.cmp_cond ),
	.lsu_align_result(lsu_req_wr_data[31:0]),
	.lsu_align_result_valid(NN_1),
	.lsu_align_result_ready(VCC),
	.update_result_reg(exu_update_result_reg),
	.exu_result_reg(ex_retr_pipe_exu_result_retr[31:0]),
	.exu_result_reg_valid(ex_retr_pipe_exu_result_valid_retr),
	.fpu_frm({GND, GND, GND}),
	.fpu_fmt({GND, GND}),
	.fpu_instr(GND),
	.fpu_flags(fpu_flags[4:0]),
	.fpu_flags_valid(fpu_flags_valid),
	.dff_arst(dff_arst)
);
// @36:8300
  miv_rv32_idecode_1_1s_1s_0s u_idecode_0 (
	.un1_next_stage_state_ex_i_0(un1_next_stage_state_ex_i[0]),
	.de_ex_pipe_operand0_mux_sel_ex_0(de_ex_pipe_operand0_mux_sel_ex_Z[0]),
	.de_ex_pipe_operand1_mux_sel_ex(de_ex_pipe_operand1_mux_sel_ex_Z[1:0]),
	.gpr_wr_data_retr(gpr_wr_data_retr[31:0]),
	.ex_retr_pipe_exu_result_retr(ex_retr_pipe_exu_result_retr[31:0]),
	.gpr_rs1_rd_sel_de(gpr_rs1_rd_sel_de[4:0]),
	.gpr_wr_sel_de(gpr_wr_sel_de[4:0]),
	.lsu_resp_rd_data(lsu_resp_rd_data[31:0]),
	.sw_csr_rd_data_retr(debug_csr_resp_rd_data[31:0]),
	.un1_next_stage_state_retr_i_0(un1_next_stage_state_retr_i[0]),
	.bcu_operand0_mux_sel_1_iv_i_0(u_idecode_0_bcu_operand0_mux_sel_1_iv_i[0]),
	.alu_op_sel_de({alu_op_sel_de[4], N_2892, alu_op_sel_de[2:0]}),
	.shifter_unit_places_sel_de(shifter_unit_places_sel_de[2:0]),
	.exu_result_mux_sel_de(exu_result_mux_sel_de[2:0]),
	.de_ex_pipe_lsu_op_ex_1(de_ex_pipe_lsu_op_ex_1[3:0]),
	.operand1_mux_sel_de(operand1_mux_sel_de[1:0]),
	.gpr_wr_mux_sel_de(gpr_wr_mux_sel_de[1:0]),
	.immediate_de(immediate_de[31:0]),
	.lsu_op_de(lsu_op_de[3:0]),
	.rv32i_dec_shifter_unit_op_sel_m_0(u_idecode_0_rv32i_dec_shifter_unit_op_sel_m[1]),
	.de_ex_pipe_gpr_rs2_rd_sel_ex_2(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [4:0]),
	.operand0_mux_sel_de_0(operand0_mux_sel_de[0]),
	.rv32i_dec_branch_cond_m_0(u_idecode_0_rv32i_dec_branch_cond_m[0]),
	.rv32c_dec_shifter_unit_op_sel_m_0(u_idecode_0_rv32c_dec_shifter_unit_op_sel_m[0]),
	.de_ex_pipe_curr_pc_ex_2_0(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [14]),
	.ifu_expipe_resp_ireg_vaddr_0(ifu_expipe_resp_ireg_vaddr[14]),
	.ifu_expipe_resp_next_vaddr_0(ifu_expipe_resp_next_vaddr[14]),
	.sw_csr_wr_op_de(sw_csr_wr_op_de[1:0]),
	.lsu_req_addr(ifu_expipe_req_branch_excpt_vaddr[31:1]),
	.de_ex_pipe_curr_pc_ex(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [31:0]),
	.ex_retr_pipe_curr_pc_retr_2_0(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [0]),
	.ex_retr_pipe_curr_pc_retr_2_4(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [4]),
	.ex_retr_pipe_curr_pc_retr_2_5(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [5]),
	.ex_retr_pipe_curr_pc_retr_2_6(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [6]),
	.ex_retr_pipe_curr_pc_retr_2_10(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [10]),
	.ex_retr_pipe_curr_pc_retr_2_11(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [11]),
	.ex_retr_pipe_curr_pc_retr_2_12(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [12]),
	.ex_retr_pipe_curr_pc_retr_2_16(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [16]),
	.ex_retr_pipe_curr_pc_retr_2_17(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [17]),
	.ex_retr_pipe_curr_pc_retr_2_18(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2 [18]),
	.shifter_unit_operand_sel_de_0(shifter_unit_operand_sel_de[1]),
	.ex_retr_pipe_sw_csr_wr_op_retr_2(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2 [1:0]),
	.bcu_operand1_mux_sel_de(bcu_operand1_mux_sel_de[1:0]),
	.de_ex_pipe_gpr_rs1_rd_sel_ex(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [4:0]),
	.ex_retr_pipe_sw_csr_addr_retr({\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [11:9], N_2894, \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [7:4], N_2893, \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [2]}),
	.de_ex_pipe_trigger_ex(\gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex_Z [1:0]),
	.de_ex_pipe_shifter_unit_places_sel_ex(de_ex_pipe_shifter_unit_places_sel_ex_Z[2:0]),
	.ex_retr_pipe_gpr_wr_mux_sel_retr_2_0(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2 [1]),
	.de_ex_pipe_gpr_wr_mux_sel_ex_0(de_ex_pipe_gpr_wr_mux_sel_ex_Z[1]),
	.ex_retr_pipe_lsu_op_retr_1(ex_retr_pipe_lsu_op_retr_1[3:0]),
	.lsu_op_ex_pipe_reg(lsu_op_ex_pipe_reg_Z[3:0]),
	.sw_csr_addr_de(sw_csr_addr_de[11:0]),
	.de_ex_pipe_alu_op_sel_ex_2_0(de_ex_pipe_alu_op_sel_ex_2[3]),
	.ifu_expipe_resp_ireg(ifu_expipe_resp_ireg[31:0]),
	.ie_mextsysie_0(u_csr_privarch_0_ie_mextsysie[2]),
	.ex_retr_pipe_gpr_wr_sel_retr(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [5:0]),
	.de_ex_pipe_gpr_rs2_rd_sel_ex(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [5:0]),
	.de_ex_pipe_sw_csr_wr_op_ex(de_ex_pipe_sw_csr_wr_op_ex_Z[1:0]),
	.debug_csr_req_addr(debug_csr_req_addr[11:2]),
	.de_ex_pipe_sw_csr_addr_ex(de_ex_pipe_sw_csr_addr_ex_Z[11:2]),
	.ex_retr_pipe_gpr_wr_sel_retr_2(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [5:0]),
	.debug_gpr_req_addr(debug_gpr_req_addr[5:0]),
	.de_ex_pipe_gpr_wr_sel_ex(de_ex_pipe_gpr_wr_sel_ex_Z[4:0]),
	.ex_retr_pipe_gpr_wr_mux_sel_retr(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [1:0]),
	.sw_csr_addr_de_1_5(sw_csr_addr_de_1[5]),
	.sw_csr_addr_de_1_1(sw_csr_addr_de_1[1]),
	.sw_csr_addr_de_1_7(sw_csr_addr_de_1[7]),
	.sw_csr_addr_de_1_0(sw_csr_addr_de_1[0]),
	.sw_csr_addr_de_1_6(sw_csr_addr_de_1[6]),
	.sw_csr_addr_de_1_8(sw_csr_addr_de_1[8]),
	.sw_csr_addr_de_1_11(sw_csr_addr_de_1[11]),
	.sw_csr_addr_de_1_9(sw_csr_addr_de_1[9]),
	.sw_csr_addr_de_1_4(sw_csr_addr_de_1[4]),
	.un5_shifter_unit_op_sel_ex(un5_shifter_unit_op_sel_ex[1:0]),
	.de_ex_pipe_shifter_unit_op_sel_ex(de_ex_pipe_shifter_unit_op_sel_ex_Z[1:0]),
	.lsu_req_op(lsu_req_op[3:0]),
	.de_ex_pipe_lsu_op_ex(de_ex_pipe_lsu_op_ex_Z[3:0]),
	.ex_retr_pipe_sw_csr_wr_op_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z [1:0]),
	.un5_alu_op_sel_ex(un5_alu_op_sel_ex[4:0]),
	.de_ex_pipe_alu_op_sel_ex(de_ex_pipe_alu_op_sel_ex_Z[4:0]),
	.ex_retr_pipe_lsu_op_retr(ex_retr_pipe_lsu_op_retr_Z[3:0]),
	.de_ex_pipe_shifter_unit_operand_sel_ex_0(de_ex_pipe_shifter_unit_operand_sel_ex_Z[1]),
	.rv32i_dec_shifter_unit_op_sel_0(u_idecode_0_rv32i_dec_shifter_unit_op_sel[0]),
	.un3_branch_cond_ex(\gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex [1:0]),
	.un1_next_stage_state_retr_i_fast_0(un1_next_stage_state_retr_i_fast[0]),
	.un1_next_stage_state_retr_i_rep1_0(un1_next_stage_state_retr_i_rep1[0]),
	.rv32c_dec_branch_cond_m_0(u_idecode_0_rv32c_dec_branch_cond_m[0]),
	.next_stage_state_de_1_sqmuxa_i(next_stage_state_de_1_sqmuxa_i),
	.de_ex_pipe_gpr_rs3_rd_valid_ex9(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9 ),
	.de_ex_pipe_gpr_rs2_rd_valid_ex9(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9 ),
	.un2_next_stage_state_de_1z(un2_next_stage_state_de),
	.de_ex_pipe_gpr_rs1_rd_valid_ex6(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6 ),
	.bcu_op_completing_ex(bcu_op_completing_ex),
	.de_ex_pipe_shifter_unit_op_sel_ex7_1z(de_ex_pipe_shifter_unit_op_sel_ex7),
	.gpr_rd_rs1_completing_ex_i_1_2_1z(u_idecode_0_gpr_rd_rs1_completing_ex_i_1_2),
	.gpr_wr_en_de(gpr_wr_en_de),
	.de_ex_pipe_alu_op_sel_ex7_1z(de_ex_pipe_alu_op_sel_ex7),
	.gpr_rs1_rd_valid_de(gpr_rs1_rd_valid_de),
	.lsu_op_complete_ex_1z(lsu_op_complete_ex),
	.lsu_op_completing_ex_1z(lsu_op_completing_ex),
	.exu_update_result_reg_1z(exu_update_result_reg),
	.lsu_req_valid_1z(lsu_req_valid),
	.un4_exu_res_req_retr(un4_exu_res_req_retr),
	.de_ex_pipe_illegal_instr_ex_2_1z(de_ex_pipe_illegal_instr_ex_2),
	.csr_rd_illegal_i_6(u_miv_rv32_csr_decode_de_0_csr_rd_illegal_i_6),
	.N_56(u_miv_rv32_csr_decode_de_0_N_56),
	.csr_rd_illegal_i_5(u_miv_rv32_csr_decode_de_0_csr_rd_illegal_i_5),
	.stage_state_de(stage_state_de_Z),
	.de_ex_pipe_fence_ex(de_ex_pipe_fence_ex_Z),
	.de_ex_pipe_gpr_rs2_rd_valid_ex_2(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2 ),
	.bcu_op_sel_de(bcu_op_sel_de),
	.debug_gpr_resp_valid_1z(debug_gpr_resp_valid),
	.gpr_rs2_rd_data_valid_ex_1z(gpr_rs2_rd_data_valid_ex),
	.un1_rs2_rd_hzd(gen_gpr_ram_u_gpr_0_un1_rs2_rd_hzd),
	.gpr_rs2_rd_data_valid_7_6(gen_gpr_ram_u_gpr_0_gpr_rs2_rd_data_valid_7_6),
	.ex_retr_pipe_gpr_wr_en_retr_2(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2 ),
	.de_ex_pipe_gpr_wr_en_ex(de_ex_pipe_gpr_wr_en_ex_Z),
	.d_m5_0_a3_0(d_m5_0_a3_0),
	.gpr_rs1_rd_valid_mux_1z(gpr_rs1_rd_valid_mux),
	.de_ex_pipe_gpr_rs1_rd_valid_ex(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_Z ),
	.interrupt_could_commit(u_csr_privarch_0_u_miv_rv32_priv_irq_0_interrupt_could_commit),
	.gpr_rs2_rd_valid_dbgpipe_1z(gpr_rs2_rd_valid_dbgpipe),
	.ifu_expipe_req_branch_excpt_req_fenci_1z(ifu_expipe_req_branch_excpt_req_fenci),
	.un1_instr_completing_retr_d_1z(u_idecode_0_un1_instr_completing_retr_d),
	.un1_irq_stall_lsu_req(u_csr_privarch_0_u_miv_rv32_priv_irq_0_un1_irq_stall_lsu_req),
	.ex_retr_pipe_gpr_wr_en_retr10(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10 ),
	.trigger_op_addr_valid_de_1z(trigger_op_addr_valid_de),
	.un1_irq_stall_lsu_req_0_0(u_csr_privarch_0_u_miv_rv32_priv_irq_0_un1_irq_stall_lsu_req_0_0),
	.irq_stall_lsu_req_retr(irq_stall_lsu_req_retr),
	.lsu_fence_op_os(lsu_fence_op_os),
	.lsu_ld_op_os(lsu_ld_op_os),
	.gpr_wr_valid_retr(gpr_wr_valid_retr),
	.d_m3_0_a2_2_3(d_m3_0_a2_2_3),
	.sw_csr_rd_op_de(sw_csr_rd_op_de),
	.un1_instr_completing_retr_0_0(u_idecode_0_un1_instr_completing_retr_0_0),
	.ifu_expipe_req_fenci_proceed_1z(ifu_expipe_req_fenci_proceed),
	.debug_mode_retire_mask_retr(debug_mode_retire_mask_retr),
	.instr_completing_retr_d_1z(u_idecode_0_instr_completing_retr_d),
	.un1_instr_completing_retr_c_d_0_1z(u_idecode_0_un1_instr_completing_retr_c_d_0),
	.lsu_op_completing_retr_1z(lsu_op_completing_retr),
	.de_ex_pipe_implicit_pseudo_instr_ex_2_1z(de_ex_pipe_implicit_pseudo_instr_ex_2),
	.csr_complete_retr(csr_complete_retr),
	.lsu_op_complete_retr_c_1z(u_idecode_0_lsu_op_complete_retr_c),
	.ex_retr_pipe_sw_csr_wr_op_retr18(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 ),
	.sw_csr_op_ready_retr(sw_csr_op_ready_retr),
	.lsu_flush_i_1z(lsu_flush_i),
	.N_2664_i(N_2664_i),
	.lsu_flush_1z(ifu_expipe_req_flush),
	.wfi_waiting_reg(u_csr_privarch_0_wfi_waiting_reg),
	.set_wfi_waiting(u_csr_privarch_0_set_wfi_waiting),
	.lsu_req_wr_data_valid(NN_1),
	.instr_completing_retr_c_d_1z(u_idecode_0_instr_completing_retr_c_d),
	.debug_enter_retr(debug_enter_retr),
	.exu_op_abort_ex(exu_op_abort_ex),
	.un1_raddr1_i(gen_gpr_ram_u_gpr_0_gen_gpr_u_gpr_array_0_un1_raddr1_i),
	.force_debug_nop_de_1z(force_debug_nop_de),
	.debug_enter_req_de(debug_enter_req_de),
	.gpr_N_5_mux(u_idecode_0_gpr_N_5_mux),
	.N_162_0(N_162),
	.N_161_0(N_161),
	.N_160(N_160),
	.N_159(N_159),
	.N_158(N_158),
	.N_157(N_157),
	.N_156(N_156),
	.N_155(N_155),
	.N_154(N_154),
	.N_153_0(N_153),
	.N_152(N_152),
	.N_151(N_151),
	.N_150(N_150),
	.N_149(N_149),
	.N_148_0(N_148),
	.N_147_0(N_147),
	.N_146(N_146),
	.N_145(N_145),
	.N_144(N_144),
	.N_143(N_143),
	.N_142(N_142),
	.N_141(N_141),
	.dbreak_de(dbreak_de),
	.de_ex_pipe_gpr_rs2_rd_valid_ex(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_Z ),
	.lsu_op_complete_retr_d_1z(u_idecode_0_lsu_op_complete_retr_d),
	.formal_trace_reset_taken(NN_2),
	.de_ex_pipe_gpr_rs3_rd_valid_ex(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_Z ),
	.fence_i_de(fence_i_de),
	.ifu_expipe_resp_valid(ifu_expipe_resp_valid),
	.ifu_expipe_resp_access_mem_error(ifu_expipe_resp_access_mem_error),
	.ifu_expipe_resp_access_misalign_error(ifu_expipe_resp_access_misalign_error),
	.un3_ex_retr_pipe_sw_csr_wr_op_retr(\gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr ),
	.un3_csr_complete_retr(un3_csr_complete_retr),
	.ex_retr_pipe_sw_csr_rd_op_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_Z ),
	.un1_instruction_9_m(u_idecode_0_un1_instruction_9_m),
	.un6_instr_is_lsu_op_retr_1z(un6_instr_is_lsu_op_retr),
	.de_ex_pipe_debug_enter_req_ex(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex_Z ),
	.de_ex_pipe_implicit_pseudo_instr_ex(de_ex_pipe_implicit_pseudo_instr_ex_Z),
	.interrupt_captured_ext_sys(u_csr_privarch_0_u_miv_rv32_priv_irq_0_gen_ext_sys_irq_2__gen_ext_sys_irq_bit_interrupt_captured_ext_sys),
	.status_mie(u_csr_privarch_0_status_mie),
	.N_112_2(N_112_2),
	.de_ex_pipe_i_access_mem_error_ex(de_ex_pipe_i_access_mem_error_ex_Z),
	.de_ex_pipe_dbreak_ex(de_ex_pipe_dbreak_ex_Z),
	.d_m3_0_a2_2_1(d_m3_0_a2_2_1),
	.ex_retr_pipe_exu_result_valid_retr(ex_retr_pipe_exu_result_valid_retr),
	.N_28_i_1z(N_28_i),
	.N_26_i_1z(N_26_i),
	.un1_ex_retr_pipe_lsu_op_retr_i_0(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.de_ex_pipe_trap_ret_ex_2_1z(de_ex_pipe_trap_ret_ex_2),
	.gpr_wr_en_retr_1z(gpr_wr_en_retr),
	.ex_retr_pipe_gpr_wr_en_retr(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_Z ),
	.un1_instruction_34_i(u_idecode_0_un1_instruction_34_i),
	.ex_retr_pipe_dbreak_retr(ex_retr_pipe_dbreak_retr_Z),
	.dcsr_stepie(u_csr_privarch_0_dcsr_stepie),
	.dcsr_step(u_csr_privarch_0_dcsr_step),
	.de_ex_pipe_i_access_misalign_error_ex(de_ex_pipe_i_access_misalign_error_ex_Z),
	.de_ex_pipe_illegal_instr_ex(de_ex_pipe_illegal_instr_ex_Z),
	.de_ex_pipe_m_env_call_ex(de_ex_pipe_m_env_call_ex_Z),
	.gpr_rs2_stall_csr_2_1_1z(u_idecode_0_gpr_rs2_stall_csr_2_1),
	.un1_instruction_27_i(u_idecode_0_un1_instruction_27_i),
	.de_ex_pipe_bcu_op_sel_ex(de_ex_pipe_bcu_op_sel_ex_Z),
	.debug_gpr_req_wr_en(debug_gpr_req_wr_en),
	.debug_gpr_req_valid(debug_gpr_req_valid),
	.N_92(N_92),
	.N_94(N_94),
	.N_97_0(N_97),
	.N_96(N_96),
	.N_95(N_95),
	.N_93(N_93),
	.N_91(N_91),
	.N_90(N_90),
	.N_89(N_89),
	.N_88(N_88),
	.excpt_bus_error_i_i_1(u_csr_privarch_0_excpt_bus_error_i_i_1),
	.ex_retr_pipe_i_access_mem_error_retr(ex_retr_pipe_i_access_mem_error_retr_Z),
	.N_452(N_452),
	.ex_retr_pipe_m_env_call_retr(ex_retr_pipe_m_env_call_retr_Z),
	.N_453(N_453),
	.ex_retr_pipe_i_access_misalign_error_retr(ex_retr_pipe_i_access_misalign_error_retr_Z),
	.wfi_de(wfi_de),
	.m_env_call_de(m_env_call_de),
	.ex_retr_pipe_gpr_wr_sel_retr5(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z(u_idecode_0_case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.de_ex_pipe_gpr_rs3_rd_valid_ex_2(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2 ),
	.debug_gpr_req_rd_en(debug_gpr_req_rd_en),
	.trace_exception(NN_3),
	.soft_reset_taken_retr(soft_reset_taken_retr),
	.un1_exu_result_valid_retr_1z(un1_exu_result_valid_retr),
	.N_451(N_451),
	.ex_retr_pipe_illegal_instr_retr(ex_retr_pipe_illegal_instr_retr_Z),
	.ex_retr_pipe_fence_i_retr(ex_retr_pipe_fence_i_retr_Z),
	.un1_debug_exit_1z(u_idecode_0_un1_debug_exit),
	.debug_exit_retr(debug_exit_retr),
	.ex_retr_pipe_fence_i_retr_2_1z(ex_retr_pipe_fence_i_retr_2),
	.de_ex_pipe_fence_i_ex(de_ex_pipe_fence_i_ex_Z),
	.stage_state_ex(stage_state_ex_Z),
	.N_353(N_353),
	.N_112_4(N_112_4),
	.de_ex_pipe_gpr_rs2_rd_sel_ex5(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0_1z(u_idecode_0_csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0),
	.csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1_1z(u_idecode_0_csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1),
	.un1_gpr_wr_mux_sel_ex_i(un1_gpr_wr_mux_sel_ex_i),
	.interrupt_could_commit_0_0(u_csr_privarch_0_u_miv_rv32_priv_irq_0_interrupt_could_commit_0_0),
	.instr_completing_retr_c_c_c_1z(u_idecode_0_instr_completing_retr_c_c_c),
	.instr_completing_retr_c_c_d_1z(u_idecode_0_instr_completing_retr_c_c_d),
	.lsu_op_os(lsu_op_os),
	.stage_state_retr(stage_state_retr_Z),
	.gpr_rd_rs1_completing_ex_i_1_3_1z(u_idecode_0_gpr_rd_rs1_completing_ex_i_1_3),
	.fence_de(fence_de),
	.instr_completing_retr_1(u_idecode_0_instr_completing_retr_1),
	.debug_enter_retr_rep1(debug_enter_retr_rep1),
	.gpr_wr_completing_retr(gpr_wr_completing_retr),
	.lsu_resp_valid(lsu_resp_valid),
	.gpr_wr_completing_retr_3_0_d_1z(gpr_wr_completing_retr_3_0_d),
	.un1_raddr0_i(gen_gpr_ram_u_gpr_0_gen_gpr_u_gpr_array_0_un1_raddr0_i),
	.trace_priv_i(debug_csr_req_ready),
	.lsu_resp_ready_1z(lsu_resp_ready),
	.un14_gpr_rs1_stall_lsu(\gen_read_gpr_rs1_ex.gen_rs1_lsu_stall.un14_gpr_rs1_stall_lsu ),
	.N_1337_2(N_1337_2),
	.ifu_expipe_req_branch_excpt_req_valid(ifu_expipe_req_branch_excpt_req_valid),
	.exu_result_valid_ex(exu_result_valid_ex),
	.cmp_cond(\exu_result_flags_ex.cmp_cond ),
	.bcu_result_valid_i(bcu_result_valid_i),
	.stage_state_retr_fast(stage_state_retr_fast_Z),
	.N_38_i(N_38_i),
	.stage_state_retr_rep1(stage_state_retr_rep1_Z),
	.ifu_expipe_resp_ready_1z(ifu_expipe_resp_ready),
	.ifu_expipe_req_branch_excpt_req_ready(ifu_expipe_req_branch_excpt_req_ready),
	.lsu_req_ready(lsu_req_ready),
	.un1_instruction_15_i(u_idecode_0_un1_instruction_15_i),
	.case_dec_gpr_rs2_rd_sel_2_sqmuxa_1z(u_idecode_0_case_dec_gpr_rs2_rd_sel_2_sqmuxa),
	.instr_inhibit_ex_i_0(instr_inhibit_ex_i_0),
	.N_2741_i(N_2741_i),
	.instr_accepted_ex_6_RNIKAL5C_1z(instr_accepted_ex_6_RNIKAL5C),
	.N_2738_i(N_2738_i),
	.N_1682_i(N_1682_i)
);
// @36:8372
  miv_rv32_csr_decode_1s_1s_0s u_miv_rv32_csr_decode_de_0 (
	.sw_csr_wr_op_de(sw_csr_wr_op_de[1:0]),
	.sw_csr_addr_de_1_4(sw_csr_addr_de_1[4]),
	.sw_csr_addr_de_1_9(sw_csr_addr_de_1[9]),
	.sw_csr_addr_de_1_8(sw_csr_addr_de_1[8]),
	.sw_csr_addr_de_1_1(sw_csr_addr_de_1[1]),
	.sw_csr_addr_de_1_6(sw_csr_addr_de_1[6]),
	.sw_csr_addr_de_1_5(sw_csr_addr_de_1[5]),
	.sw_csr_addr_de_1_0(sw_csr_addr_de_1[0]),
	.sw_csr_addr_de_1_7(sw_csr_addr_de_1[7]),
	.sw_csr_addr_de_1_11(sw_csr_addr_de_1[11]),
	.sw_csr_addr_de(sw_csr_addr_de[11:0]),
	.ifu_expipe_resp_ireg({ifu_expipe_resp_ireg[31:28], N_2896, ifu_expipe_resp_ireg[26:25], N_2895, ifu_expipe_resp_ireg[23:20]}),
	.csr_rd_illegal_i_5_1z(u_miv_rv32_csr_decode_de_0_csr_rd_illegal_i_5),
	.N_56(u_miv_rv32_csr_decode_de_0_N_56),
	.sw_csr_rd_op_de(sw_csr_rd_op_de),
	.csr_rd_illegal_i_6_1z(u_miv_rv32_csr_decode_de_0_csr_rd_illegal_i_6),
	.case_dec_gpr_rs2_rd_sel_0_sqmuxa(u_idecode_0_case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.un1_instruction_34_i(u_idecode_0_un1_instruction_34_i)
);
// @36:9570
  miv_rv32_bcu u_bcu_0 (
	.de_ex_pipe_curr_pc_ex_2_0(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [21]),
	.ifu_expipe_resp_ireg_vaddr_0(ifu_expipe_resp_ireg_vaddr[21]),
	.ifu_expipe_resp_next_vaddr_0(ifu_expipe_resp_next_vaddr[21]),
	.un1_u_miv_rv32_csr_decode_0_2_0(u_csr_privarch_0_un1_u_miv_rv32_csr_decode_0_2[42]),
	.ex_retr_pipe_sw_csr_addr_retr_0(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [0]),
	.ex_retr_pipe_sw_csr_addr_retr_9(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [9]),
	.ex_retr_pipe_sw_csr_addr_retr_1(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [1]),
	.ex_retr_pipe_sw_csr_addr_retr_2(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [2]),
	.ex_retr_pipe_sw_csr_addr_retr_6(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [6]),
	.csr_priv_mtvec_epc_retr(csr_priv_mtvec_epc_retr[31:1]),
	.csr_priv_dpc_retr(csr_priv_dpc_retr[31:0]),
	.de_ex_pipe_immediate_ex(de_ex_pipe_immediate_ex_Z[31:0]),
	.de_ex_pipe_curr_pc_ex(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [31:0]),
	.gpr_rs1_rd_data_sig(gpr_rs1_rd_data_sig[31:0]),
	.de_ex_pipe_bcu_operand0_mux_sel_ex_0(de_ex_pipe_bcu_operand0_mux_sel_ex_Z[0]),
	.csr_priv_mtvec_excpt_vec_retr(csr_priv_mtvec_excpt_vec_retr[31:2]),
	.de_ex_pipe_bcu_operand1_mux_sel_ex(de_ex_pipe_bcu_operand1_mux_sel_ex_Z[2:0]),
	.lsu_req_addr(ifu_expipe_req_branch_excpt_vaddr[31:1]),
	.N_1337_i(N_1337_i),
	.bcu_result_valid_i_1z(bcu_result_valid_i),
	.N_455(N_455),
	.force_debug_nop_de(force_debug_nop_de),
	.stage_state_retr(stage_state_retr_Z),
	.N_112_2(N_112_2),
	.N_353(N_353),
	.N_1337_2(N_1337_2),
	.de_ex_pipe_bcu_op_sel_ex(de_ex_pipe_bcu_op_sel_ex_Z),
	.stage_state_ex(stage_state_ex_Z),
	.bcu_result_cry_0_Y(lsu_req_addr[0])
);
// @36:10091
  miv_rv32_gpr_ram_0s_0_0s_32s \gen_gpr_ram.u_gpr_0  (
	.gpr_wr_data_retr(gpr_wr_data_retr[31:0]),
	.debug_gpr_resp_rd_data(debug_gpr_resp_rd_data[31:0]),
	.gpr_rs1_rd_data_sig(gpr_rs1_rd_data_sig[31:0]),
	.ex_retr_pipe_gpr_wr_mux_sel_retr_0(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [0]),
	.ex_retr_pipe_gpr_wr_sel_retr(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [5:0]),
	.de_ex_pipe_gpr_rs1_rd_sel_ex(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [4:0]),
	.de_ex_pipe_gpr_rs2_rd_sel_ex(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [5:0]),
	.un1_raddr1_i(gen_gpr_ram_u_gpr_0_gen_gpr_u_gpr_array_0_un1_raddr1_i),
	.un1_raddr0_i(gen_gpr_ram_u_gpr_0_gen_gpr_u_gpr_array_0_un1_raddr0_i),
	.N_455(N_455),
	.un1_rs2_rd_hzd_1z(gen_gpr_ram_u_gpr_0_un1_rs2_rd_hzd),
	.d_m3_0_a2_2_3(d_m3_0_a2_2_3),
	.soft_reset_taken_retr(soft_reset_taken_retr),
	.trace_exception(NN_3),
	.formal_trace_reset_taken(NN_2),
	.gpr_N_5_mux(u_idecode_0_gpr_N_5_mux),
	.gpr_rs2_rd_data_valid_7_6_1z(gen_gpr_ram_u_gpr_0_gpr_rs2_rd_data_valid_7_6),
	.gpr_rs2_stall_csr_2_1(u_idecode_0_gpr_rs2_stall_csr_2_1),
	.gpr_rs1_rd_valid_mux(gpr_rs1_rd_valid_mux),
	.gpr_rs2_rd_valid_dbgpipe(gpr_rs2_rd_valid_dbgpipe),
	.gpr_wr_valid_retr(gpr_wr_valid_retr),
	.clk(clk),
	.dff_arst(dff_arst)
);
// @36:10236
  miv_rv32_csr_privarch_Z7 u_csr_privarch_0 (
	.ifu_expipe_resp_ireg_vaddr(ifu_expipe_resp_ireg_vaddr[31:0]),
	.ex_retr_pipe_sw_csr_wr_op_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z [1:0]),
	.de_ex_pipe_branch_cond_ex(de_ex_pipe_branch_cond_ex_Z[1:0]),
	.un3_branch_cond_ex(\gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex [1:0]),
	.de_ex_pipe_sw_csr_addr_ex(de_ex_pipe_sw_csr_addr_ex_Z[1:0]),
	.debug_csr_req_addr(debug_csr_req_addr[1:0]),
	.ex_retr_pipe_sw_csr_addr_retr_2(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [1:0]),
	.de_ex_pipe_exu_result_mux_sel_ex(de_ex_pipe_exu_result_mux_sel_ex_Z[2:0]),
	.ifu_expipe_resp_next_vaddr({ifu_expipe_resp_next_vaddr[31:22], N_2902, ifu_expipe_resp_next_vaddr[20:15], N_2901, ifu_expipe_resp_next_vaddr[13:0]}),
	.de_ex_pipe_curr_pc_ex_2({\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [31:22], N_2904, \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [20:15], N_2903, \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [13:0]}),
	.csr_priv_dpc_retr(csr_priv_dpc_retr[31:0]),
	.trigger_req_de(trigger_req_de[1:0]),
	.rv32i_dec_shifter_unit_op_sel_m_0(u_idecode_0_rv32i_dec_shifter_unit_op_sel_m[1]),
	.rv32i_dec_branch_cond_m_0(u_idecode_0_rv32i_dec_branch_cond_m[0]),
	.rv32c_dec_branch_cond_m_0(u_idecode_0_rv32c_dec_branch_cond_m[0]),
	.de_ex_pipe_branch_cond_ex_1(de_ex_pipe_branch_cond_ex_1[1:0]),
	.time_count(time_count[63:0]),
	.sw_csr_rd_data_retr(debug_csr_resp_rd_data[31:0]),
	.rv32i_dec_shifter_unit_op_sel_0(u_idecode_0_rv32i_dec_shifter_unit_op_sel[0]),
	.rv32c_dec_shifter_unit_op_sel_m_0(u_idecode_0_rv32c_dec_shifter_unit_op_sel_m[0]),
	.de_ex_pipe_shifter_unit_op_sel_ex_1(de_ex_pipe_shifter_unit_op_sel_ex_1[1:0]),
	.csr_priv_mtvec_epc_retr(csr_priv_mtvec_epc_retr[31:1]),
	.csr_priv_mtvec_excpt_vec_retr(csr_priv_mtvec_excpt_vec_retr[31:2]),
	.ex_retr_pipe_sw_csr_addr_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [11:0]),
	.un1_u_miv_rv32_csr_decode_0_2_0(u_csr_privarch_0_un1_u_miv_rv32_csr_decode_0_2[42]),
	.ie_mextsysie_0(u_csr_privarch_0_ie_mextsysie[2]),
	.ex_retr_pipe_gpr_wr_mux_sel_retr(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [1:0]),
	.sys_ext_irq_src_0(sys_ext_irq_src[2]),
	.ex_retr_pipe_curr_pc_retr(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [31:0]),
	.ex_retr_pipe_exu_result_retr(ex_retr_pipe_exu_result_retr[31:0]),
	.ex_retr_pipe_curr_instr_enc_retr(ex_retr_pipe_curr_instr_enc_retr_Z[31:0]),
	.ex_retr_pipe_trigger_retr_0(\gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr_Z [0]),
	.un1_instr_completing_retr_0_0(u_idecode_0_un1_instr_completing_retr_0_0),
	.gpr_wr_completing_retr_3_0_d(gpr_wr_completing_retr_3_0_d),
	.un14_gpr_rs1_stall_lsu(\gen_read_gpr_rs1_ex.gen_rs1_lsu_stall.un14_gpr_rs1_stall_lsu ),
	.lsu_flush(ifu_expipe_req_flush),
	.un1_exu_result_valid_retr(un1_exu_result_valid_retr),
	.d_m3_0_a2_2_1(d_m3_0_a2_2_1),
	.d_m3_0_a2_2_3(d_m3_0_a2_2_3),
	.debug_resume_req(debug_resume_req),
	.ex_retr_debug_enter_req_retr(\gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr_Z ),
	.de_ex_pipe_bcu_op_sel_ex7(de_ex_pipe_bcu_op_sel_ex7),
	.N_2738_i(N_2738_i),
	.N_28_i(N_28_i),
	.N_26_i(N_26_i),
	.debug_csr_req_valid(debug_csr_req_valid),
	.debug_csr_req_wr_en(debug_csr_req_wr_en),
	.un3_ex_retr_pipe_sw_csr_wr_op_retr(\gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr ),
	.de_ex_pipe_shifter_unit_op_sel_ex7(de_ex_pipe_shifter_unit_op_sel_ex7),
	.stage_state_ex(stage_state_ex_Z),
	.N_112_2(N_112_2),
	.debug_csr_req_rd_en(debug_csr_req_rd_en),
	.un4_exu_res_req_retr(un4_exu_res_req_retr),
	.debug_enter_req_de(debug_enter_req_de),
	.stage_state_retr_rep1(stage_state_retr_rep1_Z),
	.ex_retr_pipe_dbreak_retr(ex_retr_pipe_dbreak_retr_Z),
	.de_ex_pipe_sw_csr_rd_op_ex(de_ex_pipe_sw_csr_rd_op_ex_Z),
	.un1_ex_retr_pipe_lsu_op_retr_i_0(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.ex_retr_pipe_sw_csr_rd_op_retr_2(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2 ),
	.N_453(N_453),
	.N_452(N_452),
	.ex_retr_pipe_m_env_call_retr(ex_retr_pipe_m_env_call_retr_Z),
	.ex_retr_pipe_sw_csr_rd_op_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_Z ),
	.excpt_bus_error_i_i_1(u_csr_privarch_0_excpt_bus_error_i_i_1),
	.debug_exit_retr(debug_exit_retr),
	.debug_halt_req(debug_halt_req),
	.lsu_resp_ld_addr_misalign(lsu_resp_ld_addr_misalign),
	.lsu_resp_access_mem_error(lsu_resp_access_mem_error),
	.sw_csr_op_ready_retr(sw_csr_op_ready_retr),
	.trace_exception(NN_3),
	.debug_resume_ack(debug_resume_ack),
	.debug_halt_ack(debug_halt_ack),
	.ex_retr_pipe_wfi_retr(ex_retr_pipe_wfi_retr_Z),
	.set_wfi_waiting(u_csr_privarch_0_set_wfi_waiting),
	.un1_instruction_15_i(u_idecode_0_un1_instruction_15_i),
	.case_dec_gpr_rs2_rd_sel_0_sqmuxa(u_idecode_0_case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.un1_instruction_9_m(u_idecode_0_un1_instruction_9_m),
	.ex_retr_pipe_i_access_misalign_error_retr(ex_retr_pipe_i_access_misalign_error_retr_Z),
	.un3_csr_complete_retr(un3_csr_complete_retr),
	.force_debug_nop_de(force_debug_nop_de),
	.lsu_op_complete_retr_c(u_idecode_0_lsu_op_complete_retr_c),
	.trigger_op_addr_valid_de(trigger_op_addr_valid_de),
	.de_ex_pipe_implicit_pseudo_instr_ex_2(de_ex_pipe_implicit_pseudo_instr_ex_2),
	.interrupt_could_commit_0_0(u_csr_privarch_0_u_miv_rv32_priv_irq_0_interrupt_could_commit_0_0),
	.instr_completing_retr_c_d(u_idecode_0_instr_completing_retr_c_d),
	.un1_instr_completing_retr_c_d_0(u_idecode_0_un1_instr_completing_retr_c_d_0),
	.instr_completing_retr_1(u_idecode_0_instr_completing_retr_1),
	.un1_instruction_27_i(u_idecode_0_un1_instruction_27_i),
	.case_dec_gpr_rs2_rd_sel_2_sqmuxa(u_idecode_0_case_dec_gpr_rs2_rd_sel_2_sqmuxa),
	.un1_debug_exit(u_idecode_0_un1_debug_exit),
	.lsu_op_complete_retr_d(u_idecode_0_lsu_op_complete_retr_d),
	.un1_instr_completing_retr_d(u_idecode_0_un1_instr_completing_retr_d),
	.instr_completing_retr_d(u_idecode_0_instr_completing_retr_d),
	.bcu_op_completing_ex(bcu_op_completing_ex),
	.N_451(N_451),
	.resetn(resetn),
	.csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1(u_idecode_0_csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1),
	.csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0(u_idecode_0_csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0),
	.N_112_4(N_112_4),
	.debug_csr_resp_valid(debug_csr_resp_valid),
	.debug_enter_retr_rep1(debug_enter_retr_rep1),
	.lsu_resp_valid(lsu_resp_valid),
	.lsu_resp_ready(lsu_resp_ready),
	.un6_instr_is_lsu_op_retr(un6_instr_is_lsu_op_retr),
	.csr_complete_retr(csr_complete_retr),
	.interrupt_captured_ext_sys(u_csr_privarch_0_u_miv_rv32_priv_irq_0_gen_ext_sys_irq_2__gen_ext_sys_irq_bit_interrupt_captured_ext_sys),
	.ex_retr_pipe_gpr_wr_en_retr(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_Z ),
	.status_mie(u_csr_privarch_0_status_mie),
	.dcsr_step(u_csr_privarch_0_dcsr_step),
	.dcsr_stepie(u_csr_privarch_0_dcsr_stepie),
	.ex_retr_pipe_exu_result_valid_retr(ex_retr_pipe_exu_result_valid_retr),
	.lsu_op_os(lsu_op_os),
	.un1_irq_stall_lsu_req_0_0(u_csr_privarch_0_u_miv_rv32_priv_irq_0_un1_irq_stall_lsu_req_0_0),
	.un1_irq_stall_lsu_req(u_csr_privarch_0_u_miv_rv32_priv_irq_0_un1_irq_stall_lsu_req),
	.irq_stall_lsu_req_retr(irq_stall_lsu_req_retr),
	.d_N_3_mux_1(d_N_3_mux_1),
	.gpr_wr_en_retr(gpr_wr_en_retr),
	.instr_completing_retr_c_c_c(u_idecode_0_instr_completing_retr_c_c_c),
	.instr_completing_retr_c_c_d(u_idecode_0_instr_completing_retr_c_c_d),
	.debug_enter_retr(debug_enter_retr),
	.gpr_wr_completing_retr(gpr_wr_completing_retr),
	.interrupt_could_commit(u_csr_privarch_0_u_miv_rv32_priv_irq_0_interrupt_could_commit),
	.m_external_irq(m_external_irq),
	.m_timer_irq(m_timer_irq),
	.m_sw_irq(m_sw_irq),
	.lsu_resp_str_amo_addr_misalign(lsu_resp_str_amo_addr_misalign),
	.stage_state_retr(stage_state_retr_Z),
	.ex_retr_pipe_trap_ret_retr(ex_retr_pipe_trap_ret_retr_Z),
	.debug_mode_retire_mask_retr(debug_mode_retire_mask_retr),
	.formal_trace_reset_taken(NN_2),
	.core_soft_reset(core_soft_reset),
	.debug_core_reset(debug_core_reset),
	.stage_state_retr_fast(stage_state_retr_fast_Z),
	.lsu_flush_i(lsu_flush_i),
	.wfi_waiting_reg_1z(u_csr_privarch_0_wfi_waiting_reg),
	.debug_active(debug_active),
	.clk(clk),
	.dff_arst(dff_arst),
	.trace_priv_i_i(trace_priv_i_i),
	.trace_priv_i(debug_csr_req_ready)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign gpr_uncorrectable_ecc_error = GND;
assign ifu_expipe_fetch_en = GND;
assign ifu_expipe_req_branch_excpt_vaddr[0] = GND;
assign ifu_expipe_req_priv[0] = VCC;
assign ifu_expipe_req_priv[1] = VCC;
assign lsu_flush = GND;
assign lsu_req_addr[1] = GND;
assign lsu_req_addr[2] = GND;
assign lsu_req_addr[3] = GND;
assign lsu_req_addr[4] = GND;
assign lsu_req_addr[5] = GND;
assign lsu_req_addr[6] = GND;
assign lsu_req_addr[7] = GND;
assign lsu_req_addr[8] = GND;
assign lsu_req_addr[9] = GND;
assign lsu_req_addr[10] = GND;
assign lsu_req_addr[11] = GND;
assign lsu_req_addr[12] = GND;
assign lsu_req_addr[13] = GND;
assign lsu_req_addr[14] = GND;
assign lsu_req_addr[15] = GND;
assign lsu_req_addr[16] = GND;
assign lsu_req_addr[17] = GND;
assign lsu_req_addr[18] = GND;
assign lsu_req_addr[19] = GND;
assign lsu_req_addr[20] = GND;
assign lsu_req_addr[21] = GND;
assign lsu_req_addr[22] = GND;
assign lsu_req_addr[23] = GND;
assign lsu_req_addr[24] = GND;
assign lsu_req_addr[25] = GND;
assign lsu_req_addr[26] = GND;
assign lsu_req_addr[27] = GND;
assign lsu_req_addr[28] = GND;
assign lsu_req_addr[29] = GND;
assign lsu_req_addr[30] = GND;
assign lsu_req_addr[31] = GND;
assign lsu_req_addr_valid = GND;
assign lsu_req_wr_data_valid = GND;
assign debug_gpr_req_ready = GND;
assign debug_resethalt_ack = GND;
assign debug_mode = GND;
assign formal_trace_instr[0] = GND;
assign formal_trace_instr[1] = GND;
assign formal_trace_instr[2] = GND;
assign formal_trace_instr[3] = GND;
assign formal_trace_instr[4] = GND;
assign formal_trace_instr[5] = GND;
assign formal_trace_instr[6] = GND;
assign formal_trace_instr[7] = GND;
assign formal_trace_instr[8] = GND;
assign formal_trace_instr[9] = GND;
assign formal_trace_instr[10] = GND;
assign formal_trace_instr[11] = GND;
assign formal_trace_instr[12] = GND;
assign formal_trace_instr[13] = GND;
assign formal_trace_instr[14] = GND;
assign formal_trace_instr[15] = GND;
assign formal_trace_instr[16] = GND;
assign formal_trace_instr[17] = GND;
assign formal_trace_instr[18] = GND;
assign formal_trace_instr[19] = GND;
assign formal_trace_instr[20] = GND;
assign formal_trace_instr[21] = GND;
assign formal_trace_instr[22] = GND;
assign formal_trace_instr[23] = GND;
assign formal_trace_instr[24] = GND;
assign formal_trace_instr[25] = GND;
assign formal_trace_instr[26] = GND;
assign formal_trace_instr[27] = GND;
assign formal_trace_instr[28] = GND;
assign formal_trace_instr[29] = GND;
assign formal_trace_instr[30] = GND;
assign formal_trace_instr[31] = GND;
assign formal_trace_pc[0] = GND;
assign formal_trace_pc[1] = GND;
assign formal_trace_pc[2] = GND;
assign formal_trace_pc[3] = GND;
assign formal_trace_pc[4] = GND;
assign formal_trace_pc[5] = GND;
assign formal_trace_pc[6] = GND;
assign formal_trace_pc[7] = GND;
assign formal_trace_pc[8] = GND;
assign formal_trace_pc[9] = GND;
assign formal_trace_pc[10] = GND;
assign formal_trace_pc[11] = GND;
assign formal_trace_pc[12] = GND;
assign formal_trace_pc[13] = GND;
assign formal_trace_pc[14] = GND;
assign formal_trace_pc[15] = GND;
assign formal_trace_pc[16] = GND;
assign formal_trace_pc[17] = GND;
assign formal_trace_pc[18] = GND;
assign formal_trace_pc[19] = GND;
assign formal_trace_pc[20] = GND;
assign formal_trace_pc[21] = GND;
assign formal_trace_pc[22] = GND;
assign formal_trace_pc[23] = GND;
assign formal_trace_pc[24] = GND;
assign formal_trace_pc[25] = GND;
assign formal_trace_pc[26] = GND;
assign formal_trace_pc[27] = GND;
assign formal_trace_pc[28] = GND;
assign formal_trace_pc[29] = GND;
assign formal_trace_pc[30] = GND;
assign formal_trace_pc[31] = GND;
assign formal_trace_reset_taken = GND;
assign formal_trace_instr_retire = GND;
assign trace_valid = GND;
assign trace_iaddr[0] = GND;
assign trace_iaddr[1] = GND;
assign trace_iaddr[2] = GND;
assign trace_iaddr[3] = GND;
assign trace_iaddr[4] = GND;
assign trace_iaddr[5] = GND;
assign trace_iaddr[6] = GND;
assign trace_iaddr[7] = GND;
assign trace_iaddr[8] = GND;
assign trace_iaddr[9] = GND;
assign trace_iaddr[10] = GND;
assign trace_iaddr[11] = GND;
assign trace_iaddr[12] = GND;
assign trace_iaddr[13] = GND;
assign trace_iaddr[14] = GND;
assign trace_iaddr[15] = GND;
assign trace_iaddr[16] = GND;
assign trace_iaddr[17] = GND;
assign trace_iaddr[18] = GND;
assign trace_iaddr[19] = GND;
assign trace_iaddr[20] = GND;
assign trace_iaddr[21] = GND;
assign trace_iaddr[22] = GND;
assign trace_iaddr[23] = GND;
assign trace_iaddr[24] = GND;
assign trace_iaddr[25] = GND;
assign trace_iaddr[26] = GND;
assign trace_iaddr[27] = GND;
assign trace_iaddr[28] = GND;
assign trace_iaddr[29] = GND;
assign trace_iaddr[30] = GND;
assign trace_iaddr[31] = GND;
assign trace_insn[0] = GND;
assign trace_insn[1] = GND;
assign trace_insn[2] = GND;
assign trace_insn[3] = GND;
assign trace_insn[4] = GND;
assign trace_insn[5] = GND;
assign trace_insn[6] = GND;
assign trace_insn[7] = GND;
assign trace_insn[8] = GND;
assign trace_insn[9] = GND;
assign trace_insn[10] = GND;
assign trace_insn[11] = GND;
assign trace_insn[12] = GND;
assign trace_insn[13] = GND;
assign trace_insn[14] = GND;
assign trace_insn[15] = GND;
assign trace_insn[16] = GND;
assign trace_insn[17] = GND;
assign trace_insn[18] = GND;
assign trace_insn[19] = GND;
assign trace_insn[20] = GND;
assign trace_insn[21] = GND;
assign trace_insn[22] = GND;
assign trace_insn[23] = GND;
assign trace_insn[24] = GND;
assign trace_insn[25] = GND;
assign trace_insn[26] = GND;
assign trace_insn[27] = GND;
assign trace_insn[28] = GND;
assign trace_insn[29] = GND;
assign trace_insn[30] = GND;
assign trace_insn[31] = GND;
assign trace_priv = GND;
assign trace_exception = GND;
assign trace_interrupt = GND;
assign trace_cause[0] = GND;
assign trace_cause[1] = GND;
assign trace_cause[2] = GND;
assign trace_cause[3] = GND;
assign trace_cause[4] = GND;
assign trace_tval[0] = GND;
assign trace_tval[1] = GND;
assign trace_tval[2] = GND;
assign trace_tval[3] = GND;
assign trace_tval[4] = GND;
assign trace_tval[5] = GND;
assign trace_tval[6] = GND;
assign trace_tval[7] = GND;
assign trace_tval[8] = GND;
assign trace_tval[9] = GND;
assign trace_tval[10] = GND;
assign trace_tval[11] = GND;
assign trace_tval[12] = GND;
assign trace_tval[13] = GND;
assign trace_tval[14] = GND;
assign trace_tval[15] = GND;
assign trace_tval[16] = GND;
assign trace_tval[17] = GND;
assign trace_tval[18] = GND;
assign trace_tval[19] = GND;
assign trace_tval[20] = GND;
assign trace_tval[21] = GND;
assign trace_tval[22] = GND;
assign trace_tval[23] = GND;
assign trace_tval[24] = GND;
assign trace_tval[25] = GND;
assign trace_tval[26] = GND;
assign trace_tval[27] = GND;
assign trace_tval[28] = GND;
assign trace_tval[29] = GND;
assign trace_tval[30] = GND;
assign trace_tval[31] = GND;
assign gpr_ram_init_done = GND;
assign i_flush = GND;
assign ram_init_soft_debug_reset = GND;
endmodule /* miv_rv32_expipe_Z8 */

module miv_rv32_ifu_iab_32s_2s_3s_2s_0s (
  iab_resp_error_0,
  iab_resp_data,
  ifu_expipe_resp_ireg_vaddr_net,
  req_fetch_ptr_0,
  cpu_d_req_addr_net_0,
  buff_entry_addr_req_2__RNIRLPQFK_S_0,
  buff_entry_addr_req_2__RNI5FKB4L_S_0,
  buff_entry_addr_req_2__RNIKVU9RJ_S_0,
  buff_entry_addr_req_2__RNILJ6P6J_S_0,
  buff_entry_addr_req_2__RNIPAE8II_S_0,
  buff_entry_addr_req_2__RNI05MNTH_S_0,
  buff_entry_addr_req_2__RNIA2U69H_S_0,
  buff_entry_addr_req_2__RNIN26MKG_S_0,
  buff_entry_addr_req_2__RNI76E50G_S_0,
  buff_entry_addr_req_2__RNIQCMKBF_S_0,
  buff_entry_addr_req_2__RNIGMU3NE_S_0,
  buff_entry_addr_req_2__RNI937J2E_S_0,
  buff_entry_addr_req_2__RNI5JF2ED_S_0,
  buff_entry_addr_req_2__RNI9DQHPC_S_0,
  buff_entry_addr_req_2__RNIGA515C_S_0,
  buff_entry_addr_req_2__RNIQAGGGB_S_0,
  buff_entry_addr_req_2__RNI7ERVRA_S_0,
  buff_entry_addr_req_2__RNINK6F7A_S_0,
  buff_entry_addr_req_2__RNIAUHUI9_S_0,
  buff_entry_addr_req_2__RNI0BTDU8_S_0,
  buff_entry_addr_req_2__RNIPQ8T98_S_0,
  buff_entry_addr_req_2__RNILDKCL7_S_0,
  buff_entry_addr_req_2__RNIK30S07_S_0,
  buff_entry_addr_req_2__RNIBOFO46_S_0,
  buff_entry_addr_req_2__RNI5GVK85_S_0,
  buff_entry_addr_req_2__RNI2BFHC4_S_0,
  buff_entry_addr_req_2__RNI29VDG3_S_0,
  buff_entry_addr_req_2__RNI5AFAK2_S_0,
  buff_entry_addr_req_2__RNIBEV6O1_S_0,
  buff_entry_addr_req_2__RNIKLF3S_Y_0,
  cpu_i_resp_rd_data_sel,
  emi_req_os_at_flush,
  num_emi_req_os,
  apb_i_req_addr_net,
  ahb_i_req_addr_net,
  next_req_fetch_ptr,
  branch_req_fence_i,
  N_232,
  iab_resp_complete_1_0,
  iab_head_uncompressed_full,
  iab_head_compressed,
  iab_resp_alloc,
  iab_resp_hword_high_only,
  N_49,
  no_flush_req_os_1z,
  iab_req_empty,
  iab_resp_empty,
  ifu_expipe_resp_ireg_sn_N_2,
  cpu_i_resp_valid_sel,
  iab_head_uncompressed_half,
  un5_fetch_ptr_sel_i,
  ifu_emi_req_accepted,
  ifu_expipe_resp_ready_net,
  ifu_expipe_req_branch_excpt_req_valid_net,
  ifu_expipe_req_flush,
  cpu_i_resp_error_sel,
  un7_iab_readylt1,
  un7_iab_readylto1,
  dff_arst,
  next_req_is_hword_high_only,
  CLK
)
;
output iab_resp_error_0 ;
output [31:0] iab_resp_data ;
inout [31:0] ifu_expipe_resp_ireg_vaddr_net /* synthesis syn_tristate = 1 */ ;
output req_fetch_ptr_0 ;
input cpu_d_req_addr_net_0 ;
output buff_entry_addr_req_2__RNIRLPQFK_S_0 ;
output buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
output buff_entry_addr_req_2__RNIKVU9RJ_S_0 ;
output buff_entry_addr_req_2__RNILJ6P6J_S_0 ;
output buff_entry_addr_req_2__RNIPAE8II_S_0 ;
output buff_entry_addr_req_2__RNI05MNTH_S_0 ;
output buff_entry_addr_req_2__RNIA2U69H_S_0 ;
output buff_entry_addr_req_2__RNIN26MKG_S_0 ;
output buff_entry_addr_req_2__RNI76E50G_S_0 ;
output buff_entry_addr_req_2__RNIQCMKBF_S_0 ;
output buff_entry_addr_req_2__RNIGMU3NE_S_0 ;
output buff_entry_addr_req_2__RNI937J2E_S_0 ;
output buff_entry_addr_req_2__RNI5JF2ED_S_0 ;
output buff_entry_addr_req_2__RNI9DQHPC_S_0 ;
output buff_entry_addr_req_2__RNIGA515C_S_0 ;
output buff_entry_addr_req_2__RNIQAGGGB_S_0 ;
output buff_entry_addr_req_2__RNI7ERVRA_S_0 ;
output buff_entry_addr_req_2__RNINK6F7A_S_0 ;
output buff_entry_addr_req_2__RNIAUHUI9_S_0 ;
output buff_entry_addr_req_2__RNI0BTDU8_S_0 ;
output buff_entry_addr_req_2__RNIPQ8T98_S_0 ;
output buff_entry_addr_req_2__RNILDKCL7_S_0 ;
output buff_entry_addr_req_2__RNIK30S07_S_0 ;
output buff_entry_addr_req_2__RNIBOFO46_S_0 ;
output buff_entry_addr_req_2__RNI5GVK85_S_0 ;
output buff_entry_addr_req_2__RNI2BFHC4_S_0 ;
output buff_entry_addr_req_2__RNI29VDG3_S_0 ;
output buff_entry_addr_req_2__RNI5AFAK2_S_0 ;
output buff_entry_addr_req_2__RNIBEV6O1_S_0 ;
output buff_entry_addr_req_2__RNIKLF3S_Y_0 ;
input [31:0] cpu_i_resp_rd_data_sel ;
output [1:0] emi_req_os_at_flush ;
output [1:0] num_emi_req_os ;
input [31:17] apb_i_req_addr_net ;
input [16:2] ahb_i_req_addr_net ;
inout [1:0] next_req_fetch_ptr /* synthesis syn_tristate = 1 */ ;
input branch_req_fence_i ;
input N_232 ;
input iab_resp_complete_1_0 ;
output iab_head_uncompressed_full ;
output iab_head_compressed ;
input iab_resp_alloc ;
output iab_resp_hword_high_only ;
output N_49 ;
output no_flush_req_os_1z ;
output iab_req_empty ;
output iab_resp_empty ;
output ifu_expipe_resp_ireg_sn_N_2 ;
input cpu_i_resp_valid_sel ;
output iab_head_uncompressed_half ;
input un5_fetch_ptr_sel_i ;
input ifu_emi_req_accepted ;
input ifu_expipe_resp_ready_net ;
input ifu_expipe_req_branch_excpt_req_valid_net ;
input ifu_expipe_req_flush ;
input cpu_i_resp_error_sel ;
output un7_iab_readylt1 ;
output un7_iab_readylto1 ;
input dff_arst ;
input next_req_is_hword_high_only ;
input CLK ;
wire iab_resp_error_0 ;
wire req_fetch_ptr_0 ;
wire cpu_d_req_addr_net_0 ;
wire buff_entry_addr_req_2__RNIRLPQFK_S_0 ;
wire buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
wire buff_entry_addr_req_2__RNIKVU9RJ_S_0 ;
wire buff_entry_addr_req_2__RNILJ6P6J_S_0 ;
wire buff_entry_addr_req_2__RNIPAE8II_S_0 ;
wire buff_entry_addr_req_2__RNI05MNTH_S_0 ;
wire buff_entry_addr_req_2__RNIA2U69H_S_0 ;
wire buff_entry_addr_req_2__RNIN26MKG_S_0 ;
wire buff_entry_addr_req_2__RNI76E50G_S_0 ;
wire buff_entry_addr_req_2__RNIQCMKBF_S_0 ;
wire buff_entry_addr_req_2__RNIGMU3NE_S_0 ;
wire buff_entry_addr_req_2__RNI937J2E_S_0 ;
wire buff_entry_addr_req_2__RNI5JF2ED_S_0 ;
wire buff_entry_addr_req_2__RNI9DQHPC_S_0 ;
wire buff_entry_addr_req_2__RNIGA515C_S_0 ;
wire buff_entry_addr_req_2__RNIQAGGGB_S_0 ;
wire buff_entry_addr_req_2__RNI7ERVRA_S_0 ;
wire buff_entry_addr_req_2__RNINK6F7A_S_0 ;
wire buff_entry_addr_req_2__RNIAUHUI9_S_0 ;
wire buff_entry_addr_req_2__RNI0BTDU8_S_0 ;
wire buff_entry_addr_req_2__RNIPQ8T98_S_0 ;
wire buff_entry_addr_req_2__RNILDKCL7_S_0 ;
wire buff_entry_addr_req_2__RNIK30S07_S_0 ;
wire buff_entry_addr_req_2__RNIBOFO46_S_0 ;
wire buff_entry_addr_req_2__RNI5GVK85_S_0 ;
wire buff_entry_addr_req_2__RNI2BFHC4_S_0 ;
wire buff_entry_addr_req_2__RNI29VDG3_S_0 ;
wire buff_entry_addr_req_2__RNI5AFAK2_S_0 ;
wire buff_entry_addr_req_2__RNIBEV6O1_S_0 ;
wire buff_entry_addr_req_2__RNIKLF3S_Y_0 ;
wire branch_req_fence_i ;
wire N_232 ;
wire iab_resp_complete_1_0 ;
wire iab_head_uncompressed_full ;
wire iab_head_compressed ;
wire iab_resp_alloc ;
wire iab_resp_hword_high_only ;
wire N_49 ;
wire no_flush_req_os_1z ;
wire iab_req_empty ;
wire iab_resp_empty ;
wire ifu_expipe_resp_ireg_sn_N_2 ;
wire cpu_i_resp_valid_sel ;
wire iab_head_uncompressed_half ;
wire un5_fetch_ptr_sel_i ;
wire ifu_emi_req_accepted ;
wire ifu_expipe_resp_ready_net ;
wire ifu_expipe_req_branch_excpt_req_valid_net ;
wire ifu_expipe_req_flush ;
wire cpu_i_resp_error_sel ;
wire un7_iab_readylt1 ;
wire un7_iab_readylto1 ;
wire dff_arst ;
wire next_req_is_hword_high_only ;
wire CLK ;
wire [2:0] buff_entry_hword_high_only_req;
wire [0:0] buff_req_wr_ptr_0_Z;
wire [0:0] buff_req_wr_ptr_1_Z;
wire [31:0] buff_entry_addr_req_2_;
wire [1:0] buff_req_rd_ptr_Z;
wire [31:0] buff_entry_addr_req_1_;
wire [31:0] buff_entry_addr_req_0_;
wire [1:0] buff_resp_rd_ptr_Z;
wire [1:0] buff_resp_rd_ptr_4_Z;
wire [1:0] resp_count_Z;
wire [1:0] resp_count_2_Z;
wire [1:0] buff_resp_wr_ptr_Z;
wire [1:0] buff_resp_wr_ptr_4_Z;
wire [1:0] emi_req_os_count_RNO_Z;
wire [1:0] un20_emi_req_os_at_flush_Z;
wire [1:1] req_count_RNO_Z;
wire [0:0] un12_req_count_iv_i;
wire [2:2] buff_entry_addr_req_2__RNIKLF3S_S;
wire [31:0] req_fetch_ptr_1;
wire [3:3] buff_entry_addr_req_2__RNIBEV6O1_Y;
wire [4:4] buff_entry_addr_req_2__RNI5AFAK2_Y;
wire [5:5] buff_entry_addr_req_2__RNI29VDG3_Y;
wire [6:6] buff_entry_addr_req_2__RNI2BFHC4_Y;
wire [7:7] buff_entry_addr_req_2__RNI5GVK85_Y;
wire [8:8] buff_entry_addr_req_2__RNIBOFO46_Y;
wire [9:9] buff_entry_addr_req_2__RNIK30S07_Y;
wire [10:10] buff_entry_addr_req_2__RNILDKCL7_Y;
wire [11:11] buff_entry_addr_req_2__RNIPQ8T98_Y;
wire [12:12] buff_entry_addr_req_2__RNI0BTDU8_Y;
wire [13:13] buff_entry_addr_req_2__RNIAUHUI9_Y;
wire [14:14] buff_entry_addr_req_2__RNINK6F7A_Y;
wire [15:15] buff_entry_addr_req_2__RNI7ERVRA_Y;
wire [16:16] buff_entry_addr_req_2__RNIQAGGGB_Y;
wire [17:17] buff_entry_addr_req_2__RNIGA515C_Y;
wire [18:18] buff_entry_addr_req_2__RNI9DQHPC_Y;
wire [19:19] buff_entry_addr_req_2__RNI5JF2ED_Y;
wire [20:20] buff_entry_addr_req_2__RNI937J2E_Y;
wire [21:21] buff_entry_addr_req_2__RNIGMU3NE_Y;
wire [22:22] buff_entry_addr_req_2__RNIQCMKBF_Y;
wire [23:23] buff_entry_addr_req_2__RNI76E50G_Y;
wire [24:24] buff_entry_addr_req_2__RNIN26MKG_Y;
wire [25:25] buff_entry_addr_req_2__RNIA2U69H_Y;
wire [26:26] buff_entry_addr_req_2__RNI05MNTH_Y;
wire [27:27] buff_entry_addr_req_2__RNIPAE8II_Y;
wire [28:28] buff_entry_addr_req_2__RNILJ6P6J_Y;
wire [29:29] buff_entry_addr_req_2__RNIKVU9RJ_Y;
wire [31:31] buff_entry_addr_req_2__RNI5FKB4L_FCO;
wire [31:31] buff_entry_addr_req_2__RNI5FKB4L_Y;
wire [30:30] buff_entry_addr_req_2__RNIRLPQFK_Y;
wire [0:0] ramout_3_1_0_co1;
wire [0:0] ramout_3_1_0_wmux_0_S;
wire [0:0] buff_entry_error_resp;
wire [0:0] ramout_3_1_0_y0;
wire [0:0] ramout_3_1_0_co0;
wire [0:0] ramout_3_1_0_wmux_S;
wire [1:0] un1_emi_req_os_at_flush_Z;
wire [1:1] resp_count_2_1_Z;
wire [1:1] un12_req_count_0_1_0_1;
wire [1:1] un12_req_count_0_1_0;
wire [0:0] un5;
wire [31:0] ifu_expipe_resp_ireg_vaddr_net_1;
wire [15:2] buff_entry_data_resp_1_2;
wire [31:0] buff_entry_data_resp_1_1;
wire [0:0] buff_entry_error_resp_1_1;
wire [15:0] buff_entry_data_resp_1_0;
wire [1:1] un12_req_count_0_4_0_tz;
wire [31:0] buff_entry_data_resp_1;
wire [0:0] buff_entry_error_resp_1;
wire [15:0] buff_entry_data_resp;
wire [15:0] buff_resp_head_data_resp_compressed_Z;
wire [15:2] un7_buff_resp_head_data_resp_Z;
wire [0:0] un4_buff_resp_head_error_resp_Z;
wire [1:1] un12_req_count_0_4_tz;
wire VCC ;
wire buff_entry_addr_req_1_2 ;
wire GND ;
wire buff_entry_addr_req_2_2 ;
wire un1_buff_req_wr_ptr_0_1 ;
wire buff_req_wr_ptr4_Z ;
wire buff_entry_addr_req_0_2 ;
wire buff_req_rd_ptr5_Z ;
wire un1_req_count_2_i ;
wire ram0_0 ;
wire awe0 ;
wire ram2_0 ;
wire awe2 ;
wire ram1_0 ;
wire awe1 ;
wire ram3_0 ;
wire awe3 ;
wire ram1_23 ;
wire ram1_22 ;
wire ram1_21 ;
wire ram1_20 ;
wire ram1_19 ;
wire ram1_18 ;
wire ram1_17 ;
wire ram1_16 ;
wire ram1_30 ;
wire ram1_29 ;
wire ram1_28 ;
wire ram1_27 ;
wire ram1_26 ;
wire ram1_25 ;
wire ram1_24 ;
wire ram1_31 ;
wire ram2_21 ;
wire ram2_20 ;
wire ram2_19 ;
wire ram2_18 ;
wire ram2_17 ;
wire ram2_16 ;
wire ram2_28 ;
wire ram2_27 ;
wire ram2_26 ;
wire ram2_25 ;
wire ram2_24 ;
wire ram2_23 ;
wire ram2_22 ;
wire ram2_31 ;
wire ram2_30 ;
wire ram2_29 ;
wire ram0_19 ;
wire ram0_18 ;
wire ram0_17 ;
wire ram0_16 ;
wire ram0_26 ;
wire ram0_25 ;
wire ram0_24 ;
wire ram0_23 ;
wire ram0_22 ;
wire ram0_21 ;
wire ram0_20 ;
wire ram1_1 ;
wire ram1_0_0 ;
wire ram0_31 ;
wire ram0_30 ;
wire ram0_29 ;
wire ram0_28 ;
wire ram0_27 ;
wire ram1_9 ;
wire ram1_8 ;
wire ram1_7 ;
wire ram1_6 ;
wire ram1_5 ;
wire ram1_4 ;
wire ram1_3 ;
wire ram1_2 ;
wire ram2_0_0 ;
wire ram1_15 ;
wire ram1_14 ;
wire ram1_13 ;
wire ram1_12 ;
wire ram1_11 ;
wire ram1_10 ;
wire ram2_7 ;
wire ram2_6 ;
wire ram2_5 ;
wire ram2_4 ;
wire ram2_3 ;
wire ram2_2 ;
wire ram2_1 ;
wire ram2_15 ;
wire ram2_14 ;
wire ram2_13 ;
wire ram2_12 ;
wire ram2_11 ;
wire ram2_10 ;
wire ram2_9 ;
wire ram2_8 ;
wire ram0_6 ;
wire ram0_5 ;
wire ram0_4 ;
wire ram0_3 ;
wire ram0_2 ;
wire ram0_1 ;
wire ram0_0_0 ;
wire ram0_14 ;
wire ram0_13 ;
wire ram0_12 ;
wire ram0_11 ;
wire ram0_10 ;
wire ram0_9 ;
wire ram0_8 ;
wire ram0_7 ;
wire ram0_15 ;
wire next_req_fetch_ptr_0_0_cry_1_cy ;
wire next_req_fetch_ptr_0_0_cry_1 ;
wire next_req_fetch_ptr_0_0_cry_2 ;
wire next_req_fetch_ptr_0_0_cry_3 ;
wire next_req_fetch_ptr_0_0_cry_4 ;
wire next_req_fetch_ptr_0_0_cry_5 ;
wire next_req_fetch_ptr_0_0_cry_6 ;
wire next_req_fetch_ptr_0_0_cry_7 ;
wire next_req_fetch_ptr_0_0_cry_8 ;
wire next_req_fetch_ptr_0_0_cry_9 ;
wire next_req_fetch_ptr_0_0_cry_10 ;
wire next_req_fetch_ptr_0_0_cry_11 ;
wire next_req_fetch_ptr_0_0_cry_12 ;
wire next_req_fetch_ptr_0_0_cry_13 ;
wire next_req_fetch_ptr_0_0_cry_14 ;
wire next_req_fetch_ptr_0_0_cry_15 ;
wire next_req_fetch_ptr_0_0_cry_16 ;
wire next_req_fetch_ptr_0_0_cry_17 ;
wire next_req_fetch_ptr_0_0_cry_18 ;
wire next_req_fetch_ptr_0_0_cry_19 ;
wire next_req_fetch_ptr_0_0_cry_20 ;
wire next_req_fetch_ptr_0_0_cry_21 ;
wire next_req_fetch_ptr_0_0_cry_22 ;
wire next_req_fetch_ptr_0_0_cry_23 ;
wire next_req_fetch_ptr_0_0_cry_24 ;
wire next_req_fetch_ptr_0_0_cry_25 ;
wire next_req_fetch_ptr_0_0_cry_26 ;
wire next_req_fetch_ptr_0_0_cry_27 ;
wire next_req_fetch_ptr_0_0_cry_28 ;
wire un1_req_count_2_1_i_0_Z ;
wire alloc_resp_qual_Z ;
wire resp_complete_qual_0_1_Z ;
wire un1_req_count_2_1_Z ;
wire emi_req_os_count_at_flush_0_sqmuxa_Z ;
wire wa2 ;
wire un23_next_buff_resp_wr_ptr_0_sqmuxa_Z ;
wire N_33 ;
wire iab_resp_hword_high_only_i_0_1 ;
wire un1_next_buff_resp_wr_ptr_1_sqmuxa_Z ;
wire N_34 ;
wire emi_req_os_count_at_flush20_Z ;
wire un15_buff_resp_head_compressed_Z ;
wire un10_buff_resp_head_compressed_Z ;
wire un11_buff_resp_head_uncompressed_full_0_Z ;
wire N_58 ;
wire resp_complete_qual ;
wire SUM_N_4_mux ;
wire N_545 ;
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_hword_high_only_req[1]  (
	.Q(buff_entry_hword_high_only_req[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_is_hword_high_only),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_hword_high_only_req[2]  (
	.Q(buff_entry_hword_high_only_req[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_is_hword_high_only),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18608
  SLE \buff_req_wr_ptr_0[0]  (
	.Q(buff_req_wr_ptr_0_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_buff_req_wr_ptr_0_1),
	.EN(buff_req_wr_ptr4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18608
  SLE \buff_req_wr_ptr_1[0]  (
	.Q(buff_req_wr_ptr_1_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_req_wr_ptr_0_Z[0]),
	.EN(buff_req_wr_ptr4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_hword_high_only_req[0]  (
	.Q(buff_entry_hword_high_only_req[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_is_hword_high_only),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][12]  (
	.Q(buff_entry_addr_req_2_[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[12]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][11]  (
	.Q(buff_entry_addr_req_2_[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[11]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][10]  (
	.Q(buff_entry_addr_req_2_[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[10]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][9]  (
	.Q(buff_entry_addr_req_2_[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[9]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][8]  (
	.Q(buff_entry_addr_req_2_[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[8]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][7]  (
	.Q(buff_entry_addr_req_2_[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[7]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][6]  (
	.Q(buff_entry_addr_req_2_[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[6]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][5]  (
	.Q(buff_entry_addr_req_2_[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[5]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][4]  (
	.Q(buff_entry_addr_req_2_[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[4]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][3]  (
	.Q(buff_entry_addr_req_2_[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[3]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][2]  (
	.Q(buff_entry_addr_req_2_[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[2]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][1]  (
	.Q(buff_entry_addr_req_2_[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[1]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][0]  (
	.Q(buff_entry_addr_req_2_[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[0]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18630
  SLE \buff_req_rd_ptr[1]  (
	.Q(buff_req_rd_ptr_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_req_wr_ptr_1_Z[0]),
	.EN(buff_req_rd_ptr5_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18630
  SLE \buff_req_rd_ptr[0]  (
	.Q(buff_req_rd_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_req_wr_ptr_0_Z[0]),
	.EN(buff_req_rd_ptr5_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][27]  (
	.Q(buff_entry_addr_req_2_[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[27]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][26]  (
	.Q(buff_entry_addr_req_2_[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[26]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][25]  (
	.Q(buff_entry_addr_req_2_[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[25]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][24]  (
	.Q(buff_entry_addr_req_2_[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[24]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][23]  (
	.Q(buff_entry_addr_req_2_[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[23]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][22]  (
	.Q(buff_entry_addr_req_2_[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[22]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][21]  (
	.Q(buff_entry_addr_req_2_[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[21]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][20]  (
	.Q(buff_entry_addr_req_2_[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[20]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][19]  (
	.Q(buff_entry_addr_req_2_[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[19]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][18]  (
	.Q(buff_entry_addr_req_2_[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[18]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][17]  (
	.Q(buff_entry_addr_req_2_[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[17]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][16]  (
	.Q(buff_entry_addr_req_2_[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[16]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][15]  (
	.Q(buff_entry_addr_req_2_[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[15]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][14]  (
	.Q(buff_entry_addr_req_2_[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[14]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][13]  (
	.Q(buff_entry_addr_req_2_[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[13]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][10]  (
	.Q(buff_entry_addr_req_1_[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[10]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][9]  (
	.Q(buff_entry_addr_req_1_[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[9]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][8]  (
	.Q(buff_entry_addr_req_1_[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[8]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][7]  (
	.Q(buff_entry_addr_req_1_[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[7]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][6]  (
	.Q(buff_entry_addr_req_1_[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[6]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][5]  (
	.Q(buff_entry_addr_req_1_[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[5]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][4]  (
	.Q(buff_entry_addr_req_1_[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[4]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][3]  (
	.Q(buff_entry_addr_req_1_[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[3]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][2]  (
	.Q(buff_entry_addr_req_1_[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[2]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][1]  (
	.Q(buff_entry_addr_req_1_[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[1]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][0]  (
	.Q(buff_entry_addr_req_1_[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[0]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][31]  (
	.Q(buff_entry_addr_req_2_[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[31]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][30]  (
	.Q(buff_entry_addr_req_2_[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[30]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][29]  (
	.Q(buff_entry_addr_req_2_[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[29]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][28]  (
	.Q(buff_entry_addr_req_2_[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[28]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][25]  (
	.Q(buff_entry_addr_req_1_[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[25]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][24]  (
	.Q(buff_entry_addr_req_1_[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[24]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][23]  (
	.Q(buff_entry_addr_req_1_[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[23]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][22]  (
	.Q(buff_entry_addr_req_1_[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[22]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][21]  (
	.Q(buff_entry_addr_req_1_[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[21]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][20]  (
	.Q(buff_entry_addr_req_1_[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[20]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][19]  (
	.Q(buff_entry_addr_req_1_[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[19]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][18]  (
	.Q(buff_entry_addr_req_1_[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[18]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][17]  (
	.Q(buff_entry_addr_req_1_[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[17]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][16]  (
	.Q(buff_entry_addr_req_1_[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[16]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][15]  (
	.Q(buff_entry_addr_req_1_[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[15]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][14]  (
	.Q(buff_entry_addr_req_1_[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[14]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][13]  (
	.Q(buff_entry_addr_req_1_[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[13]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][12]  (
	.Q(buff_entry_addr_req_1_[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[12]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][11]  (
	.Q(buff_entry_addr_req_1_[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[11]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][6]  (
	.Q(buff_entry_addr_req_0_[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[6]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][5]  (
	.Q(buff_entry_addr_req_0_[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[5]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][4]  (
	.Q(buff_entry_addr_req_0_[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[4]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][3]  (
	.Q(buff_entry_addr_req_0_[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[3]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][2]  (
	.Q(buff_entry_addr_req_0_[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[2]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][1]  (
	.Q(buff_entry_addr_req_0_[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[1]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][0]  (
	.Q(buff_entry_addr_req_0_[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[0]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18641
  SLE \buff_resp_rd_ptr[1]  (
	.Q(buff_resp_rd_ptr_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_resp_rd_ptr_4_Z[1]),
	.EN(un1_req_count_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18641
  SLE \buff_resp_rd_ptr[0]  (
	.Q(buff_resp_rd_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_resp_rd_ptr_4_Z[0]),
	.EN(un1_req_count_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][31]  (
	.Q(buff_entry_addr_req_1_[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[31]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][30]  (
	.Q(buff_entry_addr_req_1_[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[30]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][29]  (
	.Q(buff_entry_addr_req_1_[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[29]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][28]  (
	.Q(buff_entry_addr_req_1_[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[28]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][27]  (
	.Q(buff_entry_addr_req_1_[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[27]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][26]  (
	.Q(buff_entry_addr_req_1_[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[26]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][21]  (
	.Q(buff_entry_addr_req_0_[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[21]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][20]  (
	.Q(buff_entry_addr_req_0_[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[20]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][19]  (
	.Q(buff_entry_addr_req_0_[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[19]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][18]  (
	.Q(buff_entry_addr_req_0_[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[18]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][17]  (
	.Q(buff_entry_addr_req_0_[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[17]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][16]  (
	.Q(buff_entry_addr_req_0_[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[16]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][15]  (
	.Q(buff_entry_addr_req_0_[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[15]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][14]  (
	.Q(buff_entry_addr_req_0_[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[14]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][13]  (
	.Q(buff_entry_addr_req_0_[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[13]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][12]  (
	.Q(buff_entry_addr_req_0_[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[12]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][11]  (
	.Q(buff_entry_addr_req_0_[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[11]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][10]  (
	.Q(buff_entry_addr_req_0_[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[10]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][9]  (
	.Q(buff_entry_addr_req_0_[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[9]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][8]  (
	.Q(buff_entry_addr_req_0_[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[8]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][7]  (
	.Q(buff_entry_addr_req_0_[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[7]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18704
  SLE \resp_count[0]  (
	.Q(resp_count_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(resp_count_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18617
  SLE \buff_resp_wr_ptr[1]  (
	.Q(buff_resp_wr_ptr_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_resp_wr_ptr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18617
  SLE \buff_resp_wr_ptr[0]  (
	.Q(buff_resp_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_resp_wr_ptr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18685
  SLE \emi_req_os_count[1]  (
	.Q(num_emi_req_os[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(emi_req_os_count_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18685
  SLE \emi_req_os_count[0]  (
	.Q(num_emi_req_os[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(emi_req_os_count_RNO_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][31]  (
	.Q(buff_entry_addr_req_0_[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[31]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][30]  (
	.Q(buff_entry_addr_req_0_[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[30]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][29]  (
	.Q(buff_entry_addr_req_0_[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[29]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][28]  (
	.Q(buff_entry_addr_req_0_[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[28]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][27]  (
	.Q(buff_entry_addr_req_0_[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[27]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][26]  (
	.Q(buff_entry_addr_req_0_[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[26]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][25]  (
	.Q(buff_entry_addr_req_0_[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[25]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][24]  (
	.Q(buff_entry_addr_req_0_[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[24]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][23]  (
	.Q(buff_entry_addr_req_0_[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[23]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][22]  (
	.Q(buff_entry_addr_req_0_[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(apb_i_req_addr_net[22]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18769
  SLE \emi_req_os_at_flush_Z[1]  (
	.Q(emi_req_os_at_flush[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un20_emi_req_os_at_flush_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18769
  SLE \emi_req_os_at_flush_Z[0]  (
	.Q(emi_req_os_at_flush[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un20_emi_req_os_at_flush_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18664
  SLE \req_count[1]  (
	.Q(un7_iab_readylto1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_count_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18664
  SLE \req_count[0]  (
	.Q(un7_iab_readylt1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un12_req_count_iv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18704
  SLE \resp_count[1]  (
	.Q(resp_count_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(resp_count_2_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_error_sel),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]  (
	.Q(ram2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_error_sel),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_error_sel),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3_[0]  (
	.Q(ram3_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_error_sel),
	.EN(awe3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[23]  (
	.Q(ram1_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[23]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[22]  (
	.Q(ram1_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[22]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[21]  (
	.Q(ram1_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[21]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[20]  (
	.Q(ram1_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[20]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[19]  (
	.Q(ram1_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[19]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[18]  (
	.Q(ram1_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[18]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[17]  (
	.Q(ram1_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[17]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[16]  (
	.Q(ram1_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[16]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[30]  (
	.Q(ram1_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[30]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[29]  (
	.Q(ram1_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[29]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[28]  (
	.Q(ram1_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[28]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[27]  (
	.Q(ram1_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[27]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[26]  (
	.Q(ram1_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[26]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[25]  (
	.Q(ram1_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[25]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[24]  (
	.Q(ram1_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[24]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[31]  (
	.Q(ram1_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[31]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[21]  (
	.Q(ram2_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[21]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[20]  (
	.Q(ram2_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[20]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[19]  (
	.Q(ram2_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[19]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[18]  (
	.Q(ram2_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[18]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[17]  (
	.Q(ram2_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[17]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[16]  (
	.Q(ram2_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[16]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[28]  (
	.Q(ram2_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[28]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[27]  (
	.Q(ram2_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[27]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[26]  (
	.Q(ram2_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[26]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[25]  (
	.Q(ram2_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[25]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[24]  (
	.Q(ram2_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[24]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[23]  (
	.Q(ram2_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[23]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[22]  (
	.Q(ram2_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[22]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[31]  (
	.Q(ram2_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[31]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[30]  (
	.Q(ram2_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[30]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[29]  (
	.Q(ram2_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[29]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[19]  (
	.Q(ram0_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[19]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[18]  (
	.Q(ram0_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[18]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[17]  (
	.Q(ram0_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[17]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[16]  (
	.Q(ram0_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[16]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[26]  (
	.Q(ram0_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[26]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[25]  (
	.Q(ram0_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[25]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[24]  (
	.Q(ram0_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[24]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[23]  (
	.Q(ram0_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[23]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[22]  (
	.Q(ram0_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[22]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[21]  (
	.Q(ram0_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[21]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[20]  (
	.Q(ram0_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[20]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]  (
	.Q(ram1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[1]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]  (
	.Q(ram1_0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[0]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[31]  (
	.Q(ram0_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[31]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[30]  (
	.Q(ram0_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[30]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[29]  (
	.Q(ram0_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[29]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[28]  (
	.Q(ram0_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[28]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[27]  (
	.Q(ram0_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[27]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]  (
	.Q(ram1_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[9]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]  (
	.Q(ram1_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[8]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]  (
	.Q(ram1_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[7]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]  (
	.Q(ram1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[6]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]  (
	.Q(ram1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[5]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]  (
	.Q(ram1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[4]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]  (
	.Q(ram1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[3]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]  (
	.Q(ram1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[2]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]  (
	.Q(ram2_0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[0]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]  (
	.Q(ram1_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[15]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]  (
	.Q(ram1_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[14]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]  (
	.Q(ram1_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[13]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]  (
	.Q(ram1_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[12]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]  (
	.Q(ram1_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[11]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]  (
	.Q(ram1_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[10]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]  (
	.Q(ram2_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[7]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]  (
	.Q(ram2_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[6]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]  (
	.Q(ram2_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[5]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]  (
	.Q(ram2_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[4]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]  (
	.Q(ram2_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[3]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]  (
	.Q(ram2_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[2]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]  (
	.Q(ram2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[1]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]  (
	.Q(ram2_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[15]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]  (
	.Q(ram2_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[14]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]  (
	.Q(ram2_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[13]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]  (
	.Q(ram2_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[12]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]  (
	.Q(ram2_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[11]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]  (
	.Q(ram2_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[10]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]  (
	.Q(ram2_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[9]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]  (
	.Q(ram2_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[8]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]  (
	.Q(ram0_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[6]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]  (
	.Q(ram0_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[5]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]  (
	.Q(ram0_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[4]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]  (
	.Q(ram0_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[3]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]  (
	.Q(ram0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[2]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]  (
	.Q(ram0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[1]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]  (
	.Q(ram0_0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[0]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]  (
	.Q(ram0_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[14]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]  (
	.Q(ram0_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[13]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]  (
	.Q(ram0_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[12]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]  (
	.Q(ram0_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[11]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]  (
	.Q(ram0_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[10]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]  (
	.Q(ram0_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[9]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]  (
	.Q(ram0_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[8]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]  (
	.Q(ram0_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[7]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]  (
	.Q(ram0_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[15]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIKLF3S[2]  (
	.FCO(next_req_fetch_ptr_0_0_cry_1_cy),
	.S(buff_entry_addr_req_2__RNIKLF3S_S[2]),
	.Y(buff_entry_addr_req_2__RNIKLF3S_Y_0),
	.B(req_fetch_ptr_1[2]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[2]),
	.A(VCC),
	.FCI(VCC)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIKLF3S[2] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIBEV6O1[3]  (
	.FCO(next_req_fetch_ptr_0_0_cry_1),
	.S(buff_entry_addr_req_2__RNIBEV6O1_S_0),
	.Y(buff_entry_addr_req_2__RNIBEV6O1_Y[3]),
	.B(req_fetch_ptr_1[3]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[3]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_1_cy)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIBEV6O1[3] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI5AFAK2[4]  (
	.FCO(next_req_fetch_ptr_0_0_cry_2),
	.S(buff_entry_addr_req_2__RNI5AFAK2_S_0),
	.Y(buff_entry_addr_req_2__RNI5AFAK2_Y[4]),
	.B(req_fetch_ptr_1[4]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[4]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_1)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI5AFAK2[4] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI29VDG3[5]  (
	.FCO(next_req_fetch_ptr_0_0_cry_3),
	.S(buff_entry_addr_req_2__RNI29VDG3_S_0),
	.Y(buff_entry_addr_req_2__RNI29VDG3_Y[5]),
	.B(req_fetch_ptr_1[5]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[5]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_2)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI29VDG3[5] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI2BFHC4[6]  (
	.FCO(next_req_fetch_ptr_0_0_cry_4),
	.S(buff_entry_addr_req_2__RNI2BFHC4_S_0),
	.Y(buff_entry_addr_req_2__RNI2BFHC4_Y[6]),
	.B(req_fetch_ptr_1[6]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[6]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_3)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI2BFHC4[6] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI5GVK85[7]  (
	.FCO(next_req_fetch_ptr_0_0_cry_5),
	.S(buff_entry_addr_req_2__RNI5GVK85_S_0),
	.Y(buff_entry_addr_req_2__RNI5GVK85_Y[7]),
	.B(req_fetch_ptr_1[7]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[7]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_4)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI5GVK85[7] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIBOFO46[8]  (
	.FCO(next_req_fetch_ptr_0_0_cry_6),
	.S(buff_entry_addr_req_2__RNIBOFO46_S_0),
	.Y(buff_entry_addr_req_2__RNIBOFO46_Y[8]),
	.B(req_fetch_ptr_1[8]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[8]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_5)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIBOFO46[8] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIK30S07[9]  (
	.FCO(next_req_fetch_ptr_0_0_cry_7),
	.S(buff_entry_addr_req_2__RNIK30S07_S_0),
	.Y(buff_entry_addr_req_2__RNIK30S07_Y[9]),
	.B(req_fetch_ptr_1[9]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[9]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_6)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIK30S07[9] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNILDKCL7[10]  (
	.FCO(next_req_fetch_ptr_0_0_cry_8),
	.S(buff_entry_addr_req_2__RNILDKCL7_S_0),
	.Y(buff_entry_addr_req_2__RNILDKCL7_Y[10]),
	.B(req_fetch_ptr_1[10]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[10]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_7)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNILDKCL7[10] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIPQ8T98[11]  (
	.FCO(next_req_fetch_ptr_0_0_cry_9),
	.S(buff_entry_addr_req_2__RNIPQ8T98_S_0),
	.Y(buff_entry_addr_req_2__RNIPQ8T98_Y[11]),
	.B(req_fetch_ptr_1[11]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[11]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_8)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIPQ8T98[11] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI0BTDU8[12]  (
	.FCO(next_req_fetch_ptr_0_0_cry_10),
	.S(buff_entry_addr_req_2__RNI0BTDU8_S_0),
	.Y(buff_entry_addr_req_2__RNI0BTDU8_Y[12]),
	.B(req_fetch_ptr_1[12]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[12]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_9)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI0BTDU8[12] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIAUHUI9[13]  (
	.FCO(next_req_fetch_ptr_0_0_cry_11),
	.S(buff_entry_addr_req_2__RNIAUHUI9_S_0),
	.Y(buff_entry_addr_req_2__RNIAUHUI9_Y[13]),
	.B(req_fetch_ptr_1[13]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[13]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_10)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIAUHUI9[13] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNINK6F7A[14]  (
	.FCO(next_req_fetch_ptr_0_0_cry_12),
	.S(buff_entry_addr_req_2__RNINK6F7A_S_0),
	.Y(buff_entry_addr_req_2__RNINK6F7A_Y[14]),
	.B(req_fetch_ptr_1[14]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[14]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_11)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNINK6F7A[14] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI7ERVRA[15]  (
	.FCO(next_req_fetch_ptr_0_0_cry_13),
	.S(buff_entry_addr_req_2__RNI7ERVRA_S_0),
	.Y(buff_entry_addr_req_2__RNI7ERVRA_Y[15]),
	.B(req_fetch_ptr_1[15]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[15]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_12)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI7ERVRA[15] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIQAGGGB[16]  (
	.FCO(next_req_fetch_ptr_0_0_cry_14),
	.S(buff_entry_addr_req_2__RNIQAGGGB_S_0),
	.Y(buff_entry_addr_req_2__RNIQAGGGB_Y[16]),
	.B(req_fetch_ptr_1[16]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[16]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_13)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIQAGGGB[16] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIGA515C[17]  (
	.FCO(next_req_fetch_ptr_0_0_cry_15),
	.S(buff_entry_addr_req_2__RNIGA515C_S_0),
	.Y(buff_entry_addr_req_2__RNIGA515C_Y[17]),
	.B(req_fetch_ptr_1[17]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[17]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_14)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIGA515C[17] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI9DQHPC[18]  (
	.FCO(next_req_fetch_ptr_0_0_cry_16),
	.S(buff_entry_addr_req_2__RNI9DQHPC_S_0),
	.Y(buff_entry_addr_req_2__RNI9DQHPC_Y[18]),
	.B(req_fetch_ptr_1[18]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[18]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_15)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI9DQHPC[18] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI5JF2ED[19]  (
	.FCO(next_req_fetch_ptr_0_0_cry_17),
	.S(buff_entry_addr_req_2__RNI5JF2ED_S_0),
	.Y(buff_entry_addr_req_2__RNI5JF2ED_Y[19]),
	.B(req_fetch_ptr_1[19]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[19]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_16)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI5JF2ED[19] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI937J2E[20]  (
	.FCO(next_req_fetch_ptr_0_0_cry_18),
	.S(buff_entry_addr_req_2__RNI937J2E_S_0),
	.Y(buff_entry_addr_req_2__RNI937J2E_Y[20]),
	.B(req_fetch_ptr_1[20]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[20]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_17)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI937J2E[20] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIGMU3NE[21]  (
	.FCO(next_req_fetch_ptr_0_0_cry_19),
	.S(buff_entry_addr_req_2__RNIGMU3NE_S_0),
	.Y(buff_entry_addr_req_2__RNIGMU3NE_Y[21]),
	.B(req_fetch_ptr_1[21]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[21]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_18)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIGMU3NE[21] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIQCMKBF[22]  (
	.FCO(next_req_fetch_ptr_0_0_cry_20),
	.S(buff_entry_addr_req_2__RNIQCMKBF_S_0),
	.Y(buff_entry_addr_req_2__RNIQCMKBF_Y[22]),
	.B(req_fetch_ptr_1[22]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[22]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_19)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIQCMKBF[22] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI76E50G[23]  (
	.FCO(next_req_fetch_ptr_0_0_cry_21),
	.S(buff_entry_addr_req_2__RNI76E50G_S_0),
	.Y(buff_entry_addr_req_2__RNI76E50G_Y[23]),
	.B(req_fetch_ptr_1[23]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[23]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_20)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI76E50G[23] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIN26MKG[24]  (
	.FCO(next_req_fetch_ptr_0_0_cry_22),
	.S(buff_entry_addr_req_2__RNIN26MKG_S_0),
	.Y(buff_entry_addr_req_2__RNIN26MKG_Y[24]),
	.B(req_fetch_ptr_1[24]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[24]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_21)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIN26MKG[24] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIA2U69H[25]  (
	.FCO(next_req_fetch_ptr_0_0_cry_23),
	.S(buff_entry_addr_req_2__RNIA2U69H_S_0),
	.Y(buff_entry_addr_req_2__RNIA2U69H_Y[25]),
	.B(req_fetch_ptr_1[25]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[25]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_22)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIA2U69H[25] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI05MNTH[26]  (
	.FCO(next_req_fetch_ptr_0_0_cry_24),
	.S(buff_entry_addr_req_2__RNI05MNTH_S_0),
	.Y(buff_entry_addr_req_2__RNI05MNTH_Y[26]),
	.B(req_fetch_ptr_1[26]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[26]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_23)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI05MNTH[26] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIPAE8II[27]  (
	.FCO(next_req_fetch_ptr_0_0_cry_25),
	.S(buff_entry_addr_req_2__RNIPAE8II_S_0),
	.Y(buff_entry_addr_req_2__RNIPAE8II_Y[27]),
	.B(req_fetch_ptr_1[27]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[27]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_24)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIPAE8II[27] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNILJ6P6J[28]  (
	.FCO(next_req_fetch_ptr_0_0_cry_26),
	.S(buff_entry_addr_req_2__RNILJ6P6J_S_0),
	.Y(buff_entry_addr_req_2__RNILJ6P6J_Y[28]),
	.B(req_fetch_ptr_1[28]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[28]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_25)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNILJ6P6J[28] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIKVU9RJ[29]  (
	.FCO(next_req_fetch_ptr_0_0_cry_27),
	.S(buff_entry_addr_req_2__RNIKVU9RJ_S_0),
	.Y(buff_entry_addr_req_2__RNIKVU9RJ_Y[29]),
	.B(req_fetch_ptr_1[29]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[29]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_26)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIKVU9RJ[29] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI5FKB4L[31]  (
	.FCO(buff_entry_addr_req_2__RNI5FKB4L_FCO[31]),
	.S(buff_entry_addr_req_2__RNI5FKB4L_S_0),
	.Y(buff_entry_addr_req_2__RNI5FKB4L_Y[31]),
	.B(req_fetch_ptr_1[31]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[31]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_28)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI5FKB4L[31] .INIT=20'h4EA00;
// @36:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIRLPQFK[30]  (
	.FCO(next_req_fetch_ptr_0_0_cry_28),
	.S(buff_entry_addr_req_2__RNIRLPQFK_S_0),
	.Y(buff_entry_addr_req_2__RNIRLPQFK_Y[30]),
	.B(req_fetch_ptr_1[30]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_entry_addr_req_2_[30]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_27)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIRLPQFK[30] .INIT=20'h4EA00;
// @36:18735
  ARI1 \gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux_0[0]  (
	.FCO(ramout_3_1_0_co1[0]),
	.S(ramout_3_1_0_wmux_0_S[0]),
	.Y(buff_entry_error_resp[0]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ram2_0),
	.D(ram3_0),
	.A(ramout_3_1_0_y0[0]),
	.FCI(ramout_3_1_0_co0[0])
);
defparam \gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux_0[0] .INIT=20'h0F588;
// @36:18735
  ARI1 \gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux[0]  (
	.FCO(ramout_3_1_0_co0[0]),
	.S(ramout_3_1_0_wmux_S[0]),
	.Y(ramout_3_1_0_y0[0]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ram0_0),
	.D(ram1_0),
	.A(buff_resp_rd_ptr_Z[0]),
	.FCI(VCC)
);
defparam \gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux[0] .INIT=20'h0FA44;
// @36:18774
  CFG4 \un1_emi_req_os_at_flush[0]  (
	.A(emi_req_os_at_flush[0]),
	.B(num_emi_req_os[0]),
	.C(ifu_expipe_req_flush),
	.D(ifu_expipe_req_branch_excpt_req_valid_net),
	.Y(un1_emi_req_os_at_flush_Z[0])
);
defparam \un1_emi_req_os_at_flush[0] .INIT=16'hCCCA;
// @36:18709
  CFG3 \resp_count_2[1]  (
	.A(un1_req_count_2_1_i_0_Z),
	.B(resp_count_2_1_Z[1]),
	.C(resp_count_Z[1]),
	.Y(resp_count_2_Z[1])
);
defparam \resp_count_2[1] .INIT=8'h14;
// @36:18709
  CFG4 \resp_count_2_1[1]  (
	.A(resp_count_Z[0]),
	.B(alloc_resp_qual_Z),
	.C(resp_complete_qual_0_1_Z),
	.D(ifu_expipe_resp_ready_net),
	.Y(resp_count_2_1_Z[1])
);
defparam \resp_count_2_1[1] .INIT=16'h1888;
// @36:18588
  CFG4 \req_count_RNO_2[1]  (
	.A(un1_req_count_2_1_Z),
	.B(un12_req_count_0_1_0_1[1]),
	.C(un7_iab_readylto1),
	.D(resp_complete_qual_0_1_Z),
	.Y(un12_req_count_0_1_0[1])
);
defparam \req_count_RNO_2[1] .INIT=16'hA282;
// @36:18588
  CFG3 \req_count_RNO_3[1]  (
	.A(un7_iab_readylt1),
	.B(resp_complete_qual_0_1_Z),
	.C(ifu_emi_req_accepted),
	.Y(un12_req_count_0_1_0_1[1])
);
defparam \req_count_RNO_3[1] .INIT=8'h5B;
// @36:18588
  CFG2 un1_req_count_2_1_i_0 (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(ifu_expipe_req_flush),
	.Y(un1_req_count_2_1_i_0_Z)
);
defparam un1_req_count_2_1_i_0.INIT=4'hE;
// @36:18774
  CFG3 \un20_emi_req_os_at_flush[0]  (
	.A(un5[0]),
	.B(emi_req_os_count_at_flush_0_sqmuxa_Z),
	.C(un1_emi_req_os_at_flush_Z[0]),
	.Y(un20_emi_req_os_at_flush_Z[0])
);
defparam \un20_emi_req_os_at_flush[0] .INIT=8'hD2;
// @36:11924
  CFG4 \buff_curr_fetch_ptr_1_RNI7VU001[0]  (
	.A(req_fetch_ptr_1[0]),
	.B(un5_fetch_ptr_sel_i),
	.C(buff_entry_addr_req_2_[0]),
	.D(buff_req_rd_ptr_Z[1]),
	.Y(next_req_fetch_ptr[0])
);
defparam \buff_curr_fetch_ptr_1_RNI7VU001[0] .INIT=16'hC888;
// @36:12302
  CFG2 buff_resp_head_uncompressed_half_RNI07VNB (
	.A(iab_head_uncompressed_half),
	.B(cpu_i_resp_valid_sel),
	.Y(ifu_expipe_resp_ireg_sn_N_2)
);
defparam buff_resp_head_uncompressed_half_RNI07VNB.INIT=4'h8;
// @35:777
  CFG2 buff_resp_empty (
	.A(resp_count_Z[0]),
	.B(resp_count_Z[1]),
	.Y(iab_resp_empty)
);
defparam buff_resp_empty.INIT=4'h1;
// @35:777
  CFG2 buff_empty (
	.A(un7_iab_readylt1),
	.B(un7_iab_readylto1),
	.Y(iab_req_empty)
);
defparam buff_empty.INIT=4'h1;
// @35:777
  CFG2 no_flush_req_os (
	.A(emi_req_os_at_flush[0]),
	.B(emi_req_os_at_flush[1]),
	.Y(no_flush_req_os_1z)
);
defparam no_flush_req_os.INIT=4'h1;
// @36:18588
  CFG2 un1_req_count_2_1 (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(ifu_expipe_req_flush),
	.Y(un1_req_count_2_1_Z)
);
defparam un1_req_count_2_1.INIT=4'h1;
// @36:18597
  CFG2 un10_next_buff_resp_wr_ptr (
	.A(buff_resp_wr_ptr_Z[0]),
	.B(buff_resp_wr_ptr_Z[1]),
	.Y(wa2)
);
defparam un10_next_buff_resp_wr_ptr.INIT=4'h4;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp.awe2  (
	.A(alloc_resp_qual_Z),
	.B(wa2),
	.Y(awe2)
);
defparam \gen_buff_loop[0].buff_entry_data_resp.awe2 .INIT=4'h8;
// @36:18613
  CFG2 buff_req_wr_ptr4 (
	.A(ifu_emi_req_accepted),
	.B(ifu_expipe_req_flush),
	.Y(buff_req_wr_ptr4_Z)
);
defparam buff_req_wr_ptr4.INIT=4'h2;
// @35:777
  CFG2 \gen_buff_loop[0].un1_buff_req_wr_ptr_0_1  (
	.A(buff_req_wr_ptr_0_Z[0]),
	.B(buff_req_wr_ptr_1_Z[0]),
	.Y(un1_buff_req_wr_ptr_0_1)
);
defparam \gen_buff_loop[0].un1_buff_req_wr_ptr_0_1 .INIT=4'h1;
// @36:12143
  CFG3 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIJOT77L[30]  (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNIRLPQFK_S_0),
	.C(cpu_d_req_addr_net_0),
	.Y(N_49)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIJOT77L[30] .INIT=8'hD8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.awe0  (
	.A(buff_resp_wr_ptr_Z[1]),
	.B(buff_resp_wr_ptr_Z[0]),
	.C(alloc_resp_qual_Z),
	.Y(awe0)
);
defparam \gen_buff_loop[0].buff_entry_data_resp.awe0 .INIT=8'h10;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3__RNO[0]  (
	.A(buff_resp_wr_ptr_Z[1]),
	.B(buff_resp_wr_ptr_Z[0]),
	.C(alloc_resp_qual_Z),
	.Y(awe3)
);
defparam \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3__RNO[0] .INIT=8'h80;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.awe1  (
	.A(buff_resp_wr_ptr_Z[1]),
	.B(buff_resp_wr_ptr_Z[0]),
	.C(alloc_resp_qual_Z),
	.Y(awe1)
);
defparam \gen_buff_loop[0].buff_entry_data_resp.awe1 .INIT=8'h40;
// @36:18635
  CFG2 buff_req_rd_ptr5 (
	.A(ifu_emi_req_accepted),
	.B(un1_req_count_2_1_Z),
	.Y(buff_req_rd_ptr5_Z)
);
defparam buff_req_rd_ptr5.INIT=4'hB;
// @36:18587
  CFG3 un23_next_buff_resp_wr_ptr_0_sqmuxa (
	.A(alloc_resp_qual_Z),
	.B(un1_req_count_2_1_Z),
	.C(wa2),
	.Y(un23_next_buff_resp_wr_ptr_0_sqmuxa_Z)
);
defparam un23_next_buff_resp_wr_ptr_0_sqmuxa.INIT=8'h80;
// @36:18599
  CFG3 \buff_resp_wr_ptr_4_RNO[0]  (
	.A(alloc_resp_qual_Z),
	.B(un1_req_count_2_1_Z),
	.C(buff_resp_wr_ptr_Z[0]),
	.Y(N_33)
);
defparam \buff_resp_wr_ptr_4_RNO[0] .INIT=8'h78;
// @36:18774
  CFG3 \un1_emi_req_os_at_flush[1]  (
	.A(num_emi_req_os[1]),
	.B(un1_req_count_2_1_Z),
	.C(emi_req_os_at_flush[1]),
	.Y(un1_emi_req_os_at_flush_Z[1])
);
defparam \un1_emi_req_os_at_flush[1] .INIT=8'hE2;
// @36:18643
  CFG4 \buff_resp_rd_ptr_4[0]  (
	.A(buff_req_wr_ptr_0_Z[0]),
	.B(buff_resp_rd_ptr_Z[0]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(un1_req_count_2_1_Z),
	.Y(buff_resp_rd_ptr_4_Z[0])
);
defparam \buff_resp_rd_ptr_4[0] .INIT=16'h03AA;
// @36:18643
  CFG4 \buff_resp_rd_ptr_4[1]  (
	.A(buff_req_wr_ptr_1_Z[0]),
	.B(buff_resp_rd_ptr_Z[0]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(un1_req_count_2_1_Z),
	.Y(buff_resp_rd_ptr_4_Z[1])
);
defparam \buff_resp_rd_ptr_4[1] .INIT=16'h0CAA;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNID9JJE[12]  (
	.A(buff_entry_addr_req_0_[12]),
	.B(buff_entry_addr_req_1_[12]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[12])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNID9JJE[12] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[19]  (
	.A(buff_entry_addr_req_0_[19]),
	.B(buff_entry_addr_req_1_[19]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[19])
);
defparam \buff_resp_head_addr_1[19] .INIT=16'h0C0A;
// @36:18747
  CFG4 \buff_curr_fetch_ptr_1[0]  (
	.A(buff_entry_addr_req_0_[0]),
	.B(buff_entry_addr_req_1_[0]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[0])
);
defparam \buff_curr_fetch_ptr_1[0] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[13]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_13),
	.Y(buff_entry_data_resp_1_2[13])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[13] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[13]  (
	.A(ram0_13),
	.B(ram1_13),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[13])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[13] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIFBJJE[13]  (
	.A(buff_entry_addr_req_0_[13]),
	.B(buff_entry_addr_req_1_[13]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[13])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIFBJJE[13] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIJHLJE[24]  (
	.A(buff_entry_addr_req_0_[24]),
	.B(buff_entry_addr_req_1_[24]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[24])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIJHLJE[24] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIJFJJE[15]  (
	.A(buff_entry_addr_req_0_[15]),
	.B(buff_entry_addr_req_1_[15]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[15])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIJFJJE[15] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[6]  (
	.A(buff_entry_addr_req_0_[6]),
	.B(buff_entry_addr_req_1_[6]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[6])
);
defparam \buff_resp_head_addr_1[6] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[4]  (
	.A(buff_entry_addr_req_0_[4]),
	.B(buff_entry_addr_req_1_[4]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[4])
);
defparam \buff_resp_head_addr_1[4] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNICMOCJ[29]  (
	.A(ram0_29),
	.B(ram1_29),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[29])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNICMOCJ[29] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIU9QCJ[31]  (
	.A(ram0_31),
	.B(ram1_31),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[31])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIU9QCJ[31] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[7]  (
	.A(buff_entry_addr_req_0_[7]),
	.B(buff_entry_addr_req_1_[7]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[7])
);
defparam \buff_resp_head_addr_1[7] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[12]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_12),
	.Y(buff_entry_data_resp_1_2[12])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[12] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[12]  (
	.A(ram0_12),
	.B(ram1_12),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[12])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[12] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[10]  (
	.A(buff_entry_addr_req_0_[10]),
	.B(buff_entry_addr_req_1_[10]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[10])
);
defparam \buff_resp_head_addr_1[10] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNINGFRF[8]  (
	.A(buff_entry_addr_req_0_[8]),
	.B(buff_entry_addr_req_1_[8]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[8])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNINGFRF[8] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIJCFRF[6]  (
	.A(buff_entry_addr_req_0_[6]),
	.B(buff_entry_addr_req_1_[6]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[6])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIJCFRF[6] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[0]  (
	.A(buff_entry_addr_req_0_[0]),
	.B(buff_entry_addr_req_1_[0]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[0])
);
defparam \buff_resp_head_addr_1[0] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_error_resp_1.ramout_2_1[0]  (
	.A(ram1_0),
	.B(ram2_0),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_error_resp_1_1[0])
);
defparam \gen_buff_loop[0].buff_entry_error_resp_1.ramout_2_1[0] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIU7OCJ[22]  (
	.A(ram0_22),
	.B(ram1_22),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[22])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIU7OCJ[22] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIHFLJE[23]  (
	.A(buff_entry_addr_req_0_[23]),
	.B(buff_entry_addr_req_1_[23]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[23])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIHFLJE[23] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[15]  (
	.A(buff_entry_addr_req_0_[15]),
	.B(buff_entry_addr_req_1_[15]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[15])
);
defparam \buff_resp_head_addr_1[15] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[27]  (
	.A(buff_entry_addr_req_0_[27]),
	.B(buff_entry_addr_req_1_[27]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[27])
);
defparam \buff_resp_head_addr_1[27] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[9]  (
	.A(buff_entry_addr_req_0_[9]),
	.B(buff_entry_addr_req_1_[9]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[9])
);
defparam \buff_resp_head_addr_1[9] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[8]  (
	.A(buff_entry_addr_req_0_[8]),
	.B(buff_entry_addr_req_1_[8]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[8])
);
defparam \buff_resp_head_addr_1[8] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[16]  (
	.A(buff_entry_addr_req_0_[16]),
	.B(buff_entry_addr_req_1_[16]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[16])
);
defparam \buff_resp_head_addr_1[16] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[20]  (
	.A(buff_entry_addr_req_0_[20]),
	.B(buff_entry_addr_req_1_[20]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[20])
);
defparam \buff_resp_head_addr_1[20] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNI95JJE[10]  (
	.A(buff_entry_addr_req_0_[10]),
	.B(buff_entry_addr_req_1_[10]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[10])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNI95JJE[10] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[24]  (
	.A(buff_entry_addr_req_0_[24]),
	.B(buff_entry_addr_req_1_[24]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[24])
);
defparam \buff_resp_head_addr_1[24] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[23]  (
	.A(buff_entry_addr_req_0_[23]),
	.B(buff_entry_addr_req_1_[23]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[23])
);
defparam \buff_resp_head_addr_1[23] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[30]  (
	.A(buff_entry_addr_req_0_[30]),
	.B(buff_entry_addr_req_1_[30]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[30])
);
defparam \buff_resp_head_addr_1[30] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI2COCJ[24]  (
	.A(ram0_24),
	.B(ram1_24),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[24])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI2COCJ[24] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[31]  (
	.A(buff_entry_addr_req_0_[31]),
	.B(buff_entry_addr_req_1_[31]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[31])
);
defparam \buff_resp_head_addr_1[31] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI6S8HG[7]  (
	.A(ram1_7),
	.B(ram2_7),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[7])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI6S8HG[7] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[28]  (
	.A(buff_entry_addr_req_0_[28]),
	.B(buff_entry_addr_req_1_[28]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[28])
);
defparam \buff_resp_head_addr_1[28] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNINLLJE[26]  (
	.A(buff_entry_addr_req_0_[26]),
	.B(buff_entry_addr_req_1_[26]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[26])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNINLLJE[26] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[5]  (
	.A(buff_entry_addr_req_0_[5]),
	.B(buff_entry_addr_req_1_[5]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[5])
);
defparam \buff_resp_head_addr_1[5] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNITRLJE[29]  (
	.A(buff_entry_addr_req_0_[29]),
	.B(buff_entry_addr_req_1_[29]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[29])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNITRLJE[29] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIQF8HG[1]  (
	.A(ram1_1),
	.B(ram2_1),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[1])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIQF8HG[1] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIOD8HG[0]  (
	.A(ram1_0_0),
	.B(ram2_0_0),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[0])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIOD8HG[0] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI2O8HG[5]  (
	.A(ram1_5),
	.B(ram2_5),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[5])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI2O8HG[5] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI0M8HG[4]  (
	.A(ram1_4),
	.B(ram2_4),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[4])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI0M8HG[4] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNISH8HG[2]  (
	.A(ram1_2),
	.B(ram2_2),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[2])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNISH8HG[2] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI4Q8HG[6]  (
	.A(ram1_6),
	.B(ram2_6),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[6])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI4Q8HG[6] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI06TJL[13]  (
	.A(ram1_13),
	.B(ram2_13),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[13])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI06TJL[13] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI0AOCJ[23]  (
	.A(ram0_23),
	.B(ram1_23),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[23])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI0AOCJ[23] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI28TJL[14]  (
	.A(ram1_14),
	.B(ram2_14),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[14])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI28TJL[14] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIPNLJE[27]  (
	.A(buff_entry_addr_req_0_[27]),
	.B(buff_entry_addr_req_1_[27]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[27])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIPNLJE[27] .INIT=16'h0C0A;
// @36:18814
  CFG4 buff_resp_head_hword_high_only_u_1_0 (
	.A(buff_entry_hword_high_only_req[0]),
	.B(buff_entry_hword_high_only_req[1]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(iab_resp_hword_high_only_i_0_1)
);
defparam buff_resp_head_hword_high_only_u_1_0.INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIB7JJE[11]  (
	.A(buff_entry_addr_req_0_[11]),
	.B(buff_entry_addr_req_1_[11]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[11])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIB7JJE[11] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIFFNJE[31]  (
	.A(buff_entry_addr_req_0_[31]),
	.B(buff_entry_addr_req_1_[31]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[31])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIFFNJE[31] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIB9LJE[20]  (
	.A(buff_entry_addr_req_0_[20]),
	.B(buff_entry_addr_req_1_[20]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[20])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIB9LJE[20] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIRNJJE[19]  (
	.A(buff_entry_addr_req_0_[19]),
	.B(buff_entry_addr_req_1_[19]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[19])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIRNJJE[19] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI6GOCJ[26]  (
	.A(ram0_26),
	.B(ram1_26),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[26])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI6GOCJ[26] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIDBLJE[21]  (
	.A(buff_entry_addr_req_0_[21]),
	.B(buff_entry_addr_req_1_[21]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[21])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIDBLJE[21] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI8U8HG[8]  (
	.A(ram1_8),
	.B(ram2_8),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[8])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI8U8HG[8] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNILJLJE[25]  (
	.A(buff_entry_addr_req_0_[25]),
	.B(buff_entry_addr_req_1_[25]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[25])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNILJLJE[25] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[1]  (
	.A(ram0_1),
	.B(ram1_1),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[1])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[1] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[13]  (
	.A(buff_entry_addr_req_0_[13]),
	.B(buff_entry_addr_req_1_[13]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[13])
);
defparam \buff_resp_head_addr_1[13] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[17]  (
	.A(buff_entry_addr_req_0_[17]),
	.B(buff_entry_addr_req_1_[17]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[17])
);
defparam \buff_resp_head_addr_1[17] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[18]  (
	.A(buff_entry_addr_req_0_[18]),
	.B(buff_entry_addr_req_1_[18]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[18])
);
defparam \buff_resp_head_addr_1[18] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[25]  (
	.A(buff_entry_addr_req_0_[25]),
	.B(buff_entry_addr_req_1_[25]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[25])
);
defparam \buff_resp_head_addr_1[25] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[22]  (
	.A(buff_entry_addr_req_0_[22]),
	.B(buff_entry_addr_req_1_[22]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[22])
);
defparam \buff_resp_head_addr_1[22] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[29]  (
	.A(buff_entry_addr_req_0_[29]),
	.B(buff_entry_addr_req_1_[29]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[29])
);
defparam \buff_resp_head_addr_1[29] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[26]  (
	.A(buff_entry_addr_req_0_[26]),
	.B(buff_entry_addr_req_1_[26]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[26])
);
defparam \buff_resp_head_addr_1[26] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[7]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_7),
	.Y(buff_entry_data_resp_1_2[7])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[7] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[7]  (
	.A(ram0_7),
	.B(ram1_7),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[7])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[7] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIDDNJE[30]  (
	.A(buff_entry_addr_req_0_[30]),
	.B(buff_entry_addr_req_1_[30]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[30])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIDDNJE[30] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI4EOCJ[25]  (
	.A(ram0_25),
	.B(ram1_25),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[25])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI4EOCJ[25] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[14]  (
	.A(buff_entry_addr_req_0_[14]),
	.B(buff_entry_addr_req_1_[14]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[14])
);
defparam \buff_resp_head_addr_1[14] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIS7QCJ[30]  (
	.A(ram0_30),
	.B(ram1_30),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[30])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIS7QCJ[30] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[12]  (
	.A(buff_entry_addr_req_0_[12]),
	.B(buff_entry_addr_req_1_[12]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[12])
);
defparam \buff_resp_head_addr_1[12] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[0]  (
	.A(ram0_0_0),
	.B(ram1_0_0),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[0])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[0] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIRPLJE[28]  (
	.A(buff_entry_addr_req_0_[28]),
	.B(buff_entry_addr_req_1_[28]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[28])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIRPLJE[28] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNILEFRF[7]  (
	.A(buff_entry_addr_req_0_[7]),
	.B(buff_entry_addr_req_1_[7]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[7])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNILEFRF[7] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI4ATJL[15]  (
	.A(ram1_15),
	.B(ram2_15),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[15])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI4ATJL[15] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[10]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_10),
	.Y(buff_entry_data_resp_1_2[10])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[10] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[10]  (
	.A(ram0_10),
	.B(ram1_10),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[10])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[10] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIPIFRF[9]  (
	.A(buff_entry_addr_req_0_[9]),
	.B(buff_entry_addr_req_1_[9]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[9])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIPIFRF[9] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQ3OCJ[20]  (
	.A(ram0_20),
	.B(ram1_20),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[20])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQ3OCJ[20] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNID6FRF[3]  (
	.A(buff_entry_addr_req_0_[3]),
	.B(buff_entry_addr_req_1_[3]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[3])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNID6FRF[3] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIB4FRF[2]  (
	.A(buff_entry_addr_req_0_[2]),
	.B(buff_entry_addr_req_1_[2]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[2])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIB4FRF[2] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[21]  (
	.A(buff_entry_addr_req_0_[21]),
	.B(buff_entry_addr_req_1_[21]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[21])
);
defparam \buff_resp_head_addr_1[21] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[5]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_5),
	.Y(buff_entry_data_resp_1_2[5])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[5] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[5]  (
	.A(ram0_5),
	.B(ram1_5),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[5])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[5] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI8IOCJ[27]  (
	.A(ram0_27),
	.B(ram1_27),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[27])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI8IOCJ[27] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIFDLJE[22]  (
	.A(buff_entry_addr_req_0_[22]),
	.B(buff_entry_addr_req_1_[22]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[22])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIFDLJE[22] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[8]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_8),
	.Y(buff_entry_data_resp_1_2[8])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[8] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[8]  (
	.A(ram0_8),
	.B(ram1_8),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[8])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[8] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIHDJJE[14]  (
	.A(buff_entry_addr_req_0_[14]),
	.B(buff_entry_addr_req_1_[14]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[14])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIHDJJE[14] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[15]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_15),
	.Y(buff_entry_data_resp_1_2[15])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[15] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[15]  (
	.A(ram0_15),
	.B(ram1_15),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[15])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[15] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[2]  (
	.A(buff_entry_addr_req_0_[2]),
	.B(buff_entry_addr_req_1_[2]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[2])
);
defparam \buff_resp_head_addr_1[2] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIHAFRF[5]  (
	.A(buff_entry_addr_req_0_[5]),
	.B(buff_entry_addr_req_1_[5]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[5])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIHAFRF[5] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIF8FRF[4]  (
	.A(buff_entry_addr_req_0_[4]),
	.B(buff_entry_addr_req_1_[4]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[4])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIF8FRF[4] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI6EMCJ[17]  (
	.A(ram0_17),
	.B(ram1_17),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[17])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI6EMCJ[17] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIPLJJE[18]  (
	.A(buff_entry_addr_req_0_[18]),
	.B(buff_entry_addr_req_1_[18]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[18])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIPLJJE[18] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIS5OCJ[21]  (
	.A(ram0_21),
	.B(ram1_21),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[21])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIS5OCJ[21] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIAKOCJ[28]  (
	.A(ram0_28),
	.B(ram1_28),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[28])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIAKOCJ[28] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIQVSJL[10]  (
	.A(ram1_10),
	.B(ram2_10),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[10])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIQVSJL[10] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNILHJJE[16]  (
	.A(buff_entry_addr_req_0_[16]),
	.B(buff_entry_addr_req_1_[16]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[16])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNILHJJE[16] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIAIMCJ[19]  (
	.A(ram0_19),
	.B(ram1_19),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[19])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIAIMCJ[19] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIS1TJL[11]  (
	.A(ram1_11),
	.B(ram2_11),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[11])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIS1TJL[11] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[3]  (
	.A(buff_entry_addr_req_0_[3]),
	.B(buff_entry_addr_req_1_[3]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[3])
);
defparam \buff_resp_head_addr_1[3] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[14]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_14),
	.Y(buff_entry_data_resp_1_2[14])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[14] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[14]  (
	.A(ram0_14),
	.B(ram1_14),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[14])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[14] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIA09HG[9]  (
	.A(ram1_9),
	.B(ram2_9),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[9])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIA09HG[9] .INIT=16'h0C0A;
// @36:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNINJJJE[17]  (
	.A(buff_entry_addr_req_0_[17]),
	.B(buff_entry_addr_req_1_[17]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[17])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNINJJJE[17] .INIT=16'h0C0A;
// @36:18812
  CFG4 \buff_resp_head_addr_1[11]  (
	.A(buff_entry_addr_req_0_[11]),
	.B(buff_entry_addr_req_1_[11]),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[11])
);
defparam \buff_resp_head_addr_1[11] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[4]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_4),
	.Y(buff_entry_data_resp_1_2[4])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[4] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[4]  (
	.A(ram0_4),
	.B(ram1_4),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[4])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[4] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[11]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_11),
	.Y(buff_entry_data_resp_1_2[11])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[11] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[11]  (
	.A(ram0_11),
	.B(ram1_11),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[11])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[11] .INIT=16'h0C0A;
// @36:18747
  CFG4 \buff_curr_fetch_ptr_1[1]  (
	.A(buff_entry_addr_req_0_[1]),
	.B(buff_entry_addr_req_1_[1]),
	.C(buff_req_rd_ptr_Z[1]),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[1])
);
defparam \buff_curr_fetch_ptr_1[1] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[2]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_2),
	.Y(buff_entry_data_resp_1_2[2])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[2] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[2]  (
	.A(ram0_2),
	.B(ram1_2),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[2])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[2] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[3]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_3),
	.Y(buff_entry_data_resp_1_2[3])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[3] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[3]  (
	.A(ram0_3),
	.B(ram1_3),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[3])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[3] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[9]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_9),
	.Y(buff_entry_data_resp_1_2[9])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[9] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[9]  (
	.A(ram0_9),
	.B(ram1_9),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[9])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[9] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI8GMCJ[18]  (
	.A(ram0_18),
	.B(ram1_18),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[18])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI8GMCJ[18] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI4CMCJ[16]  (
	.A(ram0_16),
	.B(ram1_16),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[16])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI4CMCJ[16] .INIT=16'h0C0A;
// @36:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[6]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(ram2_6),
	.Y(buff_entry_data_resp_1_2[6])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[6] .INIT=4'h8;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[6]  (
	.A(ram0_6),
	.B(ram1_6),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_1[6])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[6] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIU3TJL[12]  (
	.A(ram1_12),
	.B(ram2_12),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[12])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIU3TJL[12] .INIT=16'h0C0A;
// @36:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIUJ8HG[3]  (
	.A(ram1_3),
	.B(ram2_3),
	.C(buff_resp_rd_ptr_Z[1]),
	.D(buff_resp_rd_ptr_Z[0]),
	.Y(buff_entry_data_resp_1_0[3])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIUJ8HG[3] .INIT=16'h0C0A;
// @36:18588
  CFG3 \req_count_RNO_1[1]  (
	.A(un7_iab_readylto1),
	.B(un7_iab_readylt1),
	.C(ifu_emi_req_accepted),
	.Y(un12_req_count_0_4_0_tz[1])
);
defparam \req_count_RNO_1[1] .INIT=8'h7A;
// @38:797
  CFG3 no_flush_req_os_RNINPS6C (
	.A(cpu_i_resp_valid_sel),
	.B(un1_req_count_2_1_Z),
	.C(no_flush_req_os_1z),
	.Y(un5[0])
);
defparam no_flush_req_os_RNINPS6C.INIT=8'h3B;
// @36:18619
  CFG4 un1_next_buff_resp_wr_ptr_1_sqmuxa (
	.A(alloc_resp_qual_Z),
	.B(ifu_expipe_req_flush),
	.C(ifu_expipe_req_branch_excpt_req_valid_net),
	.D(un1_req_count_2_1_Z),
	.Y(un1_next_buff_resp_wr_ptr_1_sqmuxa_Z)
);
defparam un1_next_buff_resp_wr_ptr_1_sqmuxa.INIT=16'hAB01;
// @36:18599
  CFG4 \buff_resp_wr_ptr_4_RNO[1]  (
	.A(alloc_resp_qual_Z),
	.B(un1_req_count_2_1_Z),
	.C(buff_resp_wr_ptr_Z[1]),
	.D(buff_resp_wr_ptr_Z[0]),
	.Y(N_34)
);
defparam \buff_resp_wr_ptr_4_RNO[1] .INIT=16'h78F0;
// @36:18812
  CFG3 \buff_resp_head_addr[19]  (
	.A(buff_entry_addr_req_2_[19]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[19]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[19])
);
defparam \buff_resp_head_addr[19] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[6]  (
	.A(buff_entry_addr_req_2_[6]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[6]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[6])
);
defparam \buff_resp_head_addr[6] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[4]  (
	.A(buff_entry_addr_req_2_[4]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[4]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[4])
);
defparam \buff_resp_head_addr[4] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIK9K2T[29]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[29]),
	.C(ram2_29),
	.Y(buff_entry_data_resp_1[29])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIK9K2T[29] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIVMM2T[31]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[31]),
	.C(ram2_31),
	.Y(buff_entry_data_resp_1[31])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIVMM2T[31] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[7]  (
	.A(buff_entry_addr_req_2_[7]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[7]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[7])
);
defparam \buff_resp_head_addr[7] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[10]  (
	.A(buff_entry_addr_req_2_[10]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[10]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[10])
);
defparam \buff_resp_head_addr[10] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[0]  (
	.A(buff_entry_addr_req_2_[0]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[0])
);
defparam \buff_resp_head_addr[0] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_error_resp_1.ramout_2[0]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_error_resp_1_1[0]),
	.C(ram0_0),
	.Y(buff_entry_error_resp_1[0])
);
defparam \gen_buff_loop[0].buff_entry_error_resp_1.ramout_2[0] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIVJJ2T[22]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[22]),
	.C(ram2_22),
	.Y(buff_entry_data_resp_1[22])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIVJJ2T[22] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[15]  (
	.A(buff_entry_addr_req_2_[15]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[15]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[15])
);
defparam \buff_resp_head_addr[15] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[27]  (
	.A(buff_entry_addr_req_2_[27]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[27]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[27])
);
defparam \buff_resp_head_addr[27] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[9]  (
	.A(buff_entry_addr_req_2_[9]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[9]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[9])
);
defparam \buff_resp_head_addr[9] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[8]  (
	.A(buff_entry_addr_req_2_[8]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[8]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[8])
);
defparam \buff_resp_head_addr[8] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[16]  (
	.A(buff_entry_addr_req_2_[16]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[16]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[16])
);
defparam \buff_resp_head_addr[16] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[20]  (
	.A(buff_entry_addr_req_2_[20]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[20]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[20])
);
defparam \buff_resp_head_addr[20] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[24]  (
	.A(buff_entry_addr_req_2_[24]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[24]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[24])
);
defparam \buff_resp_head_addr[24] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[23]  (
	.A(buff_entry_addr_req_2_[23]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[23]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[23])
);
defparam \buff_resp_head_addr[23] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[30]  (
	.A(buff_entry_addr_req_2_[30]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[30]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[30])
);
defparam \buff_resp_head_addr[30] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI5QJ2T[24]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[24]),
	.C(ram2_24),
	.Y(buff_entry_data_resp_1[24])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI5QJ2T[24] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[31]  (
	.A(buff_entry_addr_req_2_[31]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[31]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[31])
);
defparam \buff_resp_head_addr[31] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIO4K3N[7]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[7]),
	.C(ram0_7),
	.Y(buff_entry_data_resp[7])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIO4K3N[7] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[28]  (
	.A(buff_entry_addr_req_2_[28]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[28]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[28])
);
defparam \buff_resp_head_addr[28] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[5]  (
	.A(buff_entry_addr_req_2_[5]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[5]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[5])
);
defparam \buff_resp_head_addr[5] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI6IJ3N[1]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[1]),
	.C(ram0_1),
	.Y(buff_entry_data_resp[1])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI6IJ3N[1] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI3FJ3N[0]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[0]),
	.C(ram0_0_0),
	.Y(buff_entry_data_resp[0])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI3FJ3N[0] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIIUJ3N[5]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[5]),
	.C(ram0_5),
	.Y(buff_entry_data_resp[5])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIIUJ3N[5] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIFRJ3N[4]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[4]),
	.C(ram0_4),
	.Y(buff_entry_data_resp[4])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIFRJ3N[4] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI9LJ3N[2]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[2]),
	.C(ram0_2),
	.Y(buff_entry_data_resp[2])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI9LJ3N[2] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIL1K3N[6]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[6]),
	.C(ram0_6),
	.Y(buff_entry_data_resp[6])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIL1K3N[6] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIVHCES[13]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[13]),
	.C(ram0_13),
	.Y(buff_entry_data_resp[13])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIVHCES[13] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI2NJ2T[23]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[23]),
	.C(ram2_23),
	.Y(buff_entry_data_resp_1[23])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI2NJ2T[23] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI2LCES[14]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[14]),
	.C(ram0_14),
	.Y(buff_entry_data_resp[14])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI2LCES[14] .INIT=8'hEC;
// @36:18814
  CFG3 buff_resp_head_hword_high_only_u (
	.A(buff_entry_hword_high_only_req[2]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(iab_resp_hword_high_only_i_0_1),
	.Y(iab_resp_hword_high_only)
);
defparam buff_resp_head_hword_high_only_u.INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIB0K2T[26]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[26]),
	.C(ram2_26),
	.Y(buff_entry_data_resp_1[26])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIB0K2T[26] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIR7K3N[8]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[8]),
	.C(ram0_8),
	.Y(buff_entry_data_resp[8])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIR7K3N[8] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.ramout[1]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[1]),
	.C(ram2_1),
	.Y(buff_entry_data_resp_1[1])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout[1] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[13]  (
	.A(buff_entry_addr_req_2_[13]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[13]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[13])
);
defparam \buff_resp_head_addr[13] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[17]  (
	.A(buff_entry_addr_req_2_[17]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[17]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[17])
);
defparam \buff_resp_head_addr[17] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[18]  (
	.A(buff_entry_addr_req_2_[18]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[18]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[18])
);
defparam \buff_resp_head_addr[18] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[25]  (
	.A(buff_entry_addr_req_2_[25]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[25]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[25])
);
defparam \buff_resp_head_addr[25] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[22]  (
	.A(buff_entry_addr_req_2_[22]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[22]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[22])
);
defparam \buff_resp_head_addr[22] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[29]  (
	.A(buff_entry_addr_req_2_[29]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[29]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[29])
);
defparam \buff_resp_head_addr[29] .INIT=8'hF8;
// @36:18812
  CFG3 \buff_resp_head_addr[26]  (
	.A(buff_entry_addr_req_2_[26]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[26]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[26])
);
defparam \buff_resp_head_addr[26] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI8TJ2T[25]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[25]),
	.C(ram2_25),
	.Y(buff_entry_data_resp_1[25])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI8TJ2T[25] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[14]  (
	.A(buff_entry_addr_req_2_[14]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[14]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[14])
);
defparam \buff_resp_head_addr[14] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISJM2T[30]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[30]),
	.C(ram2_30),
	.Y(buff_entry_data_resp_1[30])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISJM2T[30] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[12]  (
	.A(buff_entry_addr_req_2_[12]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[12]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[12])
);
defparam \buff_resp_head_addr[12] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.ramout[0]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[0]),
	.C(ram2_0_0),
	.Y(buff_entry_data_resp_1[0])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout[0] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI5OCES[15]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[15]),
	.C(ram0_15),
	.Y(buff_entry_data_resp[15])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI5OCES[15] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPDJ2T[20]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[20]),
	.C(ram2_20),
	.Y(buff_entry_data_resp_1[20])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPDJ2T[20] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[21]  (
	.A(buff_entry_addr_req_2_[21]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[21]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[21])
);
defparam \buff_resp_head_addr[21] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIE3K2T[27]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[27]),
	.C(ram2_27),
	.Y(buff_entry_data_resp_1[27])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIE3K2T[27] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[2]  (
	.A(buff_entry_addr_req_2_[2]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[2]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[2])
);
defparam \buff_resp_head_addr[2] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIBTG2T[17]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[17]),
	.C(ram2_17),
	.Y(buff_entry_data_resp_1[17])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIBTG2T[17] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISGJ2T[21]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[21]),
	.C(ram2_21),
	.Y(buff_entry_data_resp_1[21])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISGJ2T[21] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIH6K2T[28]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[28]),
	.C(ram2_28),
	.Y(buff_entry_data_resp_1[28])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIH6K2T[28] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIM8CES[10]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[10]),
	.C(ram0_10),
	.Y(buff_entry_data_resp[10])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIM8CES[10] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIH3H2T[19]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[19]),
	.C(ram2_19),
	.Y(buff_entry_data_resp_1[19])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIH3H2T[19] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIPBCES[11]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[11]),
	.C(ram0_11),
	.Y(buff_entry_data_resp[11])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIPBCES[11] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[3]  (
	.A(buff_entry_addr_req_2_[3]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[3]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[3])
);
defparam \buff_resp_head_addr[3] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIUAK3N[9]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[9]),
	.C(ram0_9),
	.Y(buff_entry_data_resp[9])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIUAK3N[9] .INIT=8'hEC;
// @36:18812
  CFG3 \buff_resp_head_addr[11]  (
	.A(buff_entry_addr_req_2_[11]),
	.B(buff_resp_rd_ptr_Z[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[11]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[11])
);
defparam \buff_resp_head_addr[11] .INIT=8'hF8;
// @36:18747
  CFG3 \buff_curr_fetch_ptr[1]  (
	.A(buff_entry_addr_req_2_[1]),
	.B(buff_req_rd_ptr_Z[1]),
	.C(req_fetch_ptr_1[1]),
	.Y(req_fetch_ptr_0)
);
defparam \buff_curr_fetch_ptr[1] .INIT=8'hF8;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIE0H2T[18]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[18]),
	.C(ram2_18),
	.Y(buff_entry_data_resp_1[18])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIE0H2T[18] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI8QG2T[16]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_1[16]),
	.C(ram2_16),
	.Y(buff_entry_data_resp_1[16])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI8QG2T[16] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNISECES[12]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[12]),
	.C(ram0_12),
	.Y(buff_entry_data_resp[12])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNISECES[12] .INIT=8'hEC;
// @36:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNICOJ3N[3]  (
	.A(buff_resp_rd_ptr_Z[1]),
	.B(buff_entry_data_resp_1_0[3]),
	.C(ram0_3),
	.Y(buff_entry_data_resp[3])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNICOJ3N[3] .INIT=8'hEC;
// @36:18587
  CFG2 alloc_resp_qual (
	.A(iab_resp_alloc),
	.B(no_flush_req_os_1z),
	.Y(alloc_resp_qual_Z)
);
defparam alloc_resp_qual.INIT=4'h8;
// @36:18763
  CFG3 emi_req_os_count_at_flush20 (
	.A(ifu_emi_req_accepted),
	.B(iab_resp_alloc),
	.C(ifu_expipe_req_flush),
	.Y(emi_req_os_count_at_flush20_Z)
);
defparam emi_req_os_count_at_flush20.INIT=8'h20;
// @36:18788
  CFG2 un15_buff_resp_head_compressed (
	.A(buff_entry_data_resp_1[0]),
	.B(buff_entry_data_resp_1[1]),
	.Y(un15_buff_resp_head_compressed_Z)
);
defparam un15_buff_resp_head_compressed.INIT=4'h8;
// @36:18788
  CFG2 un10_buff_resp_head_compressed (
	.A(buff_entry_data_resp_1[16]),
	.B(buff_entry_data_resp_1[17]),
	.Y(un10_buff_resp_head_compressed_Z)
);
defparam un10_buff_resp_head_compressed.INIT=4'h8;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[14]  (
	.A(buff_entry_data_resp_1_2[14]),
	.B(buff_entry_data_resp_1_1[14]),
	.C(buff_entry_data_resp_1[30]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[14])
);
defparam \buff_resp_head_data_resp_compressed[14] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[13]  (
	.A(buff_entry_data_resp_1_2[13]),
	.B(buff_entry_data_resp_1_1[13]),
	.C(buff_entry_data_resp_1[29]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[13])
);
defparam \buff_resp_head_data_resp_compressed[13] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[11]  (
	.A(buff_entry_data_resp_1_2[11]),
	.B(buff_entry_data_resp_1_1[11]),
	.C(buff_entry_data_resp_1[27]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[11])
);
defparam \buff_resp_head_data_resp_compressed[11] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[10]  (
	.A(buff_entry_data_resp_1_2[10]),
	.B(buff_entry_data_resp_1_1[10]),
	.C(buff_entry_data_resp_1[26]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[10])
);
defparam \buff_resp_head_data_resp_compressed[10] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[9]  (
	.A(buff_entry_data_resp_1_2[9]),
	.B(buff_entry_data_resp_1_1[9]),
	.C(buff_entry_data_resp_1[25]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[9])
);
defparam \buff_resp_head_data_resp_compressed[9] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[8]  (
	.A(buff_entry_data_resp_1_2[8]),
	.B(buff_entry_data_resp_1_1[8]),
	.C(buff_entry_data_resp_1[24]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[8])
);
defparam \buff_resp_head_data_resp_compressed[8] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[6]  (
	.A(buff_entry_data_resp_1_2[6]),
	.B(buff_entry_data_resp_1_1[6]),
	.C(buff_entry_data_resp_1[22]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[6])
);
defparam \buff_resp_head_data_resp_compressed[6] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[5]  (
	.A(buff_entry_data_resp_1_2[5]),
	.B(buff_entry_data_resp_1_1[5]),
	.C(buff_entry_data_resp_1[21]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[5])
);
defparam \buff_resp_head_data_resp_compressed[5] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[4]  (
	.A(buff_entry_data_resp_1_2[4]),
	.B(buff_entry_data_resp_1_1[4]),
	.C(buff_entry_data_resp_1[20]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[4])
);
defparam \buff_resp_head_data_resp_compressed[4] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[3]  (
	.A(buff_entry_data_resp_1_2[3]),
	.B(buff_entry_data_resp_1_1[3]),
	.C(buff_entry_data_resp_1[19]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[3])
);
defparam \buff_resp_head_data_resp_compressed[3] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[2]  (
	.A(buff_entry_data_resp_1_2[2]),
	.B(buff_entry_data_resp_1_1[2]),
	.C(buff_entry_data_resp_1[18]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[2])
);
defparam \buff_resp_head_data_resp_compressed[2] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[12]  (
	.A(buff_entry_data_resp_1_2[12]),
	.B(buff_entry_data_resp_1_1[12]),
	.C(buff_entry_data_resp_1[28]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[12])
);
defparam \buff_resp_head_data_resp_compressed[12] .INIT=16'hF0EE;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[15]  (
	.A(buff_entry_data_resp_1_2[15]),
	.B(buff_entry_data_resp_1_1[15]),
	.C(buff_entry_data_resp_1[31]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[15])
);
defparam \buff_resp_head_data_resp_compressed[15] .INIT=16'hF0EE;
// @36:18794
  CFG3 \buff_resp_head_data_resp_compressed[1]  (
	.A(buff_entry_data_resp_1[17]),
	.B(ifu_expipe_resp_ireg_vaddr_net[1]),
	.C(buff_entry_data_resp_1[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[1])
);
defparam \buff_resp_head_data_resp_compressed[1] .INIT=8'hB8;
// @36:18794
  CFG3 \buff_resp_head_data_resp_compressed[0]  (
	.A(buff_entry_data_resp_1[16]),
	.B(ifu_expipe_resp_ireg_vaddr_net[1]),
	.C(buff_entry_data_resp_1[0]),
	.Y(buff_resp_head_data_resp_compressed_Z[0])
);
defparam \buff_resp_head_data_resp_compressed[0] .INIT=8'hB8;
// @36:18794
  CFG4 \buff_resp_head_data_resp_compressed[7]  (
	.A(buff_entry_data_resp_1_2[7]),
	.B(buff_entry_data_resp_1_1[7]),
	.C(buff_entry_data_resp_1[23]),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[7])
);
defparam \buff_resp_head_data_resp_compressed[7] .INIT=16'hF0EE;
// @36:18619
  CFG4 \buff_resp_wr_ptr_4[0]  (
	.A(buff_req_wr_ptr_0_Z[0]),
	.B(un23_next_buff_resp_wr_ptr_0_sqmuxa_Z),
	.C(N_33),
	.D(un1_next_buff_resp_wr_ptr_1_sqmuxa_Z),
	.Y(buff_resp_wr_ptr_4_Z[0])
);
defparam \buff_resp_wr_ptr_4[0] .INIT=16'h3022;
// @36:18619
  CFG4 \buff_resp_wr_ptr_4[1]  (
	.A(buff_req_wr_ptr_1_Z[0]),
	.B(un23_next_buff_resp_wr_ptr_0_sqmuxa_Z),
	.C(N_34),
	.D(un1_next_buff_resp_wr_ptr_1_sqmuxa_Z),
	.Y(buff_resp_wr_ptr_4_Z[1])
);
defparam \buff_resp_wr_ptr_4[1] .INIT=16'h3022;
// @36:18791
  CFG3 un11_buff_resp_head_uncompressed_full_0 (
	.A(resp_count_Z[1]),
	.B(buff_entry_data_resp_1[17]),
	.C(buff_entry_data_resp_1[16]),
	.Y(un11_buff_resp_head_uncompressed_full_0_Z)
);
defparam un11_buff_resp_head_uncompressed_full_0.INIT=8'h80;
// @36:18774
  CFG4 \un20_emi_req_os_at_flush_RNO[1]  (
	.A(un5[0]),
	.B(emi_req_os_count_at_flush20_Z),
	.C(un1_emi_req_os_at_flush_Z[0]),
	.D(un1_emi_req_os_at_flush_Z[1]),
	.Y(N_58)
);
defparam \un20_emi_req_os_at_flush_RNO[1] .INIT=16'h827D;
// @36:18814
  CFG4 emi_req_os_count_at_flush_0_sqmuxa (
	.A(ifu_expipe_req_flush),
	.B(iab_resp_alloc),
	.C(ifu_emi_req_accepted),
	.D(un1_req_count_2_1_Z),
	.Y(emi_req_os_count_at_flush_0_sqmuxa_Z)
);
defparam emi_req_os_count_at_flush_0_sqmuxa.INIT=16'h0093;
// @36:18676
  CFG3 \emi_req_os_count_RNO[0]  (
	.A(iab_resp_alloc),
	.B(ifu_emi_req_accepted),
	.C(num_emi_req_os[0]),
	.Y(emi_req_os_count_RNO_Z[0])
);
defparam \emi_req_os_count_RNO[0] .INIT=8'h96;
// @36:18792
  CFG4 buff_resp_head_uncompressed_half (
	.A(un10_buff_resp_head_compressed_Z),
	.B(ifu_expipe_resp_ireg_vaddr_net[1]),
	.C(resp_count_Z[1]),
	.D(resp_count_Z[0]),
	.Y(iab_head_uncompressed_half)
);
defparam buff_resp_head_uncompressed_half.INIT=16'h0800;
// @36:18676
  CFG4 \emi_req_os_count_RNO[1]  (
	.A(iab_resp_alloc),
	.B(ifu_emi_req_accepted),
	.C(num_emi_req_os[1]),
	.D(num_emi_req_os[0]),
	.Y(emi_req_os_count_RNO_Z[1])
);
defparam \emi_req_os_count_RNO[1] .INIT=16'hB4D2;
// @36:18788
  CFG4 buff_resp_head_compressed (
	.A(un15_buff_resp_head_compressed_Z),
	.B(iab_req_empty),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(un10_buff_resp_head_compressed_Z),
	.Y(iab_head_compressed)
);
defparam buff_resp_head_compressed.INIT=16'h0131;
// @36:18774
  CFG3 \un20_emi_req_os_at_flush[1]  (
	.A(emi_req_os_count_at_flush_0_sqmuxa_Z),
	.B(N_58),
	.C(num_emi_req_os[1]),
	.Y(un20_emi_req_os_at_flush_Z[1])
);
defparam \un20_emi_req_os_at_flush[1] .INIT=8'hB1;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[14]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[30]),
	.Y(un7_buff_resp_head_data_resp_Z[14])
);
defparam \un7_buff_resp_head_data_resp[14] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[13]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[29]),
	.Y(un7_buff_resp_head_data_resp_Z[13])
);
defparam \un7_buff_resp_head_data_resp[13] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[11]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[27]),
	.Y(un7_buff_resp_head_data_resp_Z[11])
);
defparam \un7_buff_resp_head_data_resp[11] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[10]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[26]),
	.Y(un7_buff_resp_head_data_resp_Z[10])
);
defparam \un7_buff_resp_head_data_resp[10] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[9]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[25]),
	.Y(un7_buff_resp_head_data_resp_Z[9])
);
defparam \un7_buff_resp_head_data_resp[9] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[6]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[22]),
	.Y(un7_buff_resp_head_data_resp_Z[6])
);
defparam \un7_buff_resp_head_data_resp[6] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[5]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[21]),
	.Y(un7_buff_resp_head_data_resp_Z[5])
);
defparam \un7_buff_resp_head_data_resp[5] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[4]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[20]),
	.Y(un7_buff_resp_head_data_resp_Z[4])
);
defparam \un7_buff_resp_head_data_resp[4] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[3]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[19]),
	.Y(un7_buff_resp_head_data_resp_Z[3])
);
defparam \un7_buff_resp_head_data_resp[3] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[2]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[18]),
	.Y(un7_buff_resp_head_data_resp_Z[2])
);
defparam \un7_buff_resp_head_data_resp[2] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[15]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[31]),
	.Y(un7_buff_resp_head_data_resp_Z[15])
);
defparam \un7_buff_resp_head_data_resp[15] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[12]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[28]),
	.Y(un7_buff_resp_head_data_resp_Z[12])
);
defparam \un7_buff_resp_head_data_resp[12] .INIT=4'h8;
// @36:18790
  CFG4 buff_resp_head_uncompressed_full (
	.A(un15_buff_resp_head_compressed_Z),
	.B(iab_req_empty),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(un11_buff_resp_head_uncompressed_full_0_Z),
	.Y(iab_head_uncompressed_full)
);
defparam buff_resp_head_uncompressed_full.INIT=16'hF202;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[7]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[23]),
	.Y(un7_buff_resp_head_data_resp_Z[7])
);
defparam \un7_buff_resp_head_data_resp[7] .INIT=4'h8;
// @36:18800
  CFG2 \un7_buff_resp_head_data_resp[8]  (
	.A(iab_head_uncompressed_half),
	.B(buff_entry_data_resp_1[24]),
	.Y(un7_buff_resp_head_data_resp_Z[8])
);
defparam \un7_buff_resp_head_data_resp[8] .INIT=4'h8;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[15]  (
	.A(buff_entry_data_resp[15]),
	.B(buff_entry_data_resp_1[31]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[31])
);
defparam \un4_buff_resp_head_data_resp_0[15] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[14]  (
	.A(buff_entry_data_resp[14]),
	.B(buff_entry_data_resp_1[30]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[30])
);
defparam \un4_buff_resp_head_data_resp_0[14] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[13]  (
	.A(buff_entry_data_resp[13]),
	.B(buff_entry_data_resp_1[29]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[29])
);
defparam \un4_buff_resp_head_data_resp_0[13] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[12]  (
	.A(buff_entry_data_resp[12]),
	.B(buff_entry_data_resp_1[28]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[28])
);
defparam \un4_buff_resp_head_data_resp_0[12] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[11]  (
	.A(buff_entry_data_resp[11]),
	.B(buff_entry_data_resp_1[27]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[27])
);
defparam \un4_buff_resp_head_data_resp_0[11] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[10]  (
	.A(buff_entry_data_resp[10]),
	.B(buff_entry_data_resp_1[26]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[26])
);
defparam \un4_buff_resp_head_data_resp_0[10] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[9]  (
	.A(buff_entry_data_resp[9]),
	.B(buff_entry_data_resp_1[25]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[25])
);
defparam \un4_buff_resp_head_data_resp_0[9] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[6]  (
	.A(buff_entry_data_resp[6]),
	.B(buff_entry_data_resp_1[22]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[22])
);
defparam \un4_buff_resp_head_data_resp_0[6] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[5]  (
	.A(buff_entry_data_resp[5]),
	.B(buff_entry_data_resp_1[21]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[21])
);
defparam \un4_buff_resp_head_data_resp_0[5] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[4]  (
	.A(buff_entry_data_resp[4]),
	.B(buff_entry_data_resp_1[20]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[20])
);
defparam \un4_buff_resp_head_data_resp_0[4] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[3]  (
	.A(buff_entry_data_resp[3]),
	.B(buff_entry_data_resp_1[19]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[19])
);
defparam \un4_buff_resp_head_data_resp_0[3] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[2]  (
	.A(buff_entry_data_resp[2]),
	.B(buff_entry_data_resp_1[18]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[18])
);
defparam \un4_buff_resp_head_data_resp_0[2] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp[1]  (
	.A(buff_entry_data_resp[1]),
	.B(buff_entry_data_resp_1[17]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[17])
);
defparam \un4_buff_resp_head_data_resp[1] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp[0]  (
	.A(buff_entry_data_resp[0]),
	.B(buff_entry_data_resp_1[16]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[16])
);
defparam \un4_buff_resp_head_data_resp[0] .INIT=16'hAC00;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[7]  (
	.A(buff_entry_data_resp[7]),
	.B(buff_entry_data_resp_1[23]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[23])
);
defparam \un4_buff_resp_head_data_resp_0[7] .INIT=16'hAC00;
// @36:18807
  CFG4 un4_buff_resp_head_error_resp (
	.A(buff_entry_error_resp[0]),
	.B(buff_entry_error_resp_1[0]),
	.C(iab_head_uncompressed_full),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(un4_buff_resp_head_error_resp_Z[0])
);
defparam un4_buff_resp_head_error_resp.INIT=16'hE0A0;
// @36:18799
  CFG4 \un4_buff_resp_head_data_resp_0[8]  (
	.A(buff_entry_data_resp[8]),
	.B(buff_entry_data_resp_1[24]),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[24])
);
defparam \un4_buff_resp_head_data_resp_0[8] .INIT=16'hAC00;
// @36:18798
  CFG4 \buff_resp_head_data_1[0]  (
	.A(iab_head_uncompressed_half),
	.B(buff_resp_head_data_resp_compressed_Z[0]),
	.C(iab_head_uncompressed_full),
	.D(iab_head_compressed),
	.Y(iab_resp_data[0])
);
defparam \buff_resp_head_data_1[0] .INIT=16'hFEFA;
// @36:18798
  CFG4 \buff_resp_head_data_1[1]  (
	.A(iab_head_uncompressed_half),
	.B(buff_resp_head_data_resp_compressed_Z[1]),
	.C(iab_head_uncompressed_full),
	.D(iab_head_compressed),
	.Y(iab_resp_data[1])
);
defparam \buff_resp_head_data_1[1] .INIT=16'hFEFA;
// @36:18798
  CFG4 \buff_resp_head_data_1[15]  (
	.A(buff_resp_head_data_resp_compressed_Z[15]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[15]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[15])
);
defparam \buff_resp_head_data_1[15] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[12]  (
	.A(buff_resp_head_data_resp_compressed_Z[12]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[12]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[12])
);
defparam \buff_resp_head_data_1[12] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[9]  (
	.A(buff_resp_head_data_resp_compressed_Z[9]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[9]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[9])
);
defparam \buff_resp_head_data_1[9] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[6]  (
	.A(buff_resp_head_data_resp_compressed_Z[6]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[6]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[6])
);
defparam \buff_resp_head_data_1[6] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[5]  (
	.A(buff_resp_head_data_resp_compressed_Z[5]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[5]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[5])
);
defparam \buff_resp_head_data_1[5] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[4]  (
	.A(buff_resp_head_data_resp_compressed_Z[4]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[4]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[4])
);
defparam \buff_resp_head_data_1[4] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[3]  (
	.A(buff_resp_head_data_resp_compressed_Z[3]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[3]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[3])
);
defparam \buff_resp_head_data_1[3] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[2]  (
	.A(buff_resp_head_data_resp_compressed_Z[2]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[2]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[2])
);
defparam \buff_resp_head_data_1[2] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[14]  (
	.A(buff_resp_head_data_resp_compressed_Z[14]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[14]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[14])
);
defparam \buff_resp_head_data_1[14] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[13]  (
	.A(buff_resp_head_data_resp_compressed_Z[13]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[13]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[13])
);
defparam \buff_resp_head_data_1[13] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[11]  (
	.A(buff_resp_head_data_resp_compressed_Z[11]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[11]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[11])
);
defparam \buff_resp_head_data_1[11] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[10]  (
	.A(buff_resp_head_data_resp_compressed_Z[10]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[10]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[10])
);
defparam \buff_resp_head_data_1[10] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[7]  (
	.A(buff_resp_head_data_resp_compressed_Z[7]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[7]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[7])
);
defparam \buff_resp_head_data_1[7] .INIT=16'hFAF8;
// @36:18798
  CFG4 \buff_resp_head_data_1[8]  (
	.A(buff_resp_head_data_resp_compressed_Z[8]),
	.B(iab_head_compressed),
	.C(un7_buff_resp_head_data_resp_Z[8]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[8])
);
defparam \buff_resp_head_data_1[8] .INIT=16'hFAF8;
// @36:18806
  CFG4 \buff_resp_head_error[0]  (
	.A(iab_head_compressed),
	.B(un4_buff_resp_head_error_resp_Z[0]),
	.C(buff_entry_error_resp[0]),
	.D(iab_head_uncompressed_half),
	.Y(iab_resp_error_0)
);
defparam \buff_resp_head_error[0] .INIT=16'hFCEC;
// @36:18588
  CFG4 resp_complete_qual_0_1 (
	.A(iab_resp_empty),
	.B(no_flush_req_os_1z),
	.C(iab_resp_complete_1_0),
	.D(N_232),
	.Y(resp_complete_qual_0_1_Z)
);
defparam resp_complete_qual_0_1.INIT=16'hC480;
// @36:18669
  CFG2 \resp_count_2_RNO[0]  (
	.A(ifu_expipe_resp_ready_net),
	.B(resp_complete_qual_0_1_Z),
	.Y(resp_complete_qual)
);
defparam \resp_count_2_RNO[0] .INIT=4'h8;
// @36:18669
  CFG4 \req_count_RNO_0[0]  (
	.A(un7_iab_readylt1),
	.B(resp_complete_qual_0_1_Z),
	.C(ifu_emi_req_accepted),
	.D(ifu_expipe_resp_ready_net),
	.Y(SUM_N_4_mux)
);
defparam \req_count_RNO_0[0] .INIT=16'h69A5;
// @36:18588
  CFG4 \req_count_RNO_0[1]  (
	.A(un7_iab_readylto1),
	.B(un7_iab_readylt1),
	.C(resp_complete_qual_0_1_Z),
	.D(ifu_emi_req_accepted),
	.Y(un12_req_count_0_4_tz[1])
);
defparam \req_count_RNO_0[1] .INIT=16'hAFDF;
// @36:18709
  CFG4 \resp_count_2[0]  (
	.A(alloc_resp_qual_Z),
	.B(resp_count_Z[0]),
	.C(resp_complete_qual),
	.D(un1_req_count_2_1_i_0_Z),
	.Y(resp_count_2_Z[0])
);
defparam \resp_count_2[0] .INIT=16'h0096;
// @36:18641
  CFG3 resp_complete_qual_0_1_RNIVE63A (
	.A(un1_req_count_2_1_Z),
	.B(ifu_expipe_resp_ready_net),
	.C(resp_complete_qual_0_1_Z),
	.Y(un1_req_count_2_i)
);
defparam resp_complete_qual_0_1_RNIVE63A.INIT=8'hD5;
// @36:18664
  CFG3 \req_count_RNO[0]  (
	.A(un1_req_count_2_1_Z),
	.B(buff_req_wr_ptr4_Z),
	.C(SUM_N_4_mux),
	.Y(un12_req_count_iv_i[0])
);
defparam \req_count_RNO[0] .INIT=8'h4E;
// @36:18588
  CFG4 \req_count_RNO[1]  (
	.A(un12_req_count_0_4_tz[1]),
	.B(un12_req_count_0_4_0_tz[1]),
	.C(ifu_expipe_resp_ready_net),
	.D(un12_req_count_0_1_0[1]),
	.Y(req_count_RNO_Z[1])
);
defparam \req_count_RNO[1] .INIT=16'hAC00;
// @36:18728
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]2  (
	.A(un1_buff_req_wr_ptr_0_1),
	.B(ifu_expipe_req_flush),
	.C(branch_req_fence_i),
	.D(ifu_emi_req_accepted),
	.Y(buff_entry_addr_req_0_2)
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]2 .INIT=16'h2220;
// @36:18728
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]2  (
	.A(buff_req_wr_ptr_0_Z[0]),
	.B(ifu_expipe_req_flush),
	.C(branch_req_fence_i),
	.D(ifu_emi_req_accepted),
	.Y(buff_entry_addr_req_1_2)
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]2 .INIT=16'h2220;
// @36:18728
  CFG4 \gen_buff_loop[2].buff_entry_addr_req[2]2  (
	.A(buff_req_wr_ptr_1_Z[0]),
	.B(ifu_expipe_req_flush),
	.C(branch_req_fence_i),
	.D(ifu_emi_req_accepted),
	.Y(buff_entry_addr_req_2_2)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]2 .INIT=16'h2220;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_ifu_iab_32s_2s_3s_2s_0s */

module miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 (
  ifu_expipe_resp_ireg_net,
  req_masked_0,
  ifu_expipe_resp_next_vaddr_net,
  ifu_expipe_resp_ireg_vaddr_net,
  cpu_d_req_addr_net,
  ahb_i_req_addr_net,
  cpu_i_resp_rd_data_sel,
  apb_i_req_addr_net,
  buff_entry_addr_req_2__RNI5FKB4L_S_0,
  buff_entry_addr_req_2__RNI29VDG3_S_0,
  cpu_i_resp_rd_data_0_0,
  i_trx_resp_0,
  AHB_HRDATA_0,
  N_49,
  un2_cpu_i_req_ready,
  ifu_expipe_req_branch_excpt_req_ready_net,
  un1_N_5_mux,
  cpu_i_req_is_apb,
  apb_i_req_ready_net_tz,
  ifu_expipe_resp_ready_net,
  ifu_expipe_resp_access_misalign_error_net,
  ifu_expipe_req_fenci_proceed_net,
  un3_fence_i_hold_1z,
  cpu_debug_mode_net,
  i_trx_os_buff_ready,
  ifu_expipe_req_flush,
  un5_fetch_ptr_sel_i,
  ifu_expipe_resp_access_mem_error_net,
  cpu_i_resp_error_sel,
  cpu_i_resp_valid_sel,
  ifu_emi_req_valid_c,
  ifu_expipe_req_branch_excpt_req_valid_net,
  ifu_emi_req_valid_1_1z,
  ifu_expipe_req_branch_excpt_req_fenci_net,
  ifu_expipe_resp_valid_net,
  ifu_emi_req_accepted_1z,
  sticky_reset_reg_1z,
  CLK,
  dff_arst
)
;
output [31:0] ifu_expipe_resp_ireg_net ;
input req_masked_0 ;
output [31:0] ifu_expipe_resp_next_vaddr_net ;
output [31:0] ifu_expipe_resp_ireg_vaddr_net /* synthesis syn_tristate = 1 */ ;
input [31:1] cpu_d_req_addr_net ;
output [16:2] ahb_i_req_addr_net ;
input [31:0] cpu_i_resp_rd_data_sel ;
output [31:17] apb_i_req_addr_net ;
output buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
output buff_entry_addr_req_2__RNI29VDG3_S_0 ;
input cpu_i_resp_rd_data_0_0 ;
input i_trx_resp_0 ;
input AHB_HRDATA_0 ;
output N_49 ;
input un2_cpu_i_req_ready ;
output ifu_expipe_req_branch_excpt_req_ready_net ;
input un1_N_5_mux ;
input cpu_i_req_is_apb ;
input apb_i_req_ready_net_tz ;
input ifu_expipe_resp_ready_net ;
output ifu_expipe_resp_access_misalign_error_net ;
input ifu_expipe_req_fenci_proceed_net ;
output un3_fence_i_hold_1z ;
input cpu_debug_mode_net ;
input i_trx_os_buff_ready ;
input ifu_expipe_req_flush ;
output un5_fetch_ptr_sel_i ;
output ifu_expipe_resp_access_mem_error_net ;
input cpu_i_resp_error_sel ;
input cpu_i_resp_valid_sel ;
output ifu_emi_req_valid_c ;
input ifu_expipe_req_branch_excpt_req_valid_net ;
output ifu_emi_req_valid_1_1z ;
input ifu_expipe_req_branch_excpt_req_fenci_net ;
output ifu_expipe_resp_valid_net ;
output ifu_emi_req_accepted_1z ;
output sticky_reset_reg_1z ;
input CLK ;
input dff_arst ;
wire req_masked_0 ;
wire buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
wire buff_entry_addr_req_2__RNI29VDG3_S_0 ;
wire cpu_i_resp_rd_data_0_0 ;
wire i_trx_resp_0 ;
wire AHB_HRDATA_0 ;
wire N_49 ;
wire un2_cpu_i_req_ready ;
wire ifu_expipe_req_branch_excpt_req_ready_net ;
wire un1_N_5_mux ;
wire cpu_i_req_is_apb ;
wire apb_i_req_ready_net_tz ;
wire ifu_expipe_resp_ready_net ;
wire ifu_expipe_resp_access_misalign_error_net ;
wire ifu_expipe_req_fenci_proceed_net ;
wire un3_fence_i_hold_1z ;
wire cpu_debug_mode_net ;
wire i_trx_os_buff_ready ;
wire ifu_expipe_req_flush ;
wire un5_fetch_ptr_sel_i ;
wire ifu_expipe_resp_access_mem_error_net ;
wire cpu_i_resp_error_sel ;
wire cpu_i_resp_valid_sel ;
wire ifu_emi_req_valid_c ;
wire ifu_expipe_req_branch_excpt_req_valid_net ;
wire ifu_emi_req_valid_1_1z ;
wire ifu_expipe_req_branch_excpt_req_fenci_net ;
wire ifu_expipe_resp_valid_net ;
wire ifu_emi_req_accepted_1z ;
wire sticky_reset_reg_1z ;
wire CLK ;
wire dff_arst ;
wire [1:0] emi_req_os_at_flush;
wire [1:1] next_req_fetch_ptr_Z;
wire [1:0] num_emi_req_os;
wire [7:7] buff_entry_addr_req_2__RNI5GVK85_S;
wire [8:8] buff_entry_addr_req_2__RNIBOFO46_S;
wire [11:11] buff_entry_addr_req_2__RNIPQ8T98_S;
wire [12:12] buff_entry_addr_req_2__RNI0BTDU8_S;
wire [13:13] buff_entry_addr_req_2__RNIAUHUI9_S;
wire [14:14] buff_entry_addr_req_2__RNINK6F7A_S;
wire [16:16] buff_entry_addr_req_2__RNIQAGGGB_S;
wire [17:17] buff_entry_addr_req_2__RNIGA515C_S;
wire [20:20] buff_entry_addr_req_2__RNI937J2E_S;
wire [21:21] buff_entry_addr_req_2__RNIGMU3NE_S;
wire [22:22] buff_entry_addr_req_2__RNIQCMKBF_S;
wire [23:23] buff_entry_addr_req_2__RNI76E50G_S;
wire [24:24] buff_entry_addr_req_2__RNIN26MKG_S;
wire [25:25] buff_entry_addr_req_2__RNIA2U69H_S;
wire [26:26] buff_entry_addr_req_2__RNI05MNTH_S;
wire [10:10] buff_entry_addr_req_2__RNILDKCL7_S;
wire [3:3] buff_entry_addr_req_2__RNIBEV6O1_S;
wire [28:28] buff_entry_addr_req_2__RNILJ6P6J_S;
wire [4:4] buff_entry_addr_req_2__RNI5AFAK2_S;
wire [6:6] buff_entry_addr_req_2__RNI2BFHC4_S;
wire [9:9] buff_entry_addr_req_2__RNIK30S07_S;
wire [30:30] buff_entry_addr_req_2__RNIRLPQFK_S;
wire [19:19] buff_entry_addr_req_2__RNI5JF2ED_S;
wire [18:18] buff_entry_addr_req_2__RNI9DQHPC_S;
wire [29:29] buff_entry_addr_req_2__RNIKVU9RJ_S;
wire [27:27] buff_entry_addr_req_2__RNIPAE8II_S;
wire [15:15] buff_entry_addr_req_2__RNI7ERVRA_S;
wire [0:0] fetch_ptr_sel_1_Z;
wire [2:2] buff_entry_addr_req_2__RNIKLF3S_Y;
wire [1:1] req_fetch_ptr;
wire [0:0] next_req_fetch_ptr;
wire [31:0] iab_resp_data;
wire [0:0] iab_resp_error;
wire sticky_fence_reg_Z ;
wire VCC ;
wire sticky_fence_reg_2_Z ;
wire GND ;
wire sticky_branch_reg_Z ;
wire sticky_branch_reg_2_Z ;
wire fence_i_hold_Z ;
wire fence_i_hold_2_Z ;
wire last_iab_rd_alignment_Z ;
wire last_iab_rd_alignment_4_iv_i_Z ;
wire un1_req_flush_Z ;
wire un8_emi_resp_head_compressed_Z ;
wire ifu_expipe_resp_valid_3_0_1_Z ;
wire req_flush_Z ;
wire iab_resp_empty ;
wire ifu_expipe_resp_valid_3_0_1_1_Z ;
wire iab_head_compressed ;
wire iab_head_uncompressed_full ;
wire last_iab_rd_alignment_4_iv_i_1_Z ;
wire last_iab_rd_alignment15_Z ;
wire un1_next_iab_rd_alignment_0_sqmuxa_i_0 ;
wire un1_next_iab_rd_alignment_1_sqmuxa_i_0 ;
wire ifu_expipe_resp_compressed_4_Z ;
wire iab_resp_complete_1_0_Z ;
wire ifu_expipe_resp_access_mem_error_net_1 ;
wire iab_resp_hword_high_only ;
wire next_req_is_hword_high_only_0_sqmuxa_Z ;
wire branch_req_fence_i_Z ;
wire branch_req_no_fence_i_Z ;
wire un1_next_iab_rd_alignment_1_sqmuxa_1_0_Z ;
wire emi_resp_head_uncompressed_full_Z ;
wire ifu_expipe_resp_ireg_sn_N_7_mux ;
wire d_N_4 ;
wire iab_req_empty ;
wire un1_ifu_expipe_resp_next_vaddr_Z ;
wire un7_iab_readylto1 ;
wire un7_iab_readylt1 ;
wire iab_ready_Z ;
wire ifu_emi_req_valid_0_Z ;
wire no_flush_req_os ;
wire iab_resp_alloc_Z ;
wire ifu_m2_0_2 ;
wire N_118 ;
wire N_117 ;
wire N_115 ;
wire N_114 ;
wire N_113 ;
wire N_110 ;
wire N_109 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_119 ;
wire N_116 ;
wire N_104 ;
wire N_111 ;
wire N_105 ;
wire N_112 ;
wire next_req_is_hword_high_only ;
wire un1_N_3_mux ;
wire N_178_2 ;
wire N_177_2 ;
wire N_183_2 ;
wire N_182_2 ;
wire N_184_2 ;
wire N_181_2 ;
wire N_185_2 ;
wire N_180_2 ;
wire N_171_2 ;
wire N_173_2 ;
wire N_170_2 ;
wire N_179_2 ;
wire N_174_2 ;
wire N_172_2 ;
wire N_176_2 ;
wire N_175_2 ;
wire un7_next_iab_rd_alignment_Z ;
wire iab_head_uncompressed_half ;
wire N_232 ;
wire N_154 ;
wire N_155 ;
wire ifu_expipe_resp_ireg_sn_N_2 ;
wire N_178_1 ;
wire N_177_1 ;
wire N_183_1 ;
wire N_182_1 ;
wire N_184_1 ;
wire N_181_1 ;
wire N_185_1 ;
wire N_180_1 ;
wire N_171_1 ;
wire N_173_1 ;
wire N_170_1 ;
wire N_179_1 ;
wire N_174_1 ;
wire N_172_1 ;
wire N_176_1 ;
wire N_175_1 ;
wire ifu_N_13_mux ;
wire N_168 ;
wire N_167 ;
wire N_165 ;
wire N_164 ;
wire N_163 ;
wire N_160 ;
wire N_159 ;
wire N_158 ;
wire N_157 ;
wire N_156 ;
wire N_169 ;
wire N_166 ;
wire N_161 ;
wire N_162 ;
// @36:12105
  SLE sticky_fence_reg (
	.Q(sticky_fence_reg_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sticky_fence_reg_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:12076
  SLE sticky_branch_reg (
	.Q(sticky_branch_reg_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sticky_branch_reg_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:12060
  SLE sticky_reset_reg (
	.Q(sticky_reset_reg_1z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(GND),
	.EN(ifu_emi_req_accepted_1z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:12096
  SLE fence_i_hold (
	.Q(fence_i_hold_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(fence_i_hold_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:12199
  SLE last_iab_rd_alignment (
	.Q(last_iab_rd_alignment_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(last_iab_rd_alignment_4_iv_i_Z),
	.EN(un1_req_flush_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:12170
  CFG4 un8_emi_resp_head_compressed (
	.A(AHB_HRDATA_0),
	.B(cpu_i_resp_rd_data_sel[17]),
	.C(i_trx_resp_0),
	.D(cpu_i_resp_rd_data_0_0),
	.Y(un8_emi_resp_head_compressed_Z)
);
defparam un8_emi_resp_head_compressed.INIT=16'hCC80;
// @36:12273
  CFG4 ifu_expipe_resp_valid_3_0 (
	.A(emi_req_os_at_flush[0]),
	.B(emi_req_os_at_flush[1]),
	.C(ifu_expipe_resp_valid_3_0_1_Z),
	.D(req_flush_Z),
	.Y(ifu_expipe_resp_valid_net)
);
defparam ifu_expipe_resp_valid_3_0.INIT=16'h0010;
// @36:12163
  CFG4 ifu_emi_req_valid (
	.A(ifu_expipe_req_branch_excpt_req_fenci_net),
	.B(fence_i_hold_Z),
	.C(ifu_emi_req_valid_1_1z),
	.D(ifu_expipe_req_branch_excpt_req_valid_net),
	.Y(ifu_emi_req_valid_c)
);
defparam ifu_emi_req_valid.INIT=16'h1030;
// @36:12273
  CFG4 ifu_expipe_resp_valid_3_0_1 (
	.A(iab_resp_empty),
	.B(cpu_i_resp_valid_sel),
	.C(ifu_expipe_resp_valid_3_0_1_1_Z),
	.D(un8_emi_resp_head_compressed_Z),
	.Y(ifu_expipe_resp_valid_3_0_1_Z)
);
defparam ifu_expipe_resp_valid_3_0_1.INIT=16'hC5CD;
// @36:12273
  CFG4 ifu_expipe_resp_valid_3_0_1_1 (
	.A(iab_head_compressed),
	.B(iab_head_uncompressed_full),
	.C(iab_resp_empty),
	.D(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(ifu_expipe_resp_valid_3_0_1_1_Z)
);
defparam ifu_expipe_resp_valid_3_0_1_1.INIT=16'h01F1;
// @36:12199
  CFG4 last_iab_rd_alignment_4_iv_i (
	.A(next_req_fetch_ptr_Z[1]),
	.B(req_flush_Z),
	.C(last_iab_rd_alignment_4_iv_i_1_Z),
	.D(last_iab_rd_alignment15_Z),
	.Y(last_iab_rd_alignment_4_iv_i_Z)
);
defparam last_iab_rd_alignment_4_iv_i.INIT=16'hB0BB;
// @36:12199
  CFG3 last_iab_rd_alignment_4_iv_i_1 (
	.A(ifu_expipe_resp_ireg_vaddr_net[1]),
	.B(un1_next_iab_rd_alignment_0_sqmuxa_i_0),
	.C(un1_next_iab_rd_alignment_1_sqmuxa_i_0),
	.Y(last_iab_rd_alignment_4_iv_i_1_Z)
);
defparam last_iab_rd_alignment_4_iv_i_1.INIT=8'h0E;
// @36:12218
  CFG3 iab_resp_complete_1_0 (
	.A(ifu_expipe_resp_ireg_vaddr_net[1]),
	.B(cpu_i_resp_valid_sel),
	.C(ifu_expipe_resp_compressed_4_Z),
	.Y(iab_resp_complete_1_0_Z)
);
defparam iab_resp_complete_1_0.INIT=8'h84;
// @36:12273
  CFG4 ifu_expipe_resp_access_mem_error_u (
	.A(iab_resp_empty),
	.B(cpu_i_resp_error_sel),
	.C(cpu_i_resp_valid_sel),
	.D(ifu_expipe_resp_access_mem_error_net_1),
	.Y(ifu_expipe_resp_access_mem_error_net)
);
defparam ifu_expipe_resp_access_mem_error_u.INIT=16'hFF80;
// @36:12210
  CFG2 next_iab_rd_alignment_2 (
	.A(iab_resp_hword_high_only),
	.B(last_iab_rd_alignment_Z),
	.Y(ifu_expipe_resp_ireg_vaddr_net[1])
);
defparam next_iab_rd_alignment_2.INIT=4'hE;
// @36:12141
  CFG2 next_req_is_hword_high_only_0_sqmuxa (
	.A(un5_fetch_ptr_sel_i),
	.B(sticky_fence_reg_Z),
	.Y(next_req_is_hword_high_only_0_sqmuxa_Z)
);
defparam next_req_is_hword_high_only_0_sqmuxa.INIT=4'h8;
// @36:12191
  CFG2 req_flush (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(ifu_expipe_req_flush),
	.Y(req_flush_Z)
);
defparam req_flush.INIT=4'hE;
// @36:12191
  CFG2 un1_req_flush (
	.A(last_iab_rd_alignment15_Z),
	.B(req_flush_Z),
	.Y(un1_req_flush_Z)
);
defparam un1_req_flush.INIT=4'hE;
// @36:12092
  CFG2 branch_req_fence_i (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(ifu_expipe_req_branch_excpt_req_fenci_net),
	.Y(branch_req_fence_i_Z)
);
defparam branch_req_fence_i.INIT=4'h8;
// @36:12093
  CFG2 branch_req_no_fence_i (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(ifu_expipe_req_branch_excpt_req_fenci_net),
	.Y(branch_req_no_fence_i_Z)
);
defparam branch_req_no_fence_i.INIT=4'h2;
// @36:12218
  CFG3 un1_next_iab_rd_alignment_1_sqmuxa_1_0 (
	.A(ifu_expipe_resp_ireg_vaddr_net[1]),
	.B(cpu_i_resp_valid_sel),
	.C(iab_resp_empty),
	.Y(un1_next_iab_rd_alignment_1_sqmuxa_1_0_Z)
);
defparam un1_next_iab_rd_alignment_1_sqmuxa_1_0.INIT=8'h8A;
// @36:11924
  CFG3 sticky_branch_reg_RNI1VG1H (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_req_branch_excpt_req_valid_net),
	.C(sticky_branch_reg_Z),
	.Y(un5_fetch_ptr_sel_i)
);
defparam sticky_branch_reg_RNI1VG1H.INIT=8'h01;
// @36:12302
  CFG3 emi_resp_head_uncompressed_full_RNIE6AQ6 (
	.A(cpu_i_resp_valid_sel),
	.B(emi_resp_head_uncompressed_full_Z),
	.C(iab_resp_empty),
	.Y(ifu_expipe_resp_ireg_sn_N_7_mux)
);
defparam emi_resp_head_uncompressed_full_RNIE6AQ6.INIT=8'h20;
// @36:12033
  CFG3 ifu_expipe_req_branch_excpt_req_ready_0_RNO_0 (
	.A(ifu_expipe_req_branch_excpt_req_fenci_net),
	.B(i_trx_os_buff_ready),
	.C(cpu_debug_mode_net),
	.Y(d_N_4)
);
defparam ifu_expipe_req_branch_excpt_req_ready_0_RNO_0.INIT=8'h51;
// @36:12333
  CFG2 un1_ifu_expipe_resp_next_vaddr (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(iab_req_empty),
	.Y(un1_ifu_expipe_resp_next_vaddr_Z)
);
defparam un1_ifu_expipe_resp_next_vaddr.INIT=4'hE;
// @36:12161
  CFG4 iab_ready (
	.A(num_emi_req_os[1]),
	.B(un7_iab_readylto1),
	.C(un7_iab_readylt1),
	.D(num_emi_req_os[0]),
	.Y(iab_ready_Z)
);
defparam iab_ready.INIT=16'h153F;
// @36:12101
  CFG3 un3_fence_i_hold (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(fence_i_hold_Z),
	.C(ifu_expipe_req_branch_excpt_req_fenci_net),
	.Y(un3_fence_i_hold_1z)
);
defparam un3_fence_i_hold.INIT=8'hEC;
// @36:12126
  CFG4 \next_req_fetch_ptr[7]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI5GVK85_S[7]),
	.C(cpu_d_req_addr_net[7]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[7])
);
defparam \next_req_fetch_ptr[7] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[8]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIBOFO46_S[8]),
	.C(cpu_d_req_addr_net[8]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[8])
);
defparam \next_req_fetch_ptr[8] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[11]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIPQ8T98_S[11]),
	.C(cpu_d_req_addr_net[11]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[11])
);
defparam \next_req_fetch_ptr[11] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[12]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI0BTDU8_S[12]),
	.C(cpu_d_req_addr_net[12]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[12])
);
defparam \next_req_fetch_ptr[12] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[13]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIAUHUI9_S[13]),
	.C(cpu_d_req_addr_net[13]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[13])
);
defparam \next_req_fetch_ptr[13] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[14]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNINK6F7A_S[14]),
	.C(cpu_d_req_addr_net[14]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[14])
);
defparam \next_req_fetch_ptr[14] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[16]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIQAGGGB_S[16]),
	.C(cpu_d_req_addr_net[16]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[16])
);
defparam \next_req_fetch_ptr[16] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[17]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIGA515C_S[17]),
	.C(cpu_d_req_addr_net[17]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[17])
);
defparam \next_req_fetch_ptr[17] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[20]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI937J2E_S[20]),
	.C(cpu_d_req_addr_net[20]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[20])
);
defparam \next_req_fetch_ptr[20] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[21]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIGMU3NE_S[21]),
	.C(cpu_d_req_addr_net[21]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[21])
);
defparam \next_req_fetch_ptr[21] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[22]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIQCMKBF_S[22]),
	.C(cpu_d_req_addr_net[22]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[22])
);
defparam \next_req_fetch_ptr[22] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[23]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI76E50G_S[23]),
	.C(cpu_d_req_addr_net[23]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[23])
);
defparam \next_req_fetch_ptr[23] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[24]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIN26MKG_S[24]),
	.C(cpu_d_req_addr_net[24]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[24])
);
defparam \next_req_fetch_ptr[24] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[25]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIA2U69H_S[25]),
	.C(cpu_d_req_addr_net[25]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[25])
);
defparam \next_req_fetch_ptr[25] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[26]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI05MNTH_S[26]),
	.C(cpu_d_req_addr_net[26]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[26])
);
defparam \next_req_fetch_ptr[26] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[10]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNILDKCL7_S[10]),
	.C(cpu_d_req_addr_net[10]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[10])
);
defparam \next_req_fetch_ptr[10] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[3]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIBEV6O1_S[3]),
	.C(cpu_d_req_addr_net[3]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[3])
);
defparam \next_req_fetch_ptr[3] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[28]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNILJ6P6J_S[28]),
	.C(cpu_d_req_addr_net[28]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[28])
);
defparam \next_req_fetch_ptr[28] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[4]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI5AFAK2_S[4]),
	.C(cpu_d_req_addr_net[4]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[4])
);
defparam \next_req_fetch_ptr[4] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[6]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI2BFHC4_S[6]),
	.C(cpu_d_req_addr_net[6]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[6])
);
defparam \next_req_fetch_ptr[6] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[9]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIK30S07_S[9]),
	.C(cpu_d_req_addr_net[9]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[9])
);
defparam \next_req_fetch_ptr[9] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[5]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI29VDG3_S_0),
	.C(cpu_d_req_addr_net[5]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[5])
);
defparam \next_req_fetch_ptr[5] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[30]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIRLPQFK_S[30]),
	.C(cpu_d_req_addr_net[30]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[30])
);
defparam \next_req_fetch_ptr[30] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[31]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI5FKB4L_S_0),
	.C(cpu_d_req_addr_net[31]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[31])
);
defparam \next_req_fetch_ptr[31] .INIT=16'hEEFA;
// @36:12126
  CFG4 \next_req_fetch_ptr[19]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI5JF2ED_S[19]),
	.C(cpu_d_req_addr_net[19]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[19])
);
defparam \next_req_fetch_ptr[19] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[18]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI9DQHPC_S[18]),
	.C(cpu_d_req_addr_net[18]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[18])
);
defparam \next_req_fetch_ptr[18] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[29]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIKVU9RJ_S[29]),
	.C(cpu_d_req_addr_net[29]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[29])
);
defparam \next_req_fetch_ptr[29] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[27]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIPAE8II_S[27]),
	.C(cpu_d_req_addr_net[27]),
	.D(un5_fetch_ptr_sel_i),
	.Y(apb_i_req_addr_net[27])
);
defparam \next_req_fetch_ptr[27] .INIT=16'h4450;
// @36:12126
  CFG4 \next_req_fetch_ptr[15]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI7ERVRA_S[15]),
	.C(cpu_d_req_addr_net[15]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[15])
);
defparam \next_req_fetch_ptr[15] .INIT=16'h4450;
// @36:12163
  CFG2 ifu_emi_req_valid_0 (
	.A(iab_ready_Z),
	.B(cpu_debug_mode_net),
	.Y(ifu_emi_req_valid_0_Z)
);
defparam ifu_emi_req_valid_0.INIT=4'h2;
// @36:12101
  CFG3 fence_i_hold_2 (
	.A(ifu_expipe_req_fenci_proceed_net),
	.B(ifu_expipe_req_flush),
	.C(un3_fence_i_hold_1z),
	.Y(fence_i_hold_2_Z)
);
defparam fence_i_hold_2.INIT=8'h10;
// @36:12218
  CFG4 iab_resp_alloc (
	.A(num_emi_req_os[1]),
	.B(num_emi_req_os[0]),
	.C(no_flush_req_os),
	.D(cpu_i_resp_valid_sel),
	.Y(iab_resp_alloc_Z)
);
defparam iab_resp_alloc.INIT=16'hEF00;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[1]  (
	.A(next_req_fetch_ptr_Z[1]),
	.B(ifu_expipe_resp_ireg_vaddr_net[1]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.Y(ifu_expipe_resp_next_vaddr_net[1])
);
defparam \ifu_expipe_resp_next_vaddr[1] .INIT=8'hAC;
// @36:12118
  CFG3 \fetch_ptr_sel_1[0]  (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_req_branch_excpt_req_valid_net),
	.C(sticky_branch_reg_Z),
	.Y(fetch_ptr_sel_1_Z[0])
);
defparam \fetch_ptr_sel_1[0] .INIT=8'h54;
// @36:12163
  CFG4 ifu_emi_req_valid_1 (
	.A(sticky_reset_reg_1z),
	.B(sticky_branch_reg_Z),
	.C(ifu_expipe_req_branch_excpt_req_valid_net),
	.D(ifu_emi_req_valid_0_Z),
	.Y(ifu_emi_req_valid_1_1z)
);
defparam ifu_emi_req_valid_1.INIT=16'hFB00;
// @36:12033
  CFG4 ifu_expipe_req_branch_excpt_req_ready_0_RNO_1 (
	.A(iab_ready_Z),
	.B(ifu_expipe_req_branch_excpt_req_fenci_net),
	.C(i_trx_os_buff_ready),
	.D(cpu_debug_mode_net),
	.Y(ifu_m2_0_2)
);
defparam ifu_expipe_req_branch_excpt_req_ready_0_RNO_1.INIT=16'hFFDF;
// @36:12273
  CFG3 ifu_expipe_resp_access_misalign_error (
	.A(ifu_expipe_resp_ireg_vaddr_net[0]),
	.B(cpu_i_resp_valid_sel),
	.C(iab_resp_empty),
	.Y(ifu_expipe_resp_access_misalign_error_net)
);
defparam ifu_expipe_resp_access_misalign_error.INIT=8'h8A;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[27]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[27]),
	.C(ifu_expipe_resp_ireg_vaddr_net[27]),
	.Y(ifu_expipe_resp_next_vaddr_net[27])
);
defparam \ifu_expipe_resp_next_vaddr[27] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[24]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[24]),
	.C(ifu_expipe_resp_ireg_vaddr_net[24]),
	.Y(ifu_expipe_resp_next_vaddr_net[24])
);
defparam \ifu_expipe_resp_next_vaddr[24] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[22]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[22]),
	.C(ifu_expipe_resp_ireg_vaddr_net[22]),
	.Y(ifu_expipe_resp_next_vaddr_net[22])
);
defparam \ifu_expipe_resp_next_vaddr[22] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[16]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[16]),
	.C(ifu_expipe_resp_ireg_vaddr_net[16]),
	.Y(ifu_expipe_resp_next_vaddr_net[16])
);
defparam \ifu_expipe_resp_next_vaddr[16] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[15]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[15]),
	.C(ifu_expipe_resp_ireg_vaddr_net[15]),
	.Y(ifu_expipe_resp_next_vaddr_net[15])
);
defparam \ifu_expipe_resp_next_vaddr[15] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[14]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[14]),
	.C(ifu_expipe_resp_ireg_vaddr_net[14]),
	.Y(ifu_expipe_resp_next_vaddr_net[14])
);
defparam \ifu_expipe_resp_next_vaddr[14] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[12]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[12]),
	.C(ifu_expipe_resp_ireg_vaddr_net[12]),
	.Y(ifu_expipe_resp_next_vaddr_net[12])
);
defparam \ifu_expipe_resp_next_vaddr[12] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[9]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[9]),
	.C(ifu_expipe_resp_ireg_vaddr_net[9]),
	.Y(ifu_expipe_resp_next_vaddr_net[9])
);
defparam \ifu_expipe_resp_next_vaddr[9] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[8]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[8]),
	.C(ifu_expipe_resp_ireg_vaddr_net[8]),
	.Y(ifu_expipe_resp_next_vaddr_net[8])
);
defparam \ifu_expipe_resp_next_vaddr[8] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[7]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[7]),
	.C(ifu_expipe_resp_ireg_vaddr_net[7]),
	.Y(ifu_expipe_resp_next_vaddr_net[7])
);
defparam \ifu_expipe_resp_next_vaddr[7] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[4]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[4]),
	.C(ifu_expipe_resp_ireg_vaddr_net[4]),
	.Y(ifu_expipe_resp_next_vaddr_net[4])
);
defparam \ifu_expipe_resp_next_vaddr[4] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[3]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[3]),
	.C(ifu_expipe_resp_ireg_vaddr_net[3]),
	.Y(ifu_expipe_resp_next_vaddr_net[3])
);
defparam \ifu_expipe_resp_next_vaddr[3] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[11]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[11]),
	.C(ifu_expipe_resp_ireg_vaddr_net[11]),
	.Y(ifu_expipe_resp_next_vaddr_net[11])
);
defparam \ifu_expipe_resp_next_vaddr[11] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[13]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[13]),
	.C(ifu_expipe_resp_ireg_vaddr_net[13]),
	.Y(ifu_expipe_resp_next_vaddr_net[13])
);
defparam \ifu_expipe_resp_next_vaddr[13] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[19]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[19]),
	.C(ifu_expipe_resp_ireg_vaddr_net[19]),
	.Y(ifu_expipe_resp_next_vaddr_net[19])
);
defparam \ifu_expipe_resp_next_vaddr[19] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[20]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[20]),
	.C(ifu_expipe_resp_ireg_vaddr_net[20]),
	.Y(ifu_expipe_resp_next_vaddr_net[20])
);
defparam \ifu_expipe_resp_next_vaddr[20] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[21]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[21]),
	.C(ifu_expipe_resp_ireg_vaddr_net[21]),
	.Y(ifu_expipe_resp_next_vaddr_net[21])
);
defparam \ifu_expipe_resp_next_vaddr[21] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[23]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[23]),
	.C(ifu_expipe_resp_ireg_vaddr_net[23]),
	.Y(ifu_expipe_resp_next_vaddr_net[23])
);
defparam \ifu_expipe_resp_next_vaddr[23] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[25]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[25]),
	.C(ifu_expipe_resp_ireg_vaddr_net[25]),
	.Y(ifu_expipe_resp_next_vaddr_net[25])
);
defparam \ifu_expipe_resp_next_vaddr[25] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[26]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[26]),
	.C(ifu_expipe_resp_ireg_vaddr_net[26]),
	.Y(ifu_expipe_resp_next_vaddr_net[26])
);
defparam \ifu_expipe_resp_next_vaddr[26] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[29]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[29]),
	.C(ifu_expipe_resp_ireg_vaddr_net[29]),
	.Y(ifu_expipe_resp_next_vaddr_net[29])
);
defparam \ifu_expipe_resp_next_vaddr[29] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[30]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[30]),
	.C(ifu_expipe_resp_ireg_vaddr_net[30]),
	.Y(ifu_expipe_resp_next_vaddr_net[30])
);
defparam \ifu_expipe_resp_next_vaddr[30] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[31]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[31]),
	.C(ifu_expipe_resp_ireg_vaddr_net[31]),
	.Y(ifu_expipe_resp_next_vaddr_net[31])
);
defparam \ifu_expipe_resp_next_vaddr[31] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[6]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[6]),
	.C(ifu_expipe_resp_ireg_vaddr_net[6]),
	.Y(ifu_expipe_resp_next_vaddr_net[6])
);
defparam \ifu_expipe_resp_next_vaddr[6] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[5]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[5]),
	.C(ifu_expipe_resp_ireg_vaddr_net[5]),
	.Y(ifu_expipe_resp_next_vaddr_net[5])
);
defparam \ifu_expipe_resp_next_vaddr[5] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[10]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[10]),
	.C(ifu_expipe_resp_ireg_vaddr_net[10]),
	.Y(ifu_expipe_resp_next_vaddr_net[10])
);
defparam \ifu_expipe_resp_next_vaddr[10] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[28]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[28]),
	.C(ifu_expipe_resp_ireg_vaddr_net[28]),
	.Y(ifu_expipe_resp_next_vaddr_net[28])
);
defparam \ifu_expipe_resp_next_vaddr[28] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[17]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[17]),
	.C(ifu_expipe_resp_ireg_vaddr_net[17]),
	.Y(ifu_expipe_resp_next_vaddr_net[17])
);
defparam \ifu_expipe_resp_next_vaddr[17] .INIT=8'hD8;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[18]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(apb_i_req_addr_net[18]),
	.C(ifu_expipe_resp_ireg_vaddr_net[18]),
	.Y(ifu_expipe_resp_next_vaddr_net[18])
);
defparam \ifu_expipe_resp_next_vaddr[18] .INIT=8'hD8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[14]  (
	.A(cpu_i_resp_rd_data_sel[30]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[14]),
	.Y(N_118)
);
defparam \ifu_expipe_resp_ireg_1[14] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[13]  (
	.A(cpu_i_resp_rd_data_sel[29]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[13]),
	.Y(N_117)
);
defparam \ifu_expipe_resp_ireg_1[13] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[11]  (
	.A(cpu_i_resp_rd_data_sel[27]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[11]),
	.Y(N_115)
);
defparam \ifu_expipe_resp_ireg_1[11] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[10]  (
	.A(cpu_i_resp_rd_data_sel[26]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[10]),
	.Y(N_114)
);
defparam \ifu_expipe_resp_ireg_1[10] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[9]  (
	.A(cpu_i_resp_rd_data_sel[25]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[9]),
	.Y(N_113)
);
defparam \ifu_expipe_resp_ireg_1[9] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[6]  (
	.A(cpu_i_resp_rd_data_sel[22]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[6]),
	.Y(N_110)
);
defparam \ifu_expipe_resp_ireg_1[6] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[5]  (
	.A(cpu_i_resp_rd_data_sel[21]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[5]),
	.Y(N_109)
);
defparam \ifu_expipe_resp_ireg_1[5] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[4]  (
	.A(cpu_i_resp_rd_data_sel[20]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[4]),
	.Y(N_108)
);
defparam \ifu_expipe_resp_ireg_1[4] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[3]  (
	.A(cpu_i_resp_rd_data_sel[19]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[3]),
	.Y(N_107)
);
defparam \ifu_expipe_resp_ireg_1[3] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[2]  (
	.A(cpu_i_resp_rd_data_sel[18]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[2]),
	.Y(N_106)
);
defparam \ifu_expipe_resp_ireg_1[2] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[15]  (
	.A(cpu_i_resp_rd_data_sel[31]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[15]),
	.Y(N_119)
);
defparam \ifu_expipe_resp_ireg_1[15] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[12]  (
	.A(cpu_i_resp_rd_data_sel[28]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[12]),
	.Y(N_116)
);
defparam \ifu_expipe_resp_ireg_1[12] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[0]  (
	.A(cpu_i_resp_rd_data_sel[16]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[0]),
	.Y(N_104)
);
defparam \ifu_expipe_resp_ireg_1[0] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[7]  (
	.A(cpu_i_resp_rd_data_sel[23]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[7]),
	.Y(N_111)
);
defparam \ifu_expipe_resp_ireg_1[7] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[1]  (
	.A(cpu_i_resp_rd_data_sel[17]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[1]),
	.Y(N_105)
);
defparam \ifu_expipe_resp_ireg_1[1] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_1[8]  (
	.A(cpu_i_resp_rd_data_sel[24]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[8]),
	.Y(N_112)
);
defparam \ifu_expipe_resp_ireg_1[8] .INIT=8'hB8;
// @36:12126
  CFG4 \next_req_fetch_ptr[2]  (
	.A(cpu_d_req_addr_net[2]),
	.B(un5_fetch_ptr_sel_i),
	.C(sticky_reset_reg_1z),
	.D(buff_entry_addr_req_2__RNIKLF3S_Y[2]),
	.Y(ahb_i_req_addr_net[2])
);
defparam \next_req_fetch_ptr[2] .INIT=16'h020E;
// @36:12172
  CFG3 emi_resp_head_uncompressed_full (
	.A(ifu_expipe_resp_ireg_vaddr_net[1]),
	.B(cpu_i_resp_rd_data_sel[1]),
	.C(cpu_i_resp_rd_data_sel[0]),
	.Y(emi_resp_head_uncompressed_full_Z)
);
defparam emi_resp_head_uncompressed_full.INIT=8'h40;
// @36:12126
  CFG4 \next_req_fetch_ptr[1]  (
	.A(cpu_d_req_addr_net[1]),
	.B(un5_fetch_ptr_sel_i),
	.C(sticky_reset_reg_1z),
	.D(req_fetch_ptr[1]),
	.Y(next_req_fetch_ptr_Z[1])
);
defparam \next_req_fetch_ptr[1] .INIT=16'h0E02;
// @36:12126
  CFG4 next_req_is_hword_high_only_u (
	.A(fetch_ptr_sel_1_Z[0]),
	.B(next_req_is_hword_high_only_0_sqmuxa_Z),
	.C(req_fetch_ptr[1]),
	.D(cpu_d_req_addr_net[1]),
	.Y(next_req_is_hword_high_only)
);
defparam next_req_is_hword_high_only_u.INIT=16'hE2C0;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[0]  (
	.A(next_req_fetch_ptr[0]),
	.B(ifu_expipe_resp_ireg_vaddr_net[0]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.Y(ifu_expipe_resp_next_vaddr_net[0])
);
defparam \ifu_expipe_resp_next_vaddr[0] .INIT=8'hAC;
// @36:12170
  CFG4 ifu_expipe_resp_compressed_4 (
	.A(cpu_i_resp_rd_data_sel[0]),
	.B(un8_emi_resp_head_compressed_Z),
	.C(ifu_expipe_resp_ireg_vaddr_net[1]),
	.D(cpu_i_resp_rd_data_sel[1]),
	.Y(ifu_expipe_resp_compressed_4_Z)
);
defparam ifu_expipe_resp_compressed_4.INIT=16'h353F;
// @36:12218
  CFG3 last_iab_rd_alignment_4_iv_i_1_RNO_0 (
	.A(ifu_expipe_resp_ireg_vaddr_net[1]),
	.B(cpu_i_resp_valid_sel),
	.C(ifu_expipe_resp_compressed_4_Z),
	.Y(un1_N_3_mux)
);
defparam last_iab_rd_alignment_4_iv_i_1_RNO_0.INIT=8'h40;
// @36:12333
  CFG3 \ifu_expipe_resp_next_vaddr[2]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[2]),
	.C(ifu_expipe_resp_ireg_vaddr_net[2]),
	.Y(ifu_expipe_resp_next_vaddr_net[2])
);
defparam \ifu_expipe_resp_next_vaddr[2] .INIT=8'hD8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[24]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[24]),
	.C(iab_resp_empty),
	.Y(N_178_2)
);
defparam \ifu_expipe_resp_ireg_3_2[24] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[23]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[23]),
	.C(iab_resp_empty),
	.Y(N_177_2)
);
defparam \ifu_expipe_resp_ireg_3_2[23] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[29]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[29]),
	.C(iab_resp_empty),
	.Y(N_183_2)
);
defparam \ifu_expipe_resp_ireg_3_2[29] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[28]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[28]),
	.C(iab_resp_empty),
	.Y(N_182_2)
);
defparam \ifu_expipe_resp_ireg_3_2[28] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[30]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[30]),
	.C(iab_resp_empty),
	.Y(N_184_2)
);
defparam \ifu_expipe_resp_ireg_3_2[30] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[27]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[27]),
	.C(iab_resp_empty),
	.Y(N_181_2)
);
defparam \ifu_expipe_resp_ireg_3_2[27] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[31]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[31]),
	.C(iab_resp_empty),
	.Y(N_185_2)
);
defparam \ifu_expipe_resp_ireg_3_2[31] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[26]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[26]),
	.C(iab_resp_empty),
	.Y(N_180_2)
);
defparam \ifu_expipe_resp_ireg_3_2[26] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[17]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[17]),
	.C(iab_resp_empty),
	.Y(N_171_2)
);
defparam \ifu_expipe_resp_ireg_3_2[17] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[19]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[19]),
	.C(iab_resp_empty),
	.Y(N_173_2)
);
defparam \ifu_expipe_resp_ireg_3_2[19] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[16]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[16]),
	.C(iab_resp_empty),
	.Y(N_170_2)
);
defparam \ifu_expipe_resp_ireg_3_2[16] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[25]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[25]),
	.C(iab_resp_empty),
	.Y(N_179_2)
);
defparam \ifu_expipe_resp_ireg_3_2[25] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[20]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[20]),
	.C(iab_resp_empty),
	.Y(N_174_2)
);
defparam \ifu_expipe_resp_ireg_3_2[20] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[18]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[18]),
	.C(iab_resp_empty),
	.Y(N_172_2)
);
defparam \ifu_expipe_resp_ireg_3_2[18] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[22]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[22]),
	.C(iab_resp_empty),
	.Y(N_176_2)
);
defparam \ifu_expipe_resp_ireg_3_2[22] .INIT=8'h80;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[21]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[21]),
	.C(iab_resp_empty),
	.Y(N_175_2)
);
defparam \ifu_expipe_resp_ireg_3_2[21] .INIT=8'h80;
// @36:11986
  CFG2 un7_next_iab_rd_alignment (
	.A(iab_head_compressed),
	.B(ifu_expipe_resp_ireg_vaddr_net[1]),
	.Y(un7_next_iab_rd_alignment_Z)
);
defparam un7_next_iab_rd_alignment.INIT=4'h2;
// @36:12218
  CFG4 un1_next_iab_rd_alignment_1_sqmuxa_1 (
	.A(iab_resp_empty),
	.B(un1_next_iab_rd_alignment_1_sqmuxa_1_0_Z),
	.C(iab_head_compressed),
	.D(ifu_expipe_resp_ready_net),
	.Y(un1_next_iab_rd_alignment_1_sqmuxa_i_0)
);
defparam un1_next_iab_rd_alignment_1_sqmuxa_1.INIT=16'hC800;
// @36:12218
  CFG4 last_iab_rd_alignment_4_iv_i_1_RNO (
	.A(un1_N_3_mux),
	.B(ifu_expipe_resp_ready_net),
	.C(iab_resp_empty),
	.D(un7_next_iab_rd_alignment_Z),
	.Y(un1_next_iab_rd_alignment_0_sqmuxa_i_0)
);
defparam last_iab_rd_alignment_4_iv_i_1_RNO.INIT=16'h8C80;
// @36:12218
  CFG3 iab_resp_complete_0 (
	.A(iab_head_uncompressed_half),
	.B(un7_next_iab_rd_alignment_Z),
	.C(cpu_i_resp_valid_sel),
	.Y(N_232)
);
defparam iab_resp_complete_0.INIT=8'h31;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[0]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[0]),
	.D(iab_resp_data[0]),
	.Y(N_154)
);
defparam \ifu_expipe_resp_ireg_3[0] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[1]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[1]),
	.D(iab_resp_data[1]),
	.Y(N_155)
);
defparam \ifu_expipe_resp_ireg_3[1] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[24]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[8]),
	.C(iab_resp_empty),
	.D(iab_resp_data[24]),
	.Y(N_178_1)
);
defparam \ifu_expipe_resp_ireg_3_1[24] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[23]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[7]),
	.C(iab_resp_empty),
	.D(iab_resp_data[23]),
	.Y(N_177_1)
);
defparam \ifu_expipe_resp_ireg_3_1[23] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[29]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[13]),
	.C(iab_resp_empty),
	.D(iab_resp_data[29]),
	.Y(N_183_1)
);
defparam \ifu_expipe_resp_ireg_3_1[29] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[28]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[12]),
	.C(iab_resp_empty),
	.D(iab_resp_data[28]),
	.Y(N_182_1)
);
defparam \ifu_expipe_resp_ireg_3_1[28] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[30]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[14]),
	.C(iab_resp_empty),
	.D(iab_resp_data[30]),
	.Y(N_184_1)
);
defparam \ifu_expipe_resp_ireg_3_1[30] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[27]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[11]),
	.C(iab_resp_empty),
	.D(iab_resp_data[27]),
	.Y(N_181_1)
);
defparam \ifu_expipe_resp_ireg_3_1[27] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[31]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[15]),
	.C(iab_resp_empty),
	.D(iab_resp_data[31]),
	.Y(N_185_1)
);
defparam \ifu_expipe_resp_ireg_3_1[31] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[26]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[10]),
	.C(iab_resp_empty),
	.D(iab_resp_data[26]),
	.Y(N_180_1)
);
defparam \ifu_expipe_resp_ireg_3_1[26] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[17]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[1]),
	.C(iab_resp_empty),
	.D(iab_resp_data[17]),
	.Y(N_171_1)
);
defparam \ifu_expipe_resp_ireg_3_1[17] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[19]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[3]),
	.C(iab_resp_empty),
	.D(iab_resp_data[19]),
	.Y(N_173_1)
);
defparam \ifu_expipe_resp_ireg_3_1[19] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[16]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[0]),
	.C(iab_resp_empty),
	.D(iab_resp_data[16]),
	.Y(N_170_1)
);
defparam \ifu_expipe_resp_ireg_3_1[16] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[25]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[9]),
	.C(iab_resp_empty),
	.D(iab_resp_data[25]),
	.Y(N_179_1)
);
defparam \ifu_expipe_resp_ireg_3_1[25] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[20]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[4]),
	.C(iab_resp_empty),
	.D(iab_resp_data[20]),
	.Y(N_174_1)
);
defparam \ifu_expipe_resp_ireg_3_1[20] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[18]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[2]),
	.C(iab_resp_empty),
	.D(iab_resp_data[18]),
	.Y(N_172_1)
);
defparam \ifu_expipe_resp_ireg_3_1[18] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[22]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[6]),
	.C(iab_resp_empty),
	.D(iab_resp_data[22]),
	.Y(N_176_1)
);
defparam \ifu_expipe_resp_ireg_3_1[22] .INIT=16'h0D08;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[21]  (
	.A(ifu_expipe_resp_ireg_sn_N_2),
	.B(cpu_i_resp_rd_data_sel[5]),
	.C(iab_resp_empty),
	.D(iab_resp_data[21]),
	.Y(N_175_1)
);
defparam \ifu_expipe_resp_ireg_3_1[21] .INIT=16'h0D08;
// @36:12033
  CFG4 ifu_expipe_req_branch_excpt_req_ready_0_RNO (
	.A(ifu_m2_0_2),
	.B(apb_i_req_ready_net_tz),
	.C(cpu_i_req_is_apb),
	.D(req_masked_0),
	.Y(ifu_N_13_mux)
);
defparam ifu_expipe_req_branch_excpt_req_ready_0_RNO.INIT=16'h1555;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[14]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[14]),
	.D(iab_resp_data[14]),
	.Y(N_168)
);
defparam \ifu_expipe_resp_ireg_3[14] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[13]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[13]),
	.D(iab_resp_data[13]),
	.Y(N_167)
);
defparam \ifu_expipe_resp_ireg_3[13] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[11]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[11]),
	.D(iab_resp_data[11]),
	.Y(N_165)
);
defparam \ifu_expipe_resp_ireg_3[11] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[10]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[10]),
	.D(iab_resp_data[10]),
	.Y(N_164)
);
defparam \ifu_expipe_resp_ireg_3[10] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[9]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[9]),
	.D(iab_resp_data[9]),
	.Y(N_163)
);
defparam \ifu_expipe_resp_ireg_3[9] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[6]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[6]),
	.D(iab_resp_data[6]),
	.Y(N_160)
);
defparam \ifu_expipe_resp_ireg_3[6] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[5]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[5]),
	.D(iab_resp_data[5]),
	.Y(N_159)
);
defparam \ifu_expipe_resp_ireg_3[5] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[4]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[4]),
	.D(iab_resp_data[4]),
	.Y(N_158)
);
defparam \ifu_expipe_resp_ireg_3[4] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[3]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[3]),
	.D(iab_resp_data[3]),
	.Y(N_157)
);
defparam \ifu_expipe_resp_ireg_3[3] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[2]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[2]),
	.D(iab_resp_data[2]),
	.Y(N_156)
);
defparam \ifu_expipe_resp_ireg_3[2] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[15]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[15]),
	.D(iab_resp_data[15]),
	.Y(N_169)
);
defparam \ifu_expipe_resp_ireg_3[15] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[12]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[12]),
	.D(iab_resp_data[12]),
	.Y(N_166)
);
defparam \ifu_expipe_resp_ireg_3[12] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[7]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[7]),
	.D(iab_resp_data[7]),
	.Y(N_161)
);
defparam \ifu_expipe_resp_ireg_3[7] .INIT=16'hB380;
// @36:12273
  CFG4 \ifu_expipe_resp_ireg_3[8]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[8]),
	.D(iab_resp_data[8]),
	.Y(N_162)
);
defparam \ifu_expipe_resp_ireg_3[8] .INIT=16'hB380;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[0]  (
	.A(N_104),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_154),
	.Y(ifu_expipe_resp_ireg_net[0])
);
defparam \ifu_expipe_resp_ireg[0] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[1]  (
	.A(N_105),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_155),
	.Y(ifu_expipe_resp_ireg_net[1])
);
defparam \ifu_expipe_resp_ireg[1] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[14]  (
	.A(N_118),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_168),
	.Y(ifu_expipe_resp_ireg_net[14])
);
defparam \ifu_expipe_resp_ireg[14] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[13]  (
	.A(N_117),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_167),
	.Y(ifu_expipe_resp_ireg_net[13])
);
defparam \ifu_expipe_resp_ireg[13] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[11]  (
	.A(N_115),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_165),
	.Y(ifu_expipe_resp_ireg_net[11])
);
defparam \ifu_expipe_resp_ireg[11] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[10]  (
	.A(N_114),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_164),
	.Y(ifu_expipe_resp_ireg_net[10])
);
defparam \ifu_expipe_resp_ireg[10] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[9]  (
	.A(N_113),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_163),
	.Y(ifu_expipe_resp_ireg_net[9])
);
defparam \ifu_expipe_resp_ireg[9] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[6]  (
	.A(N_110),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_160),
	.Y(ifu_expipe_resp_ireg_net[6])
);
defparam \ifu_expipe_resp_ireg[6] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[5]  (
	.A(N_109),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_159),
	.Y(ifu_expipe_resp_ireg_net[5])
);
defparam \ifu_expipe_resp_ireg[5] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[4]  (
	.A(N_108),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_158),
	.Y(ifu_expipe_resp_ireg_net[4])
);
defparam \ifu_expipe_resp_ireg[4] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[3]  (
	.A(N_107),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_157),
	.Y(ifu_expipe_resp_ireg_net[3])
);
defparam \ifu_expipe_resp_ireg[3] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[2]  (
	.A(N_106),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_156),
	.Y(ifu_expipe_resp_ireg_net[2])
);
defparam \ifu_expipe_resp_ireg[2] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[15]  (
	.A(N_119),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_169),
	.Y(ifu_expipe_resp_ireg_net[15])
);
defparam \ifu_expipe_resp_ireg[15] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[12]  (
	.A(N_116),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_166),
	.Y(ifu_expipe_resp_ireg_net[12])
);
defparam \ifu_expipe_resp_ireg[12] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[7]  (
	.A(N_111),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_161),
	.Y(ifu_expipe_resp_ireg_net[7])
);
defparam \ifu_expipe_resp_ireg[7] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[8]  (
	.A(N_112),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux),
	.C(N_162),
	.Y(ifu_expipe_resp_ireg_net[8])
);
defparam \ifu_expipe_resp_ireg[8] .INIT=8'hB8;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[31]  (
	.A(N_185_1),
	.B(N_185_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[31])
);
defparam \ifu_expipe_resp_ireg[31] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[30]  (
	.A(N_184_1),
	.B(N_184_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[30])
);
defparam \ifu_expipe_resp_ireg[30] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[29]  (
	.A(N_183_1),
	.B(N_183_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[29])
);
defparam \ifu_expipe_resp_ireg[29] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[28]  (
	.A(N_182_1),
	.B(N_182_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[28])
);
defparam \ifu_expipe_resp_ireg[28] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[27]  (
	.A(N_181_1),
	.B(N_181_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[27])
);
defparam \ifu_expipe_resp_ireg[27] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[26]  (
	.A(N_180_1),
	.B(N_180_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[26])
);
defparam \ifu_expipe_resp_ireg[26] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[25]  (
	.A(N_179_1),
	.B(N_179_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[25])
);
defparam \ifu_expipe_resp_ireg[25] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[22]  (
	.A(N_176_1),
	.B(N_176_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[22])
);
defparam \ifu_expipe_resp_ireg[22] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[21]  (
	.A(N_175_1),
	.B(N_175_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[21])
);
defparam \ifu_expipe_resp_ireg[21] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[20]  (
	.A(N_174_1),
	.B(N_174_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[20])
);
defparam \ifu_expipe_resp_ireg[20] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[19]  (
	.A(N_173_1),
	.B(N_173_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[19])
);
defparam \ifu_expipe_resp_ireg[19] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[18]  (
	.A(N_172_1),
	.B(N_172_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[18])
);
defparam \ifu_expipe_resp_ireg[18] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[17]  (
	.A(N_171_1),
	.B(N_171_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[17])
);
defparam \ifu_expipe_resp_ireg[17] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[16]  (
	.A(N_170_1),
	.B(N_170_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[16])
);
defparam \ifu_expipe_resp_ireg[16] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[23]  (
	.A(N_177_1),
	.B(N_177_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[23])
);
defparam \ifu_expipe_resp_ireg[23] .INIT=8'h0E;
// @36:12273
  CFG3 \ifu_expipe_resp_ireg[24]  (
	.A(N_178_1),
	.B(N_178_2),
	.C(ifu_expipe_resp_ireg_sn_N_7_mux),
	.Y(ifu_expipe_resp_ireg_net[24])
);
defparam \ifu_expipe_resp_ireg[24] .INIT=8'h0E;
// @36:12273
  CFG4 ifu_expipe_resp_access_mem_error_u_1_0 (
	.A(cpu_i_resp_error_sel),
	.B(iab_resp_empty),
	.C(ifu_expipe_resp_ireg_sn_N_2),
	.D(iab_resp_error[0]),
	.Y(ifu_expipe_resp_access_mem_error_net_1)
);
defparam ifu_expipe_resp_access_mem_error_u_1_0.INIT=16'h3320;
// @36:12191
  CFG2 last_iab_rd_alignment15 (
	.A(ifu_expipe_resp_ready_net),
	.B(ifu_expipe_resp_valid_net),
	.Y(last_iab_rd_alignment15_Z)
);
defparam last_iab_rd_alignment15.INIT=4'h8;
// @36:12033
  CFG4 ifu_expipe_req_branch_excpt_req_ready_0 (
	.A(un1_N_5_mux),
	.B(ifu_N_13_mux),
	.C(iab_ready_Z),
	.D(d_N_4),
	.Y(ifu_expipe_req_branch_excpt_req_ready_net)
);
defparam ifu_expipe_req_branch_excpt_req_ready_0.INIT=16'h4474;
// @36:12117
  CFG4 ifu_emi_req_accepted (
	.A(ifu_emi_req_valid_c),
	.B(i_trx_os_buff_ready),
	.C(un2_cpu_i_req_ready),
	.D(un1_N_5_mux),
	.Y(ifu_emi_req_accepted_1z)
);
defparam ifu_emi_req_accepted.INIT=16'h8088;
// @36:12110
  CFG4 sticky_fence_reg_2 (
	.A(branch_req_fence_i_Z),
	.B(ifu_emi_req_accepted_1z),
	.C(sticky_fence_reg_Z),
	.D(ifu_expipe_req_flush),
	.Y(sticky_fence_reg_2_Z)
);
defparam sticky_fence_reg_2.INIT=16'h0032;
// @36:12081
  CFG4 sticky_branch_reg_2 (
	.A(branch_req_no_fence_i_Z),
	.B(ifu_emi_req_accepted_1z),
	.C(sticky_branch_reg_Z),
	.D(ifu_expipe_req_flush),
	.Y(sticky_branch_reg_2_Z)
);
defparam sticky_branch_reg_2.INIT=16'h3332;
// @36:12355
  miv_rv32_ifu_iab_32s_2s_3s_2s_0s u_miv_rv32_ifu_iab_0 (
	.iab_resp_error_0(iab_resp_error[0]),
	.iab_resp_data(iab_resp_data[31:0]),
	.ifu_expipe_resp_ireg_vaddr_net(ifu_expipe_resp_ireg_vaddr_net[31:0]),
	.req_fetch_ptr_0(req_fetch_ptr[1]),
	.cpu_d_req_addr_net_0(cpu_d_req_addr_net[30]),
	.buff_entry_addr_req_2__RNIRLPQFK_S_0(buff_entry_addr_req_2__RNIRLPQFK_S[30]),
	.buff_entry_addr_req_2__RNI5FKB4L_S_0(buff_entry_addr_req_2__RNI5FKB4L_S_0),
	.buff_entry_addr_req_2__RNIKVU9RJ_S_0(buff_entry_addr_req_2__RNIKVU9RJ_S[29]),
	.buff_entry_addr_req_2__RNILJ6P6J_S_0(buff_entry_addr_req_2__RNILJ6P6J_S[28]),
	.buff_entry_addr_req_2__RNIPAE8II_S_0(buff_entry_addr_req_2__RNIPAE8II_S[27]),
	.buff_entry_addr_req_2__RNI05MNTH_S_0(buff_entry_addr_req_2__RNI05MNTH_S[26]),
	.buff_entry_addr_req_2__RNIA2U69H_S_0(buff_entry_addr_req_2__RNIA2U69H_S[25]),
	.buff_entry_addr_req_2__RNIN26MKG_S_0(buff_entry_addr_req_2__RNIN26MKG_S[24]),
	.buff_entry_addr_req_2__RNI76E50G_S_0(buff_entry_addr_req_2__RNI76E50G_S[23]),
	.buff_entry_addr_req_2__RNIQCMKBF_S_0(buff_entry_addr_req_2__RNIQCMKBF_S[22]),
	.buff_entry_addr_req_2__RNIGMU3NE_S_0(buff_entry_addr_req_2__RNIGMU3NE_S[21]),
	.buff_entry_addr_req_2__RNI937J2E_S_0(buff_entry_addr_req_2__RNI937J2E_S[20]),
	.buff_entry_addr_req_2__RNI5JF2ED_S_0(buff_entry_addr_req_2__RNI5JF2ED_S[19]),
	.buff_entry_addr_req_2__RNI9DQHPC_S_0(buff_entry_addr_req_2__RNI9DQHPC_S[18]),
	.buff_entry_addr_req_2__RNIGA515C_S_0(buff_entry_addr_req_2__RNIGA515C_S[17]),
	.buff_entry_addr_req_2__RNIQAGGGB_S_0(buff_entry_addr_req_2__RNIQAGGGB_S[16]),
	.buff_entry_addr_req_2__RNI7ERVRA_S_0(buff_entry_addr_req_2__RNI7ERVRA_S[15]),
	.buff_entry_addr_req_2__RNINK6F7A_S_0(buff_entry_addr_req_2__RNINK6F7A_S[14]),
	.buff_entry_addr_req_2__RNIAUHUI9_S_0(buff_entry_addr_req_2__RNIAUHUI9_S[13]),
	.buff_entry_addr_req_2__RNI0BTDU8_S_0(buff_entry_addr_req_2__RNI0BTDU8_S[12]),
	.buff_entry_addr_req_2__RNIPQ8T98_S_0(buff_entry_addr_req_2__RNIPQ8T98_S[11]),
	.buff_entry_addr_req_2__RNILDKCL7_S_0(buff_entry_addr_req_2__RNILDKCL7_S[10]),
	.buff_entry_addr_req_2__RNIK30S07_S_0(buff_entry_addr_req_2__RNIK30S07_S[9]),
	.buff_entry_addr_req_2__RNIBOFO46_S_0(buff_entry_addr_req_2__RNIBOFO46_S[8]),
	.buff_entry_addr_req_2__RNI5GVK85_S_0(buff_entry_addr_req_2__RNI5GVK85_S[7]),
	.buff_entry_addr_req_2__RNI2BFHC4_S_0(buff_entry_addr_req_2__RNI2BFHC4_S[6]),
	.buff_entry_addr_req_2__RNI29VDG3_S_0(buff_entry_addr_req_2__RNI29VDG3_S_0),
	.buff_entry_addr_req_2__RNI5AFAK2_S_0(buff_entry_addr_req_2__RNI5AFAK2_S[4]),
	.buff_entry_addr_req_2__RNIBEV6O1_S_0(buff_entry_addr_req_2__RNIBEV6O1_S[3]),
	.buff_entry_addr_req_2__RNIKLF3S_Y_0(buff_entry_addr_req_2__RNIKLF3S_Y[2]),
	.cpu_i_resp_rd_data_sel(cpu_i_resp_rd_data_sel[31:0]),
	.emi_req_os_at_flush(emi_req_os_at_flush[1:0]),
	.num_emi_req_os(num_emi_req_os[1:0]),
	.apb_i_req_addr_net(apb_i_req_addr_net[31:17]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[16:2]),
	.next_req_fetch_ptr({next_req_fetch_ptr_Z[1], next_req_fetch_ptr[0]}),
	.branch_req_fence_i(branch_req_fence_i_Z),
	.N_232(N_232),
	.iab_resp_complete_1_0(iab_resp_complete_1_0_Z),
	.iab_head_uncompressed_full(iab_head_uncompressed_full),
	.iab_head_compressed(iab_head_compressed),
	.iab_resp_alloc(iab_resp_alloc_Z),
	.iab_resp_hword_high_only(iab_resp_hword_high_only),
	.N_49(N_49),
	.no_flush_req_os_1z(no_flush_req_os),
	.iab_req_empty(iab_req_empty),
	.iab_resp_empty(iab_resp_empty),
	.ifu_expipe_resp_ireg_sn_N_2(ifu_expipe_resp_ireg_sn_N_2),
	.cpu_i_resp_valid_sel(cpu_i_resp_valid_sel),
	.iab_head_uncompressed_half(iab_head_uncompressed_half),
	.un5_fetch_ptr_sel_i(un5_fetch_ptr_sel_i),
	.ifu_emi_req_accepted(ifu_emi_req_accepted_1z),
	.ifu_expipe_resp_ready_net(ifu_expipe_resp_ready_net),
	.ifu_expipe_req_branch_excpt_req_valid_net(ifu_expipe_req_branch_excpt_req_valid_net),
	.ifu_expipe_req_flush(ifu_expipe_req_flush),
	.cpu_i_resp_error_sel(cpu_i_resp_error_sel),
	.un7_iab_readylt1(un7_iab_readylt1),
	.un7_iab_readylto1(un7_iab_readylto1),
	.dff_arst(dff_arst),
	.next_req_is_hword_high_only(next_req_is_hword_high_only),
	.CLK(CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 */

module miv_rv32_lsu_32s_2s_1s_2s_2s (
  lsu_expipe_resp_rd_data_net_15,
  lsu_expipe_resp_rd_data_net_11,
  lsu_expipe_resp_rd_data_net_10,
  lsu_expipe_resp_rd_data_net_14,
  lsu_expipe_resp_rd_data_net_13,
  lsu_expipe_resp_rd_data_net_4,
  lsu_expipe_resp_rd_data_net_1,
  lsu_expipe_resp_rd_data_net_3,
  lsu_expipe_resp_rd_data_net_0,
  lsu_expipe_resp_rd_data_net_2,
  lsu_expipe_resp_rd_data_net_5,
  lsu_expipe_resp_rd_data_net_7,
  lsu_expipe_resp_rd_data_net_22,
  lsu_expipe_resp_rd_data_net_24,
  lsu_expipe_resp_rd_data_net_25,
  lsu_expipe_resp_rd_data_net_26,
  lsu_expipe_resp_rd_data_net_27,
  lsu_expipe_resp_rd_data_net_30,
  lsu_expipe_resp_rd_data_net_23,
  lsu_expipe_resp_rd_data_net_21,
  lsu_expipe_resp_rd_data_net_28,
  lsu_expipe_resp_rd_data_net_29,
  lsu_expipe_resp_rd_data_net_19,
  lsu_expipe_resp_rd_data_net_6,
  req_masked,
  lsu_expipe_resp_rd_data_i_i_15,
  lsu_expipe_resp_rd_data_i_i_0,
  lsu_expipe_resp_rd_data_i_i_1,
  lsu_expipe_resp_rd_data_i_i_2,
  lsu_expipe_resp_rd_data_i_i_4,
  cpu_d_resp_rd_data_net,
  cpu_d_req_wr_byte_en_net_2_2,
  cpu_d_req_wr_byte_en_net_2_0,
  lsu_emi_req_rd_byte_en_2_m_0,
  lsu_emi_req_rd_byte_en_iv_0,
  lsu_emi_req_rd_byte_en_3_m_0,
  cpu_d_req_wr_byte_en_net_1_0,
  cpu_d_req_wr_byte_en_net_0,
  lsu_expipe_req_op_net,
  hipri_req_ptr_0,
  lsu_emi_req_rd_byte_en_2_0,
  cpu_d_req_addr_net,
  debug_sysbus_resp_rd_data_0_0,
  AHB_HRDATA_0,
  un2_cpu_d_resp_type_0,
  lsu_expipe_req_ready_net,
  cpu_d_req_ready_sig_3,
  lsu_expipe_resp_ready_net,
  cpu_d_req_is_apb,
  N_207_i,
  N_208_i,
  N_209_i,
  cpu_d_req_valid_net,
  lsu_expipe_req_valid_net,
  lsu_expipe_resp_access_mem_error_net,
  cpu_d_resp_error_sig,
  lsu_expipe_resp_str_amo_addr_misalign_net,
  lsu_load_os_net,
  lsu_fence_os_net,
  lsu_expipe_resp_ld_addr_misalign_net,
  N_96,
  N_101,
  lsu_emi_req_valid49_1z,
  un5_lsu_emi_req_rd_byte_en_1z,
  un1_lsu_emi_req_valid46_1_1z,
  lsu_op_os_net,
  lsu_expipe_resp_valid_net,
  N_1007,
  lsu_emi_req_valid47_1z,
  N_155,
  cpu_debug_mode_net,
  ifu_expipe_req_flush,
  CLK,
  dff_arst
)
;
output lsu_expipe_resp_rd_data_net_15 ;
output lsu_expipe_resp_rd_data_net_11 ;
output lsu_expipe_resp_rd_data_net_10 ;
output lsu_expipe_resp_rd_data_net_14 ;
output lsu_expipe_resp_rd_data_net_13 ;
output lsu_expipe_resp_rd_data_net_4 ;
output lsu_expipe_resp_rd_data_net_1 ;
output lsu_expipe_resp_rd_data_net_3 ;
output lsu_expipe_resp_rd_data_net_0 ;
output lsu_expipe_resp_rd_data_net_2 ;
output lsu_expipe_resp_rd_data_net_5 ;
output lsu_expipe_resp_rd_data_net_7 ;
output lsu_expipe_resp_rd_data_net_22 ;
output lsu_expipe_resp_rd_data_net_24 ;
output lsu_expipe_resp_rd_data_net_25 ;
output lsu_expipe_resp_rd_data_net_26 ;
output lsu_expipe_resp_rd_data_net_27 ;
output lsu_expipe_resp_rd_data_net_30 ;
output lsu_expipe_resp_rd_data_net_23 ;
output lsu_expipe_resp_rd_data_net_21 ;
output lsu_expipe_resp_rd_data_net_28 ;
output lsu_expipe_resp_rd_data_net_29 ;
output lsu_expipe_resp_rd_data_net_19 ;
output lsu_expipe_resp_rd_data_net_6 ;
input [1:0] req_masked ;
output lsu_expipe_resp_rd_data_i_i_15 ;
output lsu_expipe_resp_rd_data_i_i_0 ;
output lsu_expipe_resp_rd_data_i_i_1 ;
output lsu_expipe_resp_rd_data_i_i_2 ;
output lsu_expipe_resp_rd_data_i_i_4 ;
input [31:0] cpu_d_resp_rd_data_net ;
output cpu_d_req_wr_byte_en_net_2_2 ;
output cpu_d_req_wr_byte_en_net_2_0 ;
output lsu_emi_req_rd_byte_en_2_m_0 ;
output [3:1] lsu_emi_req_rd_byte_en_iv_0 ;
output lsu_emi_req_rd_byte_en_3_m_0 ;
output cpu_d_req_wr_byte_en_net_1_0 ;
output cpu_d_req_wr_byte_en_net_0 ;
input [3:0] lsu_expipe_req_op_net ;
input hipri_req_ptr_0 ;
output lsu_emi_req_rd_byte_en_2_0 ;
input [1:0] cpu_d_req_addr_net ;
input debug_sysbus_resp_rd_data_0_0 ;
input AHB_HRDATA_0 ;
input un2_cpu_d_resp_type_0 ;
output lsu_expipe_req_ready_net ;
input cpu_d_req_ready_sig_3 ;
input lsu_expipe_resp_ready_net ;
input cpu_d_req_is_apb ;
output N_207_i ;
output N_208_i ;
output N_209_i ;
output cpu_d_req_valid_net ;
input lsu_expipe_req_valid_net ;
output lsu_expipe_resp_access_mem_error_net ;
input cpu_d_resp_error_sig ;
output lsu_expipe_resp_str_amo_addr_misalign_net ;
output lsu_load_os_net ;
output lsu_fence_os_net ;
output lsu_expipe_resp_ld_addr_misalign_net ;
output N_96 ;
output N_101 ;
output lsu_emi_req_valid49_1z ;
output un5_lsu_emi_req_rd_byte_en_1z ;
output un1_lsu_emi_req_valid46_1_1z ;
output lsu_op_os_net ;
output lsu_expipe_resp_valid_net ;
input N_1007 ;
output lsu_emi_req_valid47_1z ;
output N_155 ;
input cpu_debug_mode_net ;
input ifu_expipe_req_flush ;
input CLK ;
input dff_arst ;
wire lsu_expipe_resp_rd_data_net_15 ;
wire lsu_expipe_resp_rd_data_net_11 ;
wire lsu_expipe_resp_rd_data_net_10 ;
wire lsu_expipe_resp_rd_data_net_14 ;
wire lsu_expipe_resp_rd_data_net_13 ;
wire lsu_expipe_resp_rd_data_net_4 ;
wire lsu_expipe_resp_rd_data_net_1 ;
wire lsu_expipe_resp_rd_data_net_3 ;
wire lsu_expipe_resp_rd_data_net_0 ;
wire lsu_expipe_resp_rd_data_net_2 ;
wire lsu_expipe_resp_rd_data_net_5 ;
wire lsu_expipe_resp_rd_data_net_7 ;
wire lsu_expipe_resp_rd_data_net_22 ;
wire lsu_expipe_resp_rd_data_net_24 ;
wire lsu_expipe_resp_rd_data_net_25 ;
wire lsu_expipe_resp_rd_data_net_26 ;
wire lsu_expipe_resp_rd_data_net_27 ;
wire lsu_expipe_resp_rd_data_net_30 ;
wire lsu_expipe_resp_rd_data_net_23 ;
wire lsu_expipe_resp_rd_data_net_21 ;
wire lsu_expipe_resp_rd_data_net_28 ;
wire lsu_expipe_resp_rd_data_net_29 ;
wire lsu_expipe_resp_rd_data_net_19 ;
wire lsu_expipe_resp_rd_data_net_6 ;
wire lsu_expipe_resp_rd_data_i_i_15 ;
wire lsu_expipe_resp_rd_data_i_i_0 ;
wire lsu_expipe_resp_rd_data_i_i_1 ;
wire lsu_expipe_resp_rd_data_i_i_2 ;
wire lsu_expipe_resp_rd_data_i_i_4 ;
wire cpu_d_req_wr_byte_en_net_2_2 ;
wire cpu_d_req_wr_byte_en_net_2_0 ;
wire lsu_emi_req_rd_byte_en_2_m_0 ;
wire lsu_emi_req_rd_byte_en_3_m_0 ;
wire cpu_d_req_wr_byte_en_net_1_0 ;
wire cpu_d_req_wr_byte_en_net_0 ;
wire hipri_req_ptr_0 ;
wire lsu_emi_req_rd_byte_en_2_0 ;
wire debug_sysbus_resp_rd_data_0_0 ;
wire AHB_HRDATA_0 ;
wire un2_cpu_d_resp_type_0 ;
wire lsu_expipe_req_ready_net ;
wire cpu_d_req_ready_sig_3 ;
wire lsu_expipe_resp_ready_net ;
wire cpu_d_req_is_apb ;
wire N_207_i ;
wire N_208_i ;
wire N_209_i ;
wire cpu_d_req_valid_net ;
wire lsu_expipe_req_valid_net ;
wire lsu_expipe_resp_access_mem_error_net ;
wire cpu_d_resp_error_sig ;
wire lsu_expipe_resp_str_amo_addr_misalign_net ;
wire lsu_load_os_net ;
wire lsu_fence_os_net ;
wire lsu_expipe_resp_ld_addr_misalign_net ;
wire N_96 ;
wire N_101 ;
wire lsu_emi_req_valid49_1z ;
wire un5_lsu_emi_req_rd_byte_en_1z ;
wire un1_lsu_emi_req_valid46_1_1z ;
wire lsu_op_os_net ;
wire lsu_expipe_resp_valid_net ;
wire N_1007 ;
wire lsu_emi_req_valid47_1z ;
wire N_155 ;
wire cpu_debug_mode_net ;
wire ifu_expipe_req_flush ;
wire CLK ;
wire dff_arst ;
wire [1:0] req_buff_resp_state_valid;
wire [1:1] req_buff_resp_state_valid_9;
wire [0:0] req_buff_resp_state_valid_3;
wire [0:0] buff_rd_ptr_Z;
wire [0:0] buff_rd_ptr_0_Z;
wire [0:0] buff_wr_ptr_Z;
wire [0:0] buff_wr_ptr_0_Z;
wire [2:0] req_buff_resp_fault_0_;
wire [1:0] buff_wr_strb_Z;
wire [2:0] req_buff_resp_fault_1_;
wire [1:0] req_buff_resp_drop;
wire [1:0] req_buff_resp_addr_align_0_;
wire [1:0] req_buff_resp_addr_align_0__3;
wire [1:0] req_buff_resp_addr_align_1_;
wire [3:0] req_buff_resp_state_0_;
wire [3:0] req_buff_resp_state_0__3;
wire [3:0] req_buff_resp_state_1_;
wire [7:5] un3_2_1_0_co1;
wire [7:5] un3_2_1_0_wmux_0_S;
wire [1:0] req_resp_addr_align_Z;
wire [7:5] un3_2_1_0_y0;
wire [7:5] un3_2_1_0_co0;
wire [7:5] un3_2_1_0_wmux_S;
wire [6:6] un1_lsu_emi_resp_rd_data_1_2;
wire [6:6] un1_lsu_emi_resp_rd_data_Z;
wire [3:3] lsu_expipe_resp_rd_data_0_0_a2_9_0_Z;
wire [1:1] req_buff_fence_os_1_Z;
wire [2:2] un2_req_resp_str_req_buff_addr_misalign_Z;
wire [3:0] req_resp_state_Z;
wire [0:0] req_buff_fence_os_2_Z;
wire [0:0] req_buff_resp_exception_os_Z;
wire [1:1] req_buff_fence_os_Z;
wire [1:1] lsu_emi_req_rd_byte_en_2_Z;
wire [4:0] lsu_expipe_resp_rd_data_0_0_0_Z;
wire [31:31] lsu_expipe_resp_rd_data_i_i_0_Z;
wire [7:2] lsu_expipe_resp_rd_data_0_0_1_Z;
wire [6:6] un1_lsu_emi_resp_rd_data_1;
wire VCC ;
wire GND ;
wire alloc_str_req_buff_addr_misalign ;
wire alloc_ld_req_buff_addr_misalign ;
wire un1_lsu_flush ;
wire un1_lsu_flush_0 ;
wire N_335 ;
wire N_333 ;
wire lsu_expipe_resp_rd_data_sn_N_9 ;
wire lsu_resp_valid32_Z ;
wire N_281_1 ;
wire N_222 ;
wire N_344 ;
wire N_181 ;
wire N_311 ;
wire exception_os_Z ;
wire un3_alloc_req_buff_Z ;
wire lsu_expipe_req_ready_1_RNO_Z ;
wire lsu_expipe_req_ready_0_Z ;
wire lsu_m6_0_1 ;
wire N_289 ;
wire N_299 ;
wire N_236 ;
wire N_249 ;
wire N_245 ;
wire N_241 ;
wire N_233 ;
wire lsu_emi_req_valid43_Z ;
wire un1_lsu_expipe_req_op_2_i ;
wire lsu_emi_req_valid48_Z ;
wire lsu_resp_valid36_Z ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_i_0 ;
wire N_218 ;
wire lsu_resp_valid34_Z ;
wire lsu_resp_valid33_Z ;
wire N_198 ;
wire lsu_m4_i_a3_0 ;
wire lsu_N_12_mux ;
wire un1_lsu_resp_valid_0_Z ;
wire lsu_expipe_resp_valid_1_1_Z ;
wire lsu_resp_valid40_Z ;
wire un1_lsu_resp_valid38_1_i ;
wire req_resp_state_valid_Z ;
wire N_292 ;
wire N_98 ;
wire N_261_1 ;
wire un1_req_resp_state_1_i ;
wire lsu_emi_req_valid46_Z ;
wire un24_lsu_emi_req_rd_byte_en_Z ;
wire dealloc_resp_buff_11_0_Z ;
wire lsu_expipe_resp_str_amo_addr_misalign_0_Z ;
wire lsu_resp_valid37_0_Z ;
wire un1_lsu_expipe_req_op_4_Z ;
wire N_229 ;
wire un30_req_buff_load_os ;
wire un6_req_buff_load_os ;
wire un1_lsu_emi_req_valid40_Z ;
wire lsu_resp_valid39_Z ;
wire lsu_resp_valid38_Z ;
wire lsu_resp_valid41_Z ;
wire lsu_emi_req_valid_0_Z ;
wire N_129 ;
wire N_141 ;
wire N_178 ;
wire N_310 ;
wire alloc_exception_Z ;
wire N_300 ;
wire N_301 ;
wire N_303 ;
wire N_174 ;
wire N_305 ;
wire N_309 ;
wire N_220 ;
wire N_252 ;
wire N_263 ;
wire N_265 ;
wire N_269 ;
wire N_254 ;
wire N_250 ;
wire N_227 ;
wire N_267 ;
wire N_192 ;
wire N_223 ;
wire N_261_2 ;
wire N_103 ;
wire dealloc_resp_buff_11_Z ;
wire N_166 ;
wire N_196 ;
wire N_248_1 ;
wire N_248 ;
wire alloc_req_buff_Z ;
// @36:19360
  SLE \gen_req_buff_loop[1].req_buff_resp_state_valid[1]  (
	.Q(req_buff_resp_state_valid[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_valid_9[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19360
  SLE \gen_req_buff_loop[0].req_buff_resp_state_valid[0]  (
	.Q(req_buff_resp_state_valid[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_valid_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19293
  SLE \buff_rd_ptr[0]  (
	.Q(buff_rd_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_rd_ptr_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19302
  SLE \buff_wr_ptr[0]  (
	.Q(buff_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_wr_ptr_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19324
  SLE \gen_req_buff_loop[0].req_buff_resp_fault[0][0]  (
	.Q(req_buff_resp_fault_0_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(alloc_str_req_buff_addr_misalign),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19324
  SLE \gen_req_buff_loop[1].req_buff_resp_fault[1][0]  (
	.Q(req_buff_resp_fault_1_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(alloc_str_req_buff_addr_misalign),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19324
  SLE \gen_req_buff_loop[0].req_buff_resp_fault[0][2]  (
	.Q(req_buff_resp_fault_0_[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(alloc_ld_req_buff_addr_misalign),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19324
  SLE \gen_req_buff_loop[1].req_buff_resp_fault[1][2]  (
	.Q(req_buff_resp_fault_1_[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(alloc_ld_req_buff_addr_misalign),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_drop[0]  (
	.Q(req_buff_resp_drop[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(ifu_expipe_req_flush),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_drop[1]  (
	.Q(req_buff_resp_drop[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(ifu_expipe_req_flush),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_addr_align[0][0]  (
	.Q(req_buff_resp_addr_align_0_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_addr_align_0__3[0]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_addr_align[1][1]  (
	.Q(req_buff_resp_addr_align_1_[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_addr_align_0__3[1]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_addr_align[1][0]  (
	.Q(req_buff_resp_addr_align_1_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_addr_align_0__3[0]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_state[0][3]  (
	.Q(req_buff_resp_state_0_[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[3]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_state[0][2]  (
	.Q(req_buff_resp_state_0_[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[2]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_state[0][1]  (
	.Q(req_buff_resp_state_0_[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[1]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_state[0][0]  (
	.Q(req_buff_resp_state_0_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[0]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_state[1][3]  (
	.Q(req_buff_resp_state_1_[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[3]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_state[1][2]  (
	.Q(req_buff_resp_state_1_[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[2]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_state[1][1]  (
	.Q(req_buff_resp_state_1_[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[1]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_state[1][0]  (
	.Q(req_buff_resp_state_1_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[0]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_addr_align[0][1]  (
	.Q(req_buff_resp_addr_align_0_[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_addr_align_0__3[1]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:19412
  ARI1 \un3_2_1_0_wmux_0[7]  (
	.FCO(un3_2_1_0_co1[7]),
	.S(un3_2_1_0_wmux_0_S[7]),
	.Y(N_335),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[23]),
	.D(cpu_d_resp_rd_data_net[31]),
	.A(un3_2_1_0_y0[7]),
	.FCI(un3_2_1_0_co0[7])
);
defparam \un3_2_1_0_wmux_0[7] .INIT=20'h0F588;
// @36:19412
  ARI1 \un3_2_1_0_wmux[7]  (
	.FCO(un3_2_1_0_co0[7]),
	.S(un3_2_1_0_wmux_S[7]),
	.Y(un3_2_1_0_y0[7]),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[7]),
	.D(cpu_d_resp_rd_data_net[15]),
	.A(req_resp_addr_align_Z[0]),
	.FCI(VCC)
);
defparam \un3_2_1_0_wmux[7] .INIT=20'h0FA44;
// @36:19412
  ARI1 \un3_2_1_0_wmux_0[5]  (
	.FCO(un3_2_1_0_co1[5]),
	.S(un3_2_1_0_wmux_0_S[5]),
	.Y(N_333),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[21]),
	.D(cpu_d_resp_rd_data_net[29]),
	.A(un3_2_1_0_y0[5]),
	.FCI(un3_2_1_0_co0[5])
);
defparam \un3_2_1_0_wmux_0[5] .INIT=20'h0F588;
// @36:19412
  ARI1 \un3_2_1_0_wmux[5]  (
	.FCO(un3_2_1_0_co0[5]),
	.S(un3_2_1_0_wmux_S[5]),
	.Y(un3_2_1_0_y0[5]),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[5]),
	.D(cpu_d_resp_rd_data_net[13]),
	.A(req_resp_addr_align_Z[0]),
	.FCI(VCC)
);
defparam \un3_2_1_0_wmux[5] .INIT=20'h0FA44;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_1[14]  (
	.A(lsu_expipe_resp_rd_data_sn_N_9),
	.B(lsu_resp_valid32_Z),
	.C(N_335),
	.D(N_281_1),
	.Y(N_222)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_1[14] .INIT=16'h8000;
// @36:19412
  CFG4 \un3[6]  (
	.A(un1_lsu_emi_resp_rd_data_1_2[6]),
	.B(un1_lsu_emi_resp_rd_data_Z[6]),
	.C(req_resp_addr_align_Z[0]),
	.D(lsu_resp_valid32_Z),
	.Y(N_344)
);
defparam \un3[6] .INIT=16'hAE00;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_2_0_o5_0_a2_0[15]  (
	.A(N_181),
	.B(un2_cpu_d_resp_type_0),
	.C(AHB_HRDATA_0),
	.D(debug_sysbus_resp_rd_data_0_0),
	.Y(N_311)
);
defparam \lsu_expipe_resp_rd_data_2_0_o5_0_a2_0[15] .INIT=16'h5540;
// @36:19115
  CFG4 un3_alloc_req_buff (
	.A(alloc_str_req_buff_addr_misalign),
	.B(exception_os_Z),
	.C(ifu_expipe_req_flush),
	.D(alloc_ld_req_buff_addr_misalign),
	.Y(un3_alloc_req_buff_Z)
);
defparam un3_alloc_req_buff.INIT=16'h0F1F;
// @36:19071
  CFG3 lsu_expipe_req_ready_1_RNO (
	.A(cpu_debug_mode_net),
	.B(alloc_str_req_buff_addr_misalign),
	.C(alloc_ld_req_buff_addr_misalign),
	.Y(lsu_expipe_req_ready_1_RNO_Z)
);
defparam lsu_expipe_req_ready_1_RNO.INIT=8'h02;
// @36:19071
  CFG4 lsu_expipe_req_ready_1_RNO_2 (
	.A(lsu_expipe_req_ready_0_Z),
	.B(cpu_debug_mode_net),
	.C(alloc_ld_req_buff_addr_misalign),
	.D(alloc_str_req_buff_addr_misalign),
	.Y(lsu_m6_0_1)
);
defparam lsu_expipe_req_ready_1_RNO_2.INIT=16'h0002;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_1[2]  (
	.A(N_289),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[10]),
	.D(N_299),
	.Y(N_236)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_1[2] .INIT=16'h3020;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_2[4]  (
	.A(N_289),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[28]),
	.D(N_299),
	.Y(N_249)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_2[4] .INIT=16'hC080;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_2[1]  (
	.A(N_289),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[25]),
	.D(N_299),
	.Y(N_245)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_2[1] .INIT=16'hC080;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_2[0]  (
	.A(N_289),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[24]),
	.D(N_299),
	.Y(N_241)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_2[0] .INIT=16'hC080;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_2[3]  (
	.A(N_289),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[27]),
	.D(N_299),
	.Y(N_233)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_2[3] .INIT=16'hC080;
// @36:19089
  CFG4 \lsu_emi_req_rd_byte_en_iv_0_cZ[1]  (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.C(lsu_emi_req_valid43_Z),
	.D(un1_lsu_expipe_req_op_2_i),
	.Y(lsu_emi_req_rd_byte_en_iv_0[1])
);
defparam \lsu_emi_req_rd_byte_en_iv_0_cZ[1] .INIT=16'h1110;
// @36:19089
  CFG3 \lsu_emi_req_wr_byte_en_1[1]  (
	.A(cpu_d_req_addr_net[0]),
	.B(cpu_d_req_addr_net[1]),
	.C(lsu_emi_req_valid48_Z),
	.Y(N_155)
);
defparam \lsu_emi_req_wr_byte_en_1[1] .INIT=8'h10;
// @36:19089
  CFG4 alloc_str_req_buff_addr_misalign_u (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.C(lsu_emi_req_valid48_Z),
	.D(lsu_emi_req_valid47_1z),
	.Y(alloc_str_req_buff_addr_misalign)
);
defparam alloc_str_req_buff_addr_misalign_u.INIT=16'hECE0;
// @36:19089
  CFG4 alloc_ld_req_buff_addr_misalign_iv (
	.A(cpu_d_req_addr_net[0]),
	.B(cpu_d_req_addr_net[1]),
	.C(un1_lsu_expipe_req_op_2_i),
	.D(lsu_emi_req_valid43_Z),
	.Y(alloc_ld_req_buff_addr_misalign)
);
defparam alloc_ld_req_buff_addr_misalign_iv.INIT=16'hEEA0;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_5[7]  (
	.A(lsu_resp_valid36_Z),
	.B(un1_lsu_resp_access_parity_error_0_sqmuxa_i_0),
	.C(N_218),
	.D(N_281_1),
	.Y(N_299)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_5[7] .INIT=16'h0B00;
// @36:19412
  CFG3 lsu_expipe_resp_rd_data_sn_m5_0_m2 (
	.A(lsu_resp_valid34_Z),
	.B(req_resp_addr_align_Z[1]),
	.C(lsu_resp_valid33_Z),
	.Y(N_198)
);
defparam lsu_expipe_resp_rd_data_sn_m5_0_m2.INIT=8'hBA;
// @38:797
  CFG4 lsu_emi_req_valid48_RNI5GGKO (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.C(alloc_ld_req_buff_addr_misalign),
	.D(lsu_emi_req_valid48_Z),
	.Y(lsu_emi_req_rd_byte_en_2_0)
);
defparam lsu_emi_req_valid48_RNI5GGKO.INIT=16'h0002;
// @36:19071
  CFG4 lsu_expipe_req_ready_1_RNO_0 (
	.A(lsu_m4_i_a3_0),
	.B(req_masked[0]),
	.C(hipri_req_ptr_0),
	.D(lsu_m6_0_1),
	.Y(lsu_N_12_mux)
);
defparam lsu_expipe_req_ready_1_RNO_0.INIT=16'h5D00;
// @36:19412
  CFG4 lsu_expipe_resp_valid_1 (
	.A(un1_lsu_resp_valid_0_Z),
	.B(cpu_debug_mode_net),
	.C(N_1007),
	.D(lsu_expipe_resp_valid_1_1_Z),
	.Y(lsu_expipe_resp_valid_net)
);
defparam lsu_expipe_resp_valid_1.INIT=16'h00BA;
// @36:19412
  CFG3 lsu_expipe_resp_valid_1_1 (
	.A(lsu_resp_valid40_Z),
	.B(un1_lsu_resp_valid38_1_i),
	.C(req_resp_state_valid_Z),
	.Y(lsu_expipe_resp_valid_1_1_Z)
);
defparam lsu_expipe_resp_valid_1_1.INIT=8'h1F;
// @36:19412
  CFG2 \lsu_expipe_resp_rd_data_0_0_a2_6[14]  (
	.A(N_281_1),
	.B(lsu_resp_valid36_Z),
	.Y(N_292)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_6[14] .INIT=4'h8;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_3_1[19]  (
	.A(N_311),
	.B(N_98),
	.C(N_181),
	.D(N_198),
	.Y(N_261_1)
);
defparam \lsu_expipe_resp_rd_data_3_1[19] .INIT=16'h00BA;
// @36:19412
  CFG2 \lsu_expipe_resp_rd_data_0_0_a2_9_0[3]  (
	.A(lsu_resp_valid32_Z),
	.B(req_resp_addr_align_Z[0]),
	.Y(lsu_expipe_resp_rd_data_0_0_a2_9_0_Z[3])
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_9_0[3] .INIT=4'h2;
// @36:19375
  CFG2 \req_buff_fence_os_1[1]  (
	.A(req_buff_resp_state_1_[1]),
	.B(req_buff_resp_state_1_[2]),
	.Y(req_buff_fence_os_1_Z[1])
);
defparam \req_buff_fence_os_1[1] .INIT=4'h1;
// @36:19412
  CFG2 un1_lsu_resp_access_parity_error_0_sqmuxa (
	.A(un1_req_resp_state_1_i),
	.B(lsu_resp_valid32_Z),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_i_0)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa.INIT=4'hD;
// @36:19412
  CFG2 lsu_resp_valid33_RNIED879 (
	.A(lsu_resp_valid33_Z),
	.B(req_resp_addr_align_Z[1]),
	.Y(N_181)
);
defparam lsu_resp_valid33_RNIED879.INIT=4'h7;
// @36:19076
  CFG2 lsu_op_os (
	.A(req_buff_resp_state_valid[0]),
	.B(req_buff_resp_state_valid[1]),
	.Y(lsu_op_os_net)
);
defparam lsu_op_os.INIT=4'hE;
// @36:19412
  CFG2 \un3_i_0_o2[7]  (
	.A(N_335),
	.B(lsu_resp_valid32_Z),
	.Y(N_98)
);
defparam \un3_i_0_o2[7] .INIT=4'h7;
// @36:19089
  CFG2 un1_lsu_emi_req_valid46_1 (
	.A(lsu_emi_req_valid47_1z),
	.B(lsu_emi_req_valid46_Z),
	.Y(un1_lsu_emi_req_valid46_1_1z)
);
defparam un1_lsu_emi_req_valid46_1.INIT=4'hE;
// @36:19106
  CFG2 un5_lsu_emi_req_rd_byte_en (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.Y(un5_lsu_emi_req_rd_byte_en_1z)
);
defparam un5_lsu_emi_req_rd_byte_en.INIT=4'h1;
// @36:19109
  CFG2 un24_lsu_emi_req_rd_byte_en (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.Y(un24_lsu_emi_req_rd_byte_en_Z)
);
defparam un24_lsu_emi_req_rd_byte_en.INIT=4'h8;
// @36:19227
  CFG2 lsu_emi_req_valid49 (
	.A(lsu_expipe_req_op_net[1]),
	.B(lsu_expipe_req_op_net[2]),
	.Y(lsu_emi_req_valid49_1z)
);
defparam lsu_emi_req_valid49.INIT=4'h1;
// @36:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_state[0]_3[0]  (
	.A(ifu_expipe_req_flush),
	.B(lsu_expipe_req_op_net[0]),
	.Y(req_buff_resp_state_0__3[0])
);
defparam \gen_req_buff_loop[0].req_buff_resp_state[0]_3[0] .INIT=4'h4;
// @36:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_state[0]_3[1]  (
	.A(ifu_expipe_req_flush),
	.B(lsu_expipe_req_op_net[1]),
	.Y(req_buff_resp_state_0__3[1])
);
defparam \gen_req_buff_loop[0].req_buff_resp_state[0]_3[1] .INIT=4'h4;
// @36:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_state[0]_3[2]  (
	.A(ifu_expipe_req_flush),
	.B(lsu_expipe_req_op_net[2]),
	.Y(req_buff_resp_state_0__3[2])
);
defparam \gen_req_buff_loop[0].req_buff_resp_state[0]_3[2] .INIT=4'h4;
// @36:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_state[0]_3[3]  (
	.A(ifu_expipe_req_flush),
	.B(lsu_expipe_req_op_net[3]),
	.Y(req_buff_resp_state_0__3[3])
);
defparam \gen_req_buff_loop[0].req_buff_resp_state[0]_3[3] .INIT=4'h4;
// @36:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[0]  (
	.A(ifu_expipe_req_flush),
	.B(cpu_d_req_addr_net[0]),
	.Y(req_buff_resp_addr_align_0__3[0])
);
defparam \gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[0] .INIT=4'h4;
// @36:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[1]  (
	.A(ifu_expipe_req_flush),
	.B(cpu_d_req_addr_net[1]),
	.Y(req_buff_resp_addr_align_0__3[1])
);
defparam \gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[1] .INIT=4'h4;
// @36:19412
  CFG2 \lsu_expipe_resp_rd_data_0_0_o2_2[7]  (
	.A(lsu_resp_valid36_Z),
	.B(req_resp_addr_align_Z[0]),
	.Y(N_218)
);
defparam \lsu_expipe_resp_rd_data_0_0_o2_2[7] .INIT=4'hB;
// @36:19412
  CFG2 lsu_expipe_resp_rd_data_sn_m7_e (
	.A(un1_lsu_resp_access_parity_error_0_sqmuxa_i_0),
	.B(lsu_resp_valid36_Z),
	.Y(lsu_expipe_resp_rd_data_sn_N_9)
);
defparam lsu_expipe_resp_rd_data_sn_m7_e.INIT=4'h2;
// @36:19412
  CFG2 lsu_expipe_resp_rd_data_sn_m4 (
	.A(lsu_resp_valid34_Z),
	.B(lsu_resp_valid33_Z),
	.Y(N_281_1)
);
defparam lsu_expipe_resp_rd_data_sn_m4.INIT=4'h1;
// @36:19385
  CFG3 \req_resp_addr_align[0]  (
	.A(req_buff_resp_addr_align_1_[0]),
	.B(req_buff_resp_addr_align_0_[0]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_addr_align_Z[0])
);
defparam \req_resp_addr_align[0] .INIT=8'hAC;
// @36:19385
  CFG3 \req_resp_addr_align[1]  (
	.A(req_buff_resp_addr_align_1_[1]),
	.B(req_buff_resp_addr_align_0_[1]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_addr_align_Z[1])
);
defparam \req_resp_addr_align[1] .INIT=8'hAC;
// @36:19390
  CFG3 req_resp_state_valid (
	.A(req_buff_resp_state_valid[1]),
	.B(req_buff_resp_state_valid[0]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_state_valid_Z)
);
defparam req_resp_state_valid.INIT=8'hAC;
// @36:19389
  CFG3 \un2_req_resp_str_req_buff_addr_misalign[2]  (
	.A(req_buff_resp_fault_1_[2]),
	.B(req_buff_resp_fault_0_[2]),
	.C(buff_rd_ptr_Z[0]),
	.Y(un2_req_resp_str_req_buff_addr_misalign_Z[2])
);
defparam \un2_req_resp_str_req_buff_addr_misalign[2] .INIT=8'hAC;
// @36:19384
  CFG3 \req_resp_state[0]  (
	.A(req_buff_resp_state_1_[0]),
	.B(req_buff_resp_state_0_[0]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_state_Z[0])
);
defparam \req_resp_state[0] .INIT=8'hAC;
// @36:19384
  CFG3 \req_resp_state[1]  (
	.A(req_buff_resp_state_1_[1]),
	.B(req_buff_resp_state_0_[1]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_state_Z[1])
);
defparam \req_resp_state[1] .INIT=8'hAC;
// @36:19384
  CFG3 \req_resp_state[2]  (
	.A(req_buff_resp_state_1_[2]),
	.B(req_buff_resp_state_0_[2]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_state_Z[2])
);
defparam \req_resp_state[2] .INIT=8'hAC;
// @36:19384
  CFG3 \req_resp_state[3]  (
	.A(req_buff_resp_state_1_[3]),
	.B(req_buff_resp_state_0_[3]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_state_Z[3])
);
defparam \req_resp_state[3] .INIT=8'hAC;
// @36:19375
  CFG3 \req_buff_fence_os_2[0]  (
	.A(req_buff_resp_state_0_[0]),
	.B(req_buff_resp_state_valid[0]),
	.C(req_buff_resp_state_0_[3]),
	.Y(req_buff_fence_os_2_Z[0])
);
defparam \req_buff_fence_os_2[0] .INIT=8'h80;
// @36:19180
  CFG4 lsu_emi_req_valid46 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(lsu_emi_req_valid46_Z)
);
defparam lsu_emi_req_valid46.INIT=16'h0008;
// @36:19197
  CFG4 lsu_emi_req_valid47 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(lsu_emi_req_valid47_1z)
);
defparam lsu_emi_req_valid47.INIT=16'h0100;
// @36:19212
  CFG4 lsu_emi_req_valid48 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(lsu_emi_req_valid48_Z)
);
defparam lsu_emi_req_valid48.INIT=16'h0080;
// @36:19089
  CFG3 \lsu_emi_req_read_1_0_a4[1]  (
	.A(lsu_expipe_req_op_net[3]),
	.B(lsu_expipe_req_op_net[2]),
	.C(lsu_expipe_req_op_net[1]),
	.Y(N_101)
);
defparam \lsu_emi_req_read_1_0_a4[1] .INIT=8'h40;
// @36:19135
  CFG4 lsu_emi_req_valid43 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(lsu_emi_req_valid43_Z)
);
defparam lsu_emi_req_valid43.INIT=16'h0040;
// @36:19368
  CFG3 \req_buff_resp_exception_os[0]  (
	.A(req_buff_resp_fault_0_[0]),
	.B(req_buff_resp_state_valid[0]),
	.C(req_buff_resp_fault_0_[2]),
	.Y(req_buff_resp_exception_os_Z[0])
);
defparam \req_buff_resp_exception_os[0] .INIT=8'hC8;
// @36:19551
  CFG4 dealloc_resp_buff_11_0 (
	.A(buff_rd_ptr_Z[0]),
	.B(req_resp_state_valid_Z),
	.C(req_buff_resp_drop[1]),
	.D(req_buff_resp_drop[0]),
	.Y(dealloc_resp_buff_11_0_Z)
);
defparam dealloc_resp_buff_11_0.INIT=16'hC480;
// @36:19412
  CFG4 lsu_expipe_resp_str_amo_addr_misalign_0 (
	.A(buff_rd_ptr_Z[0]),
	.B(req_resp_state_valid_Z),
	.C(req_buff_resp_fault_1_[0]),
	.D(req_buff_resp_fault_0_[0]),
	.Y(lsu_expipe_resp_str_amo_addr_misalign_0_Z)
);
defparam lsu_expipe_resp_str_amo_addr_misalign_0.INIT=16'hC480;
// @36:19489
  CFG2 lsu_resp_valid37_0 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[3]),
	.Y(lsu_resp_valid37_0_Z)
);
defparam lsu_resp_valid37_0.INIT=4'h4;
// @36:19416
  CFG4 un1_lsu_resp_valid_0 (
	.A(buff_rd_ptr_Z[0]),
	.B(un2_req_resp_str_req_buff_addr_misalign_Z[2]),
	.C(req_buff_resp_fault_1_[0]),
	.D(req_buff_resp_fault_0_[0]),
	.Y(un1_lsu_resp_valid_0_Z)
);
defparam un1_lsu_resp_valid_0.INIT=16'hFDEC;
// @36:19375
  CFG4 \req_buff_fence_os[1]  (
	.A(req_buff_resp_state_1_[0]),
	.B(req_buff_resp_state_1_[3]),
	.C(req_buff_fence_os_1_Z[1]),
	.D(req_buff_resp_state_valid[1]),
	.Y(req_buff_fence_os_Z[1])
);
defparam \req_buff_fence_os[1] .INIT=16'h8000;
// @36:19089
  CFG4 un1_lsu_expipe_req_op_4 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(un1_lsu_expipe_req_op_4_Z)
);
defparam un1_lsu_expipe_req_op_4.INIT=16'h0012;
// @36:19089
  CFG4 \lsu_emi_req_read_1_i[2]  (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(N_96)
);
defparam \lsu_emi_req_read_1_i[2] .INIT=16'hFF89;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_7[3]  (
	.A(req_resp_addr_align_Z[0]),
	.B(lsu_resp_valid32_Z),
	.C(lsu_expipe_resp_rd_data_sn_N_9),
	.D(N_281_1),
	.Y(N_289)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_7[3] .INIT=16'h8000;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_2[5]  (
	.A(lsu_expipe_resp_rd_data_sn_N_9),
	.B(lsu_resp_valid32_Z),
	.C(N_333),
	.D(N_281_1),
	.Y(N_229)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_2[5] .INIT=16'h8000;
// @36:19369
  CFG4 \gen_req_buff_loop[1].un30_req_buff_load_os  (
	.A(req_buff_resp_state_1_[3]),
	.B(req_buff_resp_state_1_[2]),
	.C(req_buff_resp_state_1_[1]),
	.D(req_buff_resp_state_1_[0]),
	.Y(un30_req_buff_load_os)
);
defparam \gen_req_buff_loop[1].un30_req_buff_load_os .INIT=16'h1514;
// @36:19369
  CFG4 \gen_req_buff_loop[0].un6_req_buff_load_os  (
	.A(req_buff_resp_state_0_[3]),
	.B(req_buff_resp_state_0_[2]),
	.C(req_buff_resp_state_0_[1]),
	.D(req_buff_resp_state_0_[0]),
	.Y(un6_req_buff_load_os)
);
defparam \gen_req_buff_loop[0].un6_req_buff_load_os .INIT=16'h1514;
// @36:19089
  CFG4 lsu_emi_req_valid46_RNIFRGHD (
	.A(lsu_emi_req_valid47_1z),
	.B(lsu_emi_req_valid48_Z),
	.C(un5_lsu_emi_req_rd_byte_en_1z),
	.D(lsu_emi_req_valid46_Z),
	.Y(cpu_d_req_wr_byte_en_net_0)
);
defparam lsu_emi_req_valid46_RNIFRGHD.INIT=16'hF0E0;
// @36:19382
  CFG4 exception_os (
	.A(req_buff_resp_fault_1_[0]),
	.B(req_buff_resp_fault_1_[2]),
	.C(req_buff_resp_exception_os_Z[0]),
	.D(req_buff_resp_state_valid[1]),
	.Y(exception_os_Z)
);
defparam exception_os.INIT=16'hFEF0;
// @36:19089
  CFG4 un1_lsu_emi_req_valid40 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(un1_lsu_emi_req_valid40_Z)
);
defparam un1_lsu_emi_req_valid40.INIT=16'hEE01;
// @36:19515
  CFG4 lsu_resp_valid39 (
	.A(req_resp_state_Z[1]),
	.B(req_resp_state_Z[0]),
	.C(req_resp_state_Z[2]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid39_Z)
);
defparam lsu_resp_valid39.INIT=16'h0100;
// @36:19412
  CFG3 lsu_expipe_resp_ld_addr_misalign (
	.A(un1_req_resp_state_1_i),
	.B(un2_req_resp_str_req_buff_addr_misalign_Z[2]),
	.C(req_resp_state_valid_Z),
	.Y(lsu_expipe_resp_ld_addr_misalign_net)
);
defparam lsu_expipe_resp_ld_addr_misalign.INIT=8'h80;
// @36:19474
  CFG4 lsu_resp_valid36 (
	.A(req_resp_state_Z[1]),
	.B(req_resp_state_Z[0]),
	.C(req_resp_state_Z[2]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid36_Z)
);
defparam lsu_resp_valid36.INIT=16'h0040;
// @36:19502
  CFG4 lsu_resp_valid38 (
	.A(req_resp_state_Z[1]),
	.B(req_resp_state_Z[0]),
	.C(req_resp_state_Z[2]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid38_Z)
);
defparam lsu_resp_valid38.INIT=16'h0020;
// @36:19541
  CFG4 lsu_resp_valid41 (
	.A(req_resp_state_Z[1]),
	.B(req_resp_state_Z[0]),
	.C(req_resp_state_Z[2]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid41_Z)
);
defparam lsu_resp_valid41.INIT=16'h0001;
// @36:19528
  CFG4 lsu_resp_valid40 (
	.A(req_resp_state_Z[1]),
	.B(req_resp_state_Z[0]),
	.C(req_resp_state_Z[2]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid40_Z)
);
defparam lsu_resp_valid40.INIT=16'h0080;
// @36:19414
  CFG3 lsu_resp_valid32 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[0]),
	.C(req_resp_state_Z[3]),
	.Y(lsu_resp_valid32_Z)
);
defparam lsu_resp_valid32.INIT=8'h04;
// @36:19432
  CFG3 lsu_resp_valid33 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[1]),
	.C(req_resp_state_Z[3]),
	.Y(lsu_resp_valid33_Z)
);
defparam lsu_resp_valid33.INIT=8'h04;
// @36:19447
  CFG4 lsu_resp_valid34 (
	.A(req_resp_state_Z[1]),
	.B(req_resp_state_Z[0]),
	.C(req_resp_state_Z[2]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid34_Z)
);
defparam lsu_resp_valid34.INIT=16'h0008;
// @36:19089
  CFG3 lsu_emi_req_valid_0 (
	.A(req_buff_resp_state_valid[0]),
	.B(un1_lsu_emi_req_valid40_Z),
	.C(req_buff_resp_state_valid[1]),
	.Y(lsu_emi_req_valid_0_Z)
);
defparam lsu_emi_req_valid_0.INIT=8'h13;
// @36:19071
  CFG3 lsu_expipe_req_ready_0 (
	.A(req_buff_resp_state_valid[1]),
	.B(req_buff_resp_state_valid[0]),
	.C(exception_os_Z),
	.Y(lsu_expipe_req_ready_0_Z)
);
defparam lsu_expipe_req_ready_0.INIT=8'h07;
// @36:19078
  CFG4 lsu_fence_op_os (
	.A(req_buff_resp_state_0_[2]),
	.B(req_buff_resp_state_0_[1]),
	.C(req_buff_fence_os_2_Z[0]),
	.D(req_buff_fence_os_Z[1]),
	.Y(lsu_fence_os_net)
);
defparam lsu_fence_op_os.INIT=16'hFF10;
// @36:19089
  CFG4 un1_lsu_expipe_req_op_2 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(un1_lsu_expipe_req_op_2_i)
);
defparam un1_lsu_expipe_req_op_2.INIT=16'h0024;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_o2[7]  (
	.A(lsu_resp_valid33_Z),
	.B(lsu_resp_valid34_Z),
	.C(N_218),
	.D(lsu_expipe_resp_rd_data_sn_N_9),
	.Y(N_129)
);
defparam \lsu_expipe_resp_rd_data_0_0_o2[7] .INIT=16'h2232;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_o2_0[7]  (
	.A(req_resp_addr_align_Z[1]),
	.B(N_218),
	.C(lsu_expipe_resp_rd_data_sn_N_9),
	.D(N_198),
	.Y(N_141)
);
defparam \lsu_expipe_resp_rd_data_0_0_o2_0[7] .INIT=16'hFF04;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_i_o2[8]  (
	.A(lsu_resp_valid36_Z),
	.B(lsu_expipe_resp_rd_data_sn_N_9),
	.C(N_281_1),
	.D(N_98),
	.Y(N_178)
);
defparam \lsu_expipe_resp_rd_data_0_i_o2[8] .INIT=16'hD010;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_i_a2_3[8]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_resp_valid33_Z),
	.C(lsu_resp_valid34_Z),
	.D(lsu_expipe_resp_rd_data_sn_N_9),
	.Y(N_310)
);
defparam \lsu_expipe_resp_rd_data_0_i_a2_3[8] .INIT=16'h080A;
// @36:19260
  CFG2 alloc_exception (
	.A(alloc_ld_req_buff_addr_misalign),
	.B(alloc_str_req_buff_addr_misalign),
	.Y(alloc_exception_Z)
);
defparam alloc_exception.INIT=4'hE;
// @36:19089
  CFG2 \lsu_emi_req_wr_byte_en_1[3]  (
	.A(un1_lsu_emi_req_valid46_1_1z),
	.B(N_155),
	.Y(cpu_d_req_wr_byte_en_net_1_0)
);
defparam \lsu_emi_req_wr_byte_en_1[3] .INIT=4'h4;
// @36:19089
  CFG4 \lsu_emi_req_rd_byte_en_iv_0_cZ[3]  (
	.A(un24_lsu_emi_req_rd_byte_en_Z),
	.B(un5_lsu_emi_req_rd_byte_en_1z),
	.C(un1_lsu_expipe_req_op_4_Z),
	.D(lsu_emi_req_valid43_Z),
	.Y(lsu_emi_req_rd_byte_en_iv_0[3])
);
defparam \lsu_emi_req_rd_byte_en_iv_0_cZ[3] .INIT=16'hECA0;
// @36:19077
  CFG4 lsu_ld_op_os (
	.A(req_buff_resp_state_valid[1]),
	.B(req_buff_resp_state_valid[0]),
	.C(un30_req_buff_load_os),
	.D(un6_req_buff_load_os),
	.Y(lsu_load_os_net)
);
defparam lsu_ld_op_os.INIT=16'hECA0;
// @36:19089
  CFG2 \lsu_emi_req_rd_byte_en_3_m[2]  (
	.A(lsu_emi_req_rd_byte_en_2_0),
	.B(un1_lsu_expipe_req_op_2_i),
	.Y(lsu_emi_req_rd_byte_en_3_m_0)
);
defparam \lsu_emi_req_rd_byte_en_3_m[2] .INIT=4'h8;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_5[14]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_resp_valid33_Z),
	.C(lsu_resp_valid34_Z),
	.D(N_292),
	.Y(N_300)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_5[14] .INIT=16'hAA08;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_0_0_a2_4[3]  (
	.A(N_299),
	.B(req_resp_addr_align_Z[1]),
	.C(N_289),
	.Y(N_301)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_4[3] .INIT=8'h32;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_0_0_a2_5[3]  (
	.A(N_299),
	.B(req_resp_addr_align_Z[1]),
	.C(N_289),
	.Y(N_303)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_5[3] .INIT=8'hC8;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_o2[3]  (
	.A(req_resp_addr_align_Z[1]),
	.B(req_resp_addr_align_Z[0]),
	.C(N_141),
	.D(lsu_resp_valid32_Z),
	.Y(N_174)
);
defparam \lsu_expipe_resp_rd_data_0_0_o2[3] .INIT=16'hF1F0;
// @36:19414
  CFG4 un1_lsu_resp_valid38_1 (
	.A(lsu_resp_valid37_0_Z),
	.B(req_resp_state_Z[1]),
	.C(un1_req_resp_state_1_i),
	.D(lsu_resp_valid38_Z),
	.Y(un1_lsu_resp_valid38_1_i)
);
defparam un1_lsu_resp_valid38_1.INIT=16'hFFF2;
// @36:19106
  CFG4 \lsu_emi_req_rd_byte_en_2[1]  (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.C(alloc_ld_req_buff_addr_misalign),
	.D(alloc_str_req_buff_addr_misalign),
	.Y(lsu_emi_req_rd_byte_en_2_Z[1])
);
defparam \lsu_emi_req_rd_byte_en_2[1] .INIT=16'h0004;
// @36:19412
  CFG4 un1_req_resp_state_1 (
	.A(req_resp_state_Z[1]),
	.B(req_resp_state_Z[0]),
	.C(req_resp_state_Z[2]),
	.D(req_resp_state_Z[3]),
	.Y(un1_req_resp_state_1_i)
);
defparam un1_req_resp_state_1.INIT=16'h005E;
// @36:19089
  CFG4 \lsu_emi_req_rd_byte_en_iv_0_cZ[2]  (
	.A(un5_lsu_emi_req_rd_byte_en_1z),
	.B(un1_lsu_expipe_req_op_4_Z),
	.C(lsu_emi_req_valid43_Z),
	.D(lsu_emi_req_rd_byte_en_2_0),
	.Y(lsu_emi_req_rd_byte_en_iv_0[2])
);
defparam \lsu_emi_req_rd_byte_en_iv_0_cZ[2] .INIT=16'hECA0;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2_6[3]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_expipe_resp_rd_data_0_0_a2_9_0_Z[3]),
	.C(lsu_resp_valid34_Z),
	.D(N_129),
	.Y(N_305)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_6[3] .INIT=16'hAA08;
// @36:19412
  CFG4 lsu_expipe_resp_str_amo_addr_misalign (
	.A(lsu_resp_valid39_Z),
	.B(lsu_expipe_resp_str_amo_addr_misalign_0_Z),
	.C(lsu_resp_valid38_Z),
	.D(lsu_resp_valid40_Z),
	.Y(lsu_expipe_resp_str_amo_addr_misalign_net)
);
defparam lsu_expipe_resp_str_amo_addr_misalign.INIT=16'hCCC8;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_i_i_a2_2[31]  (
	.A(req_resp_addr_align_Z[1]),
	.B(N_281_1),
	.C(cpu_d_resp_rd_data_net[15]),
	.Y(N_309)
);
defparam \lsu_expipe_resp_rd_data_i_i_a2_2[31] .INIT=8'h10;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2[14]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_resp_valid36_Z),
	.C(N_198),
	.D(cpu_d_resp_rd_data_net[14]),
	.Y(N_220)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2[14] .INIT=16'hF400;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_i_a2[9]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_expipe_resp_rd_data_sn_N_9),
	.C(N_198),
	.D(cpu_d_resp_rd_data_net[9]),
	.Y(N_252)
);
defparam \lsu_expipe_resp_rd_data_0_i_a2[9] .INIT=16'h00F1;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2[10]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_resp_valid36_Z),
	.C(N_198),
	.D(cpu_d_resp_rd_data_net[10]),
	.Y(N_263)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2[10] .INIT=16'hF400;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2[11]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_resp_valid36_Z),
	.C(N_198),
	.D(cpu_d_resp_rd_data_net[11]),
	.Y(N_265)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2[11] .INIT=16'hF400;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2[15]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_resp_valid36_Z),
	.C(N_198),
	.D(cpu_d_resp_rd_data_net[15]),
	.Y(N_269)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2[15] .INIT=16'hF400;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_i_a2[12]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_expipe_resp_rd_data_sn_N_9),
	.C(N_198),
	.D(cpu_d_resp_rd_data_net[12]),
	.Y(N_254)
);
defparam \lsu_expipe_resp_rd_data_0_i_a2[12] .INIT=16'h00F1;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_i_a2[8]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_expipe_resp_rd_data_sn_N_9),
	.C(N_198),
	.D(cpu_d_resp_rd_data_net[8]),
	.Y(N_250)
);
defparam \lsu_expipe_resp_rd_data_0_i_a2[8] .INIT=16'h00F1;
// @36:19089
  CFG2 \lsu_emi_req_rd_byte_en_2_m[1]  (
	.A(lsu_emi_req_rd_byte_en_2_Z[1]),
	.B(un1_lsu_expipe_req_op_4_Z),
	.Y(lsu_emi_req_rd_byte_en_2_m_0)
);
defparam \lsu_emi_req_rd_byte_en_2_m[1] .INIT=4'h8;
// @36:19412
  CFG2 \lsu_expipe_resp_rd_data_0_0_a2_0[5]  (
	.A(cpu_d_resp_rd_data_net[5]),
	.B(N_141),
	.Y(N_227)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2_0[5] .INIT=4'h8;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2[13]  (
	.A(req_resp_addr_align_Z[1]),
	.B(lsu_resp_valid36_Z),
	.C(N_198),
	.D(cpu_d_resp_rd_data_net[13]),
	.Y(N_267)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2[13] .INIT=16'hF400;
// @36:19089
  CFG4 \lsu_emi_req_wr_byte_en_2[3]  (
	.A(un24_lsu_emi_req_rd_byte_en_Z),
	.B(lsu_emi_req_valid47_1z),
	.C(un1_lsu_emi_req_valid46_1_1z),
	.D(lsu_emi_req_rd_byte_en_2_0),
	.Y(cpu_d_req_wr_byte_en_net_2_2)
);
defparam \lsu_emi_req_wr_byte_en_2[3] .INIT=16'hE020;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_0_0_m2[5]  (
	.A(cpu_d_resp_rd_data_net[29]),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[13]),
	.Y(N_192)
);
defparam \lsu_expipe_resp_rd_data_0_0_m2[5] .INIT=8'hB8;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_0[4]  (
	.A(N_174),
	.B(N_301),
	.C(cpu_d_resp_rd_data_net[12]),
	.D(cpu_d_resp_rd_data_net[4]),
	.Y(lsu_expipe_resp_rd_data_0_0_0_Z[4])
);
defparam \lsu_expipe_resp_rd_data_0_0_0[4] .INIT=16'hEAC0;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_i_i_0[31]  (
	.A(lsu_resp_valid34_Z),
	.B(N_311),
	.C(cpu_d_resp_rd_data_net[31]),
	.Y(lsu_expipe_resp_rd_data_i_i_0_Z[31])
);
defparam \lsu_expipe_resp_rd_data_i_i_0[31] .INIT=8'hEC;
// @36:19412
  CFG4 lsu_expipe_resp_access_mem_error (
	.A(cpu_debug_mode_net),
	.B(req_resp_state_valid_Z),
	.C(un1_req_resp_state_1_i),
	.D(cpu_d_resp_error_sig),
	.Y(lsu_expipe_resp_access_mem_error_net)
);
defparam lsu_expipe_resp_access_mem_error.INIT=16'h4000;
// @36:19089
  CFG4 lsu_emi_req_valid (
	.A(lsu_emi_req_valid_0_Z),
	.B(exception_os_Z),
	.C(lsu_expipe_req_valid_net),
	.D(alloc_exception_Z),
	.Y(cpu_d_req_valid_net)
);
defparam lsu_emi_req_valid.INIT=16'h0020;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_1[2]  (
	.A(N_303),
	.B(N_305),
	.C(cpu_d_resp_rd_data_net[18]),
	.D(cpu_d_resp_rd_data_net[26]),
	.Y(lsu_expipe_resp_rd_data_0_0_1_Z[2])
);
defparam \lsu_expipe_resp_rd_data_0_0_1[2] .INIT=16'hEAC0;
// @36:19412
  CFG3 \un1_lsu_emi_resp_rd_data[6]  (
	.A(cpu_d_resp_rd_data_net[22]),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[6]),
	.Y(un1_lsu_emi_resp_rd_data_Z[6])
);
defparam \un1_lsu_emi_resp_rd_data[6] .INIT=8'hB8;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_a2[7]  (
	.A(N_299),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[31]),
	.D(cpu_d_resp_rd_data_net[15]),
	.Y(N_223)
);
defparam \lsu_expipe_resp_rd_data_0_0_a2[7] .INIT=16'hA280;
// @36:19412
  CFG4 \un1_lsu_emi_resp_rd_data_1_3_2[6]  (
	.A(req_resp_addr_align_Z[0]),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[14]),
	.D(cpu_d_resp_rd_data_net[30]),
	.Y(un1_lsu_emi_resp_rd_data_1_2[6])
);
defparam \un1_lsu_emi_resp_rd_data_1_3_2[6] .INIT=16'hA820;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_3_2[19]  (
	.A(N_198),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[19]),
	.D(cpu_d_resp_rd_data_net[15]),
	.Y(N_261_2)
);
defparam \lsu_expipe_resp_rd_data_3_2[19] .INIT=16'hA280;
// @36:19089
  CFG4 \lsu_emi_req_wr_byte_en_2[1]  (
	.A(lsu_emi_req_valid47_1z),
	.B(cpu_d_req_wr_byte_en_net_0),
	.C(un1_lsu_emi_req_valid46_1_1z),
	.D(lsu_emi_req_rd_byte_en_2_Z[1]),
	.Y(cpu_d_req_wr_byte_en_net_2_0)
);
defparam \lsu_emi_req_wr_byte_en_2[1] .INIT=16'hD080;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_0[0]  (
	.A(N_301),
	.B(N_174),
	.C(cpu_d_resp_rd_data_net[8]),
	.D(cpu_d_resp_rd_data_net[0]),
	.Y(lsu_expipe_resp_rd_data_0_0_0_Z[0])
);
defparam \lsu_expipe_resp_rd_data_0_0_0[0] .INIT=16'hECA0;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_0[3]  (
	.A(N_301),
	.B(N_174),
	.C(cpu_d_resp_rd_data_net[11]),
	.D(cpu_d_resp_rd_data_net[3]),
	.Y(lsu_expipe_resp_rd_data_0_0_0_Z[3])
);
defparam \lsu_expipe_resp_rd_data_0_0_0[3] .INIT=16'hECA0;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_0[1]  (
	.A(N_301),
	.B(N_174),
	.C(cpu_d_resp_rd_data_net[9]),
	.D(cpu_d_resp_rd_data_net[1]),
	.Y(lsu_expipe_resp_rd_data_0_0_0_Z[1])
);
defparam \lsu_expipe_resp_rd_data_0_0_0[1] .INIT=16'hECA0;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_1[5]  (
	.A(req_resp_addr_align_Z[1]),
	.B(N_129),
	.C(N_227),
	.D(cpu_d_resp_rd_data_net[21]),
	.Y(lsu_expipe_resp_rd_data_0_0_1_Z[5])
);
defparam \lsu_expipe_resp_rd_data_0_0_1[5] .INIT=16'hF8F0;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0_1[7]  (
	.A(N_129),
	.B(req_resp_addr_align_Z[1]),
	.C(N_222),
	.D(cpu_d_resp_rd_data_net[23]),
	.Y(lsu_expipe_resp_rd_data_0_0_1_Z[7])
);
defparam \lsu_expipe_resp_rd_data_0_0_1[7] .INIT=16'hF8F0;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[15]  (
	.A(N_269),
	.B(N_300),
	.C(N_222),
	.D(cpu_d_resp_rd_data_net[31]),
	.Y(lsu_expipe_resp_rd_data_net_15)
);
defparam \lsu_expipe_resp_rd_data_0_0[15] .INIT=16'hFEFA;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[11]  (
	.A(N_265),
	.B(N_300),
	.C(N_222),
	.D(cpu_d_resp_rd_data_net[27]),
	.Y(lsu_expipe_resp_rd_data_net_11)
);
defparam \lsu_expipe_resp_rd_data_0_0[11] .INIT=16'hFEFA;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[10]  (
	.A(N_263),
	.B(N_300),
	.C(N_222),
	.D(cpu_d_resp_rd_data_net[26]),
	.Y(lsu_expipe_resp_rd_data_net_10)
);
defparam \lsu_expipe_resp_rd_data_0_0[10] .INIT=16'hFEFA;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[14]  (
	.A(N_220),
	.B(N_300),
	.C(N_222),
	.D(cpu_d_resp_rd_data_net[30]),
	.Y(lsu_expipe_resp_rd_data_net_14)
);
defparam \lsu_expipe_resp_rd_data_0_0[14] .INIT=16'hFEFA;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[13]  (
	.A(N_267),
	.B(N_300),
	.C(N_222),
	.D(cpu_d_resp_rd_data_net[29]),
	.Y(lsu_expipe_resp_rd_data_net_13)
);
defparam \lsu_expipe_resp_rd_data_0_0[13] .INIT=16'hFEFA;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[4]  (
	.A(N_305),
	.B(lsu_expipe_resp_rd_data_0_0_0_Z[4]),
	.C(cpu_d_resp_rd_data_net[20]),
	.D(N_249),
	.Y(lsu_expipe_resp_rd_data_net_4)
);
defparam \lsu_expipe_resp_rd_data_0_0[4] .INIT=16'hFFEC;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[1]  (
	.A(N_305),
	.B(lsu_expipe_resp_rd_data_0_0_0_Z[1]),
	.C(cpu_d_resp_rd_data_net[17]),
	.D(N_245),
	.Y(lsu_expipe_resp_rd_data_net_1)
);
defparam \lsu_expipe_resp_rd_data_0_0[1] .INIT=16'hFFEC;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[3]  (
	.A(N_305),
	.B(lsu_expipe_resp_rd_data_0_0_0_Z[3]),
	.C(cpu_d_resp_rd_data_net[19]),
	.D(N_233),
	.Y(lsu_expipe_resp_rd_data_net_3)
);
defparam \lsu_expipe_resp_rd_data_0_0[3] .INIT=16'hFFEC;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[0]  (
	.A(lsu_expipe_resp_rd_data_0_0_0_Z[0]),
	.B(N_305),
	.C(cpu_d_resp_rd_data_net[16]),
	.D(N_241),
	.Y(lsu_expipe_resp_rd_data_net_0)
);
defparam \lsu_expipe_resp_rd_data_0_0[0] .INIT=16'hFFEA;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[2]  (
	.A(cpu_d_resp_rd_data_net[2]),
	.B(N_174),
	.C(lsu_expipe_resp_rd_data_0_0_1_Z[2]),
	.D(N_236),
	.Y(lsu_expipe_resp_rd_data_net_2)
);
defparam \lsu_expipe_resp_rd_data_0_0[2] .INIT=16'hFFF8;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_i_i[31]  (
	.A(lsu_resp_valid34_Z),
	.B(N_309),
	.C(lsu_expipe_resp_rd_data_i_i_0_Z[31]),
	.D(N_222),
	.Y(lsu_expipe_resp_rd_data_i_i_15)
);
defparam \lsu_expipe_resp_rd_data_i_i[31] .INIT=16'hFFF4;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_i_i_o2[16]  (
	.A(lsu_resp_valid34_Z),
	.B(N_309),
	.C(N_311),
	.D(N_222),
	.Y(N_103)
);
defparam \lsu_expipe_resp_rd_data_i_i_o2[16] .INIT=16'hFF54;
// @36:925
  CFG4 \lsu_expipe_resp_rd_data_0_i_a2_RNIPM95F[12]  (
	.A(N_254),
	.B(N_310),
	.C(N_178),
	.D(cpu_d_resp_rd_data_net[28]),
	.Y(N_209_i)
);
defparam \lsu_expipe_resp_rd_data_0_i_a2_RNIPM95F[12] .INIT=16'h0501;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[5]  (
	.A(N_299),
	.B(N_192),
	.C(lsu_expipe_resp_rd_data_0_0_1_Z[5]),
	.D(N_229),
	.Y(lsu_expipe_resp_rd_data_net_5)
);
defparam \lsu_expipe_resp_rd_data_0_0[5] .INIT=16'hFFF8;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_0_0[7]  (
	.A(cpu_d_resp_rd_data_net[7]),
	.B(N_141),
	.C(lsu_expipe_resp_rd_data_0_0_1_Z[7]),
	.D(N_223),
	.Y(lsu_expipe_resp_rd_data_net_7)
);
defparam \lsu_expipe_resp_rd_data_0_0[7] .INIT=16'hFFF8;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_i_i[16]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[16]),
	.Y(lsu_expipe_resp_rd_data_i_i_0)
);
defparam \lsu_expipe_resp_rd_data_i_i[16] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_i_i[17]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[17]),
	.Y(lsu_expipe_resp_rd_data_i_i_1)
);
defparam \lsu_expipe_resp_rd_data_i_i[17] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_i_i[18]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[18]),
	.Y(lsu_expipe_resp_rd_data_i_i_2)
);
defparam \lsu_expipe_resp_rd_data_i_i[18] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_i_i[20]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[20]),
	.Y(lsu_expipe_resp_rd_data_i_i_4)
);
defparam \lsu_expipe_resp_rd_data_i_i[20] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1_0[22]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[22]),
	.Y(lsu_expipe_resp_rd_data_net_22)
);
defparam \lsu_expipe_resp_rd_data_1_0[22] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1_0[24]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[24]),
	.Y(lsu_expipe_resp_rd_data_net_24)
);
defparam \lsu_expipe_resp_rd_data_1_0[24] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1_0[25]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[25]),
	.Y(lsu_expipe_resp_rd_data_net_25)
);
defparam \lsu_expipe_resp_rd_data_1_0[25] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1_0[26]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[26]),
	.Y(lsu_expipe_resp_rd_data_net_26)
);
defparam \lsu_expipe_resp_rd_data_1_0[26] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1_0[27]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[27]),
	.Y(lsu_expipe_resp_rd_data_net_27)
);
defparam \lsu_expipe_resp_rd_data_1_0[27] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1_0[30]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[30]),
	.Y(lsu_expipe_resp_rd_data_net_30)
);
defparam \lsu_expipe_resp_rd_data_1_0[30] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1_0[23]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[23]),
	.Y(lsu_expipe_resp_rd_data_net_23)
);
defparam \lsu_expipe_resp_rd_data_1_0[23] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1_0[21]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[21]),
	.Y(lsu_expipe_resp_rd_data_net_21)
);
defparam \lsu_expipe_resp_rd_data_1_0[21] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1_0[28]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[28]),
	.Y(lsu_expipe_resp_rd_data_net_28)
);
defparam \lsu_expipe_resp_rd_data_1_0[28] .INIT=8'hEA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1_0[29]  (
	.A(N_103),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[29]),
	.Y(lsu_expipe_resp_rd_data_net_29)
);
defparam \lsu_expipe_resp_rd_data_1_0[29] .INIT=8'hEA;
// @36:925
  CFG4 \lsu_expipe_resp_rd_data_0_i_a2_RNICFTOA[9]  (
	.A(N_252),
	.B(N_310),
	.C(N_178),
	.D(cpu_d_resp_rd_data_net[25]),
	.Y(N_208_i)
);
defparam \lsu_expipe_resp_rd_data_0_i_a2_RNICFTOA[9] .INIT=16'h0501;
// @36:925
  CFG4 \lsu_expipe_resp_rd_data_0_i_a2_RNIADTOA[8]  (
	.A(N_250),
	.B(N_310),
	.C(N_178),
	.D(cpu_d_resp_rd_data_net[24]),
	.Y(N_207_i)
);
defparam \lsu_expipe_resp_rd_data_0_i_a2_RNIADTOA[8] .INIT=16'h0501;
// @36:19551
  CFG4 dealloc_resp_buff_11 (
	.A(un1_lsu_resp_valid_0_Z),
	.B(cpu_debug_mode_net),
	.C(N_1007),
	.D(dealloc_resp_buff_11_0_Z),
	.Y(dealloc_resp_buff_11_Z)
);
defparam dealloc_resp_buff_11.INIT=16'hBA00;
// @36:19412
  CFG3 \un1_lsu_emi_resp_rd_data_1_3[6]  (
	.A(un1_lsu_emi_resp_rd_data_Z[6]),
	.B(req_resp_addr_align_Z[0]),
	.C(un1_lsu_emi_resp_rd_data_1_2[6]),
	.Y(un1_lsu_emi_resp_rd_data_1[6])
);
defparam \un1_lsu_emi_resp_rd_data_1_3[6] .INIT=8'hF2;
// @36:19071
  CFG2 lsu_expipe_req_ready_1_RNO_1 (
	.A(req_masked[1]),
	.B(cpu_d_req_is_apb),
	.Y(lsu_m4_i_a3_0)
);
defparam lsu_expipe_req_ready_1_RNO_1.INIT=4'h8;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data[19]  (
	.A(N_261_2),
	.B(N_261_1),
	.C(lsu_expipe_resp_rd_data_sn_N_9),
	.D(N_281_1),
	.Y(lsu_expipe_resp_rd_data_net_19)
);
defparam \lsu_expipe_resp_rd_data[19] .INIT=16'hE0EE;
// @36:19412
  CFG4 dealloc_resp_buff_0 (
	.A(dealloc_resp_buff_11_Z),
	.B(lsu_expipe_resp_valid_net),
	.C(lsu_resp_valid41_Z),
	.D(lsu_expipe_resp_ready_net),
	.Y(N_166)
);
defparam dealloc_resp_buff_0.INIT=16'hACA0;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_1[6]  (
	.A(lsu_resp_valid36_Z),
	.B(un1_lsu_emi_resp_rd_data_Z[6]),
	.C(un1_lsu_emi_resp_rd_data_1[6]),
	.Y(N_196)
);
defparam \lsu_expipe_resp_rd_data_1[6] .INIT=8'hD8;
// @36:19293
  CFG2 \buff_rd_ptr_0[0]  (
	.A(N_166),
	.B(buff_rd_ptr_Z[0]),
	.Y(buff_rd_ptr_0_Z[0])
);
defparam \buff_rd_ptr_0[0] .INIT=4'h6;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data_3_1[6]  (
	.A(cpu_d_resp_rd_data_net[22]),
	.B(N_344),
	.C(N_181),
	.D(N_198),
	.Y(N_248_1)
);
defparam \lsu_expipe_resp_rd_data_3_1[6] .INIT=16'h00CA;
// @36:19412
  CFG3 \lsu_expipe_resp_rd_data_3[6]  (
	.A(cpu_d_resp_rd_data_net[6]),
	.B(N_248_1),
	.C(N_198),
	.Y(N_248)
);
defparam \lsu_expipe_resp_rd_data_3[6] .INIT=8'hEC;
// @36:19412
  CFG4 \lsu_expipe_resp_rd_data[6]  (
	.A(N_196),
	.B(N_248),
	.C(lsu_expipe_resp_rd_data_sn_N_9),
	.D(N_281_1),
	.Y(lsu_expipe_resp_rd_data_net_6)
);
defparam \lsu_expipe_resp_rd_data[6] .INIT=16'hCACC;
// @36:19071
  CFG4 lsu_expipe_req_ready_1 (
	.A(lsu_expipe_req_ready_0_Z),
	.B(lsu_expipe_req_ready_1_RNO_Z),
	.C(lsu_N_12_mux),
	.D(cpu_d_req_ready_sig_3),
	.Y(lsu_expipe_req_ready_net)
);
defparam lsu_expipe_req_ready_1.INIT=16'hF202;
// @36:19089
  CFG4 alloc_req_buff (
	.A(un3_alloc_req_buff_Z),
	.B(un1_lsu_emi_req_valid40_Z),
	.C(lsu_expipe_req_ready_net),
	.D(lsu_expipe_req_valid_net),
	.Y(alloc_req_buff_Z)
);
defparam alloc_req_buff.INIT=16'h2000;
// @36:19320
  CFG2 \buff_wr_strb[0]  (
	.A(alloc_req_buff_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(buff_wr_strb_Z[0])
);
defparam \buff_wr_strb[0] .INIT=4'h2;
// @36:19320
  CFG2 \buff_wr_strb[1]  (
	.A(alloc_req_buff_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(buff_wr_strb_Z[1])
);
defparam \buff_wr_strb[1] .INIT=4'h8;
// @36:19302
  CFG2 \buff_wr_ptr_0[0]  (
	.A(alloc_req_buff_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(buff_wr_ptr_0_Z[0])
);
defparam \buff_wr_ptr_0[0] .INIT=4'h6;
// @36:19365
  CFG4 \gen_req_buff_loop[1].req_buff_resp_state_valid_9[1]  (
	.A(buff_rd_ptr_Z[0]),
	.B(req_buff_resp_state_valid[1]),
	.C(buff_wr_strb_Z[1]),
	.D(N_166),
	.Y(req_buff_resp_state_valid_9[1])
);
defparam \gen_req_buff_loop[1].req_buff_resp_state_valid_9[1] .INIT=16'hF4FC;
// @36:19365
  CFG4 \gen_req_buff_loop[0].req_buff_resp_state_valid_3[0]  (
	.A(buff_rd_ptr_Z[0]),
	.B(req_buff_resp_state_valid[0]),
	.C(buff_wr_strb_Z[0]),
	.D(N_166),
	.Y(req_buff_resp_state_valid_3[0])
);
defparam \gen_req_buff_loop[0].req_buff_resp_state_valid_3[0] .INIT=16'hF8FC;
// @36:18933
  CFG3 \gen_req_buff_loop[1].un1_lsu_flush  (
	.A(alloc_req_buff_Z),
	.B(buff_wr_ptr_Z[0]),
	.C(ifu_expipe_req_flush),
	.Y(un1_lsu_flush_0)
);
defparam \gen_req_buff_loop[1].un1_lsu_flush .INIT=8'hF8;
// @36:18933
  CFG3 \gen_req_buff_loop[0].un1_lsu_flush  (
	.A(alloc_req_buff_Z),
	.B(buff_wr_ptr_Z[0]),
	.C(ifu_expipe_req_flush),
	.Y(un1_lsu_flush)
);
defparam \gen_req_buff_loop[0].un1_lsu_flush .INIT=8'hF2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_lsu_32s_2s_1s_2s_2s */

module miv_rv32_hart_Z9 (
  un2_cpu_d_resp_type_0,
  AHB_HRDATA_0,
  AHB_HRDATA_15,
  debug_sysbus_resp_rd_data_0_0,
  lsu_emi_req_rd_byte_en_2_0,
  hipri_req_ptr_0,
  cpu_d_req_wr_byte_en_net_0,
  cpu_d_req_wr_byte_en_net_1_0,
  lsu_emi_req_rd_byte_en_3_m_0,
  lsu_emi_req_rd_byte_en_iv_0,
  lsu_emi_req_rd_byte_en_2_m_0,
  cpu_d_req_wr_byte_en_net_2_2,
  cpu_d_req_wr_byte_en_net_2_0,
  cpu_d_resp_rd_data_net,
  req_masked,
  i_trx_resp_0,
  cpu_i_resp_rd_data_0_0,
  buff_entry_addr_req_2__RNI29VDG3_S_0,
  buff_entry_addr_req_2__RNI5FKB4L_S_0,
  apb_i_req_addr_net,
  cpu_i_resp_rd_data_sel,
  ahb_i_req_addr_net,
  MSYS_EI_0,
  cpu_debug_gpr_op_rd_data_net,
  cpu_debug_gpr_op_addr_net,
  cpu_debug_csr_op_rd_data_net,
  cpu_debug_csr_op_addr_net,
  cpu_debug_op_wr_data_net,
  lsu_expipe_req_op_net_0,
  lsu_expipe_req_op_net_3,
  cpu_d_req_wr_data_net,
  cpu_d_req_addr_net,
  mtime_count_out,
  N_155,
  lsu_emi_req_valid47,
  N_1007,
  un1_lsu_emi_req_valid46_1,
  un5_lsu_emi_req_rd_byte_en,
  lsu_emi_req_valid49,
  N_101,
  N_96,
  cpu_d_resp_error_sig,
  cpu_d_req_valid_net,
  cpu_d_req_is_apb,
  cpu_d_req_ready_sig_3,
  sticky_reset_reg,
  ifu_emi_req_accepted,
  ifu_emi_req_valid_1,
  ifu_emi_req_valid_c,
  cpu_i_resp_valid_sel,
  cpu_i_resp_error_sel,
  un5_fetch_ptr_sel_i,
  i_trx_os_buff_ready,
  un3_fence_i_hold,
  apb_i_req_ready_net_tz,
  cpu_i_req_is_apb,
  un1_N_5_mux,
  un2_cpu_i_req_ready,
  N_49,
  dff_arst,
  EXT_IRQ,
  un5_m_timer_irq_cry_63_i,
  hart_soft_irq_net,
  cpu_debug_resume_ack_net,
  cpu_debug_resume_req_net,
  cpu_debug_halt_ack_net,
  cpu_debug_halt_req_net,
  cpu_debug_gpr_op_rd_data_valid_net,
  cpu_debug_gpr_rd_en_net,
  cpu_debug_gpr_wr_en_net,
  cpu_debug_gpr_op_valid_net,
  cpu_debug_csr_op_rd_data_valid_net,
  cpu_debug_csr_rd_en_net,
  cpu_debug_csr_wr_en_net,
  cpu_debug_csr_op_valid_net,
  cpu_debug_mode_net,
  cpu_debug_active_net,
  debug_sys_reset,
  hart_soft_reset_net,
  RESETN,
  CLK
)
;
input un2_cpu_d_resp_type_0 ;
input AHB_HRDATA_0 ;
input AHB_HRDATA_15 ;
input debug_sysbus_resp_rd_data_0_0 ;
output lsu_emi_req_rd_byte_en_2_0 ;
input hipri_req_ptr_0 ;
output cpu_d_req_wr_byte_en_net_0 ;
output cpu_d_req_wr_byte_en_net_1_0 ;
output lsu_emi_req_rd_byte_en_3_m_0 ;
output [3:1] lsu_emi_req_rd_byte_en_iv_0 ;
output lsu_emi_req_rd_byte_en_2_m_0 ;
output cpu_d_req_wr_byte_en_net_2_2 ;
output cpu_d_req_wr_byte_en_net_2_0 ;
input [31:0] cpu_d_resp_rd_data_net ;
input [1:0] req_masked ;
input i_trx_resp_0 ;
input cpu_i_resp_rd_data_0_0 ;
output buff_entry_addr_req_2__RNI29VDG3_S_0 ;
output buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
output [31:17] apb_i_req_addr_net ;
input [31:0] cpu_i_resp_rd_data_sel ;
output [16:2] ahb_i_req_addr_net ;
input MSYS_EI_0 ;
output [31:0] cpu_debug_gpr_op_rd_data_net ;
input [5:0] cpu_debug_gpr_op_addr_net ;
output [31:0] cpu_debug_csr_op_rd_data_net ;
input [11:0] cpu_debug_csr_op_addr_net ;
input [31:0] cpu_debug_op_wr_data_net ;
inout lsu_expipe_req_op_net_0 /* synthesis syn_tristate = 1 */ ;
inout lsu_expipe_req_op_net_3 /* synthesis syn_tristate = 1 */ ;
output [31:0] cpu_d_req_wr_data_net ;
inout [31:0] cpu_d_req_addr_net /* synthesis syn_tristate = 1 */ ;
input [63:0] mtime_count_out ;
output N_155 ;
output lsu_emi_req_valid47 ;
input N_1007 ;
output un1_lsu_emi_req_valid46_1 ;
output un5_lsu_emi_req_rd_byte_en ;
output lsu_emi_req_valid49 ;
output N_101 ;
output N_96 ;
input cpu_d_resp_error_sig ;
output cpu_d_req_valid_net ;
input cpu_d_req_is_apb ;
input cpu_d_req_ready_sig_3 ;
output sticky_reset_reg ;
output ifu_emi_req_accepted ;
output ifu_emi_req_valid_1 ;
output ifu_emi_req_valid_c ;
input cpu_i_resp_valid_sel ;
input cpu_i_resp_error_sel ;
output un5_fetch_ptr_sel_i ;
input i_trx_os_buff_ready ;
output un3_fence_i_hold ;
input apb_i_req_ready_net_tz ;
input cpu_i_req_is_apb ;
input un1_N_5_mux ;
input un2_cpu_i_req_ready ;
output N_49 ;
input dff_arst ;
input EXT_IRQ ;
input un5_m_timer_irq_cry_63_i ;
input hart_soft_irq_net ;
output cpu_debug_resume_ack_net ;
input cpu_debug_resume_req_net ;
output cpu_debug_halt_ack_net ;
input cpu_debug_halt_req_net ;
output cpu_debug_gpr_op_rd_data_valid_net ;
input cpu_debug_gpr_rd_en_net ;
input cpu_debug_gpr_wr_en_net ;
input cpu_debug_gpr_op_valid_net ;
output cpu_debug_csr_op_rd_data_valid_net ;
input cpu_debug_csr_rd_en_net ;
input cpu_debug_csr_wr_en_net ;
input cpu_debug_csr_op_valid_net ;
inout cpu_debug_mode_net /* synthesis syn_tristate = 1 */ ;
input cpu_debug_active_net ;
input debug_sys_reset ;
input hart_soft_reset_net ;
input RESETN ;
input CLK ;
wire un2_cpu_d_resp_type_0 ;
wire AHB_HRDATA_0 ;
wire AHB_HRDATA_15 ;
wire debug_sysbus_resp_rd_data_0_0 ;
wire lsu_emi_req_rd_byte_en_2_0 ;
wire hipri_req_ptr_0 ;
wire cpu_d_req_wr_byte_en_net_0 ;
wire cpu_d_req_wr_byte_en_net_1_0 ;
wire lsu_emi_req_rd_byte_en_3_m_0 ;
wire lsu_emi_req_rd_byte_en_2_m_0 ;
wire cpu_d_req_wr_byte_en_net_2_2 ;
wire cpu_d_req_wr_byte_en_net_2_0 ;
wire i_trx_resp_0 ;
wire cpu_i_resp_rd_data_0_0 ;
wire buff_entry_addr_req_2__RNI29VDG3_S_0 ;
wire buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
wire MSYS_EI_0 ;
wire lsu_expipe_req_op_net_0 ;
wire lsu_expipe_req_op_net_3 ;
wire N_155 ;
wire lsu_emi_req_valid47 ;
wire N_1007 ;
wire un1_lsu_emi_req_valid46_1 ;
wire un5_lsu_emi_req_rd_byte_en ;
wire lsu_emi_req_valid49 ;
wire N_101 ;
wire N_96 ;
wire cpu_d_resp_error_sig ;
wire cpu_d_req_valid_net ;
wire cpu_d_req_is_apb ;
wire cpu_d_req_ready_sig_3 ;
wire sticky_reset_reg ;
wire ifu_emi_req_accepted ;
wire ifu_emi_req_valid_1 ;
wire ifu_emi_req_valid_c ;
wire cpu_i_resp_valid_sel ;
wire cpu_i_resp_error_sel ;
wire un5_fetch_ptr_sel_i ;
wire i_trx_os_buff_ready ;
wire un3_fence_i_hold ;
wire apb_i_req_ready_net_tz ;
wire cpu_i_req_is_apb ;
wire un1_N_5_mux ;
wire un2_cpu_i_req_ready ;
wire N_49 ;
wire dff_arst ;
wire EXT_IRQ ;
wire un5_m_timer_irq_cry_63_i ;
wire hart_soft_irq_net ;
wire cpu_debug_resume_ack_net ;
wire cpu_debug_resume_req_net ;
wire cpu_debug_halt_ack_net ;
wire cpu_debug_halt_req_net ;
wire cpu_debug_gpr_op_rd_data_valid_net ;
wire cpu_debug_gpr_rd_en_net ;
wire cpu_debug_gpr_wr_en_net ;
wire cpu_debug_gpr_op_valid_net ;
wire cpu_debug_csr_op_rd_data_valid_net ;
wire cpu_debug_csr_rd_en_net ;
wire cpu_debug_csr_wr_en_net ;
wire cpu_debug_csr_op_valid_net ;
wire cpu_debug_mode_net ;
wire cpu_debug_active_net ;
wire debug_sys_reset ;
wire hart_soft_reset_net ;
wire RESETN ;
wire CLK ;
wire [0:0] ifu_expipe_req_branch_excpt_vaddr;
wire [1:0] ifu_expipe_req_priv;
wire [31:0] ifu_expipe_resp_next_vaddr_net;
wire [31:0] ifu_expipe_resp_ireg_net;
wire [31:0] ifu_expipe_resp_ireg_vaddr_net;
wire [31:1] lsu_req_addr;
wire [2:1] lsu_expipe_req_op_net;
wire [30:0] lsu_expipe_resp_rd_data_net;
wire [31:16] lsu_expipe_resp_rd_data_i_i;
wire [31:0] formal_trace_instr;
wire [31:0] formal_trace_pc;
wire [31:0] trace_iaddr;
wire [31:0] trace_insn;
wire [4:0] trace_cause_net;
wire [31:0] trace_tval;
wire gpr_uncorrectable_ecc_error ;
wire GND ;
wire ifu_expipe_fetch_en ;
wire ifu_expipe_req_branch_excpt_req_valid_net ;
wire ifu_expipe_req_branch_excpt_req_fenci_net ;
wire ifu_expipe_req_fenci_proceed_net ;
wire ifu_expipe_req_branch_excpt_req_ready_net ;
wire ifu_expipe_req_flush ;
wire ifu_expipe_resp_valid_net ;
wire ifu_expipe_resp_ready_net ;
wire ifu_expipe_resp_access_mem_error_net ;
wire ifu_expipe_resp_access_misalign_error_net ;
wire lsu_flush ;
wire lsu_op_os_net ;
wire lsu_load_os_net ;
wire lsu_fence_os_net ;
wire lsu_expipe_req_valid_net ;
wire lsu_expipe_req_ready_net ;
wire lsu_expipe_req_addr_valid_net ;
wire lsu_expipe_req_wr_data_valid_net ;
wire lsu_expipe_resp_valid_net ;
wire lsu_expipe_resp_ready_net ;
wire N_207_i ;
wire N_208_i ;
wire N_209_i ;
wire lsu_expipe_resp_ld_addr_misalign_net ;
wire lsu_expipe_resp_str_amo_addr_misalign_net ;
wire lsu_expipe_resp_access_mem_error_net ;
wire debug_gpr_req_ready ;
wire debug_resethalt_ack ;
wire debug_mode_0 ;
wire formal_trace_reset_taken ;
wire formal_trace_instr_retire ;
wire trace_valid ;
wire trace_priv_net ;
wire trace_exception ;
wire trace_interrupt ;
wire gpr_ram_init_done ;
wire icache_flush ;
wire ram_init_soft_debug_reset ;
wire VCC ;
// @36:925
  miv_rv32_expipe_Z8 u_expipe_0 (
	.clk(CLK),
	.resetn(RESETN),
	.core_soft_reset(hart_soft_reset_net),
	.gpr_uncorrectable_ecc_error(gpr_uncorrectable_ecc_error),
	.time_count(mtime_count_out[63:0]),
	.hart_id({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ifu_expipe_fetch_en(ifu_expipe_fetch_en),
	.ifu_expipe_req_branch_excpt_req_valid(ifu_expipe_req_branch_excpt_req_valid_net),
	.ifu_expipe_req_branch_excpt_req_fenci(ifu_expipe_req_branch_excpt_req_fenci_net),
	.ifu_expipe_req_fenci_proceed(ifu_expipe_req_fenci_proceed_net),
	.ifu_expipe_req_branch_excpt_req_ready(ifu_expipe_req_branch_excpt_req_ready_net),
	.ifu_expipe_req_branch_excpt_vaddr({cpu_d_req_addr_net[31:1], ifu_expipe_req_branch_excpt_vaddr[0]}),
	.ifu_expipe_req_flush(ifu_expipe_req_flush),
	.ifu_expipe_req_priv(ifu_expipe_req_priv[1:0]),
	.ifu_expipe_resp_next_vaddr(ifu_expipe_resp_next_vaddr_net[31:0]),
	.ifu_expipe_resp_valid(ifu_expipe_resp_valid_net),
	.ifu_expipe_resp_ready(ifu_expipe_resp_ready_net),
	.ifu_expipe_resp_ireg(ifu_expipe_resp_ireg_net[31:0]),
	.ifu_expipe_resp_ireg_vaddr(ifu_expipe_resp_ireg_vaddr_net[31:0]),
	.ifu_expipe_resp_ireg_vaddr_valid(GND),
	.ifu_expipe_resp_compressed(GND),
	.ifu_expipe_resp_access_fault(GND),
	.ifu_expipe_resp_access_mem_error(ifu_expipe_resp_access_mem_error_net),
	.ifu_expipe_resp_access_parity_error(GND),
	.ifu_expipe_resp_access_misalign_error(ifu_expipe_resp_access_misalign_error_net),
	.ifu_expipe_resp_access_aborted(GND),
	.lsu_flush(lsu_flush),
	.lsu_op_os(lsu_op_os_net),
	.lsu_ld_op_os(lsu_load_os_net),
	.lsu_fence_op_os(lsu_fence_os_net),
	.lsu_req_valid(lsu_expipe_req_valid_net),
	.lsu_req_ready(lsu_expipe_req_ready_net),
	.lsu_req_addr({lsu_req_addr[31:1], cpu_d_req_addr_net[0]}),
	.lsu_req_addr_valid(lsu_expipe_req_addr_valid_net),
	.lsu_req_wr_data(cpu_d_req_wr_data_net[31:0]),
	.lsu_req_wr_data_valid(lsu_expipe_req_wr_data_valid_net),
	.lsu_req_op({lsu_expipe_req_op_net_3, lsu_expipe_req_op_net[2:1], lsu_expipe_req_op_net_0}),
	.lsu_resp_valid(lsu_expipe_resp_valid_net),
	.lsu_resp_ready(lsu_expipe_resp_ready_net),
	.lsu_resp_rd_data({lsu_expipe_resp_rd_data_i_i[31], lsu_expipe_resp_rd_data_net[30:21], lsu_expipe_resp_rd_data_i_i[20], lsu_expipe_resp_rd_data_net[19], lsu_expipe_resp_rd_data_i_i[18:16], lsu_expipe_resp_rd_data_net[15:13], N_209_i, lsu_expipe_resp_rd_data_net[11:10], N_208_i, N_207_i, lsu_expipe_resp_rd_data_net[7:0]}),
	.lsu_resp_ld_addr_misalign(lsu_expipe_resp_ld_addr_misalign_net),
	.lsu_resp_ld_access_fault(GND),
	.lsu_resp_str_amo_addr_misalign(lsu_expipe_resp_str_amo_addr_misalign_net),
	.lsu_resp_str_amo_access_fault(GND),
	.lsu_resp_access_mem_error(lsu_expipe_resp_access_mem_error_net),
	.lsu_resp_access_parity_error(GND),
	.lsu_resp_access_aborted(GND),
	.debug_reset(GND),
	.debug_core_reset(debug_sys_reset),
	.debug_active(cpu_debug_active_net),
	.debug_csr_gpr_req_wr_data(cpu_debug_op_wr_data_net[31:0]),
	.debug_csr_req_ready(cpu_debug_mode_net),
	.debug_csr_req_valid(cpu_debug_csr_op_valid_net),
	.debug_csr_req_wr_en(cpu_debug_csr_wr_en_net),
	.debug_csr_req_rd_en(cpu_debug_csr_rd_en_net),
	.debug_csr_req_addr(cpu_debug_csr_op_addr_net[11:0]),
	.debug_csr_resp_rd_data(cpu_debug_csr_op_rd_data_net[31:0]),
	.debug_csr_resp_valid(cpu_debug_csr_op_rd_data_valid_net),
	.debug_csr_resp_ready(GND),
	.debug_gpr_req_valid(cpu_debug_gpr_op_valid_net),
	.debug_gpr_req_ready(debug_gpr_req_ready),
	.debug_gpr_req_wr_en(cpu_debug_gpr_wr_en_net),
	.debug_gpr_req_rd_en(cpu_debug_gpr_rd_en_net),
	.debug_gpr_req_addr(cpu_debug_gpr_op_addr_net[5:0]),
	.debug_gpr_resp_rd_data(cpu_debug_gpr_op_rd_data_net[31:0]),
	.debug_gpr_resp_valid(cpu_debug_gpr_op_rd_data_valid_net),
	.debug_gpr_resp_ready(GND),
	.debug_halt_req(cpu_debug_halt_req_net),
	.debug_halt_ack(cpu_debug_halt_ack_net),
	.debug_resethalt_req(GND),
	.debug_resethalt_ack(debug_resethalt_ack),
	.debug_resume_req(cpu_debug_resume_req_net),
	.debug_resume_ack(cpu_debug_resume_ack_net),
	.debug_mode(debug_mode_0),
	.m_sw_irq(hart_soft_irq_net),
	.m_timer_irq(un5_m_timer_irq_cry_63_i),
	.m_external_irq(EXT_IRQ),
	.sys_ext_irq_src({GND, GND, GND, GND, GND, GND, GND, MSYS_EI_0, GND, GND}),
	.formal_trace_instr(formal_trace_instr[31:0]),
	.formal_trace_pc(formal_trace_pc[31:0]),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.formal_trace_instr_retire(formal_trace_instr_retire),
	.trace_valid(trace_valid),
	.trace_iaddr(trace_iaddr[31:0]),
	.trace_insn(trace_insn[31:0]),
	.trace_priv(trace_priv_net),
	.trace_exception(trace_exception),
	.trace_interrupt(trace_interrupt),
	.trace_cause(trace_cause_net[4:0]),
	.trace_tval(trace_tval[31:0]),
	.gpr_ram_init_done(gpr_ram_init_done),
	.i_flush(icache_flush),
	.ram_init_soft_debug_reset(ram_init_soft_debug_reset),
	.icache_ram_init_done(VCC),
	.gpr_ecc_error_injection({GND, GND}),
	.dff_arst(dff_arst)
);
// @36:792
  miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 u_fetch_unit_0 (
	.ifu_expipe_resp_ireg_net(ifu_expipe_resp_ireg_net[31:0]),
	.req_masked_0(req_masked[0]),
	.ifu_expipe_resp_next_vaddr_net(ifu_expipe_resp_next_vaddr_net[31:0]),
	.ifu_expipe_resp_ireg_vaddr_net(ifu_expipe_resp_ireg_vaddr_net[31:0]),
	.cpu_d_req_addr_net(cpu_d_req_addr_net[31:1]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[16:2]),
	.cpu_i_resp_rd_data_sel(cpu_i_resp_rd_data_sel[31:0]),
	.apb_i_req_addr_net(apb_i_req_addr_net[31:17]),
	.buff_entry_addr_req_2__RNI5FKB4L_S_0(buff_entry_addr_req_2__RNI5FKB4L_S_0),
	.buff_entry_addr_req_2__RNI29VDG3_S_0(buff_entry_addr_req_2__RNI29VDG3_S_0),
	.cpu_i_resp_rd_data_0_0(cpu_i_resp_rd_data_0_0),
	.i_trx_resp_0(i_trx_resp_0),
	.AHB_HRDATA_0(AHB_HRDATA_0),
	.N_49(N_49),
	.un2_cpu_i_req_ready(un2_cpu_i_req_ready),
	.ifu_expipe_req_branch_excpt_req_ready_net(ifu_expipe_req_branch_excpt_req_ready_net),
	.un1_N_5_mux(un1_N_5_mux),
	.cpu_i_req_is_apb(cpu_i_req_is_apb),
	.apb_i_req_ready_net_tz(apb_i_req_ready_net_tz),
	.ifu_expipe_resp_ready_net(ifu_expipe_resp_ready_net),
	.ifu_expipe_resp_access_misalign_error_net(ifu_expipe_resp_access_misalign_error_net),
	.ifu_expipe_req_fenci_proceed_net(ifu_expipe_req_fenci_proceed_net),
	.un3_fence_i_hold_1z(un3_fence_i_hold),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.ifu_expipe_req_flush(ifu_expipe_req_flush),
	.un5_fetch_ptr_sel_i(un5_fetch_ptr_sel_i),
	.ifu_expipe_resp_access_mem_error_net(ifu_expipe_resp_access_mem_error_net),
	.cpu_i_resp_error_sel(cpu_i_resp_error_sel),
	.cpu_i_resp_valid_sel(cpu_i_resp_valid_sel),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.ifu_expipe_req_branch_excpt_req_valid_net(ifu_expipe_req_branch_excpt_req_valid_net),
	.ifu_emi_req_valid_1_1z(ifu_emi_req_valid_1),
	.ifu_expipe_req_branch_excpt_req_fenci_net(ifu_expipe_req_branch_excpt_req_fenci_net),
	.ifu_expipe_resp_valid_net(ifu_expipe_resp_valid_net),
	.ifu_emi_req_accepted_1z(ifu_emi_req_accepted),
	.sticky_reset_reg_1z(sticky_reset_reg),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @36:841
  miv_rv32_lsu_32s_2s_1s_2s_2s u_lsu_0 (
	.lsu_expipe_resp_rd_data_net_15(lsu_expipe_resp_rd_data_net[15]),
	.lsu_expipe_resp_rd_data_net_11(lsu_expipe_resp_rd_data_net[11]),
	.lsu_expipe_resp_rd_data_net_10(lsu_expipe_resp_rd_data_net[10]),
	.lsu_expipe_resp_rd_data_net_14(lsu_expipe_resp_rd_data_net[14]),
	.lsu_expipe_resp_rd_data_net_13(lsu_expipe_resp_rd_data_net[13]),
	.lsu_expipe_resp_rd_data_net_4(lsu_expipe_resp_rd_data_net[4]),
	.lsu_expipe_resp_rd_data_net_1(lsu_expipe_resp_rd_data_net[1]),
	.lsu_expipe_resp_rd_data_net_3(lsu_expipe_resp_rd_data_net[3]),
	.lsu_expipe_resp_rd_data_net_0(lsu_expipe_resp_rd_data_net[0]),
	.lsu_expipe_resp_rd_data_net_2(lsu_expipe_resp_rd_data_net[2]),
	.lsu_expipe_resp_rd_data_net_5(lsu_expipe_resp_rd_data_net[5]),
	.lsu_expipe_resp_rd_data_net_7(lsu_expipe_resp_rd_data_net[7]),
	.lsu_expipe_resp_rd_data_net_22(lsu_expipe_resp_rd_data_net[22]),
	.lsu_expipe_resp_rd_data_net_24(lsu_expipe_resp_rd_data_net[24]),
	.lsu_expipe_resp_rd_data_net_25(lsu_expipe_resp_rd_data_net[25]),
	.lsu_expipe_resp_rd_data_net_26(lsu_expipe_resp_rd_data_net[26]),
	.lsu_expipe_resp_rd_data_net_27(lsu_expipe_resp_rd_data_net[27]),
	.lsu_expipe_resp_rd_data_net_30(lsu_expipe_resp_rd_data_net[30]),
	.lsu_expipe_resp_rd_data_net_23(lsu_expipe_resp_rd_data_net[23]),
	.lsu_expipe_resp_rd_data_net_21(lsu_expipe_resp_rd_data_net[21]),
	.lsu_expipe_resp_rd_data_net_28(lsu_expipe_resp_rd_data_net[28]),
	.lsu_expipe_resp_rd_data_net_29(lsu_expipe_resp_rd_data_net[29]),
	.lsu_expipe_resp_rd_data_net_19(lsu_expipe_resp_rd_data_net[19]),
	.lsu_expipe_resp_rd_data_net_6(lsu_expipe_resp_rd_data_net[6]),
	.req_masked(req_masked[1:0]),
	.lsu_expipe_resp_rd_data_i_i_15(lsu_expipe_resp_rd_data_i_i[31]),
	.lsu_expipe_resp_rd_data_i_i_0(lsu_expipe_resp_rd_data_i_i[16]),
	.lsu_expipe_resp_rd_data_i_i_1(lsu_expipe_resp_rd_data_i_i[17]),
	.lsu_expipe_resp_rd_data_i_i_2(lsu_expipe_resp_rd_data_i_i[18]),
	.lsu_expipe_resp_rd_data_i_i_4(lsu_expipe_resp_rd_data_i_i[20]),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.cpu_d_req_wr_byte_en_net_2_2(cpu_d_req_wr_byte_en_net_2_2),
	.cpu_d_req_wr_byte_en_net_2_0(cpu_d_req_wr_byte_en_net_2_0),
	.lsu_emi_req_rd_byte_en_2_m_0(lsu_emi_req_rd_byte_en_2_m_0),
	.lsu_emi_req_rd_byte_en_iv_0(lsu_emi_req_rd_byte_en_iv_0[3:1]),
	.lsu_emi_req_rd_byte_en_3_m_0(lsu_emi_req_rd_byte_en_3_m_0),
	.cpu_d_req_wr_byte_en_net_1_0(cpu_d_req_wr_byte_en_net_1_0),
	.cpu_d_req_wr_byte_en_net_0(cpu_d_req_wr_byte_en_net_0),
	.lsu_expipe_req_op_net({lsu_expipe_req_op_net_3, lsu_expipe_req_op_net[2:1], lsu_expipe_req_op_net_0}),
	.hipri_req_ptr_0(hipri_req_ptr_0),
	.lsu_emi_req_rd_byte_en_2_0(lsu_emi_req_rd_byte_en_2_0),
	.cpu_d_req_addr_net(cpu_d_req_addr_net[1:0]),
	.debug_sysbus_resp_rd_data_0_0(debug_sysbus_resp_rd_data_0_0),
	.AHB_HRDATA_0(AHB_HRDATA_15),
	.un2_cpu_d_resp_type_0(un2_cpu_d_resp_type_0),
	.lsu_expipe_req_ready_net(lsu_expipe_req_ready_net),
	.cpu_d_req_ready_sig_3(cpu_d_req_ready_sig_3),
	.lsu_expipe_resp_ready_net(lsu_expipe_resp_ready_net),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.N_207_i(N_207_i),
	.N_208_i(N_208_i),
	.N_209_i(N_209_i),
	.cpu_d_req_valid_net(cpu_d_req_valid_net),
	.lsu_expipe_req_valid_net(lsu_expipe_req_valid_net),
	.lsu_expipe_resp_access_mem_error_net(lsu_expipe_resp_access_mem_error_net),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.lsu_expipe_resp_str_amo_addr_misalign_net(lsu_expipe_resp_str_amo_addr_misalign_net),
	.lsu_load_os_net(lsu_load_os_net),
	.lsu_fence_os_net(lsu_fence_os_net),
	.lsu_expipe_resp_ld_addr_misalign_net(lsu_expipe_resp_ld_addr_misalign_net),
	.N_96(N_96),
	.N_101(N_101),
	.lsu_emi_req_valid49_1z(lsu_emi_req_valid49),
	.un5_lsu_emi_req_rd_byte_en_1z(un5_lsu_emi_req_rd_byte_en),
	.un1_lsu_emi_req_valid46_1_1z(un1_lsu_emi_req_valid46_1),
	.lsu_op_os_net(lsu_op_os_net),
	.lsu_expipe_resp_valid_net(lsu_expipe_resp_valid_net),
	.N_1007(N_1007),
	.lsu_emi_req_valid47_1z(lsu_emi_req_valid47),
	.N_155(N_155),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.ifu_expipe_req_flush(ifu_expipe_req_flush),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_hart_Z9 */

module miv_rv32_debug_dtm_jtag_1s (
  fifo_memory,
  dtm_req_data,
  dtm_resp_data_0,
  shiftDMI_7,
  shiftDMI_3,
  shiftDMI_1,
  shiftDMI_0,
  shiftDMI_20,
  shiftDMI_28,
  shiftDMI_39,
  shiftDMI_38,
  currTapState_0,
  JTAG_TMS,
  empty_rd,
  JTAG_TDO,
  shiftDR21,
  JTAG_TDI,
  JTAG_TCK_i,
  JTAG_TCK,
  delay_sel_arst34,
  dtm_resp_ready,
  fifo_reset_arst_i,
  fifo_reset
)
;
input [33:2] fifo_memory ;
output [40:0] dtm_req_data ;
input dtm_resp_data_0 ;
output shiftDMI_7 ;
output shiftDMI_3 ;
output shiftDMI_1 ;
output shiftDMI_0 ;
output shiftDMI_20 ;
output shiftDMI_28 ;
output shiftDMI_39 ;
output shiftDMI_38 ;
output currTapState_0 ;
input JTAG_TMS ;
input empty_rd ;
output JTAG_TDO ;
output shiftDR21 ;
input JTAG_TDI ;
input JTAG_TCK_i ;
input JTAG_TCK ;
input delay_sel_arst34 ;
output dtm_resp_ready ;
output fifo_reset_arst_i ;
output fifo_reset ;
wire dtm_resp_data_0 ;
wire shiftDMI_7 ;
wire shiftDMI_3 ;
wire shiftDMI_1 ;
wire shiftDMI_0 ;
wire shiftDMI_20 ;
wire shiftDMI_28 ;
wire shiftDMI_39 ;
wire shiftDMI_38 ;
wire currTapState_0 ;
wire JTAG_TMS ;
wire empty_rd ;
wire JTAG_TDO ;
wire shiftDR21 ;
wire JTAG_TDI ;
wire JTAG_TCK_i ;
wire JTAG_TCK ;
wire delay_sel_arst34 ;
wire dtm_resp_ready ;
wire fifo_reset_arst_i ;
wire fifo_reset ;
wire [15:1] currTapState;
wire [14:1] currTapState_ns;
wire [4:0] irReg;
wire [4:0] irReg_4;
wire [1:0] dtmcs_dmistat;
wire [1:1] dtmcs_dmistat_ns;
wire [39:0] shiftDMI_7_Z;
wire [40:2] shiftDMI;
wire [31:0] shiftDR;
wire [31:1] shiftDR_8;
wire [6:0] shiftDR_8_0_iv_i;
wire [4:0] shiftIR;
wire [4:1] shiftIR_4;
wire [0:0] shiftIR_4_iv_i;
wire [1:0] dtm_resp_data_m_0;
wire [1:1] dtmcs_dmistat_ns_0_a3_0_0;
wire [1:1] currTapState_ns_a2_1;
wire [1:1] currTapState_ns_a2_4;
wire [33:3] dtm_resp_data_m_1;
wire VCC ;
wire shiftDMI_0_sqmuxa_3_Z ;
wire GND ;
wire shiftIR_ne_0 ;
wire shiftIR_ne_0_3 ;
wire shiftDR_ne_0 ;
wire shiftDR_ne_0_3 ;
wire shiftDMI_ne_0 ;
wire shiftDMI_ne_0_3 ;
wire shiftBP_ne_0 ;
wire shiftBP_ne_0_3 ;
wire fifo_reset_3_Z ;
wire N_99_i ;
wire N_97_i ;
wire N_95_i ;
wire N_92_i ;
wire N_113_i ;
wire N_110_i ;
wire N_108_i ;
wire N_106_i ;
wire N_102_i ;
wire N_136_i ;
wire dtmcs_dmihardreset ;
wire dtmcs_dmihardreset_3 ;
wire dtmcs_dmihardreset_0 ;
wire dtmcs_dmireset ;
wire dtmcs_dmireset_3 ;
wire shiftBP ;
wire shiftBP_ldmx ;
wire shiftBP_1_sqmuxa_i_Z ;
wire gen_N_5_mux_i ;
wire un1_shiftDMI_0_sqmuxa_i ;
wire un1_shiftDMI_0_sqmuxa_2_i ;
wire shiftDR_8_31_rep1 ;
wire shiftIR_0_sqmuxa_i_Z ;
wire N_117 ;
wire shiftDMI_1_sqmuxa ;
wire shiftDMI_2_sqmuxa_Z ;
wire tdo_u_1_Z ;
wire N_356 ;
wire un1_shiftDR20 ;
wire N_933_1 ;
wire dtmcs_dmistat12 ;
wire dtmcs_dmistat14 ;
wire dtmcs_dmistat15 ;
wire N_141 ;
wire N_116 ;
wire dtmcs_dmistat13 ;
wire shiftDMI_1_sqmuxa_1_Z ;
wire gen_m1_e_12_0_0 ;
wire N_935 ;
wire N_140 ;
wire shiftDR_1_sqmuxa ;
wire shiftDR_2_sqmuxa ;
wire gen_m2_i_a3_3_1 ;
wire gen_m2_i_a3_8_1 ;
wire gen_m2_i_a3_11_1 ;
wire gen_m2_i_a3_6_1 ;
wire gen_m2_i_a3_1_1 ;
wire gen_m2_i_a3_7_1 ;
wire gen_m2_i_a3_0_1 ;
wire gen_m2_i_a3_5_1 ;
wire gen_m2_i_a3_10_1 ;
wire dtm_m1_0_a2_3_1 ;
wire gen_m2_i_a3_9_1 ;
wire dtm_m1_0_a2_1_1 ;
wire gen_m2_i_a3_2_1 ;
wire gen_m2_i_a3_4_1 ;
wire dtm_m1_0_a2_2_1 ;
wire dtm_m1_0_a2_0_1 ;
wire gen_m2_i_a3_1 ;
wire dtm_m1_0_a2_1 ;
wire N_924 ;
wire N_146 ;
wire N_145 ;
wire N_144 ;
wire N_143 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_1 ;
wire N_2 ;
  CFG1 \gen_shift_register_active_high.gen_shift_register_active_low.fifo_reset_RNIQPTI4  (
	.A(fifo_reset),
	.Y(fifo_reset_arst_i)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.fifo_reset_RNIQPTI4 .INIT=2'h1;
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.dtm_resp_ready  (
	.Q(dtm_resp_ready),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_0_sqmuxa_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16308
  SLE \genblk3.shift_active_high.shift_active_low.shiftIR_ne_0  (
	.Q(shiftIR_ne_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(shiftIR_ne_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16308
  SLE \genblk3.shift_active_high.shift_active_low.shiftDR_ne_0  (
	.Q(shiftDR_ne_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(shiftDR_ne_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16308
  SLE \genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0  (
	.Q(shiftDMI_ne_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_ne_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16308
  SLE \genblk3.shift_active_high.shift_active_low.shiftBP_ne_0  (
	.Q(shiftBP_ne_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(shiftBP_ne_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.fifo_reset  (
	.Q(fifo_reset),
	.ADn(GND),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(fifo_reset_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[7]  (
	.Q(currTapState[7]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[6]  (
	.Q(currTapState[6]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_99_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[5]  (
	.Q(currTapState[5]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_97_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[4]  (
	.Q(currTapState[4]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_95_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[3]  (
	.Q(currTapState[3]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[2]  (
	.Q(currTapState[2]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_92_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]  (
	.Q(currTapState[1]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[15]  (
	.Q(currTapState[15]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_113_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[14]  (
	.Q(currTapState[14]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[13]  (
	.Q(currTapState[13]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_110_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[12]  (
	.Q(currTapState[12]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_108_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[11]  (
	.Q(currTapState[11]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_106_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[10]  (
	.Q(currTapState[10]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[9]  (
	.Q(currTapState[9]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[8]  (
	.Q(currTapState_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_102_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16366
  SLE \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[3]  (
	.Q(irReg[3]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(irReg_4[3]),
	.EN(N_136_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16366
  SLE \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[2]  (
	.Q(irReg[2]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(irReg_4[2]),
	.EN(N_136_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16366
  SLE \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[1]  (
	.Q(irReg[1]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(irReg_4[1]),
	.EN(N_136_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16366
  SLE \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]  (
	.Q(irReg[0]),
	.ADn(GND),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(irReg_4[0]),
	.EN(N_136_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16242
  SLE \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset  (
	.Q(dtmcs_dmihardreset),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(dtmcs_dmihardreset_3),
	.EN(dtmcs_dmihardreset_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16242
  SLE \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset  (
	.Q(dtmcs_dmireset),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(dtmcs_dmireset_3),
	.EN(dtmcs_dmihardreset_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftBP  (
	.Q(shiftBP),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftBP_ldmx),
	.EN(shiftBP_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat[1]  (
	.Q(dtmcs_dmistat[1]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(dtmcs_dmistat_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat[0]  (
	.Q(dtmcs_dmistat[0]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(gen_N_5_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16366
  SLE \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[4]  (
	.Q(irReg[4]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(irReg_4[4]),
	.EN(N_136_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[7]  (
	.Q(shiftDMI_7),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[7]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[6]  (
	.Q(shiftDMI[6]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[6]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[5]  (
	.Q(shiftDMI[5]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[5]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[4]  (
	.Q(shiftDMI[4]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[4]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[3]  (
	.Q(shiftDMI_3),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[3]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[2]  (
	.Q(shiftDMI[2]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[2]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[1]  (
	.Q(shiftDMI_1),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[1]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[0]  (
	.Q(shiftDMI_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[0]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[22]  (
	.Q(shiftDMI[22]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[22]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[21]  (
	.Q(shiftDMI[21]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[21]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[20]  (
	.Q(shiftDMI_20),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[20]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[19]  (
	.Q(shiftDMI[19]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[19]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[18]  (
	.Q(shiftDMI[18]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[18]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[17]  (
	.Q(shiftDMI[17]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[17]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[16]  (
	.Q(shiftDMI[16]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[16]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[15]  (
	.Q(shiftDMI[15]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[15]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[14]  (
	.Q(shiftDMI[14]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[14]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[13]  (
	.Q(shiftDMI[13]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[13]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[12]  (
	.Q(shiftDMI[12]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[12]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[11]  (
	.Q(shiftDMI[11]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[11]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[10]  (
	.Q(shiftDMI[10]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[10]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[9]  (
	.Q(shiftDMI[9]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[9]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[8]  (
	.Q(shiftDMI[8]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[8]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[37]  (
	.Q(shiftDMI[37]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[37]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[36]  (
	.Q(shiftDMI[36]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[36]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[35]  (
	.Q(shiftDMI[35]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[35]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[34]  (
	.Q(shiftDMI[34]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[34]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[33]  (
	.Q(shiftDMI[33]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[33]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[32]  (
	.Q(shiftDMI[32]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[32]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[31]  (
	.Q(shiftDMI[31]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[31]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[30]  (
	.Q(shiftDMI[30]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[30]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[29]  (
	.Q(shiftDMI[29]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[29]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[28]  (
	.Q(shiftDMI_28),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[28]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[27]  (
	.Q(shiftDMI[27]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[27]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[26]  (
	.Q(shiftDMI[26]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[26]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[25]  (
	.Q(shiftDMI[25]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[25]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[24]  (
	.Q(shiftDMI[24]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[24]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[23]  (
	.Q(shiftDMI[23]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[23]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[11]  (
	.Q(shiftDR[11]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[11]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[10]  (
	.Q(shiftDR[10]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[10]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[9]  (
	.Q(shiftDR[9]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[9]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[8]  (
	.Q(shiftDR[8]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[8]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[7]  (
	.Q(shiftDR[7]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[7]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[6]  (
	.Q(shiftDR[6]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8_0_iv_i[6]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[5]  (
	.Q(shiftDR[5]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[5]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[4]  (
	.Q(shiftDR[4]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8_0_iv_i[4]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[3]  (
	.Q(shiftDR[3]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[3]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[2]  (
	.Q(shiftDR[2]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[2]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[1]  (
	.Q(shiftDR[1]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[1]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[0]  (
	.Q(shiftDR[0]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8_0_iv_i[0]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]  (
	.Q(shiftDMI[40]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8_31_rep1),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[39]  (
	.Q(shiftDMI_39),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[39]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[38]  (
	.Q(shiftDMI_38),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7_Z[38]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[26]  (
	.Q(shiftDR[26]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[26]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[25]  (
	.Q(shiftDR[25]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[25]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[24]  (
	.Q(shiftDR[24]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[24]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[23]  (
	.Q(shiftDR[23]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[23]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[22]  (
	.Q(shiftDR[22]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[22]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[21]  (
	.Q(shiftDR[21]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[21]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[20]  (
	.Q(shiftDR[20]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[20]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[19]  (
	.Q(shiftDR[19]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[19]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[18]  (
	.Q(shiftDR[18]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[18]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[17]  (
	.Q(shiftDR[17]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[17]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[16]  (
	.Q(shiftDR[16]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[16]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[15]  (
	.Q(shiftDR[15]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[15]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[14]  (
	.Q(shiftDR[14]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[14]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[13]  (
	.Q(shiftDR[13]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[13]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[12]  (
	.Q(shiftDR[12]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[12]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[4]  (
	.Q(shiftIR[4]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftIR_4[4]),
	.EN(shiftIR_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[3]  (
	.Q(shiftIR[3]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftIR_4[3]),
	.EN(shiftIR_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[2]  (
	.Q(shiftIR[2]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftIR_4[2]),
	.EN(shiftIR_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[1]  (
	.Q(shiftIR[1]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftIR_4[1]),
	.EN(shiftIR_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[0]  (
	.Q(shiftIR[0]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftIR_4_iv_i[0]),
	.EN(shiftIR_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[31]  (
	.Q(shiftDR[31]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[31]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[30]  (
	.Q(shiftDR[30]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[30]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[29]  (
	.Q(shiftDR[29]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[29]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[28]  (
	.Q(shiftDR[28]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[28]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[27]  (
	.Q(shiftDR[27]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[27]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[6]  (
	.A(currTapState[5]),
	.B(currTapState[6]),
	.C(N_117),
	.Y(N_99_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[6] .INIT=8'h0E;
// @38:16366
  CFG3 shiftDMI_1_sqmuxa_0_a2 (
	.A(dtmcs_dmireset),
	.B(dtmcs_dmihardreset),
	.C(currTapState[3]),
	.Y(shiftDMI_1_sqmuxa)
);
defparam shiftDMI_1_sqmuxa_0_a2.INIT=8'h10;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[40]  (
	.A(JTAG_TDI),
	.B(shiftDMI_2_sqmuxa_Z),
	.Y(shiftDR_8_31_rep1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[40] .INIT=4'h8;
// @38:16266
  CFG4 tdo_u (
	.A(currTapState[4]),
	.B(shiftDMI_ne_0),
	.C(shiftDR21),
	.D(tdo_u_1_Z),
	.Y(JTAG_TDO)
);
defparam tdo_u.INIT=16'h80DF;
// @38:16266
  CFG4 tdo_u_1 (
	.A(currTapState[4]),
	.B(shiftDR_ne_0),
	.C(N_356),
	.D(un1_shiftDR20),
	.Y(tdo_u_1_Z)
);
defparam tdo_u_1.INIT=16'h270F;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[0]  (
	.A(dtm_resp_data_0),
	.B(empty_rd),
	.Y(dtm_resp_data_m_0[0])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[0] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[1]  (
	.A(dtm_resp_data_0),
	.B(empty_rd),
	.Y(dtm_resp_data_m_0[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[1] .INIT=4'h8;
// @38:16366
  CFG2 shiftDR_2_sqmuxa_0_a2_1 (
	.A(irReg[0]),
	.B(irReg[4]),
	.Y(N_933_1)
);
defparam shiftDR_2_sqmuxa_0_a2_1.INIT=4'h4;
// @38:16137
  CFG2 fifo_reset_3 (
	.A(dtmcs_dmihardreset),
	.B(dtmcs_dmireset),
	.Y(fifo_reset_3_Z)
);
defparam fifo_reset_3.INIT=4'hE;
// @38:15987
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat12  (
	.A(dtmcs_dmireset),
	.B(currTapState[10]),
	.Y(dtmcs_dmistat12)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat12 .INIT=4'h4;
// @38:15987
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat14  (
	.A(dtmcs_dmireset),
	.B(currTapState[11]),
	.Y(dtmcs_dmistat14)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat14 .INIT=4'h4;
// @38:15987
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat15  (
	.A(dtmcs_dmireset),
	.B(currTapState[4]),
	.Y(dtmcs_dmistat15)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat15 .INIT=4'h4;
// @38:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2[6]  (
	.A(currTapState[5]),
	.B(currTapState[6]),
	.Y(N_141)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2[6] .INIT=4'h1;
// @38:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[2]  (
	.A(dtmcs_dmihardreset),
	.B(JTAG_TMS),
	.Y(N_116)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[2] .INIT=4'hB;
// @38:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[4]  (
	.A(dtmcs_dmihardreset),
	.B(JTAG_TMS),
	.Y(N_117)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[4] .INIT=4'hE;
// @38:15987
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13  (
	.A(dtmcs_dmireset),
	.B(currTapState[3]),
	.Y(dtmcs_dmistat13)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13 .INIT=4'h4;
// @38:16366
  CFG2 shiftDMI_2_sqmuxa (
	.A(dtmcs_dmistat15),
	.B(dtmcs_dmihardreset),
	.Y(shiftDMI_2_sqmuxa_Z)
);
defparam shiftDMI_2_sqmuxa.INIT=4'h2;
// @38:16368
  CFG2 \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[0]  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[0]),
	.Y(irReg_4[0])
);
defparam \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[0] .INIT=4'hE;
// @38:16368
  CFG2 \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[4]  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[4]),
	.Y(irReg_4[4])
);
defparam \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[4] .INIT=4'h4;
// @38:16368
  CFG2 \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[3]  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[3]),
	.Y(irReg_4[3])
);
defparam \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[3] .INIT=4'h4;
// @38:16368
  CFG2 \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[2]  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[2]),
	.Y(irReg_4[2])
);
defparam \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[2] .INIT=4'h4;
// @38:16368
  CFG2 \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[1]  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[1]),
	.Y(irReg_4[1])
);
defparam \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[1] .INIT=4'h4;
// @38:16310
  CFG2 \genblk3.shift_active_high.shift_active_low.shiftIR_ne_0_3  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[0]),
	.Y(shiftIR_ne_0_3)
);
defparam \genblk3.shift_active_high.shift_active_low.shiftIR_ne_0_3 .INIT=4'h4;
// @38:16366
  CFG2 shiftDMI_0_sqmuxa_3 (
	.A(shiftDMI_1_sqmuxa_1_Z),
	.B(empty_rd),
	.Y(shiftDMI_0_sqmuxa_3_Z)
);
defparam shiftDMI_0_sqmuxa_3.INIT=4'h8;
// @38:16244
  CFG2 \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_3  (
	.A(dtmcs_dmihardreset),
	.B(shiftDR[17]),
	.Y(dtmcs_dmihardreset_3)
);
defparam \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_3 .INIT=4'h4;
// @38:16244
  CFG2 \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset_3  (
	.A(fifo_reset_3_Z),
	.B(shiftDR[16]),
	.Y(dtmcs_dmireset_3)
);
defparam \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset_3 .INIT=4'h4;
// @38:16310
  CFG2 \genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0_3  (
	.A(dtmcs_dmihardreset),
	.B(shiftDMI_0),
	.Y(shiftDMI_ne_0_3)
);
defparam \genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0_3 .INIT=4'h4;
// @38:16310
  CFG2 \genblk3.shift_active_high.shift_active_low.shiftBP_ne_0_3  (
	.A(dtmcs_dmihardreset),
	.B(shiftBP),
	.Y(shiftBP_ne_0_3)
);
defparam \genblk3.shift_active_high.shift_active_low.shiftBP_ne_0_3 .INIT=4'h4;
// @38:16310
  CFG2 \genblk3.shift_active_high.shift_active_low.shiftDR_ne_0_3  (
	.A(dtmcs_dmihardreset),
	.B(shiftDR[0]),
	.Y(shiftDR_ne_0_3)
);
defparam \genblk3.shift_active_high.shift_active_low.shiftDR_ne_0_3 .INIT=4'h4;
// @38:16266
  CFG3 tdo_1 (
	.A(shiftBP_ne_0),
	.B(currTapState[11]),
	.C(shiftIR_ne_0),
	.Y(N_356)
);
defparam tdo_1.INIT=8'hE2;
// @38:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_RNO_0[0]  (
	.A(dtmcs_dmistat[1]),
	.B(dtmcs_dmistat[0]),
	.C(dtm_resp_data_0),
	.Y(gen_m1_e_12_0_0)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_RNO_0[0] .INIT=8'h10;
// @38:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0_a3_0_0[1]  (
	.A(dtmcs_dmistat[1]),
	.B(dtmcs_dmistat[0]),
	.C(dtm_resp_data_0),
	.Y(dtmcs_dmistat_ns_0_a3_0_0[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0_a3_0_0[1] .INIT=8'h10;
// @38:16013
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2_1[1]  (
	.A(currTapState[13]),
	.B(currTapState[9]),
	.C(currTapState[2]),
	.D(currTapState[12]),
	.Y(currTapState_ns_a2_1[1])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2_1[1] .INIT=16'h0001;
// @38:16168
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2_0  (
	.A(irReg[3]),
	.B(irReg[2]),
	.C(irReg[1]),
	.Y(N_935)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2_0 .INIT=8'h01;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[21]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[22]),
	.Y(shiftDR_8[21])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[21] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[19]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[20]),
	.Y(shiftDR_8[19])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[19] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[18]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[19]),
	.Y(shiftDR_8[18])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[18] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[17]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[18]),
	.Y(shiftDR_8[17])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[17] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[14]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[15]),
	.Y(shiftDR_8[14])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[14] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[13]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[14]),
	.Y(shiftDR_8[13])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[13] .INIT=4'h8;
// @38:16216
  CFG3 \dtm_req_data_cZ[1]  (
	.A(shiftDR21),
	.B(shiftDMI_1),
	.C(currTapState_0),
	.Y(dtm_req_data[1])
);
defparam \dtm_req_data_cZ[1] .INIT=8'h80;
// @38:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[3]  (
	.A(N_117),
	.B(currTapState[2]),
	.Y(currTapState_ns[3])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[3] .INIT=4'h4;
// @38:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[7]  (
	.A(N_116),
	.B(currTapState[6]),
	.Y(currTapState_ns[7])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[7] .INIT=4'h4;
// @38:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[9]  (
	.A(N_116),
	.B(currTapState[2]),
	.Y(currTapState_ns[9])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[9] .INIT=4'h4;
// @38:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[10]  (
	.A(N_117),
	.B(currTapState[9]),
	.Y(currTapState_ns[10])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[10] .INIT=4'h4;
// @38:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[14]  (
	.A(N_116),
	.B(currTapState[13]),
	.Y(currTapState_ns[14])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[14] .INIT=4'h4;
// @38:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2[11]  (
	.A(currTapState[11]),
	.B(currTapState[14]),
	.C(currTapState[10]),
	.Y(N_140)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2[11] .INIT=8'h01;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[7]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[8]),
	.Y(shiftDR_8[7])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[7] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[8]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[9]),
	.Y(shiftDR_8[8])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[8] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[9]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[10]),
	.Y(shiftDR_8[9])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[9] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[24]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[25]),
	.Y(shiftDR_8[24])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[24] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[28]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[29]),
	.Y(shiftDR_8[28])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[28] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[29]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[30]),
	.Y(shiftDR_8[29])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[29] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[23]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[24]),
	.Y(shiftDR_8[23])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[23] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[35]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI[36]),
	.Y(shiftDMI_7_Z[35])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[35] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[31]  (
	.A(JTAG_TDI),
	.B(shiftDMI_2_sqmuxa_Z),
	.Y(shiftDR_8[31])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[31] .INIT=4'h8;
// @38:16366
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[1]  (
	.A(dtmcs_dmistat14),
	.B(shiftIR[2]),
	.C(dtmcs_dmihardreset),
	.Y(shiftIR_4[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[1] .INIT=8'h08;
// @38:16366
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[2]  (
	.A(dtmcs_dmistat14),
	.B(shiftIR[3]),
	.C(dtmcs_dmihardreset),
	.Y(shiftIR_4[2])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[2] .INIT=8'h08;
// @38:16366
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[3]  (
	.A(dtmcs_dmistat14),
	.B(shiftIR[4]),
	.C(dtmcs_dmihardreset),
	.Y(shiftIR_4[3])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[3] .INIT=8'h08;
// @38:16366
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[4]  (
	.A(dtmcs_dmistat14),
	.B(JTAG_TDI),
	.C(dtmcs_dmihardreset),
	.Y(shiftIR_4[4])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[4] .INIT=8'h08;
// @38:16216
  CFG3 \dtm_req_data_cZ[8]  (
	.A(shiftDR21),
	.B(shiftDMI[8]),
	.C(currTapState_0),
	.Y(dtm_req_data[8])
);
defparam \dtm_req_data_cZ[8] .INIT=8'h80;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[38]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI_39),
	.Y(shiftDMI_7_Z[38])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[38] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[37]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI_38),
	.Y(shiftDMI_7_Z[37])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[37] .INIT=4'h8;
// @38:16216
  CFG3 \dtm_req_data_cZ[2]  (
	.A(shiftDR21),
	.B(shiftDMI[2]),
	.C(currTapState_0),
	.Y(dtm_req_data[2])
);
defparam \dtm_req_data_cZ[2] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[9]  (
	.A(shiftDR21),
	.B(shiftDMI[9]),
	.C(currTapState_0),
	.Y(dtm_req_data[9])
);
defparam \dtm_req_data_cZ[9] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[21]  (
	.A(shiftDR21),
	.B(shiftDMI[21]),
	.C(currTapState_0),
	.Y(dtm_req_data[21])
);
defparam \dtm_req_data_cZ[21] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[22]  (
	.A(shiftDR21),
	.B(shiftDMI[22]),
	.C(currTapState_0),
	.Y(dtm_req_data[22])
);
defparam \dtm_req_data_cZ[22] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[23]  (
	.A(shiftDR21),
	.B(shiftDMI[23]),
	.C(currTapState_0),
	.Y(dtm_req_data[23])
);
defparam \dtm_req_data_cZ[23] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[24]  (
	.A(shiftDR21),
	.B(shiftDMI[24]),
	.C(currTapState_0),
	.Y(dtm_req_data[24])
);
defparam \dtm_req_data_cZ[24] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[25]  (
	.A(shiftDR21),
	.B(shiftDMI[25]),
	.C(currTapState_0),
	.Y(dtm_req_data[25])
);
defparam \dtm_req_data_cZ[25] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[26]  (
	.A(shiftDR21),
	.B(shiftDMI[26]),
	.C(currTapState_0),
	.Y(dtm_req_data[26])
);
defparam \dtm_req_data_cZ[26] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[27]  (
	.A(shiftDR21),
	.B(shiftDMI[27]),
	.C(currTapState_0),
	.Y(dtm_req_data[27])
);
defparam \dtm_req_data_cZ[27] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[29]  (
	.A(shiftDR21),
	.B(shiftDMI[29]),
	.C(currTapState_0),
	.Y(dtm_req_data[29])
);
defparam \dtm_req_data_cZ[29] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[30]  (
	.A(shiftDR21),
	.B(shiftDMI[30]),
	.C(currTapState_0),
	.Y(dtm_req_data[30])
);
defparam \dtm_req_data_cZ[30] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[31]  (
	.A(shiftDR21),
	.B(shiftDMI[31]),
	.C(currTapState_0),
	.Y(dtm_req_data[31])
);
defparam \dtm_req_data_cZ[31] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[32]  (
	.A(shiftDR21),
	.B(shiftDMI[32]),
	.C(currTapState_0),
	.Y(dtm_req_data[32])
);
defparam \dtm_req_data_cZ[32] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[33]  (
	.A(shiftDR21),
	.B(shiftDMI[33]),
	.C(currTapState_0),
	.Y(dtm_req_data[33])
);
defparam \dtm_req_data_cZ[33] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[34]  (
	.A(shiftDR21),
	.B(shiftDMI[34]),
	.C(currTapState_0),
	.Y(dtm_req_data[34])
);
defparam \dtm_req_data_cZ[34] .INIT=8'h80;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[15]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[16]),
	.Y(shiftDR_8[15])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[15] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[16]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[17]),
	.Y(shiftDR_8[16])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[16] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[34]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI[35]),
	.Y(shiftDMI_7_Z[34])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[34] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[36]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI[37]),
	.Y(shiftDMI_7_Z[36])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[36] .INIT=4'h8;
// @38:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[39]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI[40]),
	.Y(shiftDMI_7_Z[39])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[39] .INIT=4'h8;
// @38:16216
  CFG3 \dtm_req_data_cZ[40]  (
	.A(shiftDR21),
	.B(shiftDMI[40]),
	.C(currTapState_0),
	.Y(dtm_req_data[40])
);
defparam \dtm_req_data_cZ[40] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[37]  (
	.A(shiftDR21),
	.B(shiftDMI[37]),
	.C(currTapState_0),
	.Y(dtm_req_data[37])
);
defparam \dtm_req_data_cZ[37] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[36]  (
	.A(shiftDR21),
	.B(shiftDMI[36]),
	.C(currTapState_0),
	.Y(dtm_req_data[36])
);
defparam \dtm_req_data_cZ[36] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[35]  (
	.A(shiftDR21),
	.B(shiftDMI[35]),
	.C(currTapState_0),
	.Y(dtm_req_data[35])
);
defparam \dtm_req_data_cZ[35] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[19]  (
	.A(shiftDR21),
	.B(shiftDMI[19]),
	.C(currTapState_0),
	.Y(dtm_req_data[19])
);
defparam \dtm_req_data_cZ[19] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[18]  (
	.A(shiftDR21),
	.B(shiftDMI[18]),
	.C(currTapState_0),
	.Y(dtm_req_data[18])
);
defparam \dtm_req_data_cZ[18] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[17]  (
	.A(shiftDR21),
	.B(shiftDMI[17]),
	.C(currTapState_0),
	.Y(dtm_req_data[17])
);
defparam \dtm_req_data_cZ[17] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[16]  (
	.A(shiftDR21),
	.B(shiftDMI[16]),
	.C(currTapState_0),
	.Y(dtm_req_data[16])
);
defparam \dtm_req_data_cZ[16] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[15]  (
	.A(shiftDR21),
	.B(shiftDMI[15]),
	.C(currTapState_0),
	.Y(dtm_req_data[15])
);
defparam \dtm_req_data_cZ[15] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[14]  (
	.A(shiftDR21),
	.B(shiftDMI[14]),
	.C(currTapState_0),
	.Y(dtm_req_data[14])
);
defparam \dtm_req_data_cZ[14] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[13]  (
	.A(shiftDR21),
	.B(shiftDMI[13]),
	.C(currTapState_0),
	.Y(dtm_req_data[13])
);
defparam \dtm_req_data_cZ[13] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[12]  (
	.A(shiftDR21),
	.B(shiftDMI[12]),
	.C(currTapState_0),
	.Y(dtm_req_data[12])
);
defparam \dtm_req_data_cZ[12] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[11]  (
	.A(shiftDR21),
	.B(shiftDMI[11]),
	.C(currTapState_0),
	.Y(dtm_req_data[11])
);
defparam \dtm_req_data_cZ[11] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[10]  (
	.A(shiftDR21),
	.B(shiftDMI[10]),
	.C(currTapState_0),
	.Y(dtm_req_data[10])
);
defparam \dtm_req_data_cZ[10] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[6]  (
	.A(shiftDR21),
	.B(shiftDMI[6]),
	.C(currTapState_0),
	.Y(dtm_req_data[6])
);
defparam \dtm_req_data_cZ[6] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[5]  (
	.A(shiftDR21),
	.B(shiftDMI[5]),
	.C(currTapState_0),
	.Y(dtm_req_data[5])
);
defparam \dtm_req_data_cZ[5] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[4]  (
	.A(shiftDR21),
	.B(shiftDMI[4]),
	.C(currTapState_0),
	.Y(dtm_req_data[4])
);
defparam \dtm_req_data_cZ[4] .INIT=8'h80;
// @38:16216
  CFG3 \dtm_req_data_cZ[0]  (
	.A(shiftDR21),
	.B(shiftDMI_0),
	.C(currTapState_0),
	.Y(dtm_req_data[0])
);
defparam \dtm_req_data_cZ[0] .INIT=8'h80;
// @38:16366
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNI60PP4[15]  (
	.A(dtmcs_dmihardreset),
	.B(currTapState[15]),
	.Y(N_136_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNI60PP4[15] .INIT=4'hE;
// @38:16135
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftBP_ldmx  (
	.A(shiftBP),
	.B(dtmcs_dmihardreset),
	.C(dtmcs_dmistat15),
	.D(JTAG_TDI),
	.Y(shiftBP_ldmx)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftBP_ldmx .INIT=16'h3202;
// @38:16013
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2_4[1]  (
	.A(currTapState[7]),
	.B(currTapState[3]),
	.C(currTapState[4]),
	.D(N_140),
	.Y(currTapState_ns_a2_4[1])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2_4[1] .INIT=16'h0100;
// @38:16168
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2  (
	.A(irReg[4]),
	.B(irReg[0]),
	.C(N_935),
	.Y(shiftDR21)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2 .INIT=8'h80;
// @38:16165
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.un1_shiftDR20_0_a2  (
	.A(irReg[4]),
	.B(irReg[0]),
	.C(N_935),
	.Y(un1_shiftDR20)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.un1_shiftDR20_0_a2 .INIT=8'h60;
// @38:16366
  CFG2 shiftDMI_1_sqmuxa_1 (
	.A(shiftDR21),
	.B(shiftDMI_1_sqmuxa),
	.Y(shiftDMI_1_sqmuxa_1_Z)
);
defparam shiftDMI_1_sqmuxa_1.INIT=4'h8;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[27]  (
	.A(shiftDR[28]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[27])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[27] .INIT=8'hF8;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[20]  (
	.A(shiftDR[21]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[20])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[20] .INIT=8'hF8;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[12]  (
	.A(shiftDR[13]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[12])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[12] .INIT=8'hF8;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[3]  (
	.A(shiftDR[4]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[3])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[3] .INIT=8'hF8;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[1]  (
	.A(shiftDR[2]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[1] .INIT=8'hF8;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[2]  (
	.A(shiftDR[3]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[2])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[2] .INIT=8'hF8;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[22]  (
	.A(shiftDR[23]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[22])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[22] .INIT=8'hF8;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[25]  (
	.A(shiftDR[26]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[25])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[25] .INIT=8'hF8;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[26]  (
	.A(shiftDR[27]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[26])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[26] .INIT=8'hF8;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[30]  (
	.A(shiftDR[31]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[30])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[30] .INIT=8'hF8;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[11]  (
	.A(dtmcs_dmistat[1]),
	.B(shiftDR[12]),
	.C(shiftDR_2_sqmuxa),
	.D(shiftDMI_2_sqmuxa_Z),
	.Y(shiftDR_8[11])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[11] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[10]  (
	.A(dtmcs_dmistat[0]),
	.B(shiftDR[11]),
	.C(shiftDR_2_sqmuxa),
	.D(shiftDMI_2_sqmuxa_Z),
	.Y(shiftDR_8[10])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[10] .INIT=16'hECA0;
// @38:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[5]  (
	.A(shiftDR[6]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_2_sqmuxa),
	.Y(shiftDR_8[5])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[5] .INIT=8'hF8;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[0]  (
	.A(shiftDMI_1),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(dtm_resp_data_m_0[0]),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[0])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[0] .INIT=16'hF888;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[1]  (
	.A(shiftDMI[2]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(dtm_resp_data_m_0[1]),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[1] .INIT=16'hF888;
// @38:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[5]  (
	.A(currTapState[4]),
	.B(N_116),
	.C(currTapState[3]),
	.Y(N_97_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[5] .INIT=8'h32;
// @38:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[15]  (
	.A(currTapState[14]),
	.B(currTapState[12]),
	.C(N_116),
	.Y(N_113_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[15] .INIT=8'h0E;
// @38:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[13]  (
	.A(currTapState[13]),
	.B(currTapState[12]),
	.C(N_117),
	.Y(N_110_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[13] .INIT=8'h0E;
// @38:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[12]  (
	.A(currTapState[11]),
	.B(N_116),
	.C(currTapState[10]),
	.Y(N_108_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[12] .INIT=8'h32;
// @38:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[8]  (
	.A(currTapState[7]),
	.B(currTapState[5]),
	.C(N_116),
	.Y(N_102_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[8] .INIT=8'h0E;
// @38:16135
  CFG3 shiftBP_1_sqmuxa_i (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(un1_shiftDR20),
	.C(shiftDR21),
	.Y(shiftBP_1_sqmuxa_i_Z)
);
defparam shiftBP_1_sqmuxa_i.INIT=8'h57;
// @38:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[4]  (
	.A(dtmcs_dmistat15),
	.B(shiftDR[5]),
	.C(dtmcs_dmihardreset),
	.Y(shiftDR_8_0_iv_i[4])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[4] .INIT=8'h0D;
// @38:16135
  CFG3 shiftIR_0_sqmuxa_i (
	.A(dtmcs_dmihardreset),
	.B(dtmcs_dmistat14),
	.C(dtmcs_dmistat12),
	.Y(shiftIR_0_sqmuxa_i_Z)
);
defparam shiftIR_0_sqmuxa_i.INIT=8'hFE;
// @38:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_4_iv_i[0]  (
	.A(dtmcs_dmistat14),
	.B(shiftIR[1]),
	.C(dtmcs_dmihardreset),
	.Y(shiftIR_4_iv_i[0])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_4_iv_i[0] .INIT=8'h0D;
// @38:16366
  CFG4 shiftDR_1_sqmuxa_0_a2 (
	.A(shiftDMI_1_sqmuxa),
	.B(irReg[4]),
	.C(irReg[0]),
	.D(N_935),
	.Y(shiftDR_1_sqmuxa)
);
defparam shiftDR_1_sqmuxa_0_a2.INIT=16'h2000;
// @38:16015
  CFG4 \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.un1_dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_0  (
	.A(dtmcs_dmihardreset),
	.B(currTapState_0),
	.C(N_933_1),
	.D(N_935),
	.Y(dtmcs_dmihardreset_0)
);
defparam \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.un1_dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_0 .INIT=16'hEAAA;
// @38:16366
  CFG3 shiftDR_2_sqmuxa_0_a2 (
	.A(N_935),
	.B(shiftDMI_1_sqmuxa),
	.C(N_933_1),
	.Y(shiftDR_2_sqmuxa)
);
defparam shiftDR_2_sqmuxa_0_a2.INIT=8'h80;
// @38:16135
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0[1]  (
	.A(fifo_reset_3_Z),
	.B(dtmcs_dmistat[1]),
	.C(shiftDMI_1_sqmuxa_1_Z),
	.D(dtmcs_dmistat_ns_0_a3_0_0[1]),
	.Y(dtmcs_dmistat_ns[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0[1] .INIT=16'hF444;
// @38:16013
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[4]  (
	.A(currTapState[7]),
	.B(currTapState[3]),
	.C(currTapState[4]),
	.D(N_117),
	.Y(N_95_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[4] .INIT=16'h00FE;
// @38:16013
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[2]  (
	.A(currTapState[15]),
	.B(currTapState[1]),
	.C(N_116),
	.D(currTapState_0),
	.Y(N_92_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[2] .INIT=16'h0F0E;
// @38:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[11]  (
	.A(N_117),
	.B(N_140),
	.Y(N_106_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[11] .INIT=4'h1;
// @38:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[6]  (
	.A(dtmcs_dmihardreset),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR[7]),
	.Y(shiftDR_8_0_iv_i[6])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[6] .INIT=8'h51;
// @38:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[0]  (
	.A(dtmcs_dmihardreset),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR[1]),
	.Y(shiftDR_8_0_iv_i[0])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[0] .INIT=8'h51;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[25]  (
	.A(empty_rd),
	.B(fifo_memory[25]),
	.Y(gen_m2_i_a3_3_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[25] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[2]  (
	.A(empty_rd),
	.B(fifo_memory[2]),
	.Y(gen_m2_i_a3_8_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[2] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[21]  (
	.A(empty_rd),
	.B(fifo_memory[21]),
	.Y(dtm_resp_data_m_1[21])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[21] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[31]  (
	.A(empty_rd),
	.B(fifo_memory[31]),
	.Y(dtm_resp_data_m_1[31])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[31] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[22]  (
	.A(empty_rd),
	.B(fifo_memory[22]),
	.Y(dtm_resp_data_m_1[22])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[22] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[33]  (
	.A(empty_rd),
	.B(fifo_memory[33]),
	.Y(dtm_resp_data_m_1[33])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[33] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[32]  (
	.A(empty_rd),
	.B(fifo_memory[32]),
	.Y(dtm_resp_data_m_1[32])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[32] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[15]  (
	.A(empty_rd),
	.B(fifo_memory[15]),
	.Y(gen_m2_i_a3_11_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[15] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[24]  (
	.A(empty_rd),
	.B(fifo_memory[24]),
	.Y(dtm_resp_data_m_1[24])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[24] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[3]  (
	.A(empty_rd),
	.B(fifo_memory[3]),
	.Y(dtm_resp_data_m_1[3])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[3] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[19]  (
	.A(empty_rd),
	.B(fifo_memory[19]),
	.Y(gen_m2_i_a3_6_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[19] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[28]  (
	.A(empty_rd),
	.B(fifo_memory[28]),
	.Y(gen_m2_i_a3_1_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[28] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[11]  (
	.A(empty_rd),
	.B(fifo_memory[11]),
	.Y(gen_m2_i_a3_7_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[11] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[29]  (
	.A(empty_rd),
	.B(fifo_memory[29]),
	.Y(gen_m2_i_a3_0_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[29] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[20]  (
	.A(empty_rd),
	.B(fifo_memory[20]),
	.Y(dtm_resp_data_m_1[20])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[20] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[23]  (
	.A(empty_rd),
	.B(fifo_memory[23]),
	.Y(dtm_resp_data_m_1[23])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[23] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[26]  (
	.A(empty_rd),
	.B(fifo_memory[26]),
	.Y(gen_m2_i_a3_5_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[26] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[14]  (
	.A(empty_rd),
	.B(fifo_memory[14]),
	.Y(gen_m2_i_a3_10_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[14] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[9]  (
	.A(empty_rd),
	.B(fifo_memory[9]),
	.Y(dtm_resp_data_m_1[9])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[9] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[7]  (
	.A(empty_rd),
	.B(fifo_memory[7]),
	.Y(dtm_m1_0_a2_3_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[7] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[12]  (
	.A(empty_rd),
	.B(fifo_memory[12]),
	.Y(gen_m2_i_a3_9_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[12] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[13]  (
	.A(empty_rd),
	.B(fifo_memory[13]),
	.Y(dtm_m1_0_a2_1_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[13] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[27]  (
	.A(empty_rd),
	.B(fifo_memory[27]),
	.Y(gen_m2_i_a3_2_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[27] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[18]  (
	.A(empty_rd),
	.B(fifo_memory[18]),
	.Y(gen_m2_i_a3_4_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[18] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[6]  (
	.A(empty_rd),
	.B(fifo_memory[6]),
	.Y(dtm_resp_data_m_1[6])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[6] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[10]  (
	.A(empty_rd),
	.B(fifo_memory[10]),
	.Y(dtm_resp_data_m_1[10])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[10] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[4]  (
	.A(empty_rd),
	.B(fifo_memory[4]),
	.Y(dtm_resp_data_m_1[4])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[4] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[16]  (
	.A(empty_rd),
	.B(fifo_memory[16]),
	.Y(dtm_m1_0_a2_2_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[16] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[17]  (
	.A(empty_rd),
	.B(fifo_memory[17]),
	.Y(dtm_m1_0_a2_0_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[17] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[5]  (
	.A(empty_rd),
	.B(fifo_memory[5]),
	.Y(dtm_resp_data_m_1[5])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[5] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[30]  (
	.A(empty_rd),
	.B(fifo_memory[30]),
	.Y(gen_m2_i_a3_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[30] .INIT=4'h8;
// @38:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[8]  (
	.A(empty_rd),
	.B(fifo_memory[8]),
	.Y(dtm_m1_0_a2_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[8] .INIT=4'h8;
// @38:16013
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[1]  (
	.A(currTapState_ns_a2_4[1]),
	.B(N_117),
	.C(N_141),
	.D(currTapState_ns_a2_1[1]),
	.Y(currTapState_ns[1])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[1] .INIT=16'h2000;
// @38:16135
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_RNO[0]  (
	.A(fifo_reset_3_Z),
	.B(dtmcs_dmistat[0]),
	.C(shiftDMI_1_sqmuxa_1_Z),
	.D(gen_m1_e_12_0_0),
	.Y(gen_N_5_mux_i)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_RNO[0] .INIT=16'hF444;
// @38:16135
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13_RNIOHL3H  (
	.A(dtmcs_dmihardreset),
	.B(dtmcs_dmistat13),
	.C(un1_shiftDR20),
	.D(dtmcs_dmistat15),
	.Y(un1_shiftDMI_0_sqmuxa_2_i)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13_RNIOHL3H .INIT=16'hFAEA;
// @38:16135
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13_RNI65L9J  (
	.A(dtmcs_dmihardreset),
	.B(dtmcs_dmistat13),
	.C(shiftDR21),
	.D(dtmcs_dmistat15),
	.Y(un1_shiftDMI_0_sqmuxa_i)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13_RNI65L9J .INIT=16'hFAEA;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[15]  (
	.A(shiftDMI[16]),
	.B(gen_m2_i_a3_11_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[15])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[15] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[14]  (
	.A(shiftDMI[15]),
	.B(gen_m2_i_a3_10_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[14])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[14] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[12]  (
	.A(shiftDMI[13]),
	.B(gen_m2_i_a3_9_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[12])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[12] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[2]  (
	.A(shiftDMI_3),
	.B(gen_m2_i_a3_8_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[2])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[2] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[11]  (
	.A(shiftDMI[12]),
	.B(gen_m2_i_a3_7_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[11])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[11] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[19]  (
	.A(shiftDMI_20),
	.B(gen_m2_i_a3_6_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[19])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[19] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[26]  (
	.A(shiftDMI[27]),
	.B(gen_m2_i_a3_5_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[26])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[26] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[18]  (
	.A(shiftDMI[19]),
	.B(gen_m2_i_a3_4_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[18])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[18] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[25]  (
	.A(shiftDMI[26]),
	.B(gen_m2_i_a3_3_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[25])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[25] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[27]  (
	.A(shiftDMI_28),
	.B(gen_m2_i_a3_2_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[27])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[27] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[28]  (
	.A(shiftDMI[29]),
	.B(gen_m2_i_a3_1_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[28])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[28] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[29]  (
	.A(shiftDMI[30]),
	.B(gen_m2_i_a3_0_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[29])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[29] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[30]  (
	.A(shiftDMI[31]),
	.B(gen_m2_i_a3_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[30])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[30] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[23]  (
	.A(shiftDMI[24]),
	.B(dtm_resp_data_m_1[23]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[23])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[23] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[24]  (
	.A(shiftDMI[25]),
	.B(dtm_resp_data_m_1[24]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[24])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[24] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[16]  (
	.A(shiftDMI[17]),
	.B(dtm_m1_0_a2_2_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[16])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[16] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[13]  (
	.A(shiftDMI[14]),
	.B(dtm_m1_0_a2_1_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[13])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[13] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[7]  (
	.A(shiftDMI[8]),
	.B(dtm_m1_0_a2_3_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[7])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[7] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[6]  (
	.A(shiftDMI_7),
	.B(dtm_resp_data_m_1[6]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[6])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[6] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[5]  (
	.A(shiftDMI[6]),
	.B(dtm_resp_data_m_1[5]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[5])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[5] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[4]  (
	.A(shiftDMI[5]),
	.B(dtm_resp_data_m_1[4]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[4])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[4] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[3]  (
	.A(shiftDMI[4]),
	.B(dtm_resp_data_m_1[3]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[3])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[3] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[33]  (
	.A(shiftDMI[34]),
	.B(dtm_resp_data_m_1[33]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[33])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[33] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[32]  (
	.A(shiftDMI[33]),
	.B(dtm_resp_data_m_1[32]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[32])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[32] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[31]  (
	.A(shiftDMI[32]),
	.B(dtm_resp_data_m_1[31]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[31])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[31] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[8]  (
	.A(shiftDMI[9]),
	.B(dtm_m1_0_a2_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[8])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[8] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[22]  (
	.A(shiftDMI[23]),
	.B(dtm_resp_data_m_1[22]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[22])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[22] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[21]  (
	.A(shiftDMI[22]),
	.B(dtm_resp_data_m_1[21]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[21])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[21] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[20]  (
	.A(shiftDMI[21]),
	.B(dtm_resp_data_m_1[20]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[20])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[20] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[9]  (
	.A(shiftDMI[10]),
	.B(dtm_resp_data_m_1[9]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[9])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[9] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[10]  (
	.A(shiftDMI[11]),
	.B(dtm_resp_data_m_1[10]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[10])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[10] .INIT=16'hECA0;
// @38:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[17]  (
	.A(shiftDMI[18]),
	.B(dtm_m1_0_a2_0_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7_Z[17])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[17] .INIT=16'hECA0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_debug_dtm_jtag_1s */

module miv_rv32_debug_fifo_41s_1s_1s (
  currTapState_0,
  dmi_req_data,
  shiftDMI_3,
  shiftDMI_7,
  shiftDMI_20,
  shiftDMI_28,
  shiftDMI_39,
  shiftDMI_38,
  shiftDMI_0,
  shiftDMI_1,
  dtm_req_data,
  dmi_req_ready,
  shiftDR21,
  fifo_reset,
  empty_rd_1z,
  RESETN,
  CLK,
  JTAG_TCK_i,
  fifo_reset_arst_i
)
;
input currTapState_0 ;
output [40:0] dmi_req_data ;
input shiftDMI_3 ;
input shiftDMI_7 ;
input shiftDMI_20 ;
input shiftDMI_28 ;
input shiftDMI_39 ;
input shiftDMI_38 ;
input shiftDMI_0 ;
input shiftDMI_1 ;
input [40:0] dtm_req_data ;
input dmi_req_ready ;
input shiftDR21 ;
input fifo_reset ;
output empty_rd_1z ;
input RESETN ;
input CLK ;
input JTAG_TCK_i ;
input fifo_reset_arst_i ;
wire currTapState_0 ;
wire shiftDMI_3 ;
wire shiftDMI_7 ;
wire shiftDMI_20 ;
wire shiftDMI_28 ;
wire shiftDMI_39 ;
wire shiftDMI_38 ;
wire shiftDMI_0 ;
wire shiftDMI_1 ;
wire dmi_req_ready ;
wire shiftDR21 ;
wire fifo_reset ;
wire empty_rd_1z ;
wire RESETN ;
wire CLK ;
wire JTAG_TCK_i ;
wire fifo_reset_arst_i ;
wire [0:0] wr_ptr_Z;
wire [1:0] wr_ptr_next;
wire [0:0] rd_ptr_Z;
wire [1:0] rd_ptr_next;
wire [1:0] wr_gray_ptr_Z;
wire [0:0] wr_gray_ptr_2_Z;
wire [1:0] rd_gray_ptr_Z;
wire [0:0] rd_gray_ptr_2_Z;
wire [1:0] wr_gray_ptr_synch_Z;
wire [1:0] rst_synch_reg;
wire [1:0] rd_gray_ptr_in_write_Z;
wire [1:0] rd_gray_ptr_synch_Z;
wire VCC ;
wire GND ;
wire rd_reset_Z ;
wire ram1_6 ;
wire CO0_1 ;
wire ram1_5 ;
wire ram1_4 ;
wire ram1_3 ;
wire ram1_2 ;
wire ram1_1 ;
wire ram1_0 ;
wire ram1_14 ;
wire ram1_13 ;
wire ram1_12 ;
wire ram1_11 ;
wire ram1_10 ;
wire ram1_9 ;
wire ram1_8 ;
wire ram1_7 ;
wire ram1_21 ;
wire ram1_20 ;
wire ram1_19 ;
wire ram1_18 ;
wire ram1_17 ;
wire ram1_16 ;
wire ram1_15 ;
wire ram1_29 ;
wire ram1_28 ;
wire ram1_27 ;
wire ram1_26 ;
wire ram1_25 ;
wire ram1_24 ;
wire ram1_23 ;
wire ram1_22 ;
wire ram1_36 ;
wire ram1_35 ;
wire ram1_34 ;
wire ram1_33 ;
wire ram1_32 ;
wire ram1_31 ;
wire ram1_30 ;
wire ram0_2 ;
wire awe0 ;
wire ram0_1 ;
wire ram0_0 ;
wire ram1_40 ;
wire ram1_39 ;
wire ram1_38 ;
wire ram1_37 ;
wire ram0_10 ;
wire ram0_9 ;
wire ram0_8 ;
wire ram0_7 ;
wire ram0_6 ;
wire ram0_5 ;
wire ram0_4 ;
wire ram0_3 ;
wire ram0_17 ;
wire ram0_16 ;
wire ram0_15 ;
wire ram0_14 ;
wire ram0_13 ;
wire ram0_12 ;
wire ram0_11 ;
wire ram0_25 ;
wire ram0_24 ;
wire ram0_23 ;
wire ram0_22 ;
wire ram0_21 ;
wire ram0_20 ;
wire ram0_19 ;
wire ram0_18 ;
wire ram0_32 ;
wire ram0_31 ;
wire ram0_30 ;
wire ram0_29 ;
wire ram0_28 ;
wire ram0_27 ;
wire ram0_26 ;
wire ram0_40 ;
wire ram0_39 ;
wire ram0_38 ;
wire ram0_37 ;
wire ram0_36 ;
wire ram0_35 ;
wire ram0_34 ;
wire ram0_33 ;
wire un3_empty_rd_1_Z ;
wire un7_full_wr_i ;
wire write_en_1_Z ;
// @38:15785
  SLE \wr_ptr[0]  (
	.Q(wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(wr_ptr_next[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15791
  SLE \rd_ptr[0]  (
	.Q(rd_ptr_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(CLK),
	.D(rd_ptr_next[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15785
  SLE \wr_gray_ptr[1]  (
	.Q(wr_gray_ptr_Z[1]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(wr_ptr_next[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15785
  SLE \wr_gray_ptr[0]  (
	.Q(wr_gray_ptr_Z[0]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(wr_gray_ptr_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15791
  SLE \rd_gray_ptr[1]  (
	.Q(rd_gray_ptr_Z[1]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(CLK),
	.D(rd_ptr_next[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15791
  SLE \rd_gray_ptr[0]  (
	.Q(rd_gray_ptr_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(CLK),
	.D(rd_gray_ptr_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15811
  SLE \wr_gray_ptr_synch[1]  (
	.Q(wr_gray_ptr_synch_Z[1]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(CLK),
	.D(wr_gray_ptr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15811
  SLE \wr_gray_ptr_synch[0]  (
	.Q(wr_gray_ptr_synch_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(CLK),
	.D(wr_gray_ptr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15748
  SLE \genblk1.rst_synch_reg[1]  (
	.Q(rst_synch_reg[1]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15748
  SLE \genblk1.rst_synch_reg[0]  (
	.Q(rst_synch_reg[0]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(CLK),
	.D(rst_synch_reg[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15803
  SLE \rd_gray_ptr_in_write[1]  (
	.Q(rd_gray_ptr_in_write_Z[1]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(rd_gray_ptr_synch_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15803
  SLE \rd_gray_ptr_in_write[0]  (
	.Q(rd_gray_ptr_in_write_Z[0]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(rd_gray_ptr_synch_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15803
  SLE \rd_gray_ptr_synch[1]  (
	.Q(rd_gray_ptr_synch_Z[1]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(rd_gray_ptr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15803
  SLE \rd_gray_ptr_synch[0]  (
	.Q(rd_gray_ptr_synch_Z[0]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(rd_gray_ptr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[6]  (
	.Q(ram1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[6]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[5]  (
	.Q(ram1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[5]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[4]  (
	.Q(ram1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[4]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[3]  (
	.Q(ram1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_3),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[2]  (
	.Q(ram1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[2]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[1]  (
	.Q(ram1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[1]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[0]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[14]  (
	.Q(ram1_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[14]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[13]  (
	.Q(ram1_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[13]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[12]  (
	.Q(ram1_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[12]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[11]  (
	.Q(ram1_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[11]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[10]  (
	.Q(ram1_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[10]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[9]  (
	.Q(ram1_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[9]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[8]  (
	.Q(ram1_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[8]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[7]  (
	.Q(ram1_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_7),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[21]  (
	.Q(ram1_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[21]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[20]  (
	.Q(ram1_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_20),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[19]  (
	.Q(ram1_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[19]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[18]  (
	.Q(ram1_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[18]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[17]  (
	.Q(ram1_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[17]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[16]  (
	.Q(ram1_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[16]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[15]  (
	.Q(ram1_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[15]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[29]  (
	.Q(ram1_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[29]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[28]  (
	.Q(ram1_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_28),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[27]  (
	.Q(ram1_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[27]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[26]  (
	.Q(ram1_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[26]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[25]  (
	.Q(ram1_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[25]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[24]  (
	.Q(ram1_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[24]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[23]  (
	.Q(ram1_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[23]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[22]  (
	.Q(ram1_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[22]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[36]  (
	.Q(ram1_36),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[36]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[35]  (
	.Q(ram1_35),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[35]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[34]  (
	.Q(ram1_34),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[34]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[33]  (
	.Q(ram1_33),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[33]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[32]  (
	.Q(ram1_32),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[32]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[31]  (
	.Q(ram1_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[31]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[30]  (
	.Q(ram1_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[30]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[2]  (
	.Q(ram0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[2]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[1]  (
	.Q(ram0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[1]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[0]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[40]  (
	.Q(ram1_40),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[40]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[39]  (
	.Q(ram1_39),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_39),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[38]  (
	.Q(ram1_38),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_38),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[37]  (
	.Q(ram1_37),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[37]),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[10]  (
	.Q(ram0_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[10]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[9]  (
	.Q(ram0_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[9]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[8]  (
	.Q(ram0_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[8]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[7]  (
	.Q(ram0_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_7),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[6]  (
	.Q(ram0_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[6]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[5]  (
	.Q(ram0_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[5]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[4]  (
	.Q(ram0_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[4]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[3]  (
	.Q(ram0_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_3),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[17]  (
	.Q(ram0_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[17]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[16]  (
	.Q(ram0_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[16]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[15]  (
	.Q(ram0_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[15]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[14]  (
	.Q(ram0_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[14]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[13]  (
	.Q(ram0_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[13]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[12]  (
	.Q(ram0_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[12]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[11]  (
	.Q(ram0_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[11]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[25]  (
	.Q(ram0_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[25]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[24]  (
	.Q(ram0_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[24]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[23]  (
	.Q(ram0_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[23]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[22]  (
	.Q(ram0_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[22]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[21]  (
	.Q(ram0_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[21]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[20]  (
	.Q(ram0_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_20),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[19]  (
	.Q(ram0_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[19]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[18]  (
	.Q(ram0_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[18]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[32]  (
	.Q(ram0_32),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[32]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[31]  (
	.Q(ram0_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[31]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[30]  (
	.Q(ram0_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[30]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[29]  (
	.Q(ram0_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[29]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[28]  (
	.Q(ram0_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_28),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[27]  (
	.Q(ram0_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[27]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[26]  (
	.Q(ram0_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[26]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[40]  (
	.Q(ram0_40),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[40]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[39]  (
	.Q(ram0_39),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_39),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[38]  (
	.Q(ram0_38),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_38),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[37]  (
	.Q(ram0_37),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[37]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[36]  (
	.Q(ram0_36),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[36]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[35]  (
	.Q(ram0_35),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[35]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[34]  (
	.Q(ram0_34),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[34]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[33]  (
	.Q(ram0_33),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data[33]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15732
  CFG3 \wr_gray_ptr_2[0]  (
	.A(wr_ptr_next[0]),
	.B(CO0_1),
	.C(wr_gray_ptr_Z[1]),
	.Y(wr_gray_ptr_2_Z[0])
);
defparam \wr_gray_ptr_2[0] .INIT=8'h96;
// @38:15823
  CFG2 un3_empty_rd_1 (
	.A(rd_gray_ptr_Z[1]),
	.B(wr_gray_ptr_synch_Z[1]),
	.Y(un3_empty_rd_1_Z)
);
defparam un3_empty_rd_1.INIT=4'h6;
// @38:15759
  CFG2 rd_reset (
	.A(RESETN),
	.B(rst_synch_reg[0]),
	.Y(rd_reset_Z)
);
defparam rd_reset.INIT=4'hE;
// @38:15832
  CFG4 un7_full_wr_NE (
	.A(rd_gray_ptr_in_write_Z[0]),
	.B(rd_gray_ptr_in_write_Z[1]),
	.C(wr_gray_ptr_Z[1]),
	.D(wr_gray_ptr_Z[0]),
	.Y(un7_full_wr_i)
);
defparam un7_full_wr_NE.INIT=16'hD7EB;
// @38:15823
  CFG4 empty_rd (
	.A(un3_empty_rd_1_Z),
	.B(rd_reset_Z),
	.C(wr_gray_ptr_synch_Z[0]),
	.D(rd_gray_ptr_Z[0]),
	.Y(empty_rd_1z)
);
defparam empty_rd.INIT=16'h4004;
// @38:15726
  CFG4 write_en_1 (
	.A(fifo_reset),
	.B(un7_full_wr_i),
	.C(shiftDMI_0),
	.D(shiftDMI_1),
	.Y(write_en_1_Z)
);
defparam write_en_1.INIT=16'h4440;
// @38:15843
  CFG4 \data_rd[1]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_1),
	.D(ram0_1),
	.Y(dmi_req_data[1])
);
defparam \data_rd[1] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[2]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_2),
	.D(ram0_2),
	.Y(dmi_req_data[2])
);
defparam \data_rd[2] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[4]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_4),
	.D(ram0_4),
	.Y(dmi_req_data[4])
);
defparam \data_rd[4] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[5]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_5),
	.D(ram0_5),
	.Y(dmi_req_data[5])
);
defparam \data_rd[5] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[6]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_6),
	.D(ram0_6),
	.Y(dmi_req_data[6])
);
defparam \data_rd[6] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[7]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_7),
	.D(ram0_7),
	.Y(dmi_req_data[7])
);
defparam \data_rd[7] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[8]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_8),
	.D(ram0_8),
	.Y(dmi_req_data[8])
);
defparam \data_rd[8] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[9]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_9),
	.D(ram0_9),
	.Y(dmi_req_data[9])
);
defparam \data_rd[9] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[11]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_11),
	.D(ram0_11),
	.Y(dmi_req_data[11])
);
defparam \data_rd[11] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[20]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_20),
	.D(ram0_20),
	.Y(dmi_req_data[20])
);
defparam \data_rd[20] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[26]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_26),
	.D(ram0_26),
	.Y(dmi_req_data[26])
);
defparam \data_rd[26] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[27]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_27),
	.D(ram0_27),
	.Y(dmi_req_data[27])
);
defparam \data_rd[27] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[28]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_28),
	.D(ram0_28),
	.Y(dmi_req_data[28])
);
defparam \data_rd[28] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[29]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_29),
	.D(ram0_29),
	.Y(dmi_req_data[29])
);
defparam \data_rd[29] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[30]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_30),
	.D(ram0_30),
	.Y(dmi_req_data[30])
);
defparam \data_rd[30] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[31]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_31),
	.D(ram0_31),
	.Y(dmi_req_data[31])
);
defparam \data_rd[31] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[32]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_32),
	.D(ram0_32),
	.Y(dmi_req_data[32])
);
defparam \data_rd[32] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[40]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_40),
	.D(ram0_40),
	.Y(dmi_req_data[40])
);
defparam \data_rd[40] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[39]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_39),
	.D(ram0_39),
	.Y(dmi_req_data[39])
);
defparam \data_rd[39] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[38]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_38),
	.D(ram0_38),
	.Y(dmi_req_data[38])
);
defparam \data_rd[38] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[37]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_37),
	.D(ram0_37),
	.Y(dmi_req_data[37])
);
defparam \data_rd[37] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[34]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_34),
	.D(ram0_34),
	.Y(dmi_req_data[34])
);
defparam \data_rd[34] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[33]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_33),
	.D(ram0_33),
	.Y(dmi_req_data[33])
);
defparam \data_rd[33] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[36]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_36),
	.D(ram0_36),
	.Y(dmi_req_data[36])
);
defparam \data_rd[36] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[25]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_25),
	.D(ram0_25),
	.Y(dmi_req_data[25])
);
defparam \data_rd[25] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[12]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_12),
	.D(ram0_12),
	.Y(dmi_req_data[12])
);
defparam \data_rd[12] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[10]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_10),
	.D(ram0_10),
	.Y(dmi_req_data[10])
);
defparam \data_rd[10] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[24]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_24),
	.D(ram0_24),
	.Y(dmi_req_data[24])
);
defparam \data_rd[24] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[14]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_14),
	.D(ram0_14),
	.Y(dmi_req_data[14])
);
defparam \data_rd[14] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[35]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_35),
	.D(ram0_35),
	.Y(dmi_req_data[35])
);
defparam \data_rd[35] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[17]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_17),
	.D(ram0_17),
	.Y(dmi_req_data[17])
);
defparam \data_rd[17] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[13]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_13),
	.D(ram0_13),
	.Y(dmi_req_data[13])
);
defparam \data_rd[13] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[18]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_18),
	.D(ram0_18),
	.Y(dmi_req_data[18])
);
defparam \data_rd[18] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[3]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_3),
	.D(ram0_3),
	.Y(dmi_req_data[3])
);
defparam \data_rd[3] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[15]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_15),
	.D(ram0_15),
	.Y(dmi_req_data[15])
);
defparam \data_rd[15] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[16]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_16),
	.D(ram0_16),
	.Y(dmi_req_data[16])
);
defparam \data_rd[16] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[23]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_23),
	.D(ram0_23),
	.Y(dmi_req_data[23])
);
defparam \data_rd[23] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[22]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_22),
	.D(ram0_22),
	.Y(dmi_req_data[22])
);
defparam \data_rd[22] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[21]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_21),
	.D(ram0_21),
	.Y(dmi_req_data[21])
);
defparam \data_rd[21] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[19]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_19),
	.D(ram0_19),
	.Y(dmi_req_data[19])
);
defparam \data_rd[19] .INIT=16'h3120;
// @38:15843
  CFG4 \data_rd[0]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_0),
	.D(ram0_0),
	.Y(dmi_req_data[0])
);
defparam \data_rd[0] .INIT=16'h3120;
// @38:15729
  CFG4 \wr_ptr_RNIB0TG7[0]  (
	.A(currTapState_0),
	.B(write_en_1_Z),
	.C(wr_ptr_Z[0]),
	.D(shiftDR21),
	.Y(CO0_1)
);
defparam \wr_ptr_RNIB0TG7[0] .INIT=16'h8000;
// @38:15730
  CFG2 \rd_ptr_RNI8NVC9[0]  (
	.A(dmi_req_ready),
	.B(rd_ptr_Z[0]),
	.Y(rd_ptr_next[0])
);
defparam \rd_ptr_RNI8NVC9[0] .INIT=4'h6;
// @38:15730
  CFG3 \rd_gray_ptr_RNIS05U9[1]  (
	.A(rd_gray_ptr_Z[1]),
	.B(rd_ptr_Z[0]),
	.C(dmi_req_ready),
	.Y(rd_ptr_next[1])
);
defparam \rd_gray_ptr_RNIS05U9[1] .INIT=8'h6A;
// @38:15839
  CFG4 \fifo_memory.awe0  (
	.A(currTapState_0),
	.B(write_en_1_Z),
	.C(wr_ptr_Z[0]),
	.D(shiftDR21),
	.Y(awe0)
);
defparam \fifo_memory.awe0 .INIT=16'h0800;
// @38:15729
  CFG2 \wr_gray_ptr_RNO[1]  (
	.A(CO0_1),
	.B(wr_gray_ptr_Z[1]),
	.Y(wr_ptr_next[1])
);
defparam \wr_gray_ptr_RNO[1] .INIT=4'h6;
// @38:15729
  CFG4 \wr_ptr_RNIB0TG7_0[0]  (
	.A(currTapState_0),
	.B(write_en_1_Z),
	.C(wr_ptr_Z[0]),
	.D(shiftDR21),
	.Y(wr_ptr_next[0])
);
defparam \wr_ptr_RNIB0TG7_0[0] .INIT=16'h78F0;
// @38:15733
  CFG2 \rd_gray_ptr_2[0]  (
	.A(rd_ptr_next[1]),
	.B(rd_ptr_next[0]),
	.Y(rd_gray_ptr_2_Z[0])
);
defparam \rd_gray_ptr_2[0] .INIT=4'h6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_debug_fifo_41s_1s_1s */

module miv_rv32_debug_fifo_34s_1s_1s (
  dtm_resp_data_0,
  fifo_memory,
  dmi_resp_data,
  dmi_resp_valid,
  RESETN,
  dtm_resp_ready,
  empty_rd_1z,
  fifo_reset,
  JTAG_TCK,
  CLK,
  dff_arst
)
;
output dtm_resp_data_0 ;
output [33:2] fifo_memory ;
input [33:0] dmi_resp_data ;
input dmi_resp_valid ;
input RESETN ;
input dtm_resp_ready ;
output empty_rd_1z ;
input fifo_reset ;
input JTAG_TCK ;
input CLK ;
input dff_arst ;
wire dtm_resp_data_0 ;
wire dmi_resp_valid ;
wire RESETN ;
wire dtm_resp_ready ;
wire empty_rd_1z ;
wire fifo_reset ;
wire JTAG_TCK ;
wire CLK ;
wire dff_arst ;
wire [0:0] wr_ptr_Z;
wire [0:0] wr_ptr_RNI27BN7_0_Z;
wire [0:0] rd_ptr_Z;
wire [0:0] rd_ptr_RNITIGIE_Z;
wire [1:0] rst_synch_reg;
wire [1:0] rd_gray_ptr_in_write_Z;
wire [1:0] rd_gray_ptr_synch_Z;
wire [1:0] rd_gray_ptr_Z;
wire [1:0] wr_gray_ptr_Z;
wire [1:1] wr_gray_ptr_RNO_Z;
wire [0:0] wr_gray_ptr_5_Z;
wire [1:1] rd_gray_ptr_RNI37HCF_Z;
wire [0:0] rd_gray_ptr_5_Z;
wire [1:0] wr_gray_ptr_synch_Z;
wire VCC ;
wire GND ;
wire rd_reset_Z ;
wire ram1_0 ;
wire CO0 ;
wire ram1_8 ;
wire ram1_7 ;
wire ram1_6 ;
wire ram1_5 ;
wire ram1_4 ;
wire ram1_3 ;
wire ram1_2 ;
wire ram1_15 ;
wire ram1_14 ;
wire ram1_13 ;
wire ram1_12 ;
wire ram1_11 ;
wire ram1_10 ;
wire ram1_9 ;
wire ram1_23 ;
wire ram1_22 ;
wire ram1_21 ;
wire ram1_20 ;
wire ram1_19 ;
wire ram1_18 ;
wire ram1_17 ;
wire ram1_16 ;
wire ram1_30 ;
wire ram1_29 ;
wire ram1_28 ;
wire ram1_27 ;
wire ram1_26 ;
wire ram1_25 ;
wire ram1_24 ;
wire ram0_3 ;
wire awe0 ;
wire ram0_2 ;
wire ram0_0 ;
wire ram1_33 ;
wire ram1_32 ;
wire ram1_31 ;
wire ram0_11 ;
wire ram0_10 ;
wire ram0_9 ;
wire ram0_8 ;
wire ram0_7 ;
wire ram0_6 ;
wire ram0_5 ;
wire ram0_4 ;
wire ram0_18 ;
wire ram0_17 ;
wire ram0_16 ;
wire ram0_15 ;
wire ram0_14 ;
wire ram0_13 ;
wire ram0_12 ;
wire ram0_26 ;
wire ram0_25 ;
wire ram0_24 ;
wire ram0_23 ;
wire ram0_22 ;
wire ram0_21 ;
wire ram0_20 ;
wire ram0_19 ;
wire ram0_33 ;
wire ram0_32 ;
wire ram0_31 ;
wire ram0_30 ;
wire ram0_29 ;
wire ram0_28 ;
wire ram0_27 ;
wire un9_empty_rd_1_Z ;
wire un17_full_wr_i ;
// @38:15785
  SLE \wr_ptr[0]  (
	.Q(wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(wr_ptr_RNI27BN7_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15791
  SLE \rd_ptr[0]  (
	.Q(rd_ptr_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(JTAG_TCK),
	.D(rd_ptr_RNITIGIE_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15748
  SLE \genblk1.rst_synch_reg[0]  (
	.Q(rst_synch_reg[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(JTAG_TCK),
	.D(rst_synch_reg[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15803
  SLE \rd_gray_ptr_in_write[1]  (
	.Q(rd_gray_ptr_in_write_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(rd_gray_ptr_synch_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15803
  SLE \rd_gray_ptr_in_write[0]  (
	.Q(rd_gray_ptr_in_write_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(rd_gray_ptr_synch_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15803
  SLE \rd_gray_ptr_synch[1]  (
	.Q(rd_gray_ptr_synch_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(rd_gray_ptr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15803
  SLE \rd_gray_ptr_synch[0]  (
	.Q(rd_gray_ptr_synch_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(rd_gray_ptr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15785
  SLE \wr_gray_ptr[1]  (
	.Q(wr_gray_ptr_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(wr_gray_ptr_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15785
  SLE \wr_gray_ptr[0]  (
	.Q(wr_gray_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(wr_gray_ptr_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15791
  SLE \rd_gray_ptr[1]  (
	.Q(rd_gray_ptr_Z[1]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(JTAG_TCK),
	.D(rd_gray_ptr_RNI37HCF_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15791
  SLE \rd_gray_ptr[0]  (
	.Q(rd_gray_ptr_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(JTAG_TCK),
	.D(rd_gray_ptr_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15811
  SLE \wr_gray_ptr_synch[1]  (
	.Q(wr_gray_ptr_synch_Z[1]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(JTAG_TCK),
	.D(wr_gray_ptr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15811
  SLE \wr_gray_ptr_synch[0]  (
	.Q(wr_gray_ptr_synch_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(JTAG_TCK),
	.D(wr_gray_ptr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15748
  SLE \genblk1.rst_synch_reg[1]  (
	.Q(rst_synch_reg[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(JTAG_TCK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[0]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[8]  (
	.Q(ram1_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[8]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[7]  (
	.Q(ram1_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[7]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[6]  (
	.Q(ram1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[6]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[5]  (
	.Q(ram1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[5]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[4]  (
	.Q(ram1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[4]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[3]  (
	.Q(ram1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[3]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[2]  (
	.Q(ram1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[2]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[15]  (
	.Q(ram1_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[15]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[14]  (
	.Q(ram1_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[14]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[13]  (
	.Q(ram1_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[13]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[12]  (
	.Q(ram1_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[12]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[11]  (
	.Q(ram1_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[11]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[10]  (
	.Q(ram1_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[10]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[9]  (
	.Q(ram1_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[9]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[23]  (
	.Q(ram1_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[23]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[22]  (
	.Q(ram1_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[22]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[21]  (
	.Q(ram1_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[21]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[20]  (
	.Q(ram1_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[20]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[19]  (
	.Q(ram1_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[19]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[18]  (
	.Q(ram1_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[18]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[17]  (
	.Q(ram1_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[17]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[16]  (
	.Q(ram1_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[16]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[30]  (
	.Q(ram1_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[30]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[29]  (
	.Q(ram1_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[29]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[28]  (
	.Q(ram1_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[28]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[27]  (
	.Q(ram1_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[27]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[26]  (
	.Q(ram1_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[26]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[25]  (
	.Q(ram1_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[25]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[24]  (
	.Q(ram1_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[24]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[3]  (
	.Q(ram0_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[3]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[2]  (
	.Q(ram0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[2]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[0]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[33]  (
	.Q(ram1_33),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[33]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[32]  (
	.Q(ram1_32),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[32]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[31]  (
	.Q(ram1_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[31]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[11]  (
	.Q(ram0_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[11]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[10]  (
	.Q(ram0_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[10]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[9]  (
	.Q(ram0_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[9]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[8]  (
	.Q(ram0_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[8]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[7]  (
	.Q(ram0_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[7]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[6]  (
	.Q(ram0_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[6]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[5]  (
	.Q(ram0_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[5]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[4]  (
	.Q(ram0_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[4]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[18]  (
	.Q(ram0_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[18]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[17]  (
	.Q(ram0_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[17]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[16]  (
	.Q(ram0_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[16]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[15]  (
	.Q(ram0_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[15]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[14]  (
	.Q(ram0_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[14]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[13]  (
	.Q(ram0_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[13]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[12]  (
	.Q(ram0_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[12]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[26]  (
	.Q(ram0_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[26]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[25]  (
	.Q(ram0_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[25]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[24]  (
	.Q(ram0_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[24]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[23]  (
	.Q(ram0_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[23]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[22]  (
	.Q(ram0_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[22]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[21]  (
	.Q(ram0_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[21]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[20]  (
	.Q(ram0_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[20]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[19]  (
	.Q(ram0_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[19]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[33]  (
	.Q(ram0_33),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[33]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[32]  (
	.Q(ram0_32),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[32]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[31]  (
	.Q(ram0_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[31]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[30]  (
	.Q(ram0_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[30]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[29]  (
	.Q(ram0_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[29]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[28]  (
	.Q(ram0_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[28]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[27]  (
	.Q(ram0_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[27]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15732
  CFG3 \wr_gray_ptr_5[0]  (
	.A(wr_ptr_RNI27BN7_0_Z[0]),
	.B(CO0),
	.C(wr_gray_ptr_Z[1]),
	.Y(wr_gray_ptr_5_Z[0])
);
defparam \wr_gray_ptr_5[0] .INIT=8'h96;
// @38:15823
  CFG2 un9_empty_rd_1 (
	.A(rd_gray_ptr_Z[1]),
	.B(wr_gray_ptr_synch_Z[1]),
	.Y(un9_empty_rd_1_Z)
);
defparam un9_empty_rd_1.INIT=4'h6;
// @38:15759
  CFG2 rd_reset (
	.A(fifo_reset),
	.B(rst_synch_reg[0]),
	.Y(rd_reset_Z)
);
defparam rd_reset.INIT=4'hD;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6NCS8[16]  (
	.A(ram0_16),
	.B(rd_ptr_Z[0]),
	.C(ram1_16),
	.Y(fifo_memory[16])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6NCS8[16] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2JCS8[14]  (
	.A(ram0_14),
	.B(rd_ptr_Z[0]),
	.C(ram1_14),
	.Y(fifo_memory[14])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2JCS8[14] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI45LM8[6]  (
	.A(ram0_6),
	.B(rd_ptr_Z[0]),
	.C(ram1_6),
	.Y(fifo_memory[6])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI45LM8[6] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI23LM8[5]  (
	.A(ram0_5),
	.B(rd_ptr_Z[0]),
	.C(ram1_5),
	.Y(fifo_memory[5])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI23LM8[5] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI01LM8[4]  (
	.A(ram0_4),
	.B(rd_ptr_Z[0]),
	.C(ram1_4),
	.Y(fifo_memory[4])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI01LM8[4] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUUKM8[3]  (
	.A(ram0_3),
	.B(rd_ptr_Z[0]),
	.C(ram1_3),
	.Y(fifo_memory[3])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUUKM8[3] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISSKM8[2]  (
	.A(ram0_2),
	.B(rd_ptr_Z[0]),
	.C(ram1_2),
	.Y(fifo_memory[2])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISSKM8[2] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI67LM8[7]  (
	.A(ram0_7),
	.B(rd_ptr_Z[0]),
	.C(ram1_7),
	.Y(fifo_memory[7])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI67LM8[7] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI89LM8[8]  (
	.A(ram0_8),
	.B(rd_ptr_Z[0]),
	.C(ram1_8),
	.Y(fifo_memory[8])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI89LM8[8] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIABLM8[9]  (
	.A(ram0_9),
	.B(rd_ptr_Z[0]),
	.C(ram1_9),
	.Y(fifo_memory[9])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIABLM8[9] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIQACS8[10]  (
	.A(ram0_10),
	.B(rd_ptr_Z[0]),
	.C(ram1_10),
	.Y(fifo_memory[10])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIQACS8[10] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISCCS8[11]  (
	.A(ram0_11),
	.B(rd_ptr_Z[0]),
	.C(ram1_11),
	.Y(fifo_memory[11])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISCCS8[11] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUECS8[12]  (
	.A(ram0_12),
	.B(rd_ptr_Z[0]),
	.C(ram1_12),
	.Y(fifo_memory[12])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUECS8[12] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0HCS8[13]  (
	.A(ram0_13),
	.B(rd_ptr_Z[0]),
	.C(ram1_13),
	.Y(fifo_memory[13])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0HCS8[13] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4LCS8[15]  (
	.A(ram0_15),
	.B(rd_ptr_Z[0]),
	.C(ram1_15),
	.Y(fifo_memory[15])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4LCS8[15] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8PCS8[17]  (
	.A(ram0_17),
	.B(rd_ptr_Z[0]),
	.C(ram1_17),
	.Y(fifo_memory[17])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8PCS8[17] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIARCS8[18]  (
	.A(ram0_18),
	.B(rd_ptr_Z[0]),
	.C(ram1_18),
	.Y(fifo_memory[18])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIARCS8[18] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNICTCS8[19]  (
	.A(ram0_19),
	.B(rd_ptr_Z[0]),
	.C(ram1_19),
	.Y(fifo_memory[19])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNICTCS8[19] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISEES8[20]  (
	.A(ram0_20),
	.B(rd_ptr_Z[0]),
	.C(ram1_20),
	.Y(fifo_memory[20])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISEES8[20] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUGES8[21]  (
	.A(ram0_21),
	.B(rd_ptr_Z[0]),
	.C(ram1_21),
	.Y(fifo_memory[21])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUGES8[21] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0JES8[22]  (
	.A(ram0_22),
	.B(rd_ptr_Z[0]),
	.C(ram1_22),
	.Y(fifo_memory[22])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0JES8[22] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2LES8[23]  (
	.A(ram0_23),
	.B(rd_ptr_Z[0]),
	.C(ram1_23),
	.Y(fifo_memory[23])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2LES8[23] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4NES8[24]  (
	.A(ram0_24),
	.B(rd_ptr_Z[0]),
	.C(ram1_24),
	.Y(fifo_memory[24])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4NES8[24] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6PES8[25]  (
	.A(ram0_25),
	.B(rd_ptr_Z[0]),
	.C(ram1_25),
	.Y(fifo_memory[25])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6PES8[25] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8RES8[26]  (
	.A(ram0_26),
	.B(rd_ptr_Z[0]),
	.C(ram1_26),
	.Y(fifo_memory[26])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8RES8[26] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIATES8[27]  (
	.A(ram0_27),
	.B(rd_ptr_Z[0]),
	.C(ram1_27),
	.Y(fifo_memory[27])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIATES8[27] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNICVES8[28]  (
	.A(ram0_28),
	.B(rd_ptr_Z[0]),
	.C(ram1_28),
	.Y(fifo_memory[28])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNICVES8[28] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIE1FS8[29]  (
	.A(ram0_29),
	.B(rd_ptr_Z[0]),
	.C(ram1_29),
	.Y(fifo_memory[29])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIE1FS8[29] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUIGS8[30]  (
	.A(ram0_30),
	.B(rd_ptr_Z[0]),
	.C(ram1_30),
	.Y(fifo_memory[30])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUIGS8[30] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0LGS8[31]  (
	.A(ram0_31),
	.B(rd_ptr_Z[0]),
	.C(ram1_31),
	.Y(fifo_memory[31])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0LGS8[31] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2NGS8[32]  (
	.A(ram0_32),
	.B(rd_ptr_Z[0]),
	.C(ram1_32),
	.Y(fifo_memory[32])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2NGS8[32] .INIT=8'hE2;
// @38:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4PGS8[33]  (
	.A(ram0_33),
	.B(rd_ptr_Z[0]),
	.C(ram1_33),
	.Y(fifo_memory[33])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4PGS8[33] .INIT=8'hE2;
// @38:15832
  CFG4 un17_full_wr_NE (
	.A(rd_gray_ptr_in_write_Z[0]),
	.B(rd_gray_ptr_in_write_Z[1]),
	.C(wr_gray_ptr_Z[1]),
	.D(wr_gray_ptr_Z[0]),
	.Y(un17_full_wr_i)
);
defparam un17_full_wr_NE.INIT=16'hD7EB;
// @38:15823
  CFG4 empty_rd (
	.A(rd_reset_Z),
	.B(un9_empty_rd_1_Z),
	.C(wr_gray_ptr_synch_Z[0]),
	.D(rd_gray_ptr_Z[0]),
	.Y(empty_rd_1z)
);
defparam empty_rd.INIT=16'hDFFD;
// @38:15843
  CFG4 \data_rd[0]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_0),
	.D(ram0_0),
	.Y(dtm_resp_data_0)
);
defparam \data_rd[0] .INIT=16'hC480;
// @38:15730
  CFG3 \rd_ptr_RNITIGIE[0]  (
	.A(dtm_resp_ready),
	.B(rd_ptr_Z[0]),
	.C(empty_rd_1z),
	.Y(rd_ptr_RNITIGIE_Z[0])
);
defparam \rd_ptr_RNITIGIE[0] .INIT=8'h6C;
// @38:15730
  CFG4 \rd_gray_ptr_RNI37HCF[1]  (
	.A(dtm_resp_ready),
	.B(rd_gray_ptr_Z[1]),
	.C(rd_ptr_Z[0]),
	.D(empty_rd_1z),
	.Y(rd_gray_ptr_RNI37HCF_Z[1])
);
defparam \rd_gray_ptr_RNI37HCF[1] .INIT=16'h6CCC;
// @38:15733
  CFG2 \rd_gray_ptr_5[0]  (
	.A(rd_gray_ptr_RNI37HCF_Z[1]),
	.B(rd_ptr_RNITIGIE_Z[0]),
	.Y(rd_gray_ptr_5_Z[0])
);
defparam \rd_gray_ptr_5[0] .INIT=4'h6;
// @38:15729
  CFG4 \wr_ptr_RNI27BN7_0[0]  (
	.A(wr_ptr_Z[0]),
	.B(RESETN),
	.C(un17_full_wr_i),
	.D(dmi_resp_valid),
	.Y(wr_ptr_RNI27BN7_0_Z[0])
);
defparam \wr_ptr_RNI27BN7_0[0] .INIT=16'h6AAA;
// @38:15839
  CFG4 \fifo_memory.awe0  (
	.A(wr_ptr_Z[0]),
	.B(RESETN),
	.C(un17_full_wr_i),
	.D(dmi_resp_valid),
	.Y(awe0)
);
defparam \fifo_memory.awe0 .INIT=16'h4000;
// @38:15729
  CFG4 \wr_ptr_RNI27BN7[0]  (
	.A(wr_ptr_Z[0]),
	.B(RESETN),
	.C(un17_full_wr_i),
	.D(dmi_resp_valid),
	.Y(CO0)
);
defparam \wr_ptr_RNI27BN7[0] .INIT=16'h8000;
// @38:15729
  CFG2 \wr_gray_ptr_RNO[1]  (
	.A(CO0),
	.B(wr_gray_ptr_Z[1]),
	.Y(wr_gray_ptr_RNO_Z[1])
);
defparam \wr_gray_ptr_RNO[1] .INIT=4'h6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_debug_fifo_34s_1s_1s */

module miv_rv32_debug_sba (
  req_masked,
  command_reg,
  dmi_resp_data,
  data_0_reg,
  cmderr_ff_4,
  debug_state_ns,
  debug_csr_addr_3_0,
  dmi_req_data,
  debug_sysbus_req_rd_byte_en_net,
  debug_sysbus_req_wr_data_net_1,
  debug_sysbus_req_wr_data_net_2,
  debug_sysbus_req_wr_data_net_3,
  debug_sysbus_req_wr_data_net_4,
  debug_sysbus_req_wr_data_net_7,
  debug_sysbus_req_wr_data_net_12,
  debug_sysbus_req_wr_data_net_17,
  debug_sysbus_req_wr_data_net_18,
  debug_sysbus_req_wr_data_net_19,
  debug_sysbus_req_wr_data_net_21,
  debug_sysbus_req_wr_data_net_22,
  debug_sysbus_req_wr_data_net_23,
  debug_sysbus_req_wr_data_net_28,
  debug_sysbus_req_wr_data_net_0,
  debug_sysbus_req_wr_data_net_20,
  debug_sysbus_req_wr_data_net_6,
  debug_sysbus_req_wr_byte_en_net,
  debug_state,
  debug_sysbus_req_addr_net_2,
  debug_sysbus_req_addr_net_4,
  debug_sysbus_req_addr_net_5,
  debug_sysbus_req_addr_net_9,
  debug_sysbus_req_addr_net_30,
  debug_sysbus_req_addr_net_31,
  debug_sysbus_req_addr_net_29,
  debug_sysbus_req_addr_net_28,
  debug_sysbus_req_addr_net_0,
  debug_sysbus_req_addr_net_1,
  abstractcs_cmderr,
  hipri_req_ptr_0,
  command_reg_state,
  cpu_d_resp_rd_data_net,
  sba_req_wr_data_int_8,
  sba_req_wr_data_int_2,
  sba_req_wr_data_int_1,
  sba_req_wr_data_int_0,
  sba_req_wr_data_int_19,
  sba_req_wr_data_int_18,
  sba_req_wr_data_int_17,
  sba_req_wr_data_int_16,
  sba_req_wr_data_int_14,
  sba_req_wr_data_int_13,
  sba_req_wr_data_int_12,
  sba_req_wr_data_int_11,
  sba_req_wr_data_int_30,
  sba_req_wr_data_int_29,
  sba_req_wr_data_int_28,
  sba_req_wr_data_int_27,
  sba_req_addr_int,
  command_reg_state_4_1_fast_0,
  command_reg_state_4_fast,
  debug_gpr_addr_6_fast,
  debug_csr_addr_6_fast,
  N_1302,
  apb_d_req_ready_net,
  cpu_d_req_ready_sig_3,
  cpu_d_req_ready_sig_1,
  cpu_d_req_is_apb,
  ahb_d_req_ready_net,
  cpu_d_req_is_ahb,
  N_1007,
  N_78_i,
  debug_gpr_addr_0_sqmuxa_i,
  debug_csr_rd_data_ready_1_sqmuxa_i,
  next_state20,
  access_reg_valid_1z,
  debug_csr_rd_data_ready_3_1z,
  un1_dmcontrol_ndmreset13_4_i,
  un1_clk_en_dm_1_i,
  cpu_debug_gpr_rd_en_net,
  debug_csr_valid_1_sqmuxa_0_259_a2_1z,
  debug_csr_addr_0_sqmuxa_0_246_a2_1z,
  N_79_i,
  data_0_reg_5_sm0,
  dmi_resp_valid_1z,
  cpu_d_resp_error_sig,
  abs_cmd_transfer_ff_3,
  dmcontrol_ndmreset_4,
  dmcontrol_ackhavereset_4,
  dmcontrol_haltreq_4,
  dmcontrol_resumereq_4,
  un1_dmcontrol_ndmreset13_2_i,
  N_55_i,
  dmstatus_allany_havereset_3,
  dmcontrol_ackhavereset,
  dmstatus_allany_havereset,
  debug_resume_req_3_1z,
  dmi_req_ready_1z,
  empty_rd,
  dmstatus_allany_resumeack_3,
  cpu_debug_resume_ack_net,
  N_41,
  abstractcs_cmderr_cmb_0_sqmuxa_1z,
  havereset_skip_pwrup_4,
  sba_req_wr_byte_en_1_1z,
  dmstatus_allany_halted_3,
  dmstatus_allany_halted,
  debug_sys_reset,
  debug_sysbus_req_ready_0,
  sba_req_addr_1,
  un1_debug_csr_rd_en,
  abstractcs_busy,
  cpu_debug_csr_op_rd_data_valid_net,
  cpu_debug_gpr_op_rd_data_valid_net,
  debug_halt_req_3_1z,
  dmcontrol_haltreq,
  cpu_debug_halt_ack_net,
  clk_en_dm_cmb_1z,
  debug_trx_os_net,
  abs_cmd_transfer_ff,
  cpu_debug_mode_net,
  havereset_skip_pwrup,
  cpu_debug_halt_req_net,
  un3_cpu_d_req_ready_sig_0,
  N_362_1,
  N_362_2,
  N_81_i,
  next_state_sm0,
  un1_dmcontrol_ndmreset13_i,
  dmcontrol_dmactive4_1z,
  dmstatus_allany_resumeack,
  dmcontrol_resumereq,
  data_0_reg_5_ss0_1z,
  cpu_debug_active_net,
  cpu_debug_csr_rd_en_net,
  N_84_i,
  debug_sysbus_resp_ready_net,
  debug_sysbus_req_valid_net,
  CLK,
  dff_arst,
  un1_next_state_0_sqmuxa_1z
)
;
input [1:0] req_masked ;
input [31:0] command_reg ;
output [33:0] dmi_resp_data ;
input [31:0] data_0_reg ;
output [2:0] cmderr_ff_4 ;
output [5:1] debug_state_ns ;
output debug_csr_addr_3_0 ;
input [40:0] dmi_req_data ;
output [3:0] debug_sysbus_req_rd_byte_en_net ;
output debug_sysbus_req_wr_data_net_1 ;
output debug_sysbus_req_wr_data_net_2 ;
output debug_sysbus_req_wr_data_net_3 ;
output debug_sysbus_req_wr_data_net_4 ;
output debug_sysbus_req_wr_data_net_7 ;
output debug_sysbus_req_wr_data_net_12 ;
output debug_sysbus_req_wr_data_net_17 ;
output debug_sysbus_req_wr_data_net_18 ;
output debug_sysbus_req_wr_data_net_19 ;
output debug_sysbus_req_wr_data_net_21 ;
output debug_sysbus_req_wr_data_net_22 ;
output debug_sysbus_req_wr_data_net_23 ;
output debug_sysbus_req_wr_data_net_28 ;
output debug_sysbus_req_wr_data_net_0 ;
output debug_sysbus_req_wr_data_net_20 ;
output debug_sysbus_req_wr_data_net_6 ;
output [3:0] debug_sysbus_req_wr_byte_en_net ;
input [5:0] debug_state ;
output debug_sysbus_req_addr_net_2 ;
output debug_sysbus_req_addr_net_4 ;
output debug_sysbus_req_addr_net_5 ;
output debug_sysbus_req_addr_net_9 ;
output debug_sysbus_req_addr_net_30 ;
output debug_sysbus_req_addr_net_31 ;
output debug_sysbus_req_addr_net_29 ;
output debug_sysbus_req_addr_net_28 ;
output debug_sysbus_req_addr_net_0 ;
output debug_sysbus_req_addr_net_1 ;
input [2:0] abstractcs_cmderr ;
input hipri_req_ptr_0 ;
input [5:0] command_reg_state ;
input [31:0] cpu_d_resp_rd_data_net ;
output sba_req_wr_data_int_8 ;
output sba_req_wr_data_int_2 ;
output sba_req_wr_data_int_1 ;
output sba_req_wr_data_int_0 ;
output sba_req_wr_data_int_19 ;
output sba_req_wr_data_int_18 ;
output sba_req_wr_data_int_17 ;
output sba_req_wr_data_int_16 ;
output sba_req_wr_data_int_14 ;
output sba_req_wr_data_int_13 ;
output sba_req_wr_data_int_12 ;
output sba_req_wr_data_int_11 ;
output sba_req_wr_data_int_30 ;
output sba_req_wr_data_int_29 ;
output sba_req_wr_data_int_28 ;
output sba_req_wr_data_int_27 ;
output [31:3] sba_req_addr_int ;
output command_reg_state_4_1_fast_0 ;
output [3:0] command_reg_state_4_fast ;
output [5:0] debug_gpr_addr_6_fast ;
output [11:0] debug_csr_addr_6_fast ;
input N_1302 ;
input apb_d_req_ready_net ;
input cpu_d_req_ready_sig_3 ;
input cpu_d_req_ready_sig_1 ;
input cpu_d_req_is_apb ;
input ahb_d_req_ready_net ;
input cpu_d_req_is_ahb ;
input N_1007 ;
output N_78_i ;
output debug_gpr_addr_0_sqmuxa_i ;
output debug_csr_rd_data_ready_1_sqmuxa_i ;
output next_state20 ;
output access_reg_valid_1z ;
output debug_csr_rd_data_ready_3_1z ;
output un1_dmcontrol_ndmreset13_4_i ;
output un1_clk_en_dm_1_i ;
input cpu_debug_gpr_rd_en_net ;
output debug_csr_valid_1_sqmuxa_0_259_a2_1z ;
output debug_csr_addr_0_sqmuxa_0_246_a2_1z ;
output N_79_i ;
output data_0_reg_5_sm0 ;
output dmi_resp_valid_1z ;
input cpu_d_resp_error_sig ;
output abs_cmd_transfer_ff_3 ;
output dmcontrol_ndmreset_4 ;
output dmcontrol_ackhavereset_4 ;
output dmcontrol_haltreq_4 ;
output dmcontrol_resumereq_4 ;
output un1_dmcontrol_ndmreset13_2_i ;
output N_55_i ;
output dmstatus_allany_havereset_3 ;
input dmcontrol_ackhavereset ;
input dmstatus_allany_havereset ;
output debug_resume_req_3_1z ;
output dmi_req_ready_1z ;
input empty_rd ;
output dmstatus_allany_resumeack_3 ;
input cpu_debug_resume_ack_net ;
output N_41 ;
output abstractcs_cmderr_cmb_0_sqmuxa_1z ;
output havereset_skip_pwrup_4 ;
output sba_req_wr_byte_en_1_1z ;
output dmstatus_allany_halted_3 ;
input dmstatus_allany_halted ;
input debug_sys_reset ;
input debug_sysbus_req_ready_0 ;
output sba_req_addr_1 ;
input un1_debug_csr_rd_en ;
input abstractcs_busy ;
input cpu_debug_csr_op_rd_data_valid_net ;
input cpu_debug_gpr_op_rd_data_valid_net ;
output debug_halt_req_3_1z ;
input dmcontrol_haltreq ;
input cpu_debug_halt_ack_net ;
output clk_en_dm_cmb_1z ;
input debug_trx_os_net ;
input abs_cmd_transfer_ff ;
input cpu_debug_mode_net ;
input havereset_skip_pwrup ;
input cpu_debug_halt_req_net ;
input un3_cpu_d_req_ready_sig_0 ;
input N_362_1 ;
input N_362_2 ;
output N_81_i ;
output next_state_sm0 ;
output un1_dmcontrol_ndmreset13_i ;
output dmcontrol_dmactive4_1z ;
input dmstatus_allany_resumeack ;
input dmcontrol_resumereq ;
output data_0_reg_5_ss0_1z ;
input cpu_debug_active_net ;
input cpu_debug_csr_rd_en_net ;
input N_84_i ;
output debug_sysbus_resp_ready_net ;
output debug_sysbus_req_valid_net ;
input CLK ;
input dff_arst ;
output un1_next_state_0_sqmuxa_1z ;
wire debug_csr_addr_3_0 ;
wire debug_sysbus_req_wr_data_net_1 ;
wire debug_sysbus_req_wr_data_net_2 ;
wire debug_sysbus_req_wr_data_net_3 ;
wire debug_sysbus_req_wr_data_net_4 ;
wire debug_sysbus_req_wr_data_net_7 ;
wire debug_sysbus_req_wr_data_net_12 ;
wire debug_sysbus_req_wr_data_net_17 ;
wire debug_sysbus_req_wr_data_net_18 ;
wire debug_sysbus_req_wr_data_net_19 ;
wire debug_sysbus_req_wr_data_net_21 ;
wire debug_sysbus_req_wr_data_net_22 ;
wire debug_sysbus_req_wr_data_net_23 ;
wire debug_sysbus_req_wr_data_net_28 ;
wire debug_sysbus_req_wr_data_net_0 ;
wire debug_sysbus_req_wr_data_net_20 ;
wire debug_sysbus_req_wr_data_net_6 ;
wire debug_sysbus_req_addr_net_2 ;
wire debug_sysbus_req_addr_net_4 ;
wire debug_sysbus_req_addr_net_5 ;
wire debug_sysbus_req_addr_net_9 ;
wire debug_sysbus_req_addr_net_30 ;
wire debug_sysbus_req_addr_net_31 ;
wire debug_sysbus_req_addr_net_29 ;
wire debug_sysbus_req_addr_net_28 ;
wire debug_sysbus_req_addr_net_0 ;
wire debug_sysbus_req_addr_net_1 ;
wire hipri_req_ptr_0 ;
wire sba_req_wr_data_int_8 ;
wire sba_req_wr_data_int_2 ;
wire sba_req_wr_data_int_1 ;
wire sba_req_wr_data_int_0 ;
wire sba_req_wr_data_int_19 ;
wire sba_req_wr_data_int_18 ;
wire sba_req_wr_data_int_17 ;
wire sba_req_wr_data_int_16 ;
wire sba_req_wr_data_int_14 ;
wire sba_req_wr_data_int_13 ;
wire sba_req_wr_data_int_12 ;
wire sba_req_wr_data_int_11 ;
wire sba_req_wr_data_int_30 ;
wire sba_req_wr_data_int_29 ;
wire sba_req_wr_data_int_28 ;
wire sba_req_wr_data_int_27 ;
wire command_reg_state_4_1_fast_0 ;
wire N_1302 ;
wire apb_d_req_ready_net ;
wire cpu_d_req_ready_sig_3 ;
wire cpu_d_req_ready_sig_1 ;
wire cpu_d_req_is_apb ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_is_ahb ;
wire N_1007 ;
wire N_78_i ;
wire debug_gpr_addr_0_sqmuxa_i ;
wire debug_csr_rd_data_ready_1_sqmuxa_i ;
wire next_state20 ;
wire access_reg_valid_1z ;
wire debug_csr_rd_data_ready_3_1z ;
wire un1_dmcontrol_ndmreset13_4_i ;
wire un1_clk_en_dm_1_i ;
wire cpu_debug_gpr_rd_en_net ;
wire debug_csr_valid_1_sqmuxa_0_259_a2_1z ;
wire debug_csr_addr_0_sqmuxa_0_246_a2_1z ;
wire N_79_i ;
wire data_0_reg_5_sm0 ;
wire dmi_resp_valid_1z ;
wire cpu_d_resp_error_sig ;
wire abs_cmd_transfer_ff_3 ;
wire dmcontrol_ndmreset_4 ;
wire dmcontrol_ackhavereset_4 ;
wire dmcontrol_haltreq_4 ;
wire dmcontrol_resumereq_4 ;
wire un1_dmcontrol_ndmreset13_2_i ;
wire N_55_i ;
wire dmstatus_allany_havereset_3 ;
wire dmcontrol_ackhavereset ;
wire dmstatus_allany_havereset ;
wire debug_resume_req_3_1z ;
wire dmi_req_ready_1z ;
wire empty_rd ;
wire dmstatus_allany_resumeack_3 ;
wire cpu_debug_resume_ack_net ;
wire N_41 ;
wire abstractcs_cmderr_cmb_0_sqmuxa_1z ;
wire havereset_skip_pwrup_4 ;
wire sba_req_wr_byte_en_1_1z ;
wire dmstatus_allany_halted_3 ;
wire dmstatus_allany_halted ;
wire debug_sys_reset ;
wire debug_sysbus_req_ready_0 ;
wire sba_req_addr_1 ;
wire un1_debug_csr_rd_en ;
wire abstractcs_busy ;
wire cpu_debug_csr_op_rd_data_valid_net ;
wire cpu_debug_gpr_op_rd_data_valid_net ;
wire debug_halt_req_3_1z ;
wire dmcontrol_haltreq ;
wire cpu_debug_halt_ack_net ;
wire clk_en_dm_cmb_1z ;
wire debug_trx_os_net ;
wire abs_cmd_transfer_ff ;
wire cpu_debug_mode_net ;
wire havereset_skip_pwrup ;
wire cpu_debug_halt_req_net ;
wire un3_cpu_d_req_ready_sig_0 ;
wire N_362_1 ;
wire N_362_2 ;
wire N_81_i ;
wire next_state_sm0 ;
wire un1_dmcontrol_ndmreset13_i ;
wire dmcontrol_dmactive4_1z ;
wire dmstatus_allany_resumeack ;
wire dmcontrol_resumereq ;
wire data_0_reg_5_ss0_1z ;
wire cpu_debug_active_net ;
wire cpu_debug_csr_rd_en_net ;
wire N_84_i ;
wire debug_sysbus_resp_ready_net ;
wire debug_sysbus_req_valid_net ;
wire CLK ;
wire dff_arst ;
wire un1_next_state_0_sqmuxa_1z ;
wire [7:0] counter_Z;
wire [0:0] counter_lm_0_fast_Z;
wire [7:7] counter_s_Z;
wire [6:1] counter_s;
wire [1:0] sba_state_Z;
wire [0:0] sba_state_ns;
wire [2:0] sbcs_access_ff_Z;
wire [2:0] sbcs_access_Z;
wire [31:0] sba_req_addr_int_16;
wire [2:0] sba_req_addr_int_Z;
wire [3:0] sba_req_wr_byte_en_int_Z;
wire [3:0] sba_req_wr_byte_en_int_13_Z;
wire [3:0] sba_req_rd_byte_en_int_Z;
wire [3:0] sba_req_rd_byte_en_int_13_Z;
wire [31:0] sbaddr_ff_Z;
wire [31:1] sbaddr_ff_6;
wire [31:0] sbdata_ff_Z;
wire [31:0] sbdata_ff_9;
wire [16:8] sbdata_ff_9_Z;
wire [3:0] prescale_counter_Z;
wire [3:0] prescale_counter_4_Z;
wire [31:0] sba_req_wr_data_int_10;
wire [31:3] sba_req_wr_data_int_Z;
wire [2:0] un1_access_valid_Z;
wire [31:0] sbaddr_Z;
wire [6:1] counter_cry_Z;
wire [6:1] counter_cry_Y;
wire [7:7] counter_s_FCO;
wire [7:7] counter_s_Y;
wire [7:0] sbdata_ff_3_3_1_0_co1;
wire [7:0] sbdata_ff_3_3_1_wmux_0_S;
wire [7:0] sbdata_ff_3;
wire [7:0] sbdata_ff_3_3_1_0_y0;
wire [7:0] sbdata_ff_3_3_1_0_co0;
wire [7:0] sbdata_ff_3_3_1_0_wmux_S;
wire [3:0] abs_cmd_regtype_cmb_Z;
wire [3:0] sba_req_rd_byte_en_int_13_m2_Z;
wire [1:1] debug_state_ns_a3_0_0_Z;
wire [1:1] cmderr_ff_cnst;
wire [3:1] debug_state_ns_0_Z;
wire [3:3] debug_state_ns_a3_0;
wire [24:6] debug_sysbus_req_addr_net;
wire [0:0] sba_state_ns_1;
wire [2:0] debug_sysbus_req_wr_data_net;
wire [29:2] sbaddr_ff_m;
wire [7:7] data_0_reg_m;
wire [2:0] sba_req_rd_byte_en_int_13_m0_Z;
wire [0:0] dmi_rdata_0_iv_1_Z;
wire [31:1] dmi_rdata_0_iv_0_Z;
wire [22:0] mem_rdata_iv_0_Z;
wire [31:2] mem_rdata;
wire [31:0] sbdata_Z;
wire [7:1] abs_cmd_cmb_Z;
wire [2:0] abs_cmd_regsize_cmb_Z;
wire [27:3] sbaddr_m;
wire [15:8] sba_resp_rd_data_m;
wire [3:0] sba_req_rd_byte_en_int_13_m2_2_Z;
wire [3:0] sba_req_wr_byte_en_int_13_m2_2_Z;
wire [31:24] sbdata_m;
wire [19:0] mem_rdata_m;
wire [7:0] sbdata_ff_9_iv_1_Z;
wire [2:0] sba_req_wr_byte_en_int_13_m2_1_Z;
wire [15:0] sbdata_ff_4_m;
wire [31:24] sba_req_wr_data_int_10_0_iv_0_Z;
wire [23:8] sba_req_wr_data_int_10_1_iv_0_Z;
wire [30:27] sba_req_wr_data_int_10_0_iv_1_Z;
wire un1_dmi_req_command_i ;
wire un1_next_state_0_sqmuxa_3_i_0 ;
wire next_state_0_sqmuxa_4_Z ;
wire valid_write_1_Z ;
wire valid_read_1_Z ;
wire next_state_sm0_2 ;
wire next_state_1_sqmuxa_3_Z ;
wire next_state_0_sqmuxa_Z ;
wire VCC ;
wire GND ;
wire counter_1_sqmuxa_Z ;
wire sbcs_autoincrement_ff_Z ;
wire sbcs_autoincrement_ff_3_Z ;
wire sbcs_to_err_ff_Z ;
wire sbcs_to_err_ff_10 ;
wire sbcs_ba_err_ff_Z ;
wire sbcs_ba_err_ff_7 ;
wire sbcs_uar_err_ff_Z ;
wire sbcs_uar_err_ff_6_iv_i_Z ;
wire sba_wr_req_ff_Z ;
wire sba_wr_req_ff_4_Z ;
wire sba_rd_req_ff_Z ;
wire sba_rd_req_ff_4_Z ;
wire m14 ;
wire sbcs_readonaddr_ff_Z ;
wire sbcs_readonaddr_ff_3_Z ;
wire sbcs_readonaddr_1_sqmuxa_i ;
wire sbcs_readondata_ff_Z ;
wire sbcs_readondata_ff_3_Z ;
wire sbcs_busyerror_ff_3 ;
wire sbcs_busyerror_3_sqmuxa_i ;
wire timeout_Z ;
wire timeout_4_Z ;
wire counter_1_sqmuxa_i ;
wire sba_busy ;
wire sbcs_busy_ff_1_sqmuxa_Z ;
wire sbcs_busy_ff_2_sqmuxa_i_Z ;
wire sba_req_valid_int_9_Z ;
wire sba_req_valid_int_2_sqmuxa_i_Z ;
wire un1_sbcs_readonaddr_ff7_7_i ;
wire sba_resp_ready_int_2_sqmuxa_i_Z ;
wire sbaddr_ff_6_cry_0_0_Y ;
wire un12lto14 ;
wire un12lt14 ;
wire sbaddr_ff_6_cry_0 ;
wire sbaddr_ff_6_cry_0_0_S ;
wire sbaddr_ff_6_cry_1 ;
wire sbaddr_ff_6_cry_1_0_Y ;
wire sbaddr_ff_6_cry_2 ;
wire sbaddr_ff_6_cry_2_0_Y ;
wire sbaddr_ff_6_cry_3_Z ;
wire sbaddr_ff_6_cry_3_Y ;
wire sbaddr_1_sqmuxa_Z ;
wire sbaddr_ff_6_cry_4_Z ;
wire sbaddr_ff_6_cry_4_Y ;
wire sbaddr_ff_6_cry_5_Z ;
wire sbaddr_ff_6_cry_5_Y ;
wire sbaddr_ff_6_cry_6_Z ;
wire sbaddr_ff_6_cry_6_Y ;
wire sbaddr_ff_6_cry_7_Z ;
wire sbaddr_ff_6_cry_7_Y ;
wire sbaddr_ff_6_cry_8_Z ;
wire sbaddr_ff_6_cry_8_Y ;
wire sbaddr_ff_6_cry_9_Z ;
wire sbaddr_ff_6_cry_9_Y ;
wire sbaddr_ff_6_cry_10_Z ;
wire sbaddr_ff_6_cry_10_Y ;
wire sbaddr_ff_6_cry_11_Z ;
wire sbaddr_ff_6_cry_11_Y ;
wire sbaddr_ff_6_cry_12_Z ;
wire sbaddr_ff_6_cry_12_Y ;
wire sbaddr_ff_6_cry_13_Z ;
wire sbaddr_ff_6_cry_13_Y ;
wire sbaddr_ff_6_cry_14_Z ;
wire sbaddr_ff_6_cry_14_Y ;
wire sbaddr_ff_6_cry_15_Z ;
wire sbaddr_ff_6_cry_15_Y ;
wire sbaddr_ff_6_cry_16_Z ;
wire sbaddr_ff_6_cry_16_Y ;
wire sbaddr_ff_6_cry_17_Z ;
wire sbaddr_ff_6_cry_17_Y ;
wire sbaddr_ff_6_cry_18_Z ;
wire sbaddr_ff_6_cry_18_Y ;
wire sbaddr_ff_6_cry_19_Z ;
wire sbaddr_ff_6_cry_19_Y ;
wire sbaddr_ff_6_cry_20_Z ;
wire sbaddr_ff_6_cry_20_Y ;
wire sbaddr_ff_6_cry_21_Z ;
wire sbaddr_ff_6_cry_21_Y ;
wire sbaddr_ff_6_cry_22_Z ;
wire sbaddr_ff_6_cry_22_Y ;
wire sbaddr_ff_6_cry_23_Z ;
wire sbaddr_ff_6_cry_23_Y ;
wire sbaddr_ff_6_cry_24_Z ;
wire sbaddr_ff_6_cry_24_Y ;
wire sbaddr_ff_6_cry_25_Z ;
wire sbaddr_ff_6_cry_25_Y ;
wire sbaddr_ff_6_cry_26_Z ;
wire sbaddr_ff_6_cry_26_Y ;
wire sbaddr_ff_6_cry_27_Z ;
wire sbaddr_ff_6_cry_27_Y ;
wire sbaddr_ff_6_cry_28_Z ;
wire sbaddr_ff_6_cry_28_Y ;
wire sbaddr_ff_6_cry_29_Z ;
wire sbaddr_ff_6_cry_29_Y ;
wire sbaddr_ff_6_s_31_FCO ;
wire sbaddr_ff_6_s_31_Y ;
wire sbaddr_ff_6_cry_30_Z ;
wire sbaddr_ff_6_cry_30_Y ;
wire counter_s_425_FCO ;
wire counter_s_425_S ;
wire counter_s_425_Y ;
wire data_0_reg8_sn ;
wire un1_debug_csr_valid19_Z ;
wire N_59 ;
wire sba_req_addr_int_1_sqmuxa_2_Z ;
wire sba_req_addr_int_1_sqmuxa_1_Z ;
wire un1_sbcs_readonaddr_ff7_5_2_Z ;
wire debug_csr_valid12_Z ;
wire N_693_3 ;
wire N_702_3 ;
wire count_en_0_Z ;
wire prescale_counter6_Z ;
wire sbcs_ba_err_ff_0_sqmuxa_1_0_Z ;
wire i2_mux ;
wire N_80_i ;
wire sbcs_ba_err_ff_0_sqmuxa_1_Z ;
wire next_state21_a0_0_Z ;
wire next_state21_a2_Z ;
wire sba_req_wr_data_int_1_sqmuxa_2_Z ;
wire N_113 ;
wire N_99 ;
wire sba_req_wr_data_int_4_sqmuxa_Z ;
wire sba_rd_req_cmb_1_sqmuxa_Z ;
wire sba_rd_req_cmb_f1_0_Z ;
wire dmstatus_allany_halted_m_1 ;
wire un1_mem_rd_resp19_0_Z ;
wire un28_valid_dmi_2_0_0_Z ;
wire prescale_counter6_3_Z ;
wire sba_req_rd_byte_en_int_13_sn_m7_0 ;
wire un10_access_valid_0_a3_0_Z ;
wire un4_dmi_req_abst_2 ;
wire sbcs_busyerror_1_sqmuxa_1_Z ;
wire un1_dmi_valid_i ;
wire sba_req_valid_int_0_sqmuxa_Z ;
wire sba_req_valid_int_1_sqmuxa_1_Z ;
wire un1_sbcs_busy_ff13_3_i ;
wire sba_req_wr_byte_en_int_0_sqmuxa_1 ;
wire cmderr_cmb_3_sqmuxa_Z ;
wire un8_valid_sba_2_Z ;
wire un12_valid_sba_3_Z ;
wire un16_dmi_valid_i ;
wire mem_wr ;
wire sbcs_ba_err_0_sqmuxa_2_Z ;
wire sba_rd_req_cmb ;
wire sba_wr_req_cmb ;
wire un1_sba_rd_req_cmb_1_Z ;
wire dmstatus_allany_havereset10_Z ;
wire debug_state34_Z ;
wire next_state50 ;
wire next_state_1_sqmuxa_2_Z ;
wire N_126 ;
wire N_127 ;
wire N_110 ;
wire N_107 ;
wire un1_sbcs_busy_ff13_i_0 ;
wire sbcs_to_err_ff_0_sqmuxa_Z ;
wire sbcs_to_err_ff_0_sqmuxa_2_Z ;
wire sbcs_ba_err_ff9_Z ;
wire sbcs_ba_err_ff_0_sqmuxa_Z ;
wire N_111 ;
wire mem_rdata34_Z ;
wire sba_wr_req_cmb_2_sqmuxa_1_Z ;
wire un1_sbcs_readonaddr_ff7_4_0_Z ;
wire debug_resume_req_3_0_Z ;
wire un4_dmi_req_abst_data0_2_Z ;
wire un8_valid_sba_2_0_Z ;
wire un12lto31_12_Z ;
wire un12lto31_11_Z ;
wire un12lto31_10_Z ;
wire un12lto31_9_Z ;
wire prescale_counter6_4_Z ;
wire un28_valid_dmi_2_0_Z ;
wire sba_req_rd_byte_en_int_13_sn_N_13_mux ;
wire N_112 ;
wire N_106 ;
wire sbcs_busyerror_1_sqmuxa_Z ;
wire mem_rd ;
wire sbcs_busyerror_5_Z ;
wire cmderr_cmb_0_sqmuxa_Z ;
wire un12_valid_sba_2_0_Z ;
wire sbcs_busyerror_0_sqmuxa_Z ;
wire sbdata_1_sqmuxa_Z ;
wire sba_req_valid_int_1_sqmuxa_Z ;
wire abstractcs_busy_cmb7 ;
wire abstractcs_busy_cmb ;
wire next_state28_Z ;
wire count_en_0_sqmuxa_1 ;
wire N_101 ;
wire sba_resp_ready_int21_Z ;
wire sbdata_ff_0_sqmuxa_Z ;
wire sba_req_addr_int14 ;
wire i3_mux ;
wire sbcs_autoincrement_0_sqmuxa_Z ;
wire un12_dmi_valid_i ;
wire next_state7_Z ;
wire sbcs_busy_ff14_i_o3_0_Z ;
wire sba_req_wr_data_int_3_sqmuxa_0_Z ;
wire un1_command_reg_state_1_2_Z ;
wire un12lto31_13_Z ;
wire un8_valid_sba_Z ;
wire un4_dmi_req_dmcontrol_Z ;
wire un4_dmi_req_abst_Z ;
wire un4_dmi_req_abst_data0_Z ;
wire un28_valid_dmi_Z ;
wire mem_rdata_2_sqmuxa_Z ;
wire un1_sbcs_busyerror_Z ;
wire mem_rdata_3_sqmuxa_Z ;
wire mem_rdata_1_sqmuxa_Z ;
wire un1_mem_rdata35_1_Z ;
wire sba_rd_req_cmb_2_sqmuxa_Z ;
wire sba_rd_req_cmb_1_sqmuxa_1_Z ;
wire sba_rd_req_cmb_2_sqmuxa_1_Z ;
wire sba_req_valid_int35_0_Z ;
wire next_state21_a1_0_Z ;
wire sbcs_busyerror_ff_3_f1_Z ;
wire un1_valid_dmi_Z ;
wire sba_wr_req_ff_i_m ;
wire sba_req_wr_data_int_1_sqmuxa_1_Z ;
wire dmstatus_allany_halted_m ;
wire sbdata_ff_1_sqmuxa_Z ;
wire sbdata_ff_3_sqmuxa_1_Z ;
wire sba_rd_req_cmb_1_sqmuxa_i_2 ;
wire sbcs_busyerror_0_sqmuxa_1_Z ;
wire sbdata_ff_2_sqmuxa_Z ;
wire N_65 ;
wire un1_debug_state_1_sqmuxa_1_Z ;
wire N_94 ;
wire sba_req_wr_byte_en_int_2_sqmuxa_sn ;
wire dmstatus_allany_halted_m_0 ;
wire dmstatus_allany_resumeack_m ;
wire dmstatus_allany_havereset_m ;
wire sba_req_rd_byte_en_int_13_sm0 ;
wire sba_req_wr_byte_en_int_3_sqmuxa_sn_1 ;
wire N_17_mux ;
wire sbcs_busy_ff15_0_a3_0_Z ;
wire cmderr_cmb_0 ;
wire un12 ;
wire valid_sba_Z ;
wire sba_req_wr_data_int_5_sqmuxa_4_Z ;
wire sba_req_wr_data_int_2_sqmuxa_Z ;
wire N_214 ;
wire CO1 ;
wire next_state21 ;
wire sba_resp_ready_int_0_sqmuxa_1_i ;
wire sba_wr_req_cmb7_Z ;
wire sbcs_autoincrement_Z ;
wire un1_dmi_req_command_2_Z ;
wire un11lto31_12_Z ;
wire un11lto31_11_Z ;
wire un11lto31_10_Z ;
wire un11lto31_9_Z ;
wire sba_req_wr_byte_en_int_4_sqmuxa_Z ;
wire N_82_1 ;
wire N_222 ;
wire sba_req_wr_byte_en_int_0_sqmuxa_Z ;
wire un3_access_reg_valid_3_Z ;
wire un3_access_reg_valid_2_Z ;
wire un3_access_reg_valid_1_Z ;
wire un3_access_reg_valid_0_Z ;
wire N_18_mux ;
wire cmderr_cmb_0_sqmuxa_2_Z ;
wire cmderr_cmb_1_sqmuxa_1_Z ;
wire debug_csr_valid19_2_Z ;
wire un1_next_state_1_0_0_Z ;
wire sbcs_busy_ff13_i_1_1_Z ;
wire un11lto31_13_Z ;
wire sba_req_wr_data_int_6_sqmuxa_Z ;
wire sba_req_wr_data_int_5_sqmuxa_Z ;
wire sbcs_to_err_Z ;
wire sbcs_ba_err_Z ;
wire sbcs_uar_err_Z ;
wire sbcs_busy_ff15 ;
wire un1_sba_resp_error_2_Z ;
wire N_78 ;
wire N_175 ;
wire N_191 ;
wire un3_access_reg_valid_Z ;
wire sba_resp_ready_int22_Z ;
wire un11 ;
wire N_159 ;
wire cmderr_cmb_3_sqmuxa_0_0_Z ;
wire un1_cmderr_cmb18 ;
wire sba_resp_ready_int_0_sqmuxa_Z ;
wire un1_sbcs_uar_err_ff_0_sqmuxa_i ;
wire un1_sbcs_ba_err_ff_0_sqmuxa_i_0 ;
wire un1_sbcs_busy_ff13_3_0_Z ;
wire sba_rd_req_cmb23_Z ;
wire next_state21_a4_Z ;
wire sba_req_addr_int_0_sqmuxa_a1_1_Z ;
wire next_state21_a1_1_Z ;
wire un2_valid_read ;
wire sba_req_addr_int_0_sqmuxa_0_1_Z ;
wire sba_req_addr_int_0_sqmuxa_a0_Z ;
wire next_state21_a0_Z ;
wire un1_debug_state_1_sqmuxa_3_Z ;
wire next_state21_0_0_Z ;
wire sba_req_addr_int_0_sqmuxa ;
wire sba_req_valid_int35_Z ;
wire un1_sba_req_valid_int35_1_Z ;
wire N_8 ;
wire un1_sbcs_readonaddr_ff7_7_Z ;
wire un1_sbcs_busy_ff13_2_0_Z ;
wire N_10 ;
wire N_9 ;
wire N_8_0 ;
wire N_7 ;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[11]  (
	.A(dmi_req_data[13]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[11]),
	.Y(debug_csr_addr_6_fast[11])
);
defparam \debug_csr_addr_6_fast_cZ[11] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[0]  (
	.A(dmi_req_data[2]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[0]),
	.Y(debug_csr_addr_6_fast[0])
);
defparam \debug_csr_addr_6_fast_cZ[0] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[1]  (
	.A(dmi_req_data[3]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[1]),
	.Y(debug_csr_addr_6_fast[1])
);
defparam \debug_csr_addr_6_fast_cZ[1] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[3]  (
	.A(dmi_req_data[5]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[3]),
	.Y(debug_csr_addr_6_fast[3])
);
defparam \debug_csr_addr_6_fast_cZ[3] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[4]  (
	.A(dmi_req_data[6]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[4]),
	.Y(debug_csr_addr_6_fast[4])
);
defparam \debug_csr_addr_6_fast_cZ[4] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[5]  (
	.A(dmi_req_data[7]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[5]),
	.Y(debug_csr_addr_6_fast[5])
);
defparam \debug_csr_addr_6_fast_cZ[5] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[6]  (
	.A(dmi_req_data[8]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[6]),
	.Y(debug_csr_addr_6_fast[6])
);
defparam \debug_csr_addr_6_fast_cZ[6] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[7]  (
	.A(dmi_req_data[9]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[7]),
	.Y(debug_csr_addr_6_fast[7])
);
defparam \debug_csr_addr_6_fast_cZ[7] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[8]  (
	.A(dmi_req_data[10]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[8]),
	.Y(debug_csr_addr_6_fast[8])
);
defparam \debug_csr_addr_6_fast_cZ[8] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[9]  (
	.A(dmi_req_data[11]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[9]),
	.Y(debug_csr_addr_6_fast[9])
);
defparam \debug_csr_addr_6_fast_cZ[9] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_csr_addr_6_fast_cZ[10]  (
	.A(dmi_req_data[12]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[10]),
	.Y(debug_csr_addr_6_fast[10])
);
defparam \debug_csr_addr_6_fast_cZ[10] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_gpr_addr_6_fast_cZ[0]  (
	.A(dmi_req_data[2]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[0]),
	.Y(debug_gpr_addr_6_fast[0])
);
defparam \debug_gpr_addr_6_fast_cZ[0] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_gpr_addr_6_fast_cZ[1]  (
	.A(dmi_req_data[3]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[1]),
	.Y(debug_gpr_addr_6_fast[1])
);
defparam \debug_gpr_addr_6_fast_cZ[1] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_gpr_addr_6_fast_cZ[3]  (
	.A(dmi_req_data[5]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[3]),
	.Y(debug_gpr_addr_6_fast[3])
);
defparam \debug_gpr_addr_6_fast_cZ[3] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_gpr_addr_6_fast_cZ[4]  (
	.A(dmi_req_data[6]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[4]),
	.Y(debug_gpr_addr_6_fast[4])
);
defparam \debug_gpr_addr_6_fast_cZ[4] .INIT=8'hB8;
// @38:14517
  CFG3 \debug_gpr_addr_6_fast_cZ[5]  (
	.A(dmi_req_data[7]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[5]),
	.Y(debug_gpr_addr_6_fast[5])
);
defparam \debug_gpr_addr_6_fast_cZ[5] .INIT=8'hB8;
// @38:14339
  CFG3 \command_reg_state_4_fast_cZ[0]  (
	.A(command_reg_state[5]),
	.B(un1_next_state_0_sqmuxa_1z),
	.C(un1_next_state_0_sqmuxa_3_i_0),
	.Y(command_reg_state_4_fast[0])
);
defparam \command_reg_state_4_fast_cZ[0] .INIT=8'hAB;
// @38:14339
  CFG3 \command_reg_state_4_fast_cZ[1]  (
	.A(next_state_0_sqmuxa_4_Z),
	.B(command_reg_state[0]),
	.C(valid_write_1_Z),
	.Y(command_reg_state_4_fast[1])
);
defparam \command_reg_state_4_fast_cZ[1] .INIT=8'h80;
// @38:14339
  CFG3 \command_reg_state_4_fast_cZ[2]  (
	.A(next_state_0_sqmuxa_4_Z),
	.B(command_reg_state[0]),
	.C(valid_read_1_Z),
	.Y(command_reg_state_4_fast[2])
);
defparam \command_reg_state_4_fast_cZ[2] .INIT=8'h80;
// @38:14339
  CFG2 \command_reg_state_4_fast_cZ[3]  (
	.A(next_state_sm0_2),
	.B(un1_next_state_0_sqmuxa_1z),
	.Y(command_reg_state_4_fast[3])
);
defparam \command_reg_state_4_fast_cZ[3] .INIT=4'h2;
// @38:14339
  CFG3 \command_reg_state_4_1_fast[4]  (
	.A(next_state_1_sqmuxa_3_Z),
	.B(next_state_0_sqmuxa_Z),
	.C(un1_next_state_0_sqmuxa_1z),
	.Y(command_reg_state_4_1_fast_0)
);
defparam \command_reg_state_4_1_fast[4] .INIT=8'hCA;
// @38:15548
  CFG1 \counter_lm_0_fast[0]  (
	.A(counter_Z[0]),
	.Y(counter_lm_0_fast_Z[0])
);
defparam \counter_lm_0_fast[0] .INIT=2'h1;
// @38:15548
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(counter_1_sqmuxa_Z)
);
// @38:15548
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(counter_1_sqmuxa_Z)
);
// @38:15548
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(counter_1_sqmuxa_Z)
);
// @38:15548
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(counter_1_sqmuxa_Z)
);
// @38:15548
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(counter_1_sqmuxa_Z)
);
// @38:15548
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(counter_1_sqmuxa_Z)
);
// @38:15548
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(counter_1_sqmuxa_Z)
);
// @38:15548
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_lm_0_fast_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(counter_1_sqmuxa_Z)
);
// @38:15259
  SLE sbcs_autoincrement_ff (
	.Q(sbcs_autoincrement_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_autoincrement_ff_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sbcs_to_err_ff (
	.Q(sbcs_to_err_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_to_err_ff_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sbcs_ba_err_ff (
	.Q(sbcs_ba_err_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_ba_err_ff_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sbcs_uar_err_ff (
	.Q(sbcs_uar_err_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_uar_err_ff_6_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sba_wr_req_ff (
	.Q(sba_wr_req_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_wr_req_ff_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sba_rd_req_ff (
	.Q(sba_rd_req_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_rd_req_ff_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15192
  SLE \sba_state[1]  (
	.Q(sba_state_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(m14),
	.EN(sba_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15192
  SLE \sba_state[0]  (
	.Q(sba_state_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sbcs_readonaddr_ff (
	.Q(sbcs_readonaddr_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_readonaddr_ff_3_Z),
	.EN(sbcs_readonaddr_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sbcs_readondata_ff (
	.Q(sbcs_readondata_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_readondata_ff_3_Z),
	.EN(sbcs_readonaddr_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sbcs_busyerror_ff (
	.Q(dmi_resp_data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_busyerror_ff_3),
	.EN(sbcs_busyerror_3_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15548
  SLE timeout (
	.Q(timeout_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(timeout_4_Z),
	.EN(counter_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sbcs_busy_ff (
	.Q(sba_busy),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_busy_ff_1_sqmuxa_Z),
	.EN(sbcs_busy_ff_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sba_req_valid_int (
	.Q(debug_sysbus_req_valid_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_valid_int_9_Z),
	.EN(sba_req_valid_int_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE sba_resp_ready_int (
	.Q(debug_sysbus_resp_ready_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_sbcs_readonaddr_ff7_7_i),
	.EN(sba_resp_ready_int_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbcs_access_ff[2]  (
	.Q(sbcs_access_ff_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_access_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:15259
  SLE \sbcs_access_ff[1]  (
	.Q(sbcs_access_ff_Z[1]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_access_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_84_i)
);
// @38:15259
  SLE \sbcs_access_ff[0]  (
	.Q(sbcs_access_ff_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_access_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:15259
  SLE \sba_req_addr_int_Z[3]  (
	.Q(sba_req_addr_int[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int[2]  (
	.Q(sba_req_addr_int_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int[1]  (
	.Q(sba_req_addr_int_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int[0]  (
	.Q(sba_req_addr_int_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_byte_en_int[3]  (
	.Q(sba_req_wr_byte_en_int_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_byte_en_int_13_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_byte_en_int[2]  (
	.Q(sba_req_wr_byte_en_int_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_byte_en_int_13_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_byte_en_int[1]  (
	.Q(sba_req_wr_byte_en_int_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_byte_en_int_13_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_byte_en_int[0]  (
	.Q(sba_req_wr_byte_en_int_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_byte_en_int_13_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_rd_byte_en_int[3]  (
	.Q(sba_req_rd_byte_en_int_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_rd_byte_en_int_13_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_rd_byte_en_int[2]  (
	.Q(sba_req_rd_byte_en_int_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_rd_byte_en_int_13_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_rd_byte_en_int[1]  (
	.Q(sba_req_rd_byte_en_int_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_rd_byte_en_int_13_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_rd_byte_en_int[0]  (
	.Q(sba_req_rd_byte_en_int_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_rd_byte_en_int_13_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[18]  (
	.Q(sba_req_addr_int[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[17]  (
	.Q(sba_req_addr_int[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[16]  (
	.Q(sba_req_addr_int[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[15]  (
	.Q(sba_req_addr_int[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[14]  (
	.Q(sba_req_addr_int[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[13]  (
	.Q(sba_req_addr_int[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[12]  (
	.Q(sba_req_addr_int[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[11]  (
	.Q(sba_req_addr_int[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[10]  (
	.Q(sba_req_addr_int[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[9]  (
	.Q(sba_req_addr_int[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[8]  (
	.Q(sba_req_addr_int[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[7]  (
	.Q(sba_req_addr_int[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[6]  (
	.Q(sba_req_addr_int[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[5]  (
	.Q(sba_req_addr_int[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[4]  (
	.Q(sba_req_addr_int[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[1]  (
	.Q(sbaddr_ff_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[0]  (
	.Q(sbaddr_ff_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6_cry_0_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[31]  (
	.Q(sba_req_addr_int[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[30]  (
	.Q(sba_req_addr_int[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[29]  (
	.Q(sba_req_addr_int[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[28]  (
	.Q(sba_req_addr_int[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[27]  (
	.Q(sba_req_addr_int[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[26]  (
	.Q(sba_req_addr_int[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[25]  (
	.Q(sba_req_addr_int[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[24]  (
	.Q(sba_req_addr_int[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[23]  (
	.Q(sba_req_addr_int[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[22]  (
	.Q(sba_req_addr_int[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[21]  (
	.Q(sba_req_addr_int[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[20]  (
	.Q(sba_req_addr_int[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_addr_int_Z[19]  (
	.Q(sba_req_addr_int[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[16]  (
	.Q(sbaddr_ff_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[15]  (
	.Q(sbaddr_ff_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[14]  (
	.Q(un12lto14),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[13]  (
	.Q(un12lt14),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[12]  (
	.Q(sbaddr_ff_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[11]  (
	.Q(sbaddr_ff_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[10]  (
	.Q(sbaddr_ff_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[9]  (
	.Q(sbaddr_ff_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[8]  (
	.Q(sbaddr_ff_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[7]  (
	.Q(sbaddr_ff_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[6]  (
	.Q(sbaddr_ff_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[5]  (
	.Q(sbaddr_ff_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[4]  (
	.Q(sbaddr_ff_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[3]  (
	.Q(sbaddr_ff_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[2]  (
	.Q(sbaddr_ff_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[31]  (
	.Q(sbaddr_ff_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[30]  (
	.Q(sbaddr_ff_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[29]  (
	.Q(sbaddr_ff_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[28]  (
	.Q(sbaddr_ff_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[27]  (
	.Q(sbaddr_ff_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[26]  (
	.Q(sbaddr_ff_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[25]  (
	.Q(sbaddr_ff_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[24]  (
	.Q(sbaddr_ff_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[23]  (
	.Q(sbaddr_ff_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[22]  (
	.Q(sbaddr_ff_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[21]  (
	.Q(sbaddr_ff_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[20]  (
	.Q(sbaddr_ff_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[19]  (
	.Q(sbaddr_ff_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[18]  (
	.Q(sbaddr_ff_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbaddr_ff[17]  (
	.Q(sbaddr_ff_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[10]  (
	.Q(sbdata_ff_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[9]  (
	.Q(sbdata_ff_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[8]  (
	.Q(sbdata_ff_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[7]  (
	.Q(sbdata_ff_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[6]  (
	.Q(sbdata_ff_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[5]  (
	.Q(sbdata_ff_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[4]  (
	.Q(sbdata_ff_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[3]  (
	.Q(sbdata_ff_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[2]  (
	.Q(sbdata_ff_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[1]  (
	.Q(sbdata_ff_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[0]  (
	.Q(sbdata_ff_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15548
  SLE \prescale_counter[3]  (
	.Q(prescale_counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(prescale_counter_4_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15548
  SLE \prescale_counter[2]  (
	.Q(prescale_counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(prescale_counter_4_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15548
  SLE \prescale_counter[1]  (
	.Q(prescale_counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(prescale_counter_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15548
  SLE \prescale_counter[0]  (
	.Q(prescale_counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(prescale_counter_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[25]  (
	.Q(sbdata_ff_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[24]  (
	.Q(sbdata_ff_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[23]  (
	.Q(sbdata_ff_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[22]  (
	.Q(sbdata_ff_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[21]  (
	.Q(sbdata_ff_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[20]  (
	.Q(sbdata_ff_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[19]  (
	.Q(sbdata_ff_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[18]  (
	.Q(sbdata_ff_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[17]  (
	.Q(sbdata_ff_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[16]  (
	.Q(sbdata_ff_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[15]  (
	.Q(sbdata_ff_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[14]  (
	.Q(sbdata_ff_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[13]  (
	.Q(sbdata_ff_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[12]  (
	.Q(sbdata_ff_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[11]  (
	.Q(sbdata_ff_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[8]  (
	.Q(sba_req_wr_data_int_8),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[7]  (
	.Q(sba_req_wr_data_int_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[6]  (
	.Q(sba_req_wr_data_int_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[5]  (
	.Q(sba_req_wr_data_int_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[4]  (
	.Q(sba_req_wr_data_int_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[3]  (
	.Q(sba_req_wr_data_int_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[2]  (
	.Q(sba_req_wr_data_int_2),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[1]  (
	.Q(sba_req_wr_data_int_1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[0]  (
	.Q(sba_req_wr_data_int_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[31]  (
	.Q(sbdata_ff_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[30]  (
	.Q(sbdata_ff_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[29]  (
	.Q(sbdata_ff_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[28]  (
	.Q(sbdata_ff_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[27]  (
	.Q(sbdata_ff_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sbdata_ff[26]  (
	.Q(sbdata_ff_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[23]  (
	.Q(sba_req_wr_data_int_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[22]  (
	.Q(sba_req_wr_data_int_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[21]  (
	.Q(sba_req_wr_data_int_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[20]  (
	.Q(sba_req_wr_data_int_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[19]  (
	.Q(sba_req_wr_data_int_19),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[18]  (
	.Q(sba_req_wr_data_int_18),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[17]  (
	.Q(sba_req_wr_data_int_17),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[16]  (
	.Q(sba_req_wr_data_int_16),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[15]  (
	.Q(sba_req_wr_data_int_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[14]  (
	.Q(sba_req_wr_data_int_14),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[13]  (
	.Q(sba_req_wr_data_int_13),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[12]  (
	.Q(sba_req_wr_data_int_12),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[11]  (
	.Q(sba_req_wr_data_int_11),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[10]  (
	.Q(sba_req_wr_data_int_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[9]  (
	.Q(sba_req_wr_data_int_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[31]  (
	.Q(sba_req_wr_data_int_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[30]  (
	.Q(sba_req_wr_data_int_30),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[29]  (
	.Q(sba_req_wr_data_int_29),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[28]  (
	.Q(sba_req_wr_data_int_28),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[27]  (
	.Q(sba_req_wr_data_int_27),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[26]  (
	.Q(sba_req_wr_data_int_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[25]  (
	.Q(sba_req_wr_data_int_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15259
  SLE \sba_req_wr_data_int[24]  (
	.Q(sba_req_wr_data_int_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:15261
  ARI1 sbaddr_ff_6_cry_0_0 (
	.FCO(sbaddr_ff_6_cry_0),
	.S(sbaddr_ff_6_cry_0_0_S),
	.Y(sbaddr_ff_6_cry_0_0_Y),
	.B(un1_access_valid_Z[0]),
	.C(N_84_i),
	.D(GND),
	.A(sbaddr_Z[0]),
	.FCI(GND)
);
defparam sbaddr_ff_6_cry_0_0.INIT=20'h54488;
// @38:15261
  ARI1 sbaddr_ff_6_cry_1_0 (
	.FCO(sbaddr_ff_6_cry_1),
	.S(sbaddr_ff_6[1]),
	.Y(sbaddr_ff_6_cry_1_0_Y),
	.B(un1_access_valid_Z[1]),
	.C(N_84_i),
	.D(GND),
	.A(sbaddr_Z[1]),
	.FCI(sbaddr_ff_6_cry_0)
);
defparam sbaddr_ff_6_cry_1_0.INIT=20'h54488;
// @38:15261
  ARI1 sbaddr_ff_6_cry_2_0 (
	.FCO(sbaddr_ff_6_cry_2),
	.S(sbaddr_ff_6[2]),
	.Y(sbaddr_ff_6_cry_2_0_Y),
	.B(un1_access_valid_Z[2]),
	.C(N_84_i),
	.D(GND),
	.A(sbaddr_Z[2]),
	.FCI(sbaddr_ff_6_cry_1)
);
defparam sbaddr_ff_6_cry_2_0.INIT=20'h54488;
// @38:15261
  ARI1 sbaddr_ff_6_cry_3 (
	.FCO(sbaddr_ff_6_cry_3_Z),
	.S(sbaddr_ff_6[3]),
	.Y(sbaddr_ff_6_cry_3_Y),
	.B(dmi_req_data[5]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[3]),
	.FCI(sbaddr_ff_6_cry_2)
);
defparam sbaddr_ff_6_cry_3.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_4 (
	.FCO(sbaddr_ff_6_cry_4_Z),
	.S(sbaddr_ff_6[4]),
	.Y(sbaddr_ff_6_cry_4_Y),
	.B(N_84_i),
	.C(sbaddr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_3_Z)
);
defparam sbaddr_ff_6_cry_4.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_5 (
	.FCO(sbaddr_ff_6_cry_5_Z),
	.S(sbaddr_ff_6[5]),
	.Y(sbaddr_ff_6_cry_5_Y),
	.B(N_84_i),
	.C(sbaddr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_4_Z)
);
defparam sbaddr_ff_6_cry_5.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_6 (
	.FCO(sbaddr_ff_6_cry_6_Z),
	.S(sbaddr_ff_6[6]),
	.Y(sbaddr_ff_6_cry_6_Y),
	.B(N_84_i),
	.C(sbaddr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_5_Z)
);
defparam sbaddr_ff_6_cry_6.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_7 (
	.FCO(sbaddr_ff_6_cry_7_Z),
	.S(sbaddr_ff_6[7]),
	.Y(sbaddr_ff_6_cry_7_Y),
	.B(N_84_i),
	.C(sbaddr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_6_Z)
);
defparam sbaddr_ff_6_cry_7.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_8 (
	.FCO(sbaddr_ff_6_cry_8_Z),
	.S(sbaddr_ff_6[8]),
	.Y(sbaddr_ff_6_cry_8_Y),
	.B(N_84_i),
	.C(sbaddr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_7_Z)
);
defparam sbaddr_ff_6_cry_8.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_9 (
	.FCO(sbaddr_ff_6_cry_9_Z),
	.S(sbaddr_ff_6[9]),
	.Y(sbaddr_ff_6_cry_9_Y),
	.B(N_84_i),
	.C(sbaddr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_8_Z)
);
defparam sbaddr_ff_6_cry_9.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_10 (
	.FCO(sbaddr_ff_6_cry_10_Z),
	.S(sbaddr_ff_6[10]),
	.Y(sbaddr_ff_6_cry_10_Y),
	.B(N_84_i),
	.C(sbaddr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_9_Z)
);
defparam sbaddr_ff_6_cry_10.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_11 (
	.FCO(sbaddr_ff_6_cry_11_Z),
	.S(sbaddr_ff_6[11]),
	.Y(sbaddr_ff_6_cry_11_Y),
	.B(dmi_req_data[13]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[11]),
	.FCI(sbaddr_ff_6_cry_10_Z)
);
defparam sbaddr_ff_6_cry_11.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_12 (
	.FCO(sbaddr_ff_6_cry_12_Z),
	.S(sbaddr_ff_6[12]),
	.Y(sbaddr_ff_6_cry_12_Y),
	.B(dmi_req_data[14]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[12]),
	.FCI(sbaddr_ff_6_cry_11_Z)
);
defparam sbaddr_ff_6_cry_12.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_13 (
	.FCO(sbaddr_ff_6_cry_13_Z),
	.S(sbaddr_ff_6[13]),
	.Y(sbaddr_ff_6_cry_13_Y),
	.B(dmi_req_data[15]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(un12lt14),
	.FCI(sbaddr_ff_6_cry_12_Z)
);
defparam sbaddr_ff_6_cry_13.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_14 (
	.FCO(sbaddr_ff_6_cry_14_Z),
	.S(sbaddr_ff_6[14]),
	.Y(sbaddr_ff_6_cry_14_Y),
	.B(dmi_req_data[16]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(un12lto14),
	.FCI(sbaddr_ff_6_cry_13_Z)
);
defparam sbaddr_ff_6_cry_14.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_15 (
	.FCO(sbaddr_ff_6_cry_15_Z),
	.S(sbaddr_ff_6[15]),
	.Y(sbaddr_ff_6_cry_15_Y),
	.B(dmi_req_data[17]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[15]),
	.FCI(sbaddr_ff_6_cry_14_Z)
);
defparam sbaddr_ff_6_cry_15.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_16 (
	.FCO(sbaddr_ff_6_cry_16_Z),
	.S(sbaddr_ff_6[16]),
	.Y(sbaddr_ff_6_cry_16_Y),
	.B(dmi_req_data[18]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[16]),
	.FCI(sbaddr_ff_6_cry_15_Z)
);
defparam sbaddr_ff_6_cry_16.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_17 (
	.FCO(sbaddr_ff_6_cry_17_Z),
	.S(sbaddr_ff_6[17]),
	.Y(sbaddr_ff_6_cry_17_Y),
	.B(dmi_req_data[19]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[17]),
	.FCI(sbaddr_ff_6_cry_16_Z)
);
defparam sbaddr_ff_6_cry_17.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_18 (
	.FCO(sbaddr_ff_6_cry_18_Z),
	.S(sbaddr_ff_6[18]),
	.Y(sbaddr_ff_6_cry_18_Y),
	.B(dmi_req_data[20]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[18]),
	.FCI(sbaddr_ff_6_cry_17_Z)
);
defparam sbaddr_ff_6_cry_18.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_19 (
	.FCO(sbaddr_ff_6_cry_19_Z),
	.S(sbaddr_ff_6[19]),
	.Y(sbaddr_ff_6_cry_19_Y),
	.B(dmi_req_data[21]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[19]),
	.FCI(sbaddr_ff_6_cry_18_Z)
);
defparam sbaddr_ff_6_cry_19.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_20 (
	.FCO(sbaddr_ff_6_cry_20_Z),
	.S(sbaddr_ff_6[20]),
	.Y(sbaddr_ff_6_cry_20_Y),
	.B(N_84_i),
	.C(sbaddr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_19_Z)
);
defparam sbaddr_ff_6_cry_20.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_21 (
	.FCO(sbaddr_ff_6_cry_21_Z),
	.S(sbaddr_ff_6[21]),
	.Y(sbaddr_ff_6_cry_21_Y),
	.B(dmi_req_data[23]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[21]),
	.FCI(sbaddr_ff_6_cry_20_Z)
);
defparam sbaddr_ff_6_cry_21.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_22 (
	.FCO(sbaddr_ff_6_cry_22_Z),
	.S(sbaddr_ff_6[22]),
	.Y(sbaddr_ff_6_cry_22_Y),
	.B(dmi_req_data[24]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[22]),
	.FCI(sbaddr_ff_6_cry_21_Z)
);
defparam sbaddr_ff_6_cry_22.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_23 (
	.FCO(sbaddr_ff_6_cry_23_Z),
	.S(sbaddr_ff_6[23]),
	.Y(sbaddr_ff_6_cry_23_Y),
	.B(dmi_req_data[25]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[23]),
	.FCI(sbaddr_ff_6_cry_22_Z)
);
defparam sbaddr_ff_6_cry_23.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_24 (
	.FCO(sbaddr_ff_6_cry_24_Z),
	.S(sbaddr_ff_6[24]),
	.Y(sbaddr_ff_6_cry_24_Y),
	.B(N_84_i),
	.C(sbaddr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_23_Z)
);
defparam sbaddr_ff_6_cry_24.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_25 (
	.FCO(sbaddr_ff_6_cry_25_Z),
	.S(sbaddr_ff_6[25]),
	.Y(sbaddr_ff_6_cry_25_Y),
	.B(dmi_req_data[27]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[25]),
	.FCI(sbaddr_ff_6_cry_24_Z)
);
defparam sbaddr_ff_6_cry_25.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_26 (
	.FCO(sbaddr_ff_6_cry_26_Z),
	.S(sbaddr_ff_6[26]),
	.Y(sbaddr_ff_6_cry_26_Y),
	.B(dmi_req_data[28]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[26]),
	.FCI(sbaddr_ff_6_cry_25_Z)
);
defparam sbaddr_ff_6_cry_26.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_27 (
	.FCO(sbaddr_ff_6_cry_27_Z),
	.S(sbaddr_ff_6[27]),
	.Y(sbaddr_ff_6_cry_27_Y),
	.B(dmi_req_data[29]),
	.C(N_84_i),
	.D(sbaddr_1_sqmuxa_Z),
	.A(sbaddr_ff_Z[27]),
	.FCI(sbaddr_ff_6_cry_26_Z)
);
defparam sbaddr_ff_6_cry_27.INIT=20'h48C80;
// @38:15261
  ARI1 sbaddr_ff_6_cry_28 (
	.FCO(sbaddr_ff_6_cry_28_Z),
	.S(sbaddr_ff_6[28]),
	.Y(sbaddr_ff_6_cry_28_Y),
	.B(N_84_i),
	.C(sbaddr_Z[28]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_27_Z)
);
defparam sbaddr_ff_6_cry_28.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_29 (
	.FCO(sbaddr_ff_6_cry_29_Z),
	.S(sbaddr_ff_6[29]),
	.Y(sbaddr_ff_6_cry_29_Y),
	.B(N_84_i),
	.C(sbaddr_Z[29]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_28_Z)
);
defparam sbaddr_ff_6_cry_29.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_s_31 (
	.FCO(sbaddr_ff_6_s_31_FCO),
	.S(sbaddr_ff_6[31]),
	.Y(sbaddr_ff_6_s_31_Y),
	.B(N_84_i),
	.C(sbaddr_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_30_Z)
);
defparam sbaddr_ff_6_s_31.INIT=20'h48800;
// @38:15261
  ARI1 sbaddr_ff_6_cry_30 (
	.FCO(sbaddr_ff_6_cry_30_Z),
	.S(sbaddr_ff_6[30]),
	.Y(sbaddr_ff_6_cry_30_Y),
	.B(N_84_i),
	.C(sbaddr_Z[30]),
	.D(GND),
	.A(VCC),
	.FCI(sbaddr_ff_6_cry_29_Z)
);
defparam sbaddr_ff_6_cry_30.INIT=20'h48800;
// @38:15548
  ARI1 counter_s_425 (
	.FCO(counter_s_425_FCO),
	.S(counter_s_425_S),
	.Y(counter_s_425_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_425.INIT=20'h4AA00;
// @38:15548
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_425_FCO)
);
defparam \counter_cry[1] .INIT=20'h4AA00;
// @38:15548
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h4AA00;
// @38:15548
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h4AA00;
// @38:15548
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h4AA00;
// @38:15548
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h4AA00;
// @38:15548
  ARI1 \counter_s[7]  (
	.FCO(counter_s_FCO[7]),
	.S(counter_s_Z[7]),
	.Y(counter_s_Y[7]),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_s[7] .INIT=20'h4AA00;
// @38:15548
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h4AA00;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_wmux_0[6]  (
	.FCO(sbdata_ff_3_3_1_0_co1[6]),
	.S(sbdata_ff_3_3_1_wmux_0_S[6]),
	.Y(sbdata_ff_3[6]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[22]),
	.D(cpu_d_resp_rd_data_net[30]),
	.A(sbdata_ff_3_3_1_0_y0[6]),
	.FCI(sbdata_ff_3_3_1_0_co0[6])
);
defparam \sbdata_ff_3_3_1_wmux_0[6] .INIT=20'h0F588;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_0_wmux[6]  (
	.FCO(sbdata_ff_3_3_1_0_co0[6]),
	.S(sbdata_ff_3_3_1_0_wmux_S[6]),
	.Y(sbdata_ff_3_3_1_0_y0[6]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[6]),
	.D(cpu_d_resp_rd_data_net[14]),
	.A(sbaddr_Z[0]),
	.FCI(VCC)
);
defparam \sbdata_ff_3_3_1_0_wmux[6] .INIT=20'h0FA44;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_wmux_0[3]  (
	.FCO(sbdata_ff_3_3_1_0_co1[3]),
	.S(sbdata_ff_3_3_1_wmux_0_S[3]),
	.Y(sbdata_ff_3[3]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[19]),
	.D(cpu_d_resp_rd_data_net[27]),
	.A(sbdata_ff_3_3_1_0_y0[3]),
	.FCI(sbdata_ff_3_3_1_0_co0[3])
);
defparam \sbdata_ff_3_3_1_wmux_0[3] .INIT=20'h0F588;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_0_wmux[3]  (
	.FCO(sbdata_ff_3_3_1_0_co0[3]),
	.S(sbdata_ff_3_3_1_0_wmux_S[3]),
	.Y(sbdata_ff_3_3_1_0_y0[3]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[3]),
	.D(cpu_d_resp_rd_data_net[11]),
	.A(sbaddr_Z[0]),
	.FCI(VCC)
);
defparam \sbdata_ff_3_3_1_0_wmux[3] .INIT=20'h0FA44;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_wmux_0[4]  (
	.FCO(sbdata_ff_3_3_1_0_co1[4]),
	.S(sbdata_ff_3_3_1_wmux_0_S[4]),
	.Y(sbdata_ff_3[4]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[20]),
	.D(cpu_d_resp_rd_data_net[28]),
	.A(sbdata_ff_3_3_1_0_y0[4]),
	.FCI(sbdata_ff_3_3_1_0_co0[4])
);
defparam \sbdata_ff_3_3_1_wmux_0[4] .INIT=20'h0F588;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_0_wmux[4]  (
	.FCO(sbdata_ff_3_3_1_0_co0[4]),
	.S(sbdata_ff_3_3_1_0_wmux_S[4]),
	.Y(sbdata_ff_3_3_1_0_y0[4]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[4]),
	.D(cpu_d_resp_rd_data_net[12]),
	.A(sbaddr_Z[0]),
	.FCI(VCC)
);
defparam \sbdata_ff_3_3_1_0_wmux[4] .INIT=20'h0FA44;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_wmux_0[0]  (
	.FCO(sbdata_ff_3_3_1_0_co1[0]),
	.S(sbdata_ff_3_3_1_wmux_0_S[0]),
	.Y(sbdata_ff_3[0]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[16]),
	.D(cpu_d_resp_rd_data_net[24]),
	.A(sbdata_ff_3_3_1_0_y0[0]),
	.FCI(sbdata_ff_3_3_1_0_co0[0])
);
defparam \sbdata_ff_3_3_1_wmux_0[0] .INIT=20'h0F588;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_0_wmux[0]  (
	.FCO(sbdata_ff_3_3_1_0_co0[0]),
	.S(sbdata_ff_3_3_1_0_wmux_S[0]),
	.Y(sbdata_ff_3_3_1_0_y0[0]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[0]),
	.D(cpu_d_resp_rd_data_net[8]),
	.A(sbaddr_Z[0]),
	.FCI(VCC)
);
defparam \sbdata_ff_3_3_1_0_wmux[0] .INIT=20'h0FA44;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_wmux_0[2]  (
	.FCO(sbdata_ff_3_3_1_0_co1[2]),
	.S(sbdata_ff_3_3_1_wmux_0_S[2]),
	.Y(sbdata_ff_3[2]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[18]),
	.D(cpu_d_resp_rd_data_net[26]),
	.A(sbdata_ff_3_3_1_0_y0[2]),
	.FCI(sbdata_ff_3_3_1_0_co0[2])
);
defparam \sbdata_ff_3_3_1_wmux_0[2] .INIT=20'h0F588;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_0_wmux[2]  (
	.FCO(sbdata_ff_3_3_1_0_co0[2]),
	.S(sbdata_ff_3_3_1_0_wmux_S[2]),
	.Y(sbdata_ff_3_3_1_0_y0[2]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[2]),
	.D(cpu_d_resp_rd_data_net[10]),
	.A(sbaddr_Z[0]),
	.FCI(VCC)
);
defparam \sbdata_ff_3_3_1_0_wmux[2] .INIT=20'h0FA44;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_wmux_0[5]  (
	.FCO(sbdata_ff_3_3_1_0_co1[5]),
	.S(sbdata_ff_3_3_1_wmux_0_S[5]),
	.Y(sbdata_ff_3[5]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[21]),
	.D(cpu_d_resp_rd_data_net[29]),
	.A(sbdata_ff_3_3_1_0_y0[5]),
	.FCI(sbdata_ff_3_3_1_0_co0[5])
);
defparam \sbdata_ff_3_3_1_wmux_0[5] .INIT=20'h0F588;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_0_wmux[5]  (
	.FCO(sbdata_ff_3_3_1_0_co0[5]),
	.S(sbdata_ff_3_3_1_0_wmux_S[5]),
	.Y(sbdata_ff_3_3_1_0_y0[5]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[5]),
	.D(cpu_d_resp_rd_data_net[13]),
	.A(sbaddr_Z[0]),
	.FCI(VCC)
);
defparam \sbdata_ff_3_3_1_0_wmux[5] .INIT=20'h0FA44;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_wmux_0[1]  (
	.FCO(sbdata_ff_3_3_1_0_co1[1]),
	.S(sbdata_ff_3_3_1_wmux_0_S[1]),
	.Y(sbdata_ff_3[1]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[17]),
	.D(cpu_d_resp_rd_data_net[25]),
	.A(sbdata_ff_3_3_1_0_y0[1]),
	.FCI(sbdata_ff_3_3_1_0_co0[1])
);
defparam \sbdata_ff_3_3_1_wmux_0[1] .INIT=20'h0F588;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_0_wmux[1]  (
	.FCO(sbdata_ff_3_3_1_0_co0[1]),
	.S(sbdata_ff_3_3_1_0_wmux_S[1]),
	.Y(sbdata_ff_3_3_1_0_y0[1]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[1]),
	.D(cpu_d_resp_rd_data_net[9]),
	.A(sbaddr_Z[0]),
	.FCI(VCC)
);
defparam \sbdata_ff_3_3_1_0_wmux[1] .INIT=20'h0FA44;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_wmux_0[7]  (
	.FCO(sbdata_ff_3_3_1_0_co1[7]),
	.S(sbdata_ff_3_3_1_wmux_0_S[7]),
	.Y(sbdata_ff_3[7]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[23]),
	.D(cpu_d_resp_rd_data_net[31]),
	.A(sbdata_ff_3_3_1_0_y0[7]),
	.FCI(sbdata_ff_3_3_1_0_co0[7])
);
defparam \sbdata_ff_3_3_1_wmux_0[7] .INIT=20'h0F588;
// @38:15514
  ARI1 \sbdata_ff_3_3_1_0_wmux[7]  (
	.FCO(sbdata_ff_3_3_1_0_co0[7]),
	.S(sbdata_ff_3_3_1_0_wmux_S[7]),
	.Y(sbdata_ff_3_3_1_0_y0[7]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[7]),
	.D(cpu_d_resp_rd_data_net[15]),
	.A(sbaddr_Z[0]),
	.FCI(VCC)
);
defparam \sbdata_ff_3_3_1_0_wmux[7] .INIT=20'h0FA44;
// @38:14647
  CFG3 data_0_reg_5_ss0 (
	.A(cpu_debug_csr_rd_en_net),
	.B(data_0_reg8_sn),
	.C(cpu_debug_active_net),
	.Y(data_0_reg_5_ss0_1z)
);
defparam data_0_reg_5_ss0.INIT=8'h2F;
// @38:14537
  CFG3 un1_debug_csr_valid19 (
	.A(abs_cmd_regtype_cmb_Z[2]),
	.B(abs_cmd_regtype_cmb_Z[3]),
	.C(abs_cmd_regtype_cmb_Z[1]),
	.Y(un1_debug_csr_valid19_Z)
);
defparam un1_debug_csr_valid19.INIT=8'h01;
// @38:14736
  CFG3 \debug_state_ns_i_o3[4]  (
	.A(debug_state[3]),
	.B(dmcontrol_resumereq),
	.C(dmstatus_allany_resumeack),
	.Y(N_59)
);
defparam \debug_state_ns_i_o3[4] .INIT=8'h5D;
// @38:15261
  CFG4 \sba_req_rd_byte_en_int_13[1]  (
	.A(sba_req_addr_int_1_sqmuxa_2_Z),
	.B(sba_req_addr_int_1_sqmuxa_1_Z),
	.C(sba_req_rd_byte_en_int_13_m2_Z[1]),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_rd_byte_en_int_13_Z[1])
);
defparam \sba_req_rd_byte_en_int_13[1] .INIT=16'h0010;
// @38:15261
  CFG4 \sba_req_rd_byte_en_int_13[3]  (
	.A(sba_req_addr_int_1_sqmuxa_2_Z),
	.B(sba_req_addr_int_1_sqmuxa_1_Z),
	.C(sba_req_rd_byte_en_int_13_m2_Z[3]),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_rd_byte_en_int_13_Z[3])
);
defparam \sba_req_rd_byte_en_int_13[3] .INIT=16'h0010;
// @38:15261
  CFG4 \sba_req_rd_byte_en_int_13[2]  (
	.A(sba_req_addr_int_1_sqmuxa_2_Z),
	.B(sba_req_addr_int_1_sqmuxa_1_Z),
	.C(sba_req_rd_byte_en_int_13_m2_Z[2]),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_rd_byte_en_int_13_Z[2])
);
defparam \sba_req_rd_byte_en_int_13[2] .INIT=16'h0010;
// @38:15261
  CFG4 \sba_req_rd_byte_en_int_13[0]  (
	.A(sba_req_addr_int_1_sqmuxa_2_Z),
	.B(sba_req_addr_int_1_sqmuxa_1_Z),
	.C(sba_req_rd_byte_en_int_13_m2_Z[0]),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_rd_byte_en_int_13_Z[0])
);
defparam \sba_req_rd_byte_en_int_13[0] .INIT=16'h0010;
// @38:14337
  CFG4 dmcontrol_dmactive4_RNI6AGJJ (
	.A(N_84_i),
	.B(cpu_debug_active_net),
	.C(dmcontrol_dmactive4_1z),
	.D(un1_dmi_req_command_i),
	.Y(un1_dmcontrol_ndmreset13_i)
);
defparam dmcontrol_dmactive4_RNI6AGJJ.INIT=16'hFE54;
// @38:14398
  CFG4 next_states2 (
	.A(command_reg_state[1]),
	.B(un1_next_state_0_sqmuxa_1z),
	.C(command_reg_state[3]),
	.D(command_reg_state[4]),
	.Y(next_state_sm0)
);
defparam next_states2.INIT=16'hFFFE;
// @38:14536
  CFG3 debug_csr_addr_0_sqmuxa_0_246_a2_i (
	.A(debug_csr_valid12_Z),
	.B(N_693_3),
	.C(N_702_3),
	.Y(N_81_i)
);
defparam debug_csr_addr_0_sqmuxa_0_246_a2_i.INIT=8'hC8;
// @38:15559
  CFG2 counter_1_sqmuxa_i_0 (
	.A(count_en_0_Z),
	.B(prescale_counter6_Z),
	.Y(counter_1_sqmuxa_i)
);
defparam counter_1_sqmuxa_i_0.INIT=4'hD;
// @38:15473
  CFG3 sbcs_ba_err_ff_0_sqmuxa_1 (
	.A(sbcs_ba_err_ff_0_sqmuxa_1_0_Z),
	.B(i2_mux),
	.C(N_80_i),
	.Y(sbcs_ba_err_ff_0_sqmuxa_1_Z)
);
defparam sbcs_ba_err_ff_0_sqmuxa_1.INIT=8'h02;
// @38:15222
  CFG4 next_state21_a2 (
	.A(N_362_2),
	.B(N_362_1),
	.C(next_state21_a0_0_Z),
	.D(un3_cpu_d_req_ready_sig_0),
	.Y(next_state21_a2_Z)
);
defparam next_state21_a2.INIT=16'hE000;
// @38:15351
  CFG4 sba_req_wr_data_int_4_sqmuxa (
	.A(sba_req_wr_data_int_1_sqmuxa_2_Z),
	.B(N_113),
	.C(N_80_i),
	.D(N_99),
	.Y(sba_req_wr_data_int_4_sqmuxa_Z)
);
defparam sba_req_wr_data_int_4_sqmuxa.INIT=16'h0008;
// @38:15070
  CFG2 sba_rd_req_cmb_f1_0 (
	.A(sba_rd_req_cmb_1_sqmuxa_Z),
	.B(sba_rd_req_ff_Z),
	.Y(sba_rd_req_cmb_f1_0_Z)
);
defparam sba_rd_req_cmb_f1_0.INIT=4'hE;
// @38:14023
  CFG2 \dmi_rdata_0_iv_RNO_1[0]  (
	.A(dmi_req_data[36]),
	.B(dmi_req_data[39]),
	.Y(dmstatus_allany_halted_m_1)
);
defparam \dmi_rdata_0_iv_RNO_1[0] .INIT=4'h1;
// @38:15129
  CFG2 un1_mem_rd_resp19_0 (
	.A(dmi_req_data[34]),
	.B(sba_busy),
	.Y(un1_mem_rd_resp19_0_Z)
);
defparam un1_mem_rd_resp19_0.INIT=4'hD;
// @38:13969
  CFG2 un28_valid_dmi_2_0_0 (
	.A(dmi_req_data[37]),
	.B(dmi_req_data[40]),
	.Y(un28_valid_dmi_2_0_0_Z)
);
defparam un28_valid_dmi_2_0_0.INIT=4'h1;
// @38:15559
  CFG2 prescale_counter6_3 (
	.A(counter_Z[4]),
	.B(counter_Z[5]),
	.Y(prescale_counter6_3_Z)
);
defparam prescale_counter6_3.INIT=4'h8;
// @38:15351
  CFG2 \sbcs_access_RNID2FB1[1]  (
	.A(sbcs_access_Z[0]),
	.B(sbcs_access_Z[1]),
	.Y(sba_req_rd_byte_en_int_13_sn_m7_0)
);
defparam \sbcs_access_RNID2FB1[1] .INIT=4'h1;
// @38:15026
  CFG2 un10_access_valid_0_a3_0 (
	.A(sbcs_access_Z[1]),
	.B(sbcs_access_Z[2]),
	.Y(un10_access_valid_0_a3_0_Z)
);
defparam un10_access_valid_0_a3_0.INIT=4'h1;
// @38:13975
  CFG2 un16_valid_sba_1 (
	.A(dmi_req_data[34]),
	.B(dmi_req_data[38]),
	.Y(un4_dmi_req_abst_2)
);
defparam un16_valid_sba_1.INIT=4'h4;
// @38:14736
  CFG2 \debug_state_ns_a3_0_0[1]  (
	.A(debug_state[1]),
	.B(cpu_debug_halt_req_net),
	.Y(debug_state_ns_a3_0_0_Z[1])
);
defparam \debug_state_ns_a3_0_0[1] .INIT=4'h2;
// @38:15133
  CFG2 un1_dmi_valid (
	.A(sbcs_busyerror_1_sqmuxa_1_Z),
	.B(dmi_req_data[36]),
	.Y(un1_dmi_valid_i)
);
defparam un1_dmi_valid.INIT=4'hB;
// @38:15351
  CFG2 sba_req_valid_int_1_sqmuxa_1 (
	.A(sba_req_valid_int_0_sqmuxa_Z),
	.B(N_84_i),
	.Y(sba_req_valid_int_1_sqmuxa_1_Z)
);
defparam sba_req_valid_int_1_sqmuxa_1.INIT=4'h8;
// @38:15351
  CFG2 un1_sbcs_busy_ff13_3_RNIJKLT6 (
	.A(un1_sbcs_busy_ff13_3_i),
	.B(N_84_i),
	.Y(sba_req_wr_byte_en_int_0_sqmuxa_1)
);
defparam un1_sbcs_busy_ff13_3_RNIJKLT6.INIT=4'h8;
// @38:14339
  CFG2 \cmderr_ff_cnst_0_a2[1]  (
	.A(cmderr_cmb_3_sqmuxa_Z),
	.B(N_84_i),
	.Y(cmderr_ff_cnst[1])
);
defparam \cmderr_ff_cnst_0_a2[1] .INIT=4'h4;
// @38:13977
  CFG2 un8_valid_sba_2 (
	.A(dmi_req_data[38]),
	.B(dmi_req_data[39]),
	.Y(un8_valid_sba_2_Z)
);
defparam un8_valid_sba_2.INIT=4'h8;
// @38:13976
  CFG2 un12_valid_sba_3 (
	.A(dmi_req_data[36]),
	.B(dmi_req_data[35]),
	.Y(un12_valid_sba_3_Z)
);
defparam un12_valid_sba_3.INIT=4'h1;
// @38:15129
  CFG2 sbcs_ba_err_0_sqmuxa_2 (
	.A(un16_dmi_valid_i),
	.B(mem_wr),
	.Y(sbcs_ba_err_0_sqmuxa_2_Z)
);
defparam sbcs_ba_err_0_sqmuxa_2.INIT=4'h8;
// @38:15070
  CFG2 un1_sba_rd_req_cmb_1 (
	.A(sba_rd_req_cmb),
	.B(sba_wr_req_cmb),
	.Y(un1_sba_rd_req_cmb_1_Z)
);
defparam un1_sba_rd_req_cmb_1.INIT=4'hE;
// @38:14180
  CFG2 dmstatus_allany_havereset10 (
	.A(debug_state[0]),
	.B(havereset_skip_pwrup),
	.Y(dmstatus_allany_havereset10_Z)
);
defparam dmstatus_allany_havereset10.INIT=4'h2;
// @38:14779
  CFG2 debug_state34 (
	.A(dmcontrol_resumereq),
	.B(dmstatus_allany_resumeack),
	.Y(debug_state34_Z)
);
defparam debug_state34.INIT=4'h2;
// @38:14539
  CFG2 debug_csr_valid13 (
	.A(cpu_debug_mode_net),
	.B(command_reg_state[3]),
	.Y(N_702_3)
);
defparam debug_csr_valid13.INIT=4'h8;
// @38:14462
  CFG2 next_state_1_sqmuxa_3 (
	.A(next_state50),
	.B(command_reg_state[4]),
	.Y(next_state_1_sqmuxa_3_Z)
);
defparam next_state_1_sqmuxa_3.INIT=4'h4;
// @38:14398
  CFG2 un1_next_state_0_sqmuxa (
	.A(command_reg_state[2]),
	.B(command_reg_state[5]),
	.Y(un1_next_state_0_sqmuxa_1z)
);
defparam un1_next_state_0_sqmuxa.INIT=4'hE;
// @38:14470
  CFG2 next_state_1_sqmuxa_2 (
	.A(cpu_debug_mode_net),
	.B(command_reg_state[3]),
	.Y(next_state_1_sqmuxa_2_Z)
);
defparam next_state_1_sqmuxa_2.INIT=4'h4;
// @38:14539
  CFG2 debug_csr_valid12 (
	.A(cpu_debug_mode_net),
	.B(command_reg_state[4]),
	.Y(debug_csr_valid12_Z)
);
defparam debug_csr_valid12.INIT=4'h8;
// @38:14444
  CFG2 next_state_0_sqmuxa (
	.A(abs_cmd_transfer_ff),
	.B(command_reg_state[2]),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=4'h8;
// @38:15016
  CFG2 sba_req_addr_1_0_a2 (
	.A(sba_state_Z[0]),
	.B(sba_state_Z[1]),
	.Y(N_126)
);
defparam sba_req_addr_1_0_a2.INIT=4'h2;
// @38:15016
  CFG2 sba_req_addr_1_0_a2_0 (
	.A(sba_state_Z[0]),
	.B(sba_state_Z[1]),
	.Y(N_127)
);
defparam sba_req_addr_1_0_a2_0.INIT=4'h4;
// @38:14934
  CFG2 un7_sba_req_rd_byte_en_int_0_a3 (
	.A(sbaddr_Z[1]),
	.B(sbaddr_Z[0]),
	.Y(N_110)
);
defparam un7_sba_req_rd_byte_en_int_0_a3.INIT=4'h1;
// @38:14934
  CFG2 un12_sba_req_rd_byte_en_int_0_a3 (
	.A(sbaddr_Z[1]),
	.B(sbaddr_Z[0]),
	.Y(N_107)
);
defparam un12_sba_req_rd_byte_en_int_0_a3.INIT=4'h4;
// @38:14934
  CFG2 un26_sba_req_rd_byte_en_int_i_o3 (
	.A(sbaddr_Z[1]),
	.B(sbaddr_Z[0]),
	.Y(N_99)
);
defparam un26_sba_req_rd_byte_en_int_i_o3.INIT=4'h7;
// @38:15362
  CFG2 sbcs_to_err_ff_0_sqmuxa_2 (
	.A(un1_sbcs_busy_ff13_i_0),
	.B(sbcs_to_err_ff_0_sqmuxa_Z),
	.Y(sbcs_to_err_ff_0_sqmuxa_2_Z)
);
defparam sbcs_to_err_ff_0_sqmuxa_2.INIT=4'h8;
// @38:15361
  CFG2 sbcs_ba_err_ff_0_sqmuxa (
	.A(un1_sbcs_busy_ff13_i_0),
	.B(sbcs_ba_err_ff9_Z),
	.Y(sbcs_ba_err_ff_0_sqmuxa_Z)
);
defparam sbcs_ba_err_ff_0_sqmuxa.INIT=4'h8;
// @38:14934
  CFG2 un19_sba_req_rd_byte_en_int_0_a3 (
	.A(sbaddr_Z[1]),
	.B(sbaddr_Z[0]),
	.Y(N_111)
);
defparam un19_sba_req_rd_byte_en_int_0_a3.INIT=4'h2;
// @38:15129
  CFG2 sba_wr_req_cmb_2_sqmuxa_1 (
	.A(mem_rdata34_Z),
	.B(mem_wr),
	.Y(sba_wr_req_cmb_2_sqmuxa_1_Z)
);
defparam sba_wr_req_cmb_2_sqmuxa_1.INIT=4'h8;
// @38:15261
  CFG3 un1_sbcs_readonaddr_ff7_4_0 (
	.A(N_84_i),
	.B(sba_req_addr_int_1_sqmuxa_1_Z),
	.C(sba_req_addr_int_1_sqmuxa_2_Z),
	.Y(un1_sbcs_readonaddr_ff7_4_0_Z)
);
defparam un1_sbcs_readonaddr_ff7_4_0.INIT=8'hFD;
// @38:14718
  CFG3 debug_resume_req_3_0 (
	.A(debug_state[5]),
	.B(debug_state[3]),
	.C(debug_trx_os_net),
	.Y(debug_resume_req_3_0_Z)
);
defparam debug_resume_req_3_0.INIT=8'h0E;
// @38:13964
  CFG3 un4_dmi_req_abst_data0_2 (
	.A(dmi_req_data[39]),
	.B(dmi_req_data[35]),
	.C(dmi_req_data[34]),
	.Y(un4_dmi_req_abst_data0_2_Z)
);
defparam un4_dmi_req_abst_data0_2.INIT=8'h01;
// @38:13977
  CFG3 un8_valid_sba_2_0 (
	.A(dmi_req_data[40]),
	.B(dmi_req_data[37]),
	.C(dmi_req_data[34]),
	.Y(un8_valid_sba_2_0_Z)
);
defparam un8_valid_sba_2_0.INIT=8'h04;
// @38:15168
  CFG4 un12lto31_12 (
	.A(sbaddr_ff_Z[31]),
	.B(sbaddr_ff_Z[30]),
	.C(sbaddr_ff_Z[23]),
	.D(sbaddr_ff_Z[22]),
	.Y(un12lto31_12_Z)
);
defparam un12lto31_12.INIT=16'hFFFE;
// @38:15168
  CFG4 un12lto31_11 (
	.A(sbaddr_ff_Z[21]),
	.B(sbaddr_ff_Z[17]),
	.C(sbaddr_ff_Z[16]),
	.D(sbaddr_ff_Z[15]),
	.Y(un12lto31_11_Z)
);
defparam un12lto31_11.INIT=16'hFFFE;
// @38:15168
  CFG4 un12lto31_10 (
	.A(sbaddr_ff_Z[28]),
	.B(sbaddr_ff_Z[20]),
	.C(sbaddr_ff_Z[19]),
	.D(sbaddr_ff_Z[18]),
	.Y(un12lto31_10_Z)
);
defparam un12lto31_10.INIT=16'hFFFE;
// @38:15168
  CFG4 un12lto31_9 (
	.A(sbaddr_ff_Z[29]),
	.B(sbaddr_ff_Z[27]),
	.C(sbaddr_ff_Z[26]),
	.D(sbaddr_ff_Z[25]),
	.Y(un12lto31_9_Z)
);
defparam un12lto31_9.INIT=16'hFFFE;
// @38:15559
  CFG4 prescale_counter6_4 (
	.A(counter_Z[3]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(prescale_counter6_4_Z)
);
defparam prescale_counter6_4.INIT=16'h8000;
// @38:13969
  CFG2 un28_valid_dmi_2_0 (
	.A(un28_valid_dmi_2_0_0_Z),
	.B(dmi_req_data[39]),
	.Y(un28_valid_dmi_2_0_Z)
);
defparam un28_valid_dmi_2_0.INIT=4'h2;
// @38:14128
  CFG3 clk_en_dm_cmb (
	.A(dmcontrol_dmactive4_1z),
	.B(cpu_debug_active_net),
	.C(N_84_i),
	.Y(clk_en_dm_cmb_1z)
);
defparam clk_en_dm_cmb.INIT=8'hFE;
// @38:14700
  CFG4 debug_halt_req_3 (
	.A(debug_state[2]),
	.B(cpu_debug_halt_ack_net),
	.C(debug_state[1]),
	.D(dmcontrol_haltreq),
	.Y(debug_halt_req_3_1z)
);
defparam debug_halt_req_3.INIT=16'h3200;
// @38:15351
  CFG4 \sbcs_access_RNIP4HFF[2]  (
	.A(sbcs_access_Z[2]),
	.B(N_84_i),
	.C(N_80_i),
	.D(sba_rd_req_cmb),
	.Y(sba_req_rd_byte_en_int_13_sn_N_13_mux)
);
defparam \sbcs_access_RNIP4HFF[2] .INIT=16'h0400;
// @38:15026
  CFG3 un7_access_valid_0_a3 (
	.A(sbcs_access_Z[2]),
	.B(sbcs_access_Z[1]),
	.C(sbcs_access_Z[0]),
	.Y(N_112)
);
defparam un7_access_valid_0_a3.INIT=8'h04;
// @38:15026
  CFG2 un13_access_valid_0_a3 (
	.A(un10_access_valid_0_a3_0_Z),
	.B(sbcs_access_Z[0]),
	.Y(N_113)
);
defparam un13_access_valid_0_a3.INIT=4'h2;
// @38:15026
  CFG2 un10_access_valid_0_a3 (
	.A(un10_access_valid_0_a3_0_Z),
	.B(sbcs_access_Z[0]),
	.Y(N_106)
);
defparam un10_access_valid_0_a3.INIT=4'h8;
// @38:14462
  CFG3 \command_logic.next_state50  (
	.A(cpu_debug_gpr_op_rd_data_valid_net),
	.B(cpu_debug_mode_net),
	.C(cpu_debug_csr_op_rd_data_valid_net),
	.Y(next_state50)
);
defparam \command_logic.next_state50 .INIT=8'hC8;
// @38:15133
  CFG3 sbcs_busyerror_1_sqmuxa (
	.A(sba_busy),
	.B(dmi_req_data[36]),
	.C(dmi_req_data[34]),
	.Y(sbcs_busyerror_1_sqmuxa_Z)
);
defparam sbcs_busyerror_1_sqmuxa.INIT=8'hA8;
// @38:15072
  CFG3 sbcs_busyerror_5 (
	.A(dmi_resp_data[0]),
	.B(mem_rd),
	.C(sbcs_busyerror_1_sqmuxa_1_Z),
	.Y(sbcs_busyerror_5_Z)
);
defparam sbcs_busyerror_5.INIT=8'hEA;
// @38:14398
  CFG3 cmderr_cmb_0_sqmuxa (
	.A(command_reg_state[1]),
	.B(command_reg_state[2]),
	.C(abs_cmd_transfer_ff),
	.Y(cmderr_cmb_0_sqmuxa_Z)
);
defparam cmderr_cmb_0_sqmuxa.INIT=8'hE0;
// @38:13976
  CFG3 un12_valid_sba_2_0 (
	.A(dmi_req_data[36]),
	.B(dmi_req_data[40]),
	.C(dmi_req_data[35]),
	.Y(un12_valid_sba_2_0_Z)
);
defparam un12_valid_sba_2_0.INIT=8'h01;
// @38:15129
  CFG2 sbdata_1_sqmuxa (
	.A(sba_wr_req_cmb_2_sqmuxa_1_Z),
	.B(sbcs_busyerror_0_sqmuxa_Z),
	.Y(sbdata_1_sqmuxa_Z)
);
defparam sbdata_1_sqmuxa.INIT=4'h8;
// @38:15368
  CFG2 sba_req_valid_int_1_sqmuxa (
	.A(N_80_i),
	.B(un1_sba_rd_req_cmb_1_Z),
	.Y(sba_req_valid_int_1_sqmuxa_Z)
);
defparam sba_req_valid_int_1_sqmuxa.INIT=4'h1;
// @38:14383
  CFG3 abstractcs_busy_cmb_iv (
	.A(abstractcs_busy),
	.B(un1_debug_csr_rd_en),
	.C(abstractcs_busy_cmb7),
	.Y(abstractcs_busy_cmb)
);
defparam abstractcs_busy_cmb_iv.INIT=8'hF2;
// @38:14736
  CFG4 \debug_state_ns_cZ[2]  (
	.A(cpu_debug_halt_req_net),
	.B(debug_state[1]),
	.C(cpu_debug_halt_ack_net),
	.D(debug_state[2]),
	.Y(debug_state_ns[2])
);
defparam \debug_state_ns_cZ[2] .INIT=16'h8F88;
// @38:14398
  CFG3 next_states2_2 (
	.A(abs_cmd_transfer_ff),
	.B(command_reg_state[1]),
	.C(next_state_1_sqmuxa_2_Z),
	.Y(next_state_sm0_2)
);
defparam next_states2_2.INIT=8'hF8;
// @38:15351
  CFG3 sba_req_wr_data_int_1_sqmuxa_2 (
	.A(sba_rd_req_cmb),
	.B(N_84_i),
	.C(sba_wr_req_cmb),
	.Y(sba_req_wr_data_int_1_sqmuxa_2_Z)
);
defparam sba_req_wr_data_int_1_sqmuxa_2.INIT=8'h40;
// @38:15243
  CFG2 count_en_0_sqmuxa_1_0_a3 (
	.A(next_state28_Z),
	.B(N_127),
	.Y(count_en_0_sqmuxa_1)
);
defparam count_en_0_sqmuxa_1_0_a3.INIT=4'h8;
// @38:15016
  CFG2 sba_req_addr_1_0 (
	.A(sba_state_Z[0]),
	.B(sba_state_Z[1]),
	.Y(sba_req_addr_1)
);
defparam sba_req_addr_1_0.INIT=4'h6;
// @38:15028
  CFG3 misaligned_sbaddr_i_o2 (
	.A(sbcs_access_Z[1]),
	.B(sbcs_access_Z[0]),
	.C(sbaddr_Z[0]),
	.Y(N_101)
);
defparam misaligned_sbaddr_i_o2.INIT=8'hEA;
// @38:15351
  CFG3 sbdata_ff_0_sqmuxa (
	.A(sba_resp_ready_int21_Z),
	.B(count_en_0_sqmuxa_1),
	.C(N_84_i),
	.Y(sbdata_ff_0_sqmuxa_Z)
);
defparam sbdata_ff_0_sqmuxa.INIT=8'h70;
// @38:15026
  CFG3 access_valid_i_o3 (
	.A(sbcs_access_Z[2]),
	.B(sbcs_access_Z[1]),
	.C(sbcs_access_Z[0]),
	.Y(sba_req_addr_int14)
);
defparam access_valid_i_o3.INIT=8'hEA;
// @38:15192
  CFG3 \sba_state_ns_1_0_.m5  (
	.A(sbaddr_Z[1]),
	.B(sbcs_access_Z[1]),
	.C(sbaddr_Z[0]),
	.Y(i3_mux)
);
defparam \sba_state_ns_1_0_.m5 .INIT=8'h48;
// @38:15129
  CFG3 sbcs_autoincrement_0_sqmuxa (
	.A(un16_dmi_valid_i),
	.B(mem_rdata34_Z),
	.C(mem_wr),
	.Y(sbcs_autoincrement_0_sqmuxa_Z)
);
defparam sbcs_autoincrement_0_sqmuxa.INIT=8'h80;
// @38:15129
  CFG4 sbaddr_1_sqmuxa (
	.A(sba_busy),
	.B(mem_wr),
	.C(un12_dmi_valid_i),
	.D(mem_rdata34_Z),
	.Y(sbaddr_1_sqmuxa_Z)
);
defparam sbaddr_1_sqmuxa.INIT=16'h4000;
// @38:15259
  CFG2 sbcs_busyerror_ff_RNO (
	.A(mem_rdata34_Z),
	.B(N_84_i),
	.Y(sbcs_busyerror_3_sqmuxa_i)
);
defparam sbcs_busyerror_ff_RNO.INIT=4'hB;
// @38:15366
  CFG4 sbcs_busy_ff14_i_o3_0 (
	.A(timeout_Z),
	.B(sba_state_Z[1]),
	.C(sba_state_Z[0]),
	.D(next_state7_Z),
	.Y(sbcs_busy_ff14_i_o3_0_Z)
);
defparam sbcs_busy_ff14_i_o3_0.INIT=16'hECEF;
// @38:15351
  CFG2 sba_req_wr_data_int_3_sqmuxa_0 (
	.A(N_111),
	.B(N_113),
	.Y(sba_req_wr_data_int_3_sqmuxa_0_Z)
);
defparam sba_req_wr_data_int_3_sqmuxa_0.INIT=4'h8;
// @38:15222
  CFG3 next_state21_a0_0 (
	.A(debug_sysbus_req_ready_0),
	.B(sba_wr_req_cmb),
	.C(sba_rd_req_cmb),
	.Y(next_state21_a0_0_Z)
);
defparam next_state21_a0_0.INIT=8'hA8;
// @38:14398
  CFG4 un1_command_reg_state_1_2 (
	.A(command_reg_state[5]),
	.B(command_reg_state[3]),
	.C(command_reg_state[4]),
	.D(cmderr_cmb_0_sqmuxa_Z),
	.Y(un1_command_reg_state_1_2_Z)
);
defparam un1_command_reg_state_1_2.INIT=16'hFFFE;
// @38:14736
  CFG3 \debug_state_ns_0[1]  (
	.A(debug_state_ns_a3_0_0_Z[1]),
	.B(cpu_debug_mode_net),
	.C(debug_state[0]),
	.Y(debug_state_ns_0_Z[1])
);
defparam \debug_state_ns_0[1] .INIT=8'hF2;
// @38:14736
  CFG4 \debug_state_ns_0[3]  (
	.A(debug_state[2]),
	.B(cpu_debug_halt_ack_net),
	.C(cpu_debug_mode_net),
	.D(debug_state_ns_a3_0_0_Z[1]),
	.Y(debug_state_ns_0_Z[3])
);
defparam \debug_state_ns_0[3] .INIT=16'hF888;
// @38:14736
  CFG3 \debug_state_ns_a3_0_0[3]  (
	.A(N_59),
	.B(debug_sys_reset),
	.C(cpu_debug_mode_net),
	.Y(debug_state_ns_a3_0[3])
);
defparam \debug_state_ns_a3_0_0[3] .INIT=8'h54;
// @38:15168
  CFG4 un12lto31_13 (
	.A(sbaddr_ff_Z[24]),
	.B(un12lto14),
	.C(un12lt14),
	.D(un12lto31_9_Z),
	.Y(un12lto31_13_Z)
);
defparam un12lto31_13.INIT=16'hFFEA;
// @38:13975
  CFG4 un16_valid_sba (
	.A(dmi_req_data[39]),
	.B(dmi_req_data[37]),
	.C(un4_dmi_req_abst_2),
	.D(un12_valid_sba_2_0_Z),
	.Y(un16_dmi_valid_i)
);
defparam un16_valid_sba.INIT=16'h8000;
// @38:13976
  CFG4 un12_valid_sba (
	.A(dmi_req_data[34]),
	.B(dmi_req_data[37]),
	.C(un12_valid_sba_2_0_Z),
	.D(un8_valid_sba_2_Z),
	.Y(un12_dmi_valid_i)
);
defparam un12_valid_sba.INIT=16'h8000;
// @38:13977
  CFG4 un8_valid_sba (
	.A(dmi_req_data[36]),
	.B(dmi_req_data[35]),
	.C(un8_valid_sba_2_0_Z),
	.D(un8_valid_sba_2_Z),
	.Y(un8_valid_sba_Z)
);
defparam un8_valid_sba.INIT=16'h2000;
// @38:13962
  CFG3 un4_dmi_req_dmcontrol (
	.A(un4_dmi_req_abst_2),
	.B(un28_valid_dmi_2_0_Z),
	.C(un12_valid_sba_3_Z),
	.Y(un4_dmi_req_dmcontrol_Z)
);
defparam un4_dmi_req_dmcontrol.INIT=8'h80;
// @38:13963
  CFG4 un4_dmi_req_abst (
	.A(dmi_req_data[35]),
	.B(dmi_req_data[36]),
	.C(un4_dmi_req_abst_2),
	.D(un28_valid_dmi_2_0_Z),
	.Y(un4_dmi_req_abst_Z)
);
defparam un4_dmi_req_abst.INIT=16'h8000;
// @38:13964
  CFG4 un4_dmi_req_abst_data0 (
	.A(dmi_req_data[36]),
	.B(dmi_req_data[38]),
	.C(un28_valid_dmi_2_0_0_Z),
	.D(un4_dmi_req_abst_data0_2_Z),
	.Y(un4_dmi_req_abst_data0_Z)
);
defparam un4_dmi_req_abst_data0.INIT=16'h2000;
// @38:13969
  CFG4 un28_valid_dmi (
	.A(dmi_req_data[34]),
	.B(dmi_req_data[38]),
	.C(un28_valid_dmi_2_0_Z),
	.D(un12_valid_sba_3_Z),
	.Y(un28_valid_dmi_Z)
);
defparam un28_valid_dmi.INIT=16'h8000;
// @38:15129
  CFG4 mem_rdata_2_sqmuxa (
	.A(mem_wr),
	.B(mem_rd),
	.C(mem_rdata34_Z),
	.D(un12_dmi_valid_i),
	.Y(mem_rdata_2_sqmuxa_Z)
);
defparam mem_rdata_2_sqmuxa.INIT=16'h4000;
// @38:15168
  CFG4 un1_sbcs_busyerror (
	.A(sbcs_to_err_ff_Z),
	.B(sbcs_uar_err_ff_Z),
	.C(sbcs_busyerror_5_Z),
	.D(sbcs_ba_err_ff_Z),
	.Y(un1_sbcs_busyerror_Z)
);
defparam un1_sbcs_busyerror.INIT=16'hFFFE;
// @38:15129
  CFG4 mem_rdata_3_sqmuxa (
	.A(mem_wr),
	.B(mem_rd),
	.C(mem_rdata34_Z),
	.D(sbcs_busyerror_0_sqmuxa_Z),
	.Y(mem_rdata_3_sqmuxa_Z)
);
defparam mem_rdata_3_sqmuxa.INIT=16'h4000;
// @38:14259
  CFG4 dmstatus_allany_halted_3_f0 (
	.A(debug_state[1]),
	.B(N_84_i),
	.C(debug_state[3]),
	.D(dmstatus_allany_halted),
	.Y(dmstatus_allany_halted_3)
);
defparam dmstatus_allany_halted_3_f0.INIT=16'h4440;
// @38:15129
  CFG4 mem_rdata_1_sqmuxa (
	.A(mem_wr),
	.B(mem_rd),
	.C(mem_rdata34_Z),
	.D(un16_dmi_valid_i),
	.Y(mem_rdata_1_sqmuxa_Z)
);
defparam mem_rdata_1_sqmuxa.INIT=16'h4000;
// @38:15214
  CFG4 next_state7 (
	.A(cpu_debug_mode_net),
	.B(debug_trx_os_net),
	.C(sba_wr_req_cmb),
	.D(sba_rd_req_cmb),
	.Y(next_state7_Z)
);
defparam next_state7.INIT=16'h2220;
// @38:15070
  CFG4 un1_mem_rdata35_1 (
	.A(mem_wr),
	.B(mem_rd),
	.C(mem_rdata34_Z),
	.D(sbcs_busyerror_1_sqmuxa_1_Z),
	.Y(un1_mem_rdata35_1_Z)
);
defparam un1_mem_rdata35_1.INIT=16'hFFBF;
// @38:15559
  CFG4 prescale_counter6 (
	.A(counter_Z[6]),
	.B(counter_Z[7]),
	.C(prescale_counter6_4_Z),
	.D(prescale_counter6_3_Z),
	.Y(prescale_counter6_Z)
);
defparam prescale_counter6.INIT=16'h8000;
// @38:15070
  CFG4 sba_rd_req_cmb_f0 (
	.A(sba_rd_req_cmb_f1_0_Z),
	.B(sba_rd_req_cmb_2_sqmuxa_Z),
	.C(sba_rd_req_cmb_1_sqmuxa_1_Z),
	.D(sba_rd_req_cmb_2_sqmuxa_1_Z),
	.Y(sba_rd_req_cmb)
);
defparam sba_rd_req_cmb_f0.INIT=16'h0032;
// @38:15482
  CFG2 sba_req_valid_int35_0 (
	.A(sba_wr_req_cmb),
	.B(debug_sysbus_req_ready_0),
	.Y(sba_req_valid_int35_0_Z)
);
defparam sba_req_valid_int35_0.INIT=4'h8;
// @38:15222
  CFG2 next_state21_a1_0 (
	.A(debug_sysbus_req_ready_0),
	.B(hipri_req_ptr_0),
	.Y(next_state21_a1_0_Z)
);
defparam next_state21_a1_0.INIT=4'h8;
// @38:15018
  CFG3 sba_req_wr_byte_en_1 (
	.A(sba_wr_req_ff_Z),
	.B(sba_state_Z[1]),
	.C(sba_state_Z[0]),
	.Y(sba_req_wr_byte_en_1_1z)
);
defparam sba_req_wr_byte_en_1.INIT=8'h28;
// @38:15016
  CFG2 \sba_req_addr[2]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int_Z[2]),
	.Y(debug_sysbus_req_addr_net_2)
);
defparam \sba_req_addr[2] .INIT=4'h8;
// @38:15016
  CFG3 \sba_req_addr[4]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[4]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net_4)
);
defparam \sba_req_addr[4] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[5]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[5]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net_5)
);
defparam \sba_req_addr[5] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[6]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[6]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net[6])
);
defparam \sba_req_addr[6] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[7]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[7]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net[7])
);
defparam \sba_req_addr[7] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[8]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[8]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net[8])
);
defparam \sba_req_addr[8] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[9]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[9]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net_9)
);
defparam \sba_req_addr[9] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[10]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[10]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net[10])
);
defparam \sba_req_addr[10] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[20]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[20]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net[20])
);
defparam \sba_req_addr[20] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[24]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[24]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net[24])
);
defparam \sba_req_addr[24] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[30]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[30]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net_30)
);
defparam \sba_req_addr[30] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[31]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[31]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net_31)
);
defparam \sba_req_addr[31] .INIT=8'h48;
// @38:15261
  CFG4 sbcs_busyerror_ff_3_f1 (
	.A(mem_wr),
	.B(sbcs_busyerror_5_Z),
	.C(N_84_i),
	.D(sbcs_busyerror_1_sqmuxa_Z),
	.Y(sbcs_busyerror_ff_3_f1_Z)
);
defparam sbcs_busyerror_ff_3_f1.INIT=16'hECCC;
// @38:14023
  CFG4 un1_valid_dmi (
	.A(dmi_req_data[40]),
	.B(dmi_req_data[38]),
	.C(dmi_req_data[35]),
	.D(dmi_req_data[34]),
	.Y(un1_valid_dmi_Z)
);
defparam un1_valid_dmi.INIT=16'h4002;
// @38:15016
  CFG3 \sba_req_addr[29]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[29]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net_29)
);
defparam \sba_req_addr[29] .INIT=8'h48;
// @38:15016
  CFG3 \sba_req_addr[28]  (
	.A(sba_state_Z[0]),
	.B(sba_req_addr_int[28]),
	.C(sba_state_Z[1]),
	.Y(debug_sysbus_req_addr_net_28)
);
defparam \sba_req_addr[28] .INIT=8'h48;
// @38:14383
  CFG4 \abs_busy_cmb_mux.abstractcs_busy_cmb7  (
	.A(abstractcs_cmderr[0]),
	.B(un1_dmi_req_command_i),
	.C(abstractcs_cmderr[2]),
	.D(abstractcs_cmderr[1]),
	.Y(abstractcs_busy_cmb7)
);
defparam \abs_busy_cmb_mux.abstractcs_busy_cmb7 .INIT=16'h0004;
// @38:14168
  CFG4 havereset_skip_pwrup_4_u (
	.A(debug_sys_reset),
	.B(N_84_i),
	.C(havereset_skip_pwrup),
	.D(debug_state[0]),
	.Y(havereset_skip_pwrup_4)
);
defparam havereset_skip_pwrup_4_u.INIT=16'h7333;
// @38:15016
  CFG2 \sba_req_addr[0]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int_Z[0]),
	.Y(debug_sysbus_req_addr_net_0)
);
defparam \sba_req_addr[0] .INIT=4'h8;
// @38:15070
  CFG4 un1_dmi_valid_RNISV8JJ (
	.A(un1_dmi_valid_i),
	.B(mem_rdata34_Z),
	.C(sba_wr_req_ff_Z),
	.D(mem_wr),
	.Y(sba_wr_req_ff_i_m)
);
defparam un1_dmi_valid_RNISV8JJ.INIT=16'h0B0F;
// @38:15016
  CFG2 \sba_req_addr[1]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int_Z[1]),
	.Y(debug_sysbus_req_addr_net_1)
);
defparam \sba_req_addr[1] .INIT=4'h8;
// @38:14383
  CFG2 abstractcs_cmderr_cmb_0_sqmuxa (
	.A(abstractcs_busy_cmb),
	.B(N_84_i),
	.Y(abstractcs_cmderr_cmb_0_sqmuxa_1z)
);
defparam abstractcs_cmderr_cmb_0_sqmuxa.INIT=4'h8;
// @38:14383
  CFG2 debug_state_1_sqmuxa_i (
	.A(abstractcs_busy_cmb),
	.B(debug_state[4]),
	.Y(N_41)
);
defparam debug_state_1_sqmuxa_i.INIT=4'h7;
// @38:14736
  CFG4 \debug_state_ns_cZ[5]  (
	.A(debug_state[5]),
	.B(debug_state[3]),
	.C(debug_state34_Z),
	.D(cpu_debug_resume_ack_net),
	.Y(debug_state_ns[5])
);
defparam \debug_state_ns_cZ[5] .INIT=16'hC0EA;
// @38:15211
  CFG4 count_en_0 (
	.A(N_127),
	.B(next_state28_Z),
	.C(timeout_Z),
	.D(N_126),
	.Y(count_en_0_Z)
);
defparam count_en_0.INIT=16'h2F22;
// @38:15192
  CFG4 \sba_state_ns_1_0_.m8  (
	.A(sbcs_access_Z[1]),
	.B(sbcs_access_Z[0]),
	.C(sbaddr_Z[0]),
	.D(i3_mux),
	.Y(i2_mux)
);
defparam \sba_state_ns_1_0_.m8 .INIT=16'h0437;
// @38:15192
  CFG4 \sba_state_ns_1_0_.m13_1_0  (
	.A(sba_state_Z[0]),
	.B(sba_state_Z[1]),
	.C(next_state28_Z),
	.D(next_state7_Z),
	.Y(sba_state_ns_1[0])
);
defparam \sba_state_ns_1_0_.m13_1_0 .INIT=16'h5140;
// @38:15351
  CFG3 sba_req_wr_data_int_1_sqmuxa_1 (
	.A(sba_req_wr_data_int_1_sqmuxa_2_Z),
	.B(N_110),
	.C(N_113),
	.Y(sba_req_wr_data_int_1_sqmuxa_1_Z)
);
defparam sba_req_wr_data_int_1_sqmuxa_1.INIT=8'h80;
// @38:14023
  CFG4 \dmi_rdata_0_iv_RNO_0[0]  (
	.A(dmi_req_data[37]),
	.B(dmstatus_allany_halted),
	.C(un1_valid_dmi_Z),
	.D(dmstatus_allany_halted_m_1),
	.Y(dmstatus_allany_halted_m)
);
defparam \dmi_rdata_0_iv_RNO_0[0] .INIT=16'h4000;
// @38:15351
  CFG4 sbdata_ff_1_sqmuxa (
	.A(N_84_i),
	.B(N_113),
	.C(sba_resp_ready_int21_Z),
	.D(count_en_0_sqmuxa_1),
	.Y(sbdata_ff_1_sqmuxa_Z)
);
defparam sbdata_ff_1_sqmuxa.INIT=16'h8000;
// @38:15351
  CFG4 sbdata_ff_3_sqmuxa_1 (
	.A(N_84_i),
	.B(N_112),
	.C(sba_resp_ready_int21_Z),
	.D(count_en_0_sqmuxa_1),
	.Y(sbdata_ff_3_sqmuxa_1_Z)
);
defparam sbdata_ff_3_sqmuxa_1.INIT=16'h8000;
// @38:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_2 (
	.A(un1_mem_rd_resp19_0_Z),
	.B(mem_wr),
	.C(sbcs_busyerror_0_sqmuxa_Z),
	.D(mem_rdata34_Z),
	.Y(sba_rd_req_cmb_1_sqmuxa_i_2)
);
defparam sba_rd_req_cmb_1_sqmuxa_2.INIT=16'hB000;
// @38:14285
  CFG4 dmstatus_allany_resumeack_3_f0 (
	.A(debug_state[1]),
	.B(dmstatus_allany_resumeack),
	.C(N_84_i),
	.D(dmcontrol_resumereq),
	.Y(dmstatus_allany_resumeack_3)
);
defparam dmstatus_allany_resumeack_3_f0.INIT=16'hE000;
// @38:13979
  CFG3 dmi_req_ready (
	.A(sba_busy),
	.B(empty_rd),
	.C(abstractcs_busy),
	.Y(dmi_req_ready_1z)
);
defparam dmi_req_ready.INIT=8'h01;
// @38:15261
  CFG4 sbcs_busyerror_ff_3_f0 (
	.A(mem_wr),
	.B(N_84_i),
	.C(sbcs_busyerror_ff_3_f1_Z),
	.D(sbcs_busyerror_0_sqmuxa_1_Z),
	.Y(sbcs_busyerror_ff_3)
);
defparam sbcs_busyerror_ff_3_f0.INIT=16'h40C0;
// @38:14718
  CFG3 debug_resume_req_3 (
	.A(debug_resume_req_3_0_Z),
	.B(cpu_debug_resume_ack_net),
	.C(debug_state34_Z),
	.Y(debug_resume_req_3_1z)
);
defparam debug_resume_req_3.INIT=8'h20;
// @38:15351
  CFG4 sbdata_ff_2_sqmuxa (
	.A(N_84_i),
	.B(N_106),
	.C(sba_resp_ready_int21_Z),
	.D(count_en_0_sqmuxa_1),
	.Y(sbdata_ff_2_sqmuxa_Z)
);
defparam sbdata_ff_2_sqmuxa.INIT=16'h8000;
// @38:14736
  CFG4 \debug_state_ns_a3_1[1]  (
	.A(N_59),
	.B(abstractcs_busy_cmb),
	.C(debug_sys_reset),
	.D(cpu_debug_mode_net),
	.Y(N_65)
);
defparam \debug_state_ns_a3_1[1] .INIT=16'h0001;
// @38:14398
  CFG3 un1_debug_state_1_sqmuxa_1 (
	.A(command_reg_state[4]),
	.B(N_702_3),
	.C(N_41),
	.Y(un1_debug_state_1_sqmuxa_1_Z)
);
defparam un1_debug_state_1_sqmuxa_1.INIT=8'hFE;
// @38:15366
  CFG4 sba_resp_ready_int_0_sqmuxa_1_i_0_o3 (
	.A(sbcs_access_Z[0]),
	.B(sbaddr_Z[0]),
	.C(i3_mux),
	.D(sba_req_addr_int14),
	.Y(N_94)
);
defparam sba_resp_ready_int_0_sqmuxa_1_i_0_o3.INIT=16'hFFF8;
// @38:15351
  CFG4 \sbcs_access_RNIL5H5C[2]  (
	.A(sbcs_access_Z[2]),
	.B(sba_req_rd_byte_en_int_13_sn_m7_0),
	.C(sba_req_wr_data_int_1_sqmuxa_2_Z),
	.D(N_80_i),
	.Y(sba_req_wr_byte_en_int_2_sqmuxa_sn)
);
defparam \sbcs_access_RNIL5H5C[2] .INIT=16'h0040;
// @38:15100
  CFG2 sbcs_busyerror_0_sqmuxa (
	.A(un8_valid_sba_Z),
	.B(sba_busy),
	.Y(sbcs_busyerror_0_sqmuxa_Z)
);
defparam sbcs_busyerror_0_sqmuxa.INIT=4'h2;
// @38:15100
  CFG2 sbcs_busyerror_1_sqmuxa_1 (
	.A(un8_valid_sba_Z),
	.B(sba_busy),
	.Y(sbcs_busyerror_1_sqmuxa_1_Z)
);
defparam sbcs_busyerror_1_sqmuxa_1.INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[1]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_1),
	.Y(debug_sysbus_req_wr_data_net[1])
);
defparam \sba_req_wr_data[1] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[2]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_2),
	.Y(debug_sysbus_req_wr_data_net[2])
);
defparam \sba_req_wr_data[2] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[4]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[4]),
	.Y(debug_sysbus_req_wr_data_net_1)
);
defparam \sba_req_wr_data[4] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[5]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[5]),
	.Y(debug_sysbus_req_wr_data_net_2)
);
defparam \sba_req_wr_data[5] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[6]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[6]),
	.Y(debug_sysbus_req_wr_data_net_3)
);
defparam \sba_req_wr_data[6] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[7]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[7]),
	.Y(debug_sysbus_req_wr_data_net_4)
);
defparam \sba_req_wr_data[7] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[10]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[10]),
	.Y(debug_sysbus_req_wr_data_net_7)
);
defparam \sba_req_wr_data[10] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[15]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[15]),
	.Y(debug_sysbus_req_wr_data_net_12)
);
defparam \sba_req_wr_data[15] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[20]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[20]),
	.Y(debug_sysbus_req_wr_data_net_17)
);
defparam \sba_req_wr_data[20] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[21]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[21]),
	.Y(debug_sysbus_req_wr_data_net_18)
);
defparam \sba_req_wr_data[21] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[22]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[22]),
	.Y(debug_sysbus_req_wr_data_net_19)
);
defparam \sba_req_wr_data[22] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[24]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[24]),
	.Y(debug_sysbus_req_wr_data_net_21)
);
defparam \sba_req_wr_data[24] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[25]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[25]),
	.Y(debug_sysbus_req_wr_data_net_22)
);
defparam \sba_req_wr_data[25] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[26]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[26]),
	.Y(debug_sysbus_req_wr_data_net_23)
);
defparam \sba_req_wr_data[26] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[31]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[31]),
	.Y(debug_sysbus_req_wr_data_net_28)
);
defparam \sba_req_wr_data[31] .INIT=4'h8;
// @38:15070
  CFG2 \mem_rdata_iv_RNO[2]  (
	.A(mem_rdata_2_sqmuxa_Z),
	.B(sbaddr_ff_Z[2]),
	.Y(sbaddr_ff_m[2])
);
defparam \mem_rdata_iv_RNO[2] .INIT=4'h8;
// @38:15070
  CFG2 \mem_rdata_iv_RNO[29]  (
	.A(mem_rdata_2_sqmuxa_Z),
	.B(sbaddr_ff_Z[29]),
	.Y(sbaddr_ff_m[29])
);
defparam \mem_rdata_iv_RNO[29] .INIT=4'h8;
// @38:14023
  CFG2 \dmi_rdata_0_iv_RNO[7]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[7]),
	.Y(data_0_reg_m[7])
);
defparam \dmi_rdata_0_iv_RNO[7] .INIT=4'h8;
// @38:14023
  CFG2 un28_valid_dmi_RNIFDQB6 (
	.A(un28_valid_dmi_Z),
	.B(dmstatus_allany_halted),
	.Y(dmstatus_allany_halted_m_0)
);
defparam un28_valid_dmi_RNIFDQB6.INIT=4'h8;
// @38:14023
  CFG2 un28_valid_dmi_RNITIOP8 (
	.A(un28_valid_dmi_Z),
	.B(dmstatus_allany_resumeack),
	.Y(dmstatus_allany_resumeack_m)
);
defparam un28_valid_dmi_RNITIOP8.INIT=4'h8;
// @38:14023
  CFG2 un28_valid_dmi_RNI4360A (
	.A(un28_valid_dmi_Z),
	.B(dmstatus_allany_havereset),
	.Y(dmstatus_allany_havereset_m)
);
defparam un28_valid_dmi_RNI4360A.INIT=4'h8;
// @38:14168
  CFG4 dmstatus_allany_havereset_3_iv (
	.A(dmcontrol_ackhavereset),
	.B(dmstatus_allany_havereset),
	.C(N_84_i),
	.D(dmstatus_allany_havereset10_Z),
	.Y(dmstatus_allany_havereset_3)
);
defparam dmstatus_allany_havereset_3_iv.INIT=16'hF040;
// @38:15070
  CFG2 \dmi_rdata_0_iv_RNO[12]  (
	.A(mem_rdata_2_sqmuxa_Z),
	.B(sbaddr_ff_Z[12]),
	.Y(sbaddr_ff_m[12])
);
defparam \dmi_rdata_0_iv_RNO[12] .INIT=4'h8;
// @38:15018
  CFG4 \sba_req_wr_byte_en[2]  (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(sba_req_wr_byte_en_int_Z[2]),
	.D(sba_wr_req_ff_Z),
	.Y(debug_sysbus_req_wr_byte_en_net[2])
);
defparam \sba_req_wr_byte_en[2] .INIT=16'h6000;
// @38:15018
  CFG4 \sba_req_wr_byte_en[1]  (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(sba_req_wr_byte_en_int_Z[1]),
	.D(sba_wr_req_ff_Z),
	.Y(debug_sysbus_req_wr_byte_en_net[1])
);
defparam \sba_req_wr_byte_en[1] .INIT=16'h6000;
// @38:15018
  CFG4 \sba_req_wr_byte_en[0]  (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(sba_req_wr_byte_en_int_Z[0]),
	.D(sba_wr_req_ff_Z),
	.Y(debug_sysbus_req_wr_byte_en_net[0])
);
defparam \sba_req_wr_byte_en[0] .INIT=16'h6000;
// @38:15018
  CFG4 \sba_req_wr_byte_en[3]  (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(sba_req_wr_byte_en_int_Z[3]),
	.D(sba_wr_req_ff_Z),
	.Y(debug_sysbus_req_wr_byte_en_net[3])
);
defparam \sba_req_wr_byte_en[3] .INIT=16'h6000;
// @38:15019
  CFG2 \sba_req_wr_data[0]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_0),
	.Y(debug_sysbus_req_wr_data_net[0])
);
defparam \sba_req_wr_data[0] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[3]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[3]),
	.Y(debug_sysbus_req_wr_data_net_0)
);
defparam \sba_req_wr_data[3] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[23]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[23]),
	.Y(debug_sysbus_req_wr_data_net_20)
);
defparam \sba_req_wr_data[23] .INIT=4'h8;
// @38:15019
  CFG2 \sba_req_wr_data[9]  (
	.A(sba_req_wr_byte_en_1_1z),
	.B(sba_req_wr_data_int_Z[9]),
	.Y(debug_sysbus_req_wr_data_net_6)
);
defparam \sba_req_wr_data[9] .INIT=4'h8;
// @38:15550
  CFG2 timeout_4 (
	.A(count_en_0_Z),
	.B(prescale_counter_Z[3]),
	.Y(timeout_4_Z)
);
defparam timeout_4.INIT=4'h8;
// @38:15559
  CFG2 counter_1_sqmuxa (
	.A(count_en_0_Z),
	.B(prescale_counter6_Z),
	.Y(counter_1_sqmuxa_Z)
);
defparam counter_1_sqmuxa.INIT=4'h2;
// @38:15261
  CFG4 sba_req_rd_byte_en_int_13_m2s2 (
	.A(sba_req_rd_byte_en_int_13_sn_m7_0),
	.B(N_84_i),
	.C(sba_req_rd_byte_en_int_13_sn_N_13_mux),
	.D(un1_sbcs_busy_ff13_3_i),
	.Y(sba_req_rd_byte_en_int_13_sm0)
);
defparam sba_req_rd_byte_en_int_13_m2s2.INIT=16'hECA0;
// @38:15261
  CFG3 \sba_req_rd_byte_en_int_13_m0[0]  (
	.A(sba_req_rd_byte_en_int_13_sn_N_13_mux),
	.B(sbaddr_Z[1]),
	.C(N_101),
	.Y(sba_req_rd_byte_en_int_13_m0_Z[0])
);
defparam \sba_req_rd_byte_en_int_13_m0[0] .INIT=8'hF7;
// @38:15261
  CFG3 \sba_req_rd_byte_en_int_13_m0[2]  (
	.A(sba_req_rd_byte_en_int_13_sn_N_13_mux),
	.B(sbaddr_Z[1]),
	.C(N_101),
	.Y(sba_req_rd_byte_en_int_13_m0_Z[2])
);
defparam \sba_req_rd_byte_en_int_13_m0[2] .INIT=8'hFD;
// @38:15351
  CFG4 misaligned_sbaddr_i_o2_RNIEV3IH (
	.A(sbcs_access_Z[2]),
	.B(sba_req_wr_data_int_1_sqmuxa_2_Z),
	.C(N_101),
	.D(N_80_i),
	.Y(sba_req_wr_byte_en_int_3_sqmuxa_sn_1)
);
defparam misaligned_sbaddr_i_o2_RNIEV3IH.INIT=16'h0004;
// @38:15017
  CFG4 \sba_req_rd_byte_en[0]  (
	.A(sba_req_rd_byte_en_int_Z[0]),
	.B(sba_rd_req_ff_Z),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(debug_sysbus_req_rd_byte_en_net[0])
);
defparam \sba_req_rd_byte_en[0] .INIT=16'h0880;
// @38:15017
  CFG4 \sba_req_rd_byte_en[1]  (
	.A(sba_req_rd_byte_en_int_Z[1]),
	.B(sba_rd_req_ff_Z),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(debug_sysbus_req_rd_byte_en_net[1])
);
defparam \sba_req_rd_byte_en[1] .INIT=16'h0880;
// @38:15017
  CFG4 \sba_req_rd_byte_en[2]  (
	.A(sba_req_rd_byte_en_int_Z[2]),
	.B(sba_rd_req_ff_Z),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(debug_sysbus_req_rd_byte_en_net[2])
);
defparam \sba_req_rd_byte_en[2] .INIT=16'h0880;
// @38:15017
  CFG4 \sba_req_rd_byte_en[3]  (
	.A(sba_req_rd_byte_en_int_Z[3]),
	.B(sba_rd_req_ff_Z),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(debug_sysbus_req_rd_byte_en_net[3])
);
defparam \sba_req_rd_byte_en[3] .INIT=16'h0880;
// @38:15259
  CFG2 sbcs_autoincrement_0_sqmuxa_RNI796H8 (
	.A(sbcs_autoincrement_0_sqmuxa_Z),
	.B(N_84_i),
	.Y(sbcs_readonaddr_1_sqmuxa_i)
);
defparam sbcs_autoincrement_0_sqmuxa_RNI796H8.INIT=4'hB;
// @38:15192
  CFG3 \sba_state_ns_1_0_.m10  (
	.A(i2_mux),
	.B(sba_state_Z[1]),
	.C(sbcs_access_Z[2]),
	.Y(N_17_mux)
);
defparam \sba_state_ns_1_0_.m10 .INIT=8'h02;
// @38:15480
  CFG2 sbcs_busy_ff15_0_a3_0 (
	.A(N_94),
	.B(N_126),
	.Y(sbcs_busy_ff15_0_a3_0_Z)
);
defparam sbcs_busy_ff15_0_a3_0.INIT=4'h4;
// @38:14023
  CFG4 \dmi_rdata_0_iv_1[0]  (
	.A(data_0_reg[0]),
	.B(N_84_i),
	.C(un4_dmi_req_abst_data0_Z),
	.D(un4_dmi_req_dmcontrol_Z),
	.Y(dmi_rdata_0_iv_1_Z[0])
);
defparam \dmi_rdata_0_iv_1[0] .INIT=16'hECA0;
// @38:14023
  CFG4 \dmi_rdata_0_iv_0[10]  (
	.A(data_0_reg[10]),
	.B(abstractcs_cmderr[2]),
	.C(un4_dmi_req_abst_data0_Z),
	.D(un4_dmi_req_abst_Z),
	.Y(dmi_rdata_0_iv_0_Z[10])
);
defparam \dmi_rdata_0_iv_0[10] .INIT=16'hECA0;
// @38:14023
  CFG3 \dmi_rdata_0_iv_0[1]  (
	.A(debug_sys_reset),
	.B(un4_dmi_req_dmcontrol_Z),
	.C(un28_valid_dmi_Z),
	.Y(dmi_rdata_0_iv_0_Z[1])
);
defparam \dmi_rdata_0_iv_0[1] .INIT=8'hF8;
// @38:14023
  CFG4 \dmi_rdata_0_iv_0[12]  (
	.A(data_0_reg[12]),
	.B(abstractcs_busy),
	.C(un4_dmi_req_abst_data0_Z),
	.D(un4_dmi_req_abst_Z),
	.Y(dmi_rdata_0_iv_0_Z[12])
);
defparam \dmi_rdata_0_iv_0[12] .INIT=16'hECA0;
// @38:14023
  CFG4 \dmi_rdata_0_iv_0[11]  (
	.A(data_0_reg[11]),
	.B(dmstatus_allany_halted),
	.C(un4_dmi_req_abst_data0_Z),
	.D(un28_valid_dmi_Z),
	.Y(dmi_rdata_0_iv_0_Z[11])
);
defparam \dmi_rdata_0_iv_0[11] .INIT=16'hB3A0;
// @38:14023
  CFG4 \dmi_rdata_0_iv_0[30]  (
	.A(data_0_reg[30]),
	.B(dmcontrol_resumereq),
	.C(un4_dmi_req_abst_data0_Z),
	.D(un4_dmi_req_dmcontrol_Z),
	.Y(dmi_rdata_0_iv_0_Z[30])
);
defparam \dmi_rdata_0_iv_0[30] .INIT=16'hECA0;
// @38:14023
  CFG4 \dmi_rdata_0_iv_0[28]  (
	.A(data_0_reg[28]),
	.B(dmcontrol_ackhavereset),
	.C(un4_dmi_req_abst_data0_Z),
	.D(un4_dmi_req_dmcontrol_Z),
	.Y(dmi_rdata_0_iv_0_Z[28])
);
defparam \dmi_rdata_0_iv_0[28] .INIT=16'hECA0;
// @38:14023
  CFG4 \dmi_rdata_0_iv_0[31]  (
	.A(data_0_reg[31]),
	.B(dmcontrol_haltreq),
	.C(un4_dmi_req_abst_data0_Z),
	.D(un4_dmi_req_dmcontrol_Z),
	.Y(dmi_rdata_0_iv_0_Z[31])
);
defparam \dmi_rdata_0_iv_0[31] .INIT=16'hECA0;
// @38:14023
  CFG4 \dmi_rdata_0_iv_0[9]  (
	.A(data_0_reg[9]),
	.B(abstractcs_cmderr[1]),
	.C(un4_dmi_req_abst_data0_Z),
	.D(un4_dmi_req_abst_Z),
	.Y(dmi_rdata_0_iv_0_Z[9])
);
defparam \dmi_rdata_0_iv_0[9] .INIT=16'hECA0;
// @38:14023
  CFG4 \dmi_rdata_0_iv_0[8]  (
	.A(data_0_reg[8]),
	.B(abstractcs_cmderr[0]),
	.C(un4_dmi_req_abst_data0_Z),
	.D(un4_dmi_req_abst_Z),
	.Y(dmi_rdata_0_iv_0_Z[8])
);
defparam \dmi_rdata_0_iv_0[8] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_iv_0[18]  (
	.A(sbcs_access_ff_Z[1]),
	.B(sbdata_ff_Z[18]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[18])
);
defparam \mem_rdata_iv_0[18] .INIT=16'hEAC0;
// @38:15070
  CFG3 \mem_rdata_iv_0[10]  (
	.A(mem_rdata_3_sqmuxa_Z),
	.B(sbdata_ff_Z[10]),
	.C(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[10])
);
defparam \mem_rdata_iv_0[10] .INIT=8'hF8;
// @38:15070
  CFG4 \mem_rdata_iv_0[22]  (
	.A(mem_rdata_1_sqmuxa_Z),
	.B(mem_rdata_3_sqmuxa_Z),
	.C(sbdata_ff_Z[22]),
	.D(dmi_resp_data[0]),
	.Y(mem_rdata_iv_0_Z[22])
);
defparam \mem_rdata_iv_0[22] .INIT=16'hEAC0;
// @38:15070
  CFG4 \mem_rdata_iv_0[17]  (
	.A(sbcs_access_ff_Z[0]),
	.B(sbdata_ff_Z[17]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[17])
);
defparam \mem_rdata_iv_0[17] .INIT=16'hEAC0;
// @38:15070
  CFG3 \mem_rdata_iv_0[0]  (
	.A(mem_rdata_3_sqmuxa_Z),
	.B(sbdata_ff_Z[0]),
	.C(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[0])
);
defparam \mem_rdata_iv_0[0] .INIT=8'hF8;
// @38:15070
  CFG4 \mem_rdata_iv_0[13]  (
	.A(sbcs_ba_err_ff_Z),
	.B(sbdata_ff_Z[13]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[13])
);
defparam \mem_rdata_iv_0[13] .INIT=16'hEAC0;
// @38:15070
  CFG4 \mem_rdata_iv_0[15]  (
	.A(sbcs_readondata_ff_Z),
	.B(sbdata_ff_Z[15]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[15])
);
defparam \mem_rdata_iv_0[15] .INIT=16'hEAC0;
// @38:15070
  CFG4 \mem_rdata_iv_0[21]  (
	.A(sbdata_ff_Z[21]),
	.B(sba_busy),
	.C(mem_rdata_1_sqmuxa_Z),
	.D(mem_rdata_3_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[21])
);
defparam \mem_rdata_iv_0[21] .INIT=16'hEAC0;
// @38:15070
  CFG3 \mem_rdata_iv_0[1]  (
	.A(mem_rdata_3_sqmuxa_Z),
	.B(sbdata_ff_Z[1]),
	.C(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[1])
);
defparam \mem_rdata_iv_0[1] .INIT=8'hF8;
// @38:15070
  CFG4 \mem_rdata_iv_0[16]  (
	.A(sbcs_autoincrement_ff_Z),
	.B(sbdata_ff_Z[16]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[16])
);
defparam \mem_rdata_iv_0[16] .INIT=16'hEAC0;
// @38:15070
  CFG4 \mem_rdata_iv_0[20]  (
	.A(sbcs_readonaddr_ff_Z),
	.B(sbdata_ff_Z[20]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[20])
);
defparam \mem_rdata_iv_0[20] .INIT=16'hEAC0;
// @38:15070
  CFG4 \mem_rdata_iv_0[19]  (
	.A(sbcs_access_ff_Z[2]),
	.B(sbdata_ff_Z[19]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[19])
);
defparam \mem_rdata_iv_0[19] .INIT=16'hEAC0;
// @38:15070
  CFG4 \mem_rdata_iv_0[14]  (
	.A(sbcs_uar_err_ff_Z),
	.B(sbdata_ff_Z[14]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[14])
);
defparam \mem_rdata_iv_0[14] .INIT=16'hEAC0;
// @38:15070
  CFG4 \mem_rdata_iv_0[12]  (
	.A(sbcs_to_err_ff_Z),
	.B(sbdata_ff_Z[12]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata_iv_0_Z[12])
);
defparam \mem_rdata_iv_0[12] .INIT=16'hEAC0;
// @38:14394
  CFG4 \command_logic.cmderr_cmb_0  (
	.A(abstractcs_cmderr[2]),
	.B(abstractcs_cmderr[1]),
	.C(abstractcs_cmderr[0]),
	.D(dmi_req_ready_1z),
	.Y(cmderr_cmb_0)
);
defparam \command_logic.cmderr_cmb_0 .INIT=16'hFE00;
// @38:15168
  CFG4 un12lto31 (
	.A(un12lto31_10_Z),
	.B(un12lto31_13_Z),
	.C(un12lto31_12_Z),
	.D(un12lto31_11_Z),
	.Y(un12)
);
defparam un12lto31.INIT=16'hFFFE;
// @38:13975
  CFG3 valid_sba (
	.A(un16_dmi_valid_i),
	.B(un8_valid_sba_Z),
	.C(un12_dmi_valid_i),
	.Y(valid_sba_Z)
);
defparam valid_sba.INIT=8'hFE;
// @38:14736
  CFG4 \debug_state_ns_cZ[3]  (
	.A(debug_state_ns_a3_0[3]),
	.B(debug_state[4]),
	.C(abstractcs_busy_cmb),
	.D(debug_state_ns_0_Z[3]),
	.Y(debug_state_ns[3])
);
defparam \debug_state_ns_cZ[3] .INIT=16'hFF0E;
// @38:15351
  CFG3 sba_req_wr_data_int_5_sqmuxa_4 (
	.A(sba_req_wr_data_int_1_sqmuxa_2_Z),
	.B(N_94),
	.C(N_106),
	.Y(sba_req_wr_data_int_5_sqmuxa_4_Z)
);
defparam sba_req_wr_data_int_5_sqmuxa_4.INIT=8'h20;
// @38:15351
  CFG4 sba_req_wr_data_int_2_sqmuxa (
	.A(sba_req_wr_data_int_1_sqmuxa_2_Z),
	.B(N_113),
	.C(N_80_i),
	.D(N_107),
	.Y(sba_req_wr_data_int_2_sqmuxa_Z)
);
defparam sba_req_wr_data_int_2_sqmuxa.INIT=16'h0800;
// @38:15070
  CFG4 \mem_rdata_0_iv[3]  (
	.A(sbdata_ff_Z[3]),
	.B(sbaddr_ff_Z[3]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[3])
);
defparam \mem_rdata_0_iv[3] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[4]  (
	.A(sbdata_ff_Z[4]),
	.B(sbaddr_ff_Z[4]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[4])
);
defparam \mem_rdata_0_iv[4] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[5]  (
	.A(sbdata_ff_Z[5]),
	.B(sbaddr_ff_Z[5]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[5])
);
defparam \mem_rdata_0_iv[5] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[6]  (
	.A(sbdata_ff_Z[6]),
	.B(sbaddr_ff_Z[6]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[6])
);
defparam \mem_rdata_0_iv[6] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[7]  (
	.A(sbdata_ff_Z[7]),
	.B(sbaddr_ff_Z[7]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[7])
);
defparam \mem_rdata_0_iv[7] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[8]  (
	.A(sbdata_ff_Z[8]),
	.B(sbaddr_ff_Z[8]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[8])
);
defparam \mem_rdata_0_iv[8] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[9]  (
	.A(sbdata_ff_Z[9]),
	.B(sbaddr_ff_Z[9]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[9])
);
defparam \mem_rdata_0_iv[9] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[11]  (
	.A(sbdata_ff_Z[11]),
	.B(sbaddr_ff_Z[11]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[11])
);
defparam \mem_rdata_0_iv[11] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[23]  (
	.A(sbdata_ff_Z[23]),
	.B(sbaddr_ff_Z[23]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[23])
);
defparam \mem_rdata_0_iv[23] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[24]  (
	.A(sbdata_ff_Z[24]),
	.B(sbaddr_ff_Z[24]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[24])
);
defparam \mem_rdata_0_iv[24] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[25]  (
	.A(sbdata_ff_Z[25]),
	.B(sbaddr_ff_Z[25]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[25])
);
defparam \mem_rdata_0_iv[25] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[26]  (
	.A(sbdata_ff_Z[26]),
	.B(sbaddr_ff_Z[26]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[26])
);
defparam \mem_rdata_0_iv[26] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[27]  (
	.A(sbdata_ff_Z[27]),
	.B(sbaddr_ff_Z[27]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[27])
);
defparam \mem_rdata_0_iv[27] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[28]  (
	.A(sbdata_ff_Z[28]),
	.B(sbaddr_ff_Z[28]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[28])
);
defparam \mem_rdata_0_iv[28] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[30]  (
	.A(sbdata_ff_Z[30]),
	.B(sbaddr_ff_Z[30]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[30])
);
defparam \mem_rdata_0_iv[30] .INIT=16'hECA0;
// @38:15070
  CFG4 \mem_rdata_0_iv[31]  (
	.A(sbdata_ff_Z[31]),
	.B(sbaddr_ff_Z[31]),
	.C(mem_rdata_3_sqmuxa_Z),
	.D(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[31])
);
defparam \mem_rdata_0_iv[31] .INIT=16'hECA0;
// @38:15261
  CFG4 \sbdata_ff_9[8]  (
	.A(N_84_i),
	.B(N_113),
	.C(sba_resp_ready_int21_Z),
	.D(count_en_0_sqmuxa_1),
	.Y(N_214)
);
defparam \sbdata_ff_9[8] .INIT=16'h8AAA;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[0]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net_0),
	.D(sbaddr_Z[0]),
	.Y(sba_req_addr_int_16[0])
);
defparam \sba_req_addr_int_16_iv[0] .INIT=16'hEAC0;
// @38:15261
  CFG2 sbcs_readondata_ff_3 (
	.A(dmi_req_data[17]),
	.B(N_84_i),
	.Y(sbcs_readondata_ff_3_Z)
);
defparam sbcs_readondata_ff_3.INIT=4'h8;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[1]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net_1),
	.D(sbaddr_Z[1]),
	.Y(sba_req_addr_int_16[1])
);
defparam \sba_req_addr_int_16_iv[1] .INIT=16'hEAC0;
// @38:15550
  CFG3 \prescale_counter_4[0]  (
	.A(prescale_counter_Z[0]),
	.B(prescale_counter6_Z),
	.C(count_en_0_Z),
	.Y(prescale_counter_4_Z[0])
);
defparam \prescale_counter_4[0] .INIT=8'h60;
// @38:15561
  CFG3 \un1_prescale_counter_1.CO1  (
	.A(prescale_counter_Z[1]),
	.B(prescale_counter_Z[0]),
	.C(prescale_counter6_Z),
	.Y(CO1)
);
defparam \un1_prescale_counter_1.CO1 .INIT=8'h80;
// @38:15366
  CFG4 sba_resp_ready_int_0_sqmuxa_1_i_0 (
	.A(sba_state_Z[0]),
	.B(sbcs_busy_ff14_i_o3_0_Z),
	.C(N_94),
	.D(next_state21),
	.Y(sba_resp_ready_int_0_sqmuxa_1_i)
);
defparam sba_resp_ready_int_0_sqmuxa_1_i_0.INIT=16'hFEFC;
// @38:13957
  CFG2 un3_dmi_wr (
	.A(dmi_req_data[0]),
	.B(dmi_req_data[1]),
	.Y(mem_wr)
);
defparam un3_dmi_wr.INIT=4'h4;
// @38:13958
  CFG2 un3_dmi_rd (
	.A(dmi_req_data[0]),
	.B(dmi_req_data[1]),
	.Y(mem_rd)
);
defparam un3_dmi_rd.INIT=4'h2;
// @38:15141
  CFG2 sbcs_busyerror_0_sqmuxa_1 (
	.A(un16_dmi_valid_i),
	.B(dmi_req_data[24]),
	.Y(sbcs_busyerror_0_sqmuxa_1_Z)
);
defparam sbcs_busyerror_0_sqmuxa_1.INIT=4'h8;
// @38:15261
  CFG2 sbcs_readonaddr_ff_3 (
	.A(dmi_req_data[22]),
	.B(N_84_i),
	.Y(sbcs_readonaddr_ff_3_Z)
);
defparam sbcs_readonaddr_ff_3.INIT=4'h8;
// @38:14736
  CFG3 \debug_state_ns_i_o3_RNIGGODB[4]  (
	.A(abstractcs_busy_cmb),
	.B(debug_state[4]),
	.C(N_59),
	.Y(N_55_i)
);
defparam \debug_state_ns_i_o3_RNIGGODB[4] .INIT=8'h8A;
// @38:14337
  CFG2 abstractcs_cmderr_cmb_0_sqmuxa_RNILKG05 (
	.A(clk_en_dm_cmb_1z),
	.B(abstractcs_cmderr_cmb_0_sqmuxa_1z),
	.Y(un1_dmcontrol_ndmreset13_2_i)
);
defparam abstractcs_cmderr_cmb_0_sqmuxa_RNILKG05.INIT=4'h2;
// @38:15261
  CFG4 sba_wr_req_cmb7_RNIO0R861 (
	.A(sba_wr_req_ff_i_m),
	.B(sba_wr_req_cmb_2_sqmuxa_1_Z),
	.C(sbcs_busyerror_0_sqmuxa_Z),
	.D(sba_wr_req_cmb7_Z),
	.Y(sba_wr_req_cmb)
);
defparam sba_wr_req_cmb7_RNIO0R861.INIT=16'h5515;
// @38:15070
  CFG3 \sbaddr[0]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[0]),
	.C(dmi_req_data[2]),
	.Y(sbaddr_Z[0])
);
defparam \sbaddr[0] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[4]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[4]),
	.C(dmi_req_data[6]),
	.Y(sbaddr_Z[4])
);
defparam \sbaddr[4] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[5]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[5]),
	.C(dmi_req_data[7]),
	.Y(sbaddr_Z[5])
);
defparam \sbaddr[5] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[7]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[7]),
	.C(dmi_req_data[9]),
	.Y(sbaddr_Z[7])
);
defparam \sbaddr[7] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[28]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[28]),
	.C(dmi_req_data[30]),
	.Y(sbaddr_Z[28])
);
defparam \sbaddr[28] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[30]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[30]),
	.C(dmi_req_data[32]),
	.Y(sbaddr_Z[30])
);
defparam \sbaddr[30] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[0]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[0]),
	.C(dmi_req_data[2]),
	.Y(sbdata_Z[0])
);
defparam \sbdata[0] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[1]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[1]),
	.C(dmi_req_data[3]),
	.Y(sbdata_Z[1])
);
defparam \sbdata[1] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[2]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[2]),
	.C(dmi_req_data[4]),
	.Y(sbdata_Z[2])
);
defparam \sbdata[2] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[3]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[3]),
	.C(dmi_req_data[5]),
	.Y(sbdata_Z[3])
);
defparam \sbdata[3] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[4]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[4]),
	.C(dmi_req_data[6]),
	.Y(sbdata_Z[4])
);
defparam \sbdata[4] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[5]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[5]),
	.C(dmi_req_data[7]),
	.Y(sbdata_Z[5])
);
defparam \sbdata[5] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[6]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[6]),
	.C(dmi_req_data[8]),
	.Y(sbdata_Z[6])
);
defparam \sbdata[6] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[7]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[7]),
	.C(dmi_req_data[9]),
	.Y(sbdata_Z[7])
);
defparam \sbdata[7] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[9]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[9]),
	.C(dmi_req_data[11]),
	.Y(sbdata_Z[9])
);
defparam \sbdata[9] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[10]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[10]),
	.C(dmi_req_data[12]),
	.Y(sbdata_Z[10])
);
defparam \sbdata[10] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[12]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[12]),
	.C(dmi_req_data[14]),
	.Y(sbdata_Z[12])
);
defparam \sbdata[12] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[14]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[14]),
	.C(dmi_req_data[16]),
	.Y(sbdata_Z[14])
);
defparam \sbdata[14] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[15]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[15]),
	.C(dmi_req_data[17]),
	.Y(sbdata_Z[15])
);
defparam \sbdata[15] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[18]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[18]),
	.C(dmi_req_data[20]),
	.Y(sbdata_Z[18])
);
defparam \sbdata[18] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[19]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[19]),
	.C(dmi_req_data[21]),
	.Y(sbdata_Z[19])
);
defparam \sbdata[19] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[23]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[23]),
	.C(dmi_req_data[25]),
	.Y(sbdata_Z[23])
);
defparam \sbdata[23] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[24]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[24]),
	.C(dmi_req_data[26]),
	.Y(sbdata_Z[24])
);
defparam \sbdata[24] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[26]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[26]),
	.C(dmi_req_data[28]),
	.Y(sbdata_Z[26])
);
defparam \sbdata[26] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[27]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[27]),
	.C(dmi_req_data[29]),
	.Y(sbdata_Z[27])
);
defparam \sbdata[27] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[28]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[28]),
	.C(dmi_req_data[30]),
	.Y(sbdata_Z[28])
);
defparam \sbdata[28] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[29]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[29]),
	.C(dmi_req_data[31]),
	.Y(sbdata_Z[29])
);
defparam \sbdata[29] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[30]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[30]),
	.C(dmi_req_data[32]),
	.Y(sbdata_Z[30])
);
defparam \sbdata[30] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[31]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[31]),
	.C(dmi_req_data[33]),
	.Y(sbdata_Z[31])
);
defparam \sbdata[31] .INIT=8'hE4;
// @38:14316
  CFG3 \abs_cmd_cmb[1]  (
	.A(dmi_req_data[27]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[25]),
	.Y(abs_cmd_cmb_Z[1])
);
defparam \abs_cmd_cmb[1] .INIT=8'hB8;
// @38:14316
  CFG3 \abs_cmd_cmb[3]  (
	.A(dmi_req_data[29]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[27]),
	.Y(abs_cmd_cmb_Z[3])
);
defparam \abs_cmd_cmb[3] .INIT=8'hB8;
// @38:14316
  CFG3 \abs_cmd_cmb[5]  (
	.A(dmi_req_data[31]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[29]),
	.Y(abs_cmd_cmb_Z[5])
);
defparam \abs_cmd_cmb[5] .INIT=8'hB8;
// @38:14316
  CFG3 \abs_cmd_cmb[7]  (
	.A(dmi_req_data[33]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[31]),
	.Y(abs_cmd_cmb_Z[7])
);
defparam \abs_cmd_cmb[7] .INIT=8'hB8;
// @38:14320
  CFG3 \abs_cmd_regtype_cmb[0]  (
	.A(dmi_req_data[14]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[12]),
	.Y(abs_cmd_regtype_cmb_Z[0])
);
defparam \abs_cmd_regtype_cmb[0] .INIT=8'hB8;
// @38:15192
  CFG2 \sba_state_ns_1_0_.m14  (
	.A(next_state21),
	.B(N_17_mux),
	.Y(m14)
);
defparam \sba_state_ns_1_0_.m14 .INIT=4'h8;
// @38:14320
  CFG3 \abs_cmd_regtype_cmb[1]  (
	.A(dmi_req_data[15]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[13]),
	.Y(abs_cmd_regtype_cmb_Z[1])
);
defparam \abs_cmd_regtype_cmb[1] .INIT=8'hB8;
// @38:15070
  CFG3 \sbdata[13]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[13]),
	.C(dmi_req_data[15]),
	.Y(sbdata_Z[13])
);
defparam \sbdata[13] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[22]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[22]),
	.C(dmi_req_data[24]),
	.Y(sbdata_Z[22])
);
defparam \sbdata[22] .INIT=8'hE4;
// @38:14320
  CFG3 \abs_cmd_regtype_cmb[3]  (
	.A(dmi_req_data[17]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[15]),
	.Y(abs_cmd_regtype_cmb_Z[3])
);
defparam \abs_cmd_regtype_cmb[3] .INIT=8'hB8;
// @38:14320
  CFG3 \abs_cmd_regtype_cmb[2]  (
	.A(dmi_req_data[16]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[14]),
	.Y(abs_cmd_regtype_cmb_Z[2])
);
defparam \abs_cmd_regtype_cmb[2] .INIT=8'hB8;
// @38:15070
  CFG3 \sbdata[16]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[16]),
	.C(dmi_req_data[18]),
	.Y(sbdata_Z[16])
);
defparam \sbdata[16] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[11]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[11]),
	.C(dmi_req_data[13]),
	.Y(sbdata_Z[11])
);
defparam \sbdata[11] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[8]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[8]),
	.C(dmi_req_data[10]),
	.Y(sbdata_Z[8])
);
defparam \sbdata[8] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[31]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[31]),
	.C(dmi_req_data[33]),
	.Y(sbaddr_Z[31])
);
defparam \sbaddr[31] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[29]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[29]),
	.C(dmi_req_data[31]),
	.Y(sbaddr_Z[29])
);
defparam \sbaddr[29] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[24]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[24]),
	.C(dmi_req_data[26]),
	.Y(sbaddr_Z[24])
);
defparam \sbaddr[24] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[10]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[10]),
	.C(dmi_req_data[12]),
	.Y(sbaddr_Z[10])
);
defparam \sbaddr[10] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[9]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[9]),
	.C(dmi_req_data[11]),
	.Y(sbaddr_Z[9])
);
defparam \sbaddr[9] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[8]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[8]),
	.C(dmi_req_data[10]),
	.Y(sbaddr_Z[8])
);
defparam \sbaddr[8] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[6]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[6]),
	.C(dmi_req_data[8]),
	.Y(sbaddr_Z[6])
);
defparam \sbaddr[6] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[2]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[2]),
	.C(dmi_req_data[4]),
	.Y(sbaddr_Z[2])
);
defparam \sbaddr[2] .INIT=8'hE4;
// @38:15070
  CFG3 \sbaddr[1]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[1]),
	.C(dmi_req_data[3]),
	.Y(sbaddr_Z[1])
);
defparam \sbaddr[1] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[25]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[25]),
	.C(dmi_req_data[27]),
	.Y(sbdata_Z[25])
);
defparam \sbdata[25] .INIT=8'hE4;
// @38:14321
  CFG3 \debug_csr_addr_3[2]  (
	.A(dmi_req_data[4]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[2]),
	.Y(debug_csr_addr_3_0)
);
defparam \debug_csr_addr_3[2] .INIT=8'hB8;
// @38:14317
  CFG3 \abs_cmd_regsize_cmb[2]  (
	.A(dmi_req_data[24]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[22]),
	.Y(abs_cmd_regsize_cmb_Z[2])
);
defparam \abs_cmd_regsize_cmb[2] .INIT=8'hB8;
// @38:14317
  CFG3 \abs_cmd_regsize_cmb[1]  (
	.A(dmi_req_data[23]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[21]),
	.Y(abs_cmd_regsize_cmb_Z[1])
);
defparam \abs_cmd_regsize_cmb[1] .INIT=8'hB8;
// @38:14317
  CFG3 \abs_cmd_regsize_cmb[0]  (
	.A(dmi_req_data[22]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[20]),
	.Y(abs_cmd_regsize_cmb_Z[0])
);
defparam \abs_cmd_regsize_cmb[0] .INIT=8'hB8;
// @38:15070
  CFG3 \sbdata[21]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[21]),
	.C(dmi_req_data[23]),
	.Y(sbdata_Z[21])
);
defparam \sbdata[21] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[20]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[20]),
	.C(dmi_req_data[22]),
	.Y(sbdata_Z[20])
);
defparam \sbdata[20] .INIT=8'hE4;
// @38:15070
  CFG3 \sbdata[17]  (
	.A(sbdata_1_sqmuxa_Z),
	.B(sbdata_ff_Z[17]),
	.C(dmi_req_data[19]),
	.Y(sbdata_Z[17])
);
defparam \sbdata[17] .INIT=8'hE4;
// @38:15070
  CFG4 \sbcs_access[2]  (
	.A(sbcs_access_ff_Z[2]),
	.B(dmi_req_data[21]),
	.C(un16_dmi_valid_i),
	.D(sba_wr_req_cmb_2_sqmuxa_1_Z),
	.Y(sbcs_access_Z[2])
);
defparam \sbcs_access[2] .INIT=16'hCAAA;
// @38:15070
  CFG4 \sbcs_access[1]  (
	.A(sbcs_access_ff_Z[1]),
	.B(dmi_req_data[20]),
	.C(un16_dmi_valid_i),
	.D(sba_wr_req_cmb_2_sqmuxa_1_Z),
	.Y(sbcs_access_Z[1])
);
defparam \sbcs_access[1] .INIT=16'hCAAA;
// @38:15070
  CFG4 \sbcs_access[0]  (
	.A(sbcs_access_ff_Z[0]),
	.B(dmi_req_data[19]),
	.C(un16_dmi_valid_i),
	.D(sba_wr_req_cmb_2_sqmuxa_1_Z),
	.Y(sbcs_access_Z[0])
);
defparam \sbcs_access[0] .INIT=16'hCAAA;
// @38:15070
  CFG3 \sbaddr[20]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sbaddr_ff_Z[20]),
	.C(dmi_req_data[22]),
	.Y(sbaddr_Z[20])
);
defparam \sbaddr[20] .INIT=8'hE4;
// @38:15070
  CFG3 sbcs_autoincrement (
	.A(sbcs_autoincrement_0_sqmuxa_Z),
	.B(sbcs_autoincrement_ff_Z),
	.C(dmi_req_data[18]),
	.Y(sbcs_autoincrement_Z)
);
defparam sbcs_autoincrement.INIT=8'hE4;
// @38:13965
  CFG4 un1_dmi_req_command_2 (
	.A(dmi_req_data[38]),
	.B(dmi_req_data[39]),
	.C(dmi_req_data[36]),
	.D(dmi_req_ready_1z),
	.Y(un1_dmi_req_command_2_Z)
);
defparam un1_dmi_req_command_2.INIT=16'h2000;
// @38:15153
  CFG4 un11lto31_12 (
	.A(dmi_req_data[33]),
	.B(dmi_req_data[32]),
	.C(dmi_req_data[19]),
	.D(dmi_req_data[17]),
	.Y(un11lto31_12_Z)
);
defparam un11lto31_12.INIT=16'hFFFE;
// @38:15153
  CFG4 un11lto31_11 (
	.A(dmi_req_data[30]),
	.B(dmi_req_data[23]),
	.C(dmi_req_data[22]),
	.D(dmi_req_data[18]),
	.Y(un11lto31_11_Z)
);
defparam un11lto31_11.INIT=16'hFFFE;
// @38:15153
  CFG4 un11lto31_10 (
	.A(dmi_req_data[29]),
	.B(dmi_req_data[28]),
	.C(dmi_req_data[16]),
	.D(dmi_req_data[15]),
	.Y(un11lto31_10_Z)
);
defparam un11lto31_10.INIT=16'hFEEE;
// @38:15153
  CFG4 un11lto31_9 (
	.A(dmi_req_data[26]),
	.B(dmi_req_data[31]),
	.C(dmi_req_data[27]),
	.D(dmi_req_data[21]),
	.Y(un11lto31_9_Z)
);
defparam un11lto31_9.INIT=16'hFFFE;
// @38:15070
  CFG4 \mem_rdata_iv[29]  (
	.A(mem_rdata_3_sqmuxa_Z),
	.B(sbaddr_ff_m[29]),
	.C(sbdata_ff_Z[29]),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata[29])
);
defparam \mem_rdata_iv[29] .INIT=16'hFFEC;
// @38:15070
  CFG3 \mem_rdata_iv[13]  (
	.A(mem_rdata_iv_0_Z[13]),
	.B(un12lt14),
	.C(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[13])
);
defparam \mem_rdata_iv[13] .INIT=8'hEA;
// @38:15070
  CFG4 \mem_rdata_iv[2]  (
	.A(mem_rdata_3_sqmuxa_Z),
	.B(sbaddr_ff_m[2]),
	.C(sbdata_ff_Z[2]),
	.D(mem_rdata_1_sqmuxa_Z),
	.Y(mem_rdata[2])
);
defparam \mem_rdata_iv[2] .INIT=16'hFFEC;
// @38:15070
  CFG3 \mem_rdata_iv[14]  (
	.A(mem_rdata_iv_0_Z[14]),
	.B(un12lto14),
	.C(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[14])
);
defparam \mem_rdata_iv[14] .INIT=8'hEA;
// @38:15070
  CFG3 \mem_rdata_iv[22]  (
	.A(mem_rdata_iv_0_Z[22]),
	.B(sbaddr_ff_Z[22]),
	.C(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[22])
);
defparam \mem_rdata_iv[22] .INIT=8'hEA;
// @38:15070
  CFG3 \mem_rdata_iv[21]  (
	.A(mem_rdata_iv_0_Z[21]),
	.B(sbaddr_ff_Z[21]),
	.C(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[21])
);
defparam \mem_rdata_iv[21] .INIT=8'hEA;
// @38:15070
  CFG3 \mem_rdata_iv[15]  (
	.A(mem_rdata_iv_0_Z[15]),
	.B(sbaddr_ff_Z[15]),
	.C(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[15])
);
defparam \mem_rdata_iv[15] .INIT=8'hEA;
// @38:14736
  CFG4 \debug_state_ns_cZ[1]  (
	.A(debug_state_ns_0_Z[1]),
	.B(debug_state[5]),
	.C(cpu_debug_resume_ack_net),
	.D(N_65),
	.Y(debug_state_ns[1])
);
defparam \debug_state_ns_cZ[1] .INIT=16'hFFEA;
// @38:14398
  CFG4 un1_next_state_0_sqmuxa_3 (
	.A(next_state_1_sqmuxa_2_Z),
	.B(command_reg_state[1]),
	.C(next_state_1_sqmuxa_3_Z),
	.D(un1_debug_state_1_sqmuxa_1_Z),
	.Y(un1_next_state_0_sqmuxa_3_i_0)
);
defparam un1_next_state_0_sqmuxa_3.INIT=16'hFEFF;
// @38:15351
  CFG4 sba_req_wr_byte_en_int_4_sqmuxa (
	.A(sba_req_wr_data_int_1_sqmuxa_2_Z),
	.B(N_112),
	.C(N_80_i),
	.D(N_94),
	.Y(sba_req_wr_byte_en_int_4_sqmuxa_Z)
);
defparam sba_req_wr_byte_en_int_4_sqmuxa.INIT=16'h0008;
// @38:15070
  CFG3 \mem_rdata_iv[20]  (
	.A(mem_rdata_iv_0_Z[20]),
	.B(sbaddr_ff_Z[20]),
	.C(mem_rdata_2_sqmuxa_Z),
	.Y(mem_rdata[20])
);
defparam \mem_rdata_iv[20] .INIT=8'hEA;
// @38:15366
  CFG3 sba_resp_ready_int_1_sqmuxa_i_1 (
	.A(sba_state_Z[0]),
	.B(next_state7_Z),
	.C(N_94),
	.Y(N_82_1)
);
defparam sba_resp_ready_int_1_sqmuxa_i_1.INIT=8'hBF;
// @38:15070
  CFG4 mem_rdata34 (
	.A(un12_dmi_valid_i),
	.B(un16_dmi_valid_i),
	.C(dmi_req_ready_1z),
	.D(un8_valid_sba_Z),
	.Y(mem_rdata34_Z)
);
defparam mem_rdata34.INIT=16'hF0E0;
// @38:15168
  CFG2 sba_wr_req_cmb7 (
	.A(un1_sbcs_busyerror_Z),
	.B(un12),
	.Y(sba_wr_req_cmb7_Z)
);
defparam sba_wr_req_cmb7.INIT=4'h4;
// @38:15368
  CFG3 sba_req_valid_int_0_sqmuxa (
	.A(un1_sba_rd_req_cmb_1_Z),
	.B(N_94),
	.C(N_80_i),
	.Y(sba_req_valid_int_0_sqmuxa_Z)
);
defparam sba_req_valid_int_0_sqmuxa.INIT=8'h02;
// @38:15261
  CFG3 \sbdata_ff_9[16]  (
	.A(sbdata_ff_0_sqmuxa_Z),
	.B(sbdata_ff_1_sqmuxa_Z),
	.C(sbdata_ff_2_sqmuxa_Z),
	.Y(N_222)
);
defparam \sbdata_ff_9[16] .INIT=8'hFE;
// @38:15368
  CFG4 sba_req_wr_byte_en_int_0_sqmuxa (
	.A(sba_wr_req_cmb),
	.B(sba_rd_req_cmb),
	.C(N_94),
	.D(N_80_i),
	.Y(sba_req_wr_byte_en_int_0_sqmuxa_Z)
);
defparam sba_req_wr_byte_en_int_0_sqmuxa.INIT=16'h000D;
// @38:15550
  CFG4 \prescale_counter_4[1]  (
	.A(prescale_counter_Z[1]),
	.B(prescale_counter_Z[0]),
	.C(prescale_counter6_Z),
	.D(count_en_0_Z),
	.Y(prescale_counter_4_Z[1])
);
defparam \prescale_counter_4[1] .INIT=16'h6A00;
// @38:15366
  CFG4 sbcs_busy_ff14_i (
	.A(sba_state_Z[0]),
	.B(sbcs_busy_ff14_i_o3_0_Z),
	.C(N_94),
	.D(next_state21),
	.Y(N_80_i)
);
defparam sbcs_busy_ff14_i.INIT=16'hEEEC;
// @38:15351
  CFG2 sbcs_busy_ff_1_sqmuxa (
	.A(sba_resp_ready_int_0_sqmuxa_1_i),
	.B(N_84_i),
	.Y(sbcs_busy_ff_1_sqmuxa_Z)
);
defparam sbcs_busy_ff_1_sqmuxa.INIT=4'h4;
// @38:14032
  CFG4 un3_access_reg_valid_3 (
	.A(command_reg[26]),
	.B(dmi_req_data[28]),
	.C(un1_dmi_req_command_i),
	.D(abs_cmd_cmb_Z[3]),
	.Y(un3_access_reg_valid_3_Z)
);
defparam un3_access_reg_valid_3.INIT=16'h0035;
// @38:14032
  CFG4 un3_access_reg_valid_2 (
	.A(command_reg[24]),
	.B(dmi_req_data[26]),
	.C(un1_dmi_req_command_i),
	.D(abs_cmd_cmb_Z[1]),
	.Y(un3_access_reg_valid_2_Z)
);
defparam un3_access_reg_valid_2.INIT=16'h0035;
// @38:14032
  CFG4 un3_access_reg_valid_1 (
	.A(command_reg[30]),
	.B(dmi_req_data[32]),
	.C(un1_dmi_req_command_i),
	.D(abs_cmd_cmb_Z[7]),
	.Y(un3_access_reg_valid_1_Z)
);
defparam un3_access_reg_valid_1.INIT=16'h0035;
// @38:14032
  CFG4 un3_access_reg_valid_0 (
	.A(command_reg[28]),
	.B(dmi_req_data[30]),
	.C(un1_dmi_req_command_i),
	.D(abs_cmd_cmb_Z[5]),
	.Y(un3_access_reg_valid_0_Z)
);
defparam un3_access_reg_valid_0.INIT=16'h0035;
// @38:15192
  CFG3 \sba_state_ns_1_0_.m12  (
	.A(timeout_Z),
	.B(N_17_mux),
	.C(next_state21),
	.Y(N_18_mux)
);
defparam \sba_state_ns_1_0_.m12 .INIT=8'h04;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[3]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[3]),
	.D(dmi_req_data[5]),
	.Y(sbaddr_m[3])
);
defparam \sba_req_addr_int_16_iv_RNO[3] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[11]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[11]),
	.D(dmi_req_data[13]),
	.Y(sbaddr_m[11])
);
defparam \sba_req_addr_int_16_iv_RNO[11] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[13]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(un12lt14),
	.D(dmi_req_data[15]),
	.Y(sbaddr_m[13])
);
defparam \sba_req_addr_int_16_iv_RNO[13] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[15]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[15]),
	.D(dmi_req_data[17]),
	.Y(sbaddr_m[15])
);
defparam \sba_req_addr_int_16_iv_RNO[15] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[16]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[16]),
	.D(dmi_req_data[18]),
	.Y(sbaddr_m[16])
);
defparam \sba_req_addr_int_16_iv_RNO[16] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[17]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[17]),
	.D(dmi_req_data[19]),
	.Y(sbaddr_m[17])
);
defparam \sba_req_addr_int_16_iv_RNO[17] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[18]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[18]),
	.D(dmi_req_data[20]),
	.Y(sbaddr_m[18])
);
defparam \sba_req_addr_int_16_iv_RNO[18] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[19]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[19]),
	.D(dmi_req_data[21]),
	.Y(sbaddr_m[19])
);
defparam \sba_req_addr_int_16_iv_RNO[19] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[21]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[21]),
	.D(dmi_req_data[23]),
	.Y(sbaddr_m[21])
);
defparam \sba_req_addr_int_16_iv_RNO[21] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[22]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[22]),
	.D(dmi_req_data[24]),
	.Y(sbaddr_m[22])
);
defparam \sba_req_addr_int_16_iv_RNO[22] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[23]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[23]),
	.D(dmi_req_data[25]),
	.Y(sbaddr_m[23])
);
defparam \sba_req_addr_int_16_iv_RNO[23] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[25]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[25]),
	.D(dmi_req_data[27]),
	.Y(sbaddr_m[25])
);
defparam \sba_req_addr_int_16_iv_RNO[25] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[26]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[26]),
	.D(dmi_req_data[28]),
	.Y(sbaddr_m[26])
);
defparam \sba_req_addr_int_16_iv_RNO[26] .INIT=16'hC840;
// @38:15261
  CFG2 \sbdata_ff_9_0_iv_RNO_0[9]  (
	.A(sbdata_ff_3_sqmuxa_1_Z),
	.B(cpu_d_resp_rd_data_net[9]),
	.Y(sba_resp_rd_data_m[9])
);
defparam \sbdata_ff_9_0_iv_RNO_0[9] .INIT=4'h8;
// @38:15261
  CFG2 \sbdata_ff_9_0_iv_RNO_0[10]  (
	.A(sbdata_ff_3_sqmuxa_1_Z),
	.B(cpu_d_resp_rd_data_net[10]),
	.Y(sba_resp_rd_data_m[10])
);
defparam \sbdata_ff_9_0_iv_RNO_0[10] .INIT=4'h8;
// @38:15261
  CFG2 \sbdata_ff_9_0_iv_RNO_0[11]  (
	.A(sbdata_ff_3_sqmuxa_1_Z),
	.B(cpu_d_resp_rd_data_net[11]),
	.Y(sba_resp_rd_data_m[11])
);
defparam \sbdata_ff_9_0_iv_RNO_0[11] .INIT=4'h8;
// @38:15261
  CFG2 \sbdata_ff_9_0_iv_RNO_0[12]  (
	.A(sbdata_ff_3_sqmuxa_1_Z),
	.B(cpu_d_resp_rd_data_net[12]),
	.Y(sba_resp_rd_data_m[12])
);
defparam \sbdata_ff_9_0_iv_RNO_0[12] .INIT=4'h8;
// @38:15261
  CFG2 \sbdata_ff_9_0_iv_RNO_0[14]  (
	.A(sbdata_ff_3_sqmuxa_1_Z),
	.B(cpu_d_resp_rd_data_net[14]),
	.Y(sba_resp_rd_data_m[14])
);
defparam \sbdata_ff_9_0_iv_RNO_0[14] .INIT=4'h8;
// @38:15261
  CFG2 \sbdata_ff_9_0_iv_RNO_0[15]  (
	.A(sbdata_ff_3_sqmuxa_1_Z),
	.B(cpu_d_resp_rd_data_net[15]),
	.Y(sba_resp_rd_data_m[15])
);
defparam \sbdata_ff_9_0_iv_RNO_0[15] .INIT=4'h8;
// @38:14339
  CFG4 \cmderr_ff_4_cZ[1]  (
	.A(abstractcs_cmderr[1]),
	.B(dmi_req_data[11]),
	.C(cmderr_ff_cnst[1]),
	.D(cmderr_cmb_0_sqmuxa_2_Z),
	.Y(cmderr_ff_4[1])
);
defparam \cmderr_ff_4_cZ[1] .INIT=16'h22F0;
// @38:14339
  CFG4 \cmderr_ff_4_cZ[2]  (
	.A(abstractcs_cmderr[2]),
	.B(dmi_req_data[12]),
	.C(cmderr_cmb_3_sqmuxa_Z),
	.D(cmderr_cmb_0_sqmuxa_2_Z),
	.Y(cmderr_ff_4[2])
);
defparam \cmderr_ff_4_cZ[2] .INIT=16'h22F0;
// @38:14234
  CFG4 dmcontrol_resumereq_4_u (
	.A(dmcontrol_resumereq),
	.B(N_84_i),
	.C(dmi_req_data[32]),
	.D(dmcontrol_dmactive4_1z),
	.Y(dmcontrol_resumereq_4)
);
defparam dmcontrol_resumereq_4_u.INIT=16'hC088;
// @38:14234
  CFG4 dmcontrol_haltreq_4_u (
	.A(dmcontrol_haltreq),
	.B(N_84_i),
	.C(dmi_req_data[33]),
	.D(dmcontrol_dmactive4_1z),
	.Y(dmcontrol_haltreq_4)
);
defparam dmcontrol_haltreq_4_u.INIT=16'hC088;
// @38:14339
  CFG4 \cmderr_ff_4_cZ[0]  (
	.A(abstractcs_cmderr[0]),
	.B(dmi_req_data[10]),
	.C(cmderr_cmb_1_sqmuxa_1_Z),
	.D(cmderr_cmb_0_sqmuxa_2_Z),
	.Y(cmderr_ff_4[0])
);
defparam \cmderr_ff_4_cZ[0] .INIT=16'h22F0;
// @38:14141
  CFG4 dmcontrol_ackhavereset_4_u (
	.A(dmcontrol_ackhavereset),
	.B(N_84_i),
	.C(dmi_req_data[30]),
	.D(dmcontrol_dmactive4_1z),
	.Y(dmcontrol_ackhavereset_4)
);
defparam dmcontrol_ackhavereset_4_u.INIT=16'hC088;
// @38:14537
  CFG2 debug_csr_valid19_2 (
	.A(abs_cmd_regtype_cmb_Z[2]),
	.B(abs_cmd_regtype_cmb_Z[3]),
	.Y(debug_csr_valid19_2_Z)
);
defparam debug_csr_valid19_2.INIT=4'h1;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[27]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[27]),
	.D(dmi_req_data[29]),
	.Y(sbaddr_m[27])
);
defparam \sba_req_addr_int_16_iv_RNO[27] .INIT=16'hC840;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[14]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(un12lto14),
	.D(dmi_req_data[16]),
	.Y(sbaddr_m[14])
);
defparam \sba_req_addr_int_16_iv_RNO[14] .INIT=16'hC840;
// @38:15261
  CFG2 \sbdata_ff_9_0_iv_RNO_0[8]  (
	.A(sbdata_ff_3_sqmuxa_1_Z),
	.B(cpu_d_resp_rd_data_net[8]),
	.Y(sba_resp_rd_data_m[8])
);
defparam \sbdata_ff_9_0_iv_RNO_0[8] .INIT=4'h8;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv_RNO[12]  (
	.A(sbaddr_1_sqmuxa_Z),
	.B(sba_req_valid_int_1_sqmuxa_1_Z),
	.C(sbaddr_ff_Z[12]),
	.D(dmi_req_data[14]),
	.Y(sbaddr_m[12])
);
defparam \sba_req_addr_int_16_iv_RNO[12] .INIT=16'hC840;
// @38:14141
  CFG4 dmcontrol_ndmreset_4_u (
	.A(dmi_req_data[3]),
	.B(dmcontrol_dmactive4_1z),
	.C(debug_sys_reset),
	.D(N_84_i),
	.Y(dmcontrol_ndmreset_4)
);
defparam dmcontrol_ndmreset_4_u.INIT=16'hB800;
// @38:15261
  CFG2 sbcs_autoincrement_ff_3 (
	.A(sbcs_autoincrement_Z),
	.B(N_84_i),
	.Y(sbcs_autoincrement_ff_3_Z)
);
defparam sbcs_autoincrement_ff_3.INIT=4'h8;
// @38:15261
  CFG2 \sbdata_ff_9_0_iv_RNO_0[13]  (
	.A(sbdata_ff_3_sqmuxa_1_Z),
	.B(cpu_d_resp_rd_data_net[13]),
	.Y(sba_resp_rd_data_m[13])
);
defparam \sbdata_ff_9_0_iv_RNO_0[13] .INIT=4'h8;
// @38:14350
  CFG4 abs_cmd_transfer_ff_3_u (
	.A(dmi_req_data[19]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[17]),
	.D(N_84_i),
	.Y(abs_cmd_transfer_ff_3)
);
defparam abs_cmd_transfer_ff_3_u.INIT=16'hB800;
// @38:15261
  CFG4 \sba_req_rd_byte_en_int_13_m2_2[0]  (
	.A(N_110),
	.B(debug_sysbus_req_rd_byte_en_net[0]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_rd_byte_en_int_13_m2_2_Z[0])
);
defparam \sba_req_rd_byte_en_int_13_m2_2[0] .INIT=16'hC0A0;
// @38:15261
  CFG4 \sba_req_rd_byte_en_int_13_m2_2[1]  (
	.A(N_107),
	.B(debug_sysbus_req_rd_byte_en_net[1]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_rd_byte_en_int_13_m2_2_Z[1])
);
defparam \sba_req_rd_byte_en_int_13_m2_2[1] .INIT=16'hC0A0;
// @38:15261
  CFG4 \sba_req_rd_byte_en_int_13_m2_2[2]  (
	.A(N_111),
	.B(debug_sysbus_req_rd_byte_en_net[2]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_rd_byte_en_int_13_m2_2_Z[2])
);
defparam \sba_req_rd_byte_en_int_13_m2_2[2] .INIT=16'hC0A0;
// @38:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_2[3]  (
	.A(N_99),
	.B(debug_sysbus_req_wr_byte_en_net[3]),
	.C(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.D(sba_req_wr_byte_en_int_2_sqmuxa_sn),
	.Y(sba_req_wr_byte_en_int_13_m2_2_Z[3])
);
defparam \sba_req_wr_byte_en_int_13_m2_2[3] .INIT=16'hC5C0;
// @38:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_2[0]  (
	.A(N_110),
	.B(debug_sysbus_req_wr_byte_en_net[0]),
	.C(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.D(sba_req_wr_byte_en_int_2_sqmuxa_sn),
	.Y(sba_req_wr_byte_en_int_13_m2_2_Z[0])
);
defparam \sba_req_wr_byte_en_int_13_m2_2[0] .INIT=16'hCAC0;
// @38:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_2[1]  (
	.A(N_107),
	.B(debug_sysbus_req_wr_byte_en_net[1]),
	.C(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.D(sba_req_wr_byte_en_int_2_sqmuxa_sn),
	.Y(sba_req_wr_byte_en_int_13_m2_2_Z[1])
);
defparam \sba_req_wr_byte_en_int_13_m2_2[1] .INIT=16'hCAC0;
// @38:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_2[2]  (
	.A(N_111),
	.B(debug_sysbus_req_wr_byte_en_net[2]),
	.C(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.D(sba_req_wr_byte_en_int_2_sqmuxa_sn),
	.Y(sba_req_wr_byte_en_int_13_m2_2_Z[2])
);
defparam \sba_req_wr_byte_en_int_13_m2_2[2] .INIT=16'hCAC0;
// @38:15261
  CFG4 \sba_req_rd_byte_en_int_13_m2_2[3]  (
	.A(N_99),
	.B(debug_sysbus_req_rd_byte_en_net[3]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_rd_byte_en_int_13_m2_2_Z[3])
);
defparam \sba_req_rd_byte_en_int_13_m2_2[3] .INIT=16'hC050;
// @38:15351
  CFG2 un1_next_state_1_0_0 (
	.A(N_82_1),
	.B(N_127),
	.Y(un1_next_state_1_0_0_Z)
);
defparam un1_next_state_1_0_0.INIT=4'hD;
// @38:15353
  CFG4 sbcs_busy_ff13_i_1_1 (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(next_state7_Z),
	.D(N_94),
	.Y(sbcs_busy_ff13_i_1_1_Z)
);
defparam sbcs_busy_ff13_i_1_1.INIT=16'h3276;
// @38:15153
  CFG4 un11lto31_13 (
	.A(dmi_req_data[20]),
	.B(dmi_req_data[25]),
	.C(un11lto31_9_Z),
	.D(dmi_req_data[24]),
	.Y(un11lto31_13_Z)
);
defparam un11lto31_13.INIT=16'hFFFE;
// @38:13965
  CFG4 un1_dmi_req_command (
	.A(dmi_req_data[34]),
	.B(dmi_req_data[35]),
	.C(un28_valid_dmi_2_0_0_Z),
	.D(un1_dmi_req_command_2_Z),
	.Y(un1_dmi_req_command_i)
);
defparam un1_dmi_req_command.INIT=16'h8000;
// @38:14023
  CFG4 \dmi_rdata_0_iv[8]  (
	.A(dmi_rdata_0_iv_0_Z[8]),
	.B(dmstatus_allany_halted_m_0),
	.C(mem_rdata[8]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[10])
);
defparam \dmi_rdata_0_iv[8] .INIT=16'hFEEE;
// @38:14023
  CFG4 \dmi_rdata_0_iv[9]  (
	.A(dmi_rdata_0_iv_0_Z[9]),
	.B(dmstatus_allany_halted_m_0),
	.C(mem_rdata[9]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[11])
);
defparam \dmi_rdata_0_iv[9] .INIT=16'hFEEE;
// @38:15351
  CFG3 sba_req_wr_data_int_6_sqmuxa (
	.A(sbaddr_Z[1]),
	.B(sba_req_wr_data_int_5_sqmuxa_4_Z),
	.C(N_80_i),
	.Y(sba_req_wr_data_int_6_sqmuxa_Z)
);
defparam sba_req_wr_data_int_6_sqmuxa.INIT=8'h08;
// @38:15351
  CFG3 sba_req_wr_data_int_5_sqmuxa (
	.A(sbaddr_Z[1]),
	.B(sba_req_wr_data_int_5_sqmuxa_4_Z),
	.C(N_80_i),
	.Y(sba_req_wr_data_int_5_sqmuxa_Z)
);
defparam sba_req_wr_data_int_5_sqmuxa.INIT=8'h04;
// @38:14023
  CFG4 \dmi_rdata_0_iv[7]  (
	.A(un28_valid_dmi_Z),
	.B(data_0_reg_m[7]),
	.C(mem_rdata[7]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[9])
);
defparam \dmi_rdata_0_iv[7] .INIT=16'hFEEE;
// @38:14023
  CFG3 \dmi_rdata_0_iv[30]  (
	.A(valid_sba_Z),
	.B(mem_rdata[30]),
	.C(dmi_rdata_0_iv_0_Z[30]),
	.Y(dmi_resp_data[32])
);
defparam \dmi_rdata_0_iv[30] .INIT=8'hF8;
// @38:14023
  CFG3 \dmi_rdata_0_iv[31]  (
	.A(valid_sba_Z),
	.B(mem_rdata[31]),
	.C(dmi_rdata_0_iv_0_Z[31]),
	.Y(dmi_resp_data[33])
);
defparam \dmi_rdata_0_iv[31] .INIT=8'hF8;
// @38:14023
  CFG3 \dmi_rdata_0_iv[28]  (
	.A(valid_sba_Z),
	.B(mem_rdata[28]),
	.C(dmi_rdata_0_iv_0_Z[28]),
	.Y(dmi_resp_data[30])
);
defparam \dmi_rdata_0_iv[28] .INIT=8'hF8;
// @38:14023
  CFG3 \dmi_rdata_0_iv[11]  (
	.A(valid_sba_Z),
	.B(mem_rdata[11]),
	.C(dmi_rdata_0_iv_0_Z[11]),
	.Y(dmi_resp_data[13])
);
defparam \dmi_rdata_0_iv[11] .INIT=8'hF8;
// @38:15261
  CFG2 \sba_req_wr_data_int_10_0_iv_RNO[24]  (
	.A(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.B(sbdata_Z[24]),
	.Y(sbdata_m[24])
);
defparam \sba_req_wr_data_int_10_0_iv_RNO[24] .INIT=4'h8;
// @38:15261
  CFG2 \sba_req_wr_data_int_10_0_iv_RNO[26]  (
	.A(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.B(sbdata_Z[26]),
	.Y(sbdata_m[26])
);
defparam \sba_req_wr_data_int_10_0_iv_RNO[26] .INIT=4'h8;
// @38:15261
  CFG2 \sba_req_wr_data_int_10_0_iv_RNO[31]  (
	.A(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.B(sbdata_Z[31]),
	.Y(sbdata_m[31])
);
defparam \sba_req_wr_data_int_10_0_iv_RNO[31] .INIT=4'h8;
// @38:14023
  CFG4 \dmi_rdata_0_iv_RNO[0]  (
	.A(sbaddr_ff_Z[0]),
	.B(valid_sba_Z),
	.C(mem_rdata_2_sqmuxa_Z),
	.D(mem_rdata_iv_0_Z[0]),
	.Y(mem_rdata_m[0])
);
defparam \dmi_rdata_0_iv_RNO[0] .INIT=16'hCC80;
// @38:14023
  CFG4 \dmi_rdata_0_iv_RNO[1]  (
	.A(sbaddr_ff_Z[1]),
	.B(valid_sba_Z),
	.C(mem_rdata_2_sqmuxa_Z),
	.D(mem_rdata_iv_0_Z[1]),
	.Y(mem_rdata_m[1])
);
defparam \dmi_rdata_0_iv_RNO[1] .INIT=16'hCC80;
// @38:14023
  CFG4 \dmi_rdata_0_iv[3]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[3]),
	.C(mem_rdata[3]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[5])
);
defparam \dmi_rdata_0_iv[3] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[4]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[4]),
	.C(mem_rdata[4]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[6])
);
defparam \dmi_rdata_0_iv[4] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[5]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[5]),
	.C(mem_rdata[5]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[7])
);
defparam \dmi_rdata_0_iv[5] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[6]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[6]),
	.C(mem_rdata[6]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[8])
);
defparam \dmi_rdata_0_iv[6] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv_RNO[10]  (
	.A(sbaddr_ff_Z[10]),
	.B(valid_sba_Z),
	.C(mem_rdata_2_sqmuxa_Z),
	.D(mem_rdata_iv_0_Z[10]),
	.Y(mem_rdata_m[10])
);
defparam \dmi_rdata_0_iv_RNO[10] .INIT=16'hCC80;
// @38:14023
  CFG4 \dmi_rdata_0_iv_RNO[16]  (
	.A(sbaddr_ff_Z[16]),
	.B(valid_sba_Z),
	.C(mem_rdata_2_sqmuxa_Z),
	.D(mem_rdata_iv_0_Z[16]),
	.Y(mem_rdata_m[16])
);
defparam \dmi_rdata_0_iv_RNO[16] .INIT=16'hCC80;
// @38:14023
  CFG4 \dmi_rdata_0_iv_RNO[17]  (
	.A(sbaddr_ff_Z[17]),
	.B(valid_sba_Z),
	.C(mem_rdata_2_sqmuxa_Z),
	.D(mem_rdata_iv_0_Z[17]),
	.Y(mem_rdata_m[17])
);
defparam \dmi_rdata_0_iv_RNO[17] .INIT=16'hCC80;
// @38:14023
  CFG4 \dmi_rdata_0_iv_RNO[19]  (
	.A(sbaddr_ff_Z[19]),
	.B(valid_sba_Z),
	.C(mem_rdata_2_sqmuxa_Z),
	.D(mem_rdata_iv_0_Z[19]),
	.Y(mem_rdata_m[19])
);
defparam \dmi_rdata_0_iv_RNO[19] .INIT=16'hCC80;
// @38:14023
  CFG4 \dmi_rdata_0_iv[23]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[23]),
	.C(mem_rdata[23]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[25])
);
defparam \dmi_rdata_0_iv[23] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[24]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[24]),
	.C(mem_rdata[24]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[26])
);
defparam \dmi_rdata_0_iv[24] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[25]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[25]),
	.C(mem_rdata[25]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[27])
);
defparam \dmi_rdata_0_iv[25] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[26]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[26]),
	.C(mem_rdata[26]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[28])
);
defparam \dmi_rdata_0_iv[26] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[27]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[27]),
	.C(mem_rdata[27]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[29])
);
defparam \dmi_rdata_0_iv[27] .INIT=16'hF888;
// @38:14120
  CFG3 dmcontrol_dmactive4 (
	.A(dmi_req_ready_1z),
	.B(mem_wr),
	.C(un4_dmi_req_dmcontrol_Z),
	.Y(dmcontrol_dmactive4_1z)
);
defparam dmcontrol_dmactive4.INIT=8'h80;
// @38:14652
  CFG3 un1_dmi_wr (
	.A(dmi_req_ready_1z),
	.B(mem_wr),
	.C(un4_dmi_req_abst_data0_Z),
	.Y(data_0_reg8_sn)
);
defparam un1_dmi_wr.INIT=8'h80;
// @38:15070
  CFG4 sbcs_to_err (
	.A(sbcs_ba_err_0_sqmuxa_2_Z),
	.B(mem_rdata34_Z),
	.C(sbcs_to_err_ff_Z),
	.D(dmi_req_data[14]),
	.Y(sbcs_to_err_Z)
);
defparam sbcs_to_err.INIT=16'h70F0;
// @38:15070
  CFG4 sbcs_ba_err (
	.A(sbcs_ba_err_0_sqmuxa_2_Z),
	.B(mem_rdata34_Z),
	.C(sbcs_ba_err_ff_Z),
	.D(dmi_req_data[15]),
	.Y(sbcs_ba_err_Z)
);
defparam sbcs_ba_err.INIT=16'h70F0;
// @38:15070
  CFG4 sbcs_uar_err (
	.A(sbcs_ba_err_0_sqmuxa_2_Z),
	.B(mem_rdata34_Z),
	.C(sbcs_uar_err_ff_Z),
	.D(dmi_req_data[16]),
	.Y(sbcs_uar_err_Z)
);
defparam sbcs_uar_err.INIT=16'h70F0;
// @38:14023
  CFG4 \dmi_rdata_0_iv_RNO[18]  (
	.A(sbaddr_ff_Z[18]),
	.B(valid_sba_Z),
	.C(mem_rdata_2_sqmuxa_Z),
	.D(mem_rdata_iv_0_Z[18]),
	.Y(mem_rdata_m[18])
);
defparam \dmi_rdata_0_iv_RNO[18] .INIT=16'hCC80;
// @38:15261
  CFG4 un1_sbcs_readonaddr_ff7_5_2 (
	.A(sba_rd_req_cmb),
	.B(N_84_i),
	.C(N_80_i),
	.D(N_94),
	.Y(un1_sbcs_readonaddr_ff7_5_2_Z)
);
defparam un1_sbcs_readonaddr_ff7_5_2.INIT=16'h3337;
// @38:15261
  CFG2 \sba_req_wr_data_int_10_0_iv_RNO[25]  (
	.A(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.B(sbdata_Z[25]),
	.Y(sbdata_m[25])
);
defparam \sba_req_wr_data_int_10_0_iv_RNO[25] .INIT=4'h8;
// @38:15550
  CFG3 \prescale_counter_4[2]  (
	.A(CO1),
	.B(count_en_0_Z),
	.C(prescale_counter_Z[2]),
	.Y(prescale_counter_4_Z[2])
);
defparam \prescale_counter_4[2] .INIT=8'h48;
// @38:15480
  CFG4 sbcs_busy_ff15_0 (
	.A(next_state28_Z),
	.B(N_127),
	.C(next_state21),
	.D(sbcs_busy_ff15_0_a3_0_Z),
	.Y(sbcs_busy_ff15)
);
defparam sbcs_busy_ff15_0.INIT=16'hF444;
// @38:15261
  CFG4 \sbdata_ff_9_iv_1[4]  (
	.A(cpu_d_resp_rd_data_net[4]),
	.B(sbdata_Z[4]),
	.C(sbdata_ff_0_sqmuxa_Z),
	.D(sbdata_ff_3_sqmuxa_1_Z),
	.Y(sbdata_ff_9_iv_1_Z[4])
);
defparam \sbdata_ff_9_iv_1[4] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_iv_1[5]  (
	.A(cpu_d_resp_rd_data_net[5]),
	.B(sbdata_Z[5]),
	.C(sbdata_ff_0_sqmuxa_Z),
	.D(sbdata_ff_3_sqmuxa_1_Z),
	.Y(sbdata_ff_9_iv_1_Z[5])
);
defparam \sbdata_ff_9_iv_1[5] .INIT=16'hEAC0;
// @38:14536
  CFG4 debug_csr_addr_0_sqmuxa_0_246_a2_3 (
	.A(abs_cmd_regtype_cmb_Z[2]),
	.B(abs_cmd_regtype_cmb_Z[1]),
	.C(cpu_debug_active_net),
	.D(abs_cmd_regtype_cmb_Z[3]),
	.Y(N_693_3)
);
defparam debug_csr_addr_0_sqmuxa_0_246_a2_3.INIT=16'h0010;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[2]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net_2),
	.D(sbaddr_Z[2]),
	.Y(sba_req_addr_int_16[2])
);
defparam \sba_req_addr_int_16_iv[2] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[3]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[3]),
	.C(sbaddr_m[3]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[3])
);
defparam \sba_req_addr_int_16_iv[3] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[4]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net_4),
	.D(sbaddr_Z[4]),
	.Y(sba_req_addr_int_16[4])
);
defparam \sba_req_addr_int_16_iv[4] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[5]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net_5),
	.D(sbaddr_Z[5]),
	.Y(sba_req_addr_int_16[5])
);
defparam \sba_req_addr_int_16_iv[5] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[6]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net[6]),
	.D(sbaddr_Z[6]),
	.Y(sba_req_addr_int_16[6])
);
defparam \sba_req_addr_int_16_iv[6] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[7]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net[7]),
	.D(sbaddr_Z[7]),
	.Y(sba_req_addr_int_16[7])
);
defparam \sba_req_addr_int_16_iv[7] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[8]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net[8]),
	.D(sbaddr_Z[8]),
	.Y(sba_req_addr_int_16[8])
);
defparam \sba_req_addr_int_16_iv[8] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[9]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net_9),
	.D(sbaddr_Z[9]),
	.Y(sba_req_addr_int_16[9])
);
defparam \sba_req_addr_int_16_iv[9] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[10]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net[10]),
	.D(sbaddr_Z[10]),
	.Y(sba_req_addr_int_16[10])
);
defparam \sba_req_addr_int_16_iv[10] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[11]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[11]),
	.C(sbaddr_m[11]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[11])
);
defparam \sba_req_addr_int_16_iv[11] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[13]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[13]),
	.C(sbaddr_m[13]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[13])
);
defparam \sba_req_addr_int_16_iv[13] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[15]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[15]),
	.C(sbaddr_m[15]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[15])
);
defparam \sba_req_addr_int_16_iv[15] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[16]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[16]),
	.C(sbaddr_m[16]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[16])
);
defparam \sba_req_addr_int_16_iv[16] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[17]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[17]),
	.C(sbaddr_m[17]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[17])
);
defparam \sba_req_addr_int_16_iv[17] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[18]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[18]),
	.C(sbaddr_m[18]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[18])
);
defparam \sba_req_addr_int_16_iv[18] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[19]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[19]),
	.C(sbaddr_m[19]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[19])
);
defparam \sba_req_addr_int_16_iv[19] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[20]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net[20]),
	.D(sbaddr_Z[20]),
	.Y(sba_req_addr_int_16[20])
);
defparam \sba_req_addr_int_16_iv[20] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[21]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[21]),
	.C(sbaddr_m[21]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[21])
);
defparam \sba_req_addr_int_16_iv[21] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[22]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[22]),
	.C(sbaddr_m[22]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[22])
);
defparam \sba_req_addr_int_16_iv[22] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[23]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[23]),
	.C(sbaddr_m[23]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[23])
);
defparam \sba_req_addr_int_16_iv[23] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[24]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net[24]),
	.D(sbaddr_Z[24]),
	.Y(sba_req_addr_int_16[24])
);
defparam \sba_req_addr_int_16_iv[24] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[25]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[25]),
	.C(sbaddr_m[25]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[25])
);
defparam \sba_req_addr_int_16_iv[25] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[26]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[26]),
	.C(sbaddr_m[26]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[26])
);
defparam \sba_req_addr_int_16_iv[26] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[28]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net_28),
	.D(sbaddr_Z[28]),
	.Y(sba_req_addr_int_16[28])
);
defparam \sba_req_addr_int_16_iv[28] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[29]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net_29),
	.D(sbaddr_Z[29]),
	.Y(sba_req_addr_int_16[29])
);
defparam \sba_req_addr_int_16_iv[29] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[30]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net_30),
	.D(sbaddr_Z[30]),
	.Y(sba_req_addr_int_16[30])
);
defparam \sba_req_addr_int_16_iv[30] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[31]  (
	.A(sba_req_valid_int_1_sqmuxa_1_Z),
	.B(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.C(debug_sysbus_req_addr_net_31),
	.D(sbaddr_Z[31]),
	.Y(sba_req_addr_int_16[31])
);
defparam \sba_req_addr_int_16_iv[31] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[27]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[27]),
	.C(sbaddr_m[27]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[27])
);
defparam \sba_req_addr_int_16_iv[27] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[14]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[14]),
	.C(sbaddr_m[14]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[14])
);
defparam \sba_req_addr_int_16_iv[14] .INIT=16'hF8F0;
// @38:15261
  CFG4 \sba_req_addr_int_16_iv[12]  (
	.A(sba_req_addr_1),
	.B(sba_req_addr_int[12]),
	.C(sbaddr_m[12]),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_addr_int_16[12])
);
defparam \sba_req_addr_int_16_iv[12] .INIT=16'hF8F0;
// @38:15261
  CFG4 \un1_access_valid[2]  (
	.A(sbcs_autoincrement_Z),
	.B(N_112),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(un1_access_valid_Z[2])
);
defparam \un1_access_valid[2] .INIT=16'h8000;
// @38:15261
  CFG4 \un1_access_valid[1]  (
	.A(sbcs_autoincrement_Z),
	.B(N_106),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(un1_access_valid_Z[1])
);
defparam \un1_access_valid[1] .INIT=16'h8000;
// @38:15261
  CFG4 \un1_access_valid[0]  (
	.A(sbcs_autoincrement_Z),
	.B(N_113),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(un1_access_valid_Z[0])
);
defparam \un1_access_valid[0] .INIT=16'h8000;
// @38:15534
  CFG3 un1_sba_resp_error_2 (
	.A(cpu_debug_mode_net),
	.B(cpu_d_resp_error_sig),
	.C(timeout_Z),
	.Y(un1_sba_resp_error_2_Z)
);
defparam un1_sba_resp_error_2.INIT=8'hF8;
// @38:15261
  CFG3 \sba_req_rd_byte_en_int_13_m2[0]  (
	.A(sba_req_rd_byte_en_int_13_m2_2_Z[0]),
	.B(sba_req_rd_byte_en_int_13_m0_Z[0]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.Y(sba_req_rd_byte_en_int_13_m2_Z[0])
);
defparam \sba_req_rd_byte_en_int_13_m2[0] .INIT=8'hAE;
// @38:15261
  CFG3 \sba_req_rd_byte_en_int_13_m2[1]  (
	.A(sba_req_rd_byte_en_int_13_m2_2_Z[1]),
	.B(sba_req_rd_byte_en_int_13_m0_Z[0]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.Y(sba_req_rd_byte_en_int_13_m2_Z[1])
);
defparam \sba_req_rd_byte_en_int_13_m2[1] .INIT=8'hAE;
// @38:15261
  CFG3 \sba_req_rd_byte_en_int_13_m2[2]  (
	.A(sba_req_rd_byte_en_int_13_m2_2_Z[2]),
	.B(sba_req_rd_byte_en_int_13_m0_Z[2]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.Y(sba_req_rd_byte_en_int_13_m2_Z[2])
);
defparam \sba_req_rd_byte_en_int_13_m2[2] .INIT=8'hAE;
// @38:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_1[0]  (
	.A(sbaddr_Z[1]),
	.B(sba_req_wr_byte_en_int_3_sqmuxa_sn_1),
	.C(sba_req_wr_byte_en_int_2_sqmuxa_sn),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_wr_byte_en_int_13_m2_1_Z[0])
);
defparam \sba_req_wr_byte_en_int_13_m2_1[0] .INIT=16'h0007;
// @38:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_1[2]  (
	.A(sbaddr_Z[1]),
	.B(sba_req_wr_byte_en_int_3_sqmuxa_sn_1),
	.C(sba_req_wr_byte_en_int_2_sqmuxa_sn),
	.D(sba_req_wr_byte_en_int_0_sqmuxa_1),
	.Y(sba_req_wr_byte_en_int_13_m2_1_Z[2])
);
defparam \sba_req_wr_byte_en_int_13_m2_1[2] .INIT=16'h000B;
// @38:15261
  CFG3 \sba_req_rd_byte_en_int_13_m2[3]  (
	.A(sba_req_rd_byte_en_int_13_m2_2_Z[3]),
	.B(sba_req_rd_byte_en_int_13_m0_Z[2]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.Y(sba_req_rd_byte_en_int_13_m2_Z[3])
);
defparam \sba_req_rd_byte_en_int_13_m2[3] .INIT=8'hAE;
// @38:15353
  CFG4 sbcs_busy_ff13_i_1 (
	.A(timeout_Z),
	.B(sba_state_Z[0]),
	.C(sbcs_busy_ff13_i_1_1_Z),
	.D(next_state21),
	.Y(N_78)
);
defparam sbcs_busy_ff13_i_1.INIT=16'hF070;
// @38:14023
  CFG4 \dmi_rdata_0_iv[0]  (
	.A(dmi_rdata_0_iv_1_Z[0]),
	.B(mem_rdata_m[0]),
	.C(dmstatus_allany_halted_m),
	.D(un4_dmi_req_abst_Z),
	.Y(dmi_resp_data[2])
);
defparam \dmi_rdata_0_iv[0] .INIT=16'hFFFE;
// @38:14023
  CFG4 \dmi_rdata_0_iv[1]  (
	.A(dmi_rdata_0_iv_0_Z[1]),
	.B(mem_rdata_m[1]),
	.C(data_0_reg[1]),
	.D(un4_dmi_req_abst_data0_Z),
	.Y(dmi_resp_data[3])
);
defparam \dmi_rdata_0_iv[1] .INIT=16'hFEEE;
// @38:14023
  CFG4 \dmi_rdata_0_iv[10]  (
	.A(dmi_rdata_0_iv_0_Z[10]),
	.B(mem_rdata_m[10]),
	.C(dmstatus_allany_halted),
	.D(un28_valid_dmi_Z),
	.Y(dmi_resp_data[12])
);
defparam \dmi_rdata_0_iv[10] .INIT=16'hEFEE;
// @38:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa (
	.A(sbcs_readondata_ff_Z),
	.B(un12),
	.C(mem_rd),
	.D(sba_rd_req_cmb_1_sqmuxa_i_2),
	.Y(sba_rd_req_cmb_1_sqmuxa_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa.INIT=16'h8000;
// @38:15129
  CFG4 sba_rd_req_cmb_2_sqmuxa (
	.A(sbcs_readondata_ff_Z),
	.B(un12),
	.C(mem_rd),
	.D(sba_rd_req_cmb_1_sqmuxa_i_2),
	.Y(sba_rd_req_cmb_2_sqmuxa_Z)
);
defparam sba_rd_req_cmb_2_sqmuxa.INIT=16'h7000;
// @38:14023
  CFG4 \dmi_rdata_0_iv[19]  (
	.A(dmstatus_allany_havereset_m),
	.B(mem_rdata_m[19]),
	.C(data_0_reg[19]),
	.D(un4_dmi_req_abst_data0_Z),
	.Y(dmi_resp_data[21])
);
defparam \dmi_rdata_0_iv[19] .INIT=16'hFEEE;
// @38:14023
  CFG4 \dmi_rdata_0_iv[16]  (
	.A(dmstatus_allany_resumeack_m),
	.B(mem_rdata_m[16]),
	.C(data_0_reg[16]),
	.D(un4_dmi_req_abst_data0_Z),
	.Y(dmi_resp_data[18])
);
defparam \dmi_rdata_0_iv[16] .INIT=16'hFEEE;
// @38:14023
  CFG4 \dmi_rdata_0_iv[17]  (
	.A(dmstatus_allany_resumeack_m),
	.B(mem_rdata_m[17]),
	.C(data_0_reg[17]),
	.D(un4_dmi_req_abst_data0_Z),
	.Y(dmi_resp_data[19])
);
defparam \dmi_rdata_0_iv[17] .INIT=16'hFEEE;
// @38:14023
  CFG4 \dmi_rdata_0_iv[12]  (
	.A(sbaddr_ff_m[12]),
	.B(mem_rdata_iv_0_Z[12]),
	.C(dmi_rdata_0_iv_0_Z[12]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[14])
);
defparam \dmi_rdata_0_iv[12] .INIT=16'hFEF0;
// @38:14023
  CFG4 \dmi_rdata_0_iv[18]  (
	.A(dmstatus_allany_havereset_m),
	.B(mem_rdata_m[18]),
	.C(data_0_reg[18]),
	.D(un4_dmi_req_abst_data0_Z),
	.Y(dmi_resp_data[20])
);
defparam \dmi_rdata_0_iv[18] .INIT=16'hFEEE;
// @38:13980
  CFG4 dmi_resp_valid (
	.A(valid_sba_Z),
	.B(un1_mem_rdata35_1_Z),
	.C(mem_rd),
	.D(mem_wr),
	.Y(dmi_resp_valid_1z)
);
defparam dmi_resp_valid.INIT=16'hFF73;
// @38:15261
  CFG4 \sbdata_ff_9_iv_RNO[4]  (
	.A(cpu_d_resp_rd_data_net[4]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[20]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[4])
);
defparam \sbdata_ff_9_iv_RNO[4] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv_RNO[10]  (
	.A(cpu_d_resp_rd_data_net[10]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[26]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[10])
);
defparam \sbdata_ff_9_0_iv_RNO[10] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv_RNO[11]  (
	.A(cpu_d_resp_rd_data_net[11]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[27]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[11])
);
defparam \sbdata_ff_9_0_iv_RNO[11] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv_RNO[12]  (
	.A(cpu_d_resp_rd_data_net[12]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[28]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[12])
);
defparam \sbdata_ff_9_0_iv_RNO[12] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv_RNO[14]  (
	.A(cpu_d_resp_rd_data_net[14]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[30]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[14])
);
defparam \sbdata_ff_9_0_iv_RNO[14] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[18]  (
	.A(sbdata_Z[18]),
	.B(cpu_d_resp_rd_data_net[18]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[18])
);
defparam \sbdata_ff_9_0_iv[18] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[19]  (
	.A(sbdata_Z[19]),
	.B(cpu_d_resp_rd_data_net[19]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[19])
);
defparam \sbdata_ff_9_0_iv[19] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[23]  (
	.A(sbdata_Z[23]),
	.B(cpu_d_resp_rd_data_net[23]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[23])
);
defparam \sbdata_ff_9_0_iv[23] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[26]  (
	.A(sbdata_Z[26]),
	.B(cpu_d_resp_rd_data_net[26]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[26])
);
defparam \sbdata_ff_9_0_iv[26] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[27]  (
	.A(sbdata_Z[27]),
	.B(cpu_d_resp_rd_data_net[27]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[27])
);
defparam \sbdata_ff_9_0_iv[27] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[29]  (
	.A(sbdata_Z[29]),
	.B(cpu_d_resp_rd_data_net[29]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[29])
);
defparam \sbdata_ff_9_0_iv[29] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[30]  (
	.A(sbdata_Z[30]),
	.B(cpu_d_resp_rd_data_net[30]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[30])
);
defparam \sbdata_ff_9_0_iv[30] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[31]  (
	.A(sbdata_Z[31]),
	.B(cpu_d_resp_rd_data_net[31]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[31])
);
defparam \sbdata_ff_9_0_iv[31] .INIT=16'hEAC0;
// @38:14023
  CFG4 \dmi_rdata_0_iv[2]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[2]),
	.C(mem_rdata[2]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[4])
);
defparam \dmi_rdata_0_iv[2] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[13]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[13]),
	.C(mem_rdata[13]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[15])
);
defparam \dmi_rdata_0_iv[13] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[29]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[29]),
	.C(mem_rdata[29]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[31])
);
defparam \dmi_rdata_0_iv[29] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[14]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[14]),
	.C(mem_rdata[14]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[16])
);
defparam \dmi_rdata_0_iv[14] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[22]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[22]),
	.C(mem_rdata[22]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[24])
);
defparam \dmi_rdata_0_iv[22] .INIT=16'hF888;
// @38:14023
  CFG4 \dmi_rdata_0_iv[21]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[21]),
	.C(mem_rdata[21]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[23])
);
defparam \dmi_rdata_0_iv[21] .INIT=16'hF888;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[22]  (
	.A(sbdata_Z[22]),
	.B(cpu_d_resp_rd_data_net[22]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[22])
);
defparam \sbdata_ff_9_0_iv[22] .INIT=16'hEAC0;
// @38:15261
  CFG2 \sba_req_wr_data_int_10_0[8]  (
	.A(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.B(sba_req_wr_data_int_5_sqmuxa_Z),
	.Y(N_175)
);
defparam \sba_req_wr_data_int_10_0[8] .INIT=4'hE;
// @38:14023
  CFG4 \dmi_rdata_0_iv[15]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[15]),
	.C(mem_rdata[15]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[17])
);
defparam \dmi_rdata_0_iv[15] .INIT=16'hF888;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv_RNO[15]  (
	.A(cpu_d_resp_rd_data_net[15]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[31]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[15])
);
defparam \sbdata_ff_9_0_iv_RNO[15] .INIT=16'hE200;
// @38:14647
  CFG2 data_0_reg_5s2 (
	.A(data_0_reg8_sn),
	.B(cpu_debug_active_net),
	.Y(data_0_reg_5_sm0)
);
defparam data_0_reg_5s2.INIT=4'hB;
// @38:15550
  CFG4 \prescale_counter_4[3]  (
	.A(CO1),
	.B(count_en_0_Z),
	.C(prescale_counter_Z[3]),
	.D(prescale_counter_Z[2]),
	.Y(prescale_counter_4_Z[3])
);
defparam \prescale_counter_4[3] .INIT=16'h48C0;
// @38:15361
  CFG3 sbcs_ba_err_ff9 (
	.A(sbcs_ba_err_Z),
	.B(cpu_debug_mode_net),
	.C(cpu_d_resp_error_sig),
	.Y(sbcs_ba_err_ff9_Z)
);
defparam sbcs_ba_err_ff9.INIT=8'h40;
// @38:15548
  CFG2 sbcs_to_err_ff_0_sqmuxa (
	.A(sbcs_to_err_Z),
	.B(timeout_Z),
	.Y(sbcs_to_err_ff_0_sqmuxa_Z)
);
defparam sbcs_to_err_ff_0_sqmuxa.INIT=4'h4;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0[16]  (
	.A(N_80_i),
	.B(sba_req_wr_data_int_6_sqmuxa_Z),
	.C(sba_req_wr_data_int_1_sqmuxa_2_Z),
	.D(sba_req_wr_data_int_3_sqmuxa_0_Z),
	.Y(N_191)
);
defparam \sba_req_wr_data_int_10_0[16] .INIT=16'hDCCC;
// @38:15261
  CFG4 \sbdata_ff_9_iv_RNO[5]  (
	.A(cpu_d_resp_rd_data_net[5]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[21]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[5])
);
defparam \sbdata_ff_9_iv_RNO[5] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv_RNO[13]  (
	.A(cpu_d_resp_rd_data_net[13]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[29]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[13])
);
defparam \sbdata_ff_9_0_iv_RNO[13] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[21]  (
	.A(sbdata_Z[21]),
	.B(cpu_d_resp_rd_data_net[21]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[21])
);
defparam \sbdata_ff_9_0_iv[21] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[28]  (
	.A(sbdata_Z[28]),
	.B(cpu_d_resp_rd_data_net[28]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[28])
);
defparam \sbdata_ff_9_0_iv[28] .INIT=16'hEAC0;
// @38:14023
  CFG4 \dmi_rdata_0_iv[20]  (
	.A(un4_dmi_req_abst_data0_Z),
	.B(data_0_reg[20]),
	.C(mem_rdata[20]),
	.D(valid_sba_Z),
	.Y(dmi_resp_data[22])
);
defparam \dmi_rdata_0_iv[20] .INIT=16'hF888;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[20]  (
	.A(sbdata_Z[20]),
	.B(cpu_d_resp_rd_data_net[20]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[20])
);
defparam \sbdata_ff_9_0_iv[20] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[17]  (
	.A(sbdata_Z[17]),
	.B(cpu_d_resp_rd_data_net[17]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[17])
);
defparam \sbdata_ff_9_0_iv[17] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_iv_1[6]  (
	.A(cpu_d_resp_rd_data_net[6]),
	.B(sbdata_Z[6]),
	.C(sbdata_ff_0_sqmuxa_Z),
	.D(sbdata_ff_3_sqmuxa_1_Z),
	.Y(sbdata_ff_9_iv_1_Z[6])
);
defparam \sbdata_ff_9_iv_1[6] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_iv_1[0]  (
	.A(cpu_d_resp_rd_data_net[0]),
	.B(sbdata_Z[0]),
	.C(sbdata_ff_0_sqmuxa_Z),
	.D(sbdata_ff_3_sqmuxa_1_Z),
	.Y(sbdata_ff_9_iv_1_Z[0])
);
defparam \sbdata_ff_9_iv_1[0] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_iv_1[2]  (
	.A(cpu_d_resp_rd_data_net[2]),
	.B(sbdata_Z[2]),
	.C(sbdata_ff_0_sqmuxa_Z),
	.D(sbdata_ff_3_sqmuxa_1_Z),
	.Y(sbdata_ff_9_iv_1_Z[2])
);
defparam \sbdata_ff_9_iv_1[2] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_iv_1[7]  (
	.A(cpu_d_resp_rd_data_net[7]),
	.B(sbdata_Z[7]),
	.C(sbdata_ff_0_sqmuxa_Z),
	.D(sbdata_ff_3_sqmuxa_1_Z),
	.Y(sbdata_ff_9_iv_1_Z[7])
);
defparam \sbdata_ff_9_iv_1[7] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_iv_1[3]  (
	.A(cpu_d_resp_rd_data_net[3]),
	.B(sbdata_Z[3]),
	.C(sbdata_ff_0_sqmuxa_Z),
	.D(sbdata_ff_3_sqmuxa_1_Z),
	.Y(sbdata_ff_9_iv_1_Z[3])
);
defparam \sbdata_ff_9_iv_1[3] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_iv_1[1]  (
	.A(cpu_d_resp_rd_data_net[1]),
	.B(sbdata_Z[1]),
	.C(sbdata_ff_0_sqmuxa_Z),
	.D(sbdata_ff_3_sqmuxa_1_Z),
	.Y(sbdata_ff_9_iv_1_Z[1])
);
defparam \sbdata_ff_9_iv_1[1] .INIT=16'hEAC0;
// @38:14032
  CFG4 un3_access_reg_valid (
	.A(un3_access_reg_valid_3_Z),
	.B(un3_access_reg_valid_2_Z),
	.C(un3_access_reg_valid_1_Z),
	.D(un3_access_reg_valid_0_Z),
	.Y(un3_access_reg_valid_Z)
);
defparam un3_access_reg_valid.INIT=16'h8000;
// @38:14517
  CFG3 un1_debug_csr_valid24_3 (
	.A(N_693_3),
	.B(debug_csr_valid12_Z),
	.C(cpu_debug_csr_op_rd_data_valid_net),
	.Y(N_79_i)
);
defparam un1_debug_csr_valid24_3.INIT=8'h80;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[24]  (
	.A(sbdata_Z[24]),
	.B(cpu_d_resp_rd_data_net[24]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[24])
);
defparam \sbdata_ff_9_0_iv[24] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[16]  (
	.A(sbdata_Z[16]),
	.B(cpu_d_resp_rd_data_net[16]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9_Z[16])
);
defparam \sbdata_ff_9_0_iv[16] .INIT=16'hEAC0;
// @38:14536
  CFG3 debug_csr_addr_0_sqmuxa_0_246_a2 (
	.A(debug_csr_valid12_Z),
	.B(N_693_3),
	.C(N_702_3),
	.Y(debug_csr_addr_0_sqmuxa_0_246_a2_1z)
);
defparam debug_csr_addr_0_sqmuxa_0_246_a2.INIT=8'hC8;
// @38:14576
  CFG2 debug_csr_valid_1_sqmuxa_0_259_a2 (
	.A(N_693_3),
	.B(N_702_3),
	.Y(debug_csr_valid_1_sqmuxa_0_259_a2_1z)
);
defparam debug_csr_valid_1_sqmuxa_0_259_a2.INIT=4'h8;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[25]  (
	.A(sbdata_Z[25]),
	.B(cpu_d_resp_rd_data_net[25]),
	.C(sbdata_ff_3_sqmuxa_1_Z),
	.D(N_222),
	.Y(sbdata_ff_9[25])
);
defparam \sbdata_ff_9_0_iv[25] .INIT=16'hEAC0;
// @38:15508
  CFG2 sba_resp_ready_int22 (
	.A(sba_resp_ready_int21_Z),
	.B(un1_sba_resp_error_2_Z),
	.Y(sba_resp_ready_int22_Z)
);
defparam sba_resp_ready_int22.INIT=4'h4;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[26]  (
	.A(sbdata_Z[2]),
	.B(sbdata_Z[10]),
	.C(sba_req_wr_data_int_6_sqmuxa_Z),
	.D(sba_req_wr_data_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_0_Z[26])
);
defparam \sba_req_wr_data_int_10_0_iv_0[26] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[29]  (
	.A(sbdata_Z[5]),
	.B(sbdata_Z[13]),
	.C(sba_req_wr_data_int_6_sqmuxa_Z),
	.D(sba_req_wr_data_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_0_Z[29])
);
defparam \sba_req_wr_data_int_10_0_iv_0[29] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[28]  (
	.A(sbdata_Z[4]),
	.B(sbdata_Z[12]),
	.C(sba_req_wr_data_int_6_sqmuxa_Z),
	.D(sba_req_wr_data_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_0_Z[28])
);
defparam \sba_req_wr_data_int_10_0_iv_0[28] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[27]  (
	.A(sbdata_Z[3]),
	.B(sbdata_Z[11]),
	.C(sba_req_wr_data_int_6_sqmuxa_Z),
	.D(sba_req_wr_data_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_0_Z[27])
);
defparam \sba_req_wr_data_int_10_0_iv_0[27] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[25]  (
	.A(sbdata_Z[1]),
	.B(sbdata_Z[9]),
	.C(sba_req_wr_data_int_6_sqmuxa_Z),
	.D(sba_req_wr_data_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_0_Z[25])
);
defparam \sba_req_wr_data_int_10_0_iv_0[25] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[30]  (
	.A(sbdata_Z[6]),
	.B(sbdata_Z[14]),
	.C(sba_req_wr_data_int_6_sqmuxa_Z),
	.D(sba_req_wr_data_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_0_Z[30])
);
defparam \sba_req_wr_data_int_10_0_iv_0[30] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[24]  (
	.A(sbdata_Z[0]),
	.B(sbdata_Z[8]),
	.C(sba_req_wr_data_int_6_sqmuxa_Z),
	.D(sba_req_wr_data_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_0_Z[24])
);
defparam \sba_req_wr_data_int_10_0_iv_0[24] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[31]  (
	.A(sbdata_Z[7]),
	.B(sbdata_Z[15]),
	.C(sba_req_wr_data_int_6_sqmuxa_Z),
	.D(sba_req_wr_data_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_0_Z[31])
);
defparam \sba_req_wr_data_int_10_0_iv_0[31] .INIT=16'hEAC0;
// @38:15473
  CFG3 sbcs_ba_err_ff_0_sqmuxa_1_0 (
	.A(sbcs_to_err_Z),
	.B(sbcs_ba_err_Z),
	.C(sba_req_addr_int14),
	.Y(sbcs_ba_err_ff_0_sqmuxa_1_0_Z)
);
defparam sbcs_ba_err_ff_0_sqmuxa_1_0.INIT=8'h07;
// @38:15153
  CFG4 un11lto31 (
	.A(un11lto31_10_Z),
	.B(un11lto31_12_Z),
	.C(un11lto31_13_Z),
	.D(un11lto31_11_Z),
	.Y(un11)
);
defparam un11lto31.INIT=16'hFFFE;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0[0]  (
	.A(sba_req_wr_data_int_1_sqmuxa_1_Z),
	.B(N_80_i),
	.C(sba_req_wr_data_int_5_sqmuxa_Z),
	.D(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.Y(N_159)
);
defparam \sba_req_wr_data_int_10_0[0] .INIT=16'hFFF2;
// @38:15261
  CFG4 \sbdata_ff_9_iv_RNO[1]  (
	.A(cpu_d_resp_rd_data_net[1]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[17]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[1])
);
defparam \sbdata_ff_9_iv_RNO[1] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_iv_RNO[2]  (
	.A(cpu_d_resp_rd_data_net[2]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[18]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[2])
);
defparam \sbdata_ff_9_iv_RNO[2] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_iv_RNO[6]  (
	.A(cpu_d_resp_rd_data_net[6]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[22]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[6])
);
defparam \sbdata_ff_9_iv_RNO[6] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv_RNO[9]  (
	.A(cpu_d_resp_rd_data_net[9]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[25]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[9])
);
defparam \sbdata_ff_9_0_iv_RNO[9] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_iv_RNO[3]  (
	.A(cpu_d_resp_rd_data_net[3]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[19]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[3])
);
defparam \sbdata_ff_9_iv_RNO[3] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_iv_RNO[0]  (
	.A(cpu_d_resp_rd_data_net[0]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[16]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[0])
);
defparam \sbdata_ff_9_iv_RNO[0] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv_RNO[8]  (
	.A(cpu_d_resp_rd_data_net[8]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[24]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[8])
);
defparam \sbdata_ff_9_0_iv_RNO[8] .INIT=16'hE200;
// @38:15261
  CFG4 \sbdata_ff_9_iv_RNO[7]  (
	.A(cpu_d_resp_rd_data_net[7]),
	.B(sbaddr_Z[1]),
	.C(cpu_d_resp_rd_data_net[23]),
	.D(sbdata_ff_2_sqmuxa_Z),
	.Y(sbdata_ff_4_m[7])
);
defparam \sbdata_ff_9_iv_RNO[7] .INIT=16'hE200;
// @38:15351
  CFG2 un1_sbcs_busy_ff13 (
	.A(N_78),
	.B(sba_req_addr_int_1_sqmuxa_1_Z),
	.Y(un1_sbcs_busy_ff13_i_0)
);
defparam un1_sbcs_busy_ff13.INIT=4'hD;
// @38:14639
  CFG4 un1_dmi_wr_RNIKKGCO (
	.A(cpu_debug_active_net),
	.B(data_0_reg8_sn),
	.C(cpu_debug_gpr_rd_en_net),
	.D(cpu_debug_csr_rd_en_net),
	.Y(un1_clk_en_dm_1_i)
);
defparam un1_dmi_wr_RNIKKGCO.INIT=16'hFFFD;
// @38:14337
  CFG4 \command_logic.cmderr_cmb_0_RNIOLHKE  (
	.A(cmderr_cmb_0),
	.B(un4_dmi_req_abst_Z),
	.C(clk_en_dm_cmb_1z),
	.D(cmderr_cmb_0_sqmuxa_2_Z),
	.Y(un1_dmcontrol_ndmreset13_4_i)
);
defparam \command_logic.cmderr_cmb_0_RNIOLHKE .INIT=16'h80F0;
// @38:14398
  CFG3 cmderr_cmb_3_sqmuxa_0_0 (
	.A(command_reg_state[0]),
	.B(N_84_i),
	.C(un3_access_reg_valid_Z),
	.Y(cmderr_cmb_3_sqmuxa_0_0_Z)
);
defparam cmderr_cmb_3_sqmuxa_0_0.INIT=8'h80;
// @38:14517
  CFG3 debug_csr_rd_data_ready_3 (
	.A(cpu_debug_active_net),
	.B(debug_csr_valid12_Z),
	.C(un1_debug_csr_valid19_Z),
	.Y(debug_csr_rd_data_ready_3_1z)
);
defparam debug_csr_rd_data_ready_3.INIT=8'h80;
// @38:14420
  CFG4 \command_logic.un1_cmderr_cmb18  (
	.A(dmcontrol_ackhavereset),
	.B(dmcontrol_haltreq),
	.C(un3_access_reg_valid_Z),
	.D(dmcontrol_resumereq),
	.Y(un1_cmderr_cmb18)
);
defparam \command_logic.un1_cmderr_cmb18 .INIT=16'hFFEF;
// @38:14372
  CFG4 access_reg_valid (
	.A(abs_cmd_regsize_cmb_Z[0]),
	.B(un3_access_reg_valid_Z),
	.C(abs_cmd_regsize_cmb_Z[2]),
	.D(abs_cmd_regsize_cmb_Z[1]),
	.Y(access_reg_valid_1z)
);
defparam access_reg_valid.INIT=16'h0400;
// @38:14401
  CFG4 \command_logic.next_state20  (
	.A(abstractcs_cmderr[0]),
	.B(un3_access_reg_valid_Z),
	.C(abstractcs_cmderr[2]),
	.D(abstractcs_cmderr[1]),
	.Y(next_state20)
);
defparam \command_logic.next_state20 .INIT=16'h0004;
// @38:15508
  CFG3 sba_resp_ready_int_0_sqmuxa (
	.A(un1_sba_resp_error_2_Z),
	.B(sba_resp_ready_int21_Z),
	.C(count_en_0_sqmuxa_1),
	.Y(sba_resp_ready_int_0_sqmuxa_Z)
);
defparam sba_resp_ready_int_0_sqmuxa.INIT=8'hE0;
// @38:15548
  CFG2 sba_req_addr_int_1_sqmuxa_1 (
	.A(count_en_0_sqmuxa_1),
	.B(sba_resp_ready_int22_Z),
	.Y(sba_req_addr_int_1_sqmuxa_1_Z)
);
defparam sba_req_addr_int_1_sqmuxa_1.INIT=4'h8;
// @38:14495
  CFG4 debug_csr_valid19_2_RNIFOJME_0 (
	.A(cpu_debug_active_net),
	.B(abs_cmd_regtype_cmb_Z[0]),
	.C(abs_cmd_regtype_cmb_Z[1]),
	.D(debug_csr_valid19_2_Z),
	.Y(debug_csr_rd_data_ready_1_sqmuxa_i)
);
defparam debug_csr_valid19_2_RNIFOJME_0.INIT=16'hF7FF;
// @38:14495
  CFG4 debug_csr_valid19_2_RNIFOJME (
	.A(cpu_debug_active_net),
	.B(abs_cmd_regtype_cmb_Z[0]),
	.C(abs_cmd_regtype_cmb_Z[1]),
	.D(debug_csr_valid19_2_Z),
	.Y(debug_gpr_addr_0_sqmuxa_i)
);
defparam debug_csr_valid19_2_RNIFOJME.INIT=16'hFDFF;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[14]  (
	.A(sbdata_Z[14]),
	.B(sbdata_Z[6]),
	.C(sba_req_wr_data_int_2_sqmuxa_Z),
	.D(N_175),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[14])
);
defparam \sba_req_wr_data_int_10_1_iv_0[14] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[9]  (
	.A(sbdata_Z[9]),
	.B(sbdata_Z[1]),
	.C(sba_req_wr_data_int_2_sqmuxa_Z),
	.D(N_175),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[9])
);
defparam \sba_req_wr_data_int_10_1_iv_0[9] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[8]  (
	.A(sbdata_Z[8]),
	.B(sbdata_Z[0]),
	.C(sba_req_wr_data_int_2_sqmuxa_Z),
	.D(N_175),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[8])
);
defparam \sba_req_wr_data_int_10_1_iv_0[8] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[21]  (
	.A(sbdata_Z[21]),
	.B(sbdata_Z[5]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.D(N_191),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[21])
);
defparam \sba_req_wr_data_int_10_1_iv_0[21] .INIT=16'hECA0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[20]  (
	.A(sbdata_Z[20]),
	.B(sbdata_Z[4]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.D(N_191),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[20])
);
defparam \sba_req_wr_data_int_10_1_iv_0[20] .INIT=16'hECA0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[23]  (
	.A(sbdata_Z[23]),
	.B(sbdata_Z[7]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.D(N_191),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[23])
);
defparam \sba_req_wr_data_int_10_1_iv_0[23] .INIT=16'hECA0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[16]  (
	.A(sbdata_Z[16]),
	.B(sbdata_Z[0]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.D(N_191),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[16])
);
defparam \sba_req_wr_data_int_10_1_iv_0[16] .INIT=16'hECA0;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_1[29]  (
	.A(sba_req_wr_data_int_10_0_iv_0_Z[29]),
	.B(sbdata_Z[29]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_1_Z[29])
);
defparam \sba_req_wr_data_int_10_0_iv_1[29] .INIT=8'hEA;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_1[28]  (
	.A(sba_req_wr_data_int_10_0_iv_0_Z[28]),
	.B(sbdata_Z[28]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_1_Z[28])
);
defparam \sba_req_wr_data_int_10_0_iv_1[28] .INIT=8'hEA;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[12]  (
	.A(sbdata_Z[12]),
	.B(sbdata_Z[4]),
	.C(sba_req_wr_data_int_2_sqmuxa_Z),
	.D(N_175),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[12])
);
defparam \sba_req_wr_data_int_10_1_iv_0[12] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[10]  (
	.A(sbdata_Z[10]),
	.B(sbdata_Z[2]),
	.C(sba_req_wr_data_int_2_sqmuxa_Z),
	.D(N_175),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[10])
);
defparam \sba_req_wr_data_int_10_1_iv_0[10] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[15]  (
	.A(sbdata_Z[15]),
	.B(sbdata_Z[7]),
	.C(sba_req_wr_data_int_2_sqmuxa_Z),
	.D(N_175),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[15])
);
defparam \sba_req_wr_data_int_10_1_iv_0[15] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[19]  (
	.A(sbdata_Z[19]),
	.B(sbdata_Z[3]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.D(N_191),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[19])
);
defparam \sba_req_wr_data_int_10_1_iv_0[19] .INIT=16'hECA0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[17]  (
	.A(sbdata_Z[17]),
	.B(sbdata_Z[1]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.D(N_191),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[17])
);
defparam \sba_req_wr_data_int_10_1_iv_0[17] .INIT=16'hECA0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[22]  (
	.A(sbdata_Z[22]),
	.B(sbdata_Z[6]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.D(N_191),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[22])
);
defparam \sba_req_wr_data_int_10_1_iv_0[22] .INIT=16'hECA0;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_1[27]  (
	.A(sba_req_wr_data_int_10_0_iv_0_Z[27]),
	.B(sbdata_Z[27]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_1_Z[27])
);
defparam \sba_req_wr_data_int_10_0_iv_1[27] .INIT=8'hEA;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[18]  (
	.A(sbdata_Z[18]),
	.B(sbdata_Z[2]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.D(N_191),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[18])
);
defparam \sba_req_wr_data_int_10_1_iv_0[18] .INIT=16'hECA0;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[13]  (
	.A(sbdata_Z[13]),
	.B(sbdata_Z[5]),
	.C(sba_req_wr_data_int_2_sqmuxa_Z),
	.D(N_175),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[13])
);
defparam \sba_req_wr_data_int_10_1_iv_0[13] .INIT=16'hEAC0;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_1[30]  (
	.A(sba_req_wr_data_int_10_0_iv_0_Z[30]),
	.B(sbdata_Z[30]),
	.C(sba_req_wr_byte_en_int_4_sqmuxa_Z),
	.Y(sba_req_wr_data_int_10_0_iv_1_Z[30])
);
defparam \sba_req_wr_data_int_10_0_iv_1[30] .INIT=8'hEA;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[11]  (
	.A(sbdata_Z[11]),
	.B(sbdata_Z[3]),
	.C(sba_req_wr_data_int_2_sqmuxa_Z),
	.D(N_175),
	.Y(sba_req_wr_data_int_10_1_iv_0_Z[11])
);
defparam \sba_req_wr_data_int_10_1_iv_0[11] .INIT=16'hEAC0;
// @38:15261
  CFG4 \sbdata_ff_9_iv[4]  (
	.A(sbdata_ff_1_sqmuxa_Z),
	.B(sbdata_ff_3[4]),
	.C(sbdata_ff_9_iv_1_Z[4]),
	.D(sbdata_ff_4_m[4]),
	.Y(sbdata_ff_9[4])
);
defparam \sbdata_ff_9_iv[4] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[12]  (
	.A(N_214),
	.B(sbdata_Z[12]),
	.C(sbdata_ff_4_m[12]),
	.D(sba_resp_rd_data_m[12]),
	.Y(sbdata_ff_9[12])
);
defparam \sbdata_ff_9_0_iv[12] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[14]  (
	.A(N_214),
	.B(sbdata_Z[14]),
	.C(sbdata_ff_4_m[14]),
	.D(sba_resp_rd_data_m[14]),
	.Y(sbdata_ff_9[14])
);
defparam \sbdata_ff_9_0_iv[14] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[15]  (
	.A(N_214),
	.B(sbdata_Z[15]),
	.C(sbdata_ff_4_m[15]),
	.D(sba_resp_rd_data_m[15]),
	.Y(sbdata_ff_9[15])
);
defparam \sbdata_ff_9_0_iv[15] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[10]  (
	.A(N_214),
	.B(sbdata_Z[10]),
	.C(sbdata_ff_4_m[10]),
	.D(sba_resp_rd_data_m[10]),
	.Y(sbdata_ff_9[10])
);
defparam \sbdata_ff_9_0_iv[10] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[11]  (
	.A(N_214),
	.B(sbdata_Z[11]),
	.C(sbdata_ff_4_m[11]),
	.D(sba_resp_rd_data_m[11]),
	.Y(sbdata_ff_9[11])
);
defparam \sbdata_ff_9_0_iv[11] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sbdata_ff_9_iv[5]  (
	.A(sbdata_ff_1_sqmuxa_Z),
	.B(sbdata_ff_3[5]),
	.C(sbdata_ff_9_iv_1_Z[5]),
	.D(sbdata_ff_4_m[5]),
	.Y(sbdata_ff_9[5])
);
defparam \sbdata_ff_9_iv[5] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[13]  (
	.A(N_214),
	.B(sbdata_Z[13]),
	.C(sbdata_ff_4_m[13]),
	.D(sba_resp_rd_data_m[13]),
	.Y(sbdata_ff_9[13])
);
defparam \sbdata_ff_9_0_iv[13] .INIT=16'hFFF8;
// @38:15351
  CFG4 un1_sbcs_uar_err_ff_0_sqmuxa (
	.A(sba_req_addr_int14),
	.B(sbcs_uar_err_Z),
	.C(N_80_i),
	.D(N_78),
	.Y(un1_sbcs_uar_err_ff_0_sqmuxa_i)
);
defparam un1_sbcs_uar_err_ff_0_sqmuxa.INIT=16'h0222;
// @38:15261
  CFG3 sba_wr_req_ff_4 (
	.A(sba_wr_req_cmb),
	.B(N_78),
	.C(N_84_i),
	.Y(sba_wr_req_ff_4_Z)
);
defparam sba_wr_req_ff_4.INIT=8'h80;
// @38:15261
  CFG3 sba_rd_req_ff_4 (
	.A(sba_rd_req_cmb),
	.B(N_78),
	.C(N_84_i),
	.Y(sba_rd_req_ff_4_Z)
);
defparam sba_rd_req_ff_4.INIT=8'h80;
// @38:15261
  CFG4 \sba_req_wr_byte_en_int_13[0]  (
	.A(sba_req_wr_byte_en_int_13_m2_2_Z[0]),
	.B(sba_req_wr_byte_en_int_13_m2_1_Z[0]),
	.C(sba_req_wr_byte_en_int_0_sqmuxa_Z),
	.D(un1_sbcs_readonaddr_ff7_4_0_Z),
	.Y(sba_req_wr_byte_en_int_13_Z[0])
);
defparam \sba_req_wr_byte_en_int_13[0] .INIT=16'h000E;
// @38:15261
  CFG4 \sba_req_wr_byte_en_int_13[1]  (
	.A(sba_req_wr_byte_en_int_13_m2_2_Z[1]),
	.B(sba_req_wr_byte_en_int_13_m2_1_Z[0]),
	.C(sba_req_wr_byte_en_int_0_sqmuxa_Z),
	.D(un1_sbcs_readonaddr_ff7_4_0_Z),
	.Y(sba_req_wr_byte_en_int_13_Z[1])
);
defparam \sba_req_wr_byte_en_int_13[1] .INIT=16'h000E;
// @38:15261
  CFG4 \sba_req_wr_byte_en_int_13[2]  (
	.A(sba_req_wr_byte_en_int_13_m2_2_Z[2]),
	.B(sba_req_wr_byte_en_int_13_m2_1_Z[2]),
	.C(sba_req_wr_byte_en_int_0_sqmuxa_Z),
	.D(un1_sbcs_readonaddr_ff7_4_0_Z),
	.Y(sba_req_wr_byte_en_int_13_Z[2])
);
defparam \sba_req_wr_byte_en_int_13[2] .INIT=16'h000E;
// @38:15261
  CFG4 \sba_req_wr_byte_en_int_13[3]  (
	.A(sba_req_wr_byte_en_int_13_m2_2_Z[3]),
	.B(sba_req_wr_byte_en_int_13_m2_1_Z[2]),
	.C(sba_req_wr_byte_en_int_0_sqmuxa_Z),
	.D(un1_sbcs_readonaddr_ff7_4_0_Z),
	.Y(sba_req_wr_byte_en_int_13_Z[3])
);
defparam \sba_req_wr_byte_en_int_13[3] .INIT=16'h000E;
// @38:15261
  CFG4 sbcs_to_err_ff_10_f0 (
	.A(N_84_i),
	.B(sbcs_to_err_Z),
	.C(sbcs_to_err_ff_0_sqmuxa_2_Z),
	.D(un1_sbcs_ba_err_ff_0_sqmuxa_i_0),
	.Y(sbcs_to_err_ff_10)
);
defparam sbcs_to_err_ff_10_f0.INIT=16'hAAA8;
// @38:15261
  CFG4 sbcs_ba_err_ff_7_f0 (
	.A(N_84_i),
	.B(sbcs_ba_err_Z),
	.C(sbcs_ba_err_ff_0_sqmuxa_Z),
	.D(sbcs_ba_err_ff_0_sqmuxa_1_Z),
	.Y(sbcs_ba_err_ff_7)
);
defparam sbcs_ba_err_ff_7_f0.INIT=16'hAAA8;
// @38:15259
  CFG3 sbcs_uar_err_ff_6_iv_i (
	.A(N_84_i),
	.B(sbcs_uar_err_Z),
	.C(un1_sbcs_uar_err_ff_0_sqmuxa_i),
	.Y(sbcs_uar_err_ff_6_iv_i_Z)
);
defparam sbcs_uar_err_ff_6_iv_i.INIT=8'hA8;
// @38:15259
  CFG4 sbcs_busy_ff_2_sqmuxa_i (
	.A(un1_next_state_1_0_0_Z),
	.B(next_state21),
	.C(N_84_i),
	.D(sbcs_busy_ff15_0_a3_0_Z),
	.Y(sbcs_busy_ff_2_sqmuxa_i_Z)
);
defparam sbcs_busy_ff_2_sqmuxa_i.INIT=16'h1F5F;
// @38:15192
  CFG3 \sba_state_ns_1_0_.m13  (
	.A(sba_state_Z[0]),
	.B(sba_state_ns_1[0]),
	.C(N_18_mux),
	.Y(sba_state_ns[0])
);
defparam \sba_state_ns_1_0_.m13 .INIT=8'hEC;
// @38:15351
  CFG4 un1_sbcs_busy_ff13_3_0 (
	.A(sba_resp_ready_int22_Z),
	.B(sba_state_Z[1]),
	.C(count_en_0_sqmuxa_1),
	.D(N_82_1),
	.Y(un1_sbcs_busy_ff13_3_0_Z)
);
defparam un1_sbcs_busy_ff13_3_0.INIT=16'h5073;
// @38:14517
  CFG4 un1_debug_csr_valid24_2 (
	.A(debug_csr_valid12_Z),
	.B(cpu_debug_active_net),
	.C(cpu_debug_gpr_op_rd_data_valid_net),
	.D(un1_debug_csr_valid19_Z),
	.Y(N_78_i)
);
defparam un1_debug_csr_valid24_2.INIT=16'h8000;
// @38:14376
  CFG4 valid_write_1 (
	.A(command_reg[16]),
	.B(dmi_req_data[18]),
	.C(un1_dmi_req_command_i),
	.D(access_reg_valid_1z),
	.Y(valid_write_1_Z)
);
defparam valid_write_1.INIT=16'hCA00;
// @38:14375
  CFG4 valid_read_1 (
	.A(command_reg[16]),
	.B(dmi_req_data[18]),
	.C(un1_dmi_req_command_i),
	.D(access_reg_valid_1z),
	.Y(valid_read_1_Z)
);
defparam valid_read_1.INIT=16'h3500;
// @38:14401
  CFG2 next_state_0_sqmuxa_4 (
	.A(next_state20),
	.B(N_41),
	.Y(next_state_0_sqmuxa_4_Z)
);
defparam next_state_0_sqmuxa_4.INIT=4'h2;
// @38:15261
  CFG4 \sbdata_ff_9_iv[6]  (
	.A(sbdata_ff_1_sqmuxa_Z),
	.B(sbdata_ff_3[6]),
	.C(sbdata_ff_9_iv_1_Z[6]),
	.D(sbdata_ff_4_m[6]),
	.Y(sbdata_ff_9[6])
);
defparam \sbdata_ff_9_iv[6] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sbdata_ff_9_iv[2]  (
	.A(sbdata_ff_1_sqmuxa_Z),
	.B(sbdata_ff_3[2]),
	.C(sbdata_ff_9_iv_1_Z[2]),
	.D(sbdata_ff_4_m[2]),
	.Y(sbdata_ff_9[2])
);
defparam \sbdata_ff_9_iv[2] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sbdata_ff_9_iv[1]  (
	.A(sbdata_ff_1_sqmuxa_Z),
	.B(sbdata_ff_3[1]),
	.C(sbdata_ff_9_iv_1_Z[1]),
	.D(sbdata_ff_4_m[1]),
	.Y(sbdata_ff_9[1])
);
defparam \sbdata_ff_9_iv[1] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv[30]  (
	.A(sba_req_wr_data_int_30),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_0_iv_1_Z[30]),
	.Y(sba_req_wr_data_int_10[30])
);
defparam \sba_req_wr_data_int_10_0_iv[30] .INIT=16'hFF08;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv[31]  (
	.A(sbdata_m[31]),
	.B(sba_req_wr_data_int_10_0_iv_0_Z[31]),
	.C(debug_sysbus_req_wr_data_net_28),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[31])
);
defparam \sba_req_wr_data_int_10_0_iv[31] .INIT=16'hEEFE;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv[28]  (
	.A(sba_req_wr_data_int_28),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_0_iv_1_Z[28]),
	.Y(sba_req_wr_data_int_10[28])
);
defparam \sba_req_wr_data_int_10_0_iv[28] .INIT=16'hFF08;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv[29]  (
	.A(sba_req_wr_data_int_29),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_0_iv_1_Z[29]),
	.Y(sba_req_wr_data_int_10[29])
);
defparam \sba_req_wr_data_int_10_0_iv[29] .INIT=16'hFF08;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv[24]  (
	.A(sbdata_m[24]),
	.B(sba_req_wr_data_int_10_0_iv_0_Z[24]),
	.C(debug_sysbus_req_wr_data_net_21),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[24])
);
defparam \sba_req_wr_data_int_10_0_iv[24] .INIT=16'hEEFE;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv[25]  (
	.A(sbdata_m[25]),
	.B(sba_req_wr_data_int_10_0_iv_0_Z[25]),
	.C(debug_sysbus_req_wr_data_net_22),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[25])
);
defparam \sba_req_wr_data_int_10_0_iv[25] .INIT=16'hEEFE;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv[26]  (
	.A(sbdata_m[26]),
	.B(sba_req_wr_data_int_10_0_iv_0_Z[26]),
	.C(debug_sysbus_req_wr_data_net_23),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[26])
);
defparam \sba_req_wr_data_int_10_0_iv[26] .INIT=16'hEEFE;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[9]  (
	.A(N_214),
	.B(sbdata_Z[9]),
	.C(sbdata_ff_4_m[9]),
	.D(sba_resp_rd_data_m[9]),
	.Y(sbdata_ff_9[9])
);
defparam \sbdata_ff_9_0_iv[9] .INIT=16'hFFF8;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_1_iv[20]  (
	.A(sba_req_wr_data_int_10_1_iv_0_Z[20]),
	.B(debug_sysbus_req_wr_data_net_17),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[20])
);
defparam \sba_req_wr_data_int_10_1_iv[20] .INIT=8'hAE;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_1_iv[21]  (
	.A(sba_req_wr_data_int_10_1_iv_0_Z[21]),
	.B(debug_sysbus_req_wr_data_net_18),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[21])
);
defparam \sba_req_wr_data_int_10_1_iv[21] .INIT=8'hAE;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_1_iv[22]  (
	.A(sba_req_wr_data_int_10_1_iv_0_Z[22]),
	.B(debug_sysbus_req_wr_data_net_19),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[22])
);
defparam \sba_req_wr_data_int_10_1_iv[22] .INIT=8'hAE;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[17]  (
	.A(sba_req_wr_data_int_17),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_1_iv_0_Z[17]),
	.Y(sba_req_wr_data_int_10[17])
);
defparam \sba_req_wr_data_int_10_1_iv[17] .INIT=16'hFF08;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[14]  (
	.A(sba_req_wr_data_int_14),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_1_iv_0_Z[14]),
	.Y(sba_req_wr_data_int_10[14])
);
defparam \sba_req_wr_data_int_10_1_iv[14] .INIT=16'hFF08;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_1_iv[15]  (
	.A(sba_req_wr_data_int_10_1_iv_0_Z[15]),
	.B(debug_sysbus_req_wr_data_net_12),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[15])
);
defparam \sba_req_wr_data_int_10_1_iv[15] .INIT=8'hAE;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_1_iv[10]  (
	.A(sba_req_wr_data_int_10_1_iv_0_Z[10]),
	.B(debug_sysbus_req_wr_data_net_7),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[10])
);
defparam \sba_req_wr_data_int_10_1_iv[10] .INIT=8'hAE;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[12]  (
	.A(sba_req_wr_data_int_12),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_1_iv_0_Z[12]),
	.Y(sba_req_wr_data_int_10[12])
);
defparam \sba_req_wr_data_int_10_1_iv[12] .INIT=16'hFF08;
// @38:15153
  CFG3 sba_rd_req_cmb23 (
	.A(un1_sbcs_busyerror_Z),
	.B(sbcs_readonaddr_ff_Z),
	.C(un11),
	.Y(sba_rd_req_cmb23_Z)
);
defparam sba_rd_req_cmb23.INIT=8'h40;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[13]  (
	.A(sba_req_wr_data_int_13),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_1_iv_0_Z[13]),
	.Y(sba_req_wr_data_int_10[13])
);
defparam \sba_req_wr_data_int_10_1_iv[13] .INIT=16'hFF08;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[11]  (
	.A(sba_req_wr_data_int_11),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_1_iv_0_Z[11]),
	.Y(sba_req_wr_data_int_10[11])
);
defparam \sba_req_wr_data_int_10_1_iv[11] .INIT=16'hFF08;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[19]  (
	.A(sba_req_wr_data_int_19),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_1_iv_0_Z[19]),
	.Y(sba_req_wr_data_int_10[19])
);
defparam \sba_req_wr_data_int_10_1_iv[19] .INIT=16'hFF08;
// @38:15261
  CFG4 \sbdata_ff_9_iv[3]  (
	.A(sbdata_ff_1_sqmuxa_Z),
	.B(sbdata_ff_3[3]),
	.C(sbdata_ff_9_iv_1_Z[3]),
	.D(sbdata_ff_4_m[3]),
	.Y(sbdata_ff_9[3])
);
defparam \sbdata_ff_9_iv[3] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[16]  (
	.A(sba_req_wr_data_int_16),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_1_iv_0_Z[16]),
	.Y(sba_req_wr_data_int_10[16])
);
defparam \sba_req_wr_data_int_10_1_iv[16] .INIT=16'hFF08;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_1_iv[23]  (
	.A(sba_req_wr_data_int_10_1_iv_0_Z[23]),
	.B(debug_sysbus_req_wr_data_net_20),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[23])
);
defparam \sba_req_wr_data_int_10_1_iv[23] .INIT=8'hAE;
// @38:15261
  CFG4 \sbdata_ff_9_iv[0]  (
	.A(sbdata_ff_1_sqmuxa_Z),
	.B(sbdata_ff_3[0]),
	.C(sbdata_ff_9_iv_1_Z[0]),
	.D(sbdata_ff_4_m[0]),
	.Y(sbdata_ff_9[0])
);
defparam \sbdata_ff_9_iv[0] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[8]  (
	.A(sba_req_wr_data_int_8),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_1_iv_0_Z[8]),
	.Y(sba_req_wr_data_int_10[8])
);
defparam \sba_req_wr_data_int_10_1_iv[8] .INIT=16'hFF08;
// @38:15261
  CFG3 \sba_req_wr_data_int_10_1_iv[9]  (
	.A(sba_req_wr_data_int_10_1_iv_0_Z[9]),
	.B(debug_sysbus_req_wr_data_net_6),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[9])
);
defparam \sba_req_wr_data_int_10_1_iv[9] .INIT=8'hAE;
// @38:15261
  CFG4 \sbdata_ff_9_0_iv[8]  (
	.A(N_214),
	.B(sbdata_Z[8]),
	.C(sbdata_ff_4_m[8]),
	.D(sba_resp_rd_data_m[8]),
	.Y(sbdata_ff_9_Z[8])
);
defparam \sbdata_ff_9_0_iv[8] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sbdata_ff_9_iv[7]  (
	.A(sbdata_ff_1_sqmuxa_Z),
	.B(sbdata_ff_3[7]),
	.C(sbdata_ff_9_iv_1_Z[7]),
	.D(sbdata_ff_4_m[7]),
	.Y(sbdata_ff_9[7])
);
defparam \sbdata_ff_9_iv[7] .INIT=16'hFFF8;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_0_iv[27]  (
	.A(sba_req_wr_data_int_27),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_0_iv_1_Z[27]),
	.Y(sba_req_wr_data_int_10[27])
);
defparam \sba_req_wr_data_int_10_0_iv[27] .INIT=16'hFF08;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[18]  (
	.A(sba_req_wr_data_int_18),
	.B(sba_req_wr_byte_en_1_1z),
	.C(un1_sbcs_readonaddr_ff7_5_2_Z),
	.D(sba_req_wr_data_int_10_1_iv_0_Z[18]),
	.Y(sba_req_wr_data_int_10[18])
);
defparam \sba_req_wr_data_int_10_1_iv[18] .INIT=16'hFF08;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[1]  (
	.A(sbdata_Z[1]),
	.B(debug_sysbus_req_wr_data_net[1]),
	.C(N_159),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[1])
);
defparam \sba_req_wr_data_int_10_1_iv[1] .INIT=16'hA0EC;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[2]  (
	.A(sbdata_Z[2]),
	.B(debug_sysbus_req_wr_data_net[2]),
	.C(N_159),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[2])
);
defparam \sba_req_wr_data_int_10_1_iv[2] .INIT=16'hA0EC;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[4]  (
	.A(sbdata_Z[4]),
	.B(debug_sysbus_req_wr_data_net_1),
	.C(N_159),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[4])
);
defparam \sba_req_wr_data_int_10_1_iv[4] .INIT=16'hA0EC;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[5]  (
	.A(sbdata_Z[5]),
	.B(debug_sysbus_req_wr_data_net_2),
	.C(N_159),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[5])
);
defparam \sba_req_wr_data_int_10_1_iv[5] .INIT=16'hA0EC;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[6]  (
	.A(sbdata_Z[6]),
	.B(debug_sysbus_req_wr_data_net_3),
	.C(N_159),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[6])
);
defparam \sba_req_wr_data_int_10_1_iv[6] .INIT=16'hA0EC;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[7]  (
	.A(sbdata_Z[7]),
	.B(debug_sysbus_req_wr_data_net_4),
	.C(N_159),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[7])
);
defparam \sba_req_wr_data_int_10_1_iv[7] .INIT=16'hA0EC;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[0]  (
	.A(sbdata_Z[0]),
	.B(debug_sysbus_req_wr_data_net[0]),
	.C(N_159),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[0])
);
defparam \sba_req_wr_data_int_10_1_iv[0] .INIT=16'hA0EC;
// @38:15261
  CFG4 \sba_req_wr_data_int_10_1_iv[3]  (
	.A(sbdata_Z[3]),
	.B(debug_sysbus_req_wr_data_net_0),
	.C(N_159),
	.D(un1_sbcs_readonaddr_ff7_5_2_Z),
	.Y(sba_req_wr_data_int_10[3])
);
defparam \sba_req_wr_data_int_10_1_iv[3] .INIT=16'hA0EC;
// @38:15508
  CFG4 sba_resp_ready_int21 (
	.A(cpu_debug_mode_net),
	.B(N_1007),
	.C(cpu_d_resp_error_sig),
	.D(sba_rd_req_cmb),
	.Y(sba_resp_ready_int21_Z)
);
defparam sba_resp_ready_int21.INIT=16'h0800;
// @38:14398
  CFG3 cmderr_cmb_3_sqmuxa (
	.A(next_state20),
	.B(N_41),
	.C(cmderr_cmb_3_sqmuxa_0_0_Z),
	.Y(cmderr_cmb_3_sqmuxa_Z)
);
defparam cmderr_cmb_3_sqmuxa.INIT=8'h10;
// @38:14398
  CFG3 cmderr_cmb_1_sqmuxa_1 (
	.A(command_reg_state[0]),
	.B(N_84_i),
	.C(next_state_0_sqmuxa_4_Z),
	.Y(cmderr_cmb_1_sqmuxa_1_Z)
);
defparam cmderr_cmb_1_sqmuxa_1.INIT=8'h80;
// @38:15222
  CFG3 next_state21_a4 (
	.A(cpu_d_req_is_ahb),
	.B(next_state21_a0_0_Z),
	.C(ahb_d_req_ready_net),
	.Y(next_state21_a4_Z)
);
defparam next_state21_a4.INIT=8'h80;
// @38:15243
  CFG4 next_state28 (
	.A(cpu_debug_mode_net),
	.B(N_1007),
	.C(cpu_d_resp_error_sig),
	.D(un1_sba_rd_req_cmb_1_Z),
	.Y(next_state28_Z)
);
defparam next_state28.INIT=16'hA800;
// @38:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_1 (
	.A(un12_dmi_valid_i),
	.B(sba_busy),
	.C(sba_wr_req_cmb_2_sqmuxa_1_Z),
	.D(sba_rd_req_cmb23_Z),
	.Y(sba_rd_req_cmb_1_sqmuxa_1_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_1.INIT=16'h2000;
// @38:15129
  CFG4 sba_rd_req_cmb_2_sqmuxa_1 (
	.A(un12_dmi_valid_i),
	.B(sba_busy),
	.C(sba_wr_req_cmb_2_sqmuxa_1_Z),
	.D(sba_rd_req_cmb23_Z),
	.Y(sba_rd_req_cmb_2_sqmuxa_1_Z)
);
defparam sba_rd_req_cmb_2_sqmuxa_1.INIT=16'h0020;
// @38:15482
  CFG3 sba_req_addr_int_0_sqmuxa_a1_1 (
	.A(next_state21_a1_0_Z),
	.B(sba_wr_req_cmb),
	.C(cpu_d_req_is_apb),
	.Y(sba_req_addr_int_0_sqmuxa_a1_1_Z)
);
defparam sba_req_addr_int_0_sqmuxa_a1_1.INIT=8'h80;
// @38:15222
  CFG4 next_state21_a1_1 (
	.A(next_state21_a1_0_Z),
	.B(sba_wr_req_cmb),
	.C(sba_rd_req_cmb),
	.D(cpu_d_req_is_apb),
	.Y(next_state21_a1_1_Z)
);
defparam next_state21_a1_1.INIT=16'hA800;
// @38:14375
  CFG3 \command_logic.un2_valid_read  (
	.A(valid_read_1_Z),
	.B(debug_state[4]),
	.C(valid_write_1_Z),
	.Y(un2_valid_read)
);
defparam \command_logic.un2_valid_read .INIT=8'hC8;
// @38:15482
  CFG4 sba_req_addr_int_0_sqmuxa_0_1 (
	.A(timeout_Z),
	.B(sba_resp_ready_int21_Z),
	.C(sba_req_addr_int_0_sqmuxa_a1_1_Z),
	.D(req_masked[1]),
	.Y(sba_req_addr_int_0_sqmuxa_0_1_Z)
);
defparam sba_req_addr_int_0_sqmuxa_0_1.INIT=16'h0222;
// @38:15482
  CFG4 sba_req_addr_int_0_sqmuxa_a0 (
	.A(cpu_d_req_is_apb),
	.B(sba_req_valid_int35_0_Z),
	.C(req_masked[0]),
	.D(req_masked[1]),
	.Y(sba_req_addr_int_0_sqmuxa_a0_Z)
);
defparam sba_req_addr_int_0_sqmuxa_a0.INIT=16'h0800;
// @38:15222
  CFG4 next_state21_a0 (
	.A(cpu_d_req_is_apb),
	.B(next_state21_a0_0_Z),
	.C(req_masked[0]),
	.D(req_masked[1]),
	.Y(next_state21_a0_Z)
);
defparam next_state21_a0.INIT=16'h0800;
// @38:14399
  CFG4 un1_debug_state_1_sqmuxa_3 (
	.A(N_41),
	.B(un1_cmderr_cmb18),
	.C(un2_valid_read),
	.D(next_state20),
	.Y(un1_debug_state_1_sqmuxa_3_Z)
);
defparam un1_debug_state_1_sqmuxa_3.INIT=16'hFABB;
// @38:15222
  CFG4 next_state21_0_0 (
	.A(cpu_d_req_ready_sig_1),
	.B(req_masked[1]),
	.C(next_state21_a0_0_Z),
	.D(next_state21_a1_1_Z),
	.Y(next_state21_0_0_Z)
);
defparam next_state21_0_0.INIT=16'hECA0;
// @38:14398
  CFG4 cmderr_cmb_0_sqmuxa_2 (
	.A(command_reg_state[0]),
	.B(N_84_i),
	.C(un1_command_reg_state_1_2_Z),
	.D(un1_debug_state_1_sqmuxa_3_Z),
	.Y(cmderr_cmb_0_sqmuxa_2_Z)
);
defparam cmderr_cmb_0_sqmuxa_2.INIT=16'hC8C0;
// @38:15482
  CFG4 sba_req_addr_int_0_sqmuxa_0 (
	.A(sba_req_valid_int35_0_Z),
	.B(sba_req_addr_int_0_sqmuxa_0_1_Z),
	.C(sba_req_addr_int_0_sqmuxa_a0_Z),
	.D(cpu_d_req_ready_sig_3),
	.Y(sba_req_addr_int_0_sqmuxa)
);
defparam sba_req_addr_int_0_sqmuxa_0.INIT=16'h040C;
// @38:15482
  CFG4 sba_req_valid_int35 (
	.A(cpu_d_req_ready_sig_3),
	.B(apb_d_req_ready_net),
	.C(sba_req_valid_int35_0_Z),
	.D(cpu_d_req_is_apb),
	.Y(sba_req_valid_int35_Z)
);
defparam sba_req_valid_int35.INIT=16'hE0A0;
// @38:15482
  CFG3 un1_sba_req_valid_int35_1 (
	.A(sba_resp_ready_int21_Z),
	.B(N_1302),
	.C(sba_req_valid_int35_0_Z),
	.Y(un1_sba_req_valid_int35_1_Z)
);
defparam un1_sba_req_valid_int35_1.INIT=8'hEA;
// @38:15482
  CFG2 sba_req_addr_int_1_sqmuxa_2 (
	.A(sbcs_busy_ff15),
	.B(sba_req_addr_int_0_sqmuxa),
	.Y(sba_req_addr_int_1_sqmuxa_2_Z)
);
defparam sba_req_addr_int_1_sqmuxa_2.INIT=4'h8;
// @38:15548
  CFG3 sba_resp_ready_int_1_sqmuxa_1 (
	.A(sba_req_valid_int35_Z),
	.B(sbcs_busy_ff15),
	.C(sba_resp_ready_int21_Z),
	.Y(N_8)
);
defparam sba_resp_ready_int_1_sqmuxa_1.INIT=8'h40;
// @38:15351
  CFG4 un1_sbcs_busy_ff13_3 (
	.A(un1_sbcs_busy_ff13_3_0_Z),
	.B(sba_req_addr_int_0_sqmuxa),
	.C(sbcs_busy_ff15),
	.D(N_78),
	.Y(un1_sbcs_busy_ff13_3_i)
);
defparam un1_sbcs_busy_ff13_3.INIT=16'hBAFF;
// @38:15261
  CFG4 un1_sbcs_readonaddr_ff7_7 (
	.A(N_78),
	.B(N_8),
	.C(N_84_i),
	.D(sba_resp_ready_int_0_sqmuxa_Z),
	.Y(un1_sbcs_readonaddr_ff7_7_Z)
);
defparam un1_sbcs_readonaddr_ff7_7.INIT=16'hFFDF;
// @38:15351
  CFG4 un1_sbcs_busy_ff13_2_0 (
	.A(un1_sba_req_valid_int35_1_Z),
	.B(timeout_Z),
	.C(N_78),
	.D(sbcs_busy_ff15),
	.Y(un1_sbcs_busy_ff13_2_0_Z)
);
defparam un1_sbcs_busy_ff13_2_0.INIT=16'hEF0F;
// @38:15351
  CFG4 un1_sbcs_ba_err_ff_0_sqmuxa (
	.A(un1_sba_req_valid_int35_1_Z),
	.B(sbcs_to_err_ff_0_sqmuxa_Z),
	.C(sbcs_ba_err_ff_0_sqmuxa_1_Z),
	.D(sbcs_busy_ff15),
	.Y(un1_sbcs_ba_err_ff_0_sqmuxa_i_0)
);
defparam un1_sbcs_ba_err_ff_0_sqmuxa.INIT=16'hF4F0;
// @38:15351
  CFG4 sba_resp_ready_int_RNO (
	.A(N_78),
	.B(N_8),
	.C(N_84_i),
	.D(sba_resp_ready_int_0_sqmuxa_Z),
	.Y(un1_sbcs_readonaddr_ff7_7_i)
);
defparam sba_resp_ready_int_RNO.INIT=16'h0020;
// @38:15222
  CFG4 next_state21_0 (
	.A(next_state21_a2_Z),
	.B(next_state21_0_0_Z),
	.C(next_state21_a0_Z),
	.D(next_state21_a4_Z),
	.Y(next_state21)
);
defparam next_state21_0.INIT=16'hFFFE;
// @38:15259
  CFG2 sba_resp_ready_int_2_sqmuxa_i (
	.A(un1_sbcs_readonaddr_ff7_7_Z),
	.B(sba_resp_ready_int_0_sqmuxa_1_i),
	.Y(sba_resp_ready_int_2_sqmuxa_i_Z)
);
defparam sba_resp_ready_int_2_sqmuxa_i.INIT=4'hB;
// @38:15261
  CFG4 sba_req_valid_int_9 (
	.A(sba_req_addr_int14),
	.B(N_84_i),
	.C(sba_req_valid_int_1_sqmuxa_Z),
	.D(un1_sbcs_busy_ff13_2_0_Z),
	.Y(sba_req_valid_int_9_Z)
);
defparam sba_req_valid_int_9.INIT=16'h0004;
// @38:15259
  CFG4 sba_req_valid_int_2_sqmuxa_i (
	.A(sba_req_valid_int_1_sqmuxa_Z),
	.B(sba_req_valid_int_0_sqmuxa_Z),
	.C(N_84_i),
	.D(un1_sbcs_busy_ff13_2_0_Z),
	.Y(sba_req_valid_int_2_sqmuxa_i_Z)
);
defparam sba_req_valid_int_2_sqmuxa_i.INIT=16'hFFEF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_debug_sba */

module miv_rv32_debug_du (
  sba_req_addr_int,
  sba_req_wr_data_int_8,
  sba_req_wr_data_int_2,
  sba_req_wr_data_int_1,
  sba_req_wr_data_int_0,
  sba_req_wr_data_int_19,
  sba_req_wr_data_int_18,
  sba_req_wr_data_int_17,
  sba_req_wr_data_int_16,
  sba_req_wr_data_int_14,
  sba_req_wr_data_int_13,
  sba_req_wr_data_int_12,
  sba_req_wr_data_int_11,
  sba_req_wr_data_int_30,
  sba_req_wr_data_int_29,
  sba_req_wr_data_int_28,
  sba_req_wr_data_int_27,
  cpu_d_resp_rd_data_net,
  hipri_req_ptr_0,
  debug_sysbus_req_addr_net_2,
  debug_sysbus_req_addr_net_4,
  debug_sysbus_req_addr_net_5,
  debug_sysbus_req_addr_net_9,
  debug_sysbus_req_addr_net_30,
  debug_sysbus_req_addr_net_31,
  debug_sysbus_req_addr_net_29,
  debug_sysbus_req_addr_net_28,
  debug_sysbus_req_addr_net_0,
  debug_sysbus_req_addr_net_1,
  debug_sysbus_req_wr_byte_en_net,
  debug_sysbus_req_wr_data_net_1,
  debug_sysbus_req_wr_data_net_2,
  debug_sysbus_req_wr_data_net_3,
  debug_sysbus_req_wr_data_net_4,
  debug_sysbus_req_wr_data_net_7,
  debug_sysbus_req_wr_data_net_12,
  debug_sysbus_req_wr_data_net_17,
  debug_sysbus_req_wr_data_net_18,
  debug_sysbus_req_wr_data_net_19,
  debug_sysbus_req_wr_data_net_21,
  debug_sysbus_req_wr_data_net_22,
  debug_sysbus_req_wr_data_net_23,
  debug_sysbus_req_wr_data_net_28,
  debug_sysbus_req_wr_data_net_0,
  debug_sysbus_req_wr_data_net_20,
  debug_sysbus_req_wr_data_net_6,
  debug_sysbus_req_rd_byte_en_net,
  dmi_req_data,
  dmi_resp_data,
  req_masked,
  cpu_debug_op_wr_data_net,
  cpu_debug_csr_op_addr_net,
  cpu_debug_csr_op_rd_data_net,
  cpu_debug_gpr_op_rd_data_net,
  cpu_debug_gpr_op_addr_net,
  debug_sysbus_req_valid_net,
  debug_sysbus_resp_ready_net,
  N_362_2,
  N_362_1,
  un3_cpu_d_req_ready_sig_0,
  cpu_debug_mode_net,
  debug_trx_os_net,
  cpu_debug_halt_ack_net,
  cpu_debug_gpr_op_rd_data_valid_net,
  cpu_debug_csr_op_rd_data_valid_net,
  sba_req_addr_1,
  debug_sysbus_req_ready_0,
  sba_req_wr_byte_en_1,
  cpu_debug_resume_ack_net,
  empty_rd,
  dmi_req_ready,
  cpu_d_resp_error_sig,
  dmi_resp_valid,
  N_1007,
  cpu_d_req_is_ahb,
  ahb_d_req_ready_net,
  cpu_d_req_is_apb,
  cpu_d_req_ready_sig_1,
  cpu_d_req_ready_sig_3,
  apb_d_req_ready_net,
  N_1302,
  cpu_debug_gpr_rd_en_net,
  cpu_debug_csr_rd_en_net,
  cpu_debug_gpr_wr_en_net,
  cpu_debug_gpr_op_valid_net,
  cpu_debug_csr_wr_en_net,
  cpu_debug_csr_op_valid_net,
  debug_sys_reset,
  cpu_debug_halt_req_net,
  cpu_debug_resume_req_net,
  CLK,
  dff_arst,
  cpu_debug_active_net
)
;
output [31:3] sba_req_addr_int ;
output sba_req_wr_data_int_8 ;
output sba_req_wr_data_int_2 ;
output sba_req_wr_data_int_1 ;
output sba_req_wr_data_int_0 ;
output sba_req_wr_data_int_19 ;
output sba_req_wr_data_int_18 ;
output sba_req_wr_data_int_17 ;
output sba_req_wr_data_int_16 ;
output sba_req_wr_data_int_14 ;
output sba_req_wr_data_int_13 ;
output sba_req_wr_data_int_12 ;
output sba_req_wr_data_int_11 ;
output sba_req_wr_data_int_30 ;
output sba_req_wr_data_int_29 ;
output sba_req_wr_data_int_28 ;
output sba_req_wr_data_int_27 ;
input [31:0] cpu_d_resp_rd_data_net ;
input hipri_req_ptr_0 ;
output debug_sysbus_req_addr_net_2 ;
output debug_sysbus_req_addr_net_4 ;
output debug_sysbus_req_addr_net_5 ;
output debug_sysbus_req_addr_net_9 ;
output debug_sysbus_req_addr_net_30 ;
output debug_sysbus_req_addr_net_31 ;
output debug_sysbus_req_addr_net_29 ;
output debug_sysbus_req_addr_net_28 ;
output debug_sysbus_req_addr_net_0 ;
output debug_sysbus_req_addr_net_1 ;
output [3:0] debug_sysbus_req_wr_byte_en_net ;
output debug_sysbus_req_wr_data_net_1 ;
output debug_sysbus_req_wr_data_net_2 ;
output debug_sysbus_req_wr_data_net_3 ;
output debug_sysbus_req_wr_data_net_4 ;
output debug_sysbus_req_wr_data_net_7 ;
output debug_sysbus_req_wr_data_net_12 ;
output debug_sysbus_req_wr_data_net_17 ;
output debug_sysbus_req_wr_data_net_18 ;
output debug_sysbus_req_wr_data_net_19 ;
output debug_sysbus_req_wr_data_net_21 ;
output debug_sysbus_req_wr_data_net_22 ;
output debug_sysbus_req_wr_data_net_23 ;
output debug_sysbus_req_wr_data_net_28 ;
output debug_sysbus_req_wr_data_net_0 ;
output debug_sysbus_req_wr_data_net_20 ;
output debug_sysbus_req_wr_data_net_6 ;
output [3:0] debug_sysbus_req_rd_byte_en_net ;
input [40:0] dmi_req_data ;
output [33:0] dmi_resp_data ;
input [1:0] req_masked ;
output [31:0] cpu_debug_op_wr_data_net ;
output [11:0] cpu_debug_csr_op_addr_net ;
input [31:0] cpu_debug_csr_op_rd_data_net ;
input [31:0] cpu_debug_gpr_op_rd_data_net ;
output [5:0] cpu_debug_gpr_op_addr_net ;
output debug_sysbus_req_valid_net ;
output debug_sysbus_resp_ready_net ;
input N_362_2 ;
input N_362_1 ;
input un3_cpu_d_req_ready_sig_0 ;
input cpu_debug_mode_net ;
input debug_trx_os_net ;
input cpu_debug_halt_ack_net ;
input cpu_debug_gpr_op_rd_data_valid_net ;
input cpu_debug_csr_op_rd_data_valid_net ;
output sba_req_addr_1 ;
input debug_sysbus_req_ready_0 ;
output sba_req_wr_byte_en_1 ;
input cpu_debug_resume_ack_net ;
input empty_rd ;
output dmi_req_ready ;
input cpu_d_resp_error_sig ;
output dmi_resp_valid ;
input N_1007 ;
input cpu_d_req_is_ahb ;
input ahb_d_req_ready_net ;
input cpu_d_req_is_apb ;
input cpu_d_req_ready_sig_1 ;
input cpu_d_req_ready_sig_3 ;
input apb_d_req_ready_net ;
input N_1302 ;
output cpu_debug_gpr_rd_en_net ;
output cpu_debug_csr_rd_en_net ;
output cpu_debug_gpr_wr_en_net ;
output cpu_debug_gpr_op_valid_net ;
output cpu_debug_csr_wr_en_net ;
output cpu_debug_csr_op_valid_net ;
output debug_sys_reset ;
output cpu_debug_halt_req_net ;
output cpu_debug_resume_req_net ;
input CLK ;
input dff_arst ;
output cpu_debug_active_net ;
wire sba_req_wr_data_int_8 ;
wire sba_req_wr_data_int_2 ;
wire sba_req_wr_data_int_1 ;
wire sba_req_wr_data_int_0 ;
wire sba_req_wr_data_int_19 ;
wire sba_req_wr_data_int_18 ;
wire sba_req_wr_data_int_17 ;
wire sba_req_wr_data_int_16 ;
wire sba_req_wr_data_int_14 ;
wire sba_req_wr_data_int_13 ;
wire sba_req_wr_data_int_12 ;
wire sba_req_wr_data_int_11 ;
wire sba_req_wr_data_int_30 ;
wire sba_req_wr_data_int_29 ;
wire sba_req_wr_data_int_28 ;
wire sba_req_wr_data_int_27 ;
wire hipri_req_ptr_0 ;
wire debug_sysbus_req_addr_net_2 ;
wire debug_sysbus_req_addr_net_4 ;
wire debug_sysbus_req_addr_net_5 ;
wire debug_sysbus_req_addr_net_9 ;
wire debug_sysbus_req_addr_net_30 ;
wire debug_sysbus_req_addr_net_31 ;
wire debug_sysbus_req_addr_net_29 ;
wire debug_sysbus_req_addr_net_28 ;
wire debug_sysbus_req_addr_net_0 ;
wire debug_sysbus_req_addr_net_1 ;
wire debug_sysbus_req_wr_data_net_1 ;
wire debug_sysbus_req_wr_data_net_2 ;
wire debug_sysbus_req_wr_data_net_3 ;
wire debug_sysbus_req_wr_data_net_4 ;
wire debug_sysbus_req_wr_data_net_7 ;
wire debug_sysbus_req_wr_data_net_12 ;
wire debug_sysbus_req_wr_data_net_17 ;
wire debug_sysbus_req_wr_data_net_18 ;
wire debug_sysbus_req_wr_data_net_19 ;
wire debug_sysbus_req_wr_data_net_21 ;
wire debug_sysbus_req_wr_data_net_22 ;
wire debug_sysbus_req_wr_data_net_23 ;
wire debug_sysbus_req_wr_data_net_28 ;
wire debug_sysbus_req_wr_data_net_0 ;
wire debug_sysbus_req_wr_data_net_20 ;
wire debug_sysbus_req_wr_data_net_6 ;
wire debug_sysbus_req_valid_net ;
wire debug_sysbus_resp_ready_net ;
wire N_362_2 ;
wire N_362_1 ;
wire un3_cpu_d_req_ready_sig_0 ;
wire cpu_debug_mode_net ;
wire debug_trx_os_net ;
wire cpu_debug_halt_ack_net ;
wire cpu_debug_gpr_op_rd_data_valid_net ;
wire cpu_debug_csr_op_rd_data_valid_net ;
wire sba_req_addr_1 ;
wire debug_sysbus_req_ready_0 ;
wire sba_req_wr_byte_en_1 ;
wire cpu_debug_resume_ack_net ;
wire empty_rd ;
wire dmi_req_ready ;
wire cpu_d_resp_error_sig ;
wire dmi_resp_valid ;
wire N_1007 ;
wire cpu_d_req_is_ahb ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_is_apb ;
wire cpu_d_req_ready_sig_1 ;
wire cpu_d_req_ready_sig_3 ;
wire apb_d_req_ready_net ;
wire N_1302 ;
wire cpu_debug_gpr_rd_en_net ;
wire cpu_debug_csr_rd_en_net ;
wire cpu_debug_gpr_wr_en_net ;
wire cpu_debug_gpr_op_valid_net ;
wire cpu_debug_csr_wr_en_net ;
wire cpu_debug_csr_op_valid_net ;
wire debug_sys_reset ;
wire cpu_debug_halt_req_net ;
wire cpu_debug_resume_req_net ;
wire CLK ;
wire dff_arst ;
wire cpu_debug_active_net ;
wire [5:5] command_reg_state_4_1_Z;
wire [5:5] next_state_1_Z;
wire [5:5] command_reg_state_4_fast_Z;
wire [5:0] debug_state_Z;
wire [5:1] debug_state_ns;
wire [5:0] command_reg_state_Z;
wire [4:4] command_reg_state_4_1_fast;
wire [3:0] command_reg_state_4_fast;
wire [31:0] command_reg_Z;
wire [31:0] data_0_reg_Z;
wire [31:0] data_0_reg_5_Z;
wire [5:0] debug_gpr_addr_6_fast;
wire [2:2] debug_csr_addr_3;
wire [2:0] abstractcs_cmderr_Z;
wire [2:0] cmderr_ff_Z;
wire [2:0] cmderr_ff_4;
wire [31:0] data_gpr_reg_Z;
wire [31:0] data_csr_reg_Z;
wire [11:0] debug_csr_addr_6_fast;
wire [31:0] data_0_reg_5_1_Z;
wire abs_cmd_transfer_ff_Z ;
wire VCC ;
wire N_84_i ;
wire GND ;
wire debug_resume_req_3 ;
wire debug_halt_req_3 ;
wire N_55_i ;
wire dmstatus_allany_havereset_Z ;
wire dmstatus_allany_havereset_3 ;
wire clk_en_dm_cmb ;
wire dmcontrol_ackhavereset_Z ;
wire dmcontrol_ackhavereset_4 ;
wire dmcontrol_ndmreset_4 ;
wire dmcontrol_haltreq_Z ;
wire dmcontrol_haltreq_4 ;
wire dmcontrol_resumereq_Z ;
wire dmcontrol_resumereq_4 ;
wire abs_cmd_transfer_ff_3 ;
wire debug_csr_addr_0_sqmuxa_0_246_a2 ;
wire debug_csr_rd_data_ready_1_sqmuxa_i ;
wire debug_csr_valid_1_sqmuxa_0_259_a2 ;
wire debug_gpr_addr_0_sqmuxa_i ;
wire abstractcs_busy_Z ;
wire abstractcs_cmderr_cmb_0_sqmuxa ;
wire debug_csr_rd_data_ready_3 ;
wire dmcontrol_dmactive4 ;
wire havereset_skip_pwrup_Z ;
wire havereset_skip_pwrup_4 ;
wire dmstatus_allany_halted_Z ;
wire dmstatus_allany_halted_3 ;
wire dmstatus_allany_resumeack_Z ;
wire dmstatus_allany_resumeack_3 ;
wire un1_dmcontrol_ndmreset13_i ;
wire un1_clk_en_dm_1_i ;
wire N_81_i ;
wire un1_dmcontrol_ndmreset13_2_i ;
wire un1_dmcontrol_ndmreset13_4_i ;
wire N_78_i ;
wire N_79_i ;
wire un1_next_state_0_sqmuxa ;
wire data_0_reg_5_sm0 ;
wire data_0_reg_5_ss0 ;
wire access_reg_valid ;
wire next_state20 ;
wire next_state_sm0 ;
wire N_41 ;
wire un1_debug_csr_rd_en_1 ;
wire un1_debug_csr_rd_en ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2426 ;
wire N_2427 ;
wire N_2428 ;
wire N_2429 ;
wire N_2430 ;
wire N_2431 ;
wire N_2432 ;
// @38:14339
  CFG3 \command_reg_state_4_fast[5]  (
	.A(abs_cmd_transfer_ff_Z),
	.B(command_reg_state_4_1_Z[5]),
	.C(next_state_1_Z[5]),
	.Y(command_reg_state_4_fast_Z[5])
);
defparam \command_reg_state_4_fast[5] .INIT=8'hF1;
// @38:14111
  SLE clk_en_dm (
	.Q(cpu_debug_active_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_84_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14716
  SLE debug_resume_req (
	.Q(cpu_debug_resume_req_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_resume_req_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14698
  SLE debug_halt_req (
	.Q(cpu_debug_halt_req_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_halt_req_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14736
  SLE \debug_state[5]  (
	.Q(debug_state_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14736
  SLE \debug_state[4]  (
	.Q(debug_state_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_55_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14736
  SLE \debug_state[3]  (
	.Q(debug_state_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14736
  SLE \debug_state[2]  (
	.Q(debug_state_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14736
  SLE \debug_state[1]  (
	.Q(debug_state_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14736
  SLE \debug_state[0]  (
	.Q(debug_state_Z[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14159
  SLE dmstatus_allany_havereset (
	.Q(dmstatus_allany_havereset_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmstatus_allany_havereset_3),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14132
  SLE dmcontrol_ackhavereset (
	.Q(dmcontrol_ackhavereset_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmcontrol_ackhavereset_4),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14132
  SLE dmcontrol_ndmreset (
	.Q(debug_sys_reset),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmcontrol_ndmreset_4),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14225
  SLE dmcontrol_haltreq (
	.Q(dmcontrol_haltreq_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmcontrol_haltreq_4),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14225
  SLE dmcontrol_resumereq (
	.Q(dmcontrol_resumereq_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmcontrol_resumereq_4),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14337
  SLE abs_cmd_transfer_ff (
	.Q(abs_cmd_transfer_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(abs_cmd_transfer_ff_3),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14495
  SLE debug_csr_valid (
	.Q(cpu_debug_csr_op_valid_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_0_sqmuxa_0_246_a2),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14495
  SLE debug_csr_wr_en (
	.Q(cpu_debug_csr_wr_en_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_valid_1_sqmuxa_0_259_a2),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14495
  SLE debug_gpr_valid (
	.Q(cpu_debug_gpr_op_valid_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_0_sqmuxa_0_246_a2),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14495
  SLE debug_gpr_wr_en (
	.Q(cpu_debug_gpr_wr_en_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_valid_1_sqmuxa_0_259_a2),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14337
  SLE abstractcs_busy (
	.Q(abstractcs_busy_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(abstractcs_cmderr_cmb_0_sqmuxa),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14495
  SLE debug_csr_rd_en (
	.Q(cpu_debug_csr_rd_en_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_rd_data_ready_3),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14495
  SLE debug_gpr_rd_en (
	.Q(cpu_debug_gpr_rd_en_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_rd_data_ready_3),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14337
  SLE \command_reg_state[5]  (
	.Q(command_reg_state_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4_fast_Z[5]),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg_state[4]  (
	.Q(command_reg_state_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4_1_fast[4]),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg_state[3]  (
	.Q(command_reg_state_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4_fast[3]),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg_state[2]  (
	.Q(command_reg_state_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4_fast[2]),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg_state[1]  (
	.Q(command_reg_state_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4_fast[1]),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg_state[0]  (
	.Q(command_reg_state_Z[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4_fast[0]),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_84_i)
);
// @38:14111
  SLE dmcontrol_dmactive (
	.Q(N_84_i),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[2]),
	.EN(dmcontrol_dmactive4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14159
  SLE havereset_skip_pwrup (
	.Q(havereset_skip_pwrup_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(havereset_skip_pwrup_4),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14251
  SLE dmstatus_allany_halted (
	.Q(dmstatus_allany_halted_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmstatus_allany_halted_3),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14278
  SLE dmstatus_allany_resumeack (
	.Q(dmstatus_allany_resumeack_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmstatus_allany_resumeack_3),
	.EN(clk_en_dm_cmb),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14337
  SLE \command_reg[0]  (
	.Q(command_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[2]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[22]  (
	.Q(command_reg_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[24]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[21]  (
	.Q(command_reg_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[23]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[20]  (
	.Q(command_reg_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[22]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[15]  (
	.Q(command_reg_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[17]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[14]  (
	.Q(command_reg_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[16]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[13]  (
	.Q(command_reg_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[15]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[12]  (
	.Q(command_reg_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[14]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[11]  (
	.Q(command_reg_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[13]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[10]  (
	.Q(command_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[12]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[9]  (
	.Q(command_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[11]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[8]  (
	.Q(command_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[10]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[7]  (
	.Q(command_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[9]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[6]  (
	.Q(command_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[8]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[5]  (
	.Q(command_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[7]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[4]  (
	.Q(command_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[6]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[3]  (
	.Q(command_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[5]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[2]  (
	.Q(command_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[4]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[1]  (
	.Q(command_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[3]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14639
  SLE \data_0_reg[6]  (
	.Q(data_0_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[6]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[5]  (
	.Q(data_0_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[5]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[4]  (
	.Q(data_0_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[4]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[3]  (
	.Q(data_0_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[3]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[2]  (
	.Q(data_0_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[2]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[1]  (
	.Q(data_0_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[1]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[0]  (
	.Q(data_0_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[0]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14495
  SLE \debug_gpr_addr[5]  (
	.Q(cpu_debug_gpr_op_addr_net[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_gpr_addr_6_fast[5]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_gpr_addr[4]  (
	.Q(cpu_debug_gpr_op_addr_net[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_gpr_addr_6_fast[4]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_gpr_addr[3]  (
	.Q(cpu_debug_gpr_op_addr_net[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_gpr_addr_6_fast[3]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_gpr_addr[2]  (
	.Q(cpu_debug_gpr_op_addr_net[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_3[2]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_gpr_addr[1]  (
	.Q(cpu_debug_gpr_op_addr_net[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_gpr_addr_6_fast[1]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_gpr_addr[0]  (
	.Q(cpu_debug_gpr_op_addr_net[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_gpr_addr_6_fast[0]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14337
  SLE \command_reg[17]  (
	.Q(command_reg_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[19]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[16]  (
	.Q(command_reg_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[18]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14639
  SLE \data_0_reg[21]  (
	.Q(data_0_reg_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[21]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[20]  (
	.Q(data_0_reg_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[20]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[19]  (
	.Q(data_0_reg_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[19]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[18]  (
	.Q(data_0_reg_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[18]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[17]  (
	.Q(data_0_reg_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[17]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[16]  (
	.Q(data_0_reg_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[16]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[15]  (
	.Q(data_0_reg_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[15]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[14]  (
	.Q(data_0_reg_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[14]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[13]  (
	.Q(data_0_reg_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[13]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[12]  (
	.Q(data_0_reg_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[12]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[11]  (
	.Q(data_0_reg_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[11]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[10]  (
	.Q(data_0_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[10]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[9]  (
	.Q(data_0_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[9]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[8]  (
	.Q(data_0_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[8]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[7]  (
	.Q(data_0_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[7]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14337
  SLE \command_reg[28]  (
	.Q(command_reg_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[30]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[27]  (
	.Q(command_reg_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[29]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[26]  (
	.Q(command_reg_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[28]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[25]  (
	.Q(command_reg_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[27]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[24]  (
	.Q(command_reg_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[26]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14639
  SLE \data_0_reg[31]  (
	.Q(data_0_reg_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[31]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[30]  (
	.Q(data_0_reg_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[30]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[29]  (
	.Q(data_0_reg_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[29]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[28]  (
	.Q(data_0_reg_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[28]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[27]  (
	.Q(data_0_reg_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[27]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[26]  (
	.Q(data_0_reg_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[26]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[25]  (
	.Q(data_0_reg_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[25]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[24]  (
	.Q(data_0_reg_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[24]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[23]  (
	.Q(data_0_reg_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[23]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14639
  SLE \data_0_reg[22]  (
	.Q(data_0_reg_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[22]),
	.EN(un1_clk_en_dm_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14337
  SLE \abstractcs_cmderr[2]  (
	.Q(abstractcs_cmderr_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_Z[2]),
	.EN(un1_dmcontrol_ndmreset13_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \abstractcs_cmderr[1]  (
	.Q(abstractcs_cmderr_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_Z[1]),
	.EN(un1_dmcontrol_ndmreset13_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \abstractcs_cmderr[0]  (
	.Q(abstractcs_cmderr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_Z[0]),
	.EN(un1_dmcontrol_ndmreset13_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \cmderr_ff[2]  (
	.Q(cmderr_ff_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_4[2]),
	.EN(un1_dmcontrol_ndmreset13_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14337
  SLE \cmderr_ff[1]  (
	.Q(cmderr_ff_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_4[1]),
	.EN(un1_dmcontrol_ndmreset13_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14337
  SLE \cmderr_ff[0]  (
	.Q(cmderr_ff_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_4[0]),
	.EN(un1_dmcontrol_ndmreset13_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:14337
  SLE \command_reg[31]  (
	.Q(command_reg_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[33]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[30]  (
	.Q(command_reg_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[32]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14337
  SLE \command_reg[29]  (
	.Q(command_reg_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[31]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @38:14495
  SLE \data_gpr_reg[14]  (
	.Q(data_gpr_reg_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[14]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[13]  (
	.Q(data_gpr_reg_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[13]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[12]  (
	.Q(data_gpr_reg_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[12]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[11]  (
	.Q(data_gpr_reg_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[11]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[10]  (
	.Q(data_gpr_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[10]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[9]  (
	.Q(data_gpr_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[9]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[8]  (
	.Q(data_gpr_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[8]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[7]  (
	.Q(data_gpr_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[7]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[6]  (
	.Q(data_gpr_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[6]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[5]  (
	.Q(data_gpr_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[5]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[4]  (
	.Q(data_gpr_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[4]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[3]  (
	.Q(data_gpr_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[3]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[2]  (
	.Q(data_gpr_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[2]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[1]  (
	.Q(data_gpr_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[1]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[0]  (
	.Q(data_gpr_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[0]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[29]  (
	.Q(data_gpr_reg_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[29]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[28]  (
	.Q(data_gpr_reg_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[28]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[27]  (
	.Q(data_gpr_reg_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[27]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[26]  (
	.Q(data_gpr_reg_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[26]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[25]  (
	.Q(data_gpr_reg_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[25]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[24]  (
	.Q(data_gpr_reg_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[24]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[23]  (
	.Q(data_gpr_reg_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[23]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[22]  (
	.Q(data_gpr_reg_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[22]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[21]  (
	.Q(data_gpr_reg_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[21]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[20]  (
	.Q(data_gpr_reg_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[20]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[19]  (
	.Q(data_gpr_reg_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[19]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[18]  (
	.Q(data_gpr_reg_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[18]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[17]  (
	.Q(data_gpr_reg_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[17]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[16]  (
	.Q(data_gpr_reg_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[16]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[15]  (
	.Q(data_gpr_reg_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[15]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_csr_reg[12]  (
	.Q(data_csr_reg_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[12]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[11]  (
	.Q(data_csr_reg_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[11]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[10]  (
	.Q(data_csr_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[10]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[9]  (
	.Q(data_csr_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[9]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[8]  (
	.Q(data_csr_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[8]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[7]  (
	.Q(data_csr_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[7]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[6]  (
	.Q(data_csr_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[6]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[5]  (
	.Q(data_csr_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[5]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[4]  (
	.Q(data_csr_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[4]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[3]  (
	.Q(data_csr_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[3]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[2]  (
	.Q(data_csr_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[2]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[1]  (
	.Q(data_csr_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[1]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[0]  (
	.Q(data_csr_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[0]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_gpr_reg[31]  (
	.Q(data_gpr_reg_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[31]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_gpr_reg[30]  (
	.Q(data_gpr_reg_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[30]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @38:14495
  SLE \data_csr_reg[27]  (
	.Q(data_csr_reg_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[27]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[26]  (
	.Q(data_csr_reg_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[26]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[25]  (
	.Q(data_csr_reg_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[25]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[24]  (
	.Q(data_csr_reg_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[24]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[23]  (
	.Q(data_csr_reg_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[23]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[22]  (
	.Q(data_csr_reg_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[22]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[21]  (
	.Q(data_csr_reg_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[21]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[20]  (
	.Q(data_csr_reg_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[20]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[19]  (
	.Q(data_csr_reg_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[19]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[18]  (
	.Q(data_csr_reg_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[18]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[17]  (
	.Q(data_csr_reg_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[17]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[16]  (
	.Q(data_csr_reg_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[16]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[15]  (
	.Q(data_csr_reg_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[15]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[14]  (
	.Q(data_csr_reg_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[14]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[13]  (
	.Q(data_csr_reg_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[13]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \debug_csr_addr[10]  (
	.Q(cpu_debug_csr_op_addr_net[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[10]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_csr_addr[9]  (
	.Q(cpu_debug_csr_op_addr_net[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[9]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_csr_addr[8]  (
	.Q(cpu_debug_csr_op_addr_net[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[8]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_csr_addr[7]  (
	.Q(cpu_debug_csr_op_addr_net[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[7]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_csr_addr[6]  (
	.Q(cpu_debug_csr_op_addr_net[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[6]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_csr_addr[5]  (
	.Q(cpu_debug_csr_op_addr_net[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[5]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_csr_addr[4]  (
	.Q(cpu_debug_csr_op_addr_net[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[4]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_csr_addr[3]  (
	.Q(cpu_debug_csr_op_addr_net[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[3]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_csr_addr[2]  (
	.Q(cpu_debug_csr_op_addr_net[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_3[2]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_csr_addr[1]  (
	.Q(cpu_debug_csr_op_addr_net[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[1]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_csr_addr[0]  (
	.Q(cpu_debug_csr_op_addr_net[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[0]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \data_csr_reg[31]  (
	.Q(data_csr_reg_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[31]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[30]  (
	.Q(data_csr_reg_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[30]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[29]  (
	.Q(data_csr_reg_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[29]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \data_csr_reg[28]  (
	.Q(data_csr_reg_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[28]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @38:14495
  SLE \debug_op_wr_data[13]  (
	.Q(cpu_debug_op_wr_data_net[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[12]  (
	.Q(cpu_debug_op_wr_data_net[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[11]  (
	.Q(cpu_debug_op_wr_data_net[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[10]  (
	.Q(cpu_debug_op_wr_data_net[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[9]  (
	.Q(cpu_debug_op_wr_data_net[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[8]  (
	.Q(cpu_debug_op_wr_data_net[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[7]  (
	.Q(cpu_debug_op_wr_data_net[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[6]  (
	.Q(cpu_debug_op_wr_data_net[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[5]  (
	.Q(cpu_debug_op_wr_data_net[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[4]  (
	.Q(cpu_debug_op_wr_data_net[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[3]  (
	.Q(cpu_debug_op_wr_data_net[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[2]  (
	.Q(cpu_debug_op_wr_data_net[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[1]  (
	.Q(cpu_debug_op_wr_data_net[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[0]  (
	.Q(cpu_debug_op_wr_data_net[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_csr_addr[11]  (
	.Q(cpu_debug_csr_op_addr_net[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_csr_addr_6_fast[11]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @38:14495
  SLE \debug_op_wr_data[28]  (
	.Q(cpu_debug_op_wr_data_net[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[27]  (
	.Q(cpu_debug_op_wr_data_net[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[26]  (
	.Q(cpu_debug_op_wr_data_net[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[25]  (
	.Q(cpu_debug_op_wr_data_net[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[24]  (
	.Q(cpu_debug_op_wr_data_net[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[23]  (
	.Q(cpu_debug_op_wr_data_net[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[22]  (
	.Q(cpu_debug_op_wr_data_net[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[21]  (
	.Q(cpu_debug_op_wr_data_net[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[20]  (
	.Q(cpu_debug_op_wr_data_net[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[19]  (
	.Q(cpu_debug_op_wr_data_net[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[18]  (
	.Q(cpu_debug_op_wr_data_net[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[17]  (
	.Q(cpu_debug_op_wr_data_net[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[16]  (
	.Q(cpu_debug_op_wr_data_net[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[15]  (
	.Q(cpu_debug_op_wr_data_net[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[14]  (
	.Q(cpu_debug_op_wr_data_net[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[31]  (
	.Q(cpu_debug_op_wr_data_net[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[30]  (
	.Q(cpu_debug_op_wr_data_net[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14495
  SLE \debug_op_wr_data[29]  (
	.Q(cpu_debug_op_wr_data_net[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_csr_valid_1_sqmuxa_0_259_a2)
);
// @38:14339
  CFG3 \command_reg_state_4_1[5]  (
	.A(command_reg_state_Z[1]),
	.B(un1_next_state_0_sqmuxa),
	.C(command_reg_state_Z[2]),
	.Y(command_reg_state_4_1_Z[5])
);
defparam \command_reg_state_4_1[5] .INIT=8'h0D;
// @38:14647
  CFG4 \data_0_reg_5[24]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[24]),
	.C(dmi_req_data[26]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[24])
);
defparam \data_0_reg_5[24] .INIT=16'hCCEC;
// @38:14398
  CFG4 \next_state_1[5]  (
	.A(access_reg_valid),
	.B(next_state20),
	.C(next_state_sm0),
	.D(N_41),
	.Y(next_state_1_Z[5])
);
defparam \next_state_1[5] .INIT=16'h0007;
// @38:14647
  CFG4 \data_0_reg_5[2]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[2]),
	.C(dmi_req_data[4]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[2])
);
defparam \data_0_reg_5[2] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[20]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[20]),
	.C(dmi_req_data[22]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[20])
);
defparam \data_0_reg_5[20] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[14]  (
	.A(dmi_req_data[16]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[14]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[14])
);
defparam \data_0_reg_5[14] .INIT=16'hF8F0;
// @38:14647
  CFG4 \data_0_reg_5[11]  (
	.A(dmi_req_data[13]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[11]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[11])
);
defparam \data_0_reg_5[11] .INIT=16'hF8F0;
// @38:14647
  CFG4 \data_0_reg_5[5]  (
	.A(dmi_req_data[7]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[5]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[5])
);
defparam \data_0_reg_5[5] .INIT=16'hF8F0;
// @38:14647
  CFG4 \data_0_reg_5[8]  (
	.A(dmi_req_data[10]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[8]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[8])
);
defparam \data_0_reg_5[8] .INIT=16'hF8F0;
// @38:14647
  CFG4 \data_0_reg_5[23]  (
	.A(dmi_req_data[25]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[23]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[23])
);
defparam \data_0_reg_5[23] .INIT=16'hF8F0;
// @38:14647
  CFG4 \data_0_reg_5[29]  (
	.A(dmi_req_data[31]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[29]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[29])
);
defparam \data_0_reg_5[29] .INIT=16'hF8F0;
// @38:14647
  CFG4 \data_0_reg_5[12]  (
	.A(dmi_req_data[14]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[12]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[12])
);
defparam \data_0_reg_5[12] .INIT=16'hF8F0;
// @38:14647
  CFG4 \data_0_reg_5[0]  (
	.A(dmi_req_data[2]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[0]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[0])
);
defparam \data_0_reg_5[0] .INIT=16'hF8F0;
// @38:14647
  CFG4 \data_0_reg_5[22]  (
	.A(dmi_req_data[24]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[22]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[22])
);
defparam \data_0_reg_5[22] .INIT=16'hF8F0;
// @38:14385
  CFG2 \abs_busy_cmb_mux.un1_debug_csr_rd_en_1  (
	.A(cpu_debug_csr_rd_en_net),
	.B(cpu_debug_gpr_rd_en_net),
	.Y(un1_debug_csr_rd_en_1)
);
defparam \abs_busy_cmb_mux.un1_debug_csr_rd_en_1 .INIT=4'hE;
// @38:14385
  CFG4 \abs_busy_cmb_mux.un1_debug_csr_rd_en  (
	.A(cpu_debug_gpr_wr_en_net),
	.B(command_reg_state_Z[5]),
	.C(un1_debug_csr_rd_en_1),
	.D(cpu_debug_csr_wr_en_net),
	.Y(un1_debug_csr_rd_en)
);
defparam \abs_busy_cmb_mux.un1_debug_csr_rd_en .INIT=16'hFFFE;
// @38:14647
  CFG4 \data_0_reg_5_1[22]  (
	.A(data_csr_reg_Z[22]),
	.B(data_gpr_reg_Z[22]),
	.C(data_0_reg_5_sm0),
	.D(cpu_debug_csr_rd_en_net),
	.Y(data_0_reg_5_1_Z[22])
);
defparam \data_0_reg_5_1[22] .INIT=16'h0A0C;
// @38:14647
  CFG4 \data_0_reg_5_1[0]  (
	.A(data_csr_reg_Z[0]),
	.B(data_gpr_reg_Z[0]),
	.C(data_0_reg_5_sm0),
	.D(cpu_debug_csr_rd_en_net),
	.Y(data_0_reg_5_1_Z[0])
);
defparam \data_0_reg_5_1[0] .INIT=16'h0A0C;
// @38:14647
  CFG4 \data_0_reg_5_1[12]  (
	.A(data_csr_reg_Z[12]),
	.B(data_gpr_reg_Z[12]),
	.C(data_0_reg_5_sm0),
	.D(cpu_debug_csr_rd_en_net),
	.Y(data_0_reg_5_1_Z[12])
);
defparam \data_0_reg_5_1[12] .INIT=16'h0A0C;
// @38:14647
  CFG4 \data_0_reg_5_1[29]  (
	.A(data_csr_reg_Z[29]),
	.B(data_gpr_reg_Z[29]),
	.C(data_0_reg_5_sm0),
	.D(cpu_debug_csr_rd_en_net),
	.Y(data_0_reg_5_1_Z[29])
);
defparam \data_0_reg_5_1[29] .INIT=16'h0A0C;
// @38:14647
  CFG4 \data_0_reg_5_1[23]  (
	.A(data_csr_reg_Z[23]),
	.B(data_gpr_reg_Z[23]),
	.C(data_0_reg_5_sm0),
	.D(cpu_debug_csr_rd_en_net),
	.Y(data_0_reg_5_1_Z[23])
);
defparam \data_0_reg_5_1[23] .INIT=16'h0A0C;
// @38:14647
  CFG4 \data_0_reg_5_1[8]  (
	.A(data_csr_reg_Z[8]),
	.B(data_gpr_reg_Z[8]),
	.C(data_0_reg_5_sm0),
	.D(cpu_debug_csr_rd_en_net),
	.Y(data_0_reg_5_1_Z[8])
);
defparam \data_0_reg_5_1[8] .INIT=16'h0A0C;
// @38:14647
  CFG4 \data_0_reg_5_1[5]  (
	.A(data_csr_reg_Z[5]),
	.B(data_gpr_reg_Z[5]),
	.C(data_0_reg_5_sm0),
	.D(cpu_debug_csr_rd_en_net),
	.Y(data_0_reg_5_1_Z[5])
);
defparam \data_0_reg_5_1[5] .INIT=16'h0A0C;
// @38:14647
  CFG4 \data_0_reg_5_1[11]  (
	.A(data_csr_reg_Z[11]),
	.B(data_gpr_reg_Z[11]),
	.C(data_0_reg_5_sm0),
	.D(cpu_debug_csr_rd_en_net),
	.Y(data_0_reg_5_1_Z[11])
);
defparam \data_0_reg_5_1[11] .INIT=16'h0A0C;
// @38:14647
  CFG4 \data_0_reg_5_1[14]  (
	.A(data_csr_reg_Z[14]),
	.B(data_gpr_reg_Z[14]),
	.C(data_0_reg_5_sm0),
	.D(cpu_debug_csr_rd_en_net),
	.Y(data_0_reg_5_1_Z[14])
);
defparam \data_0_reg_5_1[14] .INIT=16'h0A0C;
// @38:14647
  CFG4 \data_0_reg_5_1[26]  (
	.A(data_gpr_reg_Z[26]),
	.B(data_csr_reg_Z[26]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[26])
);
defparam \data_0_reg_5_1[26] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[6]  (
	.A(data_gpr_reg_Z[6]),
	.B(data_csr_reg_Z[6]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[6])
);
defparam \data_0_reg_5_1[6] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[20]  (
	.A(data_gpr_reg_Z[20]),
	.B(data_csr_reg_Z[20]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[20])
);
defparam \data_0_reg_5_1[20] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[2]  (
	.A(data_gpr_reg_Z[2]),
	.B(data_csr_reg_Z[2]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[2])
);
defparam \data_0_reg_5_1[2] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[17]  (
	.A(data_gpr_reg_Z[17]),
	.B(data_csr_reg_Z[17]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[17])
);
defparam \data_0_reg_5_1[17] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[27]  (
	.A(data_gpr_reg_Z[27]),
	.B(data_csr_reg_Z[27]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[27])
);
defparam \data_0_reg_5_1[27] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[19]  (
	.A(data_gpr_reg_Z[19]),
	.B(data_csr_reg_Z[19]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[19])
);
defparam \data_0_reg_5_1[19] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[1]  (
	.A(data_gpr_reg_Z[1]),
	.B(data_csr_reg_Z[1]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[1])
);
defparam \data_0_reg_5_1[1] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[4]  (
	.A(data_gpr_reg_Z[4]),
	.B(data_csr_reg_Z[4]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[4])
);
defparam \data_0_reg_5_1[4] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[21]  (
	.A(data_gpr_reg_Z[21]),
	.B(data_csr_reg_Z[21]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[21])
);
defparam \data_0_reg_5_1[21] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[25]  (
	.A(data_gpr_reg_Z[25]),
	.B(data_csr_reg_Z[25]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[25])
);
defparam \data_0_reg_5_1[25] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[31]  (
	.A(data_gpr_reg_Z[31]),
	.B(data_csr_reg_Z[31]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[31])
);
defparam \data_0_reg_5_1[31] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[10]  (
	.A(data_gpr_reg_Z[10]),
	.B(data_csr_reg_Z[10]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[10])
);
defparam \data_0_reg_5_1[10] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[13]  (
	.A(data_gpr_reg_Z[13]),
	.B(data_csr_reg_Z[13]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[13])
);
defparam \data_0_reg_5_1[13] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[3]  (
	.A(data_gpr_reg_Z[3]),
	.B(data_csr_reg_Z[3]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[3])
);
defparam \data_0_reg_5_1[3] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[16]  (
	.A(data_gpr_reg_Z[16]),
	.B(data_csr_reg_Z[16]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[16])
);
defparam \data_0_reg_5_1[16] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[9]  (
	.A(data_gpr_reg_Z[9]),
	.B(data_csr_reg_Z[9]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[9])
);
defparam \data_0_reg_5_1[9] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[28]  (
	.A(data_gpr_reg_Z[28]),
	.B(data_csr_reg_Z[28]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[28])
);
defparam \data_0_reg_5_1[28] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[15]  (
	.A(data_gpr_reg_Z[15]),
	.B(data_csr_reg_Z[15]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[15])
);
defparam \data_0_reg_5_1[15] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[24]  (
	.A(data_gpr_reg_Z[24]),
	.B(data_csr_reg_Z[24]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[24])
);
defparam \data_0_reg_5_1[24] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[30]  (
	.A(data_gpr_reg_Z[30]),
	.B(data_csr_reg_Z[30]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[30])
);
defparam \data_0_reg_5_1[30] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[18]  (
	.A(data_gpr_reg_Z[18]),
	.B(data_csr_reg_Z[18]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[18])
);
defparam \data_0_reg_5_1[18] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5_1[7]  (
	.A(data_gpr_reg_Z[7]),
	.B(data_csr_reg_Z[7]),
	.C(data_0_reg_5_ss0),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_1_Z[7])
);
defparam \data_0_reg_5_1[7] .INIT=16'h00CA;
// @38:14647
  CFG4 \data_0_reg_5[26]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[26]),
	.C(dmi_req_data[28]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[26])
);
defparam \data_0_reg_5[26] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[6]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[6]),
	.C(dmi_req_data[8]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[6])
);
defparam \data_0_reg_5[6] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[17]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[17]),
	.C(dmi_req_data[19]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[17])
);
defparam \data_0_reg_5[17] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[27]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[27]),
	.C(dmi_req_data[29]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[27])
);
defparam \data_0_reg_5[27] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[19]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[19]),
	.C(dmi_req_data[21]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[19])
);
defparam \data_0_reg_5[19] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[1]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[1]),
	.C(dmi_req_data[3]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[1])
);
defparam \data_0_reg_5[1] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[4]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[4]),
	.C(dmi_req_data[6]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[4])
);
defparam \data_0_reg_5[4] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[21]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[21]),
	.C(dmi_req_data[23]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[21])
);
defparam \data_0_reg_5[21] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[25]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[25]),
	.C(dmi_req_data[27]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[25])
);
defparam \data_0_reg_5[25] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[31]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[31]),
	.C(dmi_req_data[33]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[31])
);
defparam \data_0_reg_5[31] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[10]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[10]),
	.C(dmi_req_data[12]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[10])
);
defparam \data_0_reg_5[10] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[13]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[13]),
	.C(dmi_req_data[15]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[13])
);
defparam \data_0_reg_5[13] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[3]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[3]),
	.C(dmi_req_data[5]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[3])
);
defparam \data_0_reg_5[3] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[16]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[16]),
	.C(dmi_req_data[18]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[16])
);
defparam \data_0_reg_5[16] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[9]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[9]),
	.C(dmi_req_data[11]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[9])
);
defparam \data_0_reg_5[9] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[28]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[28]),
	.C(dmi_req_data[30]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[28])
);
defparam \data_0_reg_5[28] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[15]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[15]),
	.C(dmi_req_data[17]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[15])
);
defparam \data_0_reg_5[15] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[30]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[30]),
	.C(dmi_req_data[32]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[30])
);
defparam \data_0_reg_5[30] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[18]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[18]),
	.C(dmi_req_data[20]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[18])
);
defparam \data_0_reg_5[18] .INIT=16'hCCEC;
// @38:14647
  CFG4 \data_0_reg_5[7]  (
	.A(data_0_reg_5_sm0),
	.B(data_0_reg_5_1_Z[7]),
	.C(dmi_req_data[9]),
	.D(data_0_reg_5_ss0),
	.Y(data_0_reg_5_Z[7])
);
defparam \data_0_reg_5[7] .INIT=16'hCCEC;
// @38:13988
  miv_rv32_debug_sba miv_rv32_debug_sba_0 (
	.req_masked(req_masked[1:0]),
	.command_reg({command_reg_Z[31:24], N_2428, command_reg_Z[22:20], N_2427, N_2426, command_reg_Z[17:0]}),
	.dmi_resp_data({dmi_resp_data[33:2], N_2429, dmi_resp_data[0]}),
	.data_0_reg(data_0_reg_Z[31:0]),
	.cmderr_ff_4(cmderr_ff_4[2:0]),
	.debug_state_ns({debug_state_ns[5], N_2430, debug_state_ns[3:1]}),
	.debug_csr_addr_3_0(debug_csr_addr_3[2]),
	.dmi_req_data(dmi_req_data[40:0]),
	.debug_sysbus_req_rd_byte_en_net(debug_sysbus_req_rd_byte_en_net[3:0]),
	.debug_sysbus_req_wr_data_net_1(debug_sysbus_req_wr_data_net_1),
	.debug_sysbus_req_wr_data_net_2(debug_sysbus_req_wr_data_net_2),
	.debug_sysbus_req_wr_data_net_3(debug_sysbus_req_wr_data_net_3),
	.debug_sysbus_req_wr_data_net_4(debug_sysbus_req_wr_data_net_4),
	.debug_sysbus_req_wr_data_net_7(debug_sysbus_req_wr_data_net_7),
	.debug_sysbus_req_wr_data_net_12(debug_sysbus_req_wr_data_net_12),
	.debug_sysbus_req_wr_data_net_17(debug_sysbus_req_wr_data_net_17),
	.debug_sysbus_req_wr_data_net_18(debug_sysbus_req_wr_data_net_18),
	.debug_sysbus_req_wr_data_net_19(debug_sysbus_req_wr_data_net_19),
	.debug_sysbus_req_wr_data_net_21(debug_sysbus_req_wr_data_net_21),
	.debug_sysbus_req_wr_data_net_22(debug_sysbus_req_wr_data_net_22),
	.debug_sysbus_req_wr_data_net_23(debug_sysbus_req_wr_data_net_23),
	.debug_sysbus_req_wr_data_net_28(debug_sysbus_req_wr_data_net_28),
	.debug_sysbus_req_wr_data_net_0(debug_sysbus_req_wr_data_net_0),
	.debug_sysbus_req_wr_data_net_20(debug_sysbus_req_wr_data_net_20),
	.debug_sysbus_req_wr_data_net_6(debug_sysbus_req_wr_data_net_6),
	.debug_sysbus_req_wr_byte_en_net(debug_sysbus_req_wr_byte_en_net[3:0]),
	.debug_state(debug_state_Z[5:0]),
	.debug_sysbus_req_addr_net_2(debug_sysbus_req_addr_net_2),
	.debug_sysbus_req_addr_net_4(debug_sysbus_req_addr_net_4),
	.debug_sysbus_req_addr_net_5(debug_sysbus_req_addr_net_5),
	.debug_sysbus_req_addr_net_9(debug_sysbus_req_addr_net_9),
	.debug_sysbus_req_addr_net_30(debug_sysbus_req_addr_net_30),
	.debug_sysbus_req_addr_net_31(debug_sysbus_req_addr_net_31),
	.debug_sysbus_req_addr_net_29(debug_sysbus_req_addr_net_29),
	.debug_sysbus_req_addr_net_28(debug_sysbus_req_addr_net_28),
	.debug_sysbus_req_addr_net_0(debug_sysbus_req_addr_net_0),
	.debug_sysbus_req_addr_net_1(debug_sysbus_req_addr_net_1),
	.abstractcs_cmderr(abstractcs_cmderr_Z[2:0]),
	.hipri_req_ptr_0(hipri_req_ptr_0),
	.command_reg_state(command_reg_state_Z[5:0]),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.sba_req_wr_data_int_8(sba_req_wr_data_int_8),
	.sba_req_wr_data_int_2(sba_req_wr_data_int_2),
	.sba_req_wr_data_int_1(sba_req_wr_data_int_1),
	.sba_req_wr_data_int_0(sba_req_wr_data_int_0),
	.sba_req_wr_data_int_19(sba_req_wr_data_int_19),
	.sba_req_wr_data_int_18(sba_req_wr_data_int_18),
	.sba_req_wr_data_int_17(sba_req_wr_data_int_17),
	.sba_req_wr_data_int_16(sba_req_wr_data_int_16),
	.sba_req_wr_data_int_14(sba_req_wr_data_int_14),
	.sba_req_wr_data_int_13(sba_req_wr_data_int_13),
	.sba_req_wr_data_int_12(sba_req_wr_data_int_12),
	.sba_req_wr_data_int_11(sba_req_wr_data_int_11),
	.sba_req_wr_data_int_30(sba_req_wr_data_int_30),
	.sba_req_wr_data_int_29(sba_req_wr_data_int_29),
	.sba_req_wr_data_int_28(sba_req_wr_data_int_28),
	.sba_req_wr_data_int_27(sba_req_wr_data_int_27),
	.sba_req_addr_int(sba_req_addr_int[31:3]),
	.command_reg_state_4_1_fast_0(command_reg_state_4_1_fast[4]),
	.command_reg_state_4_fast(command_reg_state_4_fast[3:0]),
	.debug_gpr_addr_6_fast({debug_gpr_addr_6_fast[5:3], N_2431, debug_gpr_addr_6_fast[1:0]}),
	.debug_csr_addr_6_fast({debug_csr_addr_6_fast[11:3], N_2432, debug_csr_addr_6_fast[1:0]}),
	.N_1302(N_1302),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.cpu_d_req_ready_sig_3(cpu_d_req_ready_sig_3),
	.cpu_d_req_ready_sig_1(cpu_d_req_ready_sig_1),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.N_1007(N_1007),
	.N_78_i(N_78_i),
	.debug_gpr_addr_0_sqmuxa_i(debug_gpr_addr_0_sqmuxa_i),
	.debug_csr_rd_data_ready_1_sqmuxa_i(debug_csr_rd_data_ready_1_sqmuxa_i),
	.next_state20(next_state20),
	.access_reg_valid_1z(access_reg_valid),
	.debug_csr_rd_data_ready_3_1z(debug_csr_rd_data_ready_3),
	.un1_dmcontrol_ndmreset13_4_i(un1_dmcontrol_ndmreset13_4_i),
	.un1_clk_en_dm_1_i(un1_clk_en_dm_1_i),
	.cpu_debug_gpr_rd_en_net(cpu_debug_gpr_rd_en_net),
	.debug_csr_valid_1_sqmuxa_0_259_a2_1z(debug_csr_valid_1_sqmuxa_0_259_a2),
	.debug_csr_addr_0_sqmuxa_0_246_a2_1z(debug_csr_addr_0_sqmuxa_0_246_a2),
	.N_79_i(N_79_i),
	.data_0_reg_5_sm0(data_0_reg_5_sm0),
	.dmi_resp_valid_1z(dmi_resp_valid),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.abs_cmd_transfer_ff_3(abs_cmd_transfer_ff_3),
	.dmcontrol_ndmreset_4(dmcontrol_ndmreset_4),
	.dmcontrol_ackhavereset_4(dmcontrol_ackhavereset_4),
	.dmcontrol_haltreq_4(dmcontrol_haltreq_4),
	.dmcontrol_resumereq_4(dmcontrol_resumereq_4),
	.un1_dmcontrol_ndmreset13_2_i(un1_dmcontrol_ndmreset13_2_i),
	.N_55_i(N_55_i),
	.dmstatus_allany_havereset_3(dmstatus_allany_havereset_3),
	.dmcontrol_ackhavereset(dmcontrol_ackhavereset_Z),
	.dmstatus_allany_havereset(dmstatus_allany_havereset_Z),
	.debug_resume_req_3_1z(debug_resume_req_3),
	.dmi_req_ready_1z(dmi_req_ready),
	.empty_rd(empty_rd),
	.dmstatus_allany_resumeack_3(dmstatus_allany_resumeack_3),
	.cpu_debug_resume_ack_net(cpu_debug_resume_ack_net),
	.N_41(N_41),
	.abstractcs_cmderr_cmb_0_sqmuxa_1z(abstractcs_cmderr_cmb_0_sqmuxa),
	.havereset_skip_pwrup_4(havereset_skip_pwrup_4),
	.sba_req_wr_byte_en_1_1z(sba_req_wr_byte_en_1),
	.dmstatus_allany_halted_3(dmstatus_allany_halted_3),
	.dmstatus_allany_halted(dmstatus_allany_halted_Z),
	.debug_sys_reset(debug_sys_reset),
	.debug_sysbus_req_ready_0(debug_sysbus_req_ready_0),
	.sba_req_addr_1(sba_req_addr_1),
	.un1_debug_csr_rd_en(un1_debug_csr_rd_en),
	.abstractcs_busy(abstractcs_busy_Z),
	.cpu_debug_csr_op_rd_data_valid_net(cpu_debug_csr_op_rd_data_valid_net),
	.cpu_debug_gpr_op_rd_data_valid_net(cpu_debug_gpr_op_rd_data_valid_net),
	.debug_halt_req_3_1z(debug_halt_req_3),
	.dmcontrol_haltreq(dmcontrol_haltreq_Z),
	.cpu_debug_halt_ack_net(cpu_debug_halt_ack_net),
	.clk_en_dm_cmb_1z(clk_en_dm_cmb),
	.debug_trx_os_net(debug_trx_os_net),
	.abs_cmd_transfer_ff(abs_cmd_transfer_ff_Z),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.havereset_skip_pwrup(havereset_skip_pwrup_Z),
	.cpu_debug_halt_req_net(cpu_debug_halt_req_net),
	.un3_cpu_d_req_ready_sig_0(un3_cpu_d_req_ready_sig_0),
	.N_362_1(N_362_1),
	.N_362_2(N_362_2),
	.N_81_i(N_81_i),
	.next_state_sm0(next_state_sm0),
	.un1_dmcontrol_ndmreset13_i(un1_dmcontrol_ndmreset13_i),
	.dmcontrol_dmactive4_1z(dmcontrol_dmactive4),
	.dmstatus_allany_resumeack(dmstatus_allany_resumeack_Z),
	.dmcontrol_resumereq(dmcontrol_resumereq_Z),
	.data_0_reg_5_ss0_1z(data_0_reg_5_ss0),
	.cpu_debug_active_net(cpu_debug_active_net),
	.cpu_debug_csr_rd_en_net(cpu_debug_csr_rd_en_net),
	.N_84_i(N_84_i),
	.debug_sysbus_resp_ready_net(debug_sysbus_resp_ready_net),
	.debug_sysbus_req_valid_net(debug_sysbus_req_valid_net),
	.CLK(CLK),
	.dff_arst(dff_arst),
	.un1_next_state_0_sqmuxa_1z(un1_next_state_0_sqmuxa)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_debug_du */

module miv_rv32_subsys_debug_1s (
  cpu_debug_gpr_op_addr_net,
  cpu_debug_gpr_op_rd_data_net,
  cpu_debug_csr_op_rd_data_net,
  cpu_debug_csr_op_addr_net,
  cpu_debug_op_wr_data_net,
  req_masked,
  debug_sysbus_req_rd_byte_en_net,
  debug_sysbus_req_wr_data_net_1,
  debug_sysbus_req_wr_data_net_2,
  debug_sysbus_req_wr_data_net_3,
  debug_sysbus_req_wr_data_net_4,
  debug_sysbus_req_wr_data_net_7,
  debug_sysbus_req_wr_data_net_12,
  debug_sysbus_req_wr_data_net_17,
  debug_sysbus_req_wr_data_net_18,
  debug_sysbus_req_wr_data_net_19,
  debug_sysbus_req_wr_data_net_21,
  debug_sysbus_req_wr_data_net_22,
  debug_sysbus_req_wr_data_net_23,
  debug_sysbus_req_wr_data_net_28,
  debug_sysbus_req_wr_data_net_0,
  debug_sysbus_req_wr_data_net_20,
  debug_sysbus_req_wr_data_net_6,
  debug_sysbus_req_wr_byte_en_net,
  debug_sysbus_req_addr_net_2,
  debug_sysbus_req_addr_net_4,
  debug_sysbus_req_addr_net_5,
  debug_sysbus_req_addr_net_9,
  debug_sysbus_req_addr_net_30,
  debug_sysbus_req_addr_net_31,
  debug_sysbus_req_addr_net_29,
  debug_sysbus_req_addr_net_28,
  debug_sysbus_req_addr_net_0,
  debug_sysbus_req_addr_net_1,
  hipri_req_ptr_0,
  cpu_d_resp_rd_data_net,
  sba_req_wr_data_int_8,
  sba_req_wr_data_int_2,
  sba_req_wr_data_int_1,
  sba_req_wr_data_int_0,
  sba_req_wr_data_int_19,
  sba_req_wr_data_int_18,
  sba_req_wr_data_int_17,
  sba_req_wr_data_int_16,
  sba_req_wr_data_int_14,
  sba_req_wr_data_int_13,
  sba_req_wr_data_int_12,
  sba_req_wr_data_int_11,
  sba_req_wr_data_int_30,
  sba_req_wr_data_int_29,
  sba_req_wr_data_int_28,
  sba_req_wr_data_int_27,
  sba_req_addr_int,
  cpu_debug_active_net,
  cpu_debug_resume_req_net,
  cpu_debug_halt_req_net,
  debug_sys_reset,
  cpu_debug_csr_op_valid_net,
  cpu_debug_csr_wr_en_net,
  cpu_debug_gpr_op_valid_net,
  cpu_debug_gpr_wr_en_net,
  cpu_debug_csr_rd_en_net,
  cpu_debug_gpr_rd_en_net,
  N_1302,
  apb_d_req_ready_net,
  cpu_d_req_ready_sig_3,
  cpu_d_req_ready_sig_1,
  cpu_d_req_is_apb,
  ahb_d_req_ready_net,
  cpu_d_req_is_ahb,
  N_1007,
  cpu_d_resp_error_sig,
  cpu_debug_resume_ack_net,
  sba_req_wr_byte_en_1,
  debug_sysbus_req_ready_0,
  sba_req_addr_1,
  cpu_debug_csr_op_rd_data_valid_net,
  cpu_debug_gpr_op_rd_data_valid_net,
  cpu_debug_halt_ack_net,
  debug_trx_os_net,
  cpu_debug_mode_net,
  un3_cpu_d_req_ready_sig_0,
  N_362_1,
  N_362_2,
  debug_sysbus_resp_ready_net,
  debug_sysbus_req_valid_net,
  dff_arst,
  CLK,
  RESETN,
  delay_sel_arst34,
  JTAG_TCK,
  JTAG_TCK_i,
  JTAG_TDI,
  JTAG_TDO,
  JTAG_TMS
)
;
output [5:0] cpu_debug_gpr_op_addr_net ;
input [31:0] cpu_debug_gpr_op_rd_data_net ;
input [31:0] cpu_debug_csr_op_rd_data_net ;
output [11:0] cpu_debug_csr_op_addr_net ;
output [31:0] cpu_debug_op_wr_data_net ;
input [1:0] req_masked ;
output [3:0] debug_sysbus_req_rd_byte_en_net ;
output debug_sysbus_req_wr_data_net_1 ;
output debug_sysbus_req_wr_data_net_2 ;
output debug_sysbus_req_wr_data_net_3 ;
output debug_sysbus_req_wr_data_net_4 ;
output debug_sysbus_req_wr_data_net_7 ;
output debug_sysbus_req_wr_data_net_12 ;
output debug_sysbus_req_wr_data_net_17 ;
output debug_sysbus_req_wr_data_net_18 ;
output debug_sysbus_req_wr_data_net_19 ;
output debug_sysbus_req_wr_data_net_21 ;
output debug_sysbus_req_wr_data_net_22 ;
output debug_sysbus_req_wr_data_net_23 ;
output debug_sysbus_req_wr_data_net_28 ;
output debug_sysbus_req_wr_data_net_0 ;
output debug_sysbus_req_wr_data_net_20 ;
output debug_sysbus_req_wr_data_net_6 ;
output [3:0] debug_sysbus_req_wr_byte_en_net ;
output debug_sysbus_req_addr_net_2 ;
output debug_sysbus_req_addr_net_4 ;
output debug_sysbus_req_addr_net_5 ;
output debug_sysbus_req_addr_net_9 ;
output debug_sysbus_req_addr_net_30 ;
output debug_sysbus_req_addr_net_31 ;
output debug_sysbus_req_addr_net_29 ;
output debug_sysbus_req_addr_net_28 ;
output debug_sysbus_req_addr_net_0 ;
output debug_sysbus_req_addr_net_1 ;
input hipri_req_ptr_0 ;
input [31:0] cpu_d_resp_rd_data_net ;
output sba_req_wr_data_int_8 ;
output sba_req_wr_data_int_2 ;
output sba_req_wr_data_int_1 ;
output sba_req_wr_data_int_0 ;
output sba_req_wr_data_int_19 ;
output sba_req_wr_data_int_18 ;
output sba_req_wr_data_int_17 ;
output sba_req_wr_data_int_16 ;
output sba_req_wr_data_int_14 ;
output sba_req_wr_data_int_13 ;
output sba_req_wr_data_int_12 ;
output sba_req_wr_data_int_11 ;
output sba_req_wr_data_int_30 ;
output sba_req_wr_data_int_29 ;
output sba_req_wr_data_int_28 ;
output sba_req_wr_data_int_27 ;
output [31:3] sba_req_addr_int ;
output cpu_debug_active_net ;
output cpu_debug_resume_req_net ;
output cpu_debug_halt_req_net ;
output debug_sys_reset ;
output cpu_debug_csr_op_valid_net ;
output cpu_debug_csr_wr_en_net ;
output cpu_debug_gpr_op_valid_net ;
output cpu_debug_gpr_wr_en_net ;
output cpu_debug_csr_rd_en_net ;
output cpu_debug_gpr_rd_en_net ;
input N_1302 ;
input apb_d_req_ready_net ;
input cpu_d_req_ready_sig_3 ;
input cpu_d_req_ready_sig_1 ;
input cpu_d_req_is_apb ;
input ahb_d_req_ready_net ;
input cpu_d_req_is_ahb ;
input N_1007 ;
input cpu_d_resp_error_sig ;
input cpu_debug_resume_ack_net ;
output sba_req_wr_byte_en_1 ;
input debug_sysbus_req_ready_0 ;
output sba_req_addr_1 ;
input cpu_debug_csr_op_rd_data_valid_net ;
input cpu_debug_gpr_op_rd_data_valid_net ;
input cpu_debug_halt_ack_net ;
input debug_trx_os_net ;
input cpu_debug_mode_net ;
input un3_cpu_d_req_ready_sig_0 ;
input N_362_1 ;
input N_362_2 ;
output debug_sysbus_resp_ready_net ;
output debug_sysbus_req_valid_net ;
input dff_arst ;
input CLK ;
input RESETN ;
input delay_sel_arst34 ;
input JTAG_TCK ;
input JTAG_TCK_i ;
input JTAG_TDI ;
output JTAG_TDO ;
input JTAG_TMS ;
wire debug_sysbus_req_wr_data_net_1 ;
wire debug_sysbus_req_wr_data_net_2 ;
wire debug_sysbus_req_wr_data_net_3 ;
wire debug_sysbus_req_wr_data_net_4 ;
wire debug_sysbus_req_wr_data_net_7 ;
wire debug_sysbus_req_wr_data_net_12 ;
wire debug_sysbus_req_wr_data_net_17 ;
wire debug_sysbus_req_wr_data_net_18 ;
wire debug_sysbus_req_wr_data_net_19 ;
wire debug_sysbus_req_wr_data_net_21 ;
wire debug_sysbus_req_wr_data_net_22 ;
wire debug_sysbus_req_wr_data_net_23 ;
wire debug_sysbus_req_wr_data_net_28 ;
wire debug_sysbus_req_wr_data_net_0 ;
wire debug_sysbus_req_wr_data_net_20 ;
wire debug_sysbus_req_wr_data_net_6 ;
wire debug_sysbus_req_addr_net_2 ;
wire debug_sysbus_req_addr_net_4 ;
wire debug_sysbus_req_addr_net_5 ;
wire debug_sysbus_req_addr_net_9 ;
wire debug_sysbus_req_addr_net_30 ;
wire debug_sysbus_req_addr_net_31 ;
wire debug_sysbus_req_addr_net_29 ;
wire debug_sysbus_req_addr_net_28 ;
wire debug_sysbus_req_addr_net_0 ;
wire debug_sysbus_req_addr_net_1 ;
wire hipri_req_ptr_0 ;
wire sba_req_wr_data_int_8 ;
wire sba_req_wr_data_int_2 ;
wire sba_req_wr_data_int_1 ;
wire sba_req_wr_data_int_0 ;
wire sba_req_wr_data_int_19 ;
wire sba_req_wr_data_int_18 ;
wire sba_req_wr_data_int_17 ;
wire sba_req_wr_data_int_16 ;
wire sba_req_wr_data_int_14 ;
wire sba_req_wr_data_int_13 ;
wire sba_req_wr_data_int_12 ;
wire sba_req_wr_data_int_11 ;
wire sba_req_wr_data_int_30 ;
wire sba_req_wr_data_int_29 ;
wire sba_req_wr_data_int_28 ;
wire sba_req_wr_data_int_27 ;
wire cpu_debug_active_net ;
wire cpu_debug_resume_req_net ;
wire cpu_debug_halt_req_net ;
wire debug_sys_reset ;
wire cpu_debug_csr_op_valid_net ;
wire cpu_debug_csr_wr_en_net ;
wire cpu_debug_gpr_op_valid_net ;
wire cpu_debug_gpr_wr_en_net ;
wire cpu_debug_csr_rd_en_net ;
wire cpu_debug_gpr_rd_en_net ;
wire N_1302 ;
wire apb_d_req_ready_net ;
wire cpu_d_req_ready_sig_3 ;
wire cpu_d_req_ready_sig_1 ;
wire cpu_d_req_is_apb ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_is_ahb ;
wire N_1007 ;
wire cpu_d_resp_error_sig ;
wire cpu_debug_resume_ack_net ;
wire sba_req_wr_byte_en_1 ;
wire debug_sysbus_req_ready_0 ;
wire sba_req_addr_1 ;
wire cpu_debug_csr_op_rd_data_valid_net ;
wire cpu_debug_gpr_op_rd_data_valid_net ;
wire cpu_debug_halt_ack_net ;
wire debug_trx_os_net ;
wire cpu_debug_mode_net ;
wire un3_cpu_d_req_ready_sig_0 ;
wire N_362_1 ;
wire N_362_2 ;
wire debug_sysbus_resp_ready_net ;
wire debug_sysbus_req_valid_net ;
wire dff_arst ;
wire CLK ;
wire RESETN ;
wire delay_sel_arst34 ;
wire JTAG_TCK ;
wire JTAG_TCK_i ;
wire JTAG_TDI ;
wire JTAG_TDO ;
wire JTAG_TMS ;
wire [33:2] fifo_memory;
wire [40:0] dtm_req_data;
wire [0:0] dtm_resp_data;
wire [39:0] shiftDMI;
wire [8:8] currTapState;
wire [40:0] dmi_req_data;
wire [33:0] dmi_resp_data;
wire N_2413 ;
wire N_2414 ;
wire N_2415 ;
wire N_2416 ;
wire N_2417 ;
wire N_2418 ;
wire empty_rd ;
wire shiftDR21 ;
wire dtm_resp_ready ;
wire fifo_reset_arst_i ;
wire fifo_reset ;
wire N_2419 ;
wire N_2420 ;
wire N_2421 ;
wire N_2422 ;
wire N_2423 ;
wire N_2424 ;
wire dmi_req_ready ;
wire empty_rd_0 ;
wire N_2425 ;
wire dmi_resp_valid ;
wire N_2433 ;
wire GND ;
wire VCC ;
// @38:13572
  miv_rv32_debug_dtm_jtag_1s MIV_subsys_debug_transport_module_jtag_0 (
	.fifo_memory(fifo_memory[33:2]),
	.dtm_req_data({dtm_req_data[40], N_2418, N_2417, dtm_req_data[37:29], N_2416, dtm_req_data[27:21], N_2415, dtm_req_data[19:8], N_2414, dtm_req_data[6:4], N_2413, dtm_req_data[2:0]}),
	.dtm_resp_data_0(dtm_resp_data[0]),
	.shiftDMI_7(shiftDMI[7]),
	.shiftDMI_3(shiftDMI[3]),
	.shiftDMI_1(shiftDMI[1]),
	.shiftDMI_0(shiftDMI[0]),
	.shiftDMI_20(shiftDMI[20]),
	.shiftDMI_28(shiftDMI[28]),
	.shiftDMI_39(shiftDMI[39]),
	.shiftDMI_38(shiftDMI[38]),
	.currTapState_0(currTapState[8]),
	.JTAG_TMS(JTAG_TMS),
	.empty_rd(empty_rd),
	.JTAG_TDO(JTAG_TDO),
	.shiftDR21(shiftDR21),
	.JTAG_TDI(JTAG_TDI),
	.JTAG_TCK_i(JTAG_TCK_i),
	.JTAG_TCK(JTAG_TCK),
	.delay_sel_arst34(delay_sel_arst34),
	.dtm_resp_ready(dtm_resp_ready),
	.fifo_reset_arst_i(fifo_reset_arst_i),
	.fifo_reset(fifo_reset)
);
// @38:13602
  miv_rv32_debug_fifo_41s_1s_1s debug_req_fifo (
	.currTapState_0(currTapState[8]),
	.dmi_req_data(dmi_req_data[40:0]),
	.shiftDMI_3(shiftDMI[3]),
	.shiftDMI_7(shiftDMI[7]),
	.shiftDMI_20(shiftDMI[20]),
	.shiftDMI_28(shiftDMI[28]),
	.shiftDMI_39(shiftDMI[39]),
	.shiftDMI_38(shiftDMI[38]),
	.shiftDMI_0(shiftDMI[0]),
	.shiftDMI_1(shiftDMI[1]),
	.dtm_req_data({dtm_req_data[40], N_2424, N_2423, dtm_req_data[37:29], N_2422, dtm_req_data[27:21], N_2421, dtm_req_data[19:8], N_2420, dtm_req_data[6:4], N_2419, dtm_req_data[2:0]}),
	.dmi_req_ready(dmi_req_ready),
	.shiftDR21(shiftDR21),
	.fifo_reset(fifo_reset),
	.empty_rd_1z(empty_rd_0),
	.RESETN(RESETN),
	.CLK(CLK),
	.JTAG_TCK_i(JTAG_TCK_i),
	.fifo_reset_arst_i(fifo_reset_arst_i)
);
// @38:13623
  miv_rv32_debug_fifo_34s_1s_1s debug_resp_fifo (
	.dtm_resp_data_0(dtm_resp_data[0]),
	.fifo_memory(fifo_memory[33:2]),
	.dmi_resp_data({dmi_resp_data[33:2], N_2425, dmi_resp_data[0]}),
	.dmi_resp_valid(dmi_resp_valid),
	.RESETN(RESETN),
	.dtm_resp_ready(dtm_resp_ready),
	.empty_rd_1z(empty_rd),
	.fifo_reset(fifo_reset),
	.JTAG_TCK(JTAG_TCK),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @38:13641
  miv_rv32_debug_du miv_rv32_debug_du_0 (
	.sba_req_addr_int(sba_req_addr_int[31:3]),
	.sba_req_wr_data_int_8(sba_req_wr_data_int_8),
	.sba_req_wr_data_int_2(sba_req_wr_data_int_2),
	.sba_req_wr_data_int_1(sba_req_wr_data_int_1),
	.sba_req_wr_data_int_0(sba_req_wr_data_int_0),
	.sba_req_wr_data_int_19(sba_req_wr_data_int_19),
	.sba_req_wr_data_int_18(sba_req_wr_data_int_18),
	.sba_req_wr_data_int_17(sba_req_wr_data_int_17),
	.sba_req_wr_data_int_16(sba_req_wr_data_int_16),
	.sba_req_wr_data_int_14(sba_req_wr_data_int_14),
	.sba_req_wr_data_int_13(sba_req_wr_data_int_13),
	.sba_req_wr_data_int_12(sba_req_wr_data_int_12),
	.sba_req_wr_data_int_11(sba_req_wr_data_int_11),
	.sba_req_wr_data_int_30(sba_req_wr_data_int_30),
	.sba_req_wr_data_int_29(sba_req_wr_data_int_29),
	.sba_req_wr_data_int_28(sba_req_wr_data_int_28),
	.sba_req_wr_data_int_27(sba_req_wr_data_int_27),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.hipri_req_ptr_0(hipri_req_ptr_0),
	.debug_sysbus_req_addr_net_2(debug_sysbus_req_addr_net_2),
	.debug_sysbus_req_addr_net_4(debug_sysbus_req_addr_net_4),
	.debug_sysbus_req_addr_net_5(debug_sysbus_req_addr_net_5),
	.debug_sysbus_req_addr_net_9(debug_sysbus_req_addr_net_9),
	.debug_sysbus_req_addr_net_30(debug_sysbus_req_addr_net_30),
	.debug_sysbus_req_addr_net_31(debug_sysbus_req_addr_net_31),
	.debug_sysbus_req_addr_net_29(debug_sysbus_req_addr_net_29),
	.debug_sysbus_req_addr_net_28(debug_sysbus_req_addr_net_28),
	.debug_sysbus_req_addr_net_0(debug_sysbus_req_addr_net_0),
	.debug_sysbus_req_addr_net_1(debug_sysbus_req_addr_net_1),
	.debug_sysbus_req_wr_byte_en_net(debug_sysbus_req_wr_byte_en_net[3:0]),
	.debug_sysbus_req_wr_data_net_1(debug_sysbus_req_wr_data_net_1),
	.debug_sysbus_req_wr_data_net_2(debug_sysbus_req_wr_data_net_2),
	.debug_sysbus_req_wr_data_net_3(debug_sysbus_req_wr_data_net_3),
	.debug_sysbus_req_wr_data_net_4(debug_sysbus_req_wr_data_net_4),
	.debug_sysbus_req_wr_data_net_7(debug_sysbus_req_wr_data_net_7),
	.debug_sysbus_req_wr_data_net_12(debug_sysbus_req_wr_data_net_12),
	.debug_sysbus_req_wr_data_net_17(debug_sysbus_req_wr_data_net_17),
	.debug_sysbus_req_wr_data_net_18(debug_sysbus_req_wr_data_net_18),
	.debug_sysbus_req_wr_data_net_19(debug_sysbus_req_wr_data_net_19),
	.debug_sysbus_req_wr_data_net_21(debug_sysbus_req_wr_data_net_21),
	.debug_sysbus_req_wr_data_net_22(debug_sysbus_req_wr_data_net_22),
	.debug_sysbus_req_wr_data_net_23(debug_sysbus_req_wr_data_net_23),
	.debug_sysbus_req_wr_data_net_28(debug_sysbus_req_wr_data_net_28),
	.debug_sysbus_req_wr_data_net_0(debug_sysbus_req_wr_data_net_0),
	.debug_sysbus_req_wr_data_net_20(debug_sysbus_req_wr_data_net_20),
	.debug_sysbus_req_wr_data_net_6(debug_sysbus_req_wr_data_net_6),
	.debug_sysbus_req_rd_byte_en_net(debug_sysbus_req_rd_byte_en_net[3:0]),
	.dmi_req_data(dmi_req_data[40:0]),
	.dmi_resp_data({dmi_resp_data[33:2], N_2433, dmi_resp_data[0]}),
	.req_masked(req_masked[1:0]),
	.cpu_debug_op_wr_data_net(cpu_debug_op_wr_data_net[31:0]),
	.cpu_debug_csr_op_addr_net(cpu_debug_csr_op_addr_net[11:0]),
	.cpu_debug_csr_op_rd_data_net(cpu_debug_csr_op_rd_data_net[31:0]),
	.cpu_debug_gpr_op_rd_data_net(cpu_debug_gpr_op_rd_data_net[31:0]),
	.cpu_debug_gpr_op_addr_net(cpu_debug_gpr_op_addr_net[5:0]),
	.debug_sysbus_req_valid_net(debug_sysbus_req_valid_net),
	.debug_sysbus_resp_ready_net(debug_sysbus_resp_ready_net),
	.N_362_2(N_362_2),
	.N_362_1(N_362_1),
	.un3_cpu_d_req_ready_sig_0(un3_cpu_d_req_ready_sig_0),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.debug_trx_os_net(debug_trx_os_net),
	.cpu_debug_halt_ack_net(cpu_debug_halt_ack_net),
	.cpu_debug_gpr_op_rd_data_valid_net(cpu_debug_gpr_op_rd_data_valid_net),
	.cpu_debug_csr_op_rd_data_valid_net(cpu_debug_csr_op_rd_data_valid_net),
	.sba_req_addr_1(sba_req_addr_1),
	.debug_sysbus_req_ready_0(debug_sysbus_req_ready_0),
	.sba_req_wr_byte_en_1(sba_req_wr_byte_en_1),
	.cpu_debug_resume_ack_net(cpu_debug_resume_ack_net),
	.empty_rd(empty_rd_0),
	.dmi_req_ready(dmi_req_ready),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.dmi_resp_valid(dmi_resp_valid),
	.N_1007(N_1007),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.cpu_d_req_ready_sig_1(cpu_d_req_ready_sig_1),
	.cpu_d_req_ready_sig_3(cpu_d_req_ready_sig_3),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.N_1302(N_1302),
	.cpu_debug_gpr_rd_en_net(cpu_debug_gpr_rd_en_net),
	.cpu_debug_csr_rd_en_net(cpu_debug_csr_rd_en_net),
	.cpu_debug_gpr_wr_en_net(cpu_debug_gpr_wr_en_net),
	.cpu_debug_gpr_op_valid_net(cpu_debug_gpr_op_valid_net),
	.cpu_debug_csr_wr_en_net(cpu_debug_csr_wr_en_net),
	.cpu_debug_csr_op_valid_net(cpu_debug_csr_op_valid_net),
	.debug_sys_reset(debug_sys_reset),
	.cpu_debug_halt_req_net(cpu_debug_halt_req_net),
	.cpu_debug_resume_req_net(cpu_debug_resume_req_net),
	.CLK(CLK),
	.dff_arst(dff_arst),
	.cpu_debug_active_net(cpu_debug_active_net)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_debug_1s */

module miv_rv32_buffer_11s_2s_1s_1s (
  APB_PADDR,
  apb_paddr_1z,
  d_trx_resp_5,
  d_trx_resp_9,
  d_trx_resp_1,
  d_trx_resp_8,
  d_trx_resp_2,
  d_trx_resp_0,
  d_trx_resp_pkd_4,
  d_trx_resp_pkd_15,
  d_trx_resp_pkd_8,
  d_trx_resp_pkd_7,
  d_trx_resp_pkd_6,
  d_trx_resp_pkd_19,
  d_trx_resp_pkd_18,
  d_trx_resp_pkd_17,
  d_trx_resp_pkd_12,
  d_trx_resp_pkd_11,
  d_trx_resp_pkd_1,
  d_trx_resp_pkd_0,
  buff_rd_ptr_0,
  d_trx_resp_valid_pkd,
  cpu_d_req_valid_mux_1,
  N_1302,
  un1_cpu_d_req_accepted,
  N_1007,
  cpu_debug_mode_net,
  debug_sysbus_resp_ready_net,
  APB_PSEL,
  apb_psel_net,
  APB_PENABLE,
  N_1012_tz,
  apb_penable_net,
  N_1029,
  N_1047,
  un3_apb_int_sel_i_0_i2_i_a2_2_6,
  un3_apb_int_sel_i_0_i2_i_a2_2_7,
  un3_apb_int_sel_i_0_i2_i_a2_2_8,
  d_trx_resp_valid,
  subsys_resetn,
  d_trx_os_buff_ready,
  ram1_1,
  ram1_0,
  ram1_5,
  cpu_d_req_is_dummy_target,
  cpu_d_req_is_fence,
  cpu_d_req_type_1_sm0,
  ram0_1,
  cpu_d_req_type_1_ss0_i,
  ram0_0,
  cpu_d_req_is_apb,
  un1_cpu_d_req_is_subsys_cfg_i,
  cpu_d_req_is_ahb,
  ram0_5,
  cpu_d_req_is_tcm0,
  CLK
)
;
input [27:3] APB_PADDR ;
input [31:28] apb_paddr_1z ;
output d_trx_resp_5 ;
output d_trx_resp_9 ;
output d_trx_resp_1 ;
output d_trx_resp_8 ;
output d_trx_resp_2 ;
output d_trx_resp_0 ;
output d_trx_resp_pkd_4 ;
output d_trx_resp_pkd_15 ;
output d_trx_resp_pkd_8 ;
output d_trx_resp_pkd_7 ;
output d_trx_resp_pkd_6 ;
output d_trx_resp_pkd_19 ;
output d_trx_resp_pkd_18 ;
output d_trx_resp_pkd_17 ;
output d_trx_resp_pkd_12 ;
output d_trx_resp_pkd_11 ;
output d_trx_resp_pkd_1 ;
output d_trx_resp_pkd_0 ;
output buff_rd_ptr_0 ;
output [1:0] d_trx_resp_valid_pkd ;
input cpu_d_req_valid_mux_1 ;
input N_1302 ;
input un1_cpu_d_req_accepted ;
input N_1007 ;
input cpu_debug_mode_net ;
input debug_sysbus_resp_ready_net ;
output APB_PSEL ;
input apb_psel_net ;
output APB_PENABLE ;
input N_1012_tz ;
input apb_penable_net ;
output N_1029 ;
output N_1047 ;
output un3_apb_int_sel_i_0_i2_i_a2_2_6 ;
output un3_apb_int_sel_i_0_i2_i_a2_2_7 ;
output un3_apb_int_sel_i_0_i2_i_a2_2_8 ;
output d_trx_resp_valid ;
input subsys_resetn ;
output d_trx_os_buff_ready ;
output ram1_1 ;
output ram1_0 ;
output ram1_5 ;
input cpu_d_req_is_dummy_target ;
input cpu_d_req_is_fence ;
input cpu_d_req_type_1_sm0 ;
output ram0_1 ;
input cpu_d_req_type_1_ss0_i ;
output ram0_0 ;
input cpu_d_req_is_apb ;
input un1_cpu_d_req_is_subsys_cfg_i ;
input cpu_d_req_is_ahb ;
output ram0_5 ;
input cpu_d_req_is_tcm0 ;
input CLK ;
wire d_trx_resp_5 ;
wire d_trx_resp_9 ;
wire d_trx_resp_1 ;
wire d_trx_resp_8 ;
wire d_trx_resp_2 ;
wire d_trx_resp_0 ;
wire d_trx_resp_pkd_4 ;
wire d_trx_resp_pkd_15 ;
wire d_trx_resp_pkd_8 ;
wire d_trx_resp_pkd_7 ;
wire d_trx_resp_pkd_6 ;
wire d_trx_resp_pkd_19 ;
wire d_trx_resp_pkd_18 ;
wire d_trx_resp_pkd_17 ;
wire d_trx_resp_pkd_12 ;
wire d_trx_resp_pkd_11 ;
wire d_trx_resp_pkd_1 ;
wire d_trx_resp_pkd_0 ;
wire buff_rd_ptr_0 ;
wire cpu_d_req_valid_mux_1 ;
wire N_1302 ;
wire un1_cpu_d_req_accepted ;
wire N_1007 ;
wire cpu_debug_mode_net ;
wire debug_sysbus_resp_ready_net ;
wire APB_PSEL ;
wire apb_psel_net ;
wire APB_PENABLE ;
wire N_1012_tz ;
wire apb_penable_net ;
wire N_1029 ;
wire N_1047 ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_6 ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_7 ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_8 ;
wire d_trx_resp_valid ;
wire subsys_resetn ;
wire d_trx_os_buff_ready ;
wire ram1_1 ;
wire ram1_0 ;
wire ram1_5 ;
wire cpu_d_req_is_dummy_target ;
wire cpu_d_req_is_fence ;
wire cpu_d_req_type_1_sm0 ;
wire ram0_1 ;
wire cpu_d_req_type_1_ss0_i ;
wire ram0_0 ;
wire cpu_d_req_is_apb ;
wire un1_cpu_d_req_is_subsys_cfg_i ;
wire cpu_d_req_is_ahb ;
wire ram0_5 ;
wire cpu_d_req_is_tcm0 ;
wire CLK ;
wire [0:0] buff_wr_ptr_Z;
wire [1:1] buff_wr_strb_i_o2_Z;
wire [0:0] next_buff_valid_i_o3_Z;
wire [1:1] next_buff_valid_i_a2_Z;
wire ram0_4 ;
wire VCC ;
wire N_951_i ;
wire GND ;
wire ram0_6 ;
wire ram0_7 ;
wire ram1_7 ;
wire N_952_i ;
wire ram0_2 ;
wire ram0_3 ;
wire ram1_2 ;
wire ram1_3 ;
wire ram1_4 ;
wire ram1_6 ;
wire un3_next_buff_ready_i_0_Z ;
wire N_994_i ;
wire N_945_i ;
wire N_101_i ;
wire N_118_i ;
wire un3_apb_int_sel_i_0_i2_i_a2_1_0 ;
wire un3_apb_int_sel_i_0_i2_i_a2_1_11 ;
wire un3_apb_int_sel_i_0_i2_i_a2_1_4 ;
wire un3_apb_int_sel_i_0_i2_i_a2_1_9 ;
wire un3_apb_int_sel_i_0_i2_i_a2_1_13 ;
wire rd_data_Z ;
wire wr_data_Z ;
wire N_997 ;
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[4]  (
	.Q(ram0_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_tcm0),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[5]  (
	.Q(ram0_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_ahb),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[6]  (
	.Q(ram0_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_d_req_is_subsys_cfg_i),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[7]  (
	.Q(ram0_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_apb),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[7]  (
	.Q(ram1_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_apb),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_type_1_ss0_i),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]  (
	.Q(ram0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_type_1_sm0),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]  (
	.Q(ram0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_fence),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[3]  (
	.Q(ram0_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_dummy_target),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]  (
	.Q(ram1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_fence),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[3]  (
	.Q(ram1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_dummy_target),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[4]  (
	.Q(ram1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_tcm0),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[5]  (
	.Q(ram1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_ahb),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[6]  (
	.Q(ram1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_d_req_is_subsys_cfg_i),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_type_1_ss0_i),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]  (
	.Q(ram1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_type_1_sm0),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10075
  SLE buff_ready_reg (
	.Q(d_trx_os_buff_ready),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un3_next_buff_ready_i_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10059
  SLE \gen_buff_loop[1].buff_valid[1]  (
	.Q(d_trx_resp_valid_pkd[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_994_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10059
  SLE \gen_buff_loop[0].buff_valid[0]  (
	.Q(d_trx_resp_valid_pkd[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_945_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10009
  SLE \buff_rd_ptr[0]  (
	.Q(buff_rd_ptr_0),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_101_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10018
  SLE \buff_wr_ptr[0]  (
	.Q(buff_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_118_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[0].buff_data[0][6]  (
	.Q(d_trx_resp_pkd_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_tcm0),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[1].buff_data[1][6]  (
	.Q(d_trx_resp_pkd_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_tcm0),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[0].buff_data[0][10]  (
	.Q(d_trx_resp_pkd_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_apb),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[0].buff_data[0][9]  (
	.Q(d_trx_resp_pkd_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_d_req_is_subsys_cfg_i),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[0].buff_data[0][8]  (
	.Q(d_trx_resp_pkd_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_ahb),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[1].buff_data[1][10]  (
	.Q(d_trx_resp_pkd_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_apb),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[1].buff_data[1][9]  (
	.Q(d_trx_resp_pkd_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_d_req_is_subsys_cfg_i),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[1].buff_data[1][8]  (
	.Q(d_trx_resp_pkd_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_ahb),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[1].buff_data[1][3]  (
	.Q(d_trx_resp_pkd_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_dummy_target),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[1].buff_data[1][2]  (
	.Q(d_trx_resp_pkd_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_fence),
	.EN(N_952_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[0].buff_data[0][3]  (
	.Q(d_trx_resp_pkd_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_dummy_target),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[0].buff_data[0][2]  (
	.Q(d_trx_resp_pkd_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_fence),
	.EN(N_951_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:2180
  CFG2 \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_0  (
	.A(apb_paddr_1z[28]),
	.B(apb_paddr_1z[31]),
	.Y(un3_apb_int_sel_i_0_i2_i_a2_1_0)
);
defparam \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_0 .INIT=4'h1;
// @38:10047
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIQT9PH[4]  (
	.A(ram1_4),
	.B(ram0_4),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_5)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIQT9PH[4] .INIT=8'hAC;
// @38:10047
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNI04APH[7]  (
	.A(ram1_7),
	.B(ram0_7),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_9)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNI04APH[7] .INIT=8'hAC;
// @38:10047
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIMP9PH[2]  (
	.A(ram1_2),
	.B(ram0_2),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_1)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIMP9PH[2] .INIT=8'hAC;
// @38:10047
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIU1APH[6]  (
	.A(ram1_6),
	.B(ram0_6),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_8)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIU1APH[6] .INIT=8'hAC;
// @38:10047
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIOR9PH[3]  (
	.A(ram1_3),
	.B(ram0_3),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_2)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIOR9PH[3] .INIT=8'hAC;
// @38:10047
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIKN9PH[1]  (
	.A(ram1_1),
	.B(ram0_1),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_0)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIKN9PH[1] .INIT=8'hAC;
// @38:10071
  CFG3 valid_out (
	.A(d_trx_resp_valid_pkd[0]),
	.B(buff_rd_ptr_0),
	.C(d_trx_resp_valid_pkd[1]),
	.Y(d_trx_resp_valid)
);
defparam valid_out.INIT=8'hE2;
// @38:2180
  CFG4 \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_11  (
	.A(APB_PADDR[22]),
	.B(APB_PADDR[20]),
	.C(APB_PADDR[19]),
	.D(APB_PADDR[18]),
	.Y(un3_apb_int_sel_i_0_i2_i_a2_1_11)
);
defparam \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_11 .INIT=16'h0001;
// @38:2180
  CFG3 \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_4  (
	.A(apb_paddr_1z[30]),
	.B(apb_paddr_1z[29]),
	.C(APB_PADDR[25]),
	.Y(un3_apb_int_sel_i_0_i2_i_a2_1_4)
);
defparam \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_4 .INIT=8'h10;
// @38:2180
  CFG4 \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2_8  (
	.A(APB_PADDR[13]),
	.B(APB_PADDR[7]),
	.C(APB_PADDR[3]),
	.D(APB_PADDR[4]),
	.Y(un3_apb_int_sel_i_0_i2_i_a2_2_8)
);
defparam \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2_8 .INIT=16'h0001;
// @38:2180
  CFG4 \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2_7  (
	.A(APB_PADDR[14]),
	.B(APB_PADDR[11]),
	.C(APB_PADDR[9]),
	.D(APB_PADDR[8]),
	.Y(un3_apb_int_sel_i_0_i2_i_a2_2_7)
);
defparam \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2_7 .INIT=16'h0002;
// @38:2180
  CFG4 \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2_6  (
	.A(APB_PADDR[5]),
	.B(APB_PADDR[15]),
	.C(APB_PADDR[10]),
	.D(APB_PADDR[6]),
	.Y(un3_apb_int_sel_i_0_i2_i_a2_2_6)
);
defparam \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2_6 .INIT=16'h0001;
// @38:2180
  CFG4 \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_9  (
	.A(APB_PADDR[27]),
	.B(APB_PADDR[26]),
	.C(un3_apb_int_sel_i_0_i2_i_a2_1_0),
	.D(APB_PADDR[24]),
	.Y(un3_apb_int_sel_i_0_i2_i_a2_1_9)
);
defparam \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_9 .INIT=16'h0010;
// @38:2180
  CFG4 \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_13  (
	.A(APB_PADDR[16]),
	.B(un3_apb_int_sel_i_0_i2_i_a2_1_11),
	.C(un3_apb_int_sel_i_0_i2_i_a2_1_4),
	.D(APB_PADDR[17]),
	.Y(un3_apb_int_sel_i_0_i2_i_a2_1_13)
);
defparam \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_13 .INIT=16'h0040;
// @38:2180
  CFG3 \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2  (
	.A(un3_apb_int_sel_i_0_i2_i_a2_2_6),
	.B(un3_apb_int_sel_i_0_i2_i_a2_2_7),
	.C(un3_apb_int_sel_i_0_i2_i_a2_2_8),
	.Y(N_1047)
);
defparam \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2 .INIT=8'h80;
// @38:2180
  CFG4 \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1  (
	.A(APB_PADDR[21]),
	.B(un3_apb_int_sel_i_0_i2_i_a2_1_13),
	.C(APB_PADDR[23]),
	.D(un3_apb_int_sel_i_0_i2_i_a2_1_9),
	.Y(N_1029)
);
defparam \gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1 .INIT=16'h0400;
// @38:2177
  CFG3 apb_penable_0_a2 (
	.A(apb_penable_net),
	.B(N_1029),
	.C(N_1012_tz),
	.Y(APB_PENABLE)
);
defparam apb_penable_0_a2.INIT=8'h2A;
// @38:2176
  CFG3 apb_psel_0_a2 (
	.A(apb_psel_net),
	.B(N_1029),
	.C(N_1012_tz),
	.Y(APB_PSEL)
);
defparam apb_psel_0_a2.INIT=8'h2A;
// @38:10005
  CFG3 rd_data (
	.A(debug_sysbus_resp_ready_net),
	.B(cpu_debug_mode_net),
	.C(N_1007),
	.Y(rd_data_Z)
);
defparam rd_data.INIT=8'hB0;
// @38:10009
  CFG2 \buff_rd_ptr_0_0_x2[0]  (
	.A(rd_data_Z),
	.B(buff_rd_ptr_0),
	.Y(N_101_i)
);
defparam \buff_rd_ptr_0_0_x2[0] .INIT=4'h6;
// @38:10004
  CFG4 wr_data (
	.A(un1_cpu_d_req_accepted),
	.B(d_trx_os_buff_ready),
	.C(N_1302),
	.D(cpu_d_req_valid_mux_1),
	.Y(wr_data_Z)
);
defparam wr_data.INIT=16'h8000;
// @38:10018
  CFG2 \buff_wr_ptr_0_0_x2[0]  (
	.A(wr_data_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(N_118_i)
);
defparam \buff_wr_ptr_0_0_x2[0] .INIT=4'h6;
// @38:10037
  CFG2 \buff_wr_strb_i_o2[1]  (
	.A(wr_data_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(buff_wr_strb_i_o2_Z[1])
);
defparam \buff_wr_strb_i_o2[1] .INIT=4'h7;
// @38:10056
  CFG2 \next_buff_valid_i_o3[0]  (
	.A(wr_data_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(next_buff_valid_i_o3_Z[0])
);
defparam \next_buff_valid_i_o3[0] .INIT=4'hD;
// @38:10073
  CFG4 un3_next_buff_ready_i_a2 (
	.A(buff_rd_ptr_0),
	.B(buff_wr_ptr_Z[0]),
	.C(wr_data_Z),
	.D(rd_data_Z),
	.Y(N_997)
);
defparam un3_next_buff_ready_i_a2.INIT=16'h6F00;
// @38:10056
  CFG4 \next_buff_valid_i_a2[1]  (
	.A(rd_data_Z),
	.B(buff_wr_strb_i_o2_Z[1]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(buff_rd_ptr_0),
	.Y(next_buff_valid_i_a2_Z[1])
);
defparam \next_buff_valid_i_a2[1] .INIT=16'h8C0C;
  CFG2 wr_data_RNI2C789 (
	.A(wr_data_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(N_952_i)
);
defparam wr_data_RNI2C789.INIT=4'h8;
  CFG2 wr_data_RNI2C789_0 (
	.A(wr_data_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(N_951_i)
);
defparam wr_data_RNI2C789_0.INIT=4'h2;
// @38:10059
  CFG4 \gen_buff_loop[1].buff_valid_RNO[1]  (
	.A(rd_data_Z),
	.B(buff_wr_strb_i_o2_Z[1]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(buff_rd_ptr_0),
	.Y(N_994_i)
);
defparam \gen_buff_loop[1].buff_valid_RNO[1] .INIT=16'h73F3;
// @38:10073
  CFG4 un3_next_buff_ready_i_0 (
	.A(N_997),
	.B(next_buff_valid_i_a2_Z[1]),
	.C(d_trx_resp_valid_pkd[0]),
	.D(next_buff_valid_i_o3_Z[0]),
	.Y(un3_next_buff_ready_i_0_Z)
);
defparam un3_next_buff_ready_i_0.INIT=16'hEFEE;
// @38:10059
  CFG4 \gen_buff_loop[0].buff_valid_RNO[0]  (
	.A(rd_data_Z),
	.B(next_buff_valid_i_o3_Z[0]),
	.C(d_trx_resp_valid_pkd[0]),
	.D(buff_rd_ptr_0),
	.Y(N_945_i)
);
defparam \gen_buff_loop[0].buff_valid_RNO[0] .INIT=16'hF373;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_buffer_11s_2s_1s_1s */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s (
  ahb_d_req_wr_data_net_0,
  toggle_hart_soft_reset,
  write_subsys_hart_gpr_ded_reset,
  subsys_resetn,
  CLK,
  hart_soft_reset_net_i,
  hart_soft_reset_net
)
;
input ahb_d_req_wr_data_net_0 ;
input toggle_hart_soft_reset ;
input write_subsys_hart_gpr_ded_reset ;
input subsys_resetn ;
input CLK ;
output hart_soft_reset_net_i ;
output hart_soft_reset_net ;
wire ahb_d_req_wr_data_net_0 ;
wire toggle_hart_soft_reset ;
wire write_subsys_hart_gpr_ded_reset ;
wire subsys_resetn ;
wire CLK ;
wire hart_soft_reset_net_i ;
wire hart_soft_reset_net ;
wire [0:0] state_val_1;
wire VCC ;
wire GND ;
  CFG1 \gen_bit_reset.state_val_RNI0IGV7[0]  (
	.A(hart_soft_reset_net),
	.Y(hart_soft_reset_net_i)
);
defparam \gen_bit_reset.state_val_RNI0IGV7[0] .INIT=2'h1;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(hart_soft_reset_net),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(state_val_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @36:5705
  CFG4 \gen_bit_reset.state_val_1[0]  (
	.A(ahb_d_req_wr_data_net_0),
	.B(write_subsys_hart_gpr_ded_reset),
	.C(toggle_hart_soft_reset),
	.D(hart_soft_reset_net),
	.Y(state_val_1[0])
);
defparam \gen_bit_reset.state_val_1[0] .INIT=16'hB080;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_0 (
  ahb_d_req_wr_data_0,
  write_subsys_hart_gpr_ded_reset,
  subsys_resetn,
  wr_en_data_or_1z,
  CLK,
  hart_soft_irq_net
)
;
input ahb_d_req_wr_data_0 ;
input write_subsys_hart_gpr_ded_reset ;
input subsys_resetn ;
output wr_en_data_or_1z ;
input CLK ;
output hart_soft_irq_net ;
wire ahb_d_req_wr_data_0 ;
wire write_subsys_hart_gpr_ded_reset ;
wire subsys_resetn ;
wire wr_en_data_or_1z ;
wire CLK ;
wire hart_soft_irq_net ;
wire VCC ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(hart_soft_irq_net),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_d_req_wr_data_0),
	.EN(wr_en_data_or_1z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @36:5705
  CFG2 wr_en_data_or (
	.A(write_subsys_hart_gpr_ded_reset),
	.B(subsys_resetn),
	.Y(wr_en_data_or_1z)
);
defparam wr_en_data_or.INIT=4'hB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_1 (
  ahb_d_req_wr_data_0,
  subsys_resetn,
  wr_en_data_or,
  CLK,
  subsys_hart_gpr_ded_reset_reg
)
;
input ahb_d_req_wr_data_0 ;
input subsys_resetn ;
input wr_en_data_or ;
input CLK ;
output subsys_hart_gpr_ded_reset_reg ;
wire ahb_d_req_wr_data_0 ;
wire subsys_resetn ;
wire wr_en_data_or ;
wire CLK ;
wire subsys_hart_gpr_ded_reset_reg ;
wire VCC ;
wire GND ;
// @36:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(subsys_hart_gpr_ded_reset_reg),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_d_req_wr_data_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_1 */

module miv_rv32_buffer_7s_2s_1s_1s (
  req_buffer_resp_sel,
  req_buffer_reg_sel,
  subsys_cfg_d_resp_ready,
  subsys_cfg_d_resp_valid,
  subsys_cfg_d_req_valid,
  req_is_subsys_hart_soft_reg,
  ahb_d_req_read,
  CLK,
  subsys_resetn,
  subsys_cfg_d_req_ready
)
;
output [5:0] req_buffer_resp_sel ;
input [5:1] req_buffer_reg_sel ;
input subsys_cfg_d_resp_ready ;
output subsys_cfg_d_resp_valid ;
input subsys_cfg_d_req_valid ;
input req_is_subsys_hart_soft_reg ;
input ahb_d_req_read ;
input CLK ;
input subsys_resetn ;
output subsys_cfg_d_req_ready ;
wire subsys_cfg_d_resp_ready ;
wire subsys_cfg_d_resp_valid ;
wire subsys_cfg_d_req_valid ;
wire req_is_subsys_hart_soft_reg ;
wire ahb_d_req_read ;
wire CLK ;
wire subsys_resetn ;
wire subsys_cfg_d_req_ready ;
wire [1:0] buff_valid;
wire [1:0] next_buff_valid_Z;
wire [0:0] buff_rd_ptr_Z;
wire [0:0] buff_rd_ptr_0_0;
wire [0:0] buff_wr_ptr_Z;
wire [0:0] buff_wr_ptr_0_0;
wire [11:6] buff_data_0_0_R_DATA;
wire [1:1] buff_wr_strb_Z;
wire [0:0] buff_rd_strb_Z;
wire VCC ;
wire un5_next_buff_ready_i ;
wire GND ;
wire wr_data_Z ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire NC0 ;
// @38:10075
  SLE buff_ready_reg (
	.Q(subsys_cfg_d_req_ready),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un5_next_buff_ready_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10059
  SLE \gen_buff_loop[1].buff_valid[1]  (
	.Q(buff_valid[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(next_buff_valid_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10059
  SLE \gen_buff_loop[0].buff_valid[0]  (
	.Q(buff_valid[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(next_buff_valid_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10009
  SLE \buff_rd_ptr[0]  (
	.Q(buff_rd_ptr_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(buff_rd_ptr_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10018
  SLE \buff_wr_ptr[0]  (
	.Q(buff_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(buff_wr_ptr_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  RAM64x12 \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0  (
	.BUSY_FB(GND),
	.W_CLK(CLK),
	.W_ADDR({GND, GND, GND, GND, GND, buff_wr_ptr_Z[0]}),
	.W_EN(wr_data_Z),
	.W_DATA({GND, GND, GND, GND, GND, GND, req_buffer_reg_sel[5], req_is_subsys_hart_soft_reg, req_buffer_reg_sel[3:1], ahb_d_req_read}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, GND, GND, GND, buff_rd_ptr_Z[0]}),
	.R_DATA({buff_data_0_0_R_DATA[11:6], req_buffer_resp_sel[5:0]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .RAMINDEX="gen_buff_loop[0].buff_data[6:0]%2%6%SPEED%0%0%MICRO_RAM";
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT0=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT1=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT2=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT3=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT4=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT5=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT6=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT7=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT8=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT9=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT10=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT11=64'h0000000000000000;
// @38:10037
  CFG3 \buff_wr_strb[1]  (
	.A(subsys_cfg_d_req_valid),
	.B(subsys_cfg_d_req_ready),
	.C(buff_wr_ptr_Z[0]),
	.Y(buff_wr_strb_Z[1])
);
defparam \buff_wr_strb[1] .INIT=8'h80;
// @38:10071
  CFG3 valid_out (
	.A(buff_valid[1]),
	.B(buff_valid[0]),
	.C(buff_rd_ptr_Z[0]),
	.Y(subsys_cfg_d_resp_valid)
);
defparam valid_out.INIT=8'hAC;
// @38:10039
  CFG2 \buff_rd_strb[0]  (
	.A(subsys_cfg_d_resp_ready),
	.B(buff_rd_ptr_Z[0]),
	.Y(buff_rd_strb_Z[0])
);
defparam \buff_rd_strb[0] .INIT=4'h2;
// @38:10009
  CFG4 \buff_rd_ptr_0[0]  (
	.A(buff_valid[1]),
	.B(buff_valid[0]),
	.C(buff_rd_ptr_Z[0]),
	.D(subsys_cfg_d_resp_ready),
	.Y(buff_rd_ptr_0_0[0])
);
defparam \buff_rd_ptr_0[0] .INIT=16'h1EF0;
// @38:10004
  CFG2 wr_data (
	.A(subsys_cfg_d_req_valid),
	.B(subsys_cfg_d_req_ready),
	.Y(wr_data_Z)
);
defparam wr_data.INIT=4'h8;
// @38:10018
  CFG2 \buff_wr_ptr_0[0]  (
	.A(wr_data_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(buff_wr_ptr_0_0[0])
);
defparam \buff_wr_ptr_0[0] .INIT=4'h6;
// @38:10056
  CFG4 \next_buff_valid[1]  (
	.A(buff_rd_ptr_Z[0]),
	.B(buff_valid[1]),
	.C(buff_wr_strb_Z[1]),
	.D(subsys_cfg_d_resp_ready),
	.Y(next_buff_valid_Z[1])
);
defparam \next_buff_valid[1] .INIT=16'hF4FC;
// @38:10056
  CFG4 \next_buff_valid[0]  (
	.A(buff_rd_strb_Z[0]),
	.B(wr_data_Z),
	.C(buff_valid[0]),
	.D(buff_wr_ptr_Z[0]),
	.Y(next_buff_valid_Z[0])
);
defparam \next_buff_valid[0] .INIT=16'h50DC;
// @38:10075
  CFG2 buff_ready_reg_RNO (
	.A(next_buff_valid_Z[0]),
	.B(next_buff_valid_Z[1]),
	.Y(un5_next_buff_ready_i)
);
defparam buff_ready_reg_RNO.INIT=4'h7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_buffer_7s_2s_1s_1s */

module miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s (
  req_buffer_resp_sel,
  ahb_d_req_wr_data,
  ahb_d_req_wr_data_net_0,
  ahb_d_req_wr_byte_en_net_0,
  ahb_d_req_addr,
  cpu_d_req_addr_net_2,
  cpu_d_req_addr_net_0,
  ahb_d_req_addr_net_0,
  debug_sysbus_req_addr_net_2,
  debug_sysbus_req_addr_net_0,
  ahb_d_req_read,
  subsys_hart_gpr_ded_reset_reg,
  hart_soft_irq_net,
  hart_soft_reset_net,
  ahb_d_req_write,
  subsys_cfg_d_req_ready,
  subsys_cfg_d_req_valid,
  un17_cpu_d_req_is_apb_1,
  un25_cpu_d_req_is_apb_3,
  un25_cpu_d_req_is_apb_2,
  un17_cpu_d_req_is_apb_3,
  un17_cpu_d_req_is_apb_0,
  read_subsys_hart_soft_reg_1z,
  subsys_cfg_d_resp_ready,
  subsys_cfg_d_resp_valid,
  cpu_debug_mode_net,
  subsys_resetn,
  CLK
)
;
output [5:0] req_buffer_resp_sel ;
input [2:1] ahb_d_req_wr_data ;
input ahb_d_req_wr_data_net_0 ;
input ahb_d_req_wr_byte_en_net_0 ;
input [11:2] ahb_d_req_addr ;
input cpu_d_req_addr_net_2 ;
input cpu_d_req_addr_net_0 ;
input ahb_d_req_addr_net_0 ;
input debug_sysbus_req_addr_net_2 ;
input debug_sysbus_req_addr_net_0 ;
input ahb_d_req_read ;
output subsys_hart_gpr_ded_reset_reg ;
output hart_soft_irq_net ;
output hart_soft_reset_net ;
input ahb_d_req_write ;
output subsys_cfg_d_req_ready ;
input subsys_cfg_d_req_valid ;
input un17_cpu_d_req_is_apb_1 ;
input un25_cpu_d_req_is_apb_3 ;
input un25_cpu_d_req_is_apb_2 ;
input un17_cpu_d_req_is_apb_3 ;
input un17_cpu_d_req_is_apb_0 ;
output read_subsys_hart_soft_reg_1z ;
input subsys_cfg_d_resp_ready ;
output subsys_cfg_d_resp_valid ;
input cpu_debug_mode_net ;
input subsys_resetn ;
input CLK ;
wire ahb_d_req_wr_data_net_0 ;
wire ahb_d_req_wr_byte_en_net_0 ;
wire cpu_d_req_addr_net_2 ;
wire cpu_d_req_addr_net_0 ;
wire ahb_d_req_addr_net_0 ;
wire debug_sysbus_req_addr_net_2 ;
wire debug_sysbus_req_addr_net_0 ;
wire ahb_d_req_read ;
wire subsys_hart_gpr_ded_reset_reg ;
wire hart_soft_irq_net ;
wire hart_soft_reset_net ;
wire ahb_d_req_write ;
wire subsys_cfg_d_req_ready ;
wire subsys_cfg_d_req_valid ;
wire un17_cpu_d_req_is_apb_1 ;
wire un25_cpu_d_req_is_apb_3 ;
wire un25_cpu_d_req_is_apb_2 ;
wire un17_cpu_d_req_is_apb_3 ;
wire un17_cpu_d_req_is_apb_0 ;
wire read_subsys_hart_soft_reg_1z ;
wire subsys_cfg_d_resp_ready ;
wire subsys_cfg_d_resp_valid ;
wire cpu_debug_mode_net ;
wire subsys_resetn ;
wire CLK ;
wire [1:1] req_buffer_reg_sel_1_Z;
wire [1:1] req_buffer_reg_sel_0_Z;
wire [1:1] req_buffer_reg_sel_4_Z;
wire [3:1] req_buffer_reg_sel_2_Z;
wire [5:5] req_buffer_reg_sel_5_Z;
wire [1:1] req_buffer_reg_sel_2_0_Z;
wire [5:5] req_buffer_reg_sel_6_Z;
wire [5:1] req_buffer_reg_sel_Z;
wire toggle_hart_soft_reset_Z ;
wire VCC ;
wire hart_soft_reset_net_i ;
wire GND ;
wire req_is_subsys_hart_soft_reg_2_Z ;
wire req_is_subsys_hart_soft_reg_Z ;
wire write_subsys_hart_gpr_ded_reset_Z ;
wire wr_en_data_or ;
wire N_2435 ;
// @38:5131
  SLE toggle_hart_soft_reset (
	.Q(toggle_hart_soft_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(hart_soft_reset_net_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:4639
  CFG4 \req_buffer_reg_sel_1[1]  (
	.A(cpu_d_req_addr_net_2),
	.B(ahb_d_req_addr[3]),
	.C(cpu_debug_mode_net),
	.D(debug_sysbus_req_addr_net_2),
	.Y(req_buffer_reg_sel_1_Z[1])
);
defparam \req_buffer_reg_sel_1[1] .INIT=16'h0131;
// @38:5118
  CFG4 read_subsys_hart_soft_reg (
	.A(req_buffer_resp_sel[4]),
	.B(subsys_cfg_d_resp_valid),
	.C(subsys_cfg_d_resp_ready),
	.D(req_buffer_resp_sel[0]),
	.Y(read_subsys_hart_soft_reg_1z)
);
defparam read_subsys_hart_soft_reg.INIT=16'h8000;
// @38:4639
  CFG4 \req_buffer_reg_sel_0[1]  (
	.A(debug_sysbus_req_addr_net_0),
	.B(ahb_d_req_addr_net_0),
	.C(cpu_debug_mode_net),
	.D(cpu_d_req_addr_net_0),
	.Y(req_buffer_reg_sel_0_Z[1])
);
defparam \req_buffer_reg_sel_0[1] .INIT=16'h1013;
// @38:4639
  CFG2 \req_buffer_reg_sel_4[1]  (
	.A(ahb_d_req_addr[5]),
	.B(ahb_d_req_addr[6]),
	.Y(req_buffer_reg_sel_4_Z[1])
);
defparam \req_buffer_reg_sel_4[1] .INIT=4'h1;
// @38:4885
  CFG4 \req_buffer_reg_sel_2[3]  (
	.A(ahb_d_req_addr[3]),
	.B(ahb_d_req_addr[4]),
	.C(req_buffer_reg_sel_0_Z[1]),
	.D(req_buffer_reg_sel_4_Z[1]),
	.Y(req_buffer_reg_sel_2_Z[3])
);
defparam \req_buffer_reg_sel_2[3] .INIT=16'h4000;
// @38:5304
  CFG3 \req_buffer_reg_sel_5[5]  (
	.A(un17_cpu_d_req_is_apb_0),
	.B(ahb_d_req_addr[11]),
	.C(un17_cpu_d_req_is_apb_3),
	.Y(req_buffer_reg_sel_5_Z[5])
);
defparam \req_buffer_reg_sel_5[5] .INIT=8'h80;
// @38:5117
  CFG4 req_is_subsys_hart_soft_reg_2 (
	.A(ahb_d_req_addr[4]),
	.B(req_buffer_reg_sel_1_Z[1]),
	.C(ahb_d_req_addr[6]),
	.D(ahb_d_req_addr[5]),
	.Y(req_is_subsys_hart_soft_reg_2_Z)
);
defparam req_is_subsys_hart_soft_reg_2.INIT=16'h0400;
// @38:4639
  CFG4 \req_buffer_reg_sel_2[1]  (
	.A(ahb_d_req_addr[4]),
	.B(req_buffer_reg_sel_1_Z[1]),
	.C(req_buffer_reg_sel_0_Z[1]),
	.D(req_buffer_reg_sel_4_Z[1]),
	.Y(req_buffer_reg_sel_2_Z[1])
);
defparam \req_buffer_reg_sel_2[1] .INIT=16'h4000;
// @38:4704
  CFG4 \req_buffer_reg_sel_2[2]  (
	.A(ahb_d_req_addr[4]),
	.B(req_buffer_reg_sel_1_Z[1]),
	.C(req_buffer_reg_sel_0_Z[1]),
	.D(req_buffer_reg_sel_4_Z[1]),
	.Y(req_buffer_reg_sel_2_Z[2])
);
defparam \req_buffer_reg_sel_2[2] .INIT=16'h8000;
// @38:4639
  CFG3 \req_buffer_reg_sel_2_0[1]  (
	.A(ahb_d_req_addr[11]),
	.B(un25_cpu_d_req_is_apb_2),
	.C(un25_cpu_d_req_is_apb_3),
	.Y(req_buffer_reg_sel_2_0_Z[1])
);
defparam \req_buffer_reg_sel_2_0[1] .INIT=8'h40;
// @38:5304
  CFG4 \req_buffer_reg_sel_6[5]  (
	.A(ahb_d_req_addr[10]),
	.B(un17_cpu_d_req_is_apb_1),
	.C(ahb_d_req_addr[9]),
	.D(req_buffer_reg_sel_5_Z[5]),
	.Y(req_buffer_reg_sel_6_Z[5])
);
defparam \req_buffer_reg_sel_6[5] .INIT=16'h4000;
// @38:4704
  CFG3 \req_buffer_reg_sel[2]  (
	.A(req_buffer_reg_sel_2_0_Z[1]),
	.B(req_buffer_reg_sel_2_Z[2]),
	.C(subsys_cfg_d_req_valid),
	.Y(req_buffer_reg_sel_Z[2])
);
defparam \req_buffer_reg_sel[2] .INIT=8'h80;
// @38:4639
  CFG3 \req_buffer_reg_sel[1]  (
	.A(req_buffer_reg_sel_2_0_Z[1]),
	.B(req_buffer_reg_sel_2_Z[1]),
	.C(subsys_cfg_d_req_valid),
	.Y(req_buffer_reg_sel_Z[1])
);
defparam \req_buffer_reg_sel[1] .INIT=8'h80;
// @38:5117
  CFG4 req_is_subsys_hart_soft_reg (
	.A(req_is_subsys_hart_soft_reg_2_Z),
	.B(req_buffer_reg_sel_0_Z[1]),
	.C(subsys_cfg_d_req_valid),
	.D(req_buffer_reg_sel_2_0_Z[1]),
	.Y(req_is_subsys_hart_soft_reg_Z)
);
defparam req_is_subsys_hart_soft_reg.INIT=16'h8000;
// @38:5304
  CFG4 \req_buffer_reg_sel[5]  (
	.A(req_buffer_reg_sel_0_Z[1]),
	.B(ahb_d_req_addr[2]),
	.C(subsys_cfg_d_req_valid),
	.D(req_buffer_reg_sel_6_Z[5]),
	.Y(req_buffer_reg_sel_Z[5])
);
defparam \req_buffer_reg_sel[5] .INIT=16'h8000;
// @38:4885
  CFG4 \req_buffer_reg_sel[3]  (
	.A(req_buffer_reg_sel_2_Z[3]),
	.B(subsys_cfg_d_req_valid),
	.C(ahb_d_req_addr[2]),
	.D(req_buffer_reg_sel_2_0_Z[1]),
	.Y(req_buffer_reg_sel_Z[3])
);
defparam \req_buffer_reg_sel[3] .INIT=16'h8000;
// @38:5123
  CFG4 write_subsys_hart_gpr_ded_reset (
	.A(ahb_d_req_wr_byte_en_net_0),
	.B(req_is_subsys_hart_soft_reg_Z),
	.C(subsys_cfg_d_req_ready),
	.D(ahb_d_req_write),
	.Y(write_subsys_hart_gpr_ded_reset_Z)
);
defparam write_subsys_hart_gpr_ded_reset.INIT=16'h8000;
// @38:5167
  miv_rv32_csr_gpr_state_reg_1s_1s_0s u_subsys_hart_soft_reset_reg (
	.ahb_d_req_wr_data_net_0(ahb_d_req_wr_data_net_0),
	.toggle_hart_soft_reset(toggle_hart_soft_reset_Z),
	.write_subsys_hart_gpr_ded_reset(write_subsys_hart_gpr_ded_reset_Z),
	.subsys_resetn(subsys_resetn),
	.CLK(CLK),
	.hart_soft_reset_net_i(hart_soft_reset_net_i),
	.hart_soft_reset_net(hart_soft_reset_net)
);
// @38:5192
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_0 u_subsys_hart_soft_irq_reg (
	.ahb_d_req_wr_data_0(ahb_d_req_wr_data[1]),
	.write_subsys_hart_gpr_ded_reset(write_subsys_hart_gpr_ded_reset_Z),
	.subsys_resetn(subsys_resetn),
	.wr_en_data_or_1z(wr_en_data_or),
	.CLK(CLK),
	.hart_soft_irq_net(hart_soft_irq_net)
);
// @38:5217
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_1 u_subsys_hart_gpr_ded_reset_reg (
	.ahb_d_req_wr_data_0(ahb_d_req_wr_data[2]),
	.subsys_resetn(subsys_resetn),
	.wr_en_data_or(wr_en_data_or),
	.CLK(CLK),
	.subsys_hart_gpr_ded_reset_reg(subsys_hart_gpr_ded_reset_reg)
);
// @38:5359
  miv_rv32_buffer_7s_2s_1s_1s u_req_buffer (
	.req_buffer_resp_sel(req_buffer_resp_sel[5:0]),
	.req_buffer_reg_sel({req_buffer_reg_sel_Z[5], N_2435, req_buffer_reg_sel_Z[3:1]}),
	.subsys_cfg_d_resp_ready(subsys_cfg_d_resp_ready),
	.subsys_cfg_d_resp_valid(subsys_cfg_d_resp_valid),
	.subsys_cfg_d_req_valid(subsys_cfg_d_req_valid),
	.req_is_subsys_hart_soft_reg(req_is_subsys_hart_soft_reg_Z),
	.ahb_d_req_read(ahb_d_req_read),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn),
	.subsys_cfg_d_req_ready(subsys_cfg_d_req_ready)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s */

module miv_rv32_buffer_6s_2s_1s_1s (
  i_trx_resp_4,
  i_trx_resp_5,
  i_trx_resp_2,
  i_trx_resp_0,
  i_trx_resp_pkd_0,
  i_trx_resp_pkd_2,
  i_trx_resp_pkd_6,
  i_trx_resp_pkd_8,
  i_trx_resp_pkd_5,
  i_trx_resp_pkd_4,
  i_trx_resp_pkd_11,
  i_trx_resp_pkd_10,
  i_trx_resp_valid_pkd,
  ifu_emi_req_accepted,
  cpu_i_resp_valid_sel,
  i_trx_resp_valid,
  subsys_resetn,
  i_trx_os_buff_ready,
  un1_cpu_i_req_is_apb_1_i,
  cpu_i_req_is_apb,
  un1_N_3_mux_0,
  un1_cpu_i_req_is_tcm0_i,
  CLK
)
;
output i_trx_resp_4 ;
output i_trx_resp_5 ;
output i_trx_resp_2 ;
output i_trx_resp_0 ;
output i_trx_resp_pkd_0 ;
output i_trx_resp_pkd_2 ;
output i_trx_resp_pkd_6 ;
output i_trx_resp_pkd_8 ;
output i_trx_resp_pkd_5 ;
output i_trx_resp_pkd_4 ;
output i_trx_resp_pkd_11 ;
output i_trx_resp_pkd_10 ;
output [1:0] i_trx_resp_valid_pkd ;
input ifu_emi_req_accepted ;
input cpu_i_resp_valid_sel ;
output i_trx_resp_valid ;
input subsys_resetn ;
output i_trx_os_buff_ready ;
input un1_cpu_i_req_is_apb_1_i ;
input cpu_i_req_is_apb ;
input un1_N_3_mux_0 ;
input un1_cpu_i_req_is_tcm0_i ;
input CLK ;
wire i_trx_resp_4 ;
wire i_trx_resp_5 ;
wire i_trx_resp_2 ;
wire i_trx_resp_0 ;
wire i_trx_resp_pkd_0 ;
wire i_trx_resp_pkd_2 ;
wire i_trx_resp_pkd_6 ;
wire i_trx_resp_pkd_8 ;
wire i_trx_resp_pkd_5 ;
wire i_trx_resp_pkd_4 ;
wire i_trx_resp_pkd_11 ;
wire i_trx_resp_pkd_10 ;
wire ifu_emi_req_accepted ;
wire cpu_i_resp_valid_sel ;
wire i_trx_resp_valid ;
wire subsys_resetn ;
wire i_trx_os_buff_ready ;
wire un1_cpu_i_req_is_apb_1_i ;
wire cpu_i_req_is_apb ;
wire un1_N_3_mux_0 ;
wire un1_cpu_i_req_is_tcm0_i ;
wire CLK ;
wire [1:0] buff_wr_strb;
wire [1:0] next_buff_valid_Z;
wire [0:0] buff_wr_ptr_Z;
wire [0:0] buff_rd_ptr_Z;
wire [0:0] buff_rd_ptr_0_1;
wire ram0_1 ;
wire VCC ;
wire GND ;
wire ram0_2 ;
wire ram0_3 ;
wire ram1_0 ;
wire ram1_1 ;
wire ram1_2 ;
wire ram1_3 ;
wire ram0_0 ;
wire un1_next_buff_ready_i ;
wire N_105_i_i ;
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]  (
	.Q(ram0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_i_req_is_tcm0_i),
	.EN(buff_wr_strb[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]  (
	.Q(ram0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_N_3_mux_0),
	.EN(buff_wr_strb[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[3]  (
	.Q(ram0_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_apb),
	.EN(buff_wr_strb[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_i_req_is_apb_1_i),
	.EN(buff_wr_strb[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]  (
	.Q(ram1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_i_req_is_tcm0_i),
	.EN(buff_wr_strb[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]  (
	.Q(ram1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_N_3_mux_0),
	.EN(buff_wr_strb[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[3]  (
	.Q(ram1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_apb),
	.EN(buff_wr_strb[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_i_req_is_apb_1_i),
	.EN(buff_wr_strb[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10075
  SLE buff_ready_reg (
	.Q(i_trx_os_buff_ready),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un1_next_buff_ready_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10059
  SLE \gen_buff_loop[1].buff_valid[1]  (
	.Q(i_trx_resp_valid_pkd[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(next_buff_valid_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10059
  SLE \gen_buff_loop[0].buff_valid[0]  (
	.Q(i_trx_resp_valid_pkd[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(next_buff_valid_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10018
  SLE \buff_wr_ptr[0]  (
	.Q(buff_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_105_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[0].buff_data[0][0]  (
	.Q(i_trx_resp_pkd_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_i_req_is_apb_1_i),
	.EN(buff_wr_strb[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[0].buff_data[0][2]  (
	.Q(i_trx_resp_pkd_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_i_req_is_tcm0_i),
	.EN(buff_wr_strb[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[1].buff_data[1][0]  (
	.Q(i_trx_resp_pkd_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_i_req_is_apb_1_i),
	.EN(buff_wr_strb[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[1].buff_data[1][2]  (
	.Q(i_trx_resp_pkd_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_cpu_i_req_is_tcm0_i),
	.EN(buff_wr_strb[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10009
  SLE \buff_rd_ptr[0]  (
	.Q(buff_rd_ptr_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(buff_rd_ptr_0_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[0].buff_data[0][5]  (
	.Q(i_trx_resp_pkd_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_apb),
	.EN(buff_wr_strb[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[0].buff_data[0][4]  (
	.Q(i_trx_resp_pkd_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_N_3_mux_0),
	.EN(buff_wr_strb[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[1].buff_data[1][5]  (
	.Q(i_trx_resp_pkd_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_apb),
	.EN(buff_wr_strb[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  SLE \gen_buff_loop[1].buff_data[1][4]  (
	.Q(i_trx_resp_pkd_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(un1_N_3_mux_0),
	.EN(buff_wr_strb[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10047
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIF5DND[2]  (
	.A(ram1_2),
	.B(ram0_2),
	.C(buff_rd_ptr_Z[0]),
	.Y(i_trx_resp_4)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIF5DND[2] .INIT=8'hAC;
// @38:10047
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIH7DND[3]  (
	.A(ram1_3),
	.B(ram0_3),
	.C(buff_rd_ptr_Z[0]),
	.Y(i_trx_resp_5)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIH7DND[3] .INIT=8'hAC;
// @38:10047
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNID3DND[1]  (
	.A(ram1_1),
	.B(ram0_1),
	.C(buff_rd_ptr_Z[0]),
	.Y(i_trx_resp_2)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNID3DND[1] .INIT=8'hAC;
// @38:10047
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIB1DND[0]  (
	.A(ram1_0),
	.B(ram0_0),
	.C(buff_rd_ptr_Z[0]),
	.Y(i_trx_resp_0)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIB1DND[0] .INIT=8'hAC;
// @38:10071
  CFG3 valid_out (
	.A(i_trx_resp_valid_pkd[0]),
	.B(buff_rd_ptr_Z[0]),
	.C(i_trx_resp_valid_pkd[1]),
	.Y(i_trx_resp_valid)
);
defparam valid_out.INIT=8'hE2;
// @38:10009
  CFG4 \buff_rd_ptr_0[0]  (
	.A(buff_rd_ptr_Z[0]),
	.B(cpu_i_resp_valid_sel),
	.C(i_trx_resp_valid_pkd[1]),
	.D(i_trx_resp_valid_pkd[0]),
	.Y(buff_rd_ptr_0_1[0])
);
defparam \buff_rd_ptr_0[0] .INIT=16'h666A;
// @38:10037
  CFG2 \buff_wr_strb_0_a2[0]  (
	.A(ifu_emi_req_accepted),
	.B(buff_wr_ptr_Z[0]),
	.Y(buff_wr_strb[0])
);
defparam \buff_wr_strb_0_a2[0] .INIT=4'h2;
// @38:10037
  CFG2 \buff_wr_strb_0_a2[1]  (
	.A(ifu_emi_req_accepted),
	.B(buff_wr_ptr_Z[0]),
	.Y(buff_wr_strb[1])
);
defparam \buff_wr_strb_0_a2[1] .INIT=4'h8;
// @38:10056
  CFG4 \next_buff_valid[1]  (
	.A(cpu_i_resp_valid_sel),
	.B(buff_wr_strb[1]),
	.C(i_trx_resp_valid_pkd[1]),
	.D(buff_rd_ptr_Z[0]),
	.Y(next_buff_valid_Z[1])
);
defparam \next_buff_valid[1] .INIT=16'hDCFC;
// @38:10056
  CFG4 \next_buff_valid[0]  (
	.A(cpu_i_resp_valid_sel),
	.B(buff_wr_strb[0]),
	.C(i_trx_resp_valid_pkd[0]),
	.D(buff_rd_ptr_Z[0]),
	.Y(next_buff_valid_Z[0])
);
defparam \next_buff_valid[0] .INIT=16'hFCDC;
// @38:10018
  CFG2 \buff_wr_ptr_RNO[0]  (
	.A(ifu_emi_req_accepted),
	.B(buff_wr_ptr_Z[0]),
	.Y(N_105_i_i)
);
defparam \buff_wr_ptr_RNO[0] .INIT=4'h6;
// @38:10075
  CFG2 buff_ready_reg_RNO (
	.A(next_buff_valid_Z[0]),
	.B(next_buff_valid_Z[1]),
	.Y(un1_next_buff_ready_i)
);
defparam buff_ready_reg_RNO.INIT=4'h7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_buffer_6s_2s_1s_1s */

module miv_rv32_subsys_interconnect_Z10 (
  i_trx_resp_pkd_0,
  debug_sysbus_req_addr_net_2,
  debug_sysbus_req_addr_net_1,
  debug_sysbus_req_addr_net_28,
  debug_sysbus_req_addr_net_5,
  debug_sysbus_req_addr_net_4,
  debug_sysbus_req_addr_net_30,
  debug_sysbus_req_addr_net_9,
  debug_sysbus_req_addr_net_29,
  debug_sysbus_req_addr_net_31,
  debug_sysbus_req_addr_net_0,
  cpu_d_req_addr_net,
  apb_paddr,
  APB_PADDR_1z,
  ahb_d_req_wr_byte_en_net,
  cpu_d_req_wr_byte_en_net_2_2,
  cpu_d_req_wr_byte_en_net_2_0,
  req_masked_0,
  cpu_d_req_wr_byte_en_net_1_0,
  lsu_emi_req_rd_byte_en_iv_0,
  lsu_emi_req_rd_byte_en_2_m_0,
  lsu_emi_req_rd_byte_en_3_m_0,
  lsu_emi_req_rd_byte_en_2_0,
  cpu_d_resp_rd_data_net,
  debug_sysbus_req_rd_byte_en_net,
  debug_sysbus_req_wr_byte_en_net,
  cpu_d_req_wr_byte_en_net_0,
  ahb_d_req_wr_data_net,
  cpu_d_req_wr_data_net,
  debug_sysbus_req_wr_data_net_2,
  debug_sysbus_req_wr_data_net_3,
  debug_sysbus_req_wr_data_net_4,
  debug_sysbus_req_wr_data_net_17,
  debug_sysbus_req_wr_data_net_18,
  debug_sysbus_req_wr_data_net_19,
  debug_sysbus_req_wr_data_net_21,
  debug_sysbus_req_wr_data_net_22,
  debug_sysbus_req_wr_data_net_23,
  debug_sysbus_req_wr_data_net_28,
  debug_sysbus_req_wr_data_net_1,
  debug_sysbus_req_wr_data_net_7,
  debug_sysbus_req_wr_data_net_12,
  debug_sysbus_req_wr_data_net_0,
  debug_sysbus_req_wr_data_net_20,
  debug_sysbus_req_wr_data_net_6,
  sba_req_wr_data_int_1,
  sba_req_wr_data_int_2,
  sba_req_wr_data_int_0,
  sba_req_wr_data_int_30,
  sba_req_wr_data_int_8,
  sba_req_wr_data_int_12,
  sba_req_wr_data_int_14,
  sba_req_wr_data_int_17,
  sba_req_wr_data_int_29,
  sba_req_wr_data_int_28,
  sba_req_wr_data_int_27,
  sba_req_wr_data_int_13,
  sba_req_wr_data_int_19,
  sba_req_wr_data_int_11,
  sba_req_wr_data_int_18,
  sba_req_wr_data_int_16,
  ahb_resp_sel,
  ahb_d_req_addr_net_14,
  ahb_d_req_addr_net_15,
  ahb_d_req_addr_net_0,
  ahb_d_req_addr,
  sba_req_addr_int,
  apb_d_req_addr_net,
  cpu_i_resp_rd_data_sel,
  AHB_HRDATA,
  apb_resp_sel,
  tcm0_d_resp_rd_data_net,
  debug_sysbus_resp_rd_data_0_0,
  apb_i_req_addr_net,
  ahb_i_req_addr_net,
  cpu_d_wr_rd_state,
  apb_d_resp_rd_data_net,
  i_trx_resp_0,
  cpu_i_resp_rd_data_0_0,
  lsu_expipe_req_op_net_0,
  lsu_expipe_req_op_net_3,
  un2_cpu_d_resp_type_0,
  buff_entry_addr_req_2__RNI5FKB4L_S_0,
  resp_dest_0,
  req_os_d_src_7,
  req_os_d_src_0,
  un12_req_os_i_src_0,
  i_trx_resp_valid_pkd_0,
  buff_entry_addr_req_2__RNI29VDG3_S_0,
  ahb_d_req_wr_data,
  ifu_emi_req_accepted,
  CLK,
  subsys_resetn,
  un3_apb_int_sel_i_0_i2_i_a2_2_8,
  un3_apb_int_sel_i_0_i2_i_a2_2_7,
  un3_apb_int_sel_i_0_i2_i_a2_2_6,
  N_1047,
  N_1029,
  apb_penable_net,
  N_1012_tz,
  APB_PENABLE,
  apb_psel_net,
  APB_PSEL,
  N_1302,
  apb_d_req_ready_net,
  un1_N_5_mux,
  tcm0_i_req_ready_net,
  ahb_i_req_ready_net,
  cpu_d_req_ready_sig_3_1z,
  ahb_d_req_ready_net,
  cpu_d_req_ready_sig_1_1z,
  tcm0_d_req_valid_net,
  un3_cpu_d_req_ready_sig_0_1z,
  cpu_d_req_ready_1,
  cpu_d_req_is_apb_1z,
  un2_cpu_i_req_ready_1z,
  apb_i_req_ready_net_tz,
  un1_cpu_d_req_accepted_1_1z,
  tcm0_i_req_valid_net,
  un1_cpu_d_req_accepted_2_1z,
  cpu_d_req_is_ahb_1z,
  cpu_i_req_is_apb_1z,
  cpu_d_req_valid_mux_1_1z,
  debug_sysbus_req_valid_net,
  cpu_d_req_valid_net,
  N_967,
  tcm0_m3_e_2,
  N_966,
  N_1007,
  lsu_emi_req_valid47,
  N_101,
  N_965,
  un1_lsu_emi_req_valid46_1,
  N_155,
  hart_soft_reset_net,
  hart_soft_irq_net,
  tcm0_i_req_valid_2_1z,
  ifu_emi_req_valid_1,
  un3_fence_i_hold,
  N_968,
  un5_lsu_emi_req_rd_byte_en,
  un1_cpu_i_req_is_tcm0_5_1z,
  cpu_i_resp_valid_sel,
  N_201,
  sba_req_addr_1,
  un1_N_3_mux_0,
  sticky_reset_reg,
  un1_cpu_i_req_is_tcm0_2_1z,
  un8_cpu_i_req_is_tcm0lt18_8,
  gnt_m3_i_a3_0,
  N_113,
  subsys_cfg_d_req_valid_0_1z,
  cpu_i_resp_error_sel,
  debug_sysbus_resp_ready_net,
  tcm0_i_resp_valid_net,
  lsu_emi_req_valid49,
  d_trx_os_buff_ready,
  debug_sysbus_req_ready_0_1z,
  debug_trx_os_net,
  req_complete_reg,
  i_trx_os_buff_ready,
  apb_i_req_valid_net_2_0,
  N_49,
  un5_fetch_ptr_sel_i,
  apb_d_resp_error_net,
  cpu_d_resp_error_sig,
  sba_req_wr_byte_en_1,
  N_96,
  cpu_debug_mode_net
)
;
output i_trx_resp_pkd_0 ;
input debug_sysbus_req_addr_net_2 ;
input debug_sysbus_req_addr_net_1 ;
input debug_sysbus_req_addr_net_28 ;
input debug_sysbus_req_addr_net_5 ;
input debug_sysbus_req_addr_net_4 ;
input debug_sysbus_req_addr_net_30 ;
input debug_sysbus_req_addr_net_9 ;
input debug_sysbus_req_addr_net_29 ;
input debug_sysbus_req_addr_net_31 ;
input debug_sysbus_req_addr_net_0 ;
input [31:0] cpu_d_req_addr_net ;
input [31:28] apb_paddr ;
input [27:3] APB_PADDR_1z ;
output [3:0] ahb_d_req_wr_byte_en_net ;
input cpu_d_req_wr_byte_en_net_2_2 ;
input cpu_d_req_wr_byte_en_net_2_0 ;
input req_masked_0 ;
input cpu_d_req_wr_byte_en_net_1_0 ;
input [3:1] lsu_emi_req_rd_byte_en_iv_0 ;
input lsu_emi_req_rd_byte_en_2_m_0 ;
input lsu_emi_req_rd_byte_en_3_m_0 ;
input lsu_emi_req_rd_byte_en_2_0 ;
output [31:0] cpu_d_resp_rd_data_net ;
input [3:0] debug_sysbus_req_rd_byte_en_net ;
input [3:0] debug_sysbus_req_wr_byte_en_net ;
input cpu_d_req_wr_byte_en_net_0 ;
output [31:0] ahb_d_req_wr_data_net ;
input [31:0] cpu_d_req_wr_data_net ;
input debug_sysbus_req_wr_data_net_2 ;
input debug_sysbus_req_wr_data_net_3 ;
input debug_sysbus_req_wr_data_net_4 ;
input debug_sysbus_req_wr_data_net_17 ;
input debug_sysbus_req_wr_data_net_18 ;
input debug_sysbus_req_wr_data_net_19 ;
input debug_sysbus_req_wr_data_net_21 ;
input debug_sysbus_req_wr_data_net_22 ;
input debug_sysbus_req_wr_data_net_23 ;
input debug_sysbus_req_wr_data_net_28 ;
input debug_sysbus_req_wr_data_net_1 ;
input debug_sysbus_req_wr_data_net_7 ;
input debug_sysbus_req_wr_data_net_12 ;
input debug_sysbus_req_wr_data_net_0 ;
input debug_sysbus_req_wr_data_net_20 ;
input debug_sysbus_req_wr_data_net_6 ;
input sba_req_wr_data_int_1 ;
input sba_req_wr_data_int_2 ;
input sba_req_wr_data_int_0 ;
input sba_req_wr_data_int_30 ;
input sba_req_wr_data_int_8 ;
input sba_req_wr_data_int_12 ;
input sba_req_wr_data_int_14 ;
input sba_req_wr_data_int_17 ;
input sba_req_wr_data_int_29 ;
input sba_req_wr_data_int_28 ;
input sba_req_wr_data_int_27 ;
input sba_req_wr_data_int_13 ;
input sba_req_wr_data_int_19 ;
input sba_req_wr_data_int_11 ;
input sba_req_wr_data_int_18 ;
input sba_req_wr_data_int_16 ;
input [1:0] ahb_resp_sel ;
output ahb_d_req_addr_net_14 ;
output ahb_d_req_addr_net_15 ;
output ahb_d_req_addr_net_0 ;
output [14:2] ahb_d_req_addr ;
input [31:3] sba_req_addr_int ;
output [31:17] apb_d_req_addr_net ;
output [31:0] cpu_i_resp_rd_data_sel ;
input [31:0] AHB_HRDATA ;
input [1:0] apb_resp_sel ;
input [31:0] tcm0_d_resp_rd_data_net ;
output debug_sysbus_resp_rd_data_0_0 ;
input [31:17] apb_i_req_addr_net ;
input [16:3] ahb_i_req_addr_net ;
input [1:0] cpu_d_wr_rd_state ;
input [31:0] apb_d_resp_rd_data_net ;
output i_trx_resp_0 ;
output cpu_i_resp_rd_data_0_0 ;
input lsu_expipe_req_op_net_0 ;
input lsu_expipe_req_op_net_3 ;
output un2_cpu_d_resp_type_0 ;
input buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
input resp_dest_0 ;
output req_os_d_src_7 ;
output req_os_d_src_0 ;
output un12_req_os_i_src_0 ;
output i_trx_resp_valid_pkd_0 ;
input buff_entry_addr_req_2__RNI29VDG3_S_0 ;
output [2:1] ahb_d_req_wr_data ;
input ifu_emi_req_accepted ;
input CLK ;
input subsys_resetn ;
output un3_apb_int_sel_i_0_i2_i_a2_2_8 ;
output un3_apb_int_sel_i_0_i2_i_a2_2_7 ;
output un3_apb_int_sel_i_0_i2_i_a2_2_6 ;
output N_1047 ;
output N_1029 ;
input apb_penable_net ;
input N_1012_tz ;
output APB_PENABLE ;
input apb_psel_net ;
output APB_PSEL ;
output N_1302 ;
input apb_d_req_ready_net ;
output un1_N_5_mux ;
input tcm0_i_req_ready_net ;
input ahb_i_req_ready_net ;
output cpu_d_req_ready_sig_3_1z ;
input ahb_d_req_ready_net ;
output cpu_d_req_ready_sig_1_1z ;
output tcm0_d_req_valid_net ;
output un3_cpu_d_req_ready_sig_0_1z ;
input cpu_d_req_ready_1 ;
output cpu_d_req_is_apb_1z ;
output un2_cpu_i_req_ready_1z ;
input apb_i_req_ready_net_tz ;
output un1_cpu_d_req_accepted_1_1z ;
output tcm0_i_req_valid_net ;
output un1_cpu_d_req_accepted_2_1z ;
output cpu_d_req_is_ahb_1z ;
output cpu_i_req_is_apb_1z ;
output cpu_d_req_valid_mux_1_1z ;
input debug_sysbus_req_valid_net ;
input cpu_d_req_valid_net ;
output N_967 ;
output tcm0_m3_e_2 ;
output N_966 ;
output N_1007 ;
input lsu_emi_req_valid47 ;
input N_101 ;
output N_965 ;
input un1_lsu_emi_req_valid46_1 ;
input N_155 ;
output hart_soft_reset_net ;
output hart_soft_irq_net ;
output tcm0_i_req_valid_2_1z ;
input ifu_emi_req_valid_1 ;
input un3_fence_i_hold ;
output N_968 ;
input un5_lsu_emi_req_rd_byte_en ;
output un1_cpu_i_req_is_tcm0_5_1z ;
output cpu_i_resp_valid_sel ;
input N_201 ;
input sba_req_addr_1 ;
output un1_N_3_mux_0 ;
input sticky_reset_reg ;
output un1_cpu_i_req_is_tcm0_2_1z ;
output un8_cpu_i_req_is_tcm0lt18_8 ;
input gnt_m3_i_a3_0 ;
input N_113 ;
output subsys_cfg_d_req_valid_0_1z ;
output cpu_i_resp_error_sel ;
input debug_sysbus_resp_ready_net ;
input tcm0_i_resp_valid_net ;
input lsu_emi_req_valid49 ;
output d_trx_os_buff_ready ;
output debug_sysbus_req_ready_0_1z ;
output debug_trx_os_net ;
input req_complete_reg ;
output i_trx_os_buff_ready ;
output apb_i_req_valid_net_2_0 ;
input N_49 ;
input un5_fetch_ptr_sel_i ;
input apb_d_resp_error_net ;
output cpu_d_resp_error_sig ;
input sba_req_wr_byte_en_1 ;
input N_96 ;
input cpu_debug_mode_net ;
wire i_trx_resp_pkd_0 ;
wire debug_sysbus_req_addr_net_2 ;
wire debug_sysbus_req_addr_net_1 ;
wire debug_sysbus_req_addr_net_28 ;
wire debug_sysbus_req_addr_net_5 ;
wire debug_sysbus_req_addr_net_4 ;
wire debug_sysbus_req_addr_net_30 ;
wire debug_sysbus_req_addr_net_9 ;
wire debug_sysbus_req_addr_net_29 ;
wire debug_sysbus_req_addr_net_31 ;
wire debug_sysbus_req_addr_net_0 ;
wire cpu_d_req_wr_byte_en_net_2_2 ;
wire cpu_d_req_wr_byte_en_net_2_0 ;
wire req_masked_0 ;
wire cpu_d_req_wr_byte_en_net_1_0 ;
wire lsu_emi_req_rd_byte_en_2_m_0 ;
wire lsu_emi_req_rd_byte_en_3_m_0 ;
wire lsu_emi_req_rd_byte_en_2_0 ;
wire cpu_d_req_wr_byte_en_net_0 ;
wire debug_sysbus_req_wr_data_net_2 ;
wire debug_sysbus_req_wr_data_net_3 ;
wire debug_sysbus_req_wr_data_net_4 ;
wire debug_sysbus_req_wr_data_net_17 ;
wire debug_sysbus_req_wr_data_net_18 ;
wire debug_sysbus_req_wr_data_net_19 ;
wire debug_sysbus_req_wr_data_net_21 ;
wire debug_sysbus_req_wr_data_net_22 ;
wire debug_sysbus_req_wr_data_net_23 ;
wire debug_sysbus_req_wr_data_net_28 ;
wire debug_sysbus_req_wr_data_net_1 ;
wire debug_sysbus_req_wr_data_net_7 ;
wire debug_sysbus_req_wr_data_net_12 ;
wire debug_sysbus_req_wr_data_net_0 ;
wire debug_sysbus_req_wr_data_net_20 ;
wire debug_sysbus_req_wr_data_net_6 ;
wire sba_req_wr_data_int_1 ;
wire sba_req_wr_data_int_2 ;
wire sba_req_wr_data_int_0 ;
wire sba_req_wr_data_int_30 ;
wire sba_req_wr_data_int_8 ;
wire sba_req_wr_data_int_12 ;
wire sba_req_wr_data_int_14 ;
wire sba_req_wr_data_int_17 ;
wire sba_req_wr_data_int_29 ;
wire sba_req_wr_data_int_28 ;
wire sba_req_wr_data_int_27 ;
wire sba_req_wr_data_int_13 ;
wire sba_req_wr_data_int_19 ;
wire sba_req_wr_data_int_11 ;
wire sba_req_wr_data_int_18 ;
wire sba_req_wr_data_int_16 ;
wire ahb_d_req_addr_net_14 ;
wire ahb_d_req_addr_net_15 ;
wire ahb_d_req_addr_net_0 ;
wire debug_sysbus_resp_rd_data_0_0 ;
wire i_trx_resp_0 ;
wire cpu_i_resp_rd_data_0_0 ;
wire lsu_expipe_req_op_net_0 ;
wire lsu_expipe_req_op_net_3 ;
wire un2_cpu_d_resp_type_0 ;
wire buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
wire resp_dest_0 ;
wire req_os_d_src_7 ;
wire req_os_d_src_0 ;
wire un12_req_os_i_src_0 ;
wire i_trx_resp_valid_pkd_0 ;
wire buff_entry_addr_req_2__RNI29VDG3_S_0 ;
wire ifu_emi_req_accepted ;
wire CLK ;
wire subsys_resetn ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_8 ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_7 ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_6 ;
wire N_1047 ;
wire N_1029 ;
wire apb_penable_net ;
wire N_1012_tz ;
wire APB_PENABLE ;
wire apb_psel_net ;
wire APB_PSEL ;
wire N_1302 ;
wire apb_d_req_ready_net ;
wire un1_N_5_mux ;
wire tcm0_i_req_ready_net ;
wire ahb_i_req_ready_net ;
wire cpu_d_req_ready_sig_3_1z ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_ready_sig_1_1z ;
wire tcm0_d_req_valid_net ;
wire un3_cpu_d_req_ready_sig_0_1z ;
wire cpu_d_req_ready_1 ;
wire cpu_d_req_is_apb_1z ;
wire un2_cpu_i_req_ready_1z ;
wire apb_i_req_ready_net_tz ;
wire un1_cpu_d_req_accepted_1_1z ;
wire tcm0_i_req_valid_net ;
wire un1_cpu_d_req_accepted_2_1z ;
wire cpu_d_req_is_ahb_1z ;
wire cpu_i_req_is_apb_1z ;
wire cpu_d_req_valid_mux_1_1z ;
wire debug_sysbus_req_valid_net ;
wire cpu_d_req_valid_net ;
wire N_967 ;
wire tcm0_m3_e_2 ;
wire N_966 ;
wire N_1007 ;
wire lsu_emi_req_valid47 ;
wire N_101 ;
wire N_965 ;
wire un1_lsu_emi_req_valid46_1 ;
wire N_155 ;
wire hart_soft_reset_net ;
wire hart_soft_irq_net ;
wire tcm0_i_req_valid_2_1z ;
wire ifu_emi_req_valid_1 ;
wire un3_fence_i_hold ;
wire N_968 ;
wire un5_lsu_emi_req_rd_byte_en ;
wire un1_cpu_i_req_is_tcm0_5_1z ;
wire cpu_i_resp_valid_sel ;
wire N_201 ;
wire sba_req_addr_1 ;
wire un1_N_3_mux_0 ;
wire sticky_reset_reg ;
wire un1_cpu_i_req_is_tcm0_2_1z ;
wire un8_cpu_i_req_is_tcm0lt18_8 ;
wire gnt_m3_i_a3_0 ;
wire N_113 ;
wire subsys_cfg_d_req_valid_0_1z ;
wire cpu_i_resp_error_sel ;
wire debug_sysbus_resp_ready_net ;
wire tcm0_i_resp_valid_net ;
wire lsu_emi_req_valid49 ;
wire d_trx_os_buff_ready ;
wire debug_sysbus_req_ready_0_1z ;
wire debug_trx_os_net ;
wire req_complete_reg ;
wire i_trx_os_buff_ready ;
wire apb_i_req_valid_net_2_0 ;
wire N_49 ;
wire un5_fetch_ptr_sel_i ;
wire apb_d_resp_error_net ;
wire cpu_d_resp_error_sig ;
wire sba_req_wr_byte_en_1 ;
wire N_96 ;
wire cpu_debug_mode_net ;
wire [8:6] req_os_d_src_Z;
wire [10:0] un2_cpu_d_resp_type_Z;
wire [10:1] d_trx_resp;
wire [1:1] i_trx_resp_valid_pkd;
wire [11:0] i_trx_resp_pkd;
wire [5:5] un12_req_os_i_src;
wire [1:0] d_trx_resp_valid_pkd;
wire [21:2] d_trx_resp_pkd;
wire [1:1] un9_req_os_d_src;
wire [5:0] req_buffer_resp_sel;
wire [0:0] buff_rd_ptr;
wire [5:0] i_trx_resp;
wire [31:0] cpu_i_resp_rd_data_0_Z;
wire [2:0] un1_cpu_d_resp_rd_data_sig_Z;
wire [30:0] debug_sysbus_resp_rd_data_0_Z;
wire [3:3] un19_cpu_d_resp_rd_data_sig_Z;
wire [20:20] ahb_d_req_addr_RNI3851T_Z;
wire [2:2] ahb_d_req_wr_byte_en_net_1;
wire N_221 ;
wire un4_cpu_d_req_is_subsys_cfglto19_3_0_7_Z ;
wire un1_cpu_d_req_is_subsys_cfg_11_Z ;
wire cpu_d_req_is_dummy_target_0_Z ;
wire un1_cpu_d_req_read_mux_Z ;
wire ahb_d_req_write_Z ;
wire cpu_d_req_type_1_sm0 ;
wire apb_d_req_valid_3_0_Z ;
wire un9_cpu_d_resp_valid_sig_2_Z ;
wire un9_cpu_d_resp_valid_sig_Z ;
wire d_trx_resp_valid ;
wire cpu_d_resp_error_sig_0_1_Z ;
wire cpu_d_resp_error_sig_a2_0_Z ;
wire cpu_d_resp_error_sig_a0_4_0_Z ;
wire cpu_d_resp_error_sig_a0_3_Z ;
wire un16_cpu_i_req_is_apb_14_1_Z ;
wire un16_cpu_i_req_is_apb_14_Z ;
wire apb_i_req_valid_2_0_1_0_Z ;
wire un1_cpu_d_req_is_subsys_cfg_Z ;
wire ahb_d_req_read_Z ;
wire cpu_d_req_is_fence_Z ;
wire cpu_d_req_type_1_ss0_i ;
wire un1_cpu_d_req_is_subsys_cfg_i ;
wire cpu_d_req_is_tcm0_0_Z ;
wire un8_cpu_d_req_is_tcm0lt18 ;
wire cpu_d_req_is_tcm0_Z ;
wire un1_cpu_d_resp_valid_rd_s_0_Z ;
wire ram1_1 ;
wire ram0_1 ;
wire un4_cpu_d_resp_valid_rd_out ;
wire un1_N_7 ;
wire ram1_5 ;
wire ram0_5 ;
wire un2_cpu_d_resp_valid_rd_s_out ;
wire ram1_0 ;
wire ram0_0 ;
wire apb_d_req_valid_net_3 ;
wire apb_d_req_valid_net_2 ;
wire tcm0_d_req_valid_net_4 ;
wire i_trx_resp_valid ;
wire cpu_i_resp_valid_0_Z ;
wire subsys_cfg_d_resp_valid ;
wire cpu_d_resp_valid_rd_0_Z ;
wire un2_cpu_d_resp_valid_rd_0_Z ;
wire subsys_cfg_d_resp_ready_Z ;
wire un24_cpu_i_req_is_apb_14_Z ;
wire tcm0_d_req_valid_1_Z ;
wire un3_cpu_d_req_ready_sig_a0_1_Z ;
wire un24_cpu_i_req_is_apb_10_Z ;
wire un24_cpu_i_req_is_apb_9_Z ;
wire un24_cpu_i_req_is_apb_8_Z ;
wire un24_cpu_i_req_is_apb_7_Z ;
wire un16_cpu_i_req_is_apb_20_Z ;
wire un16_cpu_i_req_is_apb_19_Z ;
wire un16_cpu_i_req_is_apb_18_Z ;
wire un16_cpu_i_req_is_apb_17_Z ;
wire un16_cpu_i_req_is_apb_16_Z ;
wire un16_cpu_i_req_is_apb_15_Z ;
wire un1_cpu_i_req_is_tcm0_5_0_Z ;
wire cpu_i_resp_valid_1_Z ;
wire un8_cpu_i_req_is_tcm0lt18_9 ;
wire un1_cpu_i_req_is_apb_Z ;
wire cpu_d_resp_valid_rd_2_Z ;
wire tcm0_i_req_valid_2_1_Z ;
wire un24_cpu_i_req_is_apb_11_Z ;
wire un17_cpu_d_req_is_apb_11_Z ;
wire un17_cpu_d_req_is_apb_8_Z ;
wire un17_cpu_d_req_is_apb_2_Z ;
wire un17_cpu_d_req_is_apb_1_Z ;
wire un17_cpu_d_req_is_apb_0_Z ;
wire un25_cpu_d_req_is_apb_3_Z ;
wire un25_cpu_d_req_is_apb_2_Z ;
wire un17_cpu_d_req_is_apb_3_Z ;
wire un1_cpu_d_req_is_subsys_cfg_3_Z ;
wire un8_cpu_d_req_is_tcm0lt18_7 ;
wire un1_cpu_d_req_write_mux_Z ;
wire un24_cpu_i_req_is_apb_15_Z ;
wire un16_cpu_i_req_is_apb_25_Z ;
wire un1_cpu_d_req_is_subsys_cfg_6_0_Z ;
wire un1_cpu_d_req_is_subsys_cfg_5_0_Z ;
wire un1_cpu_d_req_is_subsys_cfg_4_0_Z ;
wire un25_cpu_d_req_is_apb_12_Z ;
wire un25_cpu_d_req_is_apb_11_Z ;
wire un25_cpu_d_req_is_apb_10_Z ;
wire un25_cpu_d_req_is_apb_9_Z ;
wire un17_cpu_d_req_is_apb_17_Z ;
wire un17_cpu_d_req_is_apb_15_Z ;
wire un17_cpu_d_req_is_apb_14_Z ;
wire un8_cpu_d_req_is_tcm0lto17_6 ;
wire un8_cpu_d_req_is_tcm0lto17_5 ;
wire un8_cpu_d_req_is_tcm0lto17_4 ;
wire subsys_hart_gpr_ded_reset_reg ;
wire read_subsys_hart_soft_reg ;
wire cpu_d_resp_valid_rd_Z ;
wire un8_cpu_d_req_is_tcm0lt18_8 ;
wire un24_cpu_i_req_is_apb_16_Z ;
wire un1_cpu_d_req_is_subsys_cfg_8_Z ;
wire un1_cpu_d_req_is_subsys_cfg_7_0_Z ;
wire un25_cpu_d_req_is_apb_17_Z ;
wire un17_cpu_d_req_is_apb_21_Z ;
wire un17_cpu_d_req_is_apb_19_Z ;
wire un4_cpu_d_req_is_subsys_cfglto19_3_0_5_Z ;
wire un16_cpu_i_req_is_apb_Z ;
wire un1_cpu_i_req_is_tcm0_Z ;
wire un3_cpu_d_req_ready_sig_a0_3_Z ;
wire un1_cpu_i_req_is_tcm0_i ;
wire un25_cpu_d_req_is_apb_18_Z ;
wire un17_cpu_d_req_is_apb_24_Z ;
wire un17_cpu_d_req_is_apb_23_Z ;
wire un25_cpu_d_req_is_apb_Z ;
wire un4_cpu_d_req_is_apb_Z ;
wire un1_cpu_i_req_is_apb_1_Z ;
wire un1_cpu_i_req_is_apb_1_i ;
wire subsys_cfg_d_req_valid_Z ;
wire un1_cpu_d_req_accepted_2_0_Z ;
wire un1_cpu_d_req_accepted_Z ;
wire cpu_d_req_is_dummy_target_Z ;
wire un3_cpu_d_req_ready_sig_1_1_Z ;
wire subsys_cfg_d_req_ready ;
wire un3_cpu_d_req_ready_sig ;
wire N_2434 ;
wire N_2436 ;
wire N_2437 ;
wire GND ;
wire VCC ;
// @38:3600
  CFG3 cpu_d_req_is_dummy_target_0 (
	.A(N_221),
	.B(un4_cpu_d_req_is_subsys_cfglto19_3_0_7_Z),
	.C(un1_cpu_d_req_is_subsys_cfg_11_Z),
	.Y(cpu_d_req_is_dummy_target_0_Z)
);
defparam cpu_d_req_is_dummy_target_0.INIT=8'h54;
// @38:3217
  CFG4 cpu_d_req_type_1s2 (
	.A(cpu_debug_mode_net),
	.B(un1_cpu_d_req_read_mux_Z),
	.C(N_96),
	.D(ahb_d_req_write_Z),
	.Y(cpu_d_req_type_1_sm0)
);
defparam cpu_d_req_type_1s2.INIT=16'h0072;
// @38:3682
  CFG4 un9_cpu_d_resp_valid_sig (
	.A(req_os_d_src_Z[6]),
	.B(apb_d_req_valid_3_0_Z),
	.C(un2_cpu_d_resp_type_Z[0]),
	.D(un9_cpu_d_resp_valid_sig_2_Z),
	.Y(un9_cpu_d_resp_valid_sig_Z)
);
defparam un9_cpu_d_resp_valid_sig.INIT=16'h0400;
// @38:3205
  CFG4 \ahb_d_req_wr_data_cZ[1]  (
	.A(sba_req_wr_data_int_1),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[1]),
	.Y(ahb_d_req_wr_data[1])
);
defparam \ahb_d_req_wr_data_cZ[1] .INIT=16'hB380;
// @38:3205
  CFG4 \ahb_d_req_wr_data_cZ[2]  (
	.A(sba_req_wr_data_int_2),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[2]),
	.Y(ahb_d_req_wr_data[2])
);
defparam \ahb_d_req_wr_data_cZ[2] .INIT=16'hB380;
// @38:3205
  CFG4 \ahb_d_req_wr_data[0]  (
	.A(sba_req_wr_data_int_0),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[0]),
	.Y(ahb_d_req_wr_data_net[0])
);
defparam \ahb_d_req_wr_data[0] .INIT=16'hB380;
// @38:3707
  CFG4 cpu_d_resp_error_sig_0 (
	.A(d_trx_resp_valid),
	.B(cpu_d_resp_error_sig_0_1_Z),
	.C(cpu_d_resp_error_sig_a2_0_Z),
	.D(d_trx_resp[1]),
	.Y(cpu_d_resp_error_sig)
);
defparam cpu_d_resp_error_sig_0.INIT=16'hA0A2;
// @38:3707
  CFG4 cpu_d_resp_error_sig_0_1 (
	.A(cpu_d_resp_error_sig_a0_4_0_Z),
	.B(cpu_d_resp_error_sig_a0_3_Z),
	.C(apb_d_resp_error_net),
	.D(d_trx_resp[10]),
	.Y(cpu_d_resp_error_sig_0_1_Z)
);
defparam cpu_d_resp_error_sig_0_1.INIT=16'h0777;
// @38:3012
  CFG4 un16_cpu_i_req_is_apb_14 (
	.A(un16_cpu_i_req_is_apb_14_1_Z),
	.B(apb_i_req_addr_net[20]),
	.C(apb_i_req_addr_net[19]),
	.D(apb_i_req_addr_net[18]),
	.Y(un16_cpu_i_req_is_apb_14_Z)
);
defparam un16_cpu_i_req_is_apb_14.INIT=16'h0002;
// @38:3012
  CFG4 un16_cpu_i_req_is_apb_14_1 (
	.A(un5_fetch_ptr_sel_i),
	.B(N_49),
	.C(buff_entry_addr_req_2__RNI29VDG3_S_0),
	.D(cpu_d_req_addr_net[5]),
	.Y(un16_cpu_i_req_is_apb_14_1_Z)
);
defparam un16_cpu_i_req_is_apb_14_1.INIT=16'h3120;
// @38:3020
  CFG4 apb_i_req_valid_2_0 (
	.A(i_trx_resp_valid_pkd[1]),
	.B(apb_i_req_valid_2_0_1_0_Z),
	.C(i_trx_resp_pkd[10]),
	.D(i_trx_resp_pkd[6]),
	.Y(apb_i_req_valid_net_2_0)
);
defparam apb_i_req_valid_2_0.INIT=16'h444C;
// @38:3020
  CFG4 apb_i_req_valid_2_0_1_0 (
	.A(i_trx_os_buff_ready),
	.B(i_trx_resp_valid_pkd_0),
	.C(i_trx_resp_pkd[4]),
	.D(i_trx_resp_pkd[0]),
	.Y(apb_i_req_valid_2_0_1_0_Z)
);
defparam apb_i_req_valid_2_0_1_0.INIT=16'h222A;
// @38:3326
  CFG2 un1_cpu_d_req_is_subsys_cfg (
	.A(un1_cpu_d_req_is_subsys_cfg_11_Z),
	.B(un4_cpu_d_req_is_subsys_cfglto19_3_0_7_Z),
	.Y(un1_cpu_d_req_is_subsys_cfg_Z)
);
defparam un1_cpu_d_req_is_subsys_cfg.INIT=4'hE;
  CFG2 ahb_d_req_read_RNIR0NT8 (
	.A(ahb_d_req_read_Z),
	.B(cpu_d_req_is_fence_Z),
	.Y(cpu_d_req_type_1_ss0_i)
);
defparam ahb_d_req_read_RNIR0NT8.INIT=4'h1;
// @38:3337
  CFG2 un1_cpu_d_req_is_subsys_cfg_11_RNI0D9L9 (
	.A(un1_cpu_d_req_is_subsys_cfg_11_Z),
	.B(un4_cpu_d_req_is_subsys_cfglto19_3_0_7_Z),
	.Y(un1_cpu_d_req_is_subsys_cfg_i)
);
defparam un1_cpu_d_req_is_subsys_cfg_11_RNI0D9L9.INIT=4'h1;
// @38:3481
  CFG3 cpu_d_req_is_tcm0 (
	.A(cpu_d_req_type_1_sm0),
	.B(cpu_d_req_is_tcm0_0_Z),
	.C(un8_cpu_d_req_is_tcm0lt18),
	.Y(cpu_d_req_is_tcm0_Z)
);
defparam cpu_d_req_is_tcm0.INIT=8'h04;
// @38:3667
  CFG2 un1_cpu_d_resp_valid_rd_s_0 (
	.A(apb_resp_sel[1]),
	.B(req_complete_reg),
	.Y(un1_cpu_d_resp_valid_rd_s_0_Z)
);
defparam un1_cpu_d_resp_valid_rd_s_0.INIT=4'h8;
// @38:2995
  CFG2 \extract_os_i_loop_l1.un12_req_os_i_src[5]  (
	.A(i_trx_resp_valid_pkd[1]),
	.B(i_trx_resp_pkd[11]),
	.Y(un12_req_os_i_src[5])
);
defparam \extract_os_i_loop_l1.un12_req_os_i_src[5] .INIT=4'h8;
// @38:2995
  CFG2 \extract_os_i_loop_l1.un12_req_os_i_src[2]  (
	.A(i_trx_resp_valid_pkd[1]),
	.B(i_trx_resp_pkd[8]),
	.Y(un12_req_os_i_src_0)
);
defparam \extract_os_i_loop_l1.un12_req_os_i_src[2] .INIT=4'h8;
// @38:3197
  CFG2 debug_trx_os (
	.A(d_trx_resp_valid_pkd[0]),
	.B(d_trx_resp_valid_pkd[1]),
	.Y(debug_trx_os_net)
);
defparam debug_trx_os.INIT=4'hE;
// @38:3276
  CFG2 \extract_os_d_loop_l1.un9_req_os_d_src[1]  (
	.A(d_trx_resp_valid_pkd[1]),
	.B(d_trx_resp_pkd[14]),
	.Y(un9_req_os_d_src[1])
);
defparam \extract_os_d_loop_l1.un9_req_os_d_src[1] .INIT=4'h8;
// @38:3707
  CFG4 cpu_d_resp_error_sig_a0_3 (
	.A(req_buffer_resp_sel[3]),
	.B(req_buffer_resp_sel[2]),
	.C(req_buffer_resp_sel[1]),
	.D(req_buffer_resp_sel[0]),
	.Y(cpu_d_resp_error_sig_a0_3_Z)
);
defparam cpu_d_resp_error_sig_a0_3.INIT=16'h0001;
// @38:3314
  CFG4 apb_d_req_valid_3_0 (
	.A(d_trx_resp_pkd[17]),
	.B(d_trx_resp_pkd[6]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(apb_d_req_valid_3_0_Z)
);
defparam apb_d_req_valid_3_0.INIT=16'h135F;
// @38:3664
  CFG2 debug_sysbus_req_ready_0 (
	.A(debug_trx_os_net),
	.B(cpu_debug_mode_net),
	.Y(debug_sysbus_req_ready_0_1z)
);
defparam debug_sysbus_req_ready_0.INIT=4'h4;
// @38:3276
  CFG4 \req_os_d_src[7]  (
	.A(d_trx_resp_pkd[20]),
	.B(d_trx_resp_pkd[9]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(req_os_d_src_7)
);
defparam \req_os_d_src[7] .INIT=16'hECA0;
// @38:3276
  CFG4 \req_os_d_src[0]  (
	.A(d_trx_resp_pkd[13]),
	.B(d_trx_resp_pkd[2]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(req_os_d_src_0)
);
defparam \req_os_d_src[0] .INIT=16'hECA0;
// @38:3276
  CFG4 \req_os_d_src[8]  (
	.A(d_trx_resp_pkd[21]),
	.B(d_trx_resp_pkd[10]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(req_os_d_src_Z[8])
);
defparam \req_os_d_src[8] .INIT=16'hECA0;
// @38:3276
  CFG4 \req_os_d_src[6]  (
	.A(d_trx_resp_pkd[19]),
	.B(d_trx_resp_pkd[8]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(req_os_d_src_Z[6])
);
defparam \req_os_d_src[6] .INIT=16'hECA0;
// @38:3707
  CFG4 cpu_d_resp_error_sig_a2_0 (
	.A(ram1_1),
	.B(ram0_1),
	.C(buff_rd_ptr[0]),
	.D(d_trx_resp[3]),
	.Y(cpu_d_resp_error_sig_a2_0_Z)
);
defparam cpu_d_resp_error_sig_a2_0.INIT=16'h5300;
// @38:3670
  CFG3 un4_cpu_d_resp_valid_rd_s (
	.A(cpu_d_wr_rd_state[0]),
	.B(d_trx_resp[6]),
	.C(resp_dest_0),
	.Y(un4_cpu_d_resp_valid_rd_out)
);
defparam un4_cpu_d_resp_valid_rd_s.INIT=8'h40;
// @38:3031
  CFG4 un1_m2_i_a3 (
	.A(un5_fetch_ptr_sel_i),
	.B(N_49),
	.C(buff_entry_addr_req_2__RNI5FKB4L_S_0),
	.D(cpu_d_req_addr_net[31]),
	.Y(un1_N_7)
);
defparam un1_m2_i_a3.INIT=16'h3120;
  CFG4 un2_cpu_d_resp_valid_rd_0_RNO (
	.A(ram1_5),
	.B(ram0_5),
	.C(buff_rd_ptr[0]),
	.D(ahb_resp_sel[1]),
	.Y(un2_cpu_d_resp_valid_rd_s_out)
);
defparam un2_cpu_d_resp_valid_rd_0_RNO.INIT=16'hAC00;
// @38:3263
  CFG2 \un2_cpu_d_resp_type[6]  (
	.A(d_trx_resp_valid),
	.B(d_trx_resp[6]),
	.Y(un2_cpu_d_resp_type_Z[6])
);
defparam \un2_cpu_d_resp_type[6] .INIT=4'h8;
// @38:3263
  CFG4 \un2_cpu_d_resp_type[8]  (
	.A(ram1_5),
	.B(ram0_5),
	.C(buff_rd_ptr[0]),
	.D(d_trx_resp_valid),
	.Y(un2_cpu_d_resp_type_0)
);
defparam \un2_cpu_d_resp_type[8] .INIT=16'hAC00;
// @38:3263
  CFG2 \un2_cpu_d_resp_type[10]  (
	.A(d_trx_resp_valid),
	.B(d_trx_resp[10]),
	.Y(un2_cpu_d_resp_type_Z[10])
);
defparam \un2_cpu_d_resp_type[10] .INIT=4'h8;
// @38:3263
  CFG4 \un2_cpu_d_resp_type[0]  (
	.A(ram1_0),
	.B(ram0_0),
	.C(buff_rd_ptr[0]),
	.D(d_trx_resp_valid),
	.Y(un2_cpu_d_resp_type_Z[0])
);
defparam \un2_cpu_d_resp_type[0] .INIT=16'hACFF;
// @38:3263
  CFG4 \un2_cpu_d_resp_type[1]  (
	.A(buff_rd_ptr[0]),
	.B(d_trx_resp[1]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(un2_cpu_d_resp_type_Z[1])
);
defparam \un2_cpu_d_resp_type[1] .INIT=16'hCEDF;
// @38:3314
  CFG2 apb_d_req_valid_3 (
	.A(req_os_d_src_Z[6]),
	.B(apb_d_req_valid_3_0_Z),
	.Y(apb_d_req_valid_net_3)
);
defparam apb_d_req_valid_3.INIT=4'h4;
// @38:3314
  CFG4 apb_d_req_valid_2 (
	.A(d_trx_os_buff_ready),
	.B(d_trx_resp_pkd[3]),
	.C(un9_req_os_d_src[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(apb_d_req_valid_net_2)
);
defparam apb_d_req_valid_2.INIT=16'h020A;
// @38:3204
  CFG4 cpu_d_req_is_fence (
	.A(lsu_expipe_req_op_net_0),
	.B(cpu_debug_mode_net),
	.C(lsu_emi_req_valid49),
	.D(lsu_expipe_req_op_net_3),
	.Y(cpu_d_req_is_fence_Z)
);
defparam cpu_d_req_is_fence.INIT=16'h2000;
// @38:3493
  CFG2 tcm0_d_req_valid_4 (
	.A(req_os_d_src_0),
	.B(req_os_d_src_Z[8]),
	.Y(tcm0_d_req_valid_net_4)
);
defparam tcm0_d_req_valid_4.INIT=4'h1;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[17]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[17]),
	.C(tcm0_d_resp_rd_data_net[17]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[17])
);
defparam \cpu_i_resp_rd_data_0[17] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[16]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[16]),
	.C(tcm0_d_resp_rd_data_net[16]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_0)
);
defparam \cpu_i_resp_rd_data_0[16] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[28]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[28]),
	.C(tcm0_d_resp_rd_data_net[28]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[28])
);
defparam \cpu_i_resp_rd_data_0[28] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[27]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[27]),
	.C(tcm0_d_resp_rd_data_net[27]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[27])
);
defparam \cpu_i_resp_rd_data_0[27] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[31]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[31]),
	.C(tcm0_d_resp_rd_data_net[31]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[31])
);
defparam \cpu_i_resp_rd_data_0[31] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[23]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[23]),
	.C(tcm0_d_resp_rd_data_net[23]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[23])
);
defparam \cpu_i_resp_rd_data_0[23] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[20]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[20]),
	.C(tcm0_d_resp_rd_data_net[20]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[20])
);
defparam \cpu_i_resp_rd_data_0[20] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[22]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[22]),
	.C(tcm0_d_resp_rd_data_net[22]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[22])
);
defparam \cpu_i_resp_rd_data_0[22] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[26]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[26]),
	.C(tcm0_d_resp_rd_data_net[26]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[26])
);
defparam \cpu_i_resp_rd_data_0[26] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[18]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[18]),
	.C(tcm0_d_resp_rd_data_net[18]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[18])
);
defparam \cpu_i_resp_rd_data_0[18] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[25]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[25]),
	.C(tcm0_d_resp_rd_data_net[25]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[25])
);
defparam \cpu_i_resp_rd_data_0[25] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[21]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[21]),
	.C(tcm0_d_resp_rd_data_net[21]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[21])
);
defparam \cpu_i_resp_rd_data_0[21] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[24]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[24]),
	.C(tcm0_d_resp_rd_data_net[24]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[24])
);
defparam \cpu_i_resp_rd_data_0[24] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[30]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[30]),
	.C(tcm0_d_resp_rd_data_net[30]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[30])
);
defparam \cpu_i_resp_rd_data_0[30] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[19]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[19]),
	.C(tcm0_d_resp_rd_data_net[19]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[19])
);
defparam \cpu_i_resp_rd_data_0[19] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[29]  (
	.A(i_trx_resp[2]),
	.B(apb_d_resp_rd_data_net[29]),
	.C(tcm0_d_resp_rd_data_net[29]),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_rd_data_0_Z[29])
);
defparam \cpu_i_resp_rd_data_0[29] .INIT=16'hECA0;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[1]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[1]),
	.C(AHB_HRDATA[1]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[1])
);
defparam \cpu_i_resp_rd_data_0[1] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[0]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[0]),
	.C(AHB_HRDATA[0]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[0])
);
defparam \cpu_i_resp_rd_data_0[0] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[7]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[7]),
	.C(AHB_HRDATA[7]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[7])
);
defparam \cpu_i_resp_rd_data_0[7] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[11]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[11]),
	.C(AHB_HRDATA[11]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[11])
);
defparam \cpu_i_resp_rd_data_0[11] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[14]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[14]),
	.C(AHB_HRDATA[14]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[14])
);
defparam \cpu_i_resp_rd_data_0[14] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[15]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[15]),
	.C(AHB_HRDATA[15]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[15])
);
defparam \cpu_i_resp_rd_data_0[15] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[12]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[12]),
	.C(AHB_HRDATA[12]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[12])
);
defparam \cpu_i_resp_rd_data_0[12] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[5]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[5]),
	.C(AHB_HRDATA[5]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[5])
);
defparam \cpu_i_resp_rd_data_0[5] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[8]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[8]),
	.C(AHB_HRDATA[8]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[8])
);
defparam \cpu_i_resp_rd_data_0[8] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[6]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[6]),
	.C(AHB_HRDATA[6]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[6])
);
defparam \cpu_i_resp_rd_data_0[6] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[10]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[10]),
	.C(AHB_HRDATA[10]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[10])
);
defparam \cpu_i_resp_rd_data_0[10] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[4]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[4]),
	.C(AHB_HRDATA[4]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[4])
);
defparam \cpu_i_resp_rd_data_0[4] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[2]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[2]),
	.C(AHB_HRDATA[2]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[2])
);
defparam \cpu_i_resp_rd_data_0[2] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[13]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[13]),
	.C(AHB_HRDATA[13]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[13])
);
defparam \cpu_i_resp_rd_data_0[13] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[3]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[3]),
	.C(AHB_HRDATA[3]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[3])
);
defparam \cpu_i_resp_rd_data_0[3] .INIT=16'hF888;
// @38:3172
  CFG4 \cpu_i_resp_rd_data_0[9]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[9]),
	.C(AHB_HRDATA[9]),
	.D(i_trx_resp_0),
	.Y(cpu_i_resp_rd_data_0_Z[9])
);
defparam \cpu_i_resp_rd_data_0[9] .INIT=16'hF888;
// @38:3158
  CFG4 cpu_i_resp_valid_0 (
	.A(i_trx_resp[0]),
	.B(i_trx_resp[2]),
	.C(tcm0_i_resp_valid_net),
	.D(i_trx_resp_valid),
	.Y(cpu_i_resp_valid_0_Z)
);
defparam cpu_i_resp_valid_0.INIT=16'hEAC0;
// @38:3667
  CFG3 cpu_d_resp_valid_rd_0 (
	.A(d_trx_resp[9]),
	.B(d_trx_resp[3]),
	.C(subsys_cfg_d_resp_valid),
	.Y(cpu_d_resp_valid_rd_0_Z)
);
defparam cpu_d_resp_valid_rd_0.INIT=8'hEC;
// @38:3707
  CFG4 cpu_d_resp_error_sig_a0_4_0 (
	.A(subsys_cfg_d_resp_valid),
	.B(d_trx_resp[9]),
	.C(req_buffer_resp_sel[5]),
	.D(req_buffer_resp_sel[4]),
	.Y(cpu_d_resp_error_sig_a0_4_0_Z)
);
defparam cpu_d_resp_error_sig_a0_4_0.INIT=16'h0008;
// @38:3668
  CFG4 un2_cpu_d_resp_valid_rd_0 (
	.A(d_trx_resp_valid_pkd[0]),
	.B(d_trx_resp_valid_pkd[1]),
	.C(un2_cpu_d_resp_valid_rd_s_out),
	.D(buff_rd_ptr[0]),
	.Y(un2_cpu_d_resp_valid_rd_0_Z)
);
defparam un2_cpu_d_resp_valid_rd_0.INIT=16'hC0A0;
// @38:3346
  CFG4 subsys_cfg_d_resp_ready (
	.A(cpu_debug_mode_net),
	.B(debug_sysbus_resp_ready_net),
	.C(d_trx_resp_valid),
	.D(d_trx_resp[9]),
	.Y(subsys_cfg_d_resp_ready_Z)
);
defparam subsys_cfg_d_resp_ready.INIT=16'hD000;
// @38:3715
  CFG2 \un1_cpu_d_resp_rd_data_sig[0]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[0]),
	.Y(un1_cpu_d_resp_rd_data_sig_Z[0])
);
defparam \un1_cpu_d_resp_rd_data_sig[0] .INIT=4'h8;
// @38:3715
  CFG2 \un1_cpu_d_resp_rd_data_sig[1]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[1]),
	.Y(un1_cpu_d_resp_rd_data_sig_Z[1])
);
defparam \un1_cpu_d_resp_rd_data_sig[1] .INIT=4'h8;
// @38:3715
  CFG2 \un1_cpu_d_resp_rd_data_sig[2]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[2]),
	.Y(un1_cpu_d_resp_rd_data_sig_Z[2])
);
defparam \un1_cpu_d_resp_rd_data_sig[2] .INIT=4'h8;
// @38:3165
  CFG3 cpu_i_resp_error (
	.A(apb_d_resp_error_net),
	.B(i_trx_resp[0]),
	.C(i_trx_resp[5]),
	.Y(cpu_i_resp_error_sel)
);
defparam cpu_i_resp_error.INIT=8'hEC;
// @38:3014
  CFG2 un24_cpu_i_req_is_apb_14 (
	.A(apb_i_req_addr_net[31]),
	.B(apb_i_req_addr_net[30]),
	.Y(un24_cpu_i_req_is_apb_14_Z)
);
defparam un24_cpu_i_req_is_apb_14.INIT=4'h1;
// @38:3493
  CFG3 tcm0_d_req_valid_1 (
	.A(req_os_d_src_Z[6]),
	.B(apb_d_req_valid_net_2),
	.C(req_os_d_src_7),
	.Y(tcm0_d_req_valid_1_Z)
);
defparam tcm0_d_req_valid_1.INIT=8'h04;
// @38:3337
  CFG2 subsys_cfg_d_req_valid_0 (
	.A(apb_d_req_valid_net_3),
	.B(apb_d_req_valid_net_2),
	.Y(subsys_cfg_d_req_valid_0_1z)
);
defparam subsys_cfg_d_req_valid_0.INIT=4'h8;
// @38:3682
  CFG4 un9_cpu_d_resp_valid_sig_2 (
	.A(req_os_d_src_Z[8]),
	.B(d_trx_resp[2]),
	.C(req_os_d_src_7),
	.D(d_trx_resp[1]),
	.Y(un9_cpu_d_resp_valid_sig_2_Z)
);
defparam un9_cpu_d_resp_valid_sig_2.INIT=16'h0400;
// @38:3655
  CFG4 un3_cpu_d_req_ready_sig_a0_1 (
	.A(cpu_d_wr_rd_state[1]),
	.B(N_113),
	.C(gnt_m3_i_a3_0),
	.D(N_49),
	.Y(un3_cpu_d_req_ready_sig_a0_1_Z)
);
defparam un3_cpu_d_req_ready_sig_a0_1.INIT=16'h4404;
// @38:3014
  CFG4 un24_cpu_i_req_is_apb_10 (
	.A(apb_i_req_addr_net[28]),
	.B(ahb_i_req_addr_net[10]),
	.C(ahb_i_req_addr_net[5]),
	.D(apb_i_req_addr_net[29]),
	.Y(un24_cpu_i_req_is_apb_10_Z)
);
defparam un24_cpu_i_req_is_apb_10.INIT=16'h0001;
// @38:3014
  CFG4 un24_cpu_i_req_is_apb_9 (
	.A(ahb_i_req_addr_net[8]),
	.B(ahb_i_req_addr_net[7]),
	.C(ahb_i_req_addr_net[6]),
	.D(ahb_i_req_addr_net[3]),
	.Y(un24_cpu_i_req_is_apb_9_Z)
);
defparam un24_cpu_i_req_is_apb_9.INIT=16'h0001;
// @38:3014
  CFG4 un24_cpu_i_req_is_apb_8 (
	.A(ahb_i_req_addr_net[14]),
	.B(ahb_i_req_addr_net[13]),
	.C(ahb_i_req_addr_net[11]),
	.D(ahb_i_req_addr_net[4]),
	.Y(un24_cpu_i_req_is_apb_8_Z)
);
defparam un24_cpu_i_req_is_apb_8.INIT=16'h0002;
// @38:3014
  CFG4 un24_cpu_i_req_is_apb_7 (
	.A(apb_i_req_addr_net[27]),
	.B(apb_i_req_addr_net[26]),
	.C(apb_i_req_addr_net[25]),
	.D(ahb_i_req_addr_net[9]),
	.Y(un24_cpu_i_req_is_apb_7_Z)
);
defparam un24_cpu_i_req_is_apb_7.INIT=16'h0010;
// @38:3012
  CFG4 un16_cpu_i_req_is_apb_20 (
	.A(apb_i_req_addr_net[31]),
	.B(apb_i_req_addr_net[27]),
	.C(ahb_i_req_addr_net[3]),
	.D(apb_i_req_addr_net[28]),
	.Y(un16_cpu_i_req_is_apb_20_Z)
);
defparam un16_cpu_i_req_is_apb_20.INIT=16'h0010;
// @38:3012
  CFG4 un16_cpu_i_req_is_apb_19 (
	.A(ahb_i_req_addr_net[8]),
	.B(ahb_i_req_addr_net[7]),
	.C(ahb_i_req_addr_net[6]),
	.D(ahb_i_req_addr_net[4]),
	.Y(un16_cpu_i_req_is_apb_19_Z)
);
defparam un16_cpu_i_req_is_apb_19.INIT=16'h8000;
// @38:3012
  CFG4 un16_cpu_i_req_is_apb_18 (
	.A(ahb_i_req_addr_net[13]),
	.B(ahb_i_req_addr_net[11]),
	.C(ahb_i_req_addr_net[10]),
	.D(ahb_i_req_addr_net[9]),
	.Y(un16_cpu_i_req_is_apb_18_Z)
);
defparam un16_cpu_i_req_is_apb_18.INIT=16'h8000;
// @38:3012
  CFG4 un16_cpu_i_req_is_apb_17 (
	.A(ahb_i_req_addr_net[15]),
	.B(ahb_i_req_addr_net[16]),
	.C(ahb_i_req_addr_net[14]),
	.D(ahb_i_req_addr_net[12]),
	.Y(un16_cpu_i_req_is_apb_17_Z)
);
defparam un16_cpu_i_req_is_apb_17.INIT=16'h0200;
// @38:3012
  CFG4 un16_cpu_i_req_is_apb_16 (
	.A(apb_i_req_addr_net[21]),
	.B(apb_i_req_addr_net[26]),
	.C(apb_i_req_addr_net[25]),
	.D(apb_i_req_addr_net[29]),
	.Y(un16_cpu_i_req_is_apb_16_Z)
);
defparam un16_cpu_i_req_is_apb_16.INIT=16'h0010;
// @38:3012
  CFG4 un16_cpu_i_req_is_apb_15 (
	.A(apb_i_req_addr_net[22]),
	.B(apb_i_req_addr_net[17]),
	.C(apb_i_req_addr_net[24]),
	.D(apb_i_req_addr_net[23]),
	.Y(un16_cpu_i_req_is_apb_15_Z)
);
defparam un16_cpu_i_req_is_apb_15.INIT=16'h0001;
// @38:3075
  CFG4 un1_cpu_i_req_is_tcm0_5_0 (
	.A(apb_i_req_addr_net[23]),
	.B(apb_i_req_addr_net[28]),
	.C(apb_i_req_addr_net[27]),
	.D(apb_i_req_addr_net[24]),
	.Y(un1_cpu_i_req_is_tcm0_5_0_Z)
);
defparam un1_cpu_i_req_is_tcm0_5_0.INIT=16'hFFFE;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[2]  (
	.A(un2_cpu_d_resp_type_0),
	.B(un2_cpu_d_resp_type_Z[6]),
	.C(AHB_HRDATA[2]),
	.D(tcm0_d_resp_rd_data_net[2]),
	.Y(debug_sysbus_resp_rd_data_0_Z[2])
);
defparam \debug_sysbus_resp_rd_data_0[2] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[0]  (
	.A(un2_cpu_d_resp_type_0),
	.B(un2_cpu_d_resp_type_Z[6]),
	.C(AHB_HRDATA[0]),
	.D(tcm0_d_resp_rd_data_net[0]),
	.Y(debug_sysbus_resp_rd_data_0_Z[0])
);
defparam \debug_sysbus_resp_rd_data_0[0] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[1]  (
	.A(un2_cpu_d_resp_type_0),
	.B(un2_cpu_d_resp_type_Z[6]),
	.C(AHB_HRDATA[1]),
	.D(tcm0_d_resp_rd_data_net[1]),
	.Y(debug_sysbus_resp_rd_data_0_Z[1])
);
defparam \debug_sysbus_resp_rd_data_0[1] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[24]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[24]),
	.C(tcm0_d_resp_rd_data_net[24]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[24])
);
defparam \debug_sysbus_resp_rd_data_0[24] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[25]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[25]),
	.C(tcm0_d_resp_rd_data_net[25]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[25])
);
defparam \debug_sysbus_resp_rd_data_0[25] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[7]  (
	.A(un2_cpu_d_resp_type_0),
	.B(un2_cpu_d_resp_type_Z[6]),
	.C(AHB_HRDATA[7]),
	.D(tcm0_d_resp_rd_data_net[7]),
	.Y(debug_sysbus_resp_rd_data_0_Z[7])
);
defparam \debug_sysbus_resp_rd_data_0[7] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[16]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[16]),
	.C(tcm0_d_resp_rd_data_net[16]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[16])
);
defparam \debug_sysbus_resp_rd_data_0[16] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[6]  (
	.A(un2_cpu_d_resp_type_0),
	.B(un2_cpu_d_resp_type_Z[6]),
	.C(AHB_HRDATA[6]),
	.D(tcm0_d_resp_rd_data_net[6]),
	.Y(debug_sysbus_resp_rd_data_0_Z[6])
);
defparam \debug_sysbus_resp_rd_data_0[6] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[3]  (
	.A(un2_cpu_d_resp_type_0),
	.B(un2_cpu_d_resp_type_Z[6]),
	.C(AHB_HRDATA[3]),
	.D(tcm0_d_resp_rd_data_net[3]),
	.Y(debug_sysbus_resp_rd_data_0_Z[3])
);
defparam \debug_sysbus_resp_rd_data_0[3] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[31]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[31]),
	.C(tcm0_d_resp_rd_data_net[31]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_0)
);
defparam \debug_sysbus_resp_rd_data_0[31] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[29]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[29]),
	.C(tcm0_d_resp_rd_data_net[29]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[29])
);
defparam \debug_sysbus_resp_rd_data_0[29] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[23]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[23]),
	.C(tcm0_d_resp_rd_data_net[23]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[23])
);
defparam \debug_sysbus_resp_rd_data_0[23] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[21]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[21]),
	.C(tcm0_d_resp_rd_data_net[21]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[21])
);
defparam \debug_sysbus_resp_rd_data_0[21] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[22]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[22]),
	.C(tcm0_d_resp_rd_data_net[22]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[22])
);
defparam \debug_sysbus_resp_rd_data_0[22] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[27]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[27]),
	.C(tcm0_d_resp_rd_data_net[27]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[27])
);
defparam \debug_sysbus_resp_rd_data_0[27] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[26]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[26]),
	.C(tcm0_d_resp_rd_data_net[26]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[26])
);
defparam \debug_sysbus_resp_rd_data_0[26] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[30]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[30]),
	.C(tcm0_d_resp_rd_data_net[30]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[30])
);
defparam \debug_sysbus_resp_rd_data_0[30] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[28]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[28]),
	.C(tcm0_d_resp_rd_data_net[28]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[28])
);
defparam \debug_sysbus_resp_rd_data_0[28] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[17]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[17]),
	.C(tcm0_d_resp_rd_data_net[17]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[17])
);
defparam \debug_sysbus_resp_rd_data_0[17] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[18]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[18]),
	.C(tcm0_d_resp_rd_data_net[18]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[18])
);
defparam \debug_sysbus_resp_rd_data_0[18] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[20]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[20]),
	.C(tcm0_d_resp_rd_data_net[20]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[20])
);
defparam \debug_sysbus_resp_rd_data_0[20] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[19]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[19]),
	.C(tcm0_d_resp_rd_data_net[19]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[19])
);
defparam \debug_sysbus_resp_rd_data_0[19] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[15]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[15]),
	.C(tcm0_d_resp_rd_data_net[15]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[15])
);
defparam \debug_sysbus_resp_rd_data_0[15] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[13]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[13]),
	.C(tcm0_d_resp_rd_data_net[13]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[13])
);
defparam \debug_sysbus_resp_rd_data_0[13] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[8]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[8]),
	.C(tcm0_d_resp_rd_data_net[8]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[8])
);
defparam \debug_sysbus_resp_rd_data_0[8] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[11]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[11]),
	.C(tcm0_d_resp_rd_data_net[11]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[11])
);
defparam \debug_sysbus_resp_rd_data_0[11] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[12]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[12]),
	.C(tcm0_d_resp_rd_data_net[12]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[12])
);
defparam \debug_sysbus_resp_rd_data_0[12] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[14]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[14]),
	.C(tcm0_d_resp_rd_data_net[14]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[14])
);
defparam \debug_sysbus_resp_rd_data_0[14] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[5]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[5]),
	.C(tcm0_d_resp_rd_data_net[5]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[5])
);
defparam \debug_sysbus_resp_rd_data_0[5] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[9]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[9]),
	.C(tcm0_d_resp_rd_data_net[9]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[9])
);
defparam \debug_sysbus_resp_rd_data_0[9] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[10]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[10]),
	.C(tcm0_d_resp_rd_data_net[10]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[10])
);
defparam \debug_sysbus_resp_rd_data_0[10] .INIT=16'hECA0;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data_0[4]  (
	.A(un2_cpu_d_resp_type_Z[6]),
	.B(apb_d_resp_rd_data_net[4]),
	.C(tcm0_d_resp_rd_data_net[4]),
	.D(un2_cpu_d_resp_type_Z[10]),
	.Y(debug_sysbus_resp_rd_data_0_Z[4])
);
defparam \debug_sysbus_resp_rd_data_0[4] .INIT=16'hECA0;
// @38:3158
  CFG4 cpu_i_resp_valid_1 (
	.A(req_complete_reg),
	.B(apb_resp_sel[0]),
	.C(cpu_i_resp_valid_0_Z),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_valid_1_Z)
);
defparam cpu_i_resp_valid_1.INIT=16'hF8F0;
// @38:3076
  CFG4 \gen_tcm0_i_decode.un8_cpu_i_req_is_tcm0lto17_9  (
	.A(apb_i_req_addr_net[22]),
	.B(apb_i_req_addr_net[21]),
	.C(apb_i_req_addr_net[20]),
	.D(apb_i_req_addr_net[19]),
	.Y(un8_cpu_i_req_is_tcm0lt18_9)
);
defparam \gen_tcm0_i_decode.un8_cpu_i_req_is_tcm0lto17_9 .INIT=16'hFFFE;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[6]  (
	.A(cpu_i_resp_rd_data_0_Z[6]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[6]),
	.Y(cpu_i_resp_rd_data_sel[6])
);
defparam \cpu_i_resp_rd_data[6] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[5]  (
	.A(cpu_i_resp_rd_data_0_Z[5]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[5]),
	.Y(cpu_i_resp_rd_data_sel[5])
);
defparam \cpu_i_resp_rd_data[5] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[4]  (
	.A(cpu_i_resp_rd_data_0_Z[4]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[4]),
	.Y(cpu_i_resp_rd_data_sel[4])
);
defparam \cpu_i_resp_rd_data[4] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[3]  (
	.A(cpu_i_resp_rd_data_0_Z[3]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[3]),
	.Y(cpu_i_resp_rd_data_sel[3])
);
defparam \cpu_i_resp_rd_data[3] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[25]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[25]),
	.C(AHB_HRDATA[25]),
	.Y(cpu_i_resp_rd_data_sel[25])
);
defparam \cpu_i_resp_rd_data[25] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[2]  (
	.A(cpu_i_resp_rd_data_0_Z[2]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[2]),
	.Y(cpu_i_resp_rd_data_sel[2])
);
defparam \cpu_i_resp_rd_data[2] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[0]  (
	.A(cpu_i_resp_rd_data_0_Z[0]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[0]),
	.Y(cpu_i_resp_rd_data_sel[0])
);
defparam \cpu_i_resp_rd_data[0] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[21]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[21]),
	.C(AHB_HRDATA[21]),
	.Y(cpu_i_resp_rd_data_sel[21])
);
defparam \cpu_i_resp_rd_data[21] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[19]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[19]),
	.C(AHB_HRDATA[19]),
	.Y(cpu_i_resp_rd_data_sel[19])
);
defparam \cpu_i_resp_rd_data[19] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[18]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[18]),
	.C(AHB_HRDATA[18]),
	.Y(cpu_i_resp_rd_data_sel[18])
);
defparam \cpu_i_resp_rd_data[18] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[17]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[17]),
	.C(AHB_HRDATA[17]),
	.Y(cpu_i_resp_rd_data_sel[17])
);
defparam \cpu_i_resp_rd_data[17] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[15]  (
	.A(cpu_i_resp_rd_data_0_Z[15]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[15]),
	.Y(cpu_i_resp_rd_data_sel[15])
);
defparam \cpu_i_resp_rd_data[15] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[14]  (
	.A(cpu_i_resp_rd_data_0_Z[14]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[14]),
	.Y(cpu_i_resp_rd_data_sel[14])
);
defparam \cpu_i_resp_rd_data[14] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[13]  (
	.A(cpu_i_resp_rd_data_0_Z[13]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[13]),
	.Y(cpu_i_resp_rd_data_sel[13])
);
defparam \cpu_i_resp_rd_data[13] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[12]  (
	.A(cpu_i_resp_rd_data_0_Z[12]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[12]),
	.Y(cpu_i_resp_rd_data_sel[12])
);
defparam \cpu_i_resp_rd_data[12] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[11]  (
	.A(cpu_i_resp_rd_data_0_Z[11]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[11]),
	.Y(cpu_i_resp_rd_data_sel[11])
);
defparam \cpu_i_resp_rd_data[11] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[10]  (
	.A(cpu_i_resp_rd_data_0_Z[10]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[10]),
	.Y(cpu_i_resp_rd_data_sel[10])
);
defparam \cpu_i_resp_rd_data[10] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[9]  (
	.A(cpu_i_resp_rd_data_0_Z[9]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[9]),
	.Y(cpu_i_resp_rd_data_sel[9])
);
defparam \cpu_i_resp_rd_data[9] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[8]  (
	.A(cpu_i_resp_rd_data_0_Z[8]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[8]),
	.Y(cpu_i_resp_rd_data_sel[8])
);
defparam \cpu_i_resp_rd_data[8] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[31]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[31]),
	.C(AHB_HRDATA[31]),
	.Y(cpu_i_resp_rd_data_sel[31])
);
defparam \cpu_i_resp_rd_data[31] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[30]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[30]),
	.C(AHB_HRDATA[30]),
	.Y(cpu_i_resp_rd_data_sel[30])
);
defparam \cpu_i_resp_rd_data[30] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[29]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[29]),
	.C(AHB_HRDATA[29]),
	.Y(cpu_i_resp_rd_data_sel[29])
);
defparam \cpu_i_resp_rd_data[29] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[28]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[28]),
	.C(AHB_HRDATA[28]),
	.Y(cpu_i_resp_rd_data_sel[28])
);
defparam \cpu_i_resp_rd_data[28] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[27]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[27]),
	.C(AHB_HRDATA[27]),
	.Y(cpu_i_resp_rd_data_sel[27])
);
defparam \cpu_i_resp_rd_data[27] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[26]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[26]),
	.C(AHB_HRDATA[26]),
	.Y(cpu_i_resp_rd_data_sel[26])
);
defparam \cpu_i_resp_rd_data[26] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[22]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[22]),
	.C(AHB_HRDATA[22]),
	.Y(cpu_i_resp_rd_data_sel[22])
);
defparam \cpu_i_resp_rd_data[22] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[7]  (
	.A(cpu_i_resp_rd_data_0_Z[7]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[7]),
	.Y(cpu_i_resp_rd_data_sel[7])
);
defparam \cpu_i_resp_rd_data[7] .INIT=8'hEA;
// @38:3721
  CFG4 \un19_cpu_d_resp_rd_data_sig[3]  (
	.A(req_buffer_resp_sel[5]),
	.B(subsys_cfg_d_resp_valid),
	.C(subsys_cfg_d_resp_ready_Z),
	.D(req_buffer_resp_sel[0]),
	.Y(un19_cpu_d_resp_rd_data_sig_Z[3])
);
defparam \un19_cpu_d_resp_rd_data_sig[3] .INIT=16'h8000;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[20]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[20]),
	.C(AHB_HRDATA[20]),
	.Y(cpu_i_resp_rd_data_sel[20])
);
defparam \cpu_i_resp_rd_data[20] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[16]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_0),
	.C(AHB_HRDATA[16]),
	.Y(cpu_i_resp_rd_data_sel[16])
);
defparam \cpu_i_resp_rd_data[16] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[1]  (
	.A(cpu_i_resp_rd_data_0_Z[1]),
	.B(i_trx_resp[2]),
	.C(tcm0_d_resp_rd_data_net[1]),
	.Y(cpu_i_resp_rd_data_sel[1])
);
defparam \cpu_i_resp_rd_data[1] .INIT=8'hEA;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[23]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[23]),
	.C(AHB_HRDATA[23]),
	.Y(cpu_i_resp_rd_data_sel[23])
);
defparam \cpu_i_resp_rd_data[23] .INIT=8'hEC;
// @38:3172
  CFG3 \cpu_i_resp_rd_data[24]  (
	.A(i_trx_resp_0),
	.B(cpu_i_resp_rd_data_0_Z[24]),
	.C(AHB_HRDATA[24]),
	.Y(cpu_i_resp_rd_data_sel[24])
);
defparam \cpu_i_resp_rd_data[24] .INIT=8'hEC;
// @38:3010
  CFG4 un1_cpu_i_req_is_apb (
	.A(N_49),
	.B(apb_i_req_addr_net[31]),
	.C(apb_i_req_addr_net[29]),
	.D(apb_i_req_addr_net[28]),
	.Y(un1_cpu_i_req_is_apb_Z)
);
defparam un1_cpu_i_req_is_apb.INIT=16'hDFFF;
// @38:3076
  CFG4 \gen_tcm0_i_decode.un8_cpu_i_req_is_tcm0lto17_8  (
	.A(apb_i_req_addr_net[18]),
	.B(apb_i_req_addr_net[17]),
	.C(ahb_i_req_addr_net[16]),
	.D(ahb_i_req_addr_net[15]),
	.Y(un8_cpu_i_req_is_tcm0lt18_8)
);
defparam \gen_tcm0_i_decode.un8_cpu_i_req_is_tcm0lto17_8 .INIT=16'hFFFE;
// @38:3075
  CFG4 un1_cpu_i_req_is_tcm0_2 (
	.A(apb_i_req_addr_net[26]),
	.B(apb_i_req_addr_net[25]),
	.C(apb_i_req_addr_net[31]),
	.D(apb_i_req_addr_net[29]),
	.Y(un1_cpu_i_req_is_tcm0_2_1z)
);
defparam un1_cpu_i_req_is_tcm0_2.INIT=16'hFFFE;
// @38:3031
  CFG4 un1_m1_0_a2_0 (
	.A(un1_N_7),
	.B(sticky_reset_reg),
	.C(apb_i_req_addr_net[28]),
	.D(apb_i_req_addr_net[29]),
	.Y(un1_N_3_mux_0)
);
defparam un1_m1_0_a2_0.INIT=16'h000E;
// @38:3667
  CFG4 cpu_d_resp_valid_rd_2 (
	.A(un1_cpu_d_resp_valid_rd_s_0_Z),
	.B(un4_cpu_d_resp_valid_rd_out),
	.C(d_trx_resp[10]),
	.D(d_trx_resp_valid),
	.Y(cpu_d_resp_valid_rd_2_Z)
);
defparam cpu_d_resp_valid_rd_2.INIT=16'hEC00;
// @38:3202
  CFG4 \ahb_d_req_addr[15]  (
	.A(sba_req_addr_int[15]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[15]),
	.Y(ahb_d_req_addr_net_14)
);
defparam \ahb_d_req_addr[15] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[16]  (
	.A(sba_req_addr_int[16]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[16]),
	.Y(ahb_d_req_addr_net_15)
);
defparam \ahb_d_req_addr[16] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[17]  (
	.A(sba_req_addr_int[17]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[17]),
	.Y(apb_d_req_addr_net[17])
);
defparam \ahb_d_req_addr[17] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[18]  (
	.A(sba_req_addr_int[18]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[18]),
	.Y(apb_d_req_addr_net[18])
);
defparam \ahb_d_req_addr[18] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[19]  (
	.A(sba_req_addr_int[19]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[19]),
	.Y(apb_d_req_addr_net[19])
);
defparam \ahb_d_req_addr[19] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[20]  (
	.A(sba_req_addr_int[20]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[20]),
	.Y(apb_d_req_addr_net[20])
);
defparam \ahb_d_req_addr[20] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[21]  (
	.A(sba_req_addr_int[21]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[21]),
	.Y(apb_d_req_addr_net[21])
);
defparam \ahb_d_req_addr[21] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[22]  (
	.A(sba_req_addr_int[22]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[22]),
	.Y(apb_d_req_addr_net[22])
);
defparam \ahb_d_req_addr[22] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[23]  (
	.A(sba_req_addr_int[23]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[23]),
	.Y(apb_d_req_addr_net[23])
);
defparam \ahb_d_req_addr[23] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[24]  (
	.A(sba_req_addr_int[24]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[24]),
	.Y(apb_d_req_addr_net[24])
);
defparam \ahb_d_req_addr[24] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[25]  (
	.A(sba_req_addr_int[25]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[25]),
	.Y(apb_d_req_addr_net[25])
);
defparam \ahb_d_req_addr[25] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[26]  (
	.A(sba_req_addr_int[26]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[26]),
	.Y(apb_d_req_addr_net[26])
);
defparam \ahb_d_req_addr[26] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[28]  (
	.A(sba_req_addr_int[28]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[28]),
	.Y(apb_d_req_addr_net[28])
);
defparam \ahb_d_req_addr[28] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[29]  (
	.A(sba_req_addr_int[29]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[29]),
	.Y(apb_d_req_addr_net[29])
);
defparam \ahb_d_req_addr[29] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[30]  (
	.A(sba_req_addr_int[30]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[30]),
	.Y(apb_d_req_addr_net[30])
);
defparam \ahb_d_req_addr[30] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr[31]  (
	.A(sba_req_addr_int[31]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[31]),
	.Y(apb_d_req_addr_net[31])
);
defparam \ahb_d_req_addr[31] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[13]  (
	.A(sba_req_addr_int[13]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[13]),
	.Y(ahb_d_req_addr[13])
);
defparam \ahb_d_req_addr_cZ[13] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[11]  (
	.A(sba_req_addr_int[11]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[11]),
	.Y(ahb_d_req_addr[11])
);
defparam \ahb_d_req_addr_cZ[11] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[10]  (
	.A(sba_req_addr_int[10]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[10]),
	.Y(ahb_d_req_addr[10])
);
defparam \ahb_d_req_addr_cZ[10] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[9]  (
	.A(sba_req_addr_int[9]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[9]),
	.Y(ahb_d_req_addr[9])
);
defparam \ahb_d_req_addr_cZ[9] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[8]  (
	.A(sba_req_addr_int[8]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[8]),
	.Y(ahb_d_req_addr[8])
);
defparam \ahb_d_req_addr_cZ[8] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[7]  (
	.A(sba_req_addr_int[7]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[7]),
	.Y(ahb_d_req_addr[7])
);
defparam \ahb_d_req_addr_cZ[7] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[6]  (
	.A(sba_req_addr_int[6]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[6]),
	.Y(ahb_d_req_addr[6])
);
defparam \ahb_d_req_addr_cZ[6] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[5]  (
	.A(sba_req_addr_int[5]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[5]),
	.Y(ahb_d_req_addr[5])
);
defparam \ahb_d_req_addr_cZ[5] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[4]  (
	.A(sba_req_addr_int[4]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[4]),
	.Y(ahb_d_req_addr[4])
);
defparam \ahb_d_req_addr_cZ[4] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[3]  (
	.A(sba_req_addr_int[3]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[3]),
	.Y(ahb_d_req_addr[3])
);
defparam \ahb_d_req_addr_cZ[3] .INIT=16'hB380;
// @38:3202
  CFG3 \ahb_d_req_addr_cZ[2]  (
	.A(debug_sysbus_req_addr_net_2),
	.B(cpu_d_req_addr_net[2]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_addr[2])
);
defparam \ahb_d_req_addr_cZ[2] .INIT=8'hAC;
// @38:3202
  CFG4 \ahb_d_req_addr[27]  (
	.A(sba_req_addr_int[27]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[27]),
	.Y(apb_d_req_addr_net[27])
);
defparam \ahb_d_req_addr[27] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[14]  (
	.A(sba_req_addr_int[14]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[14]),
	.Y(ahb_d_req_addr[14])
);
defparam \ahb_d_req_addr_cZ[14] .INIT=16'hB380;
// @38:3202
  CFG4 \ahb_d_req_addr_cZ[12]  (
	.A(sba_req_addr_int[12]),
	.B(cpu_debug_mode_net),
	.C(sba_req_addr_1),
	.D(cpu_d_req_addr_net[12]),
	.Y(ahb_d_req_addr[12])
);
defparam \ahb_d_req_addr_cZ[12] .INIT=16'hB380;
// @38:3202
  CFG3 \ahb_d_req_addr[1]  (
	.A(debug_sysbus_req_addr_net_1),
	.B(cpu_d_req_addr_net[1]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_addr_net_0)
);
defparam \ahb_d_req_addr[1] .INIT=8'hAC;
// @38:3082
  CFG4 tcm0_i_req_valid_2_1 (
	.A(i_trx_resp_valid_pkd_0),
	.B(i_trx_resp_pkd[5]),
	.C(apb_i_req_valid_net_2_0),
	.D(un12_req_os_i_src[5]),
	.Y(tcm0_i_req_valid_2_1_Z)
);
defparam tcm0_i_req_valid_2_1.INIT=16'h0070;
// @38:3014
  CFG3 un24_cpu_i_req_is_apb_11 (
	.A(apb_i_req_addr_net[23]),
	.B(un24_cpu_i_req_is_apb_7_Z),
	.C(apb_i_req_addr_net[24]),
	.Y(un24_cpu_i_req_is_apb_11_Z)
);
defparam un24_cpu_i_req_is_apb_11.INIT=8'h04;
// @38:3012
  CFG4 un17_cpu_d_req_is_apb_11 (
	.A(debug_sysbus_req_addr_net_28),
	.B(cpu_debug_mode_net),
	.C(apb_d_req_addr_net[31]),
	.D(cpu_d_req_addr_net[28]),
	.Y(un17_cpu_d_req_is_apb_11_Z)
);
defparam un17_cpu_d_req_is_apb_11.INIT=16'h0407;
// @38:3012
  CFG2 un17_cpu_d_req_is_apb_8 (
	.A(apb_d_req_addr_net[23]),
	.B(apb_d_req_addr_net[22]),
	.Y(un17_cpu_d_req_is_apb_8_Z)
);
defparam un17_cpu_d_req_is_apb_8.INIT=4'h1;
// @38:3012
  CFG2 un17_cpu_d_req_is_apb_2 (
	.A(apb_d_req_addr_net[18]),
	.B(apb_d_req_addr_net[17]),
	.Y(un17_cpu_d_req_is_apb_2_Z)
);
defparam un17_cpu_d_req_is_apb_2.INIT=4'h1;
// @38:3012
  CFG4 un17_cpu_d_req_is_apb_1 (
	.A(debug_sysbus_req_addr_net_5),
	.B(cpu_debug_mode_net),
	.C(cpu_d_req_addr_net[5]),
	.D(ahb_d_req_addr[6]),
	.Y(un17_cpu_d_req_is_apb_1_Z)
);
defparam un17_cpu_d_req_is_apb_1.INIT=16'hB800;
// @38:3012
  CFG4 un17_cpu_d_req_is_apb_0 (
	.A(debug_sysbus_req_addr_net_4),
	.B(cpu_debug_mode_net),
	.C(cpu_d_req_addr_net[4]),
	.D(ahb_d_req_addr[3]),
	.Y(un17_cpu_d_req_is_apb_0_Z)
);
defparam un17_cpu_d_req_is_apb_0.INIT=16'hB800;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[4]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[4]),
	.C(AHB_HRDATA[4]),
	.Y(cpu_d_resp_rd_data_net[4])
);
defparam \debug_sysbus_resp_rd_data[4] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[17]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[17]),
	.C(AHB_HRDATA[17]),
	.Y(cpu_d_resp_rd_data_net[17])
);
defparam \debug_sysbus_resp_rd_data[17] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[18]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[18]),
	.C(AHB_HRDATA[18]),
	.Y(cpu_d_resp_rd_data_net[18])
);
defparam \debug_sysbus_resp_rd_data[18] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[19]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[19]),
	.C(AHB_HRDATA[19]),
	.Y(cpu_d_resp_rd_data_net[19])
);
defparam \debug_sysbus_resp_rd_data[19] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[20]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[20]),
	.C(AHB_HRDATA[20]),
	.Y(cpu_d_resp_rd_data_net[20])
);
defparam \debug_sysbus_resp_rd_data[20] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[22]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[22]),
	.C(AHB_HRDATA[22]),
	.Y(cpu_d_resp_rd_data_net[22])
);
defparam \debug_sysbus_resp_rd_data[22] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[26]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[26]),
	.C(AHB_HRDATA[26]),
	.Y(cpu_d_resp_rd_data_net[26])
);
defparam \debug_sysbus_resp_rd_data[26] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[27]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[27]),
	.C(AHB_HRDATA[27]),
	.Y(cpu_d_resp_rd_data_net[27])
);
defparam \debug_sysbus_resp_rd_data[27] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[30]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[30]),
	.C(AHB_HRDATA[30]),
	.Y(cpu_d_resp_rd_data_net[30])
);
defparam \debug_sysbus_resp_rd_data[30] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[8]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[8]),
	.C(AHB_HRDATA[8]),
	.Y(cpu_d_resp_rd_data_net[8])
);
defparam \debug_sysbus_resp_rd_data[8] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[9]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[9]),
	.C(AHB_HRDATA[9]),
	.Y(cpu_d_resp_rd_data_net[9])
);
defparam \debug_sysbus_resp_rd_data[9] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[11]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[11]),
	.C(AHB_HRDATA[11]),
	.Y(cpu_d_resp_rd_data_net[11])
);
defparam \debug_sysbus_resp_rd_data[11] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[14]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[14]),
	.C(AHB_HRDATA[14]),
	.Y(cpu_d_resp_rd_data_net[14])
);
defparam \debug_sysbus_resp_rd_data[14] .INIT=8'hEC;
// @38:3158
  CFG4 cpu_i_resp_valid (
	.A(i_trx_resp_0),
	.B(ahb_resp_sel[0]),
	.C(N_201),
	.D(cpu_i_resp_valid_1_Z),
	.Y(cpu_i_resp_valid_sel)
);
defparam cpu_i_resp_valid.INIT=16'hFF08;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[10]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[10]),
	.C(AHB_HRDATA[10]),
	.Y(cpu_d_resp_rd_data_net[10])
);
defparam \debug_sysbus_resp_rd_data[10] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[15]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[15]),
	.C(AHB_HRDATA[15]),
	.Y(cpu_d_resp_rd_data_net[15])
);
defparam \debug_sysbus_resp_rd_data[15] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[31]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_0),
	.C(AHB_HRDATA[31]),
	.Y(cpu_d_resp_rd_data_net[31])
);
defparam \debug_sysbus_resp_rd_data[31] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[23]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[23]),
	.C(AHB_HRDATA[23]),
	.Y(cpu_d_resp_rd_data_net[23])
);
defparam \debug_sysbus_resp_rd_data[23] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[5]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[5]),
	.C(AHB_HRDATA[5]),
	.Y(cpu_d_resp_rd_data_net[5])
);
defparam \debug_sysbus_resp_rd_data[5] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[21]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[21]),
	.C(AHB_HRDATA[21]),
	.Y(cpu_d_resp_rd_data_net[21])
);
defparam \debug_sysbus_resp_rd_data[21] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[28]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[28]),
	.C(AHB_HRDATA[28]),
	.Y(cpu_d_resp_rd_data_net[28])
);
defparam \debug_sysbus_resp_rd_data[28] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[29]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[29]),
	.C(AHB_HRDATA[29]),
	.Y(cpu_d_resp_rd_data_net[29])
);
defparam \debug_sysbus_resp_rd_data[29] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[12]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[12]),
	.C(AHB_HRDATA[12]),
	.Y(cpu_d_resp_rd_data_net[12])
);
defparam \debug_sysbus_resp_rd_data[12] .INIT=8'hEC;
// @38:3715
  CFG3 \debug_sysbus_resp_rd_data[13]  (
	.A(un2_cpu_d_resp_type_0),
	.B(debug_sysbus_resp_rd_data_0_Z[13]),
	.C(AHB_HRDATA[13]),
	.Y(cpu_d_resp_rd_data_net[13])
);
defparam \debug_sysbus_resp_rd_data[13] .INIT=8'hEC;
// @38:3075
  CFG2 un1_cpu_i_req_is_tcm0_5 (
	.A(un1_cpu_i_req_is_tcm0_5_0_Z),
	.B(un8_cpu_i_req_is_tcm0lt18_9),
	.Y(un1_cpu_i_req_is_tcm0_5_1z)
);
defparam un1_cpu_i_req_is_tcm0_5.INIT=4'hE;
// @38:3481
  CFG4 cpu_d_req_is_tcm0_0 (
	.A(debug_sysbus_req_addr_net_30),
	.B(cpu_debug_mode_net),
	.C(cpu_d_req_addr_net[30]),
	.D(apb_d_req_addr_net[31]),
	.Y(cpu_d_req_is_tcm0_0_Z)
);
defparam cpu_d_req_is_tcm0_0.INIT=16'h00B8;
// @38:3014
  CFG4 un25_cpu_d_req_is_apb_3 (
	.A(debug_sysbus_req_addr_net_9),
	.B(cpu_debug_mode_net),
	.C(cpu_d_req_addr_net[9]),
	.D(ahb_d_req_addr[10]),
	.Y(un25_cpu_d_req_is_apb_3_Z)
);
defparam un25_cpu_d_req_is_apb_3.INIT=16'h0047;
// @38:3014
  CFG2 un25_cpu_d_req_is_apb_2 (
	.A(ahb_d_req_addr[8]),
	.B(ahb_d_req_addr[7]),
	.Y(un25_cpu_d_req_is_apb_2_Z)
);
defparam un25_cpu_d_req_is_apb_2.INIT=4'h1;
// @38:3012
  CFG2 un17_cpu_d_req_is_apb_3 (
	.A(ahb_d_req_addr[8]),
	.B(ahb_d_req_addr[7]),
	.Y(un17_cpu_d_req_is_apb_3_Z)
);
defparam un17_cpu_d_req_is_apb_3.INIT=4'h8;
// @36:11794
  CFG4 \ahb_d_req_addr_RNI3851T[20]  (
	.A(debug_sysbus_req_addr_net_29),
	.B(cpu_debug_mode_net),
	.C(cpu_d_req_addr_net[29]),
	.D(apb_d_req_addr_net[20]),
	.Y(ahb_d_req_addr_RNI3851T_Z[20])
);
defparam \ahb_d_req_addr_RNI3851T[20] .INIT=16'h0047;
// @38:3205
  CFG3 \ahb_d_req_wr_data[5]  (
	.A(debug_sysbus_req_wr_data_net_2),
	.B(cpu_d_req_wr_data_net[5]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[5])
);
defparam \ahb_d_req_wr_data[5] .INIT=8'hAC;
// @38:3205
  CFG3 \ahb_d_req_wr_data[6]  (
	.A(debug_sysbus_req_wr_data_net_3),
	.B(cpu_d_req_wr_data_net[6]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[6])
);
defparam \ahb_d_req_wr_data[6] .INIT=8'hAC;
// @38:3205
  CFG3 \ahb_d_req_wr_data[7]  (
	.A(debug_sysbus_req_wr_data_net_4),
	.B(cpu_d_req_wr_data_net[7]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[7])
);
defparam \ahb_d_req_wr_data[7] .INIT=8'hAC;
// @38:3205
  CFG3 \ahb_d_req_wr_data[20]  (
	.A(debug_sysbus_req_wr_data_net_17),
	.B(cpu_d_req_wr_data_net[20]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[20])
);
defparam \ahb_d_req_wr_data[20] .INIT=8'hAC;
// @38:3205
  CFG3 \ahb_d_req_wr_data[21]  (
	.A(debug_sysbus_req_wr_data_net_18),
	.B(cpu_d_req_wr_data_net[21]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[21])
);
defparam \ahb_d_req_wr_data[21] .INIT=8'hAC;
// @38:3205
  CFG3 \ahb_d_req_wr_data[22]  (
	.A(debug_sysbus_req_wr_data_net_19),
	.B(cpu_d_req_wr_data_net[22]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[22])
);
defparam \ahb_d_req_wr_data[22] .INIT=8'hAC;
// @38:3205
  CFG3 \ahb_d_req_wr_data[24]  (
	.A(debug_sysbus_req_wr_data_net_21),
	.B(cpu_d_req_wr_data_net[24]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[24])
);
defparam \ahb_d_req_wr_data[24] .INIT=8'hAC;
// @38:3205
  CFG3 \ahb_d_req_wr_data[25]  (
	.A(debug_sysbus_req_wr_data_net_22),
	.B(cpu_d_req_wr_data_net[25]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[25])
);
defparam \ahb_d_req_wr_data[25] .INIT=8'hAC;
// @38:3205
  CFG3 \ahb_d_req_wr_data[26]  (
	.A(debug_sysbus_req_wr_data_net_23),
	.B(cpu_d_req_wr_data_net[26]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[26])
);
defparam \ahb_d_req_wr_data[26] .INIT=8'hAC;
// @38:3205
  CFG4 \ahb_d_req_wr_data[30]  (
	.A(sba_req_wr_data_int_30),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[30]),
	.Y(ahb_d_req_wr_data_net[30])
);
defparam \ahb_d_req_wr_data[30] .INIT=16'hB380;
// @38:3205
  CFG3 \ahb_d_req_wr_data[31]  (
	.A(debug_sysbus_req_wr_data_net_28),
	.B(cpu_d_req_wr_data_net[31]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[31])
);
defparam \ahb_d_req_wr_data[31] .INIT=8'hAC;
// @38:3205
  CFG3 \ahb_d_req_wr_data[4]  (
	.A(debug_sysbus_req_wr_data_net_1),
	.B(cpu_d_req_wr_data_net[4]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[4])
);
defparam \ahb_d_req_wr_data[4] .INIT=8'hAC;
// @38:3205
  CFG4 \ahb_d_req_wr_data[8]  (
	.A(sba_req_wr_data_int_8),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[8]),
	.Y(ahb_d_req_wr_data_net[8])
);
defparam \ahb_d_req_wr_data[8] .INIT=16'hB380;
// @38:3205
  CFG3 \ahb_d_req_wr_data[10]  (
	.A(debug_sysbus_req_wr_data_net_7),
	.B(cpu_d_req_wr_data_net[10]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[10])
);
defparam \ahb_d_req_wr_data[10] .INIT=8'hAC;
// @38:3205
  CFG4 \ahb_d_req_wr_data[12]  (
	.A(sba_req_wr_data_int_12),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[12]),
	.Y(ahb_d_req_wr_data_net[12])
);
defparam \ahb_d_req_wr_data[12] .INIT=16'hB380;
// @38:3205
  CFG4 \ahb_d_req_wr_data[14]  (
	.A(sba_req_wr_data_int_14),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[14]),
	.Y(ahb_d_req_wr_data_net[14])
);
defparam \ahb_d_req_wr_data[14] .INIT=16'hB380;
// @38:3205
  CFG3 \ahb_d_req_wr_data[15]  (
	.A(debug_sysbus_req_wr_data_net_12),
	.B(cpu_d_req_wr_data_net[15]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[15])
);
defparam \ahb_d_req_wr_data[15] .INIT=8'hAC;
// @38:3205
  CFG4 \ahb_d_req_wr_data[17]  (
	.A(sba_req_wr_data_int_17),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[17]),
	.Y(ahb_d_req_wr_data_net[17])
);
defparam \ahb_d_req_wr_data[17] .INIT=16'hB380;
// @38:3205
  CFG4 \ahb_d_req_wr_data[29]  (
	.A(sba_req_wr_data_int_29),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[29]),
	.Y(ahb_d_req_wr_data_net[29])
);
defparam \ahb_d_req_wr_data[29] .INIT=16'hB380;
// @38:3205
  CFG4 \ahb_d_req_wr_data[28]  (
	.A(sba_req_wr_data_int_28),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[28]),
	.Y(ahb_d_req_wr_data_net[28])
);
defparam \ahb_d_req_wr_data[28] .INIT=16'hB380;
// @38:3205
  CFG4 \ahb_d_req_wr_data[27]  (
	.A(sba_req_wr_data_int_27),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[27]),
	.Y(ahb_d_req_wr_data_net[27])
);
defparam \ahb_d_req_wr_data[27] .INIT=16'hB380;
// @38:3205
  CFG4 \ahb_d_req_wr_data[13]  (
	.A(sba_req_wr_data_int_13),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[13]),
	.Y(ahb_d_req_wr_data_net[13])
);
defparam \ahb_d_req_wr_data[13] .INIT=16'hB380;
// @38:3326
  CFG4 un1_cpu_d_req_is_subsys_cfg_3 (
	.A(debug_sysbus_req_addr_net_31),
	.B(cpu_debug_mode_net),
	.C(cpu_d_req_addr_net[31]),
	.D(ahb_d_req_addr_net_14),
	.Y(un1_cpu_d_req_is_subsys_cfg_3_Z)
);
defparam un1_cpu_d_req_is_subsys_cfg_3.INIT=16'hFFB8;
// @38:3205
  CFG4 \ahb_d_req_wr_data[19]  (
	.A(sba_req_wr_data_int_19),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[19]),
	.Y(ahb_d_req_wr_data_net[19])
);
defparam \ahb_d_req_wr_data[19] .INIT=16'hB380;
// @38:3205
  CFG4 \ahb_d_req_wr_data[11]  (
	.A(sba_req_wr_data_int_11),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[11]),
	.Y(ahb_d_req_wr_data_net[11])
);
defparam \ahb_d_req_wr_data[11] .INIT=16'hB380;
// @38:3205
  CFG3 \ahb_d_req_wr_data[3]  (
	.A(debug_sysbus_req_wr_data_net_0),
	.B(cpu_d_req_wr_data_net[3]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[3])
);
defparam \ahb_d_req_wr_data[3] .INIT=8'hAC;
// @38:3205
  CFG4 \ahb_d_req_wr_data[18]  (
	.A(sba_req_wr_data_int_18),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[18]),
	.Y(ahb_d_req_wr_data_net[18])
);
defparam \ahb_d_req_wr_data[18] .INIT=16'hB380;
// @38:3205
  CFG3 \ahb_d_req_wr_data[23]  (
	.A(debug_sysbus_req_wr_data_net_20),
	.B(cpu_d_req_wr_data_net[23]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[23])
);
defparam \ahb_d_req_wr_data[23] .INIT=8'hAC;
// @38:3205
  CFG4 \ahb_d_req_wr_data[16]  (
	.A(sba_req_wr_data_int_16),
	.B(cpu_debug_mode_net),
	.C(sba_req_wr_byte_en_1),
	.D(cpu_d_req_wr_data_net[16]),
	.Y(ahb_d_req_wr_data_net[16])
);
defparam \ahb_d_req_wr_data[16] .INIT=16'hB380;
// @38:3205
  CFG3 \ahb_d_req_wr_data[9]  (
	.A(debug_sysbus_req_wr_data_net_6),
	.B(cpu_d_req_wr_data_net[9]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_data_net[9])
);
defparam \ahb_d_req_wr_data[9] .INIT=8'hAC;
// @38:3482
  CFG4 \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_7  (
	.A(debug_sysbus_req_addr_net_28),
	.B(cpu_debug_mode_net),
	.C(apb_d_req_addr_net[27]),
	.D(cpu_d_req_addr_net[28]),
	.Y(un8_cpu_d_req_is_tcm0lt18_7)
);
defparam \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_7 .INIT=16'hFBF8;
// @38:3199
  CFG3 \ahb_d_req_wr_byte_en[0]  (
	.A(debug_sysbus_req_wr_byte_en_net[0]),
	.B(cpu_d_req_wr_byte_en_net_0),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_byte_en_net[0])
);
defparam \ahb_d_req_wr_byte_en[0] .INIT=8'hAC;
// @38:3198
  CFG4 \ahb_d_req_rd_byte_en_i_m3[0]  (
	.A(debug_sysbus_req_rd_byte_en_net[0]),
	.B(cpu_debug_mode_net),
	.C(N_96),
	.D(un5_lsu_emi_req_rd_byte_en),
	.Y(N_968)
);
defparam \ahb_d_req_rd_byte_en_i_m3[0] .INIT=16'h8B88;
// @38:3201
  CFG4 un1_cpu_d_req_write_mux (
	.A(debug_sysbus_req_wr_byte_en_net[3]),
	.B(debug_sysbus_req_wr_byte_en_net[2]),
	.C(debug_sysbus_req_wr_byte_en_net[1]),
	.D(debug_sysbus_req_wr_byte_en_net[0]),
	.Y(un1_cpu_d_req_write_mux_Z)
);
defparam un1_cpu_d_req_write_mux.INIT=16'hFFFE;
// @38:3200
  CFG4 un1_cpu_d_req_read_mux (
	.A(debug_sysbus_req_rd_byte_en_net[3]),
	.B(debug_sysbus_req_rd_byte_en_net[2]),
	.C(debug_sysbus_req_rd_byte_en_net[1]),
	.D(debug_sysbus_req_rd_byte_en_net[0]),
	.Y(un1_cpu_d_req_read_mux_Z)
);
defparam un1_cpu_d_req_read_mux.INIT=16'hFFFE;
// @38:3082
  CFG3 tcm0_i_req_valid_2 (
	.A(tcm0_i_req_valid_2_1_Z),
	.B(un3_fence_i_hold),
	.C(ifu_emi_req_valid_1),
	.Y(tcm0_i_req_valid_2_1z)
);
defparam tcm0_i_req_valid_2.INIT=8'h20;
// @38:3014
  CFG3 un24_cpu_i_req_is_apb_15 (
	.A(un24_cpu_i_req_is_apb_9_Z),
	.B(un24_cpu_i_req_is_apb_8_Z),
	.C(un8_cpu_i_req_is_tcm0lt18_8),
	.Y(un24_cpu_i_req_is_apb_15_Z)
);
defparam un24_cpu_i_req_is_apb_15.INIT=8'h08;
// @38:3012
  CFG4 un16_cpu_i_req_is_apb_25 (
	.A(un16_cpu_i_req_is_apb_19_Z),
	.B(un16_cpu_i_req_is_apb_17_Z),
	.C(un16_cpu_i_req_is_apb_16_Z),
	.D(un16_cpu_i_req_is_apb_18_Z),
	.Y(un16_cpu_i_req_is_apb_25_Z)
);
defparam un16_cpu_i_req_is_apb_25.INIT=16'h8000;
// @38:3326
  CFG4 un1_cpu_d_req_is_subsys_cfg_6_0 (
	.A(ahb_d_req_addr_net_15),
	.B(apb_d_req_addr_net[17]),
	.C(apb_d_req_addr_net[23]),
	.D(apb_d_req_addr_net[22]),
	.Y(un1_cpu_d_req_is_subsys_cfg_6_0_Z)
);
defparam un1_cpu_d_req_is_subsys_cfg_6_0.INIT=16'hFFFE;
// @38:3326
  CFG4 un1_cpu_d_req_is_subsys_cfg_5_0 (
	.A(apb_d_req_addr_net[18]),
	.B(apb_d_req_addr_net[20]),
	.C(apb_d_req_addr_net[19]),
	.D(apb_d_req_addr_net[21]),
	.Y(un1_cpu_d_req_is_subsys_cfg_5_0_Z)
);
defparam un1_cpu_d_req_is_subsys_cfg_5_0.INIT=16'hFFFE;
// @38:3326
  CFG4 un1_cpu_d_req_is_subsys_cfg_4_0 (
	.A(apb_d_req_addr_net[27]),
	.B(apb_d_req_addr_net[25]),
	.C(apb_d_req_addr_net[28]),
	.D(apb_d_req_addr_net[29]),
	.Y(un1_cpu_d_req_is_subsys_cfg_4_0_Z)
);
defparam un1_cpu_d_req_is_subsys_cfg_4_0.INIT=16'hFFFE;
// @38:3014
  CFG4 un25_cpu_d_req_is_apb_12 (
	.A(apb_d_req_addr_net[25]),
	.B(apb_d_req_addr_net[26]),
	.C(apb_d_req_addr_net[27]),
	.D(apb_d_req_addr_net[28]),
	.Y(un25_cpu_d_req_is_apb_12_Z)
);
defparam un25_cpu_d_req_is_apb_12.INIT=16'h0002;
// @38:3014
  CFG4 un25_cpu_d_req_is_apb_11 (
	.A(apb_d_req_addr_net[22]),
	.B(apb_d_req_addr_net[21]),
	.C(apb_d_req_addr_net[23]),
	.D(apb_d_req_addr_net[24]),
	.Y(un25_cpu_d_req_is_apb_11_Z)
);
defparam un25_cpu_d_req_is_apb_11.INIT=16'h0001;
// @38:3014
  CFG4 un25_cpu_d_req_is_apb_10 (
	.A(ahb_d_req_addr[13]),
	.B(ahb_d_req_addr[14]),
	.C(ahb_d_req_addr[11]),
	.D(apb_d_req_addr_net[19]),
	.Y(un25_cpu_d_req_is_apb_10_Z)
);
defparam un25_cpu_d_req_is_apb_10.INIT=16'h0004;
// @38:3014
  CFG4 un25_cpu_d_req_is_apb_9 (
	.A(ahb_d_req_addr[5]),
	.B(ahb_d_req_addr[4]),
	.C(ahb_d_req_addr[3]),
	.D(ahb_d_req_addr[6]),
	.Y(un25_cpu_d_req_is_apb_9_Z)
);
defparam un25_cpu_d_req_is_apb_9.INIT=16'h0001;
// @38:3012
  CFG4 un17_cpu_d_req_is_apb_17 (
	.A(apb_d_req_addr_net[24]),
	.B(apb_d_req_addr_net[25]),
	.C(apb_d_req_addr_net[26]),
	.D(apb_d_req_addr_net[27]),
	.Y(un17_cpu_d_req_is_apb_17_Z)
);
defparam un17_cpu_d_req_is_apb_17.INIT=16'h0004;
// @38:3012
  CFG4 un17_cpu_d_req_is_apb_15 (
	.A(ahb_d_req_addr_net_15),
	.B(ahb_d_req_addr[11]),
	.C(apb_d_req_addr_net[19]),
	.D(ahb_d_req_addr[13]),
	.Y(un17_cpu_d_req_is_apb_15_Z)
);
defparam un17_cpu_d_req_is_apb_15.INIT=16'h0400;
// @38:3012
  CFG4 un17_cpu_d_req_is_apb_14 (
	.A(ahb_d_req_addr_net_14),
	.B(ahb_d_req_addr[9]),
	.C(ahb_d_req_addr[10]),
	.D(ahb_d_req_addr[12]),
	.Y(un17_cpu_d_req_is_apb_14_Z)
);
defparam un17_cpu_d_req_is_apb_14.INIT=16'h8000;
// @38:3482
  CFG4 \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_6  (
	.A(apb_d_req_addr_net[25]),
	.B(apb_d_req_addr_net[26]),
	.C(apb_d_req_addr_net[27]),
	.D(apb_d_req_addr_net[28]),
	.Y(un8_cpu_d_req_is_tcm0lto17_6)
);
defparam \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_6 .INIT=16'hFFFE;
// @38:3482
  CFG4 \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_5  (
	.A(apb_d_req_addr_net[22]),
	.B(apb_d_req_addr_net[21]),
	.C(apb_d_req_addr_net[23]),
	.D(apb_d_req_addr_net[24]),
	.Y(un8_cpu_d_req_is_tcm0lto17_5)
);
defparam \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_5 .INIT=16'hFFFE;
// @38:3482
  CFG3 \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_4  (
	.A(apb_d_req_addr_net[19]),
	.B(apb_d_req_addr_net[29]),
	.C(apb_d_req_addr_net[20]),
	.Y(un8_cpu_d_req_is_tcm0lto17_4)
);
defparam \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_4 .INIT=8'hFE;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data[2]  (
	.A(un1_cpu_d_resp_rd_data_sig_Z[2]),
	.B(subsys_hart_gpr_ded_reset_reg),
	.C(debug_sysbus_resp_rd_data_0_Z[2]),
	.D(read_subsys_hart_soft_reg),
	.Y(cpu_d_resp_rd_data_net[2])
);
defparam \debug_sysbus_resp_rd_data[2] .INIT=16'hFEFA;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data[1]  (
	.A(read_subsys_hart_soft_reg),
	.B(debug_sysbus_resp_rd_data_0_Z[1]),
	.C(hart_soft_irq_net),
	.D(un1_cpu_d_resp_rd_data_sig_Z[1]),
	.Y(cpu_d_resp_rd_data_net[1])
);
defparam \debug_sysbus_resp_rd_data[1] .INIT=16'hFFEC;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data[0]  (
	.A(read_subsys_hart_soft_reg),
	.B(debug_sysbus_resp_rd_data_0_Z[0]),
	.C(hart_soft_reset_net),
	.D(un1_cpu_d_resp_rd_data_sig_Z[0]),
	.Y(cpu_d_resp_rd_data_net[0])
);
defparam \debug_sysbus_resp_rd_data[0] .INIT=16'hFFEC;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data[25]  (
	.A(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.B(un2_cpu_d_resp_type_0),
	.C(AHB_HRDATA[25]),
	.D(debug_sysbus_resp_rd_data_0_Z[25]),
	.Y(cpu_d_resp_rd_data_net[25])
);
defparam \debug_sysbus_resp_rd_data[25] .INIT=16'hFFEA;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data[24]  (
	.A(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.B(un2_cpu_d_resp_type_0),
	.C(AHB_HRDATA[24]),
	.D(debug_sysbus_resp_rd_data_0_Z[24]),
	.Y(cpu_d_resp_rd_data_net[24])
);
defparam \debug_sysbus_resp_rd_data[24] .INIT=16'hFFEA;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data[16]  (
	.A(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.B(un2_cpu_d_resp_type_0),
	.C(AHB_HRDATA[16]),
	.D(debug_sysbus_resp_rd_data_0_Z[16]),
	.Y(cpu_d_resp_rd_data_net[16])
);
defparam \debug_sysbus_resp_rd_data[16] .INIT=16'hFFEA;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data[6]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[6]),
	.C(debug_sysbus_resp_rd_data_0_Z[6]),
	.D(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.Y(cpu_d_resp_rd_data_net[6])
);
defparam \debug_sysbus_resp_rd_data[6] .INIT=16'hFFF8;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data[3]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[3]),
	.C(debug_sysbus_resp_rd_data_0_Z[3]),
	.D(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.Y(cpu_d_resp_rd_data_net[3])
);
defparam \debug_sysbus_resp_rd_data[3] .INIT=16'hFFF8;
// @38:3667
  CFG4 cpu_d_resp_valid_rd (
	.A(un2_cpu_d_resp_valid_rd_0_Z),
	.B(cpu_d_resp_valid_rd_0_Z),
	.C(cpu_d_resp_valid_rd_2_Z),
	.D(N_201),
	.Y(cpu_d_resp_valid_rd_Z)
);
defparam cpu_d_resp_valid_rd.INIT=16'hFCFE;
// @36:11794
  CFG4 \ahb_d_req_addr_RNIKJ4HS[29]  (
	.A(apb_d_req_addr_net[28]),
	.B(apb_d_req_addr_net[29]),
	.C(apb_d_req_addr_net[31]),
	.D(apb_d_req_addr_net[30]),
	.Y(N_221)
);
defparam \ahb_d_req_addr_RNIKJ4HS[29] .INIT=16'h0010;
// @38:3482
  CFG4 \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_8  (
	.A(apb_d_req_addr_net[17]),
	.B(apb_d_req_addr_net[18]),
	.C(ahb_d_req_addr_net_14),
	.D(ahb_d_req_addr_net_15),
	.Y(un8_cpu_d_req_is_tcm0lt18_8)
);
defparam \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_8 .INIT=16'hFFFE;
// @38:3715
  CFG4 \debug_sysbus_resp_rd_data[7]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[7]),
	.C(debug_sysbus_resp_rd_data_0_Z[7]),
	.D(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.Y(cpu_d_resp_rd_data_net[7])
);
defparam \debug_sysbus_resp_rd_data[7] .INIT=16'hFFF8;
// @38:3199
  CFG4 \ahb_d_req_wr_byte_en_1[2]  (
	.A(N_155),
	.B(cpu_debug_mode_net),
	.C(lsu_emi_req_rd_byte_en_2_0),
	.D(un1_lsu_emi_req_valid46_1),
	.Y(ahb_d_req_wr_byte_en_net_1[2])
);
defparam \ahb_d_req_wr_byte_en_1[2] .INIT=16'h3022;
// @38:3014
  CFG4 un24_cpu_i_req_is_apb_16 (
	.A(un8_cpu_i_req_is_tcm0lt18_9),
	.B(un24_cpu_i_req_is_apb_10_Z),
	.C(un24_cpu_i_req_is_apb_11_Z),
	.D(un24_cpu_i_req_is_apb_14_Z),
	.Y(un24_cpu_i_req_is_apb_16_Z)
);
defparam un24_cpu_i_req_is_apb_16.INIT=16'h4000;
// @38:3326
  CFG4 un1_cpu_d_req_is_subsys_cfg_8 (
	.A(apb_d_req_addr_net[24]),
	.B(apb_d_req_addr_net[26]),
	.C(apb_d_req_addr_net[30]),
	.D(un1_cpu_d_req_is_subsys_cfg_4_0_Z),
	.Y(un1_cpu_d_req_is_subsys_cfg_8_Z)
);
defparam un1_cpu_d_req_is_subsys_cfg_8.INIT=16'hFFFE;
// @38:3326
  CFG4 un1_cpu_d_req_is_subsys_cfg_7_0 (
	.A(ahb_d_req_addr[12]),
	.B(ahb_d_req_addr[13]),
	.C(ahb_d_req_addr[14]),
	.D(un1_cpu_d_req_is_subsys_cfg_3_Z),
	.Y(un1_cpu_d_req_is_subsys_cfg_7_0_Z)
);
defparam un1_cpu_d_req_is_subsys_cfg_7_0.INIT=16'hFF80;
// @38:3014
  CFG4 un25_cpu_d_req_is_apb_17 (
	.A(un8_cpu_d_req_is_tcm0lt18_8),
	.B(un25_cpu_d_req_is_apb_2_Z),
	.C(apb_d_req_addr_net[31]),
	.D(apb_d_req_addr_net[30]),
	.Y(un25_cpu_d_req_is_apb_17_Z)
);
defparam un25_cpu_d_req_is_apb_17.INIT=16'h0004;
// @38:3012
  CFG4 un17_cpu_d_req_is_apb_21 (
	.A(ahb_d_req_addr[14]),
	.B(apb_d_req_addr_net[21]),
	.C(un17_cpu_d_req_is_apb_15_Z),
	.D(un17_cpu_d_req_is_apb_8_Z),
	.Y(un17_cpu_d_req_is_apb_21_Z)
);
defparam un17_cpu_d_req_is_apb_21.INIT=16'h1000;
// @38:3012
  CFG4 un17_cpu_d_req_is_apb_19 (
	.A(un17_cpu_d_req_is_apb_2_Z),
	.B(un17_cpu_d_req_is_apb_0_Z),
	.C(un17_cpu_d_req_is_apb_1_Z),
	.D(apb_d_req_addr_net[30]),
	.Y(un17_cpu_d_req_is_apb_19_Z)
);
defparam un17_cpu_d_req_is_apb_19.INIT=16'h0080;
// @38:3326
  CFG4 un4_cpu_d_req_is_subsys_cfglto19_3_0_5 (
	.A(ahb_d_req_addr[13]),
	.B(ahb_d_req_addr[14]),
	.C(apb_d_req_addr_net[26]),
	.D(un8_cpu_d_req_is_tcm0lt18_7),
	.Y(un4_cpu_d_req_is_subsys_cfglto19_3_0_5_Z)
);
defparam un4_cpu_d_req_is_subsys_cfglto19_3_0_5.INIT=16'h0007;
// @38:3012
  CFG4 un16_cpu_i_req_is_apb (
	.A(un16_cpu_i_req_is_apb_14_Z),
	.B(un16_cpu_i_req_is_apb_15_Z),
	.C(un16_cpu_i_req_is_apb_20_Z),
	.D(un16_cpu_i_req_is_apb_25_Z),
	.Y(un16_cpu_i_req_is_apb_Z)
);
defparam un16_cpu_i_req_is_apb.INIT=16'h8000;
// @38:3075
  CFG4 un1_cpu_i_req_is_tcm0 (
	.A(un1_cpu_i_req_is_tcm0_2_1z),
	.B(un24_cpu_i_req_is_apb_14_Z),
	.C(un1_cpu_i_req_is_tcm0_5_1z),
	.D(un8_cpu_i_req_is_tcm0lt18_8),
	.Y(un1_cpu_i_req_is_tcm0_Z)
);
defparam un1_cpu_i_req_is_tcm0.INIT=16'hFFFE;
// @38:3198
  CFG4 \ahb_d_req_rd_byte_en_i_m3[3]  (
	.A(debug_sysbus_req_rd_byte_en_net[3]),
	.B(cpu_debug_mode_net),
	.C(lsu_emi_req_rd_byte_en_3_m_0),
	.D(lsu_emi_req_rd_byte_en_iv_0[3]),
	.Y(N_965)
);
defparam \ahb_d_req_rd_byte_en_i_m3[3] .INIT=16'hBBB8;
// @38:3201
  CFG4 ahb_d_req_write (
	.A(N_101),
	.B(lsu_emi_req_valid47),
	.C(cpu_debug_mode_net),
	.D(un1_cpu_d_req_write_mux_Z),
	.Y(ahb_d_req_write_Z)
);
defparam ahb_d_req_write.INIT=16'hFE0E;
// @38:3200
  CFG3 ahb_d_req_read (
	.A(N_96),
	.B(cpu_debug_mode_net),
	.C(un1_cpu_d_req_read_mux_Z),
	.Y(ahb_d_req_read_Z)
);
defparam ahb_d_req_read.INIT=8'hD1;
// @38:3199
  CFG3 \ahb_d_req_wr_byte_en[2]  (
	.A(debug_sysbus_req_wr_byte_en_net[2]),
	.B(ahb_d_req_wr_byte_en_net_1[2]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_byte_en_net[2])
);
defparam \ahb_d_req_wr_byte_en[2] .INIT=8'hEC;
// @38:3655
  CFG3 un3_cpu_d_req_ready_sig_a0_3 (
	.A(un3_cpu_d_req_ready_sig_a0_1_Z),
	.B(un8_cpu_i_req_is_tcm0lt18_8),
	.C(tcm0_i_req_valid_2_1z),
	.Y(un3_cpu_d_req_ready_sig_a0_3_Z)
);
defparam un3_cpu_d_req_ready_sig_a0_3.INIT=8'h20;
// @38:3128
  CFG4 un24_cpu_i_req_is_apb_14_RNIKSJ6C (
	.A(un1_cpu_i_req_is_tcm0_2_1z),
	.B(un24_cpu_i_req_is_apb_14_Z),
	.C(un1_cpu_i_req_is_tcm0_5_1z),
	.D(un8_cpu_i_req_is_tcm0lt18_8),
	.Y(un1_cpu_i_req_is_tcm0_i)
);
defparam un24_cpu_i_req_is_apb_14_RNIKSJ6C.INIT=16'h0001;
// @38:3014
  CFG4 un25_cpu_d_req_is_apb_18 (
	.A(un25_cpu_d_req_is_apb_10_Z),
	.B(un25_cpu_d_req_is_apb_9_Z),
	.C(un25_cpu_d_req_is_apb_3_Z),
	.D(ahb_d_req_addr_RNI3851T_Z[20]),
	.Y(un25_cpu_d_req_is_apb_18_Z)
);
defparam un25_cpu_d_req_is_apb_18.INIT=16'h8000;
// @38:3012
  CFG4 un17_cpu_d_req_is_apb_24 (
	.A(un17_cpu_d_req_is_apb_17_Z),
	.B(un17_cpu_d_req_is_apb_3_Z),
	.C(un17_cpu_d_req_is_apb_11_Z),
	.D(un17_cpu_d_req_is_apb_21_Z),
	.Y(un17_cpu_d_req_is_apb_24_Z)
);
defparam un17_cpu_d_req_is_apb_24.INIT=16'h8000;
// @38:3012
  CFG3 un17_cpu_d_req_is_apb_23 (
	.A(un17_cpu_d_req_is_apb_19_Z),
	.B(ahb_d_req_addr_RNI3851T_Z[20]),
	.C(un17_cpu_d_req_is_apb_14_Z),
	.Y(un17_cpu_d_req_is_apb_23_Z)
);
defparam un17_cpu_d_req_is_apb_23.INIT=8'h80;
// @38:3326
  CFG4 un4_cpu_d_req_is_subsys_cfglto19_3_0_7 (
	.A(apb_d_req_addr_net[22]),
	.B(apb_d_req_addr_net[23]),
	.C(un1_cpu_d_req_is_subsys_cfg_3_Z),
	.D(un4_cpu_d_req_is_subsys_cfglto19_3_0_5_Z),
	.Y(un4_cpu_d_req_is_subsys_cfglto19_3_0_7_Z)
);
defparam un4_cpu_d_req_is_subsys_cfglto19_3_0_7.INIT=16'h0100;
// @38:3482
  CFG4 \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17  (
	.A(un8_cpu_d_req_is_tcm0lt18_8),
	.B(un8_cpu_d_req_is_tcm0lto17_5),
	.C(un8_cpu_d_req_is_tcm0lto17_4),
	.D(un8_cpu_d_req_is_tcm0lto17_6),
	.Y(un8_cpu_d_req_is_tcm0lt18)
);
defparam \gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17 .INIT=16'hFFFE;
// @38:3680
  CFG4 cpu_d_resp_valid_sig (
	.A(un9_cpu_d_resp_valid_sig_Z),
	.B(cpu_d_resp_valid_rd_Z),
	.C(un2_cpu_d_resp_type_Z[1]),
	.D(un2_cpu_d_resp_type_Z[0]),
	.Y(N_1007)
);
defparam cpu_d_resp_valid_sig.INIT=16'hAFAE;
// @38:3198
  CFG4 \ahb_d_req_rd_byte_en_i_m3[2]  (
	.A(cpu_debug_mode_net),
	.B(debug_sysbus_req_rd_byte_en_net[2]),
	.C(lsu_emi_req_rd_byte_en_3_m_0),
	.D(lsu_emi_req_rd_byte_en_iv_0[2]),
	.Y(N_966)
);
defparam \ahb_d_req_rd_byte_en_i_m3[2] .INIT=16'hDDD8;
// @38:3082
  CFG4 tcm0_i_req_valid_2_RNIBGGQB (
	.A(un24_cpu_i_req_is_apb_14_Z),
	.B(tcm0_i_req_valid_2_1z),
	.C(un8_cpu_i_req_is_tcm0lt18_8),
	.D(un1_cpu_i_req_is_tcm0_2_1z),
	.Y(tcm0_m3_e_2)
);
defparam tcm0_i_req_valid_2_RNIBGGQB.INIT=16'h0004;
// @38:3198
  CFG4 \ahb_d_req_rd_byte_en_i_m3[1]  (
	.A(debug_sysbus_req_rd_byte_en_net[1]),
	.B(cpu_debug_mode_net),
	.C(lsu_emi_req_rd_byte_en_2_m_0),
	.D(lsu_emi_req_rd_byte_en_iv_0[1]),
	.Y(N_967)
);
defparam \ahb_d_req_rd_byte_en_i_m3[1] .INIT=16'hBBB8;
// @38:3197
  CFG4 cpu_d_req_valid_mux_1 (
	.A(debug_trx_os_net),
	.B(cpu_d_req_valid_net),
	.C(debug_sysbus_req_valid_net),
	.D(cpu_debug_mode_net),
	.Y(cpu_d_req_valid_mux_1_1z)
);
defparam cpu_d_req_valid_mux_1.INIT=16'h50CC;
// @38:3326
  CFG4 un1_cpu_d_req_is_subsys_cfg_11 (
	.A(un1_cpu_d_req_is_subsys_cfg_5_0_Z),
	.B(un1_cpu_d_req_is_subsys_cfg_6_0_Z),
	.C(un1_cpu_d_req_is_subsys_cfg_7_0_Z),
	.D(un1_cpu_d_req_is_subsys_cfg_8_Z),
	.Y(un1_cpu_d_req_is_subsys_cfg_11_Z)
);
defparam un1_cpu_d_req_is_subsys_cfg_11.INIT=16'hFFFE;
// @38:3014
  CFG4 un25_cpu_d_req_is_apb (
	.A(un25_cpu_d_req_is_apb_12_Z),
	.B(un25_cpu_d_req_is_apb_17_Z),
	.C(un25_cpu_d_req_is_apb_11_Z),
	.D(un25_cpu_d_req_is_apb_18_Z),
	.Y(un25_cpu_d_req_is_apb_Z)
);
defparam un25_cpu_d_req_is_apb.INIT=16'h8000;
// @38:3299
  CFG4 un4_cpu_d_req_is_apb (
	.A(apb_d_req_addr_net[28]),
	.B(apb_d_req_addr_net[29]),
	.C(cpu_d_req_type_1_sm0),
	.D(cpu_d_req_is_tcm0_0_Z),
	.Y(un4_cpu_d_req_is_apb_Z)
);
defparam un4_cpu_d_req_is_apb.INIT=16'h0800;
// @38:3010
  CFG4 cpu_i_req_is_apb (
	.A(un16_cpu_i_req_is_apb_Z),
	.B(un24_cpu_i_req_is_apb_15_Z),
	.C(un1_cpu_i_req_is_apb_Z),
	.D(un24_cpu_i_req_is_apb_16_Z),
	.Y(cpu_i_req_is_apb_1z)
);
defparam cpu_i_req_is_apb.INIT=16'hEFAF;
// @38:3199
  CFG4 \ahb_d_req_wr_byte_en[3]  (
	.A(cpu_debug_mode_net),
	.B(debug_sysbus_req_wr_byte_en_net[3]),
	.C(cpu_d_req_wr_byte_en_net_1_0),
	.D(cpu_d_req_wr_byte_en_net_2_2),
	.Y(ahb_d_req_wr_byte_en_net[3])
);
defparam \ahb_d_req_wr_byte_en[3] .INIT=16'hDDD8;
// @38:3418
  CFG3 cpu_d_req_is_ahb (
	.A(ahb_d_req_write_Z),
	.B(N_221),
	.C(ahb_d_req_read_Z),
	.Y(cpu_d_req_is_ahb_1z)
);
defparam cpu_d_req_is_ahb.INIT=8'hC8;
// @38:3293
  CFG2 un1_cpu_d_req_accepted_2 (
	.A(N_966),
	.B(N_965),
	.Y(un1_cpu_d_req_accepted_2_1z)
);
defparam un1_cpu_d_req_accepted_2.INIT=4'hE;
// @38:3082
  CFG2 un1_cpu_i_req_is_tcm0_5_RNIMJI1D (
	.A(tcm0_m3_e_2),
	.B(un1_cpu_i_req_is_tcm0_5_1z),
	.Y(tcm0_i_req_valid_net)
);
defparam un1_cpu_i_req_is_tcm0_5_RNIMJI1D.INIT=4'h2;
// @38:3293
  CFG2 un1_cpu_d_req_accepted_1 (
	.A(N_967),
	.B(N_968),
	.Y(un1_cpu_d_req_accepted_1_1z)
);
defparam un1_cpu_d_req_accepted_1.INIT=4'hE;
// @38:3128
  CFG3 un1_cpu_i_req_is_apb_1 (
	.A(un1_cpu_i_req_is_tcm0_Z),
	.B(cpu_i_req_is_apb_1z),
	.C(un1_N_3_mux_0),
	.Y(un1_cpu_i_req_is_apb_1_Z)
);
defparam un1_cpu_i_req_is_apb_1.INIT=8'hFD;
// @38:3146
  CFG3 un2_cpu_i_req_ready (
	.A(req_masked_0),
	.B(apb_i_req_ready_net_tz),
	.C(cpu_i_req_is_apb_1z),
	.Y(un2_cpu_i_req_ready_1z)
);
defparam un2_cpu_i_req_ready.INIT=8'h80;
// @38:3199
  CFG4 \ahb_d_req_wr_byte_en[1]  (
	.A(cpu_debug_mode_net),
	.B(debug_sysbus_req_wr_byte_en_net[1]),
	.C(cpu_d_req_wr_byte_en_net_1_0),
	.D(cpu_d_req_wr_byte_en_net_2_0),
	.Y(ahb_d_req_wr_byte_en_net[1])
);
defparam \ahb_d_req_wr_byte_en[1] .INIT=16'hDDD8;
// @38:3299
  CFG4 cpu_d_req_is_apb (
	.A(un25_cpu_d_req_is_apb_Z),
	.B(un4_cpu_d_req_is_apb_Z),
	.C(un17_cpu_d_req_is_apb_23_Z),
	.D(un17_cpu_d_req_is_apb_24_Z),
	.Y(cpu_d_req_is_apb_1z)
);
defparam cpu_d_req_is_apb.INIT=16'hFEEE;
  CFG3 un1_cpu_i_req_is_tcm0_RNIAPLPMB1 (
	.A(un1_cpu_i_req_is_tcm0_Z),
	.B(cpu_i_req_is_apb_1z),
	.C(un1_N_3_mux_0),
	.Y(un1_cpu_i_req_is_apb_1_i)
);
defparam un1_cpu_i_req_is_tcm0_RNIAPLPMB1.INIT=8'h02;
// @38:3337
  CFG4 subsys_cfg_d_req_valid (
	.A(subsys_cfg_d_req_valid_0_1z),
	.B(tcm0_d_req_valid_net_4),
	.C(cpu_d_req_valid_mux_1_1z),
	.D(un1_cpu_d_req_is_subsys_cfg_Z),
	.Y(subsys_cfg_d_req_valid_Z)
);
defparam subsys_cfg_d_req_valid.INIT=16'h0080;
// @38:3655
  CFG3 un3_cpu_d_req_ready_sig_0 (
	.A(cpu_d_req_is_tcm0_Z),
	.B(cpu_d_req_ready_1),
	.C(cpu_d_wr_rd_state[1]),
	.Y(un3_cpu_d_req_ready_sig_0_1z)
);
defparam un3_cpu_d_req_ready_sig_0.INIT=8'hA8;
// @38:3293
  CFG4 un1_cpu_d_req_accepted_2_0 (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(ahb_d_req_wr_byte_en_net[1]),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(ahb_d_req_wr_byte_en_net[3]),
	.Y(un1_cpu_d_req_accepted_2_0_Z)
);
defparam un1_cpu_d_req_accepted_2_0.INIT=16'hFFFE;
// @38:3493
  CFG4 tcm0_d_req_valid (
	.A(cpu_d_req_is_tcm0_Z),
	.B(cpu_d_req_valid_mux_1_1z),
	.C(tcm0_d_req_valid_net_4),
	.D(tcm0_d_req_valid_1_Z),
	.Y(tcm0_d_req_valid_net)
);
defparam tcm0_d_req_valid.INIT=16'h8000;
// @38:3293
  CFG4 un1_cpu_d_req_accepted (
	.A(cpu_d_req_is_fence_Z),
	.B(un1_cpu_d_req_accepted_1_1z),
	.C(un1_cpu_d_req_accepted_2_1z),
	.D(un1_cpu_d_req_accepted_2_0_Z),
	.Y(un1_cpu_d_req_accepted_Z)
);
defparam un1_cpu_d_req_accepted.INIT=16'hFFFE;
// @38:3600
  CFG4 cpu_d_req_is_dummy_target (
	.A(cpu_d_req_type_1_sm0),
	.B(cpu_d_req_is_dummy_target_0_Z),
	.C(cpu_d_req_is_apb_1z),
	.D(cpu_d_req_is_tcm0_Z),
	.Y(cpu_d_req_is_dummy_target_Z)
);
defparam cpu_d_req_is_dummy_target.INIT=16'h0004;
// @38:3655
  CFG4 un3_cpu_d_req_ready_sig_1_1 (
	.A(resp_dest_0),
	.B(cpu_d_wr_rd_state[1]),
	.C(un3_cpu_d_req_ready_sig_0_1z),
	.D(tcm0_d_req_valid_net),
	.Y(un3_cpu_d_req_ready_sig_1_1_Z)
);
defparam un3_cpu_d_req_ready_sig_1_1.INIT=16'hB080;
// @38:3652
  CFG4 cpu_d_req_ready_sig_1 (
	.A(un1_cpu_d_req_is_subsys_cfg_Z),
	.B(subsys_cfg_d_req_ready),
	.C(cpu_d_req_is_dummy_target_Z),
	.D(cpu_d_req_is_fence_Z),
	.Y(cpu_d_req_ready_sig_1_1z)
);
defparam cpu_d_req_ready_sig_1.INIT=16'hFFF4;
// @38:3655
  CFG4 un3_cpu_d_req_ready_sig_1 (
	.A(un1_cpu_i_req_is_tcm0_2_1z),
	.B(un3_cpu_d_req_ready_sig_1_1_Z),
	.C(un3_cpu_d_req_ready_sig_a0_3_Z),
	.D(un1_cpu_i_req_is_tcm0_5_1z),
	.Y(un3_cpu_d_req_ready_sig)
);
defparam un3_cpu_d_req_ready_sig_1.INIT=16'hCC8C;
// @38:3652
  CFG4 cpu_d_req_ready_sig_3 (
	.A(un3_cpu_d_req_ready_sig),
	.B(ahb_d_req_ready_net),
	.C(cpu_d_req_is_ahb_1z),
	.D(cpu_d_req_ready_sig_1_1z),
	.Y(cpu_d_req_ready_sig_3_1z)
);
defparam cpu_d_req_ready_sig_3.INIT=16'hFFEA;
// @38:3146
  CFG4 un1_cpu_i_req_is_apb_1_RNI1ORBMB1 (
	.A(un1_N_3_mux_0),
	.B(un1_cpu_i_req_is_apb_1_Z),
	.C(ahb_i_req_ready_net),
	.D(tcm0_i_req_ready_net),
	.Y(un1_N_5_mux)
);
defparam un1_cpu_i_req_is_apb_1_RNI1ORBMB1.INIT=16'h004C;
// @38:3652
  CFG3 cpu_d_req_ready_sig (
	.A(cpu_d_req_ready_sig_3_1z),
	.B(apb_d_req_ready_net),
	.C(cpu_d_req_is_apb_1z),
	.Y(N_1302)
);
defparam cpu_d_req_ready_sig.INIT=8'hEA;
// @38:3239
  miv_rv32_buffer_11s_2s_1s_1s u_d_trx_os_buffer (
	.APB_PADDR({APB_PADDR_1z[27:13], N_2434, APB_PADDR_1z[11:3]}),
	.apb_paddr_1z(apb_paddr[31:28]),
	.d_trx_resp_5(d_trx_resp[6]),
	.d_trx_resp_9(d_trx_resp[10]),
	.d_trx_resp_1(d_trx_resp[2]),
	.d_trx_resp_8(d_trx_resp[9]),
	.d_trx_resp_2(d_trx_resp[3]),
	.d_trx_resp_0(d_trx_resp[1]),
	.d_trx_resp_pkd_4(d_trx_resp_pkd[6]),
	.d_trx_resp_pkd_15(d_trx_resp_pkd[17]),
	.d_trx_resp_pkd_8(d_trx_resp_pkd[10]),
	.d_trx_resp_pkd_7(d_trx_resp_pkd[9]),
	.d_trx_resp_pkd_6(d_trx_resp_pkd[8]),
	.d_trx_resp_pkd_19(d_trx_resp_pkd[21]),
	.d_trx_resp_pkd_18(d_trx_resp_pkd[20]),
	.d_trx_resp_pkd_17(d_trx_resp_pkd[19]),
	.d_trx_resp_pkd_12(d_trx_resp_pkd[14]),
	.d_trx_resp_pkd_11(d_trx_resp_pkd[13]),
	.d_trx_resp_pkd_1(d_trx_resp_pkd[3]),
	.d_trx_resp_pkd_0(d_trx_resp_pkd[2]),
	.buff_rd_ptr_0(buff_rd_ptr[0]),
	.d_trx_resp_valid_pkd(d_trx_resp_valid_pkd[1:0]),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1_1z),
	.N_1302(N_1302),
	.un1_cpu_d_req_accepted(un1_cpu_d_req_accepted_Z),
	.N_1007(N_1007),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.debug_sysbus_resp_ready_net(debug_sysbus_resp_ready_net),
	.APB_PSEL(APB_PSEL),
	.apb_psel_net(apb_psel_net),
	.APB_PENABLE(APB_PENABLE),
	.N_1012_tz(N_1012_tz),
	.apb_penable_net(apb_penable_net),
	.N_1029(N_1029),
	.N_1047(N_1047),
	.un3_apb_int_sel_i_0_i2_i_a2_2_6(un3_apb_int_sel_i_0_i2_i_a2_2_6),
	.un3_apb_int_sel_i_0_i2_i_a2_2_7(un3_apb_int_sel_i_0_i2_i_a2_2_7),
	.un3_apb_int_sel_i_0_i2_i_a2_2_8(un3_apb_int_sel_i_0_i2_i_a2_2_8),
	.d_trx_resp_valid(d_trx_resp_valid),
	.subsys_resetn(subsys_resetn),
	.d_trx_os_buff_ready(d_trx_os_buff_ready),
	.ram1_1(ram1_1),
	.ram1_0(ram1_0),
	.ram1_5(ram1_5),
	.cpu_d_req_is_dummy_target(cpu_d_req_is_dummy_target_Z),
	.cpu_d_req_is_fence(cpu_d_req_is_fence_Z),
	.cpu_d_req_type_1_sm0(cpu_d_req_type_1_sm0),
	.ram0_1(ram0_1),
	.cpu_d_req_type_1_ss0_i(cpu_d_req_type_1_ss0_i),
	.ram0_0(ram0_0),
	.cpu_d_req_is_apb(cpu_d_req_is_apb_1z),
	.un1_cpu_d_req_is_subsys_cfg_i(un1_cpu_d_req_is_subsys_cfg_i),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb_1z),
	.ram0_5(ram0_5),
	.cpu_d_req_is_tcm0(cpu_d_req_is_tcm0_Z),
	.CLK(CLK)
);
// @38:3359
  miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s u_subsys_regs (
	.req_buffer_resp_sel(req_buffer_resp_sel[5:0]),
	.ahb_d_req_wr_data(ahb_d_req_wr_data[2:1]),
	.ahb_d_req_wr_data_net_0(ahb_d_req_wr_data_net[0]),
	.ahb_d_req_wr_byte_en_net_0(ahb_d_req_wr_byte_en_net[0]),
	.ahb_d_req_addr({ahb_d_req_addr[11:9], N_2437, N_2436, ahb_d_req_addr[6:2]}),
	.cpu_d_req_addr_net_2(cpu_d_req_addr_net[2]),
	.cpu_d_req_addr_net_0(cpu_d_req_addr_net[0]),
	.ahb_d_req_addr_net_0(ahb_d_req_addr_net_0),
	.debug_sysbus_req_addr_net_2(debug_sysbus_req_addr_net_2),
	.debug_sysbus_req_addr_net_0(debug_sysbus_req_addr_net_0),
	.ahb_d_req_read(ahb_d_req_read_Z),
	.subsys_hart_gpr_ded_reset_reg(subsys_hart_gpr_ded_reset_reg),
	.hart_soft_irq_net(hart_soft_irq_net),
	.hart_soft_reset_net(hart_soft_reset_net),
	.ahb_d_req_write(ahb_d_req_write_Z),
	.subsys_cfg_d_req_ready(subsys_cfg_d_req_ready),
	.subsys_cfg_d_req_valid(subsys_cfg_d_req_valid_Z),
	.un17_cpu_d_req_is_apb_1(un17_cpu_d_req_is_apb_1_Z),
	.un25_cpu_d_req_is_apb_3(un25_cpu_d_req_is_apb_3_Z),
	.un25_cpu_d_req_is_apb_2(un25_cpu_d_req_is_apb_2_Z),
	.un17_cpu_d_req_is_apb_3(un17_cpu_d_req_is_apb_3_Z),
	.un17_cpu_d_req_is_apb_0(un17_cpu_d_req_is_apb_0_Z),
	.read_subsys_hart_soft_reg_1z(read_subsys_hart_soft_reg),
	.subsys_cfg_d_resp_ready(subsys_cfg_d_resp_ready_Z),
	.subsys_cfg_d_resp_valid(subsys_cfg_d_resp_valid),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.subsys_resetn(subsys_resetn),
	.CLK(CLK)
);
  miv_rv32_buffer_6s_2s_1s_1s u_i_trx_os_buffer (
	.i_trx_resp_4(i_trx_resp_0),
	.i_trx_resp_5(i_trx_resp[5]),
	.i_trx_resp_2(i_trx_resp[2]),
	.i_trx_resp_0(i_trx_resp[0]),
	.i_trx_resp_pkd_0(i_trx_resp_pkd[0]),
	.i_trx_resp_pkd_2(i_trx_resp_pkd_0),
	.i_trx_resp_pkd_6(i_trx_resp_pkd[6]),
	.i_trx_resp_pkd_8(i_trx_resp_pkd[8]),
	.i_trx_resp_pkd_5(i_trx_resp_pkd[5]),
	.i_trx_resp_pkd_4(i_trx_resp_pkd[4]),
	.i_trx_resp_pkd_11(i_trx_resp_pkd[11]),
	.i_trx_resp_pkd_10(i_trx_resp_pkd[10]),
	.i_trx_resp_valid_pkd({i_trx_resp_valid_pkd[1], i_trx_resp_valid_pkd_0}),
	.ifu_emi_req_accepted(ifu_emi_req_accepted),
	.cpu_i_resp_valid_sel(cpu_i_resp_valid_sel),
	.i_trx_resp_valid(i_trx_resp_valid),
	.subsys_resetn(subsys_resetn),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.un1_cpu_i_req_is_apb_1_i(un1_cpu_i_req_is_apb_1_i),
	.cpu_i_req_is_apb(cpu_i_req_is_apb_1z),
	.un1_N_3_mux_0(un1_N_3_mux_0),
	.un1_cpu_i_req_is_tcm0_i(un1_cpu_i_req_is_tcm0_i),
	.CLK(CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_interconnect_Z10 */

module miv_rv32_rr_pri_arb_2s_1s_1s_MIV_RV32_CFG1_C0 (
  apb_src_sel,
  req_os_d_src_0,
  req_os_d_src_7,
  un12_req_os_i_src_0,
  i_trx_resp_pkd_0,
  i_trx_resp_valid_pkd_0,
  req_masked,
  apb_resp_sel,
  hipri_req_ptr_0,
  subsys_cfg_d_req_valid_0,
  cpu_d_req_valid_mux_1,
  cpu_d_req_is_apb,
  cpu_i_req_is_apb,
  ifu_emi_req_valid_c,
  apb_i_req_valid_net_2_0,
  req_complete_reg,
  apb_i_req_ready_net_tz,
  apb_d_req_ready_net,
  CLK,
  subsys_resetn,
  is_locked_1z
)
;
output [1:0] apb_src_sel ;
input req_os_d_src_0 ;
input req_os_d_src_7 ;
input un12_req_os_i_src_0 ;
input i_trx_resp_pkd_0 ;
input i_trx_resp_valid_pkd_0 ;
output [1:0] req_masked ;
output [1:0] apb_resp_sel ;
output hipri_req_ptr_0 ;
input subsys_cfg_d_req_valid_0 ;
input cpu_d_req_valid_mux_1 ;
input cpu_d_req_is_apb ;
input cpu_i_req_is_apb ;
input ifu_emi_req_valid_c ;
input apb_i_req_valid_net_2_0 ;
input req_complete_reg ;
output apb_i_req_ready_net_tz ;
output apb_d_req_ready_net ;
input CLK ;
input subsys_resetn ;
output is_locked_1z ;
wire req_os_d_src_0 ;
wire req_os_d_src_7 ;
wire un12_req_os_i_src_0 ;
wire i_trx_resp_pkd_0 ;
wire i_trx_resp_valid_pkd_0 ;
wire hipri_req_ptr_0 ;
wire subsys_cfg_d_req_valid_0 ;
wire cpu_d_req_valid_mux_1 ;
wire cpu_d_req_is_apb ;
wire cpu_i_req_is_apb ;
wire ifu_emi_req_valid_c ;
wire apb_i_req_valid_net_2_0 ;
wire req_complete_reg ;
wire apb_i_req_ready_net_tz ;
wire apb_d_req_ready_net ;
wire CLK ;
wire subsys_resetn ;
wire is_locked_1z ;
wire [1:0] req_masked_1_Z;
wire is_locked_i ;
wire VCC ;
wire N_56_i ;
wire GND ;
wire is_locked_2_Z ;
wire apb_i_req_ready_net ;
wire N_142 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
  CFG1 is_locked_RNI7MC94 (
	.A(is_locked_1z),
	.Y(is_locked_i)
);
defparam is_locked_RNI7MC94.INIT=2'h1;
// @38:10391
  SLE \hipri_req_ptr[0]  (
	.Q(hipri_req_ptr_0),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_56_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10452
  SLE is_locked (
	.Q(is_locked_1z),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(is_locked_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10461
  SLE \sel_reg[1]  (
	.Q(apb_resp_sel[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_d_req_ready_net),
	.EN(is_locked_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10461
  SLE \sel_reg[0]  (
	.Q(apb_resp_sel[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_i_req_ready_net),
	.EN(is_locked_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10444
  CFG2 \gnt_0_tz[0]  (
	.A(req_masked[1]),
	.B(hipri_req_ptr_0),
	.Y(apb_i_req_ready_net_tz)
);
defparam \gnt_0_tz[0] .INIT=4'h7;
// @38:10391
  CFG3 \hipri_req_ptr_RNO[0]  (
	.A(req_masked[0]),
	.B(hipri_req_ptr_0),
	.C(req_masked[1]),
	.Y(N_56_i)
);
defparam \hipri_req_ptr_RNO[0] .INIT=8'h2E;
// @38:10408
  CFG4 \req_masked_1[0]  (
	.A(i_trx_resp_valid_pkd_0),
	.B(i_trx_resp_pkd_0),
	.C(is_locked_1z),
	.D(un12_req_os_i_src_0),
	.Y(req_masked_1_Z[0])
);
defparam \req_masked_1[0] .INIT=16'h0007;
// @38:10444
  CFG2 \gnt_0[0]  (
	.A(req_masked[0]),
	.B(apb_i_req_ready_net_tz),
	.Y(apb_i_req_ready_net)
);
defparam \gnt_0[0] .INIT=4'h8;
// @38:10444
  CFG3 \gnt_0[1]  (
	.A(req_masked[0]),
	.B(hipri_req_ptr_0),
	.C(req_masked[1]),
	.Y(apb_d_req_ready_net)
);
defparam \gnt_0[1] .INIT=8'hD0;
// @38:10408
  CFG3 \req_masked_1[1]  (
	.A(req_os_d_src_0),
	.B(is_locked_1z),
	.C(req_os_d_src_7),
	.Y(req_masked_1_Z[1])
);
defparam \req_masked_1[1] .INIT=8'h01;
// @38:10469
  CFG4 \sel_early[0]  (
	.A(apb_i_req_ready_net_tz),
	.B(req_masked[0]),
	.C(apb_resp_sel[0]),
	.D(is_locked_1z),
	.Y(apb_src_sel[0])
);
defparam \sel_early[0] .INIT=16'hF088;
// @38:10469
  CFG3 \sel_early[1]  (
	.A(is_locked_1z),
	.B(apb_d_req_ready_net),
	.C(apb_resp_sel[1]),
	.Y(apb_src_sel[1])
);
defparam \sel_early[1] .INIT=8'hE4;
// @38:10457
  CFG4 is_locked_2 (
	.A(req_masked[0]),
	.B(apb_d_req_ready_net),
	.C(req_complete_reg),
	.D(is_locked_1z),
	.Y(is_locked_2_Z)
);
defparam is_locked_2.INIT=16'h0F0E;
// @38:10408
  CFG4 \req_masked_cZ[0]  (
	.A(apb_i_req_valid_net_2_0),
	.B(req_masked_1_Z[0]),
	.C(ifu_emi_req_valid_c),
	.D(cpu_i_req_is_apb),
	.Y(req_masked[0])
);
defparam \req_masked_cZ[0] .INIT=16'h8000;
// @38:10408
  CFG4 \req_masked_cZ[1]  (
	.A(cpu_d_req_is_apb),
	.B(cpu_d_req_valid_mux_1),
	.C(req_masked_1_Z[1]),
	.D(subsys_cfg_d_req_valid_0),
	.Y(req_masked[1])
);
defparam \req_masked_cZ[1] .INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_rr_pri_arb_2s_1s_1s_MIV_RV32_CFG1_C0 */

module miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 (
  hipri_req_ptr_0,
  apb_resp_sel,
  i_trx_resp_valid_pkd_0,
  i_trx_resp_pkd_0,
  un12_req_os_i_src_0,
  req_os_d_src_0,
  req_os_d_src_7,
  ahb_d_req_wr_byte_en_net,
  ahb_i_req_addr_net,
  ahb_d_req_addr,
  ahb_d_req_wr_data_net,
  apb_i_req_addr_net,
  apb_d_req_addr_net,
  ahb_d_req_wr_data,
  ahb_d_req_addr_net_0,
  ahb_d_req_addr_net_14,
  ahb_d_req_addr_net_15,
  debug_sysbus_req_addr_net_0,
  cpu_d_req_addr_net_0,
  req_masked,
  apb_prdata_net,
  apb_d_resp_rd_data_net,
  APB_PADDR,
  apb_paddr_1z,
  APB_PWDATA,
  apb_i_req_ready_net_tz,
  apb_i_req_valid_net_2_0,
  ifu_emi_req_valid_c,
  cpu_i_req_is_apb,
  cpu_d_req_is_apb,
  cpu_d_req_valid_mux_1,
  subsys_cfg_d_req_valid_0,
  N_1029,
  N_1012_tz,
  apb_d_req_ready_net,
  cpu_debug_mode_net,
  APB_PWRITE,
  apb_penable_net,
  apb_psel_net,
  req_complete_reg,
  apb_pslverr_net,
  CLK,
  subsys_resetn,
  apb_d_resp_error_net
)
;
output hipri_req_ptr_0 ;
output [1:0] apb_resp_sel ;
input i_trx_resp_valid_pkd_0 ;
input i_trx_resp_pkd_0 ;
input un12_req_os_i_src_0 ;
input req_os_d_src_0 ;
input req_os_d_src_7 ;
input [3:0] ahb_d_req_wr_byte_en_net ;
input [16:2] ahb_i_req_addr_net ;
input [14:2] ahb_d_req_addr ;
input [31:0] ahb_d_req_wr_data_net ;
input [31:17] apb_i_req_addr_net ;
input [31:17] apb_d_req_addr_net ;
input [2:1] ahb_d_req_wr_data ;
input ahb_d_req_addr_net_0 ;
input ahb_d_req_addr_net_14 ;
input ahb_d_req_addr_net_15 ;
input debug_sysbus_req_addr_net_0 ;
input cpu_d_req_addr_net_0 ;
output [1:0] req_masked ;
input [31:0] apb_prdata_net ;
output [31:0] apb_d_resp_rd_data_net ;
output [27:0] APB_PADDR ;
output [31:28] apb_paddr_1z ;
output [31:0] APB_PWDATA ;
output apb_i_req_ready_net_tz ;
input apb_i_req_valid_net_2_0 ;
input ifu_emi_req_valid_c ;
input cpu_i_req_is_apb ;
input cpu_d_req_is_apb ;
input cpu_d_req_valid_mux_1 ;
input subsys_cfg_d_req_valid_0 ;
input N_1029 ;
input N_1012_tz ;
output apb_d_req_ready_net ;
input cpu_debug_mode_net ;
output APB_PWRITE ;
output apb_penable_net ;
output apb_psel_net ;
output req_complete_reg ;
input apb_pslverr_net ;
input CLK ;
input subsys_resetn ;
output apb_d_resp_error_net ;
wire hipri_req_ptr_0 ;
wire i_trx_resp_valid_pkd_0 ;
wire i_trx_resp_pkd_0 ;
wire un12_req_os_i_src_0 ;
wire req_os_d_src_0 ;
wire req_os_d_src_7 ;
wire ahb_d_req_addr_net_0 ;
wire ahb_d_req_addr_net_14 ;
wire ahb_d_req_addr_net_15 ;
wire debug_sysbus_req_addr_net_0 ;
wire cpu_d_req_addr_net_0 ;
wire apb_i_req_ready_net_tz ;
wire apb_i_req_valid_net_2_0 ;
wire ifu_emi_req_valid_c ;
wire cpu_i_req_is_apb ;
wire cpu_d_req_is_apb ;
wire cpu_d_req_valid_mux_1 ;
wire subsys_cfg_d_req_valid_0 ;
wire N_1029 ;
wire N_1012_tz ;
wire apb_d_req_ready_net ;
wire cpu_debug_mode_net ;
wire APB_PWRITE ;
wire apb_penable_net ;
wire apb_psel_net ;
wire req_complete_reg ;
wire apb_pslverr_net ;
wire CLK ;
wire subsys_resetn ;
wire apb_d_resp_error_net ;
wire [5:0] apb_st;
wire [5:0] apb_st_ns;
wire [1:1] apb_st_ns_i_i_a2;
wire [31:0] pwdata_8_Z;
wire [21:21] pwdata_8;
wire [31:2] req_addr_mux_Z;
wire [1:0] req_addr_mux;
wire [3:0] pstrb;
wire [3:0] un9_req_wr_byte_en_mux;
wire [31:0] pwdata_8_2_Z;
wire [1:0] apb_src_sel;
wire [31:0] un10_req_wr_data_mux;
wire VCC ;
wire GND ;
wire N_84_i ;
wire un1_req_complete_reg11_3_0_0_Z ;
wire apb_st_0_o4_0_0 ;
wire un1_penable_0_sqmuxa_0_0_Z ;
wire N_81_2 ;
wire N_91_i ;
wire N_944 ;
wire req_valid_mux ;
wire N_76_i ;
wire N_949 ;
wire N_958 ;
wire N_287 ;
wire N_76 ;
wire is_locked ;
wire N_989 ;
wire N_1000 ;
wire N_986 ;
wire N_1002 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @38:6372
  SLE pslverr_reg (
	.Q(apb_d_resp_error_net),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_pslverr_net),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.apb_st[5]  (
	.Q(apb_st[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.apb_st[4]  (
	.Q(apb_st[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.apb_st[3]  (
	.Q(apb_st[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_84_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.apb_st[2]  (
	.Q(apb_st[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.apb_st[1]  (
	.Q(apb_st[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_ns_i_i_a2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.apb_st[0]  (
	.Q(apb_st[0]),
	.ADn(GND),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.req_complete_reg  (
	.Q(req_complete_reg),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st[2]),
	.EN(un1_req_complete_reg11_3_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.psel  (
	.Q(apb_psel_net),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_0_o4_0_0),
	.EN(un1_penable_0_sqmuxa_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.penable  (
	.Q(apb_penable_net),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_81_2),
	.EN(N_91_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwrite  (
	.Q(APB_PWRITE),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_944),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[7]  (
	.Q(APB_PWDATA[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[7]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[6]  (
	.Q(APB_PWDATA[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[6]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[5]  (
	.Q(APB_PWDATA[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[5]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[4]  (
	.Q(APB_PWDATA[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[4]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[3]  (
	.Q(APB_PWDATA[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[3]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[2]  (
	.Q(APB_PWDATA[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[2]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[1]  (
	.Q(APB_PWDATA[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[1]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[0]  (
	.Q(APB_PWDATA[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[0]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[22]  (
	.Q(APB_PWDATA[22]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[22]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[21]  (
	.Q(APB_PWDATA[21]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8[21]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[20]  (
	.Q(APB_PWDATA[20]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[20]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[19]  (
	.Q(APB_PWDATA[19]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[19]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[18]  (
	.Q(APB_PWDATA[18]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[18]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[17]  (
	.Q(APB_PWDATA[17]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[17]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[16]  (
	.Q(APB_PWDATA[16]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[16]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[15]  (
	.Q(APB_PWDATA[15]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[15]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[14]  (
	.Q(APB_PWDATA[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[14]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[13]  (
	.Q(APB_PWDATA[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[13]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[12]  (
	.Q(APB_PWDATA[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[12]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[11]  (
	.Q(APB_PWDATA[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[11]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[10]  (
	.Q(APB_PWDATA[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[10]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[9]  (
	.Q(APB_PWDATA[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[9]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[8]  (
	.Q(APB_PWDATA[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[8]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[5]  (
	.Q(APB_PADDR[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[5]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[4]  (
	.Q(APB_PADDR[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[4]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[3]  (
	.Q(APB_PADDR[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[3]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[2]  (
	.Q(APB_PADDR[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[2]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[1]  (
	.Q(APB_PADDR[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux[1]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[0]  (
	.Q(APB_PADDR[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux[0]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[31]  (
	.Q(APB_PWDATA[31]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[31]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[30]  (
	.Q(APB_PWDATA[30]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[30]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[29]  (
	.Q(APB_PWDATA[29]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[29]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[28]  (
	.Q(APB_PWDATA[28]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[28]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[27]  (
	.Q(APB_PWDATA[27]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[27]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[26]  (
	.Q(APB_PWDATA[26]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[26]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[25]  (
	.Q(APB_PWDATA[25]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[25]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[24]  (
	.Q(APB_PWDATA[24]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[24]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pwdata[23]  (
	.Q(APB_PWDATA[23]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[23]),
	.EN(apb_st_0_o4_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[20]  (
	.Q(APB_PADDR[20]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[20]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[19]  (
	.Q(APB_PADDR[19]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[19]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[18]  (
	.Q(APB_PADDR[18]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[18]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[17]  (
	.Q(APB_PADDR[17]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[17]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[16]  (
	.Q(APB_PADDR[16]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[16]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[15]  (
	.Q(APB_PADDR[15]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[15]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[14]  (
	.Q(APB_PADDR[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[14]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[13]  (
	.Q(APB_PADDR[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[13]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[12]  (
	.Q(APB_PADDR[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[12]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[11]  (
	.Q(APB_PADDR[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[11]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[10]  (
	.Q(APB_PADDR[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[10]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[9]  (
	.Q(APB_PADDR[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[9]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[8]  (
	.Q(APB_PADDR[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[8]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[7]  (
	.Q(APB_PADDR[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[7]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[6]  (
	.Q(APB_PADDR[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[6]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pstrb[3]  (
	.Q(pstrb[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un9_req_wr_byte_en_mux[3]),
	.EN(N_76_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pstrb[2]  (
	.Q(pstrb[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un9_req_wr_byte_en_mux[2]),
	.EN(N_76_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pstrb[1]  (
	.Q(pstrb[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un9_req_wr_byte_en_mux[1]),
	.EN(N_76_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  SLE \gen_apb_byte_shim.pstrb[0]  (
	.Q(pstrb[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un9_req_wr_byte_en_mux[0]),
	.EN(N_76_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[31]  (
	.Q(apb_paddr_1z[31]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[31]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[30]  (
	.Q(apb_paddr_1z[30]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[30]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[29]  (
	.Q(apb_paddr_1z[29]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[29]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[28]  (
	.Q(apb_paddr_1z[28]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[28]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[27]  (
	.Q(APB_PADDR[27]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[27]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[26]  (
	.Q(APB_PADDR[26]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[26]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[25]  (
	.Q(APB_PADDR[25]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[25]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[24]  (
	.Q(APB_PADDR[24]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[24]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[23]  (
	.Q(APB_PADDR[23]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[23]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[22]  (
	.Q(APB_PADDR[22]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[22]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6361
  SLE \paddr[21]  (
	.Q(APB_PADDR[21]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[21]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[14]  (
	.Q(apb_d_resp_rd_data_net[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[13]  (
	.Q(apb_d_resp_rd_data_net[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[12]  (
	.Q(apb_d_resp_rd_data_net[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[11]  (
	.Q(apb_d_resp_rd_data_net[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[10]  (
	.Q(apb_d_resp_rd_data_net[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[9]  (
	.Q(apb_d_resp_rd_data_net[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[8]  (
	.Q(apb_d_resp_rd_data_net[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[7]  (
	.Q(apb_d_resp_rd_data_net[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[6]  (
	.Q(apb_d_resp_rd_data_net[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[5]  (
	.Q(apb_d_resp_rd_data_net[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[4]  (
	.Q(apb_d_resp_rd_data_net[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[3]  (
	.Q(apb_d_resp_rd_data_net[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[2]  (
	.Q(apb_d_resp_rd_data_net[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[1]  (
	.Q(apb_d_resp_rd_data_net[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[0]  (
	.Q(apb_d_resp_rd_data_net[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[29]  (
	.Q(apb_d_resp_rd_data_net[29]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[28]  (
	.Q(apb_d_resp_rd_data_net[28]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[27]  (
	.Q(apb_d_resp_rd_data_net[27]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[26]  (
	.Q(apb_d_resp_rd_data_net[26]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[25]  (
	.Q(apb_d_resp_rd_data_net[25]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[24]  (
	.Q(apb_d_resp_rd_data_net[24]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[23]  (
	.Q(apb_d_resp_rd_data_net[23]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[22]  (
	.Q(apb_d_resp_rd_data_net[22]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[21]  (
	.Q(apb_d_resp_rd_data_net[21]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[20]  (
	.Q(apb_d_resp_rd_data_net[20]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[19]  (
	.Q(apb_d_resp_rd_data_net[19]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[18]  (
	.Q(apb_d_resp_rd_data_net[18]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[17]  (
	.Q(apb_d_resp_rd_data_net[17]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[16]  (
	.Q(apb_d_resp_rd_data_net[16]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[15]  (
	.Q(apb_d_resp_rd_data_net[15]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[31]  (
	.Q(apb_d_resp_rd_data_net[31]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6372
  SLE \prdata_reg[30]  (
	.Q(apb_d_resp_rd_data_net[30]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:6231
  CFG3 un1_req_complete_reg11_3_0_0 (
	.A(apb_st[0]),
	.B(N_949),
	.C(apb_st[2]),
	.Y(un1_req_complete_reg11_3_0_0_Z)
);
defparam un1_req_complete_reg11_3_0_0.INIT=8'hEA;
// @38:6243
  CFG2 un11_0_0_0 (
	.A(apb_st[1]),
	.B(apb_st[3]),
	.Y(N_81_2)
);
defparam un11_0_0_0.INIT=4'hE;
// @38:6231
  CFG2 un15_i_0_o3 (
	.A(apb_st[2]),
	.B(apb_st[4]),
	.Y(N_958)
);
defparam un15_i_0_o3.INIT=4'hE;
// @38:6243
  CFG3 \pwdata_8_0[21]  (
	.A(APB_PWDATA[21]),
	.B(pstrb[2]),
	.C(apb_d_resp_rd_data_net[21]),
	.Y(N_287)
);
defparam \pwdata_8_0[21] .INIT=8'hB8;
// @38:6243
  CFG4 \pwdata_8_2[4]  (
	.A(apb_d_resp_rd_data_net[4]),
	.B(pstrb[0]),
	.C(APB_PWDATA[4]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[4])
);
defparam \pwdata_8_2[4] .INIT=16'hE200;
// @38:6243
  CFG4 \pwdata_8_2[2]  (
	.A(apb_d_resp_rd_data_net[2]),
	.B(pstrb[0]),
	.C(APB_PWDATA[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[2])
);
defparam \pwdata_8_2[2] .INIT=16'hE200;
// @38:6243
  CFG4 \pwdata_8_2[14]  (
	.A(apb_d_resp_rd_data_net[14]),
	.B(APB_PWDATA[14]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[14])
);
defparam \pwdata_8_2[14] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[12]  (
	.A(apb_d_resp_rd_data_net[12]),
	.B(APB_PWDATA[12]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[12])
);
defparam \pwdata_8_2[12] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[15]  (
	.A(apb_d_resp_rd_data_net[15]),
	.B(APB_PWDATA[15]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[15])
);
defparam \pwdata_8_2[15] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[10]  (
	.A(apb_d_resp_rd_data_net[10]),
	.B(APB_PWDATA[10]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[10])
);
defparam \pwdata_8_2[10] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[11]  (
	.A(apb_d_resp_rd_data_net[11]),
	.B(APB_PWDATA[11]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[11])
);
defparam \pwdata_8_2[11] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[18]  (
	.A(apb_d_resp_rd_data_net[18]),
	.B(APB_PWDATA[18]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[18])
);
defparam \pwdata_8_2[18] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[26]  (
	.A(apb_d_resp_rd_data_net[26]),
	.B(APB_PWDATA[26]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[26])
);
defparam \pwdata_8_2[26] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[6]  (
	.A(apb_d_resp_rd_data_net[6]),
	.B(pstrb[0]),
	.C(APB_PWDATA[6]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[6])
);
defparam \pwdata_8_2[6] .INIT=16'hE200;
// @38:6243
  CFG4 \pwdata_8_2[5]  (
	.A(apb_d_resp_rd_data_net[5]),
	.B(pstrb[0]),
	.C(APB_PWDATA[5]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[5])
);
defparam \pwdata_8_2[5] .INIT=16'hE200;
// @38:6243
  CFG4 \pwdata_8_2[19]  (
	.A(apb_d_resp_rd_data_net[19]),
	.B(APB_PWDATA[19]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[19])
);
defparam \pwdata_8_2[19] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[16]  (
	.A(apb_d_resp_rd_data_net[16]),
	.B(APB_PWDATA[16]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[16])
);
defparam \pwdata_8_2[16] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[17]  (
	.A(apb_d_resp_rd_data_net[17]),
	.B(APB_PWDATA[17]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[17])
);
defparam \pwdata_8_2[17] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[9]  (
	.A(apb_d_resp_rd_data_net[9]),
	.B(APB_PWDATA[9]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[9])
);
defparam \pwdata_8_2[9] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[22]  (
	.A(apb_d_resp_rd_data_net[22]),
	.B(APB_PWDATA[22]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[22])
);
defparam \pwdata_8_2[22] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[13]  (
	.A(apb_d_resp_rd_data_net[13]),
	.B(APB_PWDATA[13]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[13])
);
defparam \pwdata_8_2[13] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[20]  (
	.A(apb_d_resp_rd_data_net[20]),
	.B(APB_PWDATA[20]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[20])
);
defparam \pwdata_8_2[20] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[29]  (
	.A(apb_d_resp_rd_data_net[29]),
	.B(APB_PWDATA[29]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[29])
);
defparam \pwdata_8_2[29] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[30]  (
	.A(apb_d_resp_rd_data_net[30]),
	.B(APB_PWDATA[30]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[30])
);
defparam \pwdata_8_2[30] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[31]  (
	.A(apb_d_resp_rd_data_net[31]),
	.B(APB_PWDATA[31]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[31])
);
defparam \pwdata_8_2[31] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[27]  (
	.A(apb_d_resp_rd_data_net[27]),
	.B(APB_PWDATA[27]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[27])
);
defparam \pwdata_8_2[27] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[24]  (
	.A(apb_d_resp_rd_data_net[24]),
	.B(APB_PWDATA[24]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[24])
);
defparam \pwdata_8_2[24] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[0]  (
	.A(apb_d_resp_rd_data_net[0]),
	.B(pstrb[0]),
	.C(APB_PWDATA[0]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[0])
);
defparam \pwdata_8_2[0] .INIT=16'hE200;
// @38:6243
  CFG4 \pwdata_8_2[8]  (
	.A(apb_d_resp_rd_data_net[8]),
	.B(APB_PWDATA[8]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[8])
);
defparam \pwdata_8_2[8] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[7]  (
	.A(apb_d_resp_rd_data_net[7]),
	.B(pstrb[0]),
	.C(APB_PWDATA[7]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[7])
);
defparam \pwdata_8_2[7] .INIT=16'hE200;
// @38:6243
  CFG4 \pwdata_8_2[3]  (
	.A(apb_d_resp_rd_data_net[3]),
	.B(pstrb[0]),
	.C(APB_PWDATA[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[3])
);
defparam \pwdata_8_2[3] .INIT=16'hE200;
// @38:6243
  CFG4 \pwdata_8_2[23]  (
	.A(apb_d_resp_rd_data_net[23]),
	.B(APB_PWDATA[23]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[23])
);
defparam \pwdata_8_2[23] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[1]  (
	.A(apb_d_resp_rd_data_net[1]),
	.B(pstrb[0]),
	.C(APB_PWDATA[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[1])
);
defparam \pwdata_8_2[1] .INIT=16'hE200;
// @38:6243
  CFG4 \pwdata_8_2[25]  (
	.A(apb_d_resp_rd_data_net[25]),
	.B(APB_PWDATA[25]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[25])
);
defparam \pwdata_8_2[25] .INIT=16'hCA00;
// @38:6243
  CFG4 \pwdata_8_2[28]  (
	.A(apb_d_resp_rd_data_net[28]),
	.B(APB_PWDATA[28]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[28])
);
defparam \pwdata_8_2[28] .INIT=16'hCA00;
// @38:6386
  CFG2 req_valid_mux_i_o3 (
	.A(req_masked[0]),
	.B(req_masked[1]),
	.Y(req_valid_mux)
);
defparam req_valid_mux_i_o3.INIT=4'hE;
// @38:6231
  CFG3 \gen_apb_byte_shim.apb_st_ns_i_0_o2_0[3]  (
	.A(req_masked[0]),
	.B(apb_st[0]),
	.C(req_masked[1]),
	.Y(N_76)
);
defparam \gen_apb_byte_shim.apb_st_ns_i_0_o2_0[3] .INIT=8'h37;
// @38:6218
  CFG4 \raddr_mux_loop_l1.un8_req_addr_mux[0]  (
	.A(cpu_d_req_addr_net_0),
	.B(cpu_debug_mode_net),
	.C(apb_src_sel[1]),
	.D(debug_sysbus_req_addr_net_0),
	.Y(req_addr_mux[0])
);
defparam \raddr_mux_loop_l1.un8_req_addr_mux[0] .INIT=16'hE020;
// @38:6218
  CFG4 \raddr_mux_loop_l1.un8_req_addr_mux[1]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_addr_net_0),
	.D(apb_d_req_ready_net),
	.Y(req_addr_mux[1])
);
defparam \raddr_mux_loop_l1.un8_req_addr_mux[1] .INIT=16'hB080;
// @38:6243
  CFG3 \gen_apb_byte_shim.apb_st_RNI532O1[0]  (
	.A(req_masked[0]),
	.B(apb_st[0]),
	.C(req_masked[1]),
	.Y(N_76_i)
);
defparam \gen_apb_byte_shim.apb_st_RNI532O1[0] .INIT=8'hC8;
// @38:6243
  CFG4 \un1_gen_apb_byte_shim.apb_st_0_o4_0_0  (
	.A(req_masked[0]),
	.B(apb_d_req_ready_net),
	.C(apb_st[0]),
	.D(apb_st[5]),
	.Y(apb_st_0_o4_0_0)
);
defparam \un1_gen_apb_byte_shim.apb_st_0_o4_0_0 .INIT=16'hFFE0;
// @38:6218
  CFG4 \req_addr_mux[3]  (
	.A(ahb_d_req_addr[3]),
	.B(ahb_i_req_addr_net[3]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[3])
);
defparam \req_addr_mux[3] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[6]  (
	.A(ahb_d_req_addr[6]),
	.B(ahb_i_req_addr_net[6]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[6])
);
defparam \req_addr_mux[6] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[7]  (
	.A(ahb_d_req_addr[7]),
	.B(ahb_i_req_addr_net[7]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[7])
);
defparam \req_addr_mux[7] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[8]  (
	.A(ahb_d_req_addr[8]),
	.B(ahb_i_req_addr_net[8]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[8])
);
defparam \req_addr_mux[8] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[9]  (
	.A(ahb_d_req_addr[9]),
	.B(ahb_i_req_addr_net[9]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[9])
);
defparam \req_addr_mux[9] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[10]  (
	.A(ahb_d_req_addr[10]),
	.B(ahb_i_req_addr_net[10]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[10])
);
defparam \req_addr_mux[10] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[12]  (
	.A(ahb_d_req_addr[12]),
	.B(ahb_i_req_addr_net[12]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[12])
);
defparam \req_addr_mux[12] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[13]  (
	.A(ahb_d_req_addr[13]),
	.B(ahb_i_req_addr_net[13]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[13])
);
defparam \req_addr_mux[13] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[15]  (
	.A(ahb_d_req_addr_net_14),
	.B(ahb_i_req_addr_net[15]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[15])
);
defparam \req_addr_mux[15] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[16]  (
	.A(ahb_d_req_addr_net_15),
	.B(ahb_i_req_addr_net[16]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[16])
);
defparam \req_addr_mux[16] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[20]  (
	.A(apb_d_req_addr_net[20]),
	.B(apb_i_req_addr_net[20]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[20])
);
defparam \req_addr_mux[20] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[23]  (
	.A(apb_d_req_addr_net[23]),
	.B(apb_i_req_addr_net[23]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[23])
);
defparam \req_addr_mux[23] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[24]  (
	.A(apb_d_req_addr_net[24]),
	.B(apb_i_req_addr_net[24]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[24])
);
defparam \req_addr_mux[24] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[31]  (
	.A(apb_d_req_addr_net[31]),
	.B(apb_i_req_addr_net[31]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[31])
);
defparam \req_addr_mux[31] .INIT=16'hEAC0;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[5]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[5]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[5])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[5] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[6]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[6]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[6])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[6] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[8]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[8]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[8])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[8] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[9]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[9]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[9])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[9] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[10]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[10]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[10])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[10] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[11]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[11]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[11])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[11] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[13]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[13]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[13])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[13] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[15]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[15]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[15])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[15] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[17]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[17]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[17])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[17] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[18]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[18]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[18])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[18] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[19]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[19]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[19])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[19] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[20]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[20]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[20])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[20] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[22]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[22]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[22])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[22] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[24]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[24]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[24])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[24] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[25]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[25]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[25])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[25] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[26]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[26]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[26])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[26] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[27]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[27]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[27])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[27] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[28]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[28]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[28])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[28] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[29]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[29]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[29])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[29] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[30]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[30]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[30])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[30] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[31]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[31]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[31])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[31] .INIT=16'hB080;
// @38:6218
  CFG4 \req_addr_mux[21]  (
	.A(apb_d_req_addr_net[21]),
	.B(apb_i_req_addr_net[21]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[21])
);
defparam \req_addr_mux[21] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[26]  (
	.A(apb_d_req_addr_net[26]),
	.B(apb_i_req_addr_net[26]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[26])
);
defparam \req_addr_mux[26] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[22]  (
	.A(apb_d_req_addr_net[22]),
	.B(apb_i_req_addr_net[22]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[22])
);
defparam \req_addr_mux[22] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[25]  (
	.A(apb_d_req_addr_net[25]),
	.B(apb_i_req_addr_net[25]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[25])
);
defparam \req_addr_mux[25] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[5]  (
	.A(ahb_d_req_addr[5]),
	.B(ahb_i_req_addr_net[5]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[5])
);
defparam \req_addr_mux[5] .INIT=16'hEAC0;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[14]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[14]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[14])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[14] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[12]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[12]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[12])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[12] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[4]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[4]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[4])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[4] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[2]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data[2]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[2])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[2] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[0]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[0]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[0])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[0] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[3]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[3]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[3])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[3] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[23]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[23]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[23])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[23] .INIT=16'hB080;
// @38:6218
  CFG4 \req_addr_mux[11]  (
	.A(ahb_d_req_addr[11]),
	.B(ahb_i_req_addr_net[11]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[11])
);
defparam \req_addr_mux[11] .INIT=16'hEAC0;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[16]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[16]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[16])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[16] .INIT=16'hB080;
// @38:6216
  CFG4 \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_byte_en_net[0]),
	.D(apb_d_req_ready_net),
	.Y(un9_req_wr_byte_en_mux[0])
);
defparam \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[7]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[7]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[7])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[7] .INIT=16'hB080;
// @38:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[1]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data[1]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[1])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[1] .INIT=16'hB080;
// @38:6218
  CFG4 \req_addr_mux[30]  (
	.A(apb_d_req_addr_net[30]),
	.B(apb_i_req_addr_net[30]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[30])
);
defparam \req_addr_mux[30] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[29]  (
	.A(apb_d_req_addr_net[29]),
	.B(apb_i_req_addr_net[29]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[29])
);
defparam \req_addr_mux[29] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[28]  (
	.A(apb_d_req_addr_net[28]),
	.B(apb_i_req_addr_net[28]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[28])
);
defparam \req_addr_mux[28] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[27]  (
	.A(apb_d_req_addr_net[27]),
	.B(apb_i_req_addr_net[27]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[27])
);
defparam \req_addr_mux[27] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[18]  (
	.A(apb_d_req_addr_net[18]),
	.B(apb_i_req_addr_net[18]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[18])
);
defparam \req_addr_mux[18] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[17]  (
	.A(apb_d_req_addr_net[17]),
	.B(apb_i_req_addr_net[17]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[17])
);
defparam \req_addr_mux[17] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[14]  (
	.A(ahb_d_req_addr[14]),
	.B(ahb_i_req_addr_net[14]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[14])
);
defparam \req_addr_mux[14] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[4]  (
	.A(ahb_d_req_addr[4]),
	.B(ahb_i_req_addr_net[4]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[4])
);
defparam \req_addr_mux[4] .INIT=16'hEAC0;
// @38:6218
  CFG4 \req_addr_mux[19]  (
	.A(apb_d_req_addr_net[19]),
	.B(apb_i_req_addr_net[19]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[19])
);
defparam \req_addr_mux[19] .INIT=16'hEAC0;
// @38:6231
  CFG4 un1_req_complete_reg11_3_0_0_o3 (
	.A(apb_psel_net),
	.B(apb_penable_net),
	.C(N_1012_tz),
	.D(N_1029),
	.Y(N_949)
);
defparam un1_req_complete_reg11_3_0_0_o3.INIT=16'h8FFF;
// @38:6231
  CFG2 un1_req_complete_reg11_3_0_0_a2 (
	.A(N_949),
	.B(apb_st[2]),
	.Y(N_989)
);
defparam un1_req_complete_reg11_3_0_0_a2.INIT=4'h8;
// @38:6231
  CFG2 \gen_apb_byte_shim.apb_st_ns_a4_0_a2[5]  (
	.A(N_949),
	.B(apb_st[4]),
	.Y(apb_st_ns[5])
);
defparam \gen_apb_byte_shim.apb_st_ns_a4_0_a2[5] .INIT=4'h8;
// @38:6243
  CFG4 \pwdata_8_0_0[21]  (
	.A(N_287),
	.B(apb_st[5]),
	.C(ahb_d_req_wr_data_net[21]),
	.D(apb_src_sel[1]),
	.Y(pwdata_8[21])
);
defparam \pwdata_8_0_0[21] .INIT=16'hB888;
// @38:6218
  CFG4 \req_addr_mux[2]  (
	.A(ahb_d_req_addr[2]),
	.B(ahb_i_req_addr_net[2]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[2])
);
defparam \req_addr_mux[2] .INIT=16'hEAC0;
// @38:6216
  CFG4 \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(apb_d_req_ready_net),
	.Y(un9_req_wr_byte_en_mux[2])
);
defparam \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2] .INIT=16'hB080;
// @38:6231
  CFG3 \gen_apb_byte_shim.apb_st_ns_0[4]  (
	.A(apb_st[4]),
	.B(N_949),
	.C(apb_st[3]),
	.Y(apb_st_ns[4])
);
defparam \gen_apb_byte_shim.apb_st_ns_0[4] .INIT=8'hF2;
// @38:6231
  CFG3 \gen_apb_byte_shim.apb_st_ns_0[2]  (
	.A(apb_st[2]),
	.B(N_949),
	.C(apb_st[1]),
	.Y(apb_st_ns[2])
);
defparam \gen_apb_byte_shim.apb_st_ns_0[2] .INIT=8'hF2;
// @38:6231
  CFG4 \gen_apb_byte_shim.apb_st_ns_0[0]  (
	.A(apb_st[0]),
	.B(N_989),
	.C(req_masked[0]),
	.D(apb_d_req_ready_net),
	.Y(apb_st_ns[0])
);
defparam \gen_apb_byte_shim.apb_st_ns_0[0] .INIT=16'hCCCE;
// @38:6243
  CFG4 un1_penable_0_sqmuxa_0_0 (
	.A(N_958),
	.B(apb_st[5]),
	.C(N_76),
	.D(N_949),
	.Y(un1_penable_0_sqmuxa_0_0_Z)
);
defparam un1_penable_0_sqmuxa_0_0.INIT=16'hEFCF;
// @38:6231
  CFG4 \gen_apb_byte_shim.penable_RNO  (
	.A(apb_st[5]),
	.B(apb_st[0]),
	.C(N_949),
	.D(N_958),
	.Y(N_91_i)
);
defparam \gen_apb_byte_shim.penable_RNO .INIT=16'h1011;
// @38:6243
  CFG3 \pwdata_8[4]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[4]),
	.C(un10_req_wr_data_mux[4]),
	.Y(pwdata_8_Z[4])
);
defparam \pwdata_8[4] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[2]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[2]),
	.C(un10_req_wr_data_mux[2]),
	.Y(pwdata_8_Z[2])
);
defparam \pwdata_8[2] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[14]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[14]),
	.C(un10_req_wr_data_mux[14]),
	.Y(pwdata_8_Z[14])
);
defparam \pwdata_8[14] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[12]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[12]),
	.C(un10_req_wr_data_mux[12]),
	.Y(pwdata_8_Z[12])
);
defparam \pwdata_8[12] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[15]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[15]),
	.C(un10_req_wr_data_mux[15]),
	.Y(pwdata_8_Z[15])
);
defparam \pwdata_8[15] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[10]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[10]),
	.C(un10_req_wr_data_mux[10]),
	.Y(pwdata_8_Z[10])
);
defparam \pwdata_8[10] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[11]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[11]),
	.C(un10_req_wr_data_mux[11]),
	.Y(pwdata_8_Z[11])
);
defparam \pwdata_8[11] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[18]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[18]),
	.C(un10_req_wr_data_mux[18]),
	.Y(pwdata_8_Z[18])
);
defparam \pwdata_8[18] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[26]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[26]),
	.C(un10_req_wr_data_mux[26]),
	.Y(pwdata_8_Z[26])
);
defparam \pwdata_8[26] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[6]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[6]),
	.C(un10_req_wr_data_mux[6]),
	.Y(pwdata_8_Z[6])
);
defparam \pwdata_8[6] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[5]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[5]),
	.C(un10_req_wr_data_mux[5]),
	.Y(pwdata_8_Z[5])
);
defparam \pwdata_8[5] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[19]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[19]),
	.C(un10_req_wr_data_mux[19]),
	.Y(pwdata_8_Z[19])
);
defparam \pwdata_8[19] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[16]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[16]),
	.C(un10_req_wr_data_mux[16]),
	.Y(pwdata_8_Z[16])
);
defparam \pwdata_8[16] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[17]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[17]),
	.C(un10_req_wr_data_mux[17]),
	.Y(pwdata_8_Z[17])
);
defparam \pwdata_8[17] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[9]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[9]),
	.C(un10_req_wr_data_mux[9]),
	.Y(pwdata_8_Z[9])
);
defparam \pwdata_8[9] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[22]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[22]),
	.C(un10_req_wr_data_mux[22]),
	.Y(pwdata_8_Z[22])
);
defparam \pwdata_8[22] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[13]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[13]),
	.C(un10_req_wr_data_mux[13]),
	.Y(pwdata_8_Z[13])
);
defparam \pwdata_8[13] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[20]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[20]),
	.C(un10_req_wr_data_mux[20]),
	.Y(pwdata_8_Z[20])
);
defparam \pwdata_8[20] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[29]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[29]),
	.C(un10_req_wr_data_mux[29]),
	.Y(pwdata_8_Z[29])
);
defparam \pwdata_8[29] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[30]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[30]),
	.C(un10_req_wr_data_mux[30]),
	.Y(pwdata_8_Z[30])
);
defparam \pwdata_8[30] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[31]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[31]),
	.C(un10_req_wr_data_mux[31]),
	.Y(pwdata_8_Z[31])
);
defparam \pwdata_8[31] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[27]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[27]),
	.C(un10_req_wr_data_mux[27]),
	.Y(pwdata_8_Z[27])
);
defparam \pwdata_8[27] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[24]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[24]),
	.C(un10_req_wr_data_mux[24]),
	.Y(pwdata_8_Z[24])
);
defparam \pwdata_8[24] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[0]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[0]),
	.C(un10_req_wr_data_mux[0]),
	.Y(pwdata_8_Z[0])
);
defparam \pwdata_8[0] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[8]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[8]),
	.C(un10_req_wr_data_mux[8]),
	.Y(pwdata_8_Z[8])
);
defparam \pwdata_8[8] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[7]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[7]),
	.C(un10_req_wr_data_mux[7]),
	.Y(pwdata_8_Z[7])
);
defparam \pwdata_8[7] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[3]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[3]),
	.C(un10_req_wr_data_mux[3]),
	.Y(pwdata_8_Z[3])
);
defparam \pwdata_8[3] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[23]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[23]),
	.C(un10_req_wr_data_mux[23]),
	.Y(pwdata_8_Z[23])
);
defparam \pwdata_8[23] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[1]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[1]),
	.C(un10_req_wr_data_mux[1]),
	.Y(pwdata_8_Z[1])
);
defparam \pwdata_8[1] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[25]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[25]),
	.C(un10_req_wr_data_mux[25]),
	.Y(pwdata_8_Z[25])
);
defparam \pwdata_8[25] .INIT=8'hDC;
// @38:6243
  CFG3 \pwdata_8[28]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[28]),
	.C(un10_req_wr_data_mux[28]),
	.Y(pwdata_8_Z[28])
);
defparam \pwdata_8[28] .INIT=8'hDC;
// @38:6216
  CFG4 \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[3]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_byte_en_net[3]),
	.D(apb_d_req_ready_net),
	.Y(un9_req_wr_byte_en_mux[3])
);
defparam \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[3] .INIT=16'hB080;
// @38:6216
  CFG4 \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[1]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_byte_en_net[1]),
	.D(apb_d_req_ready_net),
	.Y(un9_req_wr_byte_en_mux[1])
);
defparam \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[1] .INIT=16'hB080;
// @38:6231
  CFG4 \gen_apb_byte_shim.apb_st_ns_i_0_a3[3]  (
	.A(un9_req_wr_byte_en_mux[0]),
	.B(un9_req_wr_byte_en_mux[3]),
	.C(un9_req_wr_byte_en_mux[2]),
	.D(un9_req_wr_byte_en_mux[1]),
	.Y(N_1000)
);
defparam \gen_apb_byte_shim.apb_st_ns_i_0_a3[3] .INIT=16'h0001;
// @38:6243
  CFG4 \gen_apb_byte_shim.pwrite_5_0_0_127_i_a2_i_a2  (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(ahb_d_req_wr_byte_en_net[1]),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(un9_req_wr_byte_en_mux[3]),
	.Y(N_986)
);
defparam \gen_apb_byte_shim.pwrite_5_0_0_127_i_a2_i_a2 .INIT=16'h8000;
// @38:6243
  CFG2 \gen_apb_byte_shim.pwrite_5_0_0_127_i_a2_i  (
	.A(N_986),
	.B(apb_st[5]),
	.Y(N_944)
);
defparam \gen_apb_byte_shim.pwrite_5_0_0_127_i_a2_i .INIT=4'hE;
// @38:6231
  CFG3 \gen_apb_byte_shim.apb_st_ns_i_i_a2_0[1]  (
	.A(req_valid_mux),
	.B(N_1000),
	.C(N_986),
	.Y(N_1002)
);
defparam \gen_apb_byte_shim.apb_st_ns_i_i_a2_0[1] .INIT=8'hA8;
// @38:6231
  CFG3 \gen_apb_byte_shim.apb_st_RNO[3]  (
	.A(N_76),
	.B(N_1000),
	.C(N_986),
	.Y(N_84_i)
);
defparam \gen_apb_byte_shim.apb_st_RNO[3] .INIT=8'h01;
// @38:6231
  CFG4 \gen_apb_byte_shim.apb_st_ns_i_i_a2[1]  (
	.A(N_81_2),
	.B(apb_st[5]),
	.C(N_958),
	.D(N_1002),
	.Y(apb_st_ns_i_i_a2[1])
);
defparam \gen_apb_byte_shim.apb_st_ns_i_i_a2[1] .INIT=16'h0504;
// @38:6193
  miv_rv32_rr_pri_arb_2s_1s_1s_MIV_RV32_CFG1_C0 u_apb_req_arb (
	.apb_src_sel(apb_src_sel[1:0]),
	.req_os_d_src_0(req_os_d_src_0),
	.req_os_d_src_7(req_os_d_src_7),
	.un12_req_os_i_src_0(un12_req_os_i_src_0),
	.i_trx_resp_pkd_0(i_trx_resp_pkd_0),
	.i_trx_resp_valid_pkd_0(i_trx_resp_valid_pkd_0),
	.req_masked(req_masked[1:0]),
	.apb_resp_sel(apb_resp_sel[1:0]),
	.hipri_req_ptr_0(hipri_req_ptr_0),
	.subsys_cfg_d_req_valid_0(subsys_cfg_d_req_valid_0),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.cpu_i_req_is_apb(cpu_i_req_is_apb),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.apb_i_req_valid_net_2_0(apb_i_req_valid_net_2_0),
	.req_complete_reg(req_complete_reg),
	.apb_i_req_ready_net_tz(apb_i_req_ready_net_tz),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn),
	.is_locked_1z(is_locked)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 */

module miv_rv32_rr_pri_arb_3s_1s_1s (
  cpu_d_req_addr_net_0,
  buff_entry_addr_req_2__RNI5FKB4L_S_0,
  N_101_i,
  N_101,
  un8_cpu_i_req_is_tcm0lt18_8,
  tcm0_i_req_valid_net,
  gnt_N_12_mux,
  tcm0_i_req_valid_2,
  un1_cpu_i_req_is_tcm0_2,
  tcm0_i_req_ready_net,
  un1_cpu_i_req_is_tcm0_5,
  tcm0_m3_e_2,
  un5_fetch_ptr_sel_i,
  sticky_reset_reg,
  N_49,
  gnt_m3_i_a3_0_1z,
  tcm0_d_req_valid_net,
  N_113,
  CLK,
  subsys_resetn
)
;
input cpu_d_req_addr_net_0 ;
input buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
output N_101_i ;
output N_101 ;
input un8_cpu_i_req_is_tcm0lt18_8 ;
input tcm0_i_req_valid_net ;
output gnt_N_12_mux ;
input tcm0_i_req_valid_2 ;
input un1_cpu_i_req_is_tcm0_2 ;
output tcm0_i_req_ready_net ;
input un1_cpu_i_req_is_tcm0_5 ;
input tcm0_m3_e_2 ;
input un5_fetch_ptr_sel_i ;
input sticky_reset_reg ;
input N_49 ;
output gnt_m3_i_a3_0_1z ;
input tcm0_d_req_valid_net ;
output N_113 ;
input CLK ;
input subsys_resetn ;
wire cpu_d_req_addr_net_0 ;
wire buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
wire N_101_i ;
wire N_101 ;
wire un8_cpu_i_req_is_tcm0lt18_8 ;
wire tcm0_i_req_valid_net ;
wire gnt_N_12_mux ;
wire tcm0_i_req_valid_2 ;
wire un1_cpu_i_req_is_tcm0_2 ;
wire tcm0_i_req_ready_net ;
wire un1_cpu_i_req_is_tcm0_5 ;
wire tcm0_m3_e_2 ;
wire un5_fetch_ptr_sel_i ;
wire sticky_reset_reg ;
wire N_49 ;
wire gnt_m3_i_a3_0_1z ;
wire tcm0_d_req_valid_net ;
wire N_113 ;
wire CLK ;
wire subsys_resetn ;
wire [3:0] hipri_req_ptr_Z;
wire [0:0] gnt_0_a3_0_0_Z;
wire VCC ;
wire N_95_i ;
wire GND ;
wire N_107 ;
wire N_111_i ;
wire N_213_i ;
wire gnt_m6_1_Z ;
wire N_143 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @38:10391
  SLE \hipri_req_ptr[3]  (
	.Q(hipri_req_ptr_Z[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_95_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10391
  SLE \hipri_req_ptr[1]  (
	.Q(N_107),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_111_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10391
  SLE \hipri_req_ptr[0]  (
	.Q(hipri_req_ptr_Z[0]),
	.ADn(GND),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(GND),
	.EN(N_213_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10444
  CFG4 gnt_m6_1 (
	.A(N_113),
	.B(tcm0_d_req_valid_net),
	.C(gnt_m3_i_a3_0_1z),
	.D(N_49),
	.Y(gnt_m6_1_Z)
);
defparam gnt_m6_1.INIT=16'h8808;
// @38:10444
  CFG2 \gnt_i_o3_1[1]  (
	.A(hipri_req_ptr_Z[3]),
	.B(hipri_req_ptr_Z[0]),
	.Y(N_113)
);
defparam \gnt_i_o3_1[1] .INIT=4'hE;
// @38:10444
  CFG4 gnt_m3_i_a3_0 (
	.A(sticky_reset_reg),
	.B(buff_entry_addr_req_2__RNI5FKB4L_S_0),
	.C(cpu_d_req_addr_net_0),
	.D(un5_fetch_ptr_sel_i),
	.Y(gnt_m3_i_a3_0_1z)
);
defparam gnt_m3_i_a3_0.INIT=16'h1105;
// @38:10444
  CFG2 \gnt_0_a3_0_0[0]  (
	.A(tcm0_d_req_valid_net),
	.B(N_113),
	.Y(gnt_0_a3_0_0_Z[0])
);
defparam \gnt_0_a3_0_0[0] .INIT=4'h1;
// @38:10391
  CFG3 \hipri_req_ptr_RNO[0]  (
	.A(tcm0_m3_e_2),
	.B(tcm0_d_req_valid_net),
	.C(un1_cpu_i_req_is_tcm0_5),
	.Y(N_213_i)
);
defparam \hipri_req_ptr_RNO[0] .INIT=8'hCE;
// @38:10391
  CFG4 \hipri_req_ptr_RNO[1]  (
	.A(tcm0_d_req_valid_net),
	.B(N_107),
	.C(tcm0_m3_e_2),
	.D(un1_cpu_i_req_is_tcm0_5),
	.Y(N_111_i)
);
defparam \hipri_req_ptr_RNO[1] .INIT=16'h4474;
// @38:10444
  CFG4 \gnt_0[0]  (
	.A(gnt_0_a3_0_0_Z[0]),
	.B(N_107),
	.C(tcm0_m3_e_2),
	.D(un1_cpu_i_req_is_tcm0_5),
	.Y(tcm0_i_req_ready_net)
);
defparam \gnt_0[0] .INIT=16'h00B0;
// @38:10444
  CFG3 gnt_m6 (
	.A(gnt_m6_1_Z),
	.B(un1_cpu_i_req_is_tcm0_2),
	.C(tcm0_i_req_valid_2),
	.Y(gnt_N_12_mux)
);
defparam gnt_m6.INIT=8'h20;
// @38:10391
  CFG4 \hipri_req_ptr_RNO[3]  (
	.A(N_107),
	.B(hipri_req_ptr_Z[3]),
	.C(tcm0_i_req_valid_net),
	.D(tcm0_d_req_valid_net),
	.Y(N_95_i)
);
defparam \hipri_req_ptr_RNO[3] .INIT=16'hAF04;
// @38:10444
  CFG4 \gnt_i_0[1]  (
	.A(un1_cpu_i_req_is_tcm0_5),
	.B(gnt_N_12_mux),
	.C(tcm0_d_req_valid_net),
	.D(un8_cpu_i_req_is_tcm0lt18_8),
	.Y(N_101)
);
defparam \gnt_i_0[1] .INIT=16'h0347;
// @38:11226
  CFG4 gnt_m6_RNI7OVAI (
	.A(un1_cpu_i_req_is_tcm0_5),
	.B(gnt_N_12_mux),
	.C(tcm0_d_req_valid_net),
	.D(un8_cpu_i_req_is_tcm0lt18_8),
	.Y(N_101_i)
);
defparam gnt_m6_RNI7OVAI.INIT=16'hFCB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_rr_pri_arb_3s_1s_1s */

module miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s (
  tcm0_d_resp_rd_data_net,
  un10_req_wr_data_mux,
  un9_req_wr_byte_en_mux_0,
  req_addr_mux_3,
  CLK
)
;
output [31:0] tcm0_d_resp_rd_data_net ;
input [31:0] un10_req_wr_data_mux ;
input un9_req_wr_byte_en_mux_0 ;
input [14:2] req_addr_mux_3 ;
input CLK ;
wire un9_req_wr_byte_en_mux_0 ;
wire CLK ;
wire [1:0] mem_mem_0_0_B_DOUT;
wire [1:0] mem_mem_0_1_B_DOUT;
wire [1:0] mem_mem_0_2_B_DOUT;
wire [1:0] mem_mem_0_3_B_DOUT;
wire [1:0] mem_mem_0_4_B_DOUT;
wire [1:0] mem_mem_0_5_B_DOUT;
wire [1:0] mem_mem_0_6_B_DOUT;
wire [1:0] mem_mem_0_7_B_DOUT;
wire [1:0] mem_mem_0_8_B_DOUT;
wire [1:0] mem_mem_0_9_B_DOUT;
wire [1:0] mem_mem_0_10_B_DOUT;
wire [1:0] mem_mem_0_11_B_DOUT;
wire [1:0] mem_mem_0_12_B_DOUT;
wire [1:0] mem_mem_0_13_B_DOUT;
wire [1:0] mem_mem_0_14_B_DOUT;
wire [1:0] mem_mem_0_15_B_DOUT;
wire GND ;
wire VCC ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
wire NC132 ;
wire NC133 ;
wire NC134 ;
wire NC135 ;
wire NC136 ;
wire NC137 ;
wire NC138 ;
wire NC139 ;
wire NC140 ;
wire NC141 ;
wire NC142 ;
wire NC143 ;
wire NC144 ;
wire NC145 ;
wire NC146 ;
wire NC147 ;
wire NC148 ;
wire NC149 ;
wire NC150 ;
wire NC151 ;
wire NC152 ;
wire NC153 ;
wire NC154 ;
wire NC155 ;
wire NC156 ;
wire NC157 ;
wire NC158 ;
wire NC159 ;
wire NC160 ;
wire NC161 ;
wire NC162 ;
wire NC163 ;
wire NC164 ;
wire NC165 ;
wire NC166 ;
wire NC167 ;
wire NC168 ;
wire NC169 ;
wire NC170 ;
wire NC171 ;
wire NC172 ;
wire NC173 ;
wire NC174 ;
wire NC175 ;
wire NC176 ;
wire NC177 ;
wire NC178 ;
wire NC179 ;
wire NC180 ;
wire NC181 ;
wire NC182 ;
wire NC183 ;
wire NC184 ;
wire NC185 ;
wire NC186 ;
wire NC187 ;
wire NC188 ;
wire NC189 ;
wire NC190 ;
wire NC191 ;
wire NC192 ;
wire NC193 ;
wire NC194 ;
wire NC195 ;
wire NC196 ;
wire NC197 ;
wire NC198 ;
wire NC199 ;
wire NC200 ;
wire NC201 ;
wire NC202 ;
wire NC203 ;
wire NC204 ;
wire NC205 ;
wire NC206 ;
wire NC207 ;
wire NC208 ;
wire NC209 ;
wire NC210 ;
wire NC211 ;
wire NC212 ;
wire NC213 ;
wire NC214 ;
wire NC215 ;
wire NC216 ;
wire NC217 ;
wire NC218 ;
wire NC219 ;
wire NC220 ;
wire NC221 ;
wire NC222 ;
wire NC223 ;
wire NC224 ;
wire NC225 ;
wire NC226 ;
wire NC227 ;
wire NC228 ;
wire NC229 ;
wire NC230 ;
wire NC231 ;
wire NC232 ;
wire NC233 ;
wire NC234 ;
wire NC235 ;
wire NC236 ;
wire NC237 ;
wire NC238 ;
wire NC239 ;
wire NC240 ;
wire NC241 ;
wire NC242 ;
wire NC243 ;
wire NC244 ;
wire NC245 ;
wire NC246 ;
wire NC247 ;
wire NC248 ;
wire NC249 ;
wire NC250 ;
wire NC251 ;
wire NC252 ;
wire NC253 ;
wire NC254 ;
wire NC255 ;
wire NC256 ;
wire NC257 ;
wire NC258 ;
wire NC259 ;
wire NC260 ;
wire NC261 ;
wire NC262 ;
wire NC263 ;
wire NC264 ;
wire NC265 ;
wire NC266 ;
wire NC267 ;
wire NC268 ;
wire NC269 ;
wire NC270 ;
wire NC271 ;
wire NC272 ;
wire NC273 ;
wire NC274 ;
wire NC275 ;
wire NC276 ;
wire NC277 ;
wire NC278 ;
wire NC279 ;
wire NC280 ;
wire NC281 ;
wire NC282 ;
wire NC283 ;
wire NC284 ;
wire NC285 ;
wire NC286 ;
wire NC287 ;
wire NC288 ;
wire NC289 ;
wire NC290 ;
wire NC291 ;
wire NC292 ;
wire NC293 ;
wire NC294 ;
wire NC295 ;
wire NC296 ;
wire NC297 ;
wire NC298 ;
wire NC299 ;
wire NC300 ;
wire NC301 ;
wire NC302 ;
wire NC303 ;
wire NC304 ;
wire NC305 ;
wire NC306 ;
wire NC307 ;
wire NC308 ;
wire NC309 ;
wire NC310 ;
wire NC311 ;
wire NC312 ;
wire NC313 ;
wire NC314 ;
wire NC315 ;
wire NC316 ;
wire NC317 ;
wire NC318 ;
wire NC319 ;
wire NC320 ;
wire NC321 ;
wire NC322 ;
wire NC323 ;
wire NC324 ;
wire NC325 ;
wire NC326 ;
wire NC327 ;
wire NC328 ;
wire NC329 ;
wire NC330 ;
wire NC331 ;
wire NC332 ;
wire NC333 ;
wire NC334 ;
wire NC335 ;
wire NC336 ;
wire NC337 ;
wire NC338 ;
wire NC339 ;
wire NC340 ;
wire NC341 ;
wire NC342 ;
wire NC343 ;
wire NC344 ;
wire NC345 ;
wire NC346 ;
wire NC347 ;
wire NC348 ;
wire NC349 ;
wire NC350 ;
wire NC351 ;
wire NC352 ;
wire NC353 ;
wire NC354 ;
wire NC355 ;
wire NC356 ;
wire NC357 ;
wire NC358 ;
wire NC359 ;
wire NC360 ;
wire NC361 ;
wire NC362 ;
wire NC363 ;
wire NC364 ;
wire NC365 ;
wire NC366 ;
wire NC367 ;
wire NC368 ;
wire NC369 ;
wire NC370 ;
wire NC371 ;
wire NC372 ;
wire NC373 ;
wire NC374 ;
wire NC375 ;
wire NC376 ;
wire NC377 ;
wire NC378 ;
wire NC379 ;
wire NC380 ;
wire NC381 ;
wire NC382 ;
wire NC383 ;
wire NC384 ;
wire NC385 ;
wire NC386 ;
wire NC387 ;
wire NC388 ;
wire NC389 ;
wire NC390 ;
wire NC391 ;
wire NC392 ;
wire NC393 ;
wire NC394 ;
wire NC395 ;
wire NC396 ;
wire NC397 ;
wire NC398 ;
wire NC399 ;
wire NC400 ;
wire NC401 ;
wire NC402 ;
wire NC403 ;
wire NC404 ;
wire NC405 ;
wire NC406 ;
wire NC407 ;
wire NC408 ;
wire NC409 ;
wire NC410 ;
wire NC411 ;
wire NC412 ;
wire NC413 ;
wire NC414 ;
wire NC415 ;
wire NC416 ;
wire NC417 ;
wire NC418 ;
wire NC419 ;
wire NC420 ;
wire NC421 ;
wire NC422 ;
wire NC423 ;
wire NC424 ;
wire NC425 ;
wire NC426 ;
wire NC427 ;
wire NC428 ;
wire NC429 ;
wire NC430 ;
wire NC431 ;
wire NC432 ;
wire NC433 ;
wire NC434 ;
wire NC435 ;
wire NC436 ;
wire NC437 ;
wire NC438 ;
wire NC439 ;
wire NC440 ;
wire NC441 ;
wire NC442 ;
wire NC443 ;
wire NC444 ;
wire NC445 ;
wire NC446 ;
wire NC447 ;
wire NC448 ;
wire NC449 ;
wire NC450 ;
wire NC451 ;
wire NC452 ;
wire NC453 ;
wire NC454 ;
wire NC455 ;
wire NC456 ;
wire NC457 ;
wire NC458 ;
wire NC459 ;
wire NC460 ;
wire NC461 ;
wire NC462 ;
wire NC463 ;
wire NC464 ;
wire NC465 ;
wire NC466 ;
wire NC467 ;
wire NC468 ;
wire NC469 ;
wire NC470 ;
wire NC471 ;
wire NC472 ;
wire NC473 ;
wire NC474 ;
wire NC475 ;
wire NC476 ;
wire NC477 ;
wire NC478 ;
wire NC479 ;
wire NC480 ;
wire NC481 ;
wire NC482 ;
wire NC483 ;
wire NC484 ;
wire NC485 ;
wire NC486 ;
wire NC487 ;
wire NC488 ;
wire NC489 ;
wire NC490 ;
wire NC491 ;
wire NC492 ;
wire NC493 ;
wire NC494 ;
wire NC495 ;
wire NC496 ;
wire NC497 ;
wire NC498 ;
wire NC499 ;
wire NC500 ;
wire NC501 ;
wire NC502 ;
wire NC503 ;
wire NC504 ;
wire NC505 ;
wire NC506 ;
wire NC507 ;
wire NC508 ;
wire NC509 ;
wire NC510 ;
wire NC511 ;
wire NC512 ;
wire NC513 ;
wire NC514 ;
wire NC515 ;
wire NC516 ;
wire NC517 ;
wire NC518 ;
wire NC519 ;
wire NC520 ;
wire NC521 ;
wire NC522 ;
wire NC523 ;
wire NC524 ;
wire NC525 ;
wire NC526 ;
wire NC527 ;
wire NC528 ;
wire NC529 ;
wire NC530 ;
wire NC531 ;
wire NC532 ;
wire NC533 ;
wire NC534 ;
wire NC535 ;
wire NC536 ;
wire NC537 ;
wire NC538 ;
wire NC539 ;
wire NC540 ;
wire NC541 ;
wire NC542 ;
wire NC543 ;
wire NC544 ;
wire NC545 ;
wire NC546 ;
wire NC547 ;
wire NC548 ;
wire NC549 ;
wire NC550 ;
wire NC551 ;
wire NC552 ;
wire NC553 ;
wire NC554 ;
wire NC555 ;
wire NC556 ;
wire NC557 ;
wire NC558 ;
wire NC559 ;
wire NC560 ;
wire NC561 ;
wire NC562 ;
wire NC563 ;
wire NC564 ;
wire NC565 ;
wire NC566 ;
wire NC567 ;
wire NC568 ;
wire NC569 ;
wire NC570 ;
wire NC571 ;
wire NC572 ;
wire NC573 ;
wire NC574 ;
wire NC575 ;
wire NC576 ;
wire NC577 ;
wire NC578 ;
wire NC579 ;
wire NC580 ;
wire NC581 ;
wire NC582 ;
wire NC583 ;
wire NC584 ;
wire NC585 ;
wire NC586 ;
wire NC587 ;
wire NC588 ;
wire NC589 ;
wire NC590 ;
wire NC591 ;
wire NC592 ;
wire NC593 ;
wire NC594 ;
wire NC595 ;
wire NC596 ;
wire NC597 ;
wire NC598 ;
wire NC599 ;
wire NC600 ;
wire NC601 ;
wire NC602 ;
wire NC603 ;
wire NC604 ;
wire NC605 ;
wire NC606 ;
wire NC607 ;
wire NC608 ;
wire NC609 ;
wire NC610 ;
wire NC611 ;
wire NC612 ;
wire NC613 ;
wire NC614 ;
wire NC615 ;
wire NC616 ;
wire NC617 ;
wire NC618 ;
wire NC619 ;
wire NC620 ;
wire NC621 ;
wire NC622 ;
wire NC623 ;
// @38:12863
  RAM1K20 mem_mem_0_0 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[1:0]}),
	.A_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, tcm0_d_resp_rd_data_net[1:0]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC35, NC34, NC33, NC32, NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, mem_mem_0_0_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC36),
	.DB_DETECT(NC37),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC38)
);
defparam mem_mem_0_0.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_1 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[3:2]}),
	.A_DOUT({NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, tcm0_d_resp_rd_data_net[3:2]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, NC65, NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, mem_mem_0_1_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC75),
	.DB_DETECT(NC76),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC77)
);
defparam mem_mem_0_1.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_2 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[5:4]}),
	.A_DOUT({NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, NC81, NC80, NC79, NC78, tcm0_d_resp_rd_data_net[5:4]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, NC98, NC97, NC96, mem_mem_0_2_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC114),
	.DB_DETECT(NC115),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC116)
);
defparam mem_mem_0_2.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_3 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[7:6]}),
	.A_DOUT({NC134, NC133, NC132, NC131, NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, tcm0_d_resp_rd_data_net[7:6]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC152, NC151, NC150, NC149, NC148, NC147, NC146, NC145, NC144, NC143, NC142, NC141, NC140, NC139, NC138, NC137, NC136, NC135, mem_mem_0_3_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC153),
	.DB_DETECT(NC154),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC155)
);
defparam mem_mem_0_3.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%3%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_4 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[9:8]}),
	.A_DOUT({NC173, NC172, NC171, NC170, NC169, NC168, NC167, NC166, NC165, NC164, NC163, NC162, NC161, NC160, NC159, NC158, NC157, NC156, tcm0_d_resp_rd_data_net[9:8]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC191, NC190, NC189, NC188, NC187, NC186, NC185, NC184, NC183, NC182, NC181, NC180, NC179, NC178, NC177, NC176, NC175, NC174, mem_mem_0_4_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC192),
	.DB_DETECT(NC193),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC194)
);
defparam mem_mem_0_4.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%4%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_5 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[11:10]}),
	.A_DOUT({NC212, NC211, NC210, NC209, NC208, NC207, NC206, NC205, NC204, NC203, NC202, NC201, NC200, NC199, NC198, NC197, NC196, NC195, tcm0_d_resp_rd_data_net[11:10]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC230, NC229, NC228, NC227, NC226, NC225, NC224, NC223, NC222, NC221, NC220, NC219, NC218, NC217, NC216, NC215, NC214, NC213, mem_mem_0_5_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC231),
	.DB_DETECT(NC232),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC233)
);
defparam mem_mem_0_5.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%5%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_6 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[13:12]}),
	.A_DOUT({NC251, NC250, NC249, NC248, NC247, NC246, NC245, NC244, NC243, NC242, NC241, NC240, NC239, NC238, NC237, NC236, NC235, NC234, tcm0_d_resp_rd_data_net[13:12]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC269, NC268, NC267, NC266, NC265, NC264, NC263, NC262, NC261, NC260, NC259, NC258, NC257, NC256, NC255, NC254, NC253, NC252, mem_mem_0_6_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC270),
	.DB_DETECT(NC271),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC272)
);
defparam mem_mem_0_6.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%6%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_7 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[15:14]}),
	.A_DOUT({NC290, NC289, NC288, NC287, NC286, NC285, NC284, NC283, NC282, NC281, NC280, NC279, NC278, NC277, NC276, NC275, NC274, NC273, tcm0_d_resp_rd_data_net[15:14]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC308, NC307, NC306, NC305, NC304, NC303, NC302, NC301, NC300, NC299, NC298, NC297, NC296, NC295, NC294, NC293, NC292, NC291, mem_mem_0_7_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC309),
	.DB_DETECT(NC310),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC311)
);
defparam mem_mem_0_7.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%7%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_8 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[17:16]}),
	.A_DOUT({NC329, NC328, NC327, NC326, NC325, NC324, NC323, NC322, NC321, NC320, NC319, NC318, NC317, NC316, NC315, NC314, NC313, NC312, tcm0_d_resp_rd_data_net[17:16]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC347, NC346, NC345, NC344, NC343, NC342, NC341, NC340, NC339, NC338, NC337, NC336, NC335, NC334, NC333, NC332, NC331, NC330, mem_mem_0_8_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC348),
	.DB_DETECT(NC349),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC350)
);
defparam mem_mem_0_8.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%8%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_9 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[19:18]}),
	.A_DOUT({NC368, NC367, NC366, NC365, NC364, NC363, NC362, NC361, NC360, NC359, NC358, NC357, NC356, NC355, NC354, NC353, NC352, NC351, tcm0_d_resp_rd_data_net[19:18]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC386, NC385, NC384, NC383, NC382, NC381, NC380, NC379, NC378, NC377, NC376, NC375, NC374, NC373, NC372, NC371, NC370, NC369, mem_mem_0_9_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC387),
	.DB_DETECT(NC388),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC389)
);
defparam mem_mem_0_9.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%9%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_10 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[21:20]}),
	.A_DOUT({NC407, NC406, NC405, NC404, NC403, NC402, NC401, NC400, NC399, NC398, NC397, NC396, NC395, NC394, NC393, NC392, NC391, NC390, tcm0_d_resp_rd_data_net[21:20]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC425, NC424, NC423, NC422, NC421, NC420, NC419, NC418, NC417, NC416, NC415, NC414, NC413, NC412, NC411, NC410, NC409, NC408, mem_mem_0_10_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC426),
	.DB_DETECT(NC427),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC428)
);
defparam mem_mem_0_10.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%10%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_11 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[23:22]}),
	.A_DOUT({NC446, NC445, NC444, NC443, NC442, NC441, NC440, NC439, NC438, NC437, NC436, NC435, NC434, NC433, NC432, NC431, NC430, NC429, tcm0_d_resp_rd_data_net[23:22]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC464, NC463, NC462, NC461, NC460, NC459, NC458, NC457, NC456, NC455, NC454, NC453, NC452, NC451, NC450, NC449, NC448, NC447, mem_mem_0_11_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC465),
	.DB_DETECT(NC466),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC467)
);
defparam mem_mem_0_11.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%11%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_12 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[25:24]}),
	.A_DOUT({NC485, NC484, NC483, NC482, NC481, NC480, NC479, NC478, NC477, NC476, NC475, NC474, NC473, NC472, NC471, NC470, NC469, NC468, tcm0_d_resp_rd_data_net[25:24]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC503, NC502, NC501, NC500, NC499, NC498, NC497, NC496, NC495, NC494, NC493, NC492, NC491, NC490, NC489, NC488, NC487, NC486, mem_mem_0_12_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC504),
	.DB_DETECT(NC505),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC506)
);
defparam mem_mem_0_12.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%12%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_13 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[27:26]}),
	.A_DOUT({NC524, NC523, NC522, NC521, NC520, NC519, NC518, NC517, NC516, NC515, NC514, NC513, NC512, NC511, NC510, NC509, NC508, NC507, tcm0_d_resp_rd_data_net[27:26]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC542, NC541, NC540, NC539, NC538, NC537, NC536, NC535, NC534, NC533, NC532, NC531, NC530, NC529, NC528, NC527, NC526, NC525, mem_mem_0_13_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC543),
	.DB_DETECT(NC544),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC545)
);
defparam mem_mem_0_13.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%13%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_14 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[29:28]}),
	.A_DOUT({NC563, NC562, NC561, NC560, NC559, NC558, NC557, NC556, NC555, NC554, NC553, NC552, NC551, NC550, NC549, NC548, NC547, NC546, tcm0_d_resp_rd_data_net[29:28]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC581, NC580, NC579, NC578, NC577, NC576, NC575, NC574, NC573, NC572, NC571, NC570, NC569, NC568, NC567, NC566, NC565, NC564, mem_mem_0_14_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC582),
	.DB_DETECT(NC583),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC584)
);
defparam mem_mem_0_14.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%14%DUAL-PORT%ECC_EN-0";
// @38:12863
  RAM1K20 mem_mem_0_15 (
	.A_ADDR({req_addr_mux_3[14:2], GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un10_req_wr_data_mux[31:30]}),
	.A_DOUT({NC602, NC601, NC600, NC599, NC598, NC597, NC596, NC595, NC594, NC593, NC592, NC591, NC590, NC589, NC588, NC587, NC586, NC585, tcm0_d_resp_rd_data_net[31:30]}),
	.A_WEN({GND, un9_req_wr_byte_en_mux_0}),
	.A_REN(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(GND),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT({NC620, NC619, NC618, NC617, NC616, NC615, NC614, NC613, NC612, NC611, NC610, NC609, NC608, NC607, NC606, NC605, NC604, NC603, mem_mem_0_15_B_DOUT[1:0]}),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC621),
	.DB_DETECT(NC622),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC623)
);
defparam mem_mem_0_15.RAMINDEX="mem[31:0]%8192-8192%32-32%SPEED%0%15%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s */

module miv_rv32_subsys_tcm_Z12 (
  buff_entry_addr_req_2__RNI5FKB4L_S_0,
  cpu_d_req_addr_net_0,
  ahb_i_req_addr_net,
  ahb_d_req_wr_data_net,
  ahb_d_req_wr_data,
  tcm0_d_resp_rd_data_net,
  resp_dest_0,
  ahb_d_req_wr_byte_en_net,
  ahb_d_req_addr,
  cpu_d_wr_rd_state,
  N_113,
  gnt_m3_i_a3_0,
  N_49,
  sticky_reset_reg,
  un5_fetch_ptr_sel_i,
  tcm0_m3_e_2,
  un1_cpu_i_req_is_tcm0_2,
  tcm0_i_req_valid_2,
  tcm0_i_req_valid_net,
  N_362_1,
  N_362_2,
  un1_cpu_i_req_is_tcm0_5,
  un8_cpu_i_req_is_tcm0lt18_8,
  tcm0_d_req_valid_net,
  cpu_d_req_ready_1_1z,
  tcm0_i_req_ready_net,
  tcm0_i_resp_valid_net,
  CLK,
  subsys_resetn
)
;
input buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
input cpu_d_req_addr_net_0 ;
input [14:2] ahb_i_req_addr_net ;
input [31:0] ahb_d_req_wr_data_net ;
input [2:1] ahb_d_req_wr_data ;
output [31:0] tcm0_d_resp_rd_data_net ;
output resp_dest_0 ;
input [3:0] ahb_d_req_wr_byte_en_net ;
input [14:2] ahb_d_req_addr ;
output [1:0] cpu_d_wr_rd_state ;
output N_113 ;
output gnt_m3_i_a3_0 ;
input N_49 ;
input sticky_reset_reg ;
input un5_fetch_ptr_sel_i ;
input tcm0_m3_e_2 ;
input un1_cpu_i_req_is_tcm0_2 ;
input tcm0_i_req_valid_2 ;
input tcm0_i_req_valid_net ;
output N_362_1 ;
output N_362_2 ;
input un1_cpu_i_req_is_tcm0_5 ;
input un8_cpu_i_req_is_tcm0lt18_8 ;
input tcm0_d_req_valid_net ;
output cpu_d_req_ready_1_1z ;
output tcm0_i_req_ready_net ;
output tcm0_i_resp_valid_net ;
input CLK ;
input subsys_resetn ;
wire buff_entry_addr_req_2__RNI5FKB4L_S_0 ;
wire cpu_d_req_addr_net_0 ;
wire resp_dest_0 ;
wire N_113 ;
wire gnt_m3_i_a3_0 ;
wire N_49 ;
wire sticky_reset_reg ;
wire un5_fetch_ptr_sel_i ;
wire tcm0_m3_e_2 ;
wire un1_cpu_i_req_is_tcm0_2 ;
wire tcm0_i_req_valid_2 ;
wire tcm0_i_req_valid_net ;
wire N_362_1 ;
wire N_362_2 ;
wire un1_cpu_i_req_is_tcm0_5 ;
wire un8_cpu_i_req_is_tcm0lt18_8 ;
wire tcm0_d_req_valid_net ;
wire cpu_d_req_ready_1_1z ;
wire tcm0_i_req_ready_net ;
wire tcm0_i_resp_valid_net ;
wire CLK ;
wire subsys_resetn ;
wire [0:0] cpu_d_wr_rd_state_ns;
wire [0:0] cpu_d_req_wr_byte_en_int_Z;
wire [14:2] cpu_d_req_addr_reg_Z;
wire [31:0] cpu_d_req_wr_data_reg_Z;
wire [31:0] cpu_d_req_wr_data_reg_9_Z;
wire [3:0] cpu_d_req_wr_byte_en_reg_Z;
wire [21:21] cpu_d_req_wr_data_reg_9_i_m3_Z;
wire [31:0] cpu_d_req_wr_data_reg_9_2_Z;
wire [14:2] cpu_d_req_addr_sel_Z;
wire [31:0] un10_req_wr_data_mux;
wire [0:0] un9_req_wr_byte_en_mux_Z;
wire [14:2] req_addr_mux_3;
wire VCC ;
wire N_357_i ;
wire GND ;
wire N_231_i ;
wire cpu_d_req_addr_reg_0_sqmuxa ;
wire N_233_i ;
wire N_101_i ;
wire cpu_d_wr_rd_state_211_d ;
wire cpu_d_req_addr_reg4_Z ;
wire N_969_2 ;
wire un1_cpu_d_req_ready_Z ;
wire N_101 ;
wire gnt_N_12_mux ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_2 ;
// @38:11056
  SLE \cpu_d_wr_rd_state_Z[1]  (
	.Q(cpu_d_wr_rd_state[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_357_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_wr_rd_state_Z[0]  (
	.Q(cpu_d_wr_rd_state[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_wr_rd_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_byte_en_int[0]  (
	.Q(cpu_d_req_wr_byte_en_int_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_wr_rd_state[0]),
	.EN(N_231_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[4]  (
	.Q(cpu_d_req_addr_reg_Z[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[4]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[3]  (
	.Q(cpu_d_req_addr_reg_Z[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[3]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[2]  (
	.Q(cpu_d_req_addr_reg_Z[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[2]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[4]  (
	.Q(cpu_d_req_wr_data_reg_Z[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[4]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[3]  (
	.Q(cpu_d_req_wr_data_reg_Z[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[3]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[2]  (
	.Q(cpu_d_req_wr_data_reg_Z[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[2]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[1]  (
	.Q(cpu_d_req_wr_data_reg_Z[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[1]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[0]  (
	.Q(cpu_d_req_wr_data_reg_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[0]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[14]  (
	.Q(cpu_d_req_addr_reg_Z[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[14]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[13]  (
	.Q(cpu_d_req_addr_reg_Z[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[13]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[12]  (
	.Q(cpu_d_req_addr_reg_Z[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[12]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[11]  (
	.Q(cpu_d_req_addr_reg_Z[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[11]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[10]  (
	.Q(cpu_d_req_addr_reg_Z[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[10]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[9]  (
	.Q(cpu_d_req_addr_reg_Z[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[9]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[8]  (
	.Q(cpu_d_req_addr_reg_Z[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[8]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[7]  (
	.Q(cpu_d_req_addr_reg_Z[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[7]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[6]  (
	.Q(cpu_d_req_addr_reg_Z[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[6]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_addr_reg[5]  (
	.Q(cpu_d_req_addr_reg_Z[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_addr[5]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[19]  (
	.Q(cpu_d_req_wr_data_reg_Z[19]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[19]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[18]  (
	.Q(cpu_d_req_wr_data_reg_Z[18]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[18]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[17]  (
	.Q(cpu_d_req_wr_data_reg_Z[17]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[17]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[16]  (
	.Q(cpu_d_req_wr_data_reg_Z[16]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[16]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[15]  (
	.Q(cpu_d_req_wr_data_reg_Z[15]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[15]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[14]  (
	.Q(cpu_d_req_wr_data_reg_Z[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[14]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[13]  (
	.Q(cpu_d_req_wr_data_reg_Z[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[13]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[12]  (
	.Q(cpu_d_req_wr_data_reg_Z[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[12]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[11]  (
	.Q(cpu_d_req_wr_data_reg_Z[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[11]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[10]  (
	.Q(cpu_d_req_wr_data_reg_Z[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[10]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[9]  (
	.Q(cpu_d_req_wr_data_reg_Z[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[9]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[8]  (
	.Q(cpu_d_req_wr_data_reg_Z[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[8]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[7]  (
	.Q(cpu_d_req_wr_data_reg_Z[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[7]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[6]  (
	.Q(cpu_d_req_wr_data_reg_Z[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[6]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[5]  (
	.Q(cpu_d_req_wr_data_reg_Z[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[5]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_byte_en_reg[2]  (
	.Q(cpu_d_req_wr_byte_en_reg_Z[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_wr_byte_en_net[2]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_byte_en_reg[1]  (
	.Q(cpu_d_req_wr_byte_en_reg_Z[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_wr_byte_en_net[1]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_byte_en_reg[0]  (
	.Q(cpu_d_req_wr_byte_en_reg_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_wr_byte_en_net[0]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[31]  (
	.Q(cpu_d_req_wr_data_reg_Z[31]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[31]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[30]  (
	.Q(cpu_d_req_wr_data_reg_Z[30]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[30]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[29]  (
	.Q(cpu_d_req_wr_data_reg_Z[29]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[29]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[28]  (
	.Q(cpu_d_req_wr_data_reg_Z[28]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[28]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[27]  (
	.Q(cpu_d_req_wr_data_reg_Z[27]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[27]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[26]  (
	.Q(cpu_d_req_wr_data_reg_Z[26]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[26]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[25]  (
	.Q(cpu_d_req_wr_data_reg_Z[25]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[25]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[24]  (
	.Q(cpu_d_req_wr_data_reg_Z[24]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[24]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[23]  (
	.Q(cpu_d_req_wr_data_reg_Z[23]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[23]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[22]  (
	.Q(cpu_d_req_wr_data_reg_Z[22]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[22]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[21]  (
	.Q(cpu_d_req_wr_data_reg_Z[21]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_i_m3_Z[21]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_data_reg[20]  (
	.Q(cpu_d_req_wr_data_reg_Z[20]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(cpu_d_req_wr_data_reg_9_Z[20]),
	.EN(N_233_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  SLE \cpu_d_req_wr_byte_en_reg[3]  (
	.Q(cpu_d_req_wr_byte_en_reg_Z[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_wr_byte_en_net[3]),
	.EN(cpu_d_req_addr_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11237
  SLE \resp_dest[1]  (
	.Q(resp_dest_0),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_101_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11237
  SLE \resp_dest[0]  (
	.Q(tcm0_i_resp_valid_net),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(tcm0_i_req_ready_net),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:11056
  CFG2 cpu_d_wr_rd_state_s0_0_a2 (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_wr_rd_state[1]),
	.Y(cpu_d_wr_rd_state_211_d)
);
defparam cpu_d_wr_rd_state_s0_0_a2.INIT=4'h1;
// @38:11056
  CFG2 \cpu_d_wr_rd_state_ns_0_a3_0[0]  (
	.A(cpu_d_req_addr_reg4_Z),
	.B(cpu_d_wr_rd_state_211_d),
	.Y(cpu_d_req_addr_reg_0_sqmuxa)
);
defparam \cpu_d_wr_rd_state_ns_0_a3_0[0] .INIT=4'h8;
// @38:11056
  CFG2 \cpu_d_wr_rd_state_RNO[1]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(resp_dest_0),
	.Y(N_357_i)
);
defparam \cpu_d_wr_rd_state_RNO[1] .INIT=4'h8;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[26]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[3]),
	.B(cpu_d_req_wr_data_reg_Z[26]),
	.C(tcm0_d_resp_rd_data_net[26]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[26])
);
defparam \cpu_d_req_wr_data_reg_9_2[26] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[27]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[3]),
	.B(cpu_d_req_wr_data_reg_Z[27]),
	.C(tcm0_d_resp_rd_data_net[27]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[27])
);
defparam \cpu_d_req_wr_data_reg_9_2[27] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[0]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[0]),
	.B(cpu_d_req_wr_data_reg_Z[0]),
	.C(tcm0_d_resp_rd_data_net[0]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[0])
);
defparam \cpu_d_req_wr_data_reg_9_2[0] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[24]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[3]),
	.B(cpu_d_req_wr_data_reg_Z[24]),
	.C(tcm0_d_resp_rd_data_net[24]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[24])
);
defparam \cpu_d_req_wr_data_reg_9_2[24] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[7]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[0]),
	.B(cpu_d_req_wr_data_reg_Z[7]),
	.C(tcm0_d_resp_rd_data_net[7]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[7])
);
defparam \cpu_d_req_wr_data_reg_9_2[7] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[25]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[3]),
	.B(cpu_d_req_wr_data_reg_Z[25]),
	.C(tcm0_d_resp_rd_data_net[25]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[25])
);
defparam \cpu_d_req_wr_data_reg_9_2[25] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[12]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[1]),
	.B(cpu_d_req_wr_data_reg_Z[12]),
	.C(tcm0_d_resp_rd_data_net[12]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[12])
);
defparam \cpu_d_req_wr_data_reg_9_2[12] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[4]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[0]),
	.B(cpu_d_req_wr_data_reg_Z[4]),
	.C(tcm0_d_resp_rd_data_net[4]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[4])
);
defparam \cpu_d_req_wr_data_reg_9_2[4] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[5]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[0]),
	.B(cpu_d_req_wr_data_reg_Z[5]),
	.C(tcm0_d_resp_rd_data_net[5]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[5])
);
defparam \cpu_d_req_wr_data_reg_9_2[5] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[6]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[0]),
	.B(cpu_d_req_wr_data_reg_Z[6]),
	.C(tcm0_d_resp_rd_data_net[6]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[6])
);
defparam \cpu_d_req_wr_data_reg_9_2[6] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[13]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[1]),
	.B(cpu_d_req_wr_data_reg_Z[13]),
	.C(tcm0_d_resp_rd_data_net[13]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[13])
);
defparam \cpu_d_req_wr_data_reg_9_2[13] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[14]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[1]),
	.B(cpu_d_req_wr_data_reg_Z[14]),
	.C(tcm0_d_resp_rd_data_net[14]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[14])
);
defparam \cpu_d_req_wr_data_reg_9_2[14] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[15]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[1]),
	.B(cpu_d_req_wr_data_reg_Z[15]),
	.C(tcm0_d_resp_rd_data_net[15]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[15])
);
defparam \cpu_d_req_wr_data_reg_9_2[15] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[16]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[2]),
	.B(cpu_d_req_wr_data_reg_Z[16]),
	.C(tcm0_d_resp_rd_data_net[16]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[16])
);
defparam \cpu_d_req_wr_data_reg_9_2[16] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[8]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[1]),
	.B(cpu_d_req_wr_data_reg_Z[8]),
	.C(tcm0_d_resp_rd_data_net[8]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[8])
);
defparam \cpu_d_req_wr_data_reg_9_2[8] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[20]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[2]),
	.B(cpu_d_req_wr_data_reg_Z[20]),
	.C(tcm0_d_resp_rd_data_net[20]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[20])
);
defparam \cpu_d_req_wr_data_reg_9_2[20] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[22]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[2]),
	.B(cpu_d_req_wr_data_reg_Z[22]),
	.C(tcm0_d_resp_rd_data_net[22]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[22])
);
defparam \cpu_d_req_wr_data_reg_9_2[22] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[28]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[3]),
	.B(cpu_d_req_wr_data_reg_Z[28]),
	.C(tcm0_d_resp_rd_data_net[28]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[28])
);
defparam \cpu_d_req_wr_data_reg_9_2[28] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[3]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[0]),
	.B(cpu_d_req_wr_data_reg_Z[3]),
	.C(tcm0_d_resp_rd_data_net[3]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[3])
);
defparam \cpu_d_req_wr_data_reg_9_2[3] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[17]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[2]),
	.B(cpu_d_req_wr_data_reg_Z[17]),
	.C(tcm0_d_resp_rd_data_net[17]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[17])
);
defparam \cpu_d_req_wr_data_reg_9_2[17] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[18]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[2]),
	.B(cpu_d_req_wr_data_reg_Z[18]),
	.C(tcm0_d_resp_rd_data_net[18]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[18])
);
defparam \cpu_d_req_wr_data_reg_9_2[18] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[1]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[0]),
	.B(cpu_d_req_wr_data_reg_Z[1]),
	.C(tcm0_d_resp_rd_data_net[1]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[1])
);
defparam \cpu_d_req_wr_data_reg_9_2[1] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[30]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[3]),
	.B(cpu_d_req_wr_data_reg_Z[30]),
	.C(tcm0_d_resp_rd_data_net[30]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[30])
);
defparam \cpu_d_req_wr_data_reg_9_2[30] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[31]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[3]),
	.B(cpu_d_req_wr_data_reg_Z[31]),
	.C(tcm0_d_resp_rd_data_net[31]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[31])
);
defparam \cpu_d_req_wr_data_reg_9_2[31] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_i_m3_2[21]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[2]),
	.B(cpu_d_req_wr_data_reg_Z[21]),
	.C(tcm0_d_resp_rd_data_net[21]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(N_969_2)
);
defparam \cpu_d_req_wr_data_reg_9_i_m3_2[21] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[10]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[1]),
	.B(cpu_d_req_wr_data_reg_Z[10]),
	.C(tcm0_d_resp_rd_data_net[10]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[10])
);
defparam \cpu_d_req_wr_data_reg_9_2[10] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[23]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[2]),
	.B(cpu_d_req_wr_data_reg_Z[23]),
	.C(tcm0_d_resp_rd_data_net[23]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[23])
);
defparam \cpu_d_req_wr_data_reg_9_2[23] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[11]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[1]),
	.B(cpu_d_req_wr_data_reg_Z[11]),
	.C(tcm0_d_resp_rd_data_net[11]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[11])
);
defparam \cpu_d_req_wr_data_reg_9_2[11] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[2]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[0]),
	.B(cpu_d_req_wr_data_reg_Z[2]),
	.C(tcm0_d_resp_rd_data_net[2]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[2])
);
defparam \cpu_d_req_wr_data_reg_9_2[2] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[9]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[1]),
	.B(cpu_d_req_wr_data_reg_Z[9]),
	.C(tcm0_d_resp_rd_data_net[9]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[9])
);
defparam \cpu_d_req_wr_data_reg_9_2[9] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[19]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[2]),
	.B(cpu_d_req_wr_data_reg_Z[19]),
	.C(tcm0_d_resp_rd_data_net[19]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[19])
);
defparam \cpu_d_req_wr_data_reg_9_2[19] .INIT=16'hD800;
// @38:11065
  CFG4 \cpu_d_req_wr_data_reg_9_2[29]  (
	.A(cpu_d_req_wr_byte_en_reg_Z[3]),
	.B(cpu_d_req_wr_data_reg_Z[29]),
	.C(tcm0_d_resp_rd_data_net[29]),
	.D(cpu_d_wr_rd_state[0]),
	.Y(cpu_d_req_wr_data_reg_9_2_Z[29])
);
defparam \cpu_d_req_wr_data_reg_9_2[29] .INIT=16'hD800;
// @38:11056
  CFG3 \cpu_d_wr_rd_state_ns_0[0]  (
	.A(resp_dest_0),
	.B(cpu_d_wr_rd_state[0]),
	.C(cpu_d_req_addr_reg_0_sqmuxa),
	.Y(cpu_d_wr_rd_state_ns[0])
);
defparam \cpu_d_wr_rd_state_ns_0[0] .INIT=8'hF4;
// @38:11056
  CFG4 cpu_d_req_addr_reg4_RNIOM1KF (
	.A(resp_dest_0),
	.B(cpu_d_wr_rd_state[1]),
	.C(cpu_d_wr_rd_state[0]),
	.D(cpu_d_req_addr_reg4_Z),
	.Y(N_233_i)
);
defparam cpu_d_req_addr_reg4_RNIOM1KF.INIT=16'h2320;
// @38:11056
  CFG4 \cpu_d_req_wr_byte_en_int_RNO[0]  (
	.A(resp_dest_0),
	.B(cpu_d_wr_rd_state[0]),
	.C(cpu_d_wr_rd_state_211_d),
	.D(cpu_d_req_addr_reg4_Z),
	.Y(N_231_i)
);
defparam \cpu_d_req_wr_byte_en_int_RNO[0] .INIT=16'hBB0B;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[7]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[7]),
	.C(cpu_d_req_addr_reg_Z[7]),
	.Y(cpu_d_req_addr_sel_Z[7])
);
defparam \cpu_d_req_addr_sel[7] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[8]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[8]),
	.C(cpu_d_req_addr_reg_Z[8]),
	.Y(cpu_d_req_addr_sel_Z[8])
);
defparam \cpu_d_req_addr_sel[8] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[10]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[10]),
	.C(cpu_d_req_addr_reg_Z[10]),
	.Y(cpu_d_req_addr_sel_Z[10])
);
defparam \cpu_d_req_addr_sel[10] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[12]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[12]),
	.C(cpu_d_req_addr_reg_Z[12]),
	.Y(cpu_d_req_addr_sel_Z[12])
);
defparam \cpu_d_req_addr_sel[12] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[14]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[14]),
	.C(cpu_d_req_addr_reg_Z[14]),
	.Y(cpu_d_req_addr_sel_Z[14])
);
defparam \cpu_d_req_addr_sel[14] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[13]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[13]),
	.C(cpu_d_req_addr_reg_Z[13]),
	.Y(cpu_d_req_addr_sel_Z[13])
);
defparam \cpu_d_req_addr_sel[13] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[6]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[6]),
	.C(cpu_d_req_addr_reg_Z[6]),
	.Y(cpu_d_req_addr_sel_Z[6])
);
defparam \cpu_d_req_addr_sel[6] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[5]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[5]),
	.C(cpu_d_req_addr_reg_Z[5]),
	.Y(cpu_d_req_addr_sel_Z[5])
);
defparam \cpu_d_req_addr_sel[5] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[4]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[4]),
	.C(cpu_d_req_addr_reg_Z[4]),
	.Y(cpu_d_req_addr_sel_Z[4])
);
defparam \cpu_d_req_addr_sel[4] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[3]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[3]),
	.C(cpu_d_req_addr_reg_Z[3]),
	.Y(cpu_d_req_addr_sel_Z[3])
);
defparam \cpu_d_req_addr_sel[3] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[2]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[2]),
	.C(cpu_d_req_addr_reg_Z[2]),
	.Y(cpu_d_req_addr_sel_Z[2])
);
defparam \cpu_d_req_addr_sel[2] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[9]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[9]),
	.C(cpu_d_req_addr_reg_Z[9]),
	.Y(cpu_d_req_addr_sel_Z[9])
);
defparam \cpu_d_req_addr_sel[9] .INIT=8'hD8;
// @38:11042
  CFG3 \cpu_d_req_addr_sel[11]  (
	.A(cpu_d_wr_rd_state_211_d),
	.B(ahb_d_req_addr[11]),
	.C(cpu_d_req_addr_reg_Z[11]),
	.Y(cpu_d_req_addr_sel_Z[11])
);
defparam \cpu_d_req_addr_sel[11] .INIT=8'hD8;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[26]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[26]),
	.C(ahb_d_req_wr_data_net[26]),
	.Y(cpu_d_req_wr_data_reg_9_Z[26])
);
defparam \cpu_d_req_wr_data_reg_9[26] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[27]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[27]),
	.C(ahb_d_req_wr_data_net[27]),
	.Y(cpu_d_req_wr_data_reg_9_Z[27])
);
defparam \cpu_d_req_wr_data_reg_9[27] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[0]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[0]),
	.C(ahb_d_req_wr_data_net[0]),
	.Y(cpu_d_req_wr_data_reg_9_Z[0])
);
defparam \cpu_d_req_wr_data_reg_9[0] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[24]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[24]),
	.C(ahb_d_req_wr_data_net[24]),
	.Y(cpu_d_req_wr_data_reg_9_Z[24])
);
defparam \cpu_d_req_wr_data_reg_9[24] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[7]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[7]),
	.C(ahb_d_req_wr_data_net[7]),
	.Y(cpu_d_req_wr_data_reg_9_Z[7])
);
defparam \cpu_d_req_wr_data_reg_9[7] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[25]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[25]),
	.C(ahb_d_req_wr_data_net[25]),
	.Y(cpu_d_req_wr_data_reg_9_Z[25])
);
defparam \cpu_d_req_wr_data_reg_9[25] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[12]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[12]),
	.C(ahb_d_req_wr_data_net[12]),
	.Y(cpu_d_req_wr_data_reg_9_Z[12])
);
defparam \cpu_d_req_wr_data_reg_9[12] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[4]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[4]),
	.C(ahb_d_req_wr_data_net[4]),
	.Y(cpu_d_req_wr_data_reg_9_Z[4])
);
defparam \cpu_d_req_wr_data_reg_9[4] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[5]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[5]),
	.C(ahb_d_req_wr_data_net[5]),
	.Y(cpu_d_req_wr_data_reg_9_Z[5])
);
defparam \cpu_d_req_wr_data_reg_9[5] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[6]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[6]),
	.C(ahb_d_req_wr_data_net[6]),
	.Y(cpu_d_req_wr_data_reg_9_Z[6])
);
defparam \cpu_d_req_wr_data_reg_9[6] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[13]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[13]),
	.C(ahb_d_req_wr_data_net[13]),
	.Y(cpu_d_req_wr_data_reg_9_Z[13])
);
defparam \cpu_d_req_wr_data_reg_9[13] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[14]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[14]),
	.C(ahb_d_req_wr_data_net[14]),
	.Y(cpu_d_req_wr_data_reg_9_Z[14])
);
defparam \cpu_d_req_wr_data_reg_9[14] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[15]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[15]),
	.C(ahb_d_req_wr_data_net[15]),
	.Y(cpu_d_req_wr_data_reg_9_Z[15])
);
defparam \cpu_d_req_wr_data_reg_9[15] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[16]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[16]),
	.C(ahb_d_req_wr_data_net[16]),
	.Y(cpu_d_req_wr_data_reg_9_Z[16])
);
defparam \cpu_d_req_wr_data_reg_9[16] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[8]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[8]),
	.C(ahb_d_req_wr_data_net[8]),
	.Y(cpu_d_req_wr_data_reg_9_Z[8])
);
defparam \cpu_d_req_wr_data_reg_9[8] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[20]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[20]),
	.C(ahb_d_req_wr_data_net[20]),
	.Y(cpu_d_req_wr_data_reg_9_Z[20])
);
defparam \cpu_d_req_wr_data_reg_9[20] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[22]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[22]),
	.C(ahb_d_req_wr_data_net[22]),
	.Y(cpu_d_req_wr_data_reg_9_Z[22])
);
defparam \cpu_d_req_wr_data_reg_9[22] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[28]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[28]),
	.C(ahb_d_req_wr_data_net[28]),
	.Y(cpu_d_req_wr_data_reg_9_Z[28])
);
defparam \cpu_d_req_wr_data_reg_9[28] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[3]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[3]),
	.C(ahb_d_req_wr_data_net[3]),
	.Y(cpu_d_req_wr_data_reg_9_Z[3])
);
defparam \cpu_d_req_wr_data_reg_9[3] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[17]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[17]),
	.C(ahb_d_req_wr_data_net[17]),
	.Y(cpu_d_req_wr_data_reg_9_Z[17])
);
defparam \cpu_d_req_wr_data_reg_9[17] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[18]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[18]),
	.C(ahb_d_req_wr_data_net[18]),
	.Y(cpu_d_req_wr_data_reg_9_Z[18])
);
defparam \cpu_d_req_wr_data_reg_9[18] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[1]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[1]),
	.C(ahb_d_req_wr_data[1]),
	.Y(cpu_d_req_wr_data_reg_9_Z[1])
);
defparam \cpu_d_req_wr_data_reg_9[1] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[30]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[30]),
	.C(ahb_d_req_wr_data_net[30]),
	.Y(cpu_d_req_wr_data_reg_9_Z[30])
);
defparam \cpu_d_req_wr_data_reg_9[30] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[31]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[31]),
	.C(ahb_d_req_wr_data_net[31]),
	.Y(cpu_d_req_wr_data_reg_9_Z[31])
);
defparam \cpu_d_req_wr_data_reg_9[31] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9_i_m3[21]  (
	.A(ahb_d_req_wr_data_net[21]),
	.B(cpu_d_wr_rd_state[0]),
	.C(N_969_2),
	.Y(cpu_d_req_wr_data_reg_9_i_m3_Z[21])
);
defparam \cpu_d_req_wr_data_reg_9_i_m3[21] .INIT=8'hF2;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[10]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[10]),
	.C(ahb_d_req_wr_data_net[10]),
	.Y(cpu_d_req_wr_data_reg_9_Z[10])
);
defparam \cpu_d_req_wr_data_reg_9[10] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[23]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[23]),
	.C(ahb_d_req_wr_data_net[23]),
	.Y(cpu_d_req_wr_data_reg_9_Z[23])
);
defparam \cpu_d_req_wr_data_reg_9[23] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[11]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[11]),
	.C(ahb_d_req_wr_data_net[11]),
	.Y(cpu_d_req_wr_data_reg_9_Z[11])
);
defparam \cpu_d_req_wr_data_reg_9[11] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[2]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[2]),
	.C(ahb_d_req_wr_data[2]),
	.Y(cpu_d_req_wr_data_reg_9_Z[2])
);
defparam \cpu_d_req_wr_data_reg_9[2] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[9]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[9]),
	.C(ahb_d_req_wr_data_net[9]),
	.Y(cpu_d_req_wr_data_reg_9_Z[9])
);
defparam \cpu_d_req_wr_data_reg_9[9] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[19]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[19]),
	.C(ahb_d_req_wr_data_net[19]),
	.Y(cpu_d_req_wr_data_reg_9_Z[19])
);
defparam \cpu_d_req_wr_data_reg_9[19] .INIT=8'hDC;
// @38:11065
  CFG3 \cpu_d_req_wr_data_reg_9[29]  (
	.A(cpu_d_wr_rd_state[0]),
	.B(cpu_d_req_wr_data_reg_9_2_Z[29]),
	.C(ahb_d_req_wr_data_net[29]),
	.Y(cpu_d_req_wr_data_reg_9_Z[29])
);
defparam \cpu_d_req_wr_data_reg_9[29] .INIT=8'hDC;
// @38:11052
  CFG4 un1_cpu_d_req_ready (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(ahb_d_req_wr_byte_en_net[1]),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(ahb_d_req_wr_byte_en_net[3]),
	.Y(un1_cpu_d_req_ready_Z)
);
defparam un1_cpu_d_req_ready.INIT=16'h8001;
// @38:11052
  CFG2 cpu_d_req_ready_1 (
	.A(un1_cpu_d_req_ready_Z),
	.B(cpu_d_wr_rd_state_211_d),
	.Y(cpu_d_req_ready_1_1z)
);
defparam cpu_d_req_ready_1.INIT=4'h8;
// @38:11067
  CFG2 cpu_d_req_addr_reg4 (
	.A(tcm0_d_req_valid_net),
	.B(un1_cpu_d_req_ready_Z),
	.Y(cpu_d_req_addr_reg4_Z)
);
defparam cpu_d_req_addr_reg4.INIT=4'h2;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[21]  (
	.A(ahb_d_req_wr_data_net[21]),
	.B(cpu_d_req_wr_data_reg_Z[21]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[21])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[21] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[2]  (
	.A(ahb_d_req_wr_data[2]),
	.B(cpu_d_req_wr_data_reg_Z[2]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[2])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[2] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[4]  (
	.A(ahb_d_req_wr_data_net[4]),
	.B(cpu_d_req_wr_data_reg_Z[4]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[4])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[4] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[5]  (
	.A(ahb_d_req_wr_data_net[5]),
	.B(cpu_d_req_wr_data_reg_Z[5]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[5])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[5] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[6]  (
	.A(ahb_d_req_wr_data_net[6]),
	.B(cpu_d_req_wr_data_reg_Z[6]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[6])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[6] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[7]  (
	.A(ahb_d_req_wr_data_net[7]),
	.B(cpu_d_req_wr_data_reg_Z[7]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[7])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[7] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[8]  (
	.A(ahb_d_req_wr_data_net[8]),
	.B(cpu_d_req_wr_data_reg_Z[8]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[8])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[8] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[9]  (
	.A(ahb_d_req_wr_data_net[9]),
	.B(cpu_d_req_wr_data_reg_Z[9]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[9])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[9] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[10]  (
	.A(ahb_d_req_wr_data_net[10]),
	.B(cpu_d_req_wr_data_reg_Z[10]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[10])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[10] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[11]  (
	.A(ahb_d_req_wr_data_net[11]),
	.B(cpu_d_req_wr_data_reg_Z[11]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[11])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[11] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[12]  (
	.A(ahb_d_req_wr_data_net[12]),
	.B(cpu_d_req_wr_data_reg_Z[12]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[12])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[12] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[13]  (
	.A(ahb_d_req_wr_data_net[13]),
	.B(cpu_d_req_wr_data_reg_Z[13]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[13])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[13] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[14]  (
	.A(ahb_d_req_wr_data_net[14]),
	.B(cpu_d_req_wr_data_reg_Z[14]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[14])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[14] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[15]  (
	.A(ahb_d_req_wr_data_net[15]),
	.B(cpu_d_req_wr_data_reg_Z[15]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[15])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[15] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[17]  (
	.A(ahb_d_req_wr_data_net[17]),
	.B(cpu_d_req_wr_data_reg_Z[17]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[17])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[17] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[18]  (
	.A(ahb_d_req_wr_data_net[18]),
	.B(cpu_d_req_wr_data_reg_Z[18]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[18])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[18] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[19]  (
	.A(ahb_d_req_wr_data_net[19]),
	.B(cpu_d_req_wr_data_reg_Z[19]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[19])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[19] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[20]  (
	.A(ahb_d_req_wr_data_net[20]),
	.B(cpu_d_req_wr_data_reg_Z[20]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[20])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[20] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[22]  (
	.A(ahb_d_req_wr_data_net[22]),
	.B(cpu_d_req_wr_data_reg_Z[22]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[22])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[22] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[24]  (
	.A(ahb_d_req_wr_data_net[24]),
	.B(cpu_d_req_wr_data_reg_Z[24]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[24])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[24] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[26]  (
	.A(ahb_d_req_wr_data_net[26]),
	.B(cpu_d_req_wr_data_reg_Z[26]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[26])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[26] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[27]  (
	.A(ahb_d_req_wr_data_net[27]),
	.B(cpu_d_req_wr_data_reg_Z[27]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[27])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[27] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[29]  (
	.A(ahb_d_req_wr_data_net[29]),
	.B(cpu_d_req_wr_data_reg_Z[29]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[29])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[29] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[30]  (
	.A(ahb_d_req_wr_data_net[30]),
	.B(cpu_d_req_wr_data_reg_Z[30]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[30])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[30] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[31]  (
	.A(ahb_d_req_wr_data_net[31]),
	.B(cpu_d_req_wr_data_reg_Z[31]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[31])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[31] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[25]  (
	.A(ahb_d_req_wr_data_net[25]),
	.B(cpu_d_req_wr_data_reg_Z[25]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[25])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[25] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[0]  (
	.A(ahb_d_req_wr_data_net[0]),
	.B(cpu_d_req_wr_data_reg_Z[0]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[0])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[0] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[3]  (
	.A(ahb_d_req_wr_data_net[3]),
	.B(cpu_d_req_wr_data_reg_Z[3]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[3])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[3] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[23]  (
	.A(ahb_d_req_wr_data_net[23]),
	.B(cpu_d_req_wr_data_reg_Z[23]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[23])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[23] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[16]  (
	.A(ahb_d_req_wr_data_net[16]),
	.B(cpu_d_req_wr_data_reg_Z[16]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[16])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[16] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[1]  (
	.A(ahb_d_req_wr_data[1]),
	.B(cpu_d_req_wr_data_reg_Z[1]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[1])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[1] .INIT=16'h0A0C;
// @38:11223
  CFG4 \un9_req_wr_byte_en_mux[0]  (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(cpu_d_req_wr_byte_en_int_Z[0]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un9_req_wr_byte_en_mux_Z[0])
);
defparam \un9_req_wr_byte_en_mux[0] .INIT=16'h0A0C;
// @38:11226
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[28]  (
	.A(ahb_d_req_wr_data_net[28]),
	.B(cpu_d_req_wr_data_reg_Z[28]),
	.C(N_101),
	.D(cpu_d_req_ready_1_1z),
	.Y(un10_req_wr_data_mux[28])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[28] .INIT=16'h0A0C;
// @38:11052
  CFG4 cpu_d_req_ready_0_2_0 (
	.A(un8_cpu_i_req_is_tcm0lt18_8),
	.B(cpu_d_wr_rd_state[1]),
	.C(gnt_N_12_mux),
	.D(un1_cpu_i_req_is_tcm0_5),
	.Y(N_362_2)
);
defparam cpu_d_req_ready_0_2_0.INIT=16'h3020;
// @38:11052
  CFG4 cpu_d_req_ready_0_1_0 (
	.A(resp_dest_0),
	.B(cpu_d_wr_rd_state[1]),
	.C(tcm0_d_req_valid_net),
	.D(gnt_N_12_mux),
	.Y(N_362_1)
);
defparam cpu_d_req_ready_0_1_0.INIT=16'h88B8;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[7]  (
	.A(ahb_i_req_addr_net[7]),
	.B(cpu_d_req_addr_sel_Z[7]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[7])
);
defparam \raddr_mux_loop.req_addr_mux_3[7] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[8]  (
	.A(ahb_i_req_addr_net[8]),
	.B(cpu_d_req_addr_sel_Z[8]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[8])
);
defparam \raddr_mux_loop.req_addr_mux_3[8] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[10]  (
	.A(ahb_i_req_addr_net[10]),
	.B(cpu_d_req_addr_sel_Z[10]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[10])
);
defparam \raddr_mux_loop.req_addr_mux_3[10] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[12]  (
	.A(ahb_i_req_addr_net[12]),
	.B(cpu_d_req_addr_sel_Z[12]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[12])
);
defparam \raddr_mux_loop.req_addr_mux_3[12] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[14]  (
	.A(ahb_i_req_addr_net[14]),
	.B(cpu_d_req_addr_sel_Z[14]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[14])
);
defparam \raddr_mux_loop.req_addr_mux_3[14] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[13]  (
	.A(ahb_i_req_addr_net[13]),
	.B(cpu_d_req_addr_sel_Z[13]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[13])
);
defparam \raddr_mux_loop.req_addr_mux_3[13] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[6]  (
	.A(ahb_i_req_addr_net[6]),
	.B(cpu_d_req_addr_sel_Z[6]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[6])
);
defparam \raddr_mux_loop.req_addr_mux_3[6] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[5]  (
	.A(ahb_i_req_addr_net[5]),
	.B(cpu_d_req_addr_sel_Z[5]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[5])
);
defparam \raddr_mux_loop.req_addr_mux_3[5] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[4]  (
	.A(ahb_i_req_addr_net[4]),
	.B(cpu_d_req_addr_sel_Z[4]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[4])
);
defparam \raddr_mux_loop.req_addr_mux_3[4] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[3]  (
	.A(ahb_i_req_addr_net[3]),
	.B(cpu_d_req_addr_sel_Z[3]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[3])
);
defparam \raddr_mux_loop.req_addr_mux_3[3] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[2]  (
	.A(ahb_i_req_addr_net[2]),
	.B(cpu_d_req_addr_sel_Z[2]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[2])
);
defparam \raddr_mux_loop.req_addr_mux_3[2] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[9]  (
	.A(ahb_i_req_addr_net[9]),
	.B(cpu_d_req_addr_sel_Z[9]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[9])
);
defparam \raddr_mux_loop.req_addr_mux_3[9] .INIT=16'hA0EC;
// @38:11224
  CFG4 \raddr_mux_loop.req_addr_mux_3[11]  (
	.A(ahb_i_req_addr_net[11]),
	.B(cpu_d_req_addr_sel_Z[11]),
	.C(tcm0_i_req_ready_net),
	.D(N_101),
	.Y(req_addr_mux_3[11])
);
defparam \raddr_mux_loop.req_addr_mux_3[11] .INIT=16'hA0EC;
// @38:11201
  miv_rv32_rr_pri_arb_3s_1s_1s u_TCM_req_arb (
	.cpu_d_req_addr_net_0(cpu_d_req_addr_net_0),
	.buff_entry_addr_req_2__RNI5FKB4L_S_0(buff_entry_addr_req_2__RNI5FKB4L_S_0),
	.N_101_i(N_101_i),
	.N_101(N_101),
	.un8_cpu_i_req_is_tcm0lt18_8(un8_cpu_i_req_is_tcm0lt18_8),
	.tcm0_i_req_valid_net(tcm0_i_req_valid_net),
	.gnt_N_12_mux(gnt_N_12_mux),
	.tcm0_i_req_valid_2(tcm0_i_req_valid_2),
	.un1_cpu_i_req_is_tcm0_2(un1_cpu_i_req_is_tcm0_2),
	.tcm0_i_req_ready_net(tcm0_i_req_ready_net),
	.un1_cpu_i_req_is_tcm0_5(un1_cpu_i_req_is_tcm0_5),
	.tcm0_m3_e_2(tcm0_m3_e_2),
	.un5_fetch_ptr_sel_i(un5_fetch_ptr_sel_i),
	.sticky_reset_reg(sticky_reset_reg),
	.N_49(N_49),
	.gnt_m3_i_a3_0_1z(gnt_m3_i_a3_0),
	.tcm0_d_req_valid_net(tcm0_d_req_valid_net),
	.N_113(N_113),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn)
);
// @38:11386
  miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s \tcm_ram.u_ram_0  (
	.tcm0_d_resp_rd_data_net(tcm0_d_resp_rd_data_net[31:0]),
	.un10_req_wr_data_mux(un10_req_wr_data_mux[31:0]),
	.un9_req_wr_byte_en_mux_0(un9_req_wr_byte_en_mux_Z[0]),
	.req_addr_mux_3(req_addr_mux_3[14:2]),
	.CLK(CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_tcm_Z12 */

module miv_rv32_rr_pri_arb_2s_1s_1s_MIV_RV32_CFG1_C0_0 (
  req_os_d_src_0,
  ahb_src_sel,
  ahb_resp_sel,
  cpu_d_req_valid_mux_1,
  cpu_d_req_is_ahb,
  ifu_emi_req_valid_c,
  un1_N_3_mux_0,
  i_trx_os_buff_ready,
  N_201,
  d_trx_os_buff_ready,
  ahb_i_req_ready_net,
  ahb_d_req_ready_net,
  CLK,
  subsys_resetn,
  is_locked_1z
)
;
input req_os_d_src_0 ;
output [1:0] ahb_src_sel ;
output [1:0] ahb_resp_sel ;
input cpu_d_req_valid_mux_1 ;
input cpu_d_req_is_ahb ;
input ifu_emi_req_valid_c ;
input un1_N_3_mux_0 ;
input i_trx_os_buff_ready ;
input N_201 ;
input d_trx_os_buff_ready ;
output ahb_i_req_ready_net ;
output ahb_d_req_ready_net ;
input CLK ;
input subsys_resetn ;
output is_locked_1z ;
wire req_os_d_src_0 ;
wire cpu_d_req_valid_mux_1 ;
wire cpu_d_req_is_ahb ;
wire ifu_emi_req_valid_c ;
wire un1_N_3_mux_0 ;
wire i_trx_os_buff_ready ;
wire N_201 ;
wire d_trx_os_buff_ready ;
wire ahb_i_req_ready_net ;
wire ahb_d_req_ready_net ;
wire CLK ;
wire subsys_resetn ;
wire is_locked_1z ;
wire [0:0] hipri_req_ptr_Z;
wire [1:1] req_masked_0_Z;
wire [1:0] req_masked_Z;
wire is_locked_i ;
wire VCC ;
wire N_56_i ;
wire GND ;
wire is_locked_2_Z ;
wire N_144 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
  CFG1 is_locked_RNI52P46 (
	.A(is_locked_1z),
	.Y(is_locked_i)
);
defparam is_locked_RNI52P46.INIT=2'h1;
// @38:10391
  SLE \hipri_req_ptr[0]  (
	.Q(hipri_req_ptr_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_56_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10452
  SLE is_locked (
	.Q(is_locked_1z),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(is_locked_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10461
  SLE \sel_reg[1]  (
	.Q(ahb_resp_sel[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_ready_net),
	.EN(is_locked_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10461
  SLE \sel_reg[0]  (
	.Q(ahb_resp_sel[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_i_req_ready_net),
	.EN(is_locked_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:10408
  CFG2 \req_masked_0[1]  (
	.A(is_locked_1z),
	.B(d_trx_os_buff_ready),
	.Y(req_masked_0_Z[1])
);
defparam \req_masked_0[1] .INIT=4'h4;
// @38:10391
  CFG3 \hipri_req_ptr_RNO[0]  (
	.A(req_masked_Z[0]),
	.B(hipri_req_ptr_Z[0]),
	.C(req_masked_Z[1]),
	.Y(N_56_i)
);
defparam \hipri_req_ptr_RNO[0] .INIT=8'h2E;
// @38:10444
  CFG3 \gnt_0[0]  (
	.A(req_masked_Z[0]),
	.B(hipri_req_ptr_Z[0]),
	.C(req_masked_Z[1]),
	.Y(ahb_i_req_ready_net)
);
defparam \gnt_0[0] .INIT=8'h2A;
// @38:10444
  CFG3 \gnt_0[1]  (
	.A(req_masked_Z[0]),
	.B(hipri_req_ptr_Z[0]),
	.C(req_masked_Z[1]),
	.Y(ahb_d_req_ready_net)
);
defparam \gnt_0[1] .INIT=8'hD0;
// @38:10469
  CFG3 \sel_early[0]  (
	.A(ahb_i_req_ready_net),
	.B(ahb_resp_sel[0]),
	.C(is_locked_1z),
	.Y(ahb_src_sel[0])
);
defparam \sel_early[0] .INIT=8'hCA;
// @38:10469
  CFG3 \sel_early[1]  (
	.A(ahb_d_req_ready_net),
	.B(ahb_resp_sel[1]),
	.C(is_locked_1z),
	.Y(ahb_src_sel[1])
);
defparam \sel_early[1] .INIT=8'hCA;
// @38:10457
  CFG4 is_locked_2 (
	.A(is_locked_1z),
	.B(N_201),
	.C(req_masked_Z[0]),
	.D(ahb_d_req_ready_net),
	.Y(is_locked_2_Z)
);
defparam is_locked_2.INIT=16'hCCC8;
// @38:10408
  CFG4 \req_masked[0]  (
	.A(is_locked_1z),
	.B(i_trx_os_buff_ready),
	.C(un1_N_3_mux_0),
	.D(ifu_emi_req_valid_c),
	.Y(req_masked_Z[0])
);
defparam \req_masked[0] .INIT=16'h4000;
// @38:10408
  CFG4 \req_masked[1]  (
	.A(cpu_d_req_is_ahb),
	.B(cpu_d_req_valid_mux_1),
	.C(req_masked_0_Z[1]),
	.D(req_os_d_src_0),
	.Y(req_masked_Z[1])
);
defparam \req_masked[1] .INIT=16'h0080;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_rr_pri_arb_2s_1s_1s_MIV_RV32_CFG1_C0_0 */

module miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 (
  req_os_d_src_0,
  ahb_d_req_wr_byte_en_net,
  AHB_HADDR,
  ahb_i_req_addr_net,
  ahb_d_req_addr,
  ahb_d_req_wr_data_net,
  ahb_d_req_wr_data,
  ahb_d_req_addr_net_0,
  ahb_d_req_addr_net_15,
  ahb_d_req_addr_net_14,
  ahb_resp_sel,
  debug_sysbus_req_addr_net_0,
  cpu_d_req_addr_net_0,
  htrans_1_iv_i_0,
  AHB_HWDATA,
  d_trx_os_buff_ready,
  i_trx_os_buff_ready,
  un1_N_3_mux_0,
  cpu_d_req_is_ahb,
  cpu_d_req_valid_mux_1,
  un1_cpu_d_req_accepted_1,
  un1_cpu_d_req_accepted_2,
  AHB_HWRITE,
  N_966,
  N_968,
  N_967,
  N_965,
  N_940_i,
  ifu_emi_req_valid_c,
  cpu_debug_mode_net,
  N_939_i,
  ahb_i_req_ready_net,
  ahb_d_req_ready_net,
  N_201,
  AHB_HREADY,
  CLK,
  subsys_resetn
)
;
input req_os_d_src_0 ;
input [3:0] ahb_d_req_wr_byte_en_net ;
output [16:0] AHB_HADDR ;
input [16:2] ahb_i_req_addr_net ;
input [14:2] ahb_d_req_addr ;
input [31:0] ahb_d_req_wr_data_net ;
input [2:1] ahb_d_req_wr_data ;
input ahb_d_req_addr_net_0 ;
input ahb_d_req_addr_net_15 ;
input ahb_d_req_addr_net_14 ;
output [1:0] ahb_resp_sel ;
input debug_sysbus_req_addr_net_0 ;
input cpu_d_req_addr_net_0 ;
output htrans_1_iv_i_0 ;
output [31:0] AHB_HWDATA ;
input d_trx_os_buff_ready ;
input i_trx_os_buff_ready ;
input un1_N_3_mux_0 ;
input cpu_d_req_is_ahb ;
input cpu_d_req_valid_mux_1 ;
input un1_cpu_d_req_accepted_1 ;
input un1_cpu_d_req_accepted_2 ;
output AHB_HWRITE ;
input N_966 ;
input N_968 ;
input N_967 ;
input N_965 ;
output N_940_i ;
input ifu_emi_req_valid_c ;
input cpu_debug_mode_net ;
output N_939_i ;
output ahb_i_req_ready_net ;
output ahb_d_req_ready_net ;
output N_201 ;
input AHB_HREADY ;
input CLK ;
input subsys_resetn ;
wire req_os_d_src_0 ;
wire ahb_d_req_addr_net_0 ;
wire ahb_d_req_addr_net_15 ;
wire ahb_d_req_addr_net_14 ;
wire debug_sysbus_req_addr_net_0 ;
wire cpu_d_req_addr_net_0 ;
wire htrans_1_iv_i_0 ;
wire d_trx_os_buff_ready ;
wire i_trx_os_buff_ready ;
wire un1_N_3_mux_0 ;
wire cpu_d_req_is_ahb ;
wire cpu_d_req_valid_mux_1 ;
wire un1_cpu_d_req_accepted_1 ;
wire un1_cpu_d_req_accepted_2 ;
wire AHB_HWRITE ;
wire N_966 ;
wire N_968 ;
wire N_967 ;
wire N_965 ;
wire N_940_i ;
wire ifu_emi_req_valid_c ;
wire cpu_debug_mode_net ;
wire N_939_i ;
wire ahb_i_req_ready_net ;
wire ahb_d_req_ready_net ;
wire N_201 ;
wire AHB_HREADY ;
wire CLK ;
wire subsys_resetn ;
wire [1:0] ahb_st_Z;
wire [1:1] htrans_reg_Z;
wire [16:0] haddr_reg_Z;
wire [16:0] haddr_reg_5_Z;
wire [31:0] un10_req_wr_data_mux;
wire [1:0] hsize_reg_Z;
wire [0:0] hsize_2_i_a2_1_Z;
wire [0:0] hsize_2_i_a2_2_Z;
wire [1:0] ahb_src_sel;
wire [1:0] req_addr_mux;
wire [16:2] req_addr_mux_Z;
wire [2:0] un9_req_wr_byte_en_mux;
wire VCC ;
wire N_340_i ;
wire GND ;
wire N_342_i ;
wire un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z ;
wire hwrite_reg_Z ;
wire un1_hwrite_reg_i_0_o3_Z ;
wire N_223_i_0 ;
wire N_941_i ;
wire un1_htrans_reg_1_sqmuxa_i_i_Z ;
wire N_942_i ;
wire hsize_int_2_sqmuxa_2_Z ;
wire hsize_int_2_sqmuxa_Z ;
wire hsize_int_1_sqmuxa ;
wire hsize_int_0_sqmuxa_1 ;
wire N_228_i ;
wire haddr_sn_N_2 ;
wire N_999 ;
wire N_199_i ;
wire N_977 ;
wire hwrite_iv_0_a2_0 ;
wire hsize_int_3_sqmuxa ;
wire hsize_int_3_sqmuxa_1 ;
wire N_980 ;
wire hsize_int_1_sqmuxa_2 ;
wire hsize_int_0_sqmuxa_2 ;
wire hsize_int_2_sqmuxa_1 ;
wire N_982 ;
wire is_locked ;
wire N_947 ;
wire hsize_int_1_sqmuxa_2_4_a2_1_Z ;
wire hsize_int_3_sqmuxa_1_0_a2_0_0_Z ;
wire un1_hwrite_reg_i_0_o3_0_Z ;
wire N_1005 ;
wire N_1001 ;
wire N_1006 ;
wire N_176 ;
wire N_175 ;
wire N_174 ;
wire N_8 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @38:5938
  SLE \ahb_st[1]  (
	.Q(ahb_st_Z[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_340_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5938
  SLE \ahb_st[0]  (
	.Q(ahb_st_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_342_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \htrans_reg[1]  (
	.Q(htrans_reg_Z[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(VCC),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE hwrite_reg (
	.Q(hwrite_reg_Z),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un1_hwrite_reg_i_0_o3_Z),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[8]  (
	.Q(haddr_reg_Z[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[8]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[7]  (
	.Q(haddr_reg_Z[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[7]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[6]  (
	.Q(haddr_reg_Z[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[6]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[5]  (
	.Q(haddr_reg_Z[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[5]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[4]  (
	.Q(haddr_reg_Z[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[4]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[3]  (
	.Q(haddr_reg_Z[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[3]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[2]  (
	.Q(haddr_reg_Z[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[2]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[1]  (
	.Q(haddr_reg_Z[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[1]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[0]  (
	.Q(haddr_reg_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[0]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[4]  (
	.Q(AHB_HWDATA[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[4]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[3]  (
	.Q(AHB_HWDATA[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[3]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[2]  (
	.Q(AHB_HWDATA[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[2]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[1]  (
	.Q(AHB_HWDATA[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[1]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[0]  (
	.Q(AHB_HWDATA[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[0]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hsize_reg[1]  (
	.Q(hsize_reg_Z[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_941_i),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hsize_reg[0]  (
	.Q(hsize_reg_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_942_i),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[16]  (
	.Q(haddr_reg_Z[16]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[16]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[15]  (
	.Q(haddr_reg_Z[15]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[15]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[14]  (
	.Q(haddr_reg_Z[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[14]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[13]  (
	.Q(haddr_reg_Z[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[13]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[12]  (
	.Q(haddr_reg_Z[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[12]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[11]  (
	.Q(haddr_reg_Z[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[11]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[10]  (
	.Q(haddr_reg_Z[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[10]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \haddr_reg[9]  (
	.Q(haddr_reg_Z[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[9]),
	.EN(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[19]  (
	.Q(AHB_HWDATA[19]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[19]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[18]  (
	.Q(AHB_HWDATA[18]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[18]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[17]  (
	.Q(AHB_HWDATA[17]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[17]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[16]  (
	.Q(AHB_HWDATA[16]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[16]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[15]  (
	.Q(AHB_HWDATA[15]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[15]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[14]  (
	.Q(AHB_HWDATA[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[14]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[13]  (
	.Q(AHB_HWDATA[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[13]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[12]  (
	.Q(AHB_HWDATA[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[12]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[11]  (
	.Q(AHB_HWDATA[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[11]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[10]  (
	.Q(AHB_HWDATA[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[10]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[9]  (
	.Q(AHB_HWDATA[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[9]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[8]  (
	.Q(AHB_HWDATA[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[8]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[7]  (
	.Q(AHB_HWDATA[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[7]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[6]  (
	.Q(AHB_HWDATA[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[6]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[5]  (
	.Q(AHB_HWDATA[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[5]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[31]  (
	.Q(AHB_HWDATA[31]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[31]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[30]  (
	.Q(AHB_HWDATA[30]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[30]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[29]  (
	.Q(AHB_HWDATA[29]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[29]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[28]  (
	.Q(AHB_HWDATA[28]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[28]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[27]  (
	.Q(AHB_HWDATA[27]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[27]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[26]  (
	.Q(AHB_HWDATA[26]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[26]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[25]  (
	.Q(AHB_HWDATA[25]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[25]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[24]  (
	.Q(AHB_HWDATA[24]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[24]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[23]  (
	.Q(AHB_HWDATA[23]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[23]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[22]  (
	.Q(AHB_HWDATA[22]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[22]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[21]  (
	.Q(AHB_HWDATA[21]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[21]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5760
  SLE \hwdata[20]  (
	.Q(AHB_HWDATA[20]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[20]),
	.EN(N_223_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:5947
  CFG3 hsize_int_2_sqmuxa (
	.A(N_223_i_0),
	.B(ahb_d_req_wr_byte_en_net[1]),
	.C(hsize_int_2_sqmuxa_2_Z),
	.Y(hsize_int_2_sqmuxa_Z)
);
defparam hsize_int_2_sqmuxa.INIT=8'h20;
// @38:5671
  CFG2 \hsize_2_i_a2_1[0]  (
	.A(hsize_int_1_sqmuxa),
	.B(hsize_int_0_sqmuxa_1),
	.Y(hsize_2_i_a2_1_Z[0])
);
defparam \hsize_2_i_a2_1[0] .INIT=4'h1;
// @38:5956
  CFG2 req_valid_mux_i_a2_RNI4LHHC (
	.A(N_228_i),
	.B(ahb_st_Z[1]),
	.Y(haddr_sn_N_2)
);
defparam req_valid_mux_i_a2_RNI4LHHC.INIT=4'h2;
// @38:5671
  CFG2 \hsize_2_i_a2_1[1]  (
	.A(ahb_st_Z[1]),
	.B(ahb_st_Z[0]),
	.Y(N_999)
);
defparam \hsize_2_i_a2_1[1] .INIT=4'h1;
// @38:5856
  CFG2 \htrans_1_iv_0_a2[1]  (
	.A(N_199_i),
	.B(htrans_reg_Z[1]),
	.Y(N_977)
);
defparam \htrans_1_iv_0_a2[1] .INIT=4'h1;
// @38:5951
  CFG2 cpu_i_resp_last_i (
	.A(AHB_HREADY),
	.B(ahb_st_Z[0]),
	.Y(N_201)
);
defparam cpu_i_resp_last_i.INIT=4'h7;
// @38:5947
  CFG2 req_valid_mux_i_a2 (
	.A(ahb_d_req_ready_net),
	.B(ahb_i_req_ready_net),
	.Y(N_228_i)
);
defparam req_valid_mux_i_a2.INIT=4'h1;
// @38:5805
  CFG2 htrans_int_0_sqmuxa_i_0 (
	.A(AHB_HREADY),
	.B(ahb_st_Z[1]),
	.Y(N_199_i)
);
defparam htrans_int_0_sqmuxa_i_0.INIT=4'h7;
// @38:5947
  CFG2 \hsize_2_i_a2_1_RNIHJ49F[1]  (
	.A(N_228_i),
	.B(N_999),
	.Y(N_223_i_0)
);
defparam \hsize_2_i_a2_1_RNIHJ49F[1] .INIT=4'h4;
// @38:5671
  CFG4 \hsize_2_i_a2_2[0]  (
	.A(hsize_int_2_sqmuxa_Z),
	.B(hsize_2_i_a2_1_Z[0]),
	.C(hsize_reg_Z[0]),
	.D(N_199_i),
	.Y(hsize_2_i_a2_2_Z[0])
);
defparam \hsize_2_i_a2_2[0] .INIT=16'h4404;
// @38:5856
  CFG3 hwrite_iv_0_a2_0_0 (
	.A(N_228_i),
	.B(N_999),
	.C(AHB_HREADY),
	.Y(hwrite_iv_0_a2_0)
);
defparam hwrite_iv_0_a2_0_0.INIT=8'h40;
// @38:5671
  CFG4 \hsize_2_i_a2[1]  (
	.A(hsize_int_3_sqmuxa),
	.B(hsize_int_3_sqmuxa_1),
	.C(hsize_reg_Z[1]),
	.D(N_199_i),
	.Y(N_980)
);
defparam \hsize_2_i_a2[1] .INIT=16'h1101;
// @38:5776
  CFG3 un1_htrans_reg_1_sqmuxa_i_i_a2_0 (
	.A(N_228_i),
	.B(N_999),
	.C(AHB_HREADY),
	.Y(un1_htrans_reg_1_sqmuxa_i_i_a2_0_Z)
);
defparam un1_htrans_reg_1_sqmuxa_i_i_a2_0.INIT=8'h04;
  CFG4 \htrans_1_iv_0_a2_RNICEGRT[1]  (
	.A(ahb_st_Z[0]),
	.B(AHB_HREADY),
	.C(N_977),
	.D(haddr_sn_N_2),
	.Y(htrans_1_iv_i_0)
);
defparam \htrans_1_iv_0_a2_RNICEGRT[1] .INIT=16'h0004;
// @38:5776
  CFG4 un1_htrans_reg_1_sqmuxa_i_i (
	.A(AHB_HREADY),
	.B(N_228_i),
	.C(ahb_st_Z[0]),
	.D(ahb_st_Z[1]),
	.Y(un1_htrans_reg_1_sqmuxa_i_i_Z)
);
defparam un1_htrans_reg_1_sqmuxa_i_i.INIT=16'h00A1;
  CFG3 \hsize_2_i_a2_RNI5PO1G[1]  (
	.A(AHB_HREADY),
	.B(N_980),
	.C(N_999),
	.Y(N_939_i)
);
defparam \hsize_2_i_a2_RNI5PO1G[1] .INIT=8'h23;
// @38:5671
  CFG4 \hsize_2_i_a2[0]  (
	.A(hsize_int_1_sqmuxa_2),
	.B(hsize_int_0_sqmuxa_2),
	.C(hsize_2_i_a2_2_Z[0]),
	.D(hsize_int_2_sqmuxa_1),
	.Y(N_982)
);
defparam \hsize_2_i_a2[0] .INIT=16'h0010;
// @38:5938
  CFG4 \ahb_st_RNO[1]  (
	.A(AHB_HREADY),
	.B(N_228_i),
	.C(ahb_st_Z[0]),
	.D(ahb_st_Z[1]),
	.Y(N_340_i)
);
defparam \ahb_st_RNO[1] .INIT=16'h0501;
// @38:5760
  CFG2 \hsize_reg_RNO[1]  (
	.A(N_980),
	.B(AHB_HREADY),
	.Y(N_941_i)
);
defparam \hsize_reg_RNO[1] .INIT=4'h1;
// @38:5744
  CFG4 \raddr_mux_loop_l1.un8_req_addr_mux[0]  (
	.A(cpu_d_req_addr_net_0),
	.B(cpu_debug_mode_net),
	.C(ahb_src_sel[1]),
	.D(debug_sysbus_req_addr_net_0),
	.Y(req_addr_mux[0])
);
defparam \raddr_mux_loop_l1.un8_req_addr_mux[0] .INIT=16'hE020;
// @38:5744
  CFG4 \raddr_mux_loop_l1.un8_req_addr_mux[1]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_addr_net_0),
	.D(ahb_d_req_ready_net),
	.Y(req_addr_mux[1])
);
defparam \raddr_mux_loop_l1.un8_req_addr_mux[1] .INIT=16'hB080;
// @38:5776
  CFG4 \haddr_reg_5[0]  (
	.A(cpu_d_req_addr_net_0),
	.B(cpu_debug_mode_net),
	.C(ahb_src_sel[0]),
	.D(debug_sysbus_req_addr_net_0),
	.Y(haddr_reg_5_Z[0])
);
defparam \haddr_reg_5[0] .INIT=16'h0E02;
// @38:5776
  CFG4 \haddr_reg_5[1]  (
	.A(ahb_resp_sel[0]),
	.B(is_locked),
	.C(ahb_d_req_addr_net_0),
	.D(ahb_i_req_ready_net),
	.Y(haddr_reg_5_Z[1])
);
defparam \haddr_reg_5[1] .INIT=16'h4070;
// @38:5938
  CFG4 \ahb_st_RNO[0]  (
	.A(AHB_HREADY),
	.B(N_228_i),
	.C(ahb_st_Z[0]),
	.D(ahb_st_Z[1]),
	.Y(N_342_i)
);
defparam \ahb_st_RNO[0] .INIT=16'h5A52;
// @38:5776
  CFG3 \haddr_reg_5[3]  (
	.A(ahb_d_req_addr[3]),
	.B(ahb_i_req_addr_net[3]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[3])
);
defparam \haddr_reg_5[3] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[4]  (
	.A(ahb_d_req_addr[4]),
	.B(ahb_i_req_addr_net[4]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[4])
);
defparam \haddr_reg_5[4] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[7]  (
	.A(ahb_d_req_addr[7]),
	.B(ahb_i_req_addr_net[7]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[7])
);
defparam \haddr_reg_5[7] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[8]  (
	.A(ahb_d_req_addr[8]),
	.B(ahb_i_req_addr_net[8]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[8])
);
defparam \haddr_reg_5[8] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[9]  (
	.A(ahb_d_req_addr[9]),
	.B(ahb_i_req_addr_net[9]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[9])
);
defparam \haddr_reg_5[9] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[11]  (
	.A(ahb_d_req_addr[11]),
	.B(ahb_i_req_addr_net[11]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[11])
);
defparam \haddr_reg_5[11] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[12]  (
	.A(ahb_d_req_addr[12]),
	.B(ahb_i_req_addr_net[12]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[12])
);
defparam \haddr_reg_5[12] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[13]  (
	.A(ahb_d_req_addr[13]),
	.B(ahb_i_req_addr_net[13]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[13])
);
defparam \haddr_reg_5[13] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[14]  (
	.A(ahb_d_req_addr[14]),
	.B(ahb_i_req_addr_net[14]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[14])
);
defparam \haddr_reg_5[14] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[16]  (
	.A(ahb_d_req_addr_net_15),
	.B(ahb_i_req_addr_net[16]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[16])
);
defparam \haddr_reg_5[16] .INIT=8'hCA;
// @38:5947
  CFG4 hsize_int_3_sqmuxa_1_0_o2 (
	.A(is_locked),
	.B(ahb_resp_sel[0]),
	.C(ahb_i_req_ready_net),
	.D(ifu_emi_req_valid_c),
	.Y(N_947)
);
defparam hsize_int_3_sqmuxa_1_0_o2.INIT=16'h27FF;
// @38:5776
  CFG3 \haddr_reg_5[6]  (
	.A(ahb_d_req_addr[6]),
	.B(ahb_i_req_addr_net[6]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[6])
);
defparam \haddr_reg_5[6] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[5]  (
	.A(ahb_d_req_addr[5]),
	.B(ahb_i_req_addr_net[5]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[5])
);
defparam \haddr_reg_5[5] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[10]  (
	.A(ahb_d_req_addr[10]),
	.B(ahb_i_req_addr_net[10]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[10])
);
defparam \haddr_reg_5[10] .INIT=8'hCA;
// @38:5776
  CFG3 \haddr_reg_5[15]  (
	.A(ahb_d_req_addr_net_14),
	.B(ahb_i_req_addr_net[15]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[15])
);
defparam \haddr_reg_5[15] .INIT=8'hCA;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[5]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[5]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[5])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[5] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[6]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[6]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[6])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[6] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[7]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[7]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[7])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[7] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[20]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[20]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[20])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[20] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[21]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[21]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[21])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[21] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[22]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[22]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[22])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[22] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[24]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[24]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[24])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[24] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[26]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[26]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[26])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[26] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[30]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[30]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[30])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[30] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[31]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[31]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[31])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[31] .INIT=16'hB080;
// @38:5744
  CFG4 \req_addr_mux[3]  (
	.A(ahb_d_req_addr[3]),
	.B(ahb_i_req_addr_net[3]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[3])
);
defparam \req_addr_mux[3] .INIT=16'hEAC0;
// @38:5744
  CFG4 \req_addr_mux[4]  (
	.A(ahb_d_req_addr[4]),
	.B(ahb_i_req_addr_net[4]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[4])
);
defparam \req_addr_mux[4] .INIT=16'hEAC0;
// @38:5744
  CFG4 \req_addr_mux[5]  (
	.A(ahb_d_req_addr[5]),
	.B(ahb_i_req_addr_net[5]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[5])
);
defparam \req_addr_mux[5] .INIT=16'hEAC0;
// @38:5744
  CFG4 \req_addr_mux[7]  (
	.A(ahb_d_req_addr[7]),
	.B(ahb_i_req_addr_net[7]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[7])
);
defparam \req_addr_mux[7] .INIT=16'hEAC0;
// @38:5744
  CFG4 \req_addr_mux[8]  (
	.A(ahb_d_req_addr[8]),
	.B(ahb_i_req_addr_net[8]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[8])
);
defparam \req_addr_mux[8] .INIT=16'hEAC0;
// @38:5744
  CFG4 \req_addr_mux[9]  (
	.A(ahb_d_req_addr[9]),
	.B(ahb_i_req_addr_net[9]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[9])
);
defparam \req_addr_mux[9] .INIT=16'hEAC0;
// @38:5744
  CFG4 \req_addr_mux[12]  (
	.A(ahb_d_req_addr[12]),
	.B(ahb_i_req_addr_net[12]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[12])
);
defparam \req_addr_mux[12] .INIT=16'hEAC0;
// @38:5744
  CFG4 \req_addr_mux[13]  (
	.A(ahb_d_req_addr[13]),
	.B(ahb_i_req_addr_net[13]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[13])
);
defparam \req_addr_mux[13] .INIT=16'hEAC0;
// @38:5744
  CFG4 \req_addr_mux[16]  (
	.A(ahb_d_req_addr_net_15),
	.B(ahb_i_req_addr_net[16]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[16])
);
defparam \req_addr_mux[16] .INIT=16'hEAC0;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[29]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[29]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[29])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[29] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[27]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[27]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[27])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[27] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[19]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[19]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[19])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[19] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[18]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[18]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[18])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[18] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[17]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[17]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[17])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[17] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[15]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[15]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[15])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[15] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[14]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[14]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[14])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[14] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[13]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[13]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[13])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[13] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[12]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[12]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[12])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[12] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[11]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[11]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[11])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[11] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[10]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[10]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[10])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[10] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[9]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[9]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[9])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[9] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[8]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[8]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[8])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[8] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[4]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[4]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[4])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[4] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[2]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data[2]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[2])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[2] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[1]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data[1]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[1])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[1] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[25]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[25]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[25])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[25] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[0]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[0]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[0])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[0] .INIT=16'hB080;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[3]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[3]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[3])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[3] .INIT=16'hB080;
// @38:5744
  CFG4 \req_addr_mux[6]  (
	.A(ahb_d_req_addr[6]),
	.B(ahb_i_req_addr_net[6]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[6])
);
defparam \req_addr_mux[6] .INIT=16'hEAC0;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[23]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[23]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[23])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[23] .INIT=16'hB080;
// @38:5744
  CFG4 \req_addr_mux[14]  (
	.A(ahb_d_req_addr[14]),
	.B(ahb_i_req_addr_net[14]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[14])
);
defparam \req_addr_mux[14] .INIT=16'hEAC0;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[16]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[16]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[16])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[16] .INIT=16'hB080;
// @38:5742
  CFG4 \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_byte_en_net[0]),
	.D(ahb_d_req_ready_net),
	.Y(un9_req_wr_byte_en_mux[0])
);
defparam \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0] .INIT=16'hB080;
// @38:5744
  CFG4 \req_addr_mux[10]  (
	.A(ahb_d_req_addr[10]),
	.B(ahb_i_req_addr_net[10]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[10])
);
defparam \req_addr_mux[10] .INIT=16'hEAC0;
// @38:5744
  CFG4 \req_addr_mux[15]  (
	.A(ahb_d_req_addr_net_14),
	.B(ahb_i_req_addr_net[15]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[15])
);
defparam \req_addr_mux[15] .INIT=16'hEAC0;
// @38:5744
  CFG4 \req_addr_mux[11]  (
	.A(ahb_d_req_addr[11]),
	.B(ahb_i_req_addr_net[11]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[11])
);
defparam \req_addr_mux[11] .INIT=16'hEAC0;
// @38:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[28]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[28]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[28])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[28] .INIT=16'hB080;
  CFG3 \hsize_2_i_a2_RNI4OO1G[0]  (
	.A(AHB_HREADY),
	.B(N_982),
	.C(N_999),
	.Y(N_940_i)
);
defparam \hsize_2_i_a2_RNI4OO1G[0] .INIT=8'h23;
// @38:5760
  CFG2 \hsize_reg_RNO[0]  (
	.A(N_982),
	.B(AHB_HREADY),
	.Y(N_942_i)
);
defparam \hsize_reg_RNO[0] .INIT=4'h1;
// @38:5776
  CFG3 \haddr_reg_5[2]  (
	.A(ahb_d_req_addr[2]),
	.B(ahb_i_req_addr_net[2]),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[2])
);
defparam \haddr_reg_5[2] .INIT=8'hCA;
// @38:5956
  CFG4 \haddr[0]  (
	.A(haddr_reg_Z[0]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux[0]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[0])
);
defparam \haddr[0] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[1]  (
	.A(haddr_reg_Z[1]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux[1]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[1])
);
defparam \haddr[1] .INIT=16'h00B8;
// @38:5744
  CFG4 \req_addr_mux[2]  (
	.A(ahb_d_req_addr[2]),
	.B(ahb_i_req_addr_net[2]),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[2])
);
defparam \req_addr_mux[2] .INIT=16'hEAC0;
// @38:5956
  CFG4 \haddr[3]  (
	.A(haddr_reg_Z[3]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[3]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[3])
);
defparam \haddr[3] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[4]  (
	.A(haddr_reg_Z[4]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[4]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[4])
);
defparam \haddr[4] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[5]  (
	.A(haddr_reg_Z[5]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[5]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[5])
);
defparam \haddr[5] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[7]  (
	.A(haddr_reg_Z[7]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[7]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[7])
);
defparam \haddr[7] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[8]  (
	.A(haddr_reg_Z[8]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[8]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[8])
);
defparam \haddr[8] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[9]  (
	.A(haddr_reg_Z[9]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[9]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[9])
);
defparam \haddr[9] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[12]  (
	.A(haddr_reg_Z[12]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[12]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[12])
);
defparam \haddr[12] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[13]  (
	.A(haddr_reg_Z[13]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[13]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[13])
);
defparam \haddr[13] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[16]  (
	.A(haddr_reg_Z[16]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[16]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[16])
);
defparam \haddr[16] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[6]  (
	.A(haddr_reg_Z[6]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[6]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[6])
);
defparam \haddr[6] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[14]  (
	.A(haddr_reg_Z[14]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[14]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[14])
);
defparam \haddr[14] .INIT=16'h00B8;
// @38:5742
  CFG4 \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(ahb_d_req_ready_net),
	.Y(un9_req_wr_byte_en_mux[2])
);
defparam \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2] .INIT=16'hB080;
// @38:5956
  CFG4 \haddr[10]  (
	.A(haddr_reg_Z[10]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[10]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[10])
);
defparam \haddr[10] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[15]  (
	.A(haddr_reg_Z[15]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[15]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[15])
);
defparam \haddr[15] .INIT=16'h00B8;
// @38:5956
  CFG4 \haddr[11]  (
	.A(haddr_reg_Z[11]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[11]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[11])
);
defparam \haddr[11] .INIT=16'h00B8;
// @38:5947
  CFG2 hsize_int_1_sqmuxa_2_4_a2_1 (
	.A(N_965),
	.B(N_967),
	.Y(hsize_int_1_sqmuxa_2_4_a2_1_Z)
);
defparam hsize_int_1_sqmuxa_2_4_a2_1.INIT=4'h4;
// @38:5947
  CFG4 hsize_int_3_sqmuxa_1_0_a2_0_0 (
	.A(N_967),
	.B(N_968),
	.C(N_966),
	.D(N_965),
	.Y(hsize_int_3_sqmuxa_1_0_a2_0_0_Z)
);
defparam hsize_int_3_sqmuxa_1_0_a2_0_0.INIT=16'h8000;
// @38:5956
  CFG4 \haddr[2]  (
	.A(haddr_reg_Z[2]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[2]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[2])
);
defparam \haddr[2] .INIT=16'h00B8;
// @38:5792
  CFG3 un1_hwrite_reg_i_0_o3_0 (
	.A(ahb_d_req_wr_byte_en_net[2]),
	.B(ahb_d_req_wr_byte_en_net[3]),
	.C(ahb_src_sel[1]),
	.Y(un1_hwrite_reg_i_0_o3_0_Z)
);
defparam un1_hwrite_reg_i_0_o3_0.INIT=8'hE0;
// @38:5947
  CFG4 hsize_int_2_sqmuxa_2 (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(ahb_d_req_wr_byte_en_net[2]),
	.C(ahb_d_req_wr_byte_en_net[3]),
	.D(ahb_src_sel[1]),
	.Y(hsize_int_2_sqmuxa_2_Z)
);
defparam hsize_int_2_sqmuxa_2.INIT=16'h4000;
// @38:5947
  CFG4 hsize_int_3_sqmuxa_0_a2_0 (
	.A(N_999),
	.B(ahb_d_req_wr_byte_en_net[1]),
	.C(N_228_i),
	.D(ahb_src_sel[1]),
	.Y(N_1005)
);
defparam hsize_int_3_sqmuxa_0_a2_0.INIT=16'h0800;
// @38:5947
  CFG4 hsize_int_0_sqmuxa_1_0_a2 (
	.A(un9_req_wr_byte_en_mux[0]),
	.B(N_1005),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(ahb_d_req_wr_byte_en_net[3]),
	.Y(hsize_int_0_sqmuxa_1)
);
defparam hsize_int_0_sqmuxa_1_0_a2.INIT=16'h0008;
// @38:5792
  CFG4 un1_hwrite_reg_i_0_o3 (
	.A(ahb_d_req_wr_byte_en_net[1]),
	.B(un9_req_wr_byte_en_mux[0]),
	.C(ahb_src_sel[1]),
	.D(un1_hwrite_reg_i_0_o3_0_Z),
	.Y(un1_hwrite_reg_i_0_o3_Z)
);
defparam un1_hwrite_reg_i_0_o3.INIT=16'hFFEC;
// @38:5947
  CFG4 hsize_int_1_sqmuxa_0_a2 (
	.A(un9_req_wr_byte_en_mux[2]),
	.B(ahb_d_req_wr_byte_en_net[3]),
	.C(N_1005),
	.D(un9_req_wr_byte_en_mux[0]),
	.Y(hsize_int_1_sqmuxa)
);
defparam hsize_int_1_sqmuxa_0_a2.INIT=16'h0020;
// @38:5947
  CFG4 hsize_int_3_sqmuxa_0_a2 (
	.A(un9_req_wr_byte_en_mux[0]),
	.B(N_1005),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(ahb_d_req_wr_byte_en_net[3]),
	.Y(hsize_int_3_sqmuxa)
);
defparam hsize_int_3_sqmuxa_0_a2.INIT=16'h8000;
// @38:5947
  CFG2 hsize_int_3_sqmuxa_1_0_a2_1 (
	.A(un1_hwrite_reg_i_0_o3_Z),
	.B(N_223_i_0),
	.Y(N_1001)
);
defparam hsize_int_3_sqmuxa_1_0_a2_1.INIT=4'h4;
// @38:5856
  CFG4 hwrite_iv_0 (
	.A(hwrite_reg_Z),
	.B(N_199_i),
	.C(hwrite_iv_0_a2_0),
	.D(un1_hwrite_reg_i_0_o3_Z),
	.Y(AHB_HWRITE)
);
defparam hwrite_iv_0.INIT=16'hF222;
// @38:5947
  CFG4 hsize_int_2_sqmuxa_1_0_a2_0 (
	.A(N_223_i_0),
	.B(un1_hwrite_reg_i_0_o3_Z),
	.C(N_947),
	.D(ahb_src_sel[1]),
	.Y(N_1006)
);
defparam hsize_int_2_sqmuxa_1_0_a2_0.INIT=16'h2000;
// @38:5947
  CFG4 hsize_int_0_sqmuxa_2_0_a2 (
	.A(N_968),
	.B(N_967),
	.C(un1_cpu_d_req_accepted_2),
	.D(N_1006),
	.Y(hsize_int_0_sqmuxa_2)
);
defparam hsize_int_0_sqmuxa_2_0_a2.INIT=16'h0800;
// @38:5947
  CFG4 hsize_int_1_sqmuxa_2_4_a2 (
	.A(N_968),
	.B(hsize_int_1_sqmuxa_2_4_a2_1_Z),
	.C(N_966),
	.D(N_1006),
	.Y(hsize_int_1_sqmuxa_2)
);
defparam hsize_int_1_sqmuxa_2_4_a2.INIT=16'h4000;
// @38:5947
  CFG4 hsize_int_2_sqmuxa_1_0_a2 (
	.A(N_966),
	.B(N_1006),
	.C(un1_cpu_d_req_accepted_1),
	.D(N_965),
	.Y(hsize_int_2_sqmuxa_1)
);
defparam hsize_int_2_sqmuxa_1_0_a2.INIT=16'h0800;
// @38:5947
  CFG4 hsize_int_3_sqmuxa_1_0 (
	.A(ahb_src_sel[1]),
	.B(N_1001),
	.C(hsize_int_3_sqmuxa_1_0_a2_0_0_Z),
	.D(N_947),
	.Y(hsize_int_3_sqmuxa_1)
);
defparam hsize_int_3_sqmuxa_1_0.INIT=16'h80CC;
// @38:5719
  miv_rv32_rr_pri_arb_2s_1s_1s_MIV_RV32_CFG1_C0_0 u_ahb_req_arb (
	.req_os_d_src_0(req_os_d_src_0),
	.ahb_src_sel(ahb_src_sel[1:0]),
	.ahb_resp_sel(ahb_resp_sel[1:0]),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.un1_N_3_mux_0(un1_N_3_mux_0),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.N_201(N_201),
	.d_trx_os_buff_ready(d_trx_os_buff_ready),
	.ahb_i_req_ready_net(ahb_i_req_ready_net),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn),
	.is_locked_1z(is_locked)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 */

module miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 (
  APB_PADDR_10,
  APB_PADDR_13,
  APB_PADDR_6,
  APB_PADDR_3,
  APB_PADDR_4,
  APB_PADDR_0,
  APB_PADDR_1,
  APB_PADDR_15,
  APB_PADDR_12,
  APB_PADDR_8,
  APB_PADDR_7,
  APB_PADDR_11,
  APB_PADDR_9,
  APB_PADDR_5,
  APB_PADDR_14,
  APB_PADDR_2,
  APB_PADDR_25,
  apb_prdata_int,
  mtime_count_out,
  APB_PWDATA,
  N_1047,
  N_1029,
  apb_psel_net,
  apb_penable_net,
  APB_PWRITE,
  N_1012_tz,
  un3_apb_int_sel_i_0_i2_i_a2_2_8,
  un3_apb_int_sel_i_0_i2_i_a2_2_7,
  un3_apb_int_sel_i_0_i2_i_a2_2_6,
  cpu_debug_mode_net,
  subsys_resetn,
  CLK,
  un5_m_timer_irq_cry_63_i
)
;
input APB_PADDR_10 ;
input APB_PADDR_13 ;
input APB_PADDR_6 ;
input APB_PADDR_3 ;
input APB_PADDR_4 ;
input APB_PADDR_0 ;
input APB_PADDR_1 ;
input APB_PADDR_15 ;
input APB_PADDR_12 ;
input APB_PADDR_8 ;
input APB_PADDR_7 ;
input APB_PADDR_11 ;
input APB_PADDR_9 ;
input APB_PADDR_5 ;
input APB_PADDR_14 ;
input APB_PADDR_2 ;
input APB_PADDR_25 ;
output [31:0] apb_prdata_int ;
output [63:0] mtime_count_out ;
input [31:0] APB_PWDATA ;
input N_1047 ;
input N_1029 ;
input apb_psel_net ;
input apb_penable_net ;
input APB_PWRITE ;
output N_1012_tz ;
input un3_apb_int_sel_i_0_i2_i_a2_2_8 ;
input un3_apb_int_sel_i_0_i2_i_a2_2_7 ;
input un3_apb_int_sel_i_0_i2_i_a2_2_6 ;
input cpu_debug_mode_net ;
input subsys_resetn ;
input CLK ;
output un5_m_timer_irq_cry_63_i ;
wire APB_PADDR_10 ;
wire APB_PADDR_13 ;
wire APB_PADDR_6 ;
wire APB_PADDR_3 ;
wire APB_PADDR_4 ;
wire APB_PADDR_0 ;
wire APB_PADDR_1 ;
wire APB_PADDR_15 ;
wire APB_PADDR_12 ;
wire APB_PADDR_8 ;
wire APB_PADDR_7 ;
wire APB_PADDR_11 ;
wire APB_PADDR_9 ;
wire APB_PADDR_5 ;
wire APB_PADDR_14 ;
wire APB_PADDR_2 ;
wire APB_PADDR_25 ;
wire N_1047 ;
wire N_1029 ;
wire apb_psel_net ;
wire apb_penable_net ;
wire APB_PWRITE ;
wire N_1012_tz ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_8 ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_7 ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_6 ;
wire cpu_debug_mode_net ;
wire subsys_resetn ;
wire CLK ;
wire un5_m_timer_irq_cry_63_i ;
wire [31:0] prdata_7;
wire [63:0] mtimecmp_Z;
wire [63:0] mtime_count_out_s;
wire [15:0] rtc_count_Z;
wire [10:10] rtc_count_RNI3G90L2_S;
wire [9:9] rtc_count_RNIJM1SD2_S;
wire [8:8] rtc_count_RNIB9TR62_S;
wire [7:7] rtc_count_RNI4TORV1_S;
wire [6:0] rtc_count_0_Z;
wire [4:4] rtc_count_RNILUBRA1_S;
wire [3:3] rtc_count_RNIIM7R31_S;
wire [15:15] rtc_count_RNO_S;
wire [14:14] rtc_count_RNID09HH3_S;
wire [13:13] rtc_count_RNIP21DA3_S;
wire [12:12] rtc_count_RNI66P833_S;
wire [11:11] rtc_count_RNIKAH4S2_S;
wire [0:0] rtc_count_RNIF4RQE_S;
wire [0:0] rtc_count_RNIF4RQE_Y;
wire [1:1] rtc_count_RNIF9VQL_S;
wire [1:1] rtc_count_RNIF9VQL_Y;
wire [2:2] rtc_count_RNIGF3RS_S;
wire [2:2] rtc_count_RNIGF3RS_Y;
wire [3:3] rtc_count_RNIIM7R31_Y;
wire [4:4] rtc_count_RNILUBRA1_Y;
wire [5:5] rtc_count_RNIP7GRH1_S;
wire [5:5] rtc_count_RNIP7GRH1_Y;
wire [6:6] rtc_count_RNIUHKRO1_S;
wire [6:6] rtc_count_RNIUHKRO1_Y;
wire [7:7] rtc_count_RNI4TORV1_Y;
wire [8:8] rtc_count_RNIB9TR62_Y;
wire [9:9] rtc_count_RNIJM1SD2_Y;
wire [10:10] rtc_count_RNI3G90L2_Y;
wire [11:11] rtc_count_RNIKAH4S2_Y;
wire [12:12] rtc_count_RNI66P833_Y;
wire [13:13] rtc_count_RNIP21DA3_Y;
wire [15:15] rtc_count_RNO_FCO;
wire [15:15] rtc_count_RNO_Y;
wire [14:14] rtc_count_RNID09HH3_Y;
wire [62:0] mtime_count_out_cry;
wire [0:0] mtime_count_out_RNIIEOQO_Y;
wire [1:1] mtime_count_out_RNI528401_Y;
wire [2:2] mtime_count_out_RNIQNND71_Y;
wire [3:3] mtime_count_out_RNIHF7NE1_Y;
wire [4:4] mtime_count_out_RNIA9N0M1_Y;
wire [5:5] mtime_count_out_RNI557AT1_Y;
wire [6:6] mtime_count_out_RNI23NJ42_Y;
wire [7:7] mtime_count_out_RNI137TB2_Y;
wire [8:8] mtime_count_out_RNI25N6J2_Y;
wire [9:9] mtime_count_out_RNI597GQ2_Y;
wire [10:10] mtime_count_out_RNIO0UT73_Y;
wire [11:11] mtime_count_out_RNIDQKBL3_Y;
wire [12:12] mtime_count_out_RNI4MBP24_Y;
wire [13:13] mtime_count_out_RNITJ27G4_Y;
wire [14:14] mtime_count_out_RNIOJPKT4_Y;
wire [15:15] mtime_count_out_RNILLG2B5_Y;
wire [16:16] mtime_count_out_RNIKP7GO5_Y;
wire [17:17] mtime_count_out_RNILVUT56_Y;
wire [18:18] mtime_count_out_RNIO7MBJ6_Y;
wire [19:19] mtime_count_out_RNITHDP07_Y;
wire [20:20] mtime_count_out_RNIID67E7_Y;
wire [21:21] mtime_count_out_RNI9BVKR7_Y;
wire [22:22] mtime_count_out_RNI2BO298_Y;
wire [23:23] mtime_count_out_RNITCHGM8_Y;
wire [24:24] mtime_count_out_RNIQGAU39_Y;
wire [25:25] mtime_count_out_RNIPM3CH9_Y;
wire [26:26] mtime_count_out_RNIQUSPU9_Y;
wire [27:27] mtime_count_out_RNIT8M7CA_Y;
wire [28:28] mtime_count_out_RNI2LFLPA_Y;
wire [29:29] mtime_count_out_RNI93937B_Y;
wire [30:30] mtime_count_out_RNI034HKB_Y;
wire [31:31] mtime_count_out_RNIP4VU1C_Y;
wire [32:32] mtime_count_out_RNI0PSG1D_Y;
wire [33:33] mtime_count_out_RNI9FQ21E_Y;
wire [34:34] mtime_count_out_RNIK7OK0F_Y;
wire [35:35] mtime_count_out_RNI12M60G_Y;
wire [36:36] mtime_count_out_RNIGUJOVG_Y;
wire [37:37] mtime_count_out_RNI1THAVH_Y;
wire [38:38] mtime_count_out_RNIKTFSUI_Y;
wire [39:39] mtime_count_out_RNI90EEUJ_Y;
wire [40:40] mtime_count_out_RNINSC0UK_Y;
wire [41:41] mtime_count_out_RNI7RBITL_Y;
wire [42:42] mtime_count_out_RNI0OEHSM_Y;
wire [43:43] mtime_count_out_RNIRMHGRN_Y;
wire [44:44] mtime_count_out_RNIONKFQO_Y;
wire [45:45] mtime_count_out_RNINQNEPP_Y;
wire [46:46] mtime_count_out_RNIOVQDOQ_Y;
wire [47:47] mtime_count_out_RNIR6UCNR_Y;
wire [48:48] mtime_count_out_RNI0G1CMS_Y;
wire [49:49] mtime_count_out_RNI7R4BLT_Y;
wire [50:50] mtime_count_out_RNI709AKU_Y;
wire [51:51] mtime_count_out_RNI97D9JV_Y;
wire [52:52] mtime_count_out_RNI48I8I01_Y;
wire [53:53] mtime_count_out_RNI1BN7H11_Y;
wire [54:54] mtime_count_out_RNI0GS6G21_Y;
wire [55:55] mtime_count_out_RNI1N16F31_Y;
wire [56:56] mtime_count_out_RNI4075E41_Y;
wire [57:57] mtime_count_out_RNI9BC4D51_Y;
wire [58:58] mtime_count_out_RNIGOH3C61_Y;
wire [59:59] mtime_count_out_RNIP7N2B71_Y;
wire [60:60] mtime_count_out_RNIRGT1A81_Y;
wire [61:61] mtime_count_out_RNIVR31991_Y;
wire [63:63] mtime_count_out_RNO_FCO;
wire [63:63] mtime_count_out_RNO_Y;
wire [62:62] mtime_count_out_RNIS0B08A1_Y;
wire [31:0] mtimecmp_m;
wire [31:0] prdata_7_iv_0_Z;
wire [6:2] prdata_7_iv_1_Z;
wire un5_m_timer_irq_cry_63_Z ;
wire prdata_0_sqmuxa ;
wire prdata_0_sqmuxa_i ;
wire VCC ;
wire GND ;
wire Tc0_h_En_0_a2_RNIQ7PG4_Z ;
wire Tc0_h_En ;
wire Tc0_l_En_0_a2_RNIU7AKB_Z ;
wire Tc0_l_En ;
wire un23_rtc_tick_RNI4QIPU_Z ;
wire mtime_count_oute ;
wire prdata ;
wire prdata_0 ;
wire prdata_1 ;
wire un1_rtc_count_cry_0_cy_Z ;
wire un1_rtc_count_cry_0_cy_S ;
wire un1_rtc_count_cry_0_cy_Y ;
wire un1_rtc_count_cry_0 ;
wire un1_rtc_count_cry_1 ;
wire un1_rtc_count_cry_2 ;
wire un1_rtc_count_cry_3 ;
wire un1_rtc_count_cry_4 ;
wire un1_rtc_count_cry_5 ;
wire un1_rtc_count_cry_6 ;
wire un1_rtc_count_cry_7 ;
wire un1_rtc_count_cry_8 ;
wire un1_rtc_count_cry_9 ;
wire un1_rtc_count_cry_10 ;
wire un1_rtc_count_cry_11 ;
wire un1_rtc_count_cry_12 ;
wire un1_rtc_count_cry_13 ;
wire un1_rtc_count_cry_14 ;
wire mtime_count_out_cry_cy ;
wire prdata18_i_o2_RNI1T8HH_S ;
wire prdata18_i_o2_RNI1T8HH_Y ;
wire N_1012 ;
wire N_1014 ;
wire N_1015 ;
wire N_1050 ;
wire T_l_En ;
wire un5_m_timer_irq_cry_0_Z ;
wire un5_m_timer_irq_cry_0_S ;
wire un5_m_timer_irq_cry_0_Y ;
wire un5_m_timer_irq_cry_1_Z ;
wire un5_m_timer_irq_cry_1_S ;
wire un5_m_timer_irq_cry_1_Y ;
wire un5_m_timer_irq_cry_2_Z ;
wire un5_m_timer_irq_cry_2_S ;
wire un5_m_timer_irq_cry_2_Y ;
wire un5_m_timer_irq_cry_3_Z ;
wire un5_m_timer_irq_cry_3_S ;
wire un5_m_timer_irq_cry_3_Y ;
wire un5_m_timer_irq_cry_4_Z ;
wire un5_m_timer_irq_cry_4_S ;
wire un5_m_timer_irq_cry_4_Y ;
wire un5_m_timer_irq_cry_5_Z ;
wire un5_m_timer_irq_cry_5_S ;
wire un5_m_timer_irq_cry_5_Y ;
wire un5_m_timer_irq_cry_6_Z ;
wire un5_m_timer_irq_cry_6_S ;
wire un5_m_timer_irq_cry_6_Y ;
wire un5_m_timer_irq_cry_7_Z ;
wire un5_m_timer_irq_cry_7_S ;
wire un5_m_timer_irq_cry_7_Y ;
wire un5_m_timer_irq_cry_8_Z ;
wire un5_m_timer_irq_cry_8_S ;
wire un5_m_timer_irq_cry_8_Y ;
wire un5_m_timer_irq_cry_9_Z ;
wire un5_m_timer_irq_cry_9_S ;
wire un5_m_timer_irq_cry_9_Y ;
wire un5_m_timer_irq_cry_10_Z ;
wire un5_m_timer_irq_cry_10_S ;
wire un5_m_timer_irq_cry_10_Y ;
wire un5_m_timer_irq_cry_11_Z ;
wire un5_m_timer_irq_cry_11_S ;
wire un5_m_timer_irq_cry_11_Y ;
wire un5_m_timer_irq_cry_12_Z ;
wire un5_m_timer_irq_cry_12_S ;
wire un5_m_timer_irq_cry_12_Y ;
wire un5_m_timer_irq_cry_13_Z ;
wire un5_m_timer_irq_cry_13_S ;
wire un5_m_timer_irq_cry_13_Y ;
wire un5_m_timer_irq_cry_14_Z ;
wire un5_m_timer_irq_cry_14_S ;
wire un5_m_timer_irq_cry_14_Y ;
wire un5_m_timer_irq_cry_15_Z ;
wire un5_m_timer_irq_cry_15_S ;
wire un5_m_timer_irq_cry_15_Y ;
wire un5_m_timer_irq_cry_16_Z ;
wire un5_m_timer_irq_cry_16_S ;
wire un5_m_timer_irq_cry_16_Y ;
wire un5_m_timer_irq_cry_17_Z ;
wire un5_m_timer_irq_cry_17_S ;
wire un5_m_timer_irq_cry_17_Y ;
wire un5_m_timer_irq_cry_18_Z ;
wire un5_m_timer_irq_cry_18_S ;
wire un5_m_timer_irq_cry_18_Y ;
wire un5_m_timer_irq_cry_19_Z ;
wire un5_m_timer_irq_cry_19_S ;
wire un5_m_timer_irq_cry_19_Y ;
wire un5_m_timer_irq_cry_20_Z ;
wire un5_m_timer_irq_cry_20_S ;
wire un5_m_timer_irq_cry_20_Y ;
wire un5_m_timer_irq_cry_21_Z ;
wire un5_m_timer_irq_cry_21_S ;
wire un5_m_timer_irq_cry_21_Y ;
wire un5_m_timer_irq_cry_22_Z ;
wire un5_m_timer_irq_cry_22_S ;
wire un5_m_timer_irq_cry_22_Y ;
wire un5_m_timer_irq_cry_23_Z ;
wire un5_m_timer_irq_cry_23_S ;
wire un5_m_timer_irq_cry_23_Y ;
wire un5_m_timer_irq_cry_24_Z ;
wire un5_m_timer_irq_cry_24_S ;
wire un5_m_timer_irq_cry_24_Y ;
wire un5_m_timer_irq_cry_25_Z ;
wire un5_m_timer_irq_cry_25_S ;
wire un5_m_timer_irq_cry_25_Y ;
wire un5_m_timer_irq_cry_26_Z ;
wire un5_m_timer_irq_cry_26_S ;
wire un5_m_timer_irq_cry_26_Y ;
wire un5_m_timer_irq_cry_27_Z ;
wire un5_m_timer_irq_cry_27_S ;
wire un5_m_timer_irq_cry_27_Y ;
wire un5_m_timer_irq_cry_28_Z ;
wire un5_m_timer_irq_cry_28_S ;
wire un5_m_timer_irq_cry_28_Y ;
wire un5_m_timer_irq_cry_29_Z ;
wire un5_m_timer_irq_cry_29_S ;
wire un5_m_timer_irq_cry_29_Y ;
wire un5_m_timer_irq_cry_30_Z ;
wire un5_m_timer_irq_cry_30_S ;
wire un5_m_timer_irq_cry_30_Y ;
wire un5_m_timer_irq_cry_31_Z ;
wire un5_m_timer_irq_cry_31_S ;
wire un5_m_timer_irq_cry_31_Y ;
wire un5_m_timer_irq_cry_32_Z ;
wire un5_m_timer_irq_cry_32_S ;
wire un5_m_timer_irq_cry_32_Y ;
wire un5_m_timer_irq_cry_33_Z ;
wire un5_m_timer_irq_cry_33_S ;
wire un5_m_timer_irq_cry_33_Y ;
wire un5_m_timer_irq_cry_34_Z ;
wire un5_m_timer_irq_cry_34_S ;
wire un5_m_timer_irq_cry_34_Y ;
wire un5_m_timer_irq_cry_35_Z ;
wire un5_m_timer_irq_cry_35_S ;
wire un5_m_timer_irq_cry_35_Y ;
wire un5_m_timer_irq_cry_36_Z ;
wire un5_m_timer_irq_cry_36_S ;
wire un5_m_timer_irq_cry_36_Y ;
wire un5_m_timer_irq_cry_37_Z ;
wire un5_m_timer_irq_cry_37_S ;
wire un5_m_timer_irq_cry_37_Y ;
wire un5_m_timer_irq_cry_38_Z ;
wire un5_m_timer_irq_cry_38_S ;
wire un5_m_timer_irq_cry_38_Y ;
wire un5_m_timer_irq_cry_39_Z ;
wire un5_m_timer_irq_cry_39_S ;
wire un5_m_timer_irq_cry_39_Y ;
wire un5_m_timer_irq_cry_40_Z ;
wire un5_m_timer_irq_cry_40_S ;
wire un5_m_timer_irq_cry_40_Y ;
wire un5_m_timer_irq_cry_41_Z ;
wire un5_m_timer_irq_cry_41_S ;
wire un5_m_timer_irq_cry_41_Y ;
wire un5_m_timer_irq_cry_42_Z ;
wire un5_m_timer_irq_cry_42_S ;
wire un5_m_timer_irq_cry_42_Y ;
wire un5_m_timer_irq_cry_43_Z ;
wire un5_m_timer_irq_cry_43_S ;
wire un5_m_timer_irq_cry_43_Y ;
wire un5_m_timer_irq_cry_44_Z ;
wire un5_m_timer_irq_cry_44_S ;
wire un5_m_timer_irq_cry_44_Y ;
wire un5_m_timer_irq_cry_45_Z ;
wire un5_m_timer_irq_cry_45_S ;
wire un5_m_timer_irq_cry_45_Y ;
wire un5_m_timer_irq_cry_46_Z ;
wire un5_m_timer_irq_cry_46_S ;
wire un5_m_timer_irq_cry_46_Y ;
wire un5_m_timer_irq_cry_47_Z ;
wire un5_m_timer_irq_cry_47_S ;
wire un5_m_timer_irq_cry_47_Y ;
wire un5_m_timer_irq_cry_48_Z ;
wire un5_m_timer_irq_cry_48_S ;
wire un5_m_timer_irq_cry_48_Y ;
wire un5_m_timer_irq_cry_49_Z ;
wire un5_m_timer_irq_cry_49_S ;
wire un5_m_timer_irq_cry_49_Y ;
wire un5_m_timer_irq_cry_50_Z ;
wire un5_m_timer_irq_cry_50_S ;
wire un5_m_timer_irq_cry_50_Y ;
wire un5_m_timer_irq_cry_51_Z ;
wire un5_m_timer_irq_cry_51_S ;
wire un5_m_timer_irq_cry_51_Y ;
wire un5_m_timer_irq_cry_52_Z ;
wire un5_m_timer_irq_cry_52_S ;
wire un5_m_timer_irq_cry_52_Y ;
wire un5_m_timer_irq_cry_53_Z ;
wire un5_m_timer_irq_cry_53_S ;
wire un5_m_timer_irq_cry_53_Y ;
wire un5_m_timer_irq_cry_54_Z ;
wire un5_m_timer_irq_cry_54_S ;
wire un5_m_timer_irq_cry_54_Y ;
wire un5_m_timer_irq_cry_55_Z ;
wire un5_m_timer_irq_cry_55_S ;
wire un5_m_timer_irq_cry_55_Y ;
wire un5_m_timer_irq_cry_56_Z ;
wire un5_m_timer_irq_cry_56_S ;
wire un5_m_timer_irq_cry_56_Y ;
wire un5_m_timer_irq_cry_57_Z ;
wire un5_m_timer_irq_cry_57_S ;
wire un5_m_timer_irq_cry_57_Y ;
wire un5_m_timer_irq_cry_58_Z ;
wire un5_m_timer_irq_cry_58_S ;
wire un5_m_timer_irq_cry_58_Y ;
wire un5_m_timer_irq_cry_59_Z ;
wire un5_m_timer_irq_cry_59_S ;
wire un5_m_timer_irq_cry_59_Y ;
wire un5_m_timer_irq_cry_60_Z ;
wire un5_m_timer_irq_cry_60_S ;
wire un5_m_timer_irq_cry_60_Y ;
wire un5_m_timer_irq_cry_61_Z ;
wire un5_m_timer_irq_cry_61_S ;
wire un5_m_timer_irq_cry_61_Y ;
wire un5_m_timer_irq_cry_62_Z ;
wire un5_m_timer_irq_cry_62_S ;
wire un5_m_timer_irq_cry_62_Y ;
wire un5_m_timer_irq_cry_63_S ;
wire un5_m_timer_irq_cry_63_Y ;
wire N_1051 ;
wire T_l_En_0_a2_0_7_Z ;
wire T_l_En_0_a2_0_1_Z ;
wire T_l_En_0_a2_0_8_Z ;
wire prdata_1_sqmuxa ;
wire prdata_4_sqmuxa ;
wire prdata_2_sqmuxa ;
wire prdata_3_sqmuxa ;
wire un23_rtc_tick_11_Z ;
wire un23_rtc_tick_10_Z ;
wire un23_rtc_tick_9_Z ;
wire un23_rtc_tick_8_Z ;
wire prdata_0_sqmuxa_25_4_Z ;
wire prdata_0_sqmuxa_25_5_Z ;
wire un23_rtc_tick_Z ;
wire N_1053 ;
  CFG1 un5_m_timer_irq_cry_63_RNIAPIP6 (
	.A(un5_m_timer_irq_cry_63_Z),
	.Y(un5_m_timer_irq_cry_63_i)
);
defparam un5_m_timer_irq_cry_63_RNIAPIP6.INIT=2'h1;
  CFG1 prdata_0_sqmuxa_25_RNILKSP3 (
	.A(prdata_0_sqmuxa),
	.Y(prdata_0_sqmuxa_i)
);
defparam prdata_0_sqmuxa_25_RNILKSP3.INIT=2'h1;
// @38:13106
  SLE \prdata[0]  (
	.Q(apb_prdata_int[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[1]  (
	.Q(apb_prdata_int[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[3]  (
	.Q(apb_prdata_int[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[4]  (
	.Q(apb_prdata_int[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[7]  (
	.Q(apb_prdata_int[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[8]  (
	.Q(apb_prdata_int[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[9]  (
	.Q(apb_prdata_int[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[10]  (
	.Q(apb_prdata_int[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[11]  (
	.Q(apb_prdata_int[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[12]  (
	.Q(apb_prdata_int[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[13]  (
	.Q(apb_prdata_int[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[14]  (
	.Q(apb_prdata_int[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[15]  (
	.Q(apb_prdata_int[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[16]  (
	.Q(apb_prdata_int[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[17]  (
	.Q(apb_prdata_int[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[18]  (
	.Q(apb_prdata_int[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[19]  (
	.Q(apb_prdata_int[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[20]  (
	.Q(apb_prdata_int[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[21]  (
	.Q(apb_prdata_int[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[22]  (
	.Q(apb_prdata_int[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[23]  (
	.Q(apb_prdata_int[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[24]  (
	.Q(apb_prdata_int[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[25]  (
	.Q(apb_prdata_int[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[26]  (
	.Q(apb_prdata_int[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[27]  (
	.Q(apb_prdata_int[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[28]  (
	.Q(apb_prdata_int[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[29]  (
	.Q(apb_prdata_int[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[30]  (
	.Q(apb_prdata_int[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13106
  SLE \prdata[31]  (
	.Q(apb_prdata_int[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_7[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prdata_0_sqmuxa_i)
);
// @38:13095
  SLE \mtimecmp[63]  (
	.Q(mtimecmp_Z[63]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[31]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[62]  (
	.Q(mtimecmp_Z[62]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[30]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[61]  (
	.Q(mtimecmp_Z[61]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[29]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[60]  (
	.Q(mtimecmp_Z[60]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[28]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[59]  (
	.Q(mtimecmp_Z[59]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[27]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[58]  (
	.Q(mtimecmp_Z[58]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[26]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[57]  (
	.Q(mtimecmp_Z[57]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[25]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[56]  (
	.Q(mtimecmp_Z[56]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[24]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[55]  (
	.Q(mtimecmp_Z[55]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[23]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[54]  (
	.Q(mtimecmp_Z[54]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[22]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[53]  (
	.Q(mtimecmp_Z[53]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[21]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[52]  (
	.Q(mtimecmp_Z[52]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[20]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[51]  (
	.Q(mtimecmp_Z[51]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[19]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[50]  (
	.Q(mtimecmp_Z[50]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[18]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[49]  (
	.Q(mtimecmp_Z[49]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[17]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[48]  (
	.Q(mtimecmp_Z[48]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[16]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[47]  (
	.Q(mtimecmp_Z[47]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[15]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[46]  (
	.Q(mtimecmp_Z[46]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[14]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[45]  (
	.Q(mtimecmp_Z[45]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[13]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[44]  (
	.Q(mtimecmp_Z[44]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[12]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[43]  (
	.Q(mtimecmp_Z[43]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[11]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[42]  (
	.Q(mtimecmp_Z[42]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[10]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[41]  (
	.Q(mtimecmp_Z[41]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[9]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[40]  (
	.Q(mtimecmp_Z[40]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[8]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[39]  (
	.Q(mtimecmp_Z[39]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[7]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[38]  (
	.Q(mtimecmp_Z[38]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[6]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[37]  (
	.Q(mtimecmp_Z[37]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[5]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[36]  (
	.Q(mtimecmp_Z[36]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[4]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[35]  (
	.Q(mtimecmp_Z[35]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[3]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[34]  (
	.Q(mtimecmp_Z[34]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[2]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[33]  (
	.Q(mtimecmp_Z[33]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[1]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[32]  (
	.Q(mtimecmp_Z[32]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[0]),
	.EN(Tc0_h_En_0_a2_RNIQ7PG4_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
  CFG2 Tc0_h_En_0_a2_RNIQ7PG4 (
	.A(Tc0_h_En),
	.B(subsys_resetn),
	.Y(Tc0_h_En_0_a2_RNIQ7PG4_Z)
);
defparam Tc0_h_En_0_a2_RNIQ7PG4.INIT=4'hB;
// @38:13095
  SLE \mtimecmp[31]  (
	.Q(mtimecmp_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[31]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[30]  (
	.Q(mtimecmp_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[30]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[29]  (
	.Q(mtimecmp_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[29]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[28]  (
	.Q(mtimecmp_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[28]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[27]  (
	.Q(mtimecmp_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[27]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[26]  (
	.Q(mtimecmp_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[26]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[25]  (
	.Q(mtimecmp_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[25]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[24]  (
	.Q(mtimecmp_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[24]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[23]  (
	.Q(mtimecmp_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[23]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[22]  (
	.Q(mtimecmp_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[22]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[21]  (
	.Q(mtimecmp_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[21]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[20]  (
	.Q(mtimecmp_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[20]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[19]  (
	.Q(mtimecmp_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[19]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[18]  (
	.Q(mtimecmp_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[18]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[17]  (
	.Q(mtimecmp_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[17]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[16]  (
	.Q(mtimecmp_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[16]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[15]  (
	.Q(mtimecmp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[15]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[14]  (
	.Q(mtimecmp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[14]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[13]  (
	.Q(mtimecmp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[13]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[12]  (
	.Q(mtimecmp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[12]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[11]  (
	.Q(mtimecmp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[11]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[10]  (
	.Q(mtimecmp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[10]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[9]  (
	.Q(mtimecmp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[9]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[8]  (
	.Q(mtimecmp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[8]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[7]  (
	.Q(mtimecmp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[7]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[6]  (
	.Q(mtimecmp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[6]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[5]  (
	.Q(mtimecmp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[5]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[4]  (
	.Q(mtimecmp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[4]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[3]  (
	.Q(mtimecmp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[3]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[2]  (
	.Q(mtimecmp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[2]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[1]  (
	.Q(mtimecmp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[1]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @38:13095
  SLE \mtimecmp[0]  (
	.Q(mtimecmp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[0]),
	.EN(Tc0_l_En_0_a2_RNIU7AKB_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
  CFG2 Tc0_l_En_0_a2_RNIU7AKB (
	.A(Tc0_l_En),
	.B(subsys_resetn),
	.Y(Tc0_l_En_0_a2_RNIU7AKB_Z)
);
defparam Tc0_l_En_0_a2_RNIU7AKB.INIT=4'hB;
// @38:13076
  SLE \mtime_count_out_Z[0]  (
	.Q(mtime_count_out[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[0]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[1]  (
	.Q(mtime_count_out[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[1]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[2]  (
	.Q(mtime_count_out[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[2]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[3]  (
	.Q(mtime_count_out[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[3]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[4]  (
	.Q(mtime_count_out[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[4]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[5]  (
	.Q(mtime_count_out[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[5]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[6]  (
	.Q(mtime_count_out[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[6]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[7]  (
	.Q(mtime_count_out[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[7]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[8]  (
	.Q(mtime_count_out[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[8]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[9]  (
	.Q(mtime_count_out[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[9]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[10]  (
	.Q(mtime_count_out[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[10]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[11]  (
	.Q(mtime_count_out[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[11]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[12]  (
	.Q(mtime_count_out[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[12]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[13]  (
	.Q(mtime_count_out[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[13]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[14]  (
	.Q(mtime_count_out[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[14]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[15]  (
	.Q(mtime_count_out[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[15]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[16]  (
	.Q(mtime_count_out[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[16]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[17]  (
	.Q(mtime_count_out[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[17]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[18]  (
	.Q(mtime_count_out[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[18]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[19]  (
	.Q(mtime_count_out[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[19]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[20]  (
	.Q(mtime_count_out[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[20]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[21]  (
	.Q(mtime_count_out[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[21]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[22]  (
	.Q(mtime_count_out[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[22]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[23]  (
	.Q(mtime_count_out[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[23]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[24]  (
	.Q(mtime_count_out[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[24]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[25]  (
	.Q(mtime_count_out[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[25]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[26]  (
	.Q(mtime_count_out[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[26]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[27]  (
	.Q(mtime_count_out[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[27]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[28]  (
	.Q(mtime_count_out[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[28]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[29]  (
	.Q(mtime_count_out[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[29]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[30]  (
	.Q(mtime_count_out[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[30]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[31]  (
	.Q(mtime_count_out[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[31]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[32]  (
	.Q(mtime_count_out[32]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[32]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[33]  (
	.Q(mtime_count_out[33]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[33]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[34]  (
	.Q(mtime_count_out[34]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[34]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[35]  (
	.Q(mtime_count_out[35]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[35]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[36]  (
	.Q(mtime_count_out[36]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[36]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[37]  (
	.Q(mtime_count_out[37]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[37]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[38]  (
	.Q(mtime_count_out[38]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[38]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[39]  (
	.Q(mtime_count_out[39]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[39]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[40]  (
	.Q(mtime_count_out[40]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[40]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[41]  (
	.Q(mtime_count_out[41]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[41]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[42]  (
	.Q(mtime_count_out[42]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[42]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[43]  (
	.Q(mtime_count_out[43]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[43]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[44]  (
	.Q(mtime_count_out[44]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[44]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[45]  (
	.Q(mtime_count_out[45]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[45]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[46]  (
	.Q(mtime_count_out[46]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[46]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[47]  (
	.Q(mtime_count_out[47]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[47]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[48]  (
	.Q(mtime_count_out[48]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[48]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[49]  (
	.Q(mtime_count_out[49]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[49]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[50]  (
	.Q(mtime_count_out[50]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[50]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[51]  (
	.Q(mtime_count_out[51]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[51]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[52]  (
	.Q(mtime_count_out[52]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[52]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[53]  (
	.Q(mtime_count_out[53]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[53]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[54]  (
	.Q(mtime_count_out[54]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[54]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[55]  (
	.Q(mtime_count_out[55]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[55]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[56]  (
	.Q(mtime_count_out[56]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[56]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[57]  (
	.Q(mtime_count_out[57]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[57]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[58]  (
	.Q(mtime_count_out[58]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[58]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[59]  (
	.Q(mtime_count_out[59]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[59]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[60]  (
	.Q(mtime_count_out[60]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[60]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[61]  (
	.Q(mtime_count_out[61]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[61]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[62]  (
	.Q(mtime_count_out[62]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[62]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13076
  SLE \mtime_count_out_Z[63]  (
	.Q(mtime_count_out[63]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_s[63]),
	.EN(un23_rtc_tick_RNI4QIPU_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
  CFG2 un23_rtc_tick_RNI4QIPU (
	.A(mtime_count_oute),
	.B(subsys_resetn),
	.Y(un23_rtc_tick_RNI4QIPU_Z)
);
defparam un23_rtc_tick_RNI4QIPU.INIT=4'hB;
// @38:13106
  SLE \prdata[6]  (
	.Q(apb_prdata_int[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:13106
  SLE \prdata[5]  (
	.Q(apb_prdata_int[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:13106
  SLE \prdata[2]  (
	.Q(apb_prdata_int[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:13062
  SLE \rtc_count[10]  (
	.Q(rtc_count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNI3G90L2_S[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[9]  (
	.Q(rtc_count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIJM1SD2_S[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[8]  (
	.Q(rtc_count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIB9TR62_S[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[7]  (
	.Q(rtc_count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNI4TORV1_S[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[6]  (
	.Q(rtc_count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_0_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[5]  (
	.Q(rtc_count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_0_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[4]  (
	.Q(rtc_count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNILUBRA1_S[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[3]  (
	.Q(rtc_count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIIM7R31_S[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[2]  (
	.Q(rtc_count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_0_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[1]  (
	.Q(rtc_count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[0]  (
	.Q(rtc_count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[15]  (
	.Q(rtc_count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNO_S[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[14]  (
	.Q(rtc_count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNID09HH3_S[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[13]  (
	.Q(rtc_count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIP21DA3_S[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[12]  (
	.Q(rtc_count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNI66P833_S[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @38:13062
  SLE \rtc_count[11]  (
	.Q(rtc_count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIKAH4S2_S[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @36:19071
  ARI1 un1_rtc_count_cry_0_cy (
	.FCO(un1_rtc_count_cry_0_cy_Z),
	.S(un1_rtc_count_cry_0_cy_S),
	.Y(un1_rtc_count_cry_0_cy_Y),
	.B(cpu_debug_mode_net),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_rtc_count_cry_0_cy.INIT=20'h45500;
// @36:19071
  ARI1 \rtc_count_RNIF4RQE[0]  (
	.FCO(un1_rtc_count_cry_0),
	.S(rtc_count_RNIF4RQE_S[0]),
	.Y(rtc_count_RNIF4RQE_Y[0]),
	.B(rtc_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_0_cy_Z)
);
defparam \rtc_count_RNIF4RQE[0] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNIF9VQL[1]  (
	.FCO(un1_rtc_count_cry_1),
	.S(rtc_count_RNIF9VQL_S[1]),
	.Y(rtc_count_RNIF9VQL_Y[1]),
	.B(rtc_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_0)
);
defparam \rtc_count_RNIF9VQL[1] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNIGF3RS[2]  (
	.FCO(un1_rtc_count_cry_2),
	.S(rtc_count_RNIGF3RS_S[2]),
	.Y(rtc_count_RNIGF3RS_Y[2]),
	.B(rtc_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_1)
);
defparam \rtc_count_RNIGF3RS[2] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNIIM7R31[3]  (
	.FCO(un1_rtc_count_cry_3),
	.S(rtc_count_RNIIM7R31_S[3]),
	.Y(rtc_count_RNIIM7R31_Y[3]),
	.B(rtc_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_2)
);
defparam \rtc_count_RNIIM7R31[3] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNILUBRA1[4]  (
	.FCO(un1_rtc_count_cry_4),
	.S(rtc_count_RNILUBRA1_S[4]),
	.Y(rtc_count_RNILUBRA1_Y[4]),
	.B(rtc_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_3)
);
defparam \rtc_count_RNILUBRA1[4] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNIP7GRH1[5]  (
	.FCO(un1_rtc_count_cry_5),
	.S(rtc_count_RNIP7GRH1_S[5]),
	.Y(rtc_count_RNIP7GRH1_Y[5]),
	.B(rtc_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_4)
);
defparam \rtc_count_RNIP7GRH1[5] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNIUHKRO1[6]  (
	.FCO(un1_rtc_count_cry_6),
	.S(rtc_count_RNIUHKRO1_S[6]),
	.Y(rtc_count_RNIUHKRO1_Y[6]),
	.B(rtc_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_5)
);
defparam \rtc_count_RNIUHKRO1[6] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNI4TORV1[7]  (
	.FCO(un1_rtc_count_cry_7),
	.S(rtc_count_RNI4TORV1_S[7]),
	.Y(rtc_count_RNI4TORV1_Y[7]),
	.B(rtc_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_6)
);
defparam \rtc_count_RNI4TORV1[7] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNIB9TR62[8]  (
	.FCO(un1_rtc_count_cry_8),
	.S(rtc_count_RNIB9TR62_S[8]),
	.Y(rtc_count_RNIB9TR62_Y[8]),
	.B(rtc_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_7)
);
defparam \rtc_count_RNIB9TR62[8] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNIJM1SD2[9]  (
	.FCO(un1_rtc_count_cry_9),
	.S(rtc_count_RNIJM1SD2_S[9]),
	.Y(rtc_count_RNIJM1SD2_Y[9]),
	.B(rtc_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_8)
);
defparam \rtc_count_RNIJM1SD2[9] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNI3G90L2[10]  (
	.FCO(un1_rtc_count_cry_10),
	.S(rtc_count_RNI3G90L2_S[10]),
	.Y(rtc_count_RNI3G90L2_Y[10]),
	.B(rtc_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_9)
);
defparam \rtc_count_RNI3G90L2[10] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNIKAH4S2[11]  (
	.FCO(un1_rtc_count_cry_11),
	.S(rtc_count_RNIKAH4S2_S[11]),
	.Y(rtc_count_RNIKAH4S2_Y[11]),
	.B(rtc_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_10)
);
defparam \rtc_count_RNIKAH4S2[11] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNI66P833[12]  (
	.FCO(un1_rtc_count_cry_12),
	.S(rtc_count_RNI66P833_S[12]),
	.Y(rtc_count_RNI66P833_Y[12]),
	.B(rtc_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_11)
);
defparam \rtc_count_RNI66P833[12] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNIP21DA3[13]  (
	.FCO(un1_rtc_count_cry_13),
	.S(rtc_count_RNIP21DA3_S[13]),
	.Y(rtc_count_RNIP21DA3_Y[13]),
	.B(rtc_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_12)
);
defparam \rtc_count_RNIP21DA3[13] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNO[15]  (
	.FCO(rtc_count_RNO_FCO[15]),
	.S(rtc_count_RNO_S[15]),
	.Y(rtc_count_RNO_Y[15]),
	.B(rtc_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_14)
);
defparam \rtc_count_RNO[15] .INIT=20'h4AA00;
// @36:19071
  ARI1 \rtc_count_RNID09HH3[14]  (
	.FCO(un1_rtc_count_cry_14),
	.S(rtc_count_RNID09HH3_S[14]),
	.Y(rtc_count_RNID09HH3_Y[14]),
	.B(rtc_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_13)
);
defparam \rtc_count_RNID09HH3[14] .INIT=20'h4AA00;
// @38:13043
  ARI1 \p_APB_0_Read.prdata18_i_o2_RNI1T8HH  (
	.FCO(mtime_count_out_cry_cy),
	.S(prdata18_i_o2_RNI1T8HH_S),
	.Y(prdata18_i_o2_RNI1T8HH_Y),
	.B(N_1012),
	.C(N_1014),
	.D(N_1015),
	.A(N_1050),
	.FCI(VCC)
);
defparam \p_APB_0_Read.prdata18_i_o2_RNI1T8HH .INIT=20'h4FDFF;
// @38:13043
  ARI1 \mtime_count_out_RNIIEOQO[0]  (
	.FCO(mtime_count_out_cry[0]),
	.S(mtime_count_out_s[0]),
	.Y(mtime_count_out_RNIIEOQO_Y[0]),
	.B(APB_PWDATA[0]),
	.C(T_l_En),
	.D(mtime_count_out[0]),
	.A(VCC),
	.FCI(mtime_count_out_cry_cy)
);
defparam \mtime_count_out_RNIIEOQO[0] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI528401[1]  (
	.FCO(mtime_count_out_cry[1]),
	.S(mtime_count_out_s[1]),
	.Y(mtime_count_out_RNI528401_Y[1]),
	.B(APB_PWDATA[1]),
	.C(T_l_En),
	.D(mtime_count_out[1]),
	.A(VCC),
	.FCI(mtime_count_out_cry[0])
);
defparam \mtime_count_out_RNI528401[1] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIQNND71[2]  (
	.FCO(mtime_count_out_cry[2]),
	.S(mtime_count_out_s[2]),
	.Y(mtime_count_out_RNIQNND71_Y[2]),
	.B(APB_PWDATA[2]),
	.C(T_l_En),
	.D(mtime_count_out[2]),
	.A(VCC),
	.FCI(mtime_count_out_cry[1])
);
defparam \mtime_count_out_RNIQNND71[2] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIHF7NE1[3]  (
	.FCO(mtime_count_out_cry[3]),
	.S(mtime_count_out_s[3]),
	.Y(mtime_count_out_RNIHF7NE1_Y[3]),
	.B(APB_PWDATA[3]),
	.C(T_l_En),
	.D(mtime_count_out[3]),
	.A(VCC),
	.FCI(mtime_count_out_cry[2])
);
defparam \mtime_count_out_RNIHF7NE1[3] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIA9N0M1[4]  (
	.FCO(mtime_count_out_cry[4]),
	.S(mtime_count_out_s[4]),
	.Y(mtime_count_out_RNIA9N0M1_Y[4]),
	.B(APB_PWDATA[4]),
	.C(T_l_En),
	.D(mtime_count_out[4]),
	.A(VCC),
	.FCI(mtime_count_out_cry[3])
);
defparam \mtime_count_out_RNIA9N0M1[4] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI557AT1[5]  (
	.FCO(mtime_count_out_cry[5]),
	.S(mtime_count_out_s[5]),
	.Y(mtime_count_out_RNI557AT1_Y[5]),
	.B(APB_PWDATA[5]),
	.C(T_l_En),
	.D(mtime_count_out[5]),
	.A(VCC),
	.FCI(mtime_count_out_cry[4])
);
defparam \mtime_count_out_RNI557AT1[5] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI23NJ42[6]  (
	.FCO(mtime_count_out_cry[6]),
	.S(mtime_count_out_s[6]),
	.Y(mtime_count_out_RNI23NJ42_Y[6]),
	.B(APB_PWDATA[6]),
	.C(T_l_En),
	.D(mtime_count_out[6]),
	.A(VCC),
	.FCI(mtime_count_out_cry[5])
);
defparam \mtime_count_out_RNI23NJ42[6] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI137TB2[7]  (
	.FCO(mtime_count_out_cry[7]),
	.S(mtime_count_out_s[7]),
	.Y(mtime_count_out_RNI137TB2_Y[7]),
	.B(APB_PWDATA[7]),
	.C(T_l_En),
	.D(mtime_count_out[7]),
	.A(VCC),
	.FCI(mtime_count_out_cry[6])
);
defparam \mtime_count_out_RNI137TB2[7] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI25N6J2[8]  (
	.FCO(mtime_count_out_cry[8]),
	.S(mtime_count_out_s[8]),
	.Y(mtime_count_out_RNI25N6J2_Y[8]),
	.B(APB_PWDATA[8]),
	.C(T_l_En),
	.D(mtime_count_out[8]),
	.A(VCC),
	.FCI(mtime_count_out_cry[7])
);
defparam \mtime_count_out_RNI25N6J2[8] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI597GQ2[9]  (
	.FCO(mtime_count_out_cry[9]),
	.S(mtime_count_out_s[9]),
	.Y(mtime_count_out_RNI597GQ2_Y[9]),
	.B(APB_PWDATA[9]),
	.C(T_l_En),
	.D(mtime_count_out[9]),
	.A(VCC),
	.FCI(mtime_count_out_cry[8])
);
defparam \mtime_count_out_RNI597GQ2[9] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIO0UT73[10]  (
	.FCO(mtime_count_out_cry[10]),
	.S(mtime_count_out_s[10]),
	.Y(mtime_count_out_RNIO0UT73_Y[10]),
	.B(APB_PWDATA[10]),
	.C(T_l_En),
	.D(mtime_count_out[10]),
	.A(VCC),
	.FCI(mtime_count_out_cry[9])
);
defparam \mtime_count_out_RNIO0UT73[10] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIDQKBL3[11]  (
	.FCO(mtime_count_out_cry[11]),
	.S(mtime_count_out_s[11]),
	.Y(mtime_count_out_RNIDQKBL3_Y[11]),
	.B(APB_PWDATA[11]),
	.C(T_l_En),
	.D(mtime_count_out[11]),
	.A(VCC),
	.FCI(mtime_count_out_cry[10])
);
defparam \mtime_count_out_RNIDQKBL3[11] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI4MBP24[12]  (
	.FCO(mtime_count_out_cry[12]),
	.S(mtime_count_out_s[12]),
	.Y(mtime_count_out_RNI4MBP24_Y[12]),
	.B(APB_PWDATA[12]),
	.C(T_l_En),
	.D(mtime_count_out[12]),
	.A(VCC),
	.FCI(mtime_count_out_cry[11])
);
defparam \mtime_count_out_RNI4MBP24[12] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNITJ27G4[13]  (
	.FCO(mtime_count_out_cry[13]),
	.S(mtime_count_out_s[13]),
	.Y(mtime_count_out_RNITJ27G4_Y[13]),
	.B(APB_PWDATA[13]),
	.C(T_l_En),
	.D(mtime_count_out[13]),
	.A(VCC),
	.FCI(mtime_count_out_cry[12])
);
defparam \mtime_count_out_RNITJ27G4[13] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIOJPKT4[14]  (
	.FCO(mtime_count_out_cry[14]),
	.S(mtime_count_out_s[14]),
	.Y(mtime_count_out_RNIOJPKT4_Y[14]),
	.B(APB_PWDATA[14]),
	.C(T_l_En),
	.D(mtime_count_out[14]),
	.A(VCC),
	.FCI(mtime_count_out_cry[13])
);
defparam \mtime_count_out_RNIOJPKT4[14] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNILLG2B5[15]  (
	.FCO(mtime_count_out_cry[15]),
	.S(mtime_count_out_s[15]),
	.Y(mtime_count_out_RNILLG2B5_Y[15]),
	.B(APB_PWDATA[15]),
	.C(T_l_En),
	.D(mtime_count_out[15]),
	.A(VCC),
	.FCI(mtime_count_out_cry[14])
);
defparam \mtime_count_out_RNILLG2B5[15] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIKP7GO5[16]  (
	.FCO(mtime_count_out_cry[16]),
	.S(mtime_count_out_s[16]),
	.Y(mtime_count_out_RNIKP7GO5_Y[16]),
	.B(APB_PWDATA[16]),
	.C(T_l_En),
	.D(mtime_count_out[16]),
	.A(VCC),
	.FCI(mtime_count_out_cry[15])
);
defparam \mtime_count_out_RNIKP7GO5[16] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNILVUT56[17]  (
	.FCO(mtime_count_out_cry[17]),
	.S(mtime_count_out_s[17]),
	.Y(mtime_count_out_RNILVUT56_Y[17]),
	.B(APB_PWDATA[17]),
	.C(T_l_En),
	.D(mtime_count_out[17]),
	.A(VCC),
	.FCI(mtime_count_out_cry[16])
);
defparam \mtime_count_out_RNILVUT56[17] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIO7MBJ6[18]  (
	.FCO(mtime_count_out_cry[18]),
	.S(mtime_count_out_s[18]),
	.Y(mtime_count_out_RNIO7MBJ6_Y[18]),
	.B(APB_PWDATA[18]),
	.C(T_l_En),
	.D(mtime_count_out[18]),
	.A(VCC),
	.FCI(mtime_count_out_cry[17])
);
defparam \mtime_count_out_RNIO7MBJ6[18] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNITHDP07[19]  (
	.FCO(mtime_count_out_cry[19]),
	.S(mtime_count_out_s[19]),
	.Y(mtime_count_out_RNITHDP07_Y[19]),
	.B(APB_PWDATA[19]),
	.C(T_l_En),
	.D(mtime_count_out[19]),
	.A(VCC),
	.FCI(mtime_count_out_cry[18])
);
defparam \mtime_count_out_RNITHDP07[19] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIID67E7[20]  (
	.FCO(mtime_count_out_cry[20]),
	.S(mtime_count_out_s[20]),
	.Y(mtime_count_out_RNIID67E7_Y[20]),
	.B(APB_PWDATA[20]),
	.C(T_l_En),
	.D(mtime_count_out[20]),
	.A(VCC),
	.FCI(mtime_count_out_cry[19])
);
defparam \mtime_count_out_RNIID67E7[20] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI9BVKR7[21]  (
	.FCO(mtime_count_out_cry[21]),
	.S(mtime_count_out_s[21]),
	.Y(mtime_count_out_RNI9BVKR7_Y[21]),
	.B(APB_PWDATA[21]),
	.C(T_l_En),
	.D(mtime_count_out[21]),
	.A(VCC),
	.FCI(mtime_count_out_cry[20])
);
defparam \mtime_count_out_RNI9BVKR7[21] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI2BO298[22]  (
	.FCO(mtime_count_out_cry[22]),
	.S(mtime_count_out_s[22]),
	.Y(mtime_count_out_RNI2BO298_Y[22]),
	.B(APB_PWDATA[22]),
	.C(T_l_En),
	.D(mtime_count_out[22]),
	.A(VCC),
	.FCI(mtime_count_out_cry[21])
);
defparam \mtime_count_out_RNI2BO298[22] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNITCHGM8[23]  (
	.FCO(mtime_count_out_cry[23]),
	.S(mtime_count_out_s[23]),
	.Y(mtime_count_out_RNITCHGM8_Y[23]),
	.B(APB_PWDATA[23]),
	.C(T_l_En),
	.D(mtime_count_out[23]),
	.A(VCC),
	.FCI(mtime_count_out_cry[22])
);
defparam \mtime_count_out_RNITCHGM8[23] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIQGAU39[24]  (
	.FCO(mtime_count_out_cry[24]),
	.S(mtime_count_out_s[24]),
	.Y(mtime_count_out_RNIQGAU39_Y[24]),
	.B(APB_PWDATA[24]),
	.C(T_l_En),
	.D(mtime_count_out[24]),
	.A(VCC),
	.FCI(mtime_count_out_cry[23])
);
defparam \mtime_count_out_RNIQGAU39[24] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIPM3CH9[25]  (
	.FCO(mtime_count_out_cry[25]),
	.S(mtime_count_out_s[25]),
	.Y(mtime_count_out_RNIPM3CH9_Y[25]),
	.B(APB_PWDATA[25]),
	.C(T_l_En),
	.D(mtime_count_out[25]),
	.A(VCC),
	.FCI(mtime_count_out_cry[24])
);
defparam \mtime_count_out_RNIPM3CH9[25] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIQUSPU9[26]  (
	.FCO(mtime_count_out_cry[26]),
	.S(mtime_count_out_s[26]),
	.Y(mtime_count_out_RNIQUSPU9_Y[26]),
	.B(APB_PWDATA[26]),
	.C(T_l_En),
	.D(mtime_count_out[26]),
	.A(VCC),
	.FCI(mtime_count_out_cry[25])
);
defparam \mtime_count_out_RNIQUSPU9[26] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIT8M7CA[27]  (
	.FCO(mtime_count_out_cry[27]),
	.S(mtime_count_out_s[27]),
	.Y(mtime_count_out_RNIT8M7CA_Y[27]),
	.B(APB_PWDATA[27]),
	.C(T_l_En),
	.D(mtime_count_out[27]),
	.A(VCC),
	.FCI(mtime_count_out_cry[26])
);
defparam \mtime_count_out_RNIT8M7CA[27] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI2LFLPA[28]  (
	.FCO(mtime_count_out_cry[28]),
	.S(mtime_count_out_s[28]),
	.Y(mtime_count_out_RNI2LFLPA_Y[28]),
	.B(APB_PWDATA[28]),
	.C(T_l_En),
	.D(mtime_count_out[28]),
	.A(VCC),
	.FCI(mtime_count_out_cry[27])
);
defparam \mtime_count_out_RNI2LFLPA[28] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI93937B[29]  (
	.FCO(mtime_count_out_cry[29]),
	.S(mtime_count_out_s[29]),
	.Y(mtime_count_out_RNI93937B_Y[29]),
	.B(APB_PWDATA[29]),
	.C(T_l_En),
	.D(mtime_count_out[29]),
	.A(VCC),
	.FCI(mtime_count_out_cry[28])
);
defparam \mtime_count_out_RNI93937B[29] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI034HKB[30]  (
	.FCO(mtime_count_out_cry[30]),
	.S(mtime_count_out_s[30]),
	.Y(mtime_count_out_RNI034HKB_Y[30]),
	.B(APB_PWDATA[30]),
	.C(T_l_En),
	.D(mtime_count_out[30]),
	.A(VCC),
	.FCI(mtime_count_out_cry[29])
);
defparam \mtime_count_out_RNI034HKB[30] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNIP4VU1C[31]  (
	.FCO(mtime_count_out_cry[31]),
	.S(mtime_count_out_s[31]),
	.Y(mtime_count_out_RNIP4VU1C_Y[31]),
	.B(APB_PWDATA[31]),
	.C(T_l_En),
	.D(mtime_count_out[31]),
	.A(VCC),
	.FCI(mtime_count_out_cry[30])
);
defparam \mtime_count_out_RNIP4VU1C[31] .INIT=20'h4B800;
// @38:13043
  ARI1 \mtime_count_out_RNI0PSG1D[32]  (
	.FCO(mtime_count_out_cry[32]),
	.S(mtime_count_out_s[32]),
	.Y(mtime_count_out_RNI0PSG1D_Y[32]),
	.B(mtime_count_out[32]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[0]),
	.FCI(mtime_count_out_cry[31])
);
defparam \mtime_count_out_RNI0PSG1D[32] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI9FQ21E[33]  (
	.FCO(mtime_count_out_cry[33]),
	.S(mtime_count_out_s[33]),
	.Y(mtime_count_out_RNI9FQ21E_Y[33]),
	.B(mtime_count_out[33]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[1]),
	.FCI(mtime_count_out_cry[32])
);
defparam \mtime_count_out_RNI9FQ21E[33] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIK7OK0F[34]  (
	.FCO(mtime_count_out_cry[34]),
	.S(mtime_count_out_s[34]),
	.Y(mtime_count_out_RNIK7OK0F_Y[34]),
	.B(mtime_count_out[34]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[2]),
	.FCI(mtime_count_out_cry[33])
);
defparam \mtime_count_out_RNIK7OK0F[34] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI12M60G[35]  (
	.FCO(mtime_count_out_cry[35]),
	.S(mtime_count_out_s[35]),
	.Y(mtime_count_out_RNI12M60G_Y[35]),
	.B(mtime_count_out[35]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[3]),
	.FCI(mtime_count_out_cry[34])
);
defparam \mtime_count_out_RNI12M60G[35] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIGUJOVG[36]  (
	.FCO(mtime_count_out_cry[36]),
	.S(mtime_count_out_s[36]),
	.Y(mtime_count_out_RNIGUJOVG_Y[36]),
	.B(mtime_count_out[36]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[4]),
	.FCI(mtime_count_out_cry[35])
);
defparam \mtime_count_out_RNIGUJOVG[36] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI1THAVH[37]  (
	.FCO(mtime_count_out_cry[37]),
	.S(mtime_count_out_s[37]),
	.Y(mtime_count_out_RNI1THAVH_Y[37]),
	.B(mtime_count_out[37]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[5]),
	.FCI(mtime_count_out_cry[36])
);
defparam \mtime_count_out_RNI1THAVH[37] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIKTFSUI[38]  (
	.FCO(mtime_count_out_cry[38]),
	.S(mtime_count_out_s[38]),
	.Y(mtime_count_out_RNIKTFSUI_Y[38]),
	.B(mtime_count_out[38]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[6]),
	.FCI(mtime_count_out_cry[37])
);
defparam \mtime_count_out_RNIKTFSUI[38] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI90EEUJ[39]  (
	.FCO(mtime_count_out_cry[39]),
	.S(mtime_count_out_s[39]),
	.Y(mtime_count_out_RNI90EEUJ_Y[39]),
	.B(mtime_count_out[39]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[7]),
	.FCI(mtime_count_out_cry[38])
);
defparam \mtime_count_out_RNI90EEUJ[39] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNINSC0UK[40]  (
	.FCO(mtime_count_out_cry[40]),
	.S(mtime_count_out_s[40]),
	.Y(mtime_count_out_RNINSC0UK_Y[40]),
	.B(mtime_count_out[40]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[8]),
	.FCI(mtime_count_out_cry[39])
);
defparam \mtime_count_out_RNINSC0UK[40] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI7RBITL[41]  (
	.FCO(mtime_count_out_cry[41]),
	.S(mtime_count_out_s[41]),
	.Y(mtime_count_out_RNI7RBITL_Y[41]),
	.B(mtime_count_out[41]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[9]),
	.FCI(mtime_count_out_cry[40])
);
defparam \mtime_count_out_RNI7RBITL[41] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI0OEHSM[42]  (
	.FCO(mtime_count_out_cry[42]),
	.S(mtime_count_out_s[42]),
	.Y(mtime_count_out_RNI0OEHSM_Y[42]),
	.B(mtime_count_out[42]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[10]),
	.FCI(mtime_count_out_cry[41])
);
defparam \mtime_count_out_RNI0OEHSM[42] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIRMHGRN[43]  (
	.FCO(mtime_count_out_cry[43]),
	.S(mtime_count_out_s[43]),
	.Y(mtime_count_out_RNIRMHGRN_Y[43]),
	.B(mtime_count_out[43]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[11]),
	.FCI(mtime_count_out_cry[42])
);
defparam \mtime_count_out_RNIRMHGRN[43] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIONKFQO[44]  (
	.FCO(mtime_count_out_cry[44]),
	.S(mtime_count_out_s[44]),
	.Y(mtime_count_out_RNIONKFQO_Y[44]),
	.B(mtime_count_out[44]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[12]),
	.FCI(mtime_count_out_cry[43])
);
defparam \mtime_count_out_RNIONKFQO[44] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNINQNEPP[45]  (
	.FCO(mtime_count_out_cry[45]),
	.S(mtime_count_out_s[45]),
	.Y(mtime_count_out_RNINQNEPP_Y[45]),
	.B(mtime_count_out[45]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[13]),
	.FCI(mtime_count_out_cry[44])
);
defparam \mtime_count_out_RNINQNEPP[45] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIOVQDOQ[46]  (
	.FCO(mtime_count_out_cry[46]),
	.S(mtime_count_out_s[46]),
	.Y(mtime_count_out_RNIOVQDOQ_Y[46]),
	.B(mtime_count_out[46]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[14]),
	.FCI(mtime_count_out_cry[45])
);
defparam \mtime_count_out_RNIOVQDOQ[46] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIR6UCNR[47]  (
	.FCO(mtime_count_out_cry[47]),
	.S(mtime_count_out_s[47]),
	.Y(mtime_count_out_RNIR6UCNR_Y[47]),
	.B(mtime_count_out[47]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[15]),
	.FCI(mtime_count_out_cry[46])
);
defparam \mtime_count_out_RNIR6UCNR[47] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI0G1CMS[48]  (
	.FCO(mtime_count_out_cry[48]),
	.S(mtime_count_out_s[48]),
	.Y(mtime_count_out_RNI0G1CMS_Y[48]),
	.B(mtime_count_out[48]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[16]),
	.FCI(mtime_count_out_cry[47])
);
defparam \mtime_count_out_RNI0G1CMS[48] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI7R4BLT[49]  (
	.FCO(mtime_count_out_cry[49]),
	.S(mtime_count_out_s[49]),
	.Y(mtime_count_out_RNI7R4BLT_Y[49]),
	.B(mtime_count_out[49]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[17]),
	.FCI(mtime_count_out_cry[48])
);
defparam \mtime_count_out_RNI7R4BLT[49] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI709AKU[50]  (
	.FCO(mtime_count_out_cry[50]),
	.S(mtime_count_out_s[50]),
	.Y(mtime_count_out_RNI709AKU_Y[50]),
	.B(mtime_count_out[50]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[18]),
	.FCI(mtime_count_out_cry[49])
);
defparam \mtime_count_out_RNI709AKU[50] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI97D9JV[51]  (
	.FCO(mtime_count_out_cry[51]),
	.S(mtime_count_out_s[51]),
	.Y(mtime_count_out_RNI97D9JV_Y[51]),
	.B(mtime_count_out[51]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[19]),
	.FCI(mtime_count_out_cry[50])
);
defparam \mtime_count_out_RNI97D9JV[51] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI48I8I01[52]  (
	.FCO(mtime_count_out_cry[52]),
	.S(mtime_count_out_s[52]),
	.Y(mtime_count_out_RNI48I8I01_Y[52]),
	.B(mtime_count_out[52]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[20]),
	.FCI(mtime_count_out_cry[51])
);
defparam \mtime_count_out_RNI48I8I01[52] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI1BN7H11[53]  (
	.FCO(mtime_count_out_cry[53]),
	.S(mtime_count_out_s[53]),
	.Y(mtime_count_out_RNI1BN7H11_Y[53]),
	.B(mtime_count_out[53]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[21]),
	.FCI(mtime_count_out_cry[52])
);
defparam \mtime_count_out_RNI1BN7H11[53] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI0GS6G21[54]  (
	.FCO(mtime_count_out_cry[54]),
	.S(mtime_count_out_s[54]),
	.Y(mtime_count_out_RNI0GS6G21_Y[54]),
	.B(mtime_count_out[54]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[22]),
	.FCI(mtime_count_out_cry[53])
);
defparam \mtime_count_out_RNI0GS6G21[54] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI1N16F31[55]  (
	.FCO(mtime_count_out_cry[55]),
	.S(mtime_count_out_s[55]),
	.Y(mtime_count_out_RNI1N16F31_Y[55]),
	.B(mtime_count_out[55]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[23]),
	.FCI(mtime_count_out_cry[54])
);
defparam \mtime_count_out_RNI1N16F31[55] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI4075E41[56]  (
	.FCO(mtime_count_out_cry[56]),
	.S(mtime_count_out_s[56]),
	.Y(mtime_count_out_RNI4075E41_Y[56]),
	.B(mtime_count_out[56]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[24]),
	.FCI(mtime_count_out_cry[55])
);
defparam \mtime_count_out_RNI4075E41[56] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNI9BC4D51[57]  (
	.FCO(mtime_count_out_cry[57]),
	.S(mtime_count_out_s[57]),
	.Y(mtime_count_out_RNI9BC4D51_Y[57]),
	.B(mtime_count_out[57]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[25]),
	.FCI(mtime_count_out_cry[56])
);
defparam \mtime_count_out_RNI9BC4D51[57] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIGOH3C61[58]  (
	.FCO(mtime_count_out_cry[58]),
	.S(mtime_count_out_s[58]),
	.Y(mtime_count_out_RNIGOH3C61_Y[58]),
	.B(mtime_count_out[58]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[26]),
	.FCI(mtime_count_out_cry[57])
);
defparam \mtime_count_out_RNIGOH3C61[58] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIP7N2B71[59]  (
	.FCO(mtime_count_out_cry[59]),
	.S(mtime_count_out_s[59]),
	.Y(mtime_count_out_RNIP7N2B71_Y[59]),
	.B(mtime_count_out[59]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[27]),
	.FCI(mtime_count_out_cry[58])
);
defparam \mtime_count_out_RNIP7N2B71[59] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIRGT1A81[60]  (
	.FCO(mtime_count_out_cry[60]),
	.S(mtime_count_out_s[60]),
	.Y(mtime_count_out_RNIRGT1A81_Y[60]),
	.B(mtime_count_out[60]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[28]),
	.FCI(mtime_count_out_cry[59])
);
defparam \mtime_count_out_RNIRGT1A81[60] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIVR31991[61]  (
	.FCO(mtime_count_out_cry[61]),
	.S(mtime_count_out_s[61]),
	.Y(mtime_count_out_RNIVR31991_Y[61]),
	.B(mtime_count_out[61]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[29]),
	.FCI(mtime_count_out_cry[60])
);
defparam \mtime_count_out_RNIVR31991[61] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNO[63]  (
	.FCO(mtime_count_out_RNO_FCO[63]),
	.S(mtime_count_out_s[63]),
	.Y(mtime_count_out_RNO_Y[63]),
	.B(mtime_count_out[63]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[31]),
	.FCI(mtime_count_out_cry[62])
);
defparam \mtime_count_out_RNO[63] .INIT=20'h4ABA8;
// @38:13043
  ARI1 \mtime_count_out_RNIS0B08A1[62]  (
	.FCO(mtime_count_out_cry[62]),
	.S(mtime_count_out_s[62]),
	.Y(mtime_count_out_RNIS0B08A1_Y[62]),
	.B(mtime_count_out[62]),
	.C(prdata18_i_o2_RNI1T8HH_Y),
	.D(T_l_En),
	.A(APB_PWDATA[30]),
	.FCI(mtime_count_out_cry[61])
);
defparam \mtime_count_out_RNIS0B08A1[62] .INIT=20'h4ABA8;
// @38:13049
  ARI1 un5_m_timer_irq_cry_0 (
	.FCO(un5_m_timer_irq_cry_0_Z),
	.S(un5_m_timer_irq_cry_0_S),
	.Y(un5_m_timer_irq_cry_0_Y),
	.B(mtime_count_out[0]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[0]),
	.FCI(GND)
);
defparam un5_m_timer_irq_cry_0.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_1 (
	.FCO(un5_m_timer_irq_cry_1_Z),
	.S(un5_m_timer_irq_cry_1_S),
	.Y(un5_m_timer_irq_cry_1_Y),
	.B(mtime_count_out[1]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[1]),
	.FCI(un5_m_timer_irq_cry_0_Z)
);
defparam un5_m_timer_irq_cry_1.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_2 (
	.FCO(un5_m_timer_irq_cry_2_Z),
	.S(un5_m_timer_irq_cry_2_S),
	.Y(un5_m_timer_irq_cry_2_Y),
	.B(mtime_count_out[2]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[2]),
	.FCI(un5_m_timer_irq_cry_1_Z)
);
defparam un5_m_timer_irq_cry_2.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_3 (
	.FCO(un5_m_timer_irq_cry_3_Z),
	.S(un5_m_timer_irq_cry_3_S),
	.Y(un5_m_timer_irq_cry_3_Y),
	.B(mtime_count_out[3]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[3]),
	.FCI(un5_m_timer_irq_cry_2_Z)
);
defparam un5_m_timer_irq_cry_3.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_4 (
	.FCO(un5_m_timer_irq_cry_4_Z),
	.S(un5_m_timer_irq_cry_4_S),
	.Y(un5_m_timer_irq_cry_4_Y),
	.B(mtime_count_out[4]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[4]),
	.FCI(un5_m_timer_irq_cry_3_Z)
);
defparam un5_m_timer_irq_cry_4.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_5 (
	.FCO(un5_m_timer_irq_cry_5_Z),
	.S(un5_m_timer_irq_cry_5_S),
	.Y(un5_m_timer_irq_cry_5_Y),
	.B(mtime_count_out[5]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[5]),
	.FCI(un5_m_timer_irq_cry_4_Z)
);
defparam un5_m_timer_irq_cry_5.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_6 (
	.FCO(un5_m_timer_irq_cry_6_Z),
	.S(un5_m_timer_irq_cry_6_S),
	.Y(un5_m_timer_irq_cry_6_Y),
	.B(mtime_count_out[6]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[6]),
	.FCI(un5_m_timer_irq_cry_5_Z)
);
defparam un5_m_timer_irq_cry_6.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_7 (
	.FCO(un5_m_timer_irq_cry_7_Z),
	.S(un5_m_timer_irq_cry_7_S),
	.Y(un5_m_timer_irq_cry_7_Y),
	.B(mtime_count_out[7]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[7]),
	.FCI(un5_m_timer_irq_cry_6_Z)
);
defparam un5_m_timer_irq_cry_7.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_8 (
	.FCO(un5_m_timer_irq_cry_8_Z),
	.S(un5_m_timer_irq_cry_8_S),
	.Y(un5_m_timer_irq_cry_8_Y),
	.B(mtime_count_out[8]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[8]),
	.FCI(un5_m_timer_irq_cry_7_Z)
);
defparam un5_m_timer_irq_cry_8.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_9 (
	.FCO(un5_m_timer_irq_cry_9_Z),
	.S(un5_m_timer_irq_cry_9_S),
	.Y(un5_m_timer_irq_cry_9_Y),
	.B(mtime_count_out[9]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[9]),
	.FCI(un5_m_timer_irq_cry_8_Z)
);
defparam un5_m_timer_irq_cry_9.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_10 (
	.FCO(un5_m_timer_irq_cry_10_Z),
	.S(un5_m_timer_irq_cry_10_S),
	.Y(un5_m_timer_irq_cry_10_Y),
	.B(mtime_count_out[10]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[10]),
	.FCI(un5_m_timer_irq_cry_9_Z)
);
defparam un5_m_timer_irq_cry_10.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_11 (
	.FCO(un5_m_timer_irq_cry_11_Z),
	.S(un5_m_timer_irq_cry_11_S),
	.Y(un5_m_timer_irq_cry_11_Y),
	.B(mtime_count_out[11]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[11]),
	.FCI(un5_m_timer_irq_cry_10_Z)
);
defparam un5_m_timer_irq_cry_11.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_12 (
	.FCO(un5_m_timer_irq_cry_12_Z),
	.S(un5_m_timer_irq_cry_12_S),
	.Y(un5_m_timer_irq_cry_12_Y),
	.B(mtime_count_out[12]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[12]),
	.FCI(un5_m_timer_irq_cry_11_Z)
);
defparam un5_m_timer_irq_cry_12.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_13 (
	.FCO(un5_m_timer_irq_cry_13_Z),
	.S(un5_m_timer_irq_cry_13_S),
	.Y(un5_m_timer_irq_cry_13_Y),
	.B(mtime_count_out[13]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[13]),
	.FCI(un5_m_timer_irq_cry_12_Z)
);
defparam un5_m_timer_irq_cry_13.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_14 (
	.FCO(un5_m_timer_irq_cry_14_Z),
	.S(un5_m_timer_irq_cry_14_S),
	.Y(un5_m_timer_irq_cry_14_Y),
	.B(mtime_count_out[14]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[14]),
	.FCI(un5_m_timer_irq_cry_13_Z)
);
defparam un5_m_timer_irq_cry_14.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_15 (
	.FCO(un5_m_timer_irq_cry_15_Z),
	.S(un5_m_timer_irq_cry_15_S),
	.Y(un5_m_timer_irq_cry_15_Y),
	.B(mtime_count_out[15]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[15]),
	.FCI(un5_m_timer_irq_cry_14_Z)
);
defparam un5_m_timer_irq_cry_15.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_16 (
	.FCO(un5_m_timer_irq_cry_16_Z),
	.S(un5_m_timer_irq_cry_16_S),
	.Y(un5_m_timer_irq_cry_16_Y),
	.B(mtime_count_out[16]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[16]),
	.FCI(un5_m_timer_irq_cry_15_Z)
);
defparam un5_m_timer_irq_cry_16.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_17 (
	.FCO(un5_m_timer_irq_cry_17_Z),
	.S(un5_m_timer_irq_cry_17_S),
	.Y(un5_m_timer_irq_cry_17_Y),
	.B(mtime_count_out[17]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[17]),
	.FCI(un5_m_timer_irq_cry_16_Z)
);
defparam un5_m_timer_irq_cry_17.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_18 (
	.FCO(un5_m_timer_irq_cry_18_Z),
	.S(un5_m_timer_irq_cry_18_S),
	.Y(un5_m_timer_irq_cry_18_Y),
	.B(mtime_count_out[18]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[18]),
	.FCI(un5_m_timer_irq_cry_17_Z)
);
defparam un5_m_timer_irq_cry_18.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_19 (
	.FCO(un5_m_timer_irq_cry_19_Z),
	.S(un5_m_timer_irq_cry_19_S),
	.Y(un5_m_timer_irq_cry_19_Y),
	.B(mtime_count_out[19]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[19]),
	.FCI(un5_m_timer_irq_cry_18_Z)
);
defparam un5_m_timer_irq_cry_19.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_20 (
	.FCO(un5_m_timer_irq_cry_20_Z),
	.S(un5_m_timer_irq_cry_20_S),
	.Y(un5_m_timer_irq_cry_20_Y),
	.B(mtime_count_out[20]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[20]),
	.FCI(un5_m_timer_irq_cry_19_Z)
);
defparam un5_m_timer_irq_cry_20.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_21 (
	.FCO(un5_m_timer_irq_cry_21_Z),
	.S(un5_m_timer_irq_cry_21_S),
	.Y(un5_m_timer_irq_cry_21_Y),
	.B(mtime_count_out[21]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[21]),
	.FCI(un5_m_timer_irq_cry_20_Z)
);
defparam un5_m_timer_irq_cry_21.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_22 (
	.FCO(un5_m_timer_irq_cry_22_Z),
	.S(un5_m_timer_irq_cry_22_S),
	.Y(un5_m_timer_irq_cry_22_Y),
	.B(mtime_count_out[22]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[22]),
	.FCI(un5_m_timer_irq_cry_21_Z)
);
defparam un5_m_timer_irq_cry_22.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_23 (
	.FCO(un5_m_timer_irq_cry_23_Z),
	.S(un5_m_timer_irq_cry_23_S),
	.Y(un5_m_timer_irq_cry_23_Y),
	.B(mtime_count_out[23]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[23]),
	.FCI(un5_m_timer_irq_cry_22_Z)
);
defparam un5_m_timer_irq_cry_23.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_24 (
	.FCO(un5_m_timer_irq_cry_24_Z),
	.S(un5_m_timer_irq_cry_24_S),
	.Y(un5_m_timer_irq_cry_24_Y),
	.B(mtime_count_out[24]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[24]),
	.FCI(un5_m_timer_irq_cry_23_Z)
);
defparam un5_m_timer_irq_cry_24.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_25 (
	.FCO(un5_m_timer_irq_cry_25_Z),
	.S(un5_m_timer_irq_cry_25_S),
	.Y(un5_m_timer_irq_cry_25_Y),
	.B(mtime_count_out[25]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[25]),
	.FCI(un5_m_timer_irq_cry_24_Z)
);
defparam un5_m_timer_irq_cry_25.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_26 (
	.FCO(un5_m_timer_irq_cry_26_Z),
	.S(un5_m_timer_irq_cry_26_S),
	.Y(un5_m_timer_irq_cry_26_Y),
	.B(mtime_count_out[26]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[26]),
	.FCI(un5_m_timer_irq_cry_25_Z)
);
defparam un5_m_timer_irq_cry_26.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_27 (
	.FCO(un5_m_timer_irq_cry_27_Z),
	.S(un5_m_timer_irq_cry_27_S),
	.Y(un5_m_timer_irq_cry_27_Y),
	.B(mtime_count_out[27]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[27]),
	.FCI(un5_m_timer_irq_cry_26_Z)
);
defparam un5_m_timer_irq_cry_27.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_28 (
	.FCO(un5_m_timer_irq_cry_28_Z),
	.S(un5_m_timer_irq_cry_28_S),
	.Y(un5_m_timer_irq_cry_28_Y),
	.B(mtime_count_out[28]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[28]),
	.FCI(un5_m_timer_irq_cry_27_Z)
);
defparam un5_m_timer_irq_cry_28.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_29 (
	.FCO(un5_m_timer_irq_cry_29_Z),
	.S(un5_m_timer_irq_cry_29_S),
	.Y(un5_m_timer_irq_cry_29_Y),
	.B(mtime_count_out[29]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[29]),
	.FCI(un5_m_timer_irq_cry_28_Z)
);
defparam un5_m_timer_irq_cry_29.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_30 (
	.FCO(un5_m_timer_irq_cry_30_Z),
	.S(un5_m_timer_irq_cry_30_S),
	.Y(un5_m_timer_irq_cry_30_Y),
	.B(mtime_count_out[30]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[30]),
	.FCI(un5_m_timer_irq_cry_29_Z)
);
defparam un5_m_timer_irq_cry_30.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_31 (
	.FCO(un5_m_timer_irq_cry_31_Z),
	.S(un5_m_timer_irq_cry_31_S),
	.Y(un5_m_timer_irq_cry_31_Y),
	.B(mtime_count_out[31]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[31]),
	.FCI(un5_m_timer_irq_cry_30_Z)
);
defparam un5_m_timer_irq_cry_31.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_32 (
	.FCO(un5_m_timer_irq_cry_32_Z),
	.S(un5_m_timer_irq_cry_32_S),
	.Y(un5_m_timer_irq_cry_32_Y),
	.B(mtime_count_out[32]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[32]),
	.FCI(un5_m_timer_irq_cry_31_Z)
);
defparam un5_m_timer_irq_cry_32.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_33 (
	.FCO(un5_m_timer_irq_cry_33_Z),
	.S(un5_m_timer_irq_cry_33_S),
	.Y(un5_m_timer_irq_cry_33_Y),
	.B(mtime_count_out[33]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[33]),
	.FCI(un5_m_timer_irq_cry_32_Z)
);
defparam un5_m_timer_irq_cry_33.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_34 (
	.FCO(un5_m_timer_irq_cry_34_Z),
	.S(un5_m_timer_irq_cry_34_S),
	.Y(un5_m_timer_irq_cry_34_Y),
	.B(mtime_count_out[34]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[34]),
	.FCI(un5_m_timer_irq_cry_33_Z)
);
defparam un5_m_timer_irq_cry_34.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_35 (
	.FCO(un5_m_timer_irq_cry_35_Z),
	.S(un5_m_timer_irq_cry_35_S),
	.Y(un5_m_timer_irq_cry_35_Y),
	.B(mtime_count_out[35]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[35]),
	.FCI(un5_m_timer_irq_cry_34_Z)
);
defparam un5_m_timer_irq_cry_35.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_36 (
	.FCO(un5_m_timer_irq_cry_36_Z),
	.S(un5_m_timer_irq_cry_36_S),
	.Y(un5_m_timer_irq_cry_36_Y),
	.B(mtime_count_out[36]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[36]),
	.FCI(un5_m_timer_irq_cry_35_Z)
);
defparam un5_m_timer_irq_cry_36.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_37 (
	.FCO(un5_m_timer_irq_cry_37_Z),
	.S(un5_m_timer_irq_cry_37_S),
	.Y(un5_m_timer_irq_cry_37_Y),
	.B(mtime_count_out[37]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[37]),
	.FCI(un5_m_timer_irq_cry_36_Z)
);
defparam un5_m_timer_irq_cry_37.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_38 (
	.FCO(un5_m_timer_irq_cry_38_Z),
	.S(un5_m_timer_irq_cry_38_S),
	.Y(un5_m_timer_irq_cry_38_Y),
	.B(mtime_count_out[38]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[38]),
	.FCI(un5_m_timer_irq_cry_37_Z)
);
defparam un5_m_timer_irq_cry_38.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_39 (
	.FCO(un5_m_timer_irq_cry_39_Z),
	.S(un5_m_timer_irq_cry_39_S),
	.Y(un5_m_timer_irq_cry_39_Y),
	.B(mtime_count_out[39]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[39]),
	.FCI(un5_m_timer_irq_cry_38_Z)
);
defparam un5_m_timer_irq_cry_39.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_40 (
	.FCO(un5_m_timer_irq_cry_40_Z),
	.S(un5_m_timer_irq_cry_40_S),
	.Y(un5_m_timer_irq_cry_40_Y),
	.B(mtime_count_out[40]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[40]),
	.FCI(un5_m_timer_irq_cry_39_Z)
);
defparam un5_m_timer_irq_cry_40.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_41 (
	.FCO(un5_m_timer_irq_cry_41_Z),
	.S(un5_m_timer_irq_cry_41_S),
	.Y(un5_m_timer_irq_cry_41_Y),
	.B(mtime_count_out[41]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[41]),
	.FCI(un5_m_timer_irq_cry_40_Z)
);
defparam un5_m_timer_irq_cry_41.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_42 (
	.FCO(un5_m_timer_irq_cry_42_Z),
	.S(un5_m_timer_irq_cry_42_S),
	.Y(un5_m_timer_irq_cry_42_Y),
	.B(mtime_count_out[42]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[42]),
	.FCI(un5_m_timer_irq_cry_41_Z)
);
defparam un5_m_timer_irq_cry_42.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_43 (
	.FCO(un5_m_timer_irq_cry_43_Z),
	.S(un5_m_timer_irq_cry_43_S),
	.Y(un5_m_timer_irq_cry_43_Y),
	.B(mtime_count_out[43]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[43]),
	.FCI(un5_m_timer_irq_cry_42_Z)
);
defparam un5_m_timer_irq_cry_43.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_44 (
	.FCO(un5_m_timer_irq_cry_44_Z),
	.S(un5_m_timer_irq_cry_44_S),
	.Y(un5_m_timer_irq_cry_44_Y),
	.B(mtime_count_out[44]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[44]),
	.FCI(un5_m_timer_irq_cry_43_Z)
);
defparam un5_m_timer_irq_cry_44.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_45 (
	.FCO(un5_m_timer_irq_cry_45_Z),
	.S(un5_m_timer_irq_cry_45_S),
	.Y(un5_m_timer_irq_cry_45_Y),
	.B(mtime_count_out[45]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[45]),
	.FCI(un5_m_timer_irq_cry_44_Z)
);
defparam un5_m_timer_irq_cry_45.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_46 (
	.FCO(un5_m_timer_irq_cry_46_Z),
	.S(un5_m_timer_irq_cry_46_S),
	.Y(un5_m_timer_irq_cry_46_Y),
	.B(mtime_count_out[46]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[46]),
	.FCI(un5_m_timer_irq_cry_45_Z)
);
defparam un5_m_timer_irq_cry_46.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_47 (
	.FCO(un5_m_timer_irq_cry_47_Z),
	.S(un5_m_timer_irq_cry_47_S),
	.Y(un5_m_timer_irq_cry_47_Y),
	.B(mtime_count_out[47]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[47]),
	.FCI(un5_m_timer_irq_cry_46_Z)
);
defparam un5_m_timer_irq_cry_47.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_48 (
	.FCO(un5_m_timer_irq_cry_48_Z),
	.S(un5_m_timer_irq_cry_48_S),
	.Y(un5_m_timer_irq_cry_48_Y),
	.B(mtime_count_out[48]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[48]),
	.FCI(un5_m_timer_irq_cry_47_Z)
);
defparam un5_m_timer_irq_cry_48.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_49 (
	.FCO(un5_m_timer_irq_cry_49_Z),
	.S(un5_m_timer_irq_cry_49_S),
	.Y(un5_m_timer_irq_cry_49_Y),
	.B(mtime_count_out[49]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[49]),
	.FCI(un5_m_timer_irq_cry_48_Z)
);
defparam un5_m_timer_irq_cry_49.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_50 (
	.FCO(un5_m_timer_irq_cry_50_Z),
	.S(un5_m_timer_irq_cry_50_S),
	.Y(un5_m_timer_irq_cry_50_Y),
	.B(mtime_count_out[50]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[50]),
	.FCI(un5_m_timer_irq_cry_49_Z)
);
defparam un5_m_timer_irq_cry_50.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_51 (
	.FCO(un5_m_timer_irq_cry_51_Z),
	.S(un5_m_timer_irq_cry_51_S),
	.Y(un5_m_timer_irq_cry_51_Y),
	.B(mtime_count_out[51]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[51]),
	.FCI(un5_m_timer_irq_cry_50_Z)
);
defparam un5_m_timer_irq_cry_51.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_52 (
	.FCO(un5_m_timer_irq_cry_52_Z),
	.S(un5_m_timer_irq_cry_52_S),
	.Y(un5_m_timer_irq_cry_52_Y),
	.B(mtime_count_out[52]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[52]),
	.FCI(un5_m_timer_irq_cry_51_Z)
);
defparam un5_m_timer_irq_cry_52.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_53 (
	.FCO(un5_m_timer_irq_cry_53_Z),
	.S(un5_m_timer_irq_cry_53_S),
	.Y(un5_m_timer_irq_cry_53_Y),
	.B(mtime_count_out[53]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[53]),
	.FCI(un5_m_timer_irq_cry_52_Z)
);
defparam un5_m_timer_irq_cry_53.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_54 (
	.FCO(un5_m_timer_irq_cry_54_Z),
	.S(un5_m_timer_irq_cry_54_S),
	.Y(un5_m_timer_irq_cry_54_Y),
	.B(mtime_count_out[54]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[54]),
	.FCI(un5_m_timer_irq_cry_53_Z)
);
defparam un5_m_timer_irq_cry_54.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_55 (
	.FCO(un5_m_timer_irq_cry_55_Z),
	.S(un5_m_timer_irq_cry_55_S),
	.Y(un5_m_timer_irq_cry_55_Y),
	.B(mtime_count_out[55]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[55]),
	.FCI(un5_m_timer_irq_cry_54_Z)
);
defparam un5_m_timer_irq_cry_55.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_56 (
	.FCO(un5_m_timer_irq_cry_56_Z),
	.S(un5_m_timer_irq_cry_56_S),
	.Y(un5_m_timer_irq_cry_56_Y),
	.B(mtime_count_out[56]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[56]),
	.FCI(un5_m_timer_irq_cry_55_Z)
);
defparam un5_m_timer_irq_cry_56.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_57 (
	.FCO(un5_m_timer_irq_cry_57_Z),
	.S(un5_m_timer_irq_cry_57_S),
	.Y(un5_m_timer_irq_cry_57_Y),
	.B(mtime_count_out[57]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[57]),
	.FCI(un5_m_timer_irq_cry_56_Z)
);
defparam un5_m_timer_irq_cry_57.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_58 (
	.FCO(un5_m_timer_irq_cry_58_Z),
	.S(un5_m_timer_irq_cry_58_S),
	.Y(un5_m_timer_irq_cry_58_Y),
	.B(mtime_count_out[58]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[58]),
	.FCI(un5_m_timer_irq_cry_57_Z)
);
defparam un5_m_timer_irq_cry_58.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_59 (
	.FCO(un5_m_timer_irq_cry_59_Z),
	.S(un5_m_timer_irq_cry_59_S),
	.Y(un5_m_timer_irq_cry_59_Y),
	.B(mtime_count_out[59]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[59]),
	.FCI(un5_m_timer_irq_cry_58_Z)
);
defparam un5_m_timer_irq_cry_59.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_60 (
	.FCO(un5_m_timer_irq_cry_60_Z),
	.S(un5_m_timer_irq_cry_60_S),
	.Y(un5_m_timer_irq_cry_60_Y),
	.B(mtime_count_out[60]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[60]),
	.FCI(un5_m_timer_irq_cry_59_Z)
);
defparam un5_m_timer_irq_cry_60.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_61 (
	.FCO(un5_m_timer_irq_cry_61_Z),
	.S(un5_m_timer_irq_cry_61_S),
	.Y(un5_m_timer_irq_cry_61_Y),
	.B(mtime_count_out[61]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[61]),
	.FCI(un5_m_timer_irq_cry_60_Z)
);
defparam un5_m_timer_irq_cry_61.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_62 (
	.FCO(un5_m_timer_irq_cry_62_Z),
	.S(un5_m_timer_irq_cry_62_S),
	.Y(un5_m_timer_irq_cry_62_Y),
	.B(mtime_count_out[62]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[62]),
	.FCI(un5_m_timer_irq_cry_61_Z)
);
defparam un5_m_timer_irq_cry_62.INIT=20'h5AA55;
// @38:13049
  ARI1 un5_m_timer_irq_cry_63 (
	.FCO(un5_m_timer_irq_cry_63_Z),
	.S(un5_m_timer_irq_cry_63_S),
	.Y(un5_m_timer_irq_cry_63_Y),
	.B(mtime_count_out[63]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[63]),
	.FCI(un5_m_timer_irq_cry_62_Z)
);
defparam un5_m_timer_irq_cry_63.INIT=20'h5AA55;
// @38:13108
  CFG4 \p_APB_0_Read.prdata18_i_o2_tz  (
	.A(un3_apb_int_sel_i_0_i2_i_a2_2_6),
	.B(un3_apb_int_sel_i_0_i2_i_a2_2_7),
	.C(un3_apb_int_sel_i_0_i2_i_a2_2_8),
	.D(N_1050),
	.Y(N_1012_tz)
);
defparam \p_APB_0_Read.prdata18_i_o2_tz .INIT=16'hFF80;
// @38:13042
  CFG4 T_l_En_0_a2 (
	.A(APB_PWRITE),
	.B(apb_penable_net),
	.C(N_1051),
	.D(N_1050),
	.Y(T_l_En)
);
defparam T_l_En_0_a2.INIT=16'h8000;
// @38:13042
  CFG4 T_l_En_0_a2_0 (
	.A(T_l_En_0_a2_0_7_Z),
	.B(T_l_En_0_a2_0_1_Z),
	.C(APB_PADDR_10),
	.D(T_l_En_0_a2_0_8_Z),
	.Y(N_1050)
);
defparam T_l_En_0_a2_0.INIT=16'h2000;
// @38:13042
  CFG4 T_l_En_0_a2_0_1 (
	.A(APB_PADDR_13),
	.B(APB_PADDR_6),
	.C(APB_PADDR_3),
	.D(APB_PADDR_4),
	.Y(T_l_En_0_a2_0_1_Z)
);
defparam T_l_En_0_a2_0_1.INIT=16'h7FFF;
// @38:13108
  CFG2 \prdata_7_iv_RNO[0]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[0]),
	.Y(mtimecmp_m[0])
);
defparam \prdata_7_iv_RNO[0] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[1]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[1]),
	.Y(mtimecmp_m[1])
);
defparam \prdata_7_iv_RNO[1] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[8]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[8]),
	.Y(mtimecmp_m[8])
);
defparam \prdata_7_iv_RNO[8] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[9]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[9]),
	.Y(mtimecmp_m[9])
);
defparam \prdata_7_iv_RNO[9] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[10]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[10]),
	.Y(mtimecmp_m[10])
);
defparam \prdata_7_iv_RNO[10] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[11]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[11]),
	.Y(mtimecmp_m[11])
);
defparam \prdata_7_iv_RNO[11] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[12]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[12]),
	.Y(mtimecmp_m[12])
);
defparam \prdata_7_iv_RNO[12] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[13]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[13]),
	.Y(mtimecmp_m[13])
);
defparam \prdata_7_iv_RNO[13] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[14]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[14]),
	.Y(mtimecmp_m[14])
);
defparam \prdata_7_iv_RNO[14] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[15]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[15]),
	.Y(mtimecmp_m[15])
);
defparam \prdata_7_iv_RNO[15] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[16]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[16]),
	.Y(mtimecmp_m[16])
);
defparam \prdata_7_iv_RNO[16] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[17]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[17]),
	.Y(mtimecmp_m[17])
);
defparam \prdata_7_iv_RNO[17] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[18]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[18]),
	.Y(mtimecmp_m[18])
);
defparam \prdata_7_iv_RNO[18] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[19]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[19]),
	.Y(mtimecmp_m[19])
);
defparam \prdata_7_iv_RNO[19] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[20]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[20]),
	.Y(mtimecmp_m[20])
);
defparam \prdata_7_iv_RNO[20] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[21]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[21]),
	.Y(mtimecmp_m[21])
);
defparam \prdata_7_iv_RNO[21] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[22]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[22]),
	.Y(mtimecmp_m[22])
);
defparam \prdata_7_iv_RNO[22] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[23]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[23]),
	.Y(mtimecmp_m[23])
);
defparam \prdata_7_iv_RNO[23] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[25]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[25]),
	.Y(mtimecmp_m[25])
);
defparam \prdata_7_iv_RNO[25] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[26]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[26]),
	.Y(mtimecmp_m[26])
);
defparam \prdata_7_iv_RNO[26] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[27]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[27]),
	.Y(mtimecmp_m[27])
);
defparam \prdata_7_iv_RNO[27] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[28]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[28]),
	.Y(mtimecmp_m[28])
);
defparam \prdata_7_iv_RNO[28] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[29]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[29]),
	.Y(mtimecmp_m[29])
);
defparam \prdata_7_iv_RNO[29] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[30]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[30]),
	.Y(mtimecmp_m[30])
);
defparam \prdata_7_iv_RNO[30] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[31]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[31]),
	.Y(mtimecmp_m[31])
);
defparam \prdata_7_iv_RNO[31] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[3]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[3]),
	.Y(mtimecmp_m[3])
);
defparam \prdata_7_iv_RNO[3] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[4]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[4]),
	.Y(mtimecmp_m[4])
);
defparam \prdata_7_iv_RNO[4] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[7]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[7]),
	.Y(mtimecmp_m[7])
);
defparam \prdata_7_iv_RNO[7] .INIT=4'h8;
// @38:13108
  CFG2 \prdata_7_iv_RNO[24]  (
	.A(prdata_1_sqmuxa),
	.B(mtimecmp_Z[24]),
	.Y(mtimecmp_m[24])
);
defparam \prdata_7_iv_RNO[24] .INIT=4'h8;
// @38:13015
  CFG2 un6_T_h_En_8_i_o2 (
	.A(APB_PADDR_0),
	.B(APB_PADDR_1),
	.Y(N_1014)
);
defparam un6_T_h_En_8_i_o2.INIT=4'hE;
// @38:13042
  CFG2 un11_T_l_En_i_o2 (
	.A(APB_PWRITE),
	.B(apb_penable_net),
	.Y(N_1015)
);
defparam un11_T_l_En_i_o2.INIT=4'h7;
// @38:13108
  CFG4 \prdata_7_iv_0[11]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[43]),
	.D(mtime_count_out[43]),
	.Y(prdata_7_iv_0_Z[11])
);
defparam \prdata_7_iv_0[11] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[22]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[54]),
	.D(mtime_count_out[54]),
	.Y(prdata_7_iv_0_Z[22])
);
defparam \prdata_7_iv_0[22] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[29]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[61]),
	.D(mtime_count_out[61]),
	.Y(prdata_7_iv_0_Z[29])
);
defparam \prdata_7_iv_0[29] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[28]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[60]),
	.D(mtime_count_out[60]),
	.Y(prdata_7_iv_0_Z[28])
);
defparam \prdata_7_iv_0[28] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[0]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[32]),
	.D(mtime_count_out[32]),
	.Y(prdata_7_iv_0_Z[0])
);
defparam \prdata_7_iv_0[0] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_1[5]  (
	.A(prdata_3_sqmuxa),
	.B(prdata_1_sqmuxa),
	.C(mtimecmp_Z[5]),
	.D(mtime_count_out[5]),
	.Y(prdata_7_iv_1_Z[5])
);
defparam \prdata_7_iv_1[5] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[5]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[37]),
	.D(mtime_count_out[37]),
	.Y(prdata_7_iv_0_Z[5])
);
defparam \prdata_7_iv_0[5] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[12]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[44]),
	.D(mtime_count_out[44]),
	.Y(prdata_7_iv_0_Z[12])
);
defparam \prdata_7_iv_0[12] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[1]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[33]),
	.D(mtime_count_out[33]),
	.Y(prdata_7_iv_0_Z[1])
);
defparam \prdata_7_iv_0[1] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[24]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[56]),
	.D(mtime_count_out[56]),
	.Y(prdata_7_iv_0_Z[24])
);
defparam \prdata_7_iv_0[24] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[23]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[55]),
	.D(mtime_count_out[55]),
	.Y(prdata_7_iv_0_Z[23])
);
defparam \prdata_7_iv_0[23] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[4]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[36]),
	.D(mtime_count_out[36]),
	.Y(prdata_7_iv_0_Z[4])
);
defparam \prdata_7_iv_0[4] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_1[6]  (
	.A(prdata_3_sqmuxa),
	.B(prdata_1_sqmuxa),
	.C(mtimecmp_Z[6]),
	.D(mtime_count_out[6]),
	.Y(prdata_7_iv_1_Z[6])
);
defparam \prdata_7_iv_1[6] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[6]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[38]),
	.D(mtime_count_out[38]),
	.Y(prdata_7_iv_0_Z[6])
);
defparam \prdata_7_iv_0[6] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[9]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[41]),
	.D(mtime_count_out[41]),
	.Y(prdata_7_iv_0_Z[9])
);
defparam \prdata_7_iv_0[9] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[19]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[51]),
	.D(mtime_count_out[51]),
	.Y(prdata_7_iv_0_Z[19])
);
defparam \prdata_7_iv_0[19] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[14]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[46]),
	.D(mtime_count_out[46]),
	.Y(prdata_7_iv_0_Z[14])
);
defparam \prdata_7_iv_0[14] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[13]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[45]),
	.D(mtime_count_out[45]),
	.Y(prdata_7_iv_0_Z[13])
);
defparam \prdata_7_iv_0[13] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[25]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[57]),
	.D(mtime_count_out[57]),
	.Y(prdata_7_iv_0_Z[25])
);
defparam \prdata_7_iv_0[25] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[20]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[52]),
	.D(mtime_count_out[52]),
	.Y(prdata_7_iv_0_Z[20])
);
defparam \prdata_7_iv_0[20] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[3]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[35]),
	.D(mtime_count_out[35]),
	.Y(prdata_7_iv_0_Z[3])
);
defparam \prdata_7_iv_0[3] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[15]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[47]),
	.D(mtime_count_out[47]),
	.Y(prdata_7_iv_0_Z[15])
);
defparam \prdata_7_iv_0[15] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[31]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[63]),
	.D(mtime_count_out[63]),
	.Y(prdata_7_iv_0_Z[31])
);
defparam \prdata_7_iv_0[31] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[18]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[50]),
	.D(mtime_count_out[50]),
	.Y(prdata_7_iv_0_Z[18])
);
defparam \prdata_7_iv_0[18] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_1[2]  (
	.A(prdata_3_sqmuxa),
	.B(prdata_1_sqmuxa),
	.C(mtimecmp_Z[2]),
	.D(mtime_count_out[2]),
	.Y(prdata_7_iv_1_Z[2])
);
defparam \prdata_7_iv_1[2] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[2]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[34]),
	.D(mtime_count_out[34]),
	.Y(prdata_7_iv_0_Z[2])
);
defparam \prdata_7_iv_0[2] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[10]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[42]),
	.D(mtime_count_out[42]),
	.Y(prdata_7_iv_0_Z[10])
);
defparam \prdata_7_iv_0[10] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[30]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[62]),
	.D(mtime_count_out[62]),
	.Y(prdata_7_iv_0_Z[30])
);
defparam \prdata_7_iv_0[30] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[7]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[39]),
	.D(mtime_count_out[39]),
	.Y(prdata_7_iv_0_Z[7])
);
defparam \prdata_7_iv_0[7] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[8]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[40]),
	.D(mtime_count_out[40]),
	.Y(prdata_7_iv_0_Z[8])
);
defparam \prdata_7_iv_0[8] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[17]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[49]),
	.D(mtime_count_out[49]),
	.Y(prdata_7_iv_0_Z[17])
);
defparam \prdata_7_iv_0[17] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[21]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[53]),
	.D(mtime_count_out[53]),
	.Y(prdata_7_iv_0_Z[21])
);
defparam \prdata_7_iv_0[21] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[27]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[59]),
	.D(mtime_count_out[59]),
	.Y(prdata_7_iv_0_Z[27])
);
defparam \prdata_7_iv_0[27] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[16]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[48]),
	.D(mtime_count_out[48]),
	.Y(prdata_7_iv_0_Z[16])
);
defparam \prdata_7_iv_0[16] .INIT=16'hEAC0;
// @38:13108
  CFG4 \prdata_7_iv_0[26]  (
	.A(prdata_4_sqmuxa),
	.B(prdata_2_sqmuxa),
	.C(mtimecmp_Z[58]),
	.D(mtime_count_out[58]),
	.Y(prdata_7_iv_0_Z[26])
);
defparam \prdata_7_iv_0[26] .INIT=16'hEAC0;
// @38:13042
  CFG4 T_l_En_0_a2_0_8 (
	.A(APB_PADDR_15),
	.B(APB_PADDR_12),
	.C(APB_PADDR_8),
	.D(APB_PADDR_7),
	.Y(T_l_En_0_a2_0_8_Z)
);
defparam T_l_En_0_a2_0_8.INIT=16'h8000;
// @38:13042
  CFG4 T_l_En_0_a2_0_7 (
	.A(APB_PADDR_11),
	.B(APB_PADDR_9),
	.C(APB_PADDR_5),
	.D(APB_PADDR_14),
	.Y(T_l_En_0_a2_0_7_Z)
);
defparam T_l_En_0_a2_0_7.INIT=16'h0080;
// @38:13056
  CFG4 un23_rtc_tick_11 (
	.A(rtc_count_Z[7]),
	.B(rtc_count_Z[4]),
	.C(rtc_count_Z[3]),
	.D(rtc_count_Z[2]),
	.Y(un23_rtc_tick_11_Z)
);
defparam un23_rtc_tick_11.INIT=16'h0001;
// @38:13056
  CFG4 un23_rtc_tick_10 (
	.A(rtc_count_Z[6]),
	.B(rtc_count_Z[5]),
	.C(rtc_count_Z[1]),
	.D(rtc_count_Z[0]),
	.Y(un23_rtc_tick_10_Z)
);
defparam un23_rtc_tick_10.INIT=16'h8000;
// @38:13056
  CFG4 un23_rtc_tick_9 (
	.A(rtc_count_Z[15]),
	.B(rtc_count_Z[14]),
	.C(rtc_count_Z[13]),
	.D(rtc_count_Z[12]),
	.Y(un23_rtc_tick_9_Z)
);
defparam un23_rtc_tick_9.INIT=16'h0001;
// @38:13056
  CFG4 un23_rtc_tick_8 (
	.A(rtc_count_Z[11]),
	.B(rtc_count_Z[10]),
	.C(rtc_count_Z[9]),
	.D(rtc_count_Z[8]),
	.Y(un23_rtc_tick_8_Z)
);
defparam un23_rtc_tick_8.INIT=16'h0001;
// @38:13114
  CFG4 prdata_0_sqmuxa_25_4 (
	.A(APB_PADDR_2),
	.B(N_1014),
	.C(APB_PADDR_12),
	.D(APB_PADDR_3),
	.Y(prdata_0_sqmuxa_25_4_Z)
);
defparam prdata_0_sqmuxa_25_4.INIT=16'h0010;
// @38:13108
  CFG4 \prdata_7_iv[30]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[30]),
	.C(prdata_7_iv_0_Z[30]),
	.D(mtimecmp_m[30]),
	.Y(prdata_7[30])
);
defparam \prdata_7_iv[30] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[31]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[31]),
	.C(prdata_7_iv_0_Z[31]),
	.D(mtimecmp_m[31]),
	.Y(prdata_7[31])
);
defparam \prdata_7_iv[31] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[27]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[27]),
	.C(prdata_7_iv_0_Z[27]),
	.D(mtimecmp_m[27]),
	.Y(prdata_7[27])
);
defparam \prdata_7_iv[27] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[28]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[28]),
	.C(prdata_7_iv_0_Z[28]),
	.D(mtimecmp_m[28]),
	.Y(prdata_7[28])
);
defparam \prdata_7_iv[28] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[29]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[29]),
	.C(prdata_7_iv_0_Z[29]),
	.D(mtimecmp_m[29]),
	.Y(prdata_7[29])
);
defparam \prdata_7_iv[29] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[25]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[25]),
	.C(prdata_7_iv_0_Z[25]),
	.D(mtimecmp_m[25]),
	.Y(prdata_7[25])
);
defparam \prdata_7_iv[25] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[26]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[26]),
	.C(prdata_7_iv_0_Z[26]),
	.D(mtimecmp_m[26]),
	.Y(prdata_7[26])
);
defparam \prdata_7_iv[26] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[21]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[21]),
	.C(prdata_7_iv_0_Z[21]),
	.D(mtimecmp_m[21]),
	.Y(prdata_7[21])
);
defparam \prdata_7_iv[21] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[22]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[22]),
	.C(prdata_7_iv_0_Z[22]),
	.D(mtimecmp_m[22]),
	.Y(prdata_7[22])
);
defparam \prdata_7_iv[22] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[23]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[23]),
	.C(prdata_7_iv_0_Z[23]),
	.D(mtimecmp_m[23]),
	.Y(prdata_7[23])
);
defparam \prdata_7_iv[23] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[18]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[18]),
	.C(prdata_7_iv_0_Z[18]),
	.D(mtimecmp_m[18]),
	.Y(prdata_7[18])
);
defparam \prdata_7_iv[18] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[19]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[19]),
	.C(prdata_7_iv_0_Z[19]),
	.D(mtimecmp_m[19]),
	.Y(prdata_7[19])
);
defparam \prdata_7_iv[19] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[20]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[20]),
	.C(prdata_7_iv_0_Z[20]),
	.D(mtimecmp_m[20]),
	.Y(prdata_7[20])
);
defparam \prdata_7_iv[20] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[15]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[15]),
	.C(prdata_7_iv_0_Z[15]),
	.D(mtimecmp_m[15]),
	.Y(prdata_7[15])
);
defparam \prdata_7_iv[15] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[16]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[16]),
	.C(prdata_7_iv_0_Z[16]),
	.D(mtimecmp_m[16]),
	.Y(prdata_7[16])
);
defparam \prdata_7_iv[16] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[17]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[17]),
	.C(prdata_7_iv_0_Z[17]),
	.D(mtimecmp_m[17]),
	.Y(prdata_7[17])
);
defparam \prdata_7_iv[17] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[12]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[12]),
	.C(prdata_7_iv_0_Z[12]),
	.D(mtimecmp_m[12]),
	.Y(prdata_7[12])
);
defparam \prdata_7_iv[12] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[13]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[13]),
	.C(prdata_7_iv_0_Z[13]),
	.D(mtimecmp_m[13]),
	.Y(prdata_7[13])
);
defparam \prdata_7_iv[13] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[14]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[14]),
	.C(prdata_7_iv_0_Z[14]),
	.D(mtimecmp_m[14]),
	.Y(prdata_7[14])
);
defparam \prdata_7_iv[14] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[9]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[9]),
	.C(prdata_7_iv_0_Z[9]),
	.D(mtimecmp_m[9]),
	.Y(prdata_7[9])
);
defparam \prdata_7_iv[9] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[10]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[10]),
	.C(prdata_7_iv_0_Z[10]),
	.D(mtimecmp_m[10]),
	.Y(prdata_7[10])
);
defparam \prdata_7_iv[10] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[11]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[11]),
	.C(prdata_7_iv_0_Z[11]),
	.D(mtimecmp_m[11]),
	.Y(prdata_7[11])
);
defparam \prdata_7_iv[11] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[8]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[8]),
	.C(prdata_7_iv_0_Z[8]),
	.D(mtimecmp_m[8]),
	.Y(prdata_7[8])
);
defparam \prdata_7_iv[8] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[0]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[0]),
	.C(prdata_7_iv_0_Z[0]),
	.D(mtimecmp_m[0]),
	.Y(prdata_7[0])
);
defparam \prdata_7_iv[0] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[1]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[1]),
	.C(prdata_7_iv_0_Z[1]),
	.D(mtimecmp_m[1]),
	.Y(prdata_7[1])
);
defparam \prdata_7_iv[1] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[7]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[7]),
	.C(prdata_7_iv_0_Z[7]),
	.D(mtimecmp_m[7]),
	.Y(prdata_7[7])
);
defparam \prdata_7_iv[7] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[3]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[3]),
	.C(prdata_7_iv_0_Z[3]),
	.D(mtimecmp_m[3]),
	.Y(prdata_7[3])
);
defparam \prdata_7_iv[3] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[4]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[4]),
	.C(prdata_7_iv_0_Z[4]),
	.D(mtimecmp_m[4]),
	.Y(prdata_7[4])
);
defparam \prdata_7_iv[4] .INIT=16'hFFF8;
// @38:13108
  CFG4 \prdata_7_iv[24]  (
	.A(prdata_3_sqmuxa),
	.B(mtime_count_out[24]),
	.C(prdata_7_iv_0_Z[24]),
	.D(mtimecmp_m[24]),
	.Y(prdata_7[24])
);
defparam \prdata_7_iv[24] .INIT=16'hFFF8;
// @38:13114
  CFG4 prdata_0_sqmuxa_25_5 (
	.A(APB_PADDR_14),
	.B(prdata_0_sqmuxa_25_4_Z),
	.C(APB_PADDR_25),
	.D(APB_PWRITE),
	.Y(prdata_0_sqmuxa_25_5_Z)
);
defparam prdata_0_sqmuxa_25_5.INIT=16'h0080;
// @38:13056
  CFG4 un23_rtc_tick (
	.A(un23_rtc_tick_11_Z),
	.B(un23_rtc_tick_10_Z),
	.C(un23_rtc_tick_8_Z),
	.D(un23_rtc_tick_9_Z),
	.Y(un23_rtc_tick_Z)
);
defparam un23_rtc_tick.INIT=16'h8000;
// @38:13062
  CFG2 \rtc_count_0[0]  (
	.A(rtc_count_RNIF4RQE_S[0]),
	.B(un23_rtc_tick_Z),
	.Y(rtc_count_0_Z[0])
);
defparam \rtc_count_0[0] .INIT=4'h2;
// @38:13062
  CFG2 \rtc_count_0[1]  (
	.A(rtc_count_RNIF9VQL_S[1]),
	.B(un23_rtc_tick_Z),
	.Y(rtc_count_0_Z[1])
);
defparam \rtc_count_0[1] .INIT=4'h2;
// @38:13062
  CFG2 \rtc_count_0[2]  (
	.A(rtc_count_RNIGF3RS_S[2]),
	.B(un23_rtc_tick_Z),
	.Y(rtc_count_0_Z[2])
);
defparam \rtc_count_0[2] .INIT=4'h2;
// @38:13062
  CFG2 \rtc_count_0[5]  (
	.A(rtc_count_RNIP7GRH1_S[5]),
	.B(un23_rtc_tick_Z),
	.Y(rtc_count_0_Z[5])
);
defparam \rtc_count_0[5] .INIT=4'h2;
// @38:13062
  CFG2 \rtc_count_0[6]  (
	.A(rtc_count_RNIUHKRO1_S[6]),
	.B(un23_rtc_tick_Z),
	.Y(rtc_count_0_Z[6])
);
defparam \rtc_count_0[6] .INIT=4'h2;
// @38:13108
  CFG3 \p_APB_0_Read.prdata18_i_o2  (
	.A(apb_psel_net),
	.B(N_1029),
	.C(N_1012_tz),
	.Y(N_1012)
);
defparam \p_APB_0_Read.prdata18_i_o2 .INIT=8'h80;
// @38:13114
  CFG2 prdata_0_sqmuxa_25 (
	.A(N_1012),
	.B(prdata_0_sqmuxa_25_5_Z),
	.Y(prdata_0_sqmuxa)
);
defparam prdata_0_sqmuxa_25.INIT=4'h8;
// @38:13042
  CFG4 T_l_En_0_a2_1 (
	.A(N_1014),
	.B(N_1029),
	.C(apb_psel_net),
	.D(APB_PADDR_2),
	.Y(N_1051)
);
defparam T_l_En_0_a2_1.INIT=16'h0040;
// @38:13045
  CFG4 Tc0_h_En_0_a2_1 (
	.A(N_1014),
	.B(N_1029),
	.C(apb_psel_net),
	.D(APB_PADDR_2),
	.Y(N_1053)
);
defparam Tc0_h_En_0_a2_1.INIT=16'h4000;
// @38:13106
  CFG3 \prdata_s[2]  (
	.A(prdata_0_sqmuxa),
	.B(prdata_7_iv_0_Z[2]),
	.C(prdata_7_iv_1_Z[2]),
	.Y(prdata_1)
);
defparam \prdata_s[2] .INIT=8'hFE;
// @38:13106
  CFG3 \prdata_s[5]  (
	.A(prdata_0_sqmuxa),
	.B(prdata_7_iv_0_Z[5]),
	.C(prdata_7_iv_1_Z[5]),
	.Y(prdata_0)
);
defparam \prdata_s[5] .INIT=8'hFE;
// @38:13106
  CFG3 \prdata_s[6]  (
	.A(prdata_0_sqmuxa),
	.B(prdata_7_iv_0_Z[6]),
	.C(prdata_7_iv_1_Z[6]),
	.Y(prdata)
);
defparam \prdata_s[6] .INIT=8'hFE;
// @38:13045
  CFG4 Tc0_h_En_0_a2 (
	.A(APB_PADDR_12),
	.B(N_1015),
	.C(N_1047),
	.D(N_1053),
	.Y(Tc0_h_En)
);
defparam Tc0_h_En_0_a2.INIT=16'h1000;
// @38:13044
  CFG4 Tc0_l_En_0_a2 (
	.A(APB_PADDR_12),
	.B(N_1015),
	.C(N_1047),
	.D(N_1051),
	.Y(Tc0_l_En)
);
defparam Tc0_l_En_0_a2.INIT=16'h1000;
// @38:13114
  CFG3 prdata_3_sqmuxa_0_a2 (
	.A(APB_PWRITE),
	.B(N_1050),
	.C(N_1051),
	.Y(prdata_3_sqmuxa)
);
defparam prdata_3_sqmuxa_0_a2.INIT=8'h40;
// @38:13114
  CFG4 prdata_1_sqmuxa_0_a2 (
	.A(APB_PADDR_12),
	.B(APB_PWRITE),
	.C(N_1051),
	.D(N_1047),
	.Y(prdata_1_sqmuxa)
);
defparam prdata_1_sqmuxa_0_a2.INIT=16'h1000;
// @38:13114
  CFG3 prdata_4_sqmuxa_0_a2 (
	.A(APB_PWRITE),
	.B(N_1050),
	.C(N_1053),
	.Y(prdata_4_sqmuxa)
);
defparam prdata_4_sqmuxa_0_a2.INIT=8'h40;
// @38:13114
  CFG4 prdata_2_sqmuxa_0_a2 (
	.A(APB_PADDR_12),
	.B(APB_PWRITE),
	.C(N_1053),
	.D(N_1047),
	.Y(prdata_2_sqmuxa)
);
defparam prdata_2_sqmuxa_0_a2.INIT=16'h1000;
// @38:2193
  CFG3 un23_rtc_tick_RNIHLJ9Q (
	.A(prdata18_i_o2_RNI1T8HH_Y),
	.B(cpu_debug_mode_net),
	.C(un23_rtc_tick_Z),
	.Y(mtime_count_oute)
);
defparam un23_rtc_tick_RNIHLJ9Q.INIT=8'h75;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 */

module miv_rv32_ipcore_Z11 (
  AHB_HWDATA,
  htrans_1_iv_i_0,
  AHB_HADDR,
  APB_PWDATA,
  APB_PADDR,
  AHB_HRDATA,
  MSYS_EI_0,
  APB_PRDATA,
  AHB_HREADY,
  N_939_i,
  N_940_i,
  AHB_HWRITE,
  APB_PWRITE,
  APB_PSEL,
  APB_PENABLE,
  JTAG_TMS,
  JTAG_TDO,
  JTAG_TDI,
  JTAG_TCK_i,
  JTAG_TCK,
  delay_sel_arst34,
  CLK,
  EXT_IRQ,
  dff_arst,
  APB_PSLVERR,
  RESETN
)
;
output [31:0] AHB_HWDATA ;
output htrans_1_iv_i_0 ;
output [16:0] AHB_HADDR ;
output [31:0] APB_PWDATA ;
output [27:0] APB_PADDR ;
input [31:0] AHB_HRDATA ;
input MSYS_EI_0 ;
input [31:0] APB_PRDATA ;
input AHB_HREADY ;
output N_939_i ;
output N_940_i ;
output AHB_HWRITE ;
output APB_PWRITE ;
output APB_PSEL ;
output APB_PENABLE ;
input JTAG_TMS ;
output JTAG_TDO ;
input JTAG_TDI ;
input JTAG_TCK_i ;
input JTAG_TCK ;
input delay_sel_arst34 ;
input CLK ;
input EXT_IRQ ;
input dff_arst ;
input APB_PSLVERR ;
input RESETN ;
wire htrans_1_iv_i_0 ;
wire MSYS_EI_0 ;
wire AHB_HREADY ;
wire N_939_i ;
wire N_940_i ;
wire AHB_HWRITE ;
wire APB_PWRITE ;
wire APB_PSEL ;
wire APB_PENABLE ;
wire JTAG_TMS ;
wire JTAG_TDO ;
wire JTAG_TDI ;
wire JTAG_TCK_i ;
wire JTAG_TCK ;
wire delay_sel_arst34 ;
wire CLK ;
wire EXT_IRQ ;
wire dff_arst ;
wire APB_PSLVERR ;
wire RESETN ;
wire [31:0] apb_prdata_int;
wire [31:0] apb_prdata_net_Z;
wire [8:8] un2_cpu_d_resp_type;
wire [31:31] debug_sysbus_resp_rd_data_0;
wire [2:2] lsu_emi_req_rd_byte_en_2;
wire [0:0] hipri_req_ptr;
wire [0:0] cpu_d_req_wr_byte_en_net;
wire [1:1] cpu_d_req_wr_byte_en_net_1;
wire [2:2] lsu_emi_req_rd_byte_en_3_m;
wire [3:1] lsu_emi_req_rd_byte_en_iv_0;
wire [1:1] lsu_emi_req_rd_byte_en_2_m;
wire [3:1] cpu_d_req_wr_byte_en_net_2;
wire [31:0] cpu_d_resp_rd_data_net;
wire [1:0] req_masked;
wire [4:4] i_trx_resp;
wire [16:16] cpu_i_resp_rd_data_0;
wire [5:5] buff_entry_addr_req_2__RNI29VDG3_S;
wire [31:31] buff_entry_addr_req_2__RNI5FKB4L_S;
wire [31:17] apb_i_req_addr_net;
wire [31:0] cpu_i_resp_rd_data_sel;
wire [16:2] ahb_i_req_addr_net;
wire [31:0] cpu_debug_gpr_op_rd_data_net;
wire [5:0] cpu_debug_gpr_op_addr_net;
wire [31:0] cpu_debug_csr_op_rd_data_net;
wire [11:0] cpu_debug_csr_op_addr_net;
wire [31:0] cpu_debug_op_wr_data_net;
wire [3:0] lsu_expipe_req_op_net;
wire [31:0] cpu_d_req_wr_data_net;
wire [31:0] cpu_d_req_addr_net;
wire [63:0] mtime_count_out;
wire [3:0] debug_sysbus_req_rd_byte_en_net;
wire [31:3] debug_sysbus_req_wr_data_net;
wire [3:0] debug_sysbus_req_wr_byte_en_net;
wire [31:0] debug_sysbus_req_addr_net;
wire [30:0] sba_req_wr_data_int;
wire [31:3] sba_req_addr_int;
wire [2:2] i_trx_resp_pkd;
wire [31:28] apb_paddr;
wire [3:0] ahb_d_req_wr_byte_en_net;
wire [31:0] ahb_d_req_wr_data_net;
wire [1:0] ahb_resp_sel;
wire [16:1] ahb_d_req_addr_net;
wire [14:2] ahb_d_req_addr;
wire [31:17] apb_d_req_addr_net;
wire [1:0] apb_resp_sel;
wire [31:0] tcm0_d_resp_rd_data_net;
wire [1:0] cpu_d_wr_rd_state;
wire [31:0] apb_d_resp_rd_data_net;
wire [1:1] resp_dest;
wire [7:0] req_os_d_src;
wire [2:2] un12_req_os_i_src;
wire [0:0] i_trx_resp_valid_pkd;
wire [2:1] ahb_d_req_wr_data;
wire debug_sys_reset ;
wire subsys_resetn_Z ;
wire N_1012_tz ;
wire N_1029 ;
wire apb_pslverr_net_Z ;
wire N_155 ;
wire lsu_emi_req_valid47 ;
wire N_1007 ;
wire un1_lsu_emi_req_valid46_1 ;
wire un5_lsu_emi_req_rd_byte_en ;
wire lsu_emi_req_valid49 ;
wire N_101 ;
wire N_96 ;
wire cpu_d_resp_error_sig ;
wire cpu_d_req_valid_net ;
wire cpu_d_req_is_apb ;
wire cpu_d_req_ready_sig_3 ;
wire sticky_reset_reg ;
wire ifu_emi_req_accepted ;
wire ifu_emi_req_valid_1 ;
wire ifu_emi_req_valid_c ;
wire cpu_i_resp_valid_sel ;
wire cpu_i_resp_error_sel ;
wire un5_fetch_ptr_sel_i ;
wire i_trx_os_buff_ready ;
wire un3_fence_i_hold ;
wire apb_i_req_ready_net_tz ;
wire cpu_i_req_is_apb ;
wire un1_N_5_mux ;
wire un2_cpu_i_req_ready ;
wire N_49 ;
wire un5_m_timer_irq_cry_63_i ;
wire hart_soft_irq_net ;
wire cpu_debug_resume_ack_net ;
wire cpu_debug_resume_req_net ;
wire cpu_debug_halt_ack_net ;
wire cpu_debug_halt_req_net ;
wire cpu_debug_gpr_op_rd_data_valid_net ;
wire cpu_debug_gpr_rd_en_net ;
wire cpu_debug_gpr_wr_en_net ;
wire cpu_debug_gpr_op_valid_net ;
wire cpu_debug_csr_op_rd_data_valid_net ;
wire cpu_debug_csr_rd_en_net ;
wire cpu_debug_csr_wr_en_net ;
wire cpu_debug_csr_op_valid_net ;
wire cpu_debug_mode_net ;
wire cpu_debug_active_net ;
wire hart_soft_reset_net ;
wire N_1302 ;
wire apb_d_req_ready_net ;
wire cpu_d_req_ready_sig_1 ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_is_ahb ;
wire sba_req_wr_byte_en_1 ;
wire debug_sysbus_req_ready_0 ;
wire sba_req_addr_1 ;
wire debug_trx_os_net ;
wire un3_cpu_d_req_ready_sig_0 ;
wire N_362_1 ;
wire N_362_2 ;
wire debug_sysbus_resp_ready_net ;
wire debug_sysbus_req_valid_net ;
wire N_2438 ;
wire N_2439 ;
wire N_2440 ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_8 ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_7 ;
wire un3_apb_int_sel_i_0_i2_i_a2_2_6 ;
wire N_1047 ;
wire apb_penable_net ;
wire apb_psel_net ;
wire tcm0_i_req_ready_net ;
wire ahb_i_req_ready_net ;
wire tcm0_d_req_valid_net ;
wire cpu_d_req_ready_1 ;
wire un1_cpu_d_req_accepted_1 ;
wire tcm0_i_req_valid_net ;
wire un1_cpu_d_req_accepted_2 ;
wire cpu_d_req_valid_mux_1 ;
wire N_967 ;
wire tcm0_m3_e_2 ;
wire N_966 ;
wire N_965 ;
wire tcm0_i_req_valid_2 ;
wire N_968 ;
wire un1_cpu_i_req_is_tcm0_5 ;
wire N_201 ;
wire un1_N_3_mux_0 ;
wire un1_cpu_i_req_is_tcm0_2 ;
wire un8_cpu_i_req_is_tcm0lt18_8 ;
wire gnt_m3_i_a3_0 ;
wire N_113 ;
wire subsys_cfg_d_req_valid_0 ;
wire tcm0_i_resp_valid_net ;
wire d_trx_os_buff_ready ;
wire req_complete_reg ;
wire apb_i_req_valid_net_2_0 ;
wire apb_d_resp_error_net ;
wire N_2441 ;
wire N_2442 ;
wire N_2443 ;
wire N_2444 ;
wire N_2445 ;
wire N_2446 ;
wire GND ;
wire VCC ;
// @38:755
  CFG2 subsys_resetn (
	.A(RESETN),
	.B(debug_sys_reset),
	.Y(subsys_resetn_Z)
);
defparam subsys_resetn.INIT=4'h2;
// @38:2180
  CFG3 apb_pslverr_net (
	.A(N_1012_tz),
	.B(APB_PSLVERR),
	.C(N_1029),
	.Y(apb_pslverr_net_Z)
);
defparam apb_pslverr_net.INIT=8'h4C;
// @38:2182
  CFG4 \apb_prdata_net[31]  (
	.A(apb_prdata_int[31]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[31]),
	.Y(apb_prdata_net_Z[31])
);
defparam \apb_prdata_net[31] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[30]  (
	.A(apb_prdata_int[30]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[30]),
	.Y(apb_prdata_net_Z[30])
);
defparam \apb_prdata_net[30] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[29]  (
	.A(apb_prdata_int[29]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[29]),
	.Y(apb_prdata_net_Z[29])
);
defparam \apb_prdata_net[29] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[28]  (
	.A(apb_prdata_int[28]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[28]),
	.Y(apb_prdata_net_Z[28])
);
defparam \apb_prdata_net[28] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[27]  (
	.A(apb_prdata_int[27]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[27]),
	.Y(apb_prdata_net_Z[27])
);
defparam \apb_prdata_net[27] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[26]  (
	.A(apb_prdata_int[26]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[26]),
	.Y(apb_prdata_net_Z[26])
);
defparam \apb_prdata_net[26] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[25]  (
	.A(apb_prdata_int[25]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[25]),
	.Y(apb_prdata_net_Z[25])
);
defparam \apb_prdata_net[25] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[24]  (
	.A(apb_prdata_int[24]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[24]),
	.Y(apb_prdata_net_Z[24])
);
defparam \apb_prdata_net[24] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[23]  (
	.A(apb_prdata_int[23]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[23]),
	.Y(apb_prdata_net_Z[23])
);
defparam \apb_prdata_net[23] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[22]  (
	.A(apb_prdata_int[22]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[22]),
	.Y(apb_prdata_net_Z[22])
);
defparam \apb_prdata_net[22] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[21]  (
	.A(apb_prdata_int[21]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[21]),
	.Y(apb_prdata_net_Z[21])
);
defparam \apb_prdata_net[21] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[20]  (
	.A(apb_prdata_int[20]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[20]),
	.Y(apb_prdata_net_Z[20])
);
defparam \apb_prdata_net[20] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[19]  (
	.A(apb_prdata_int[19]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[19]),
	.Y(apb_prdata_net_Z[19])
);
defparam \apb_prdata_net[19] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[18]  (
	.A(apb_prdata_int[18]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[18]),
	.Y(apb_prdata_net_Z[18])
);
defparam \apb_prdata_net[18] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[17]  (
	.A(apb_prdata_int[17]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[17]),
	.Y(apb_prdata_net_Z[17])
);
defparam \apb_prdata_net[17] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[16]  (
	.A(apb_prdata_int[16]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[16]),
	.Y(apb_prdata_net_Z[16])
);
defparam \apb_prdata_net[16] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[15]  (
	.A(apb_prdata_int[15]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[15]),
	.Y(apb_prdata_net_Z[15])
);
defparam \apb_prdata_net[15] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[14]  (
	.A(apb_prdata_int[14]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[14]),
	.Y(apb_prdata_net_Z[14])
);
defparam \apb_prdata_net[14] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[13]  (
	.A(apb_prdata_int[13]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[13]),
	.Y(apb_prdata_net_Z[13])
);
defparam \apb_prdata_net[13] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[12]  (
	.A(apb_prdata_int[12]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[12]),
	.Y(apb_prdata_net_Z[12])
);
defparam \apb_prdata_net[12] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[11]  (
	.A(apb_prdata_int[11]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[11]),
	.Y(apb_prdata_net_Z[11])
);
defparam \apb_prdata_net[11] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[10]  (
	.A(apb_prdata_int[10]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[10]),
	.Y(apb_prdata_net_Z[10])
);
defparam \apb_prdata_net[10] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[9]  (
	.A(apb_prdata_int[9]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[9]),
	.Y(apb_prdata_net_Z[9])
);
defparam \apb_prdata_net[9] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[8]  (
	.A(apb_prdata_int[8]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[8]),
	.Y(apb_prdata_net_Z[8])
);
defparam \apb_prdata_net[8] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[7]  (
	.A(apb_prdata_int[7]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[7]),
	.Y(apb_prdata_net_Z[7])
);
defparam \apb_prdata_net[7] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[6]  (
	.A(apb_prdata_int[6]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[6]),
	.Y(apb_prdata_net_Z[6])
);
defparam \apb_prdata_net[6] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[5]  (
	.A(apb_prdata_int[5]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[5]),
	.Y(apb_prdata_net_Z[5])
);
defparam \apb_prdata_net[5] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[4]  (
	.A(apb_prdata_int[4]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[4]),
	.Y(apb_prdata_net_Z[4])
);
defparam \apb_prdata_net[4] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[3]  (
	.A(apb_prdata_int[3]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[3]),
	.Y(apb_prdata_net_Z[3])
);
defparam \apb_prdata_net[3] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[2]  (
	.A(apb_prdata_int[2]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[2]),
	.Y(apb_prdata_net_Z[2])
);
defparam \apb_prdata_net[2] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[1]  (
	.A(apb_prdata_int[1]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[1]),
	.Y(apb_prdata_net_Z[1])
);
defparam \apb_prdata_net[1] .INIT=16'hBF80;
// @38:2182
  CFG4 \apb_prdata_net[0]  (
	.A(apb_prdata_int[0]),
	.B(N_1029),
	.C(N_1012_tz),
	.D(APB_PRDATA[0]),
	.Y(apb_prdata_net_Z[0])
);
defparam \apb_prdata_net[0] .INIT=16'hBF80;
// @38:797
  miv_rv32_hart_Z9 u_hart_0 (
	.un2_cpu_d_resp_type_0(un2_cpu_d_resp_type[8]),
	.AHB_HRDATA_0(AHB_HRDATA[16]),
	.AHB_HRDATA_15(AHB_HRDATA[31]),
	.debug_sysbus_resp_rd_data_0_0(debug_sysbus_resp_rd_data_0[31]),
	.lsu_emi_req_rd_byte_en_2_0(lsu_emi_req_rd_byte_en_2[2]),
	.hipri_req_ptr_0(hipri_req_ptr[0]),
	.cpu_d_req_wr_byte_en_net_0(cpu_d_req_wr_byte_en_net[0]),
	.cpu_d_req_wr_byte_en_net_1_0(cpu_d_req_wr_byte_en_net_1[1]),
	.lsu_emi_req_rd_byte_en_3_m_0(lsu_emi_req_rd_byte_en_3_m[2]),
	.lsu_emi_req_rd_byte_en_iv_0(lsu_emi_req_rd_byte_en_iv_0[3:1]),
	.lsu_emi_req_rd_byte_en_2_m_0(lsu_emi_req_rd_byte_en_2_m[1]),
	.cpu_d_req_wr_byte_en_net_2_2(cpu_d_req_wr_byte_en_net_2[3]),
	.cpu_d_req_wr_byte_en_net_2_0(cpu_d_req_wr_byte_en_net_2[1]),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.req_masked(req_masked[1:0]),
	.i_trx_resp_0(i_trx_resp[4]),
	.cpu_i_resp_rd_data_0_0(cpu_i_resp_rd_data_0[16]),
	.buff_entry_addr_req_2__RNI29VDG3_S_0(buff_entry_addr_req_2__RNI29VDG3_S[5]),
	.buff_entry_addr_req_2__RNI5FKB4L_S_0(buff_entry_addr_req_2__RNI5FKB4L_S[31]),
	.apb_i_req_addr_net(apb_i_req_addr_net[31:17]),
	.cpu_i_resp_rd_data_sel(cpu_i_resp_rd_data_sel[31:0]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[16:2]),
	.MSYS_EI_0(MSYS_EI_0),
	.cpu_debug_gpr_op_rd_data_net(cpu_debug_gpr_op_rd_data_net[31:0]),
	.cpu_debug_gpr_op_addr_net(cpu_debug_gpr_op_addr_net[5:0]),
	.cpu_debug_csr_op_rd_data_net(cpu_debug_csr_op_rd_data_net[31:0]),
	.cpu_debug_csr_op_addr_net(cpu_debug_csr_op_addr_net[11:0]),
	.cpu_debug_op_wr_data_net(cpu_debug_op_wr_data_net[31:0]),
	.lsu_expipe_req_op_net_0(lsu_expipe_req_op_net[0]),
	.lsu_expipe_req_op_net_3(lsu_expipe_req_op_net[3]),
	.cpu_d_req_wr_data_net(cpu_d_req_wr_data_net[31:0]),
	.cpu_d_req_addr_net(cpu_d_req_addr_net[31:0]),
	.mtime_count_out(mtime_count_out[63:0]),
	.N_155(N_155),
	.lsu_emi_req_valid47(lsu_emi_req_valid47),
	.N_1007(N_1007),
	.un1_lsu_emi_req_valid46_1(un1_lsu_emi_req_valid46_1),
	.un5_lsu_emi_req_rd_byte_en(un5_lsu_emi_req_rd_byte_en),
	.lsu_emi_req_valid49(lsu_emi_req_valid49),
	.N_101(N_101),
	.N_96(N_96),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.cpu_d_req_valid_net(cpu_d_req_valid_net),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.cpu_d_req_ready_sig_3(cpu_d_req_ready_sig_3),
	.sticky_reset_reg(sticky_reset_reg),
	.ifu_emi_req_accepted(ifu_emi_req_accepted),
	.ifu_emi_req_valid_1(ifu_emi_req_valid_1),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.cpu_i_resp_valid_sel(cpu_i_resp_valid_sel),
	.cpu_i_resp_error_sel(cpu_i_resp_error_sel),
	.un5_fetch_ptr_sel_i(un5_fetch_ptr_sel_i),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.un3_fence_i_hold(un3_fence_i_hold),
	.apb_i_req_ready_net_tz(apb_i_req_ready_net_tz),
	.cpu_i_req_is_apb(cpu_i_req_is_apb),
	.un1_N_5_mux(un1_N_5_mux),
	.un2_cpu_i_req_ready(un2_cpu_i_req_ready),
	.N_49(N_49),
	.dff_arst(dff_arst),
	.EXT_IRQ(EXT_IRQ),
	.un5_m_timer_irq_cry_63_i(un5_m_timer_irq_cry_63_i),
	.hart_soft_irq_net(hart_soft_irq_net),
	.cpu_debug_resume_ack_net(cpu_debug_resume_ack_net),
	.cpu_debug_resume_req_net(cpu_debug_resume_req_net),
	.cpu_debug_halt_ack_net(cpu_debug_halt_ack_net),
	.cpu_debug_halt_req_net(cpu_debug_halt_req_net),
	.cpu_debug_gpr_op_rd_data_valid_net(cpu_debug_gpr_op_rd_data_valid_net),
	.cpu_debug_gpr_rd_en_net(cpu_debug_gpr_rd_en_net),
	.cpu_debug_gpr_wr_en_net(cpu_debug_gpr_wr_en_net),
	.cpu_debug_gpr_op_valid_net(cpu_debug_gpr_op_valid_net),
	.cpu_debug_csr_op_rd_data_valid_net(cpu_debug_csr_op_rd_data_valid_net),
	.cpu_debug_csr_rd_en_net(cpu_debug_csr_rd_en_net),
	.cpu_debug_csr_wr_en_net(cpu_debug_csr_wr_en_net),
	.cpu_debug_csr_op_valid_net(cpu_debug_csr_op_valid_net),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.cpu_debug_active_net(cpu_debug_active_net),
	.debug_sys_reset(debug_sys_reset),
	.hart_soft_reset_net(hart_soft_reset_net),
	.RESETN(RESETN),
	.CLK(CLK)
);
// @38:899
  miv_rv32_subsys_debug_1s \gen_subsys_debug.u_subsys_debug_unit_0  (
	.cpu_debug_gpr_op_addr_net(cpu_debug_gpr_op_addr_net[5:0]),
	.cpu_debug_gpr_op_rd_data_net(cpu_debug_gpr_op_rd_data_net[31:0]),
	.cpu_debug_csr_op_rd_data_net(cpu_debug_csr_op_rd_data_net[31:0]),
	.cpu_debug_csr_op_addr_net(cpu_debug_csr_op_addr_net[11:0]),
	.cpu_debug_op_wr_data_net(cpu_debug_op_wr_data_net[31:0]),
	.req_masked(req_masked[1:0]),
	.debug_sysbus_req_rd_byte_en_net(debug_sysbus_req_rd_byte_en_net[3:0]),
	.debug_sysbus_req_wr_data_net_1(debug_sysbus_req_wr_data_net[4]),
	.debug_sysbus_req_wr_data_net_2(debug_sysbus_req_wr_data_net[5]),
	.debug_sysbus_req_wr_data_net_3(debug_sysbus_req_wr_data_net[6]),
	.debug_sysbus_req_wr_data_net_4(debug_sysbus_req_wr_data_net[7]),
	.debug_sysbus_req_wr_data_net_7(debug_sysbus_req_wr_data_net[10]),
	.debug_sysbus_req_wr_data_net_12(debug_sysbus_req_wr_data_net[15]),
	.debug_sysbus_req_wr_data_net_17(debug_sysbus_req_wr_data_net[20]),
	.debug_sysbus_req_wr_data_net_18(debug_sysbus_req_wr_data_net[21]),
	.debug_sysbus_req_wr_data_net_19(debug_sysbus_req_wr_data_net[22]),
	.debug_sysbus_req_wr_data_net_21(debug_sysbus_req_wr_data_net[24]),
	.debug_sysbus_req_wr_data_net_22(debug_sysbus_req_wr_data_net[25]),
	.debug_sysbus_req_wr_data_net_23(debug_sysbus_req_wr_data_net[26]),
	.debug_sysbus_req_wr_data_net_28(debug_sysbus_req_wr_data_net[31]),
	.debug_sysbus_req_wr_data_net_0(debug_sysbus_req_wr_data_net[3]),
	.debug_sysbus_req_wr_data_net_20(debug_sysbus_req_wr_data_net[23]),
	.debug_sysbus_req_wr_data_net_6(debug_sysbus_req_wr_data_net[9]),
	.debug_sysbus_req_wr_byte_en_net(debug_sysbus_req_wr_byte_en_net[3:0]),
	.debug_sysbus_req_addr_net_2(debug_sysbus_req_addr_net[2]),
	.debug_sysbus_req_addr_net_4(debug_sysbus_req_addr_net[4]),
	.debug_sysbus_req_addr_net_5(debug_sysbus_req_addr_net[5]),
	.debug_sysbus_req_addr_net_9(debug_sysbus_req_addr_net[9]),
	.debug_sysbus_req_addr_net_30(debug_sysbus_req_addr_net[30]),
	.debug_sysbus_req_addr_net_31(debug_sysbus_req_addr_net[31]),
	.debug_sysbus_req_addr_net_29(debug_sysbus_req_addr_net[29]),
	.debug_sysbus_req_addr_net_28(debug_sysbus_req_addr_net[28]),
	.debug_sysbus_req_addr_net_0(debug_sysbus_req_addr_net[0]),
	.debug_sysbus_req_addr_net_1(debug_sysbus_req_addr_net[1]),
	.hipri_req_ptr_0(hipri_req_ptr[0]),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.sba_req_wr_data_int_8(sba_req_wr_data_int[8]),
	.sba_req_wr_data_int_2(sba_req_wr_data_int[2]),
	.sba_req_wr_data_int_1(sba_req_wr_data_int[1]),
	.sba_req_wr_data_int_0(sba_req_wr_data_int[0]),
	.sba_req_wr_data_int_19(sba_req_wr_data_int[19]),
	.sba_req_wr_data_int_18(sba_req_wr_data_int[18]),
	.sba_req_wr_data_int_17(sba_req_wr_data_int[17]),
	.sba_req_wr_data_int_16(sba_req_wr_data_int[16]),
	.sba_req_wr_data_int_14(sba_req_wr_data_int[14]),
	.sba_req_wr_data_int_13(sba_req_wr_data_int[13]),
	.sba_req_wr_data_int_12(sba_req_wr_data_int[12]),
	.sba_req_wr_data_int_11(sba_req_wr_data_int[11]),
	.sba_req_wr_data_int_30(sba_req_wr_data_int[30]),
	.sba_req_wr_data_int_29(sba_req_wr_data_int[29]),
	.sba_req_wr_data_int_28(sba_req_wr_data_int[28]),
	.sba_req_wr_data_int_27(sba_req_wr_data_int[27]),
	.sba_req_addr_int(sba_req_addr_int[31:3]),
	.cpu_debug_active_net(cpu_debug_active_net),
	.cpu_debug_resume_req_net(cpu_debug_resume_req_net),
	.cpu_debug_halt_req_net(cpu_debug_halt_req_net),
	.debug_sys_reset(debug_sys_reset),
	.cpu_debug_csr_op_valid_net(cpu_debug_csr_op_valid_net),
	.cpu_debug_csr_wr_en_net(cpu_debug_csr_wr_en_net),
	.cpu_debug_gpr_op_valid_net(cpu_debug_gpr_op_valid_net),
	.cpu_debug_gpr_wr_en_net(cpu_debug_gpr_wr_en_net),
	.cpu_debug_csr_rd_en_net(cpu_debug_csr_rd_en_net),
	.cpu_debug_gpr_rd_en_net(cpu_debug_gpr_rd_en_net),
	.N_1302(N_1302),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.cpu_d_req_ready_sig_3(cpu_d_req_ready_sig_3),
	.cpu_d_req_ready_sig_1(cpu_d_req_ready_sig_1),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.N_1007(N_1007),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.cpu_debug_resume_ack_net(cpu_debug_resume_ack_net),
	.sba_req_wr_byte_en_1(sba_req_wr_byte_en_1),
	.debug_sysbus_req_ready_0(debug_sysbus_req_ready_0),
	.sba_req_addr_1(sba_req_addr_1),
	.cpu_debug_csr_op_rd_data_valid_net(cpu_debug_csr_op_rd_data_valid_net),
	.cpu_debug_gpr_op_rd_data_valid_net(cpu_debug_gpr_op_rd_data_valid_net),
	.cpu_debug_halt_ack_net(cpu_debug_halt_ack_net),
	.debug_trx_os_net(debug_trx_os_net),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.un3_cpu_d_req_ready_sig_0(un3_cpu_d_req_ready_sig_0),
	.N_362_1(N_362_1),
	.N_362_2(N_362_2),
	.debug_sysbus_resp_ready_net(debug_sysbus_resp_ready_net),
	.debug_sysbus_req_valid_net(debug_sysbus_req_valid_net),
	.dff_arst(dff_arst),
	.CLK(CLK),
	.RESETN(RESETN),
	.delay_sel_arst34(delay_sel_arst34),
	.JTAG_TCK(JTAG_TCK),
	.JTAG_TCK_i(JTAG_TCK_i),
	.JTAG_TDI(JTAG_TDI),
	.JTAG_TDO(JTAG_TDO),
	.JTAG_TMS(JTAG_TMS)
);
// @38:1009
  miv_rv32_subsys_interconnect_Z10 u_subsys_interconnect_0 (
	.i_trx_resp_pkd_0(i_trx_resp_pkd[2]),
	.debug_sysbus_req_addr_net_2(debug_sysbus_req_addr_net[2]),
	.debug_sysbus_req_addr_net_1(debug_sysbus_req_addr_net[1]),
	.debug_sysbus_req_addr_net_28(debug_sysbus_req_addr_net[28]),
	.debug_sysbus_req_addr_net_5(debug_sysbus_req_addr_net[5]),
	.debug_sysbus_req_addr_net_4(debug_sysbus_req_addr_net[4]),
	.debug_sysbus_req_addr_net_30(debug_sysbus_req_addr_net[30]),
	.debug_sysbus_req_addr_net_9(debug_sysbus_req_addr_net[9]),
	.debug_sysbus_req_addr_net_29(debug_sysbus_req_addr_net[29]),
	.debug_sysbus_req_addr_net_31(debug_sysbus_req_addr_net[31]),
	.debug_sysbus_req_addr_net_0(debug_sysbus_req_addr_net[0]),
	.cpu_d_req_addr_net(cpu_d_req_addr_net[31:0]),
	.apb_paddr(apb_paddr[31:28]),
	.APB_PADDR_1z({APB_PADDR[27:13], N_2438, APB_PADDR[11:3]}),
	.ahb_d_req_wr_byte_en_net(ahb_d_req_wr_byte_en_net[3:0]),
	.cpu_d_req_wr_byte_en_net_2_2(cpu_d_req_wr_byte_en_net_2[3]),
	.cpu_d_req_wr_byte_en_net_2_0(cpu_d_req_wr_byte_en_net_2[1]),
	.req_masked_0(req_masked[0]),
	.cpu_d_req_wr_byte_en_net_1_0(cpu_d_req_wr_byte_en_net_1[1]),
	.lsu_emi_req_rd_byte_en_iv_0(lsu_emi_req_rd_byte_en_iv_0[3:1]),
	.lsu_emi_req_rd_byte_en_2_m_0(lsu_emi_req_rd_byte_en_2_m[1]),
	.lsu_emi_req_rd_byte_en_3_m_0(lsu_emi_req_rd_byte_en_3_m[2]),
	.lsu_emi_req_rd_byte_en_2_0(lsu_emi_req_rd_byte_en_2[2]),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.debug_sysbus_req_rd_byte_en_net(debug_sysbus_req_rd_byte_en_net[3:0]),
	.debug_sysbus_req_wr_byte_en_net(debug_sysbus_req_wr_byte_en_net[3:0]),
	.cpu_d_req_wr_byte_en_net_0(cpu_d_req_wr_byte_en_net[0]),
	.ahb_d_req_wr_data_net({ahb_d_req_wr_data_net[31:3], N_2440, N_2439, ahb_d_req_wr_data_net[0]}),
	.cpu_d_req_wr_data_net(cpu_d_req_wr_data_net[31:0]),
	.debug_sysbus_req_wr_data_net_2(debug_sysbus_req_wr_data_net[5]),
	.debug_sysbus_req_wr_data_net_3(debug_sysbus_req_wr_data_net[6]),
	.debug_sysbus_req_wr_data_net_4(debug_sysbus_req_wr_data_net[7]),
	.debug_sysbus_req_wr_data_net_17(debug_sysbus_req_wr_data_net[20]),
	.debug_sysbus_req_wr_data_net_18(debug_sysbus_req_wr_data_net[21]),
	.debug_sysbus_req_wr_data_net_19(debug_sysbus_req_wr_data_net[22]),
	.debug_sysbus_req_wr_data_net_21(debug_sysbus_req_wr_data_net[24]),
	.debug_sysbus_req_wr_data_net_22(debug_sysbus_req_wr_data_net[25]),
	.debug_sysbus_req_wr_data_net_23(debug_sysbus_req_wr_data_net[26]),
	.debug_sysbus_req_wr_data_net_28(debug_sysbus_req_wr_data_net[31]),
	.debug_sysbus_req_wr_data_net_1(debug_sysbus_req_wr_data_net[4]),
	.debug_sysbus_req_wr_data_net_7(debug_sysbus_req_wr_data_net[10]),
	.debug_sysbus_req_wr_data_net_12(debug_sysbus_req_wr_data_net[15]),
	.debug_sysbus_req_wr_data_net_0(debug_sysbus_req_wr_data_net[3]),
	.debug_sysbus_req_wr_data_net_20(debug_sysbus_req_wr_data_net[23]),
	.debug_sysbus_req_wr_data_net_6(debug_sysbus_req_wr_data_net[9]),
	.sba_req_wr_data_int_1(sba_req_wr_data_int[1]),
	.sba_req_wr_data_int_2(sba_req_wr_data_int[2]),
	.sba_req_wr_data_int_0(sba_req_wr_data_int[0]),
	.sba_req_wr_data_int_30(sba_req_wr_data_int[30]),
	.sba_req_wr_data_int_8(sba_req_wr_data_int[8]),
	.sba_req_wr_data_int_12(sba_req_wr_data_int[12]),
	.sba_req_wr_data_int_14(sba_req_wr_data_int[14]),
	.sba_req_wr_data_int_17(sba_req_wr_data_int[17]),
	.sba_req_wr_data_int_29(sba_req_wr_data_int[29]),
	.sba_req_wr_data_int_28(sba_req_wr_data_int[28]),
	.sba_req_wr_data_int_27(sba_req_wr_data_int[27]),
	.sba_req_wr_data_int_13(sba_req_wr_data_int[13]),
	.sba_req_wr_data_int_19(sba_req_wr_data_int[19]),
	.sba_req_wr_data_int_11(sba_req_wr_data_int[11]),
	.sba_req_wr_data_int_18(sba_req_wr_data_int[18]),
	.sba_req_wr_data_int_16(sba_req_wr_data_int[16]),
	.ahb_resp_sel(ahb_resp_sel[1:0]),
	.ahb_d_req_addr_net_14(ahb_d_req_addr_net[15]),
	.ahb_d_req_addr_net_15(ahb_d_req_addr_net[16]),
	.ahb_d_req_addr_net_0(ahb_d_req_addr_net[1]),
	.ahb_d_req_addr(ahb_d_req_addr[14:2]),
	.sba_req_addr_int(sba_req_addr_int[31:3]),
	.apb_d_req_addr_net(apb_d_req_addr_net[31:17]),
	.cpu_i_resp_rd_data_sel(cpu_i_resp_rd_data_sel[31:0]),
	.AHB_HRDATA(AHB_HRDATA[31:0]),
	.apb_resp_sel(apb_resp_sel[1:0]),
	.tcm0_d_resp_rd_data_net(tcm0_d_resp_rd_data_net[31:0]),
	.debug_sysbus_resp_rd_data_0_0(debug_sysbus_resp_rd_data_0[31]),
	.apb_i_req_addr_net(apb_i_req_addr_net[31:17]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[16:3]),
	.cpu_d_wr_rd_state(cpu_d_wr_rd_state[1:0]),
	.apb_d_resp_rd_data_net(apb_d_resp_rd_data_net[31:0]),
	.i_trx_resp_0(i_trx_resp[4]),
	.cpu_i_resp_rd_data_0_0(cpu_i_resp_rd_data_0[16]),
	.lsu_expipe_req_op_net_0(lsu_expipe_req_op_net[0]),
	.lsu_expipe_req_op_net_3(lsu_expipe_req_op_net[3]),
	.un2_cpu_d_resp_type_0(un2_cpu_d_resp_type[8]),
	.buff_entry_addr_req_2__RNI5FKB4L_S_0(buff_entry_addr_req_2__RNI5FKB4L_S[31]),
	.resp_dest_0(resp_dest[1]),
	.req_os_d_src_7(req_os_d_src[7]),
	.req_os_d_src_0(req_os_d_src[0]),
	.un12_req_os_i_src_0(un12_req_os_i_src[2]),
	.i_trx_resp_valid_pkd_0(i_trx_resp_valid_pkd[0]),
	.buff_entry_addr_req_2__RNI29VDG3_S_0(buff_entry_addr_req_2__RNI29VDG3_S[5]),
	.ahb_d_req_wr_data(ahb_d_req_wr_data[2:1]),
	.ifu_emi_req_accepted(ifu_emi_req_accepted),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn_Z),
	.un3_apb_int_sel_i_0_i2_i_a2_2_8(un3_apb_int_sel_i_0_i2_i_a2_2_8),
	.un3_apb_int_sel_i_0_i2_i_a2_2_7(un3_apb_int_sel_i_0_i2_i_a2_2_7),
	.un3_apb_int_sel_i_0_i2_i_a2_2_6(un3_apb_int_sel_i_0_i2_i_a2_2_6),
	.N_1047(N_1047),
	.N_1029(N_1029),
	.apb_penable_net(apb_penable_net),
	.N_1012_tz(N_1012_tz),
	.APB_PENABLE(APB_PENABLE),
	.apb_psel_net(apb_psel_net),
	.APB_PSEL(APB_PSEL),
	.N_1302(N_1302),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.un1_N_5_mux(un1_N_5_mux),
	.tcm0_i_req_ready_net(tcm0_i_req_ready_net),
	.ahb_i_req_ready_net(ahb_i_req_ready_net),
	.cpu_d_req_ready_sig_3_1z(cpu_d_req_ready_sig_3),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.cpu_d_req_ready_sig_1_1z(cpu_d_req_ready_sig_1),
	.tcm0_d_req_valid_net(tcm0_d_req_valid_net),
	.un3_cpu_d_req_ready_sig_0_1z(un3_cpu_d_req_ready_sig_0),
	.cpu_d_req_ready_1(cpu_d_req_ready_1),
	.cpu_d_req_is_apb_1z(cpu_d_req_is_apb),
	.un2_cpu_i_req_ready_1z(un2_cpu_i_req_ready),
	.apb_i_req_ready_net_tz(apb_i_req_ready_net_tz),
	.un1_cpu_d_req_accepted_1_1z(un1_cpu_d_req_accepted_1),
	.tcm0_i_req_valid_net(tcm0_i_req_valid_net),
	.un1_cpu_d_req_accepted_2_1z(un1_cpu_d_req_accepted_2),
	.cpu_d_req_is_ahb_1z(cpu_d_req_is_ahb),
	.cpu_i_req_is_apb_1z(cpu_i_req_is_apb),
	.cpu_d_req_valid_mux_1_1z(cpu_d_req_valid_mux_1),
	.debug_sysbus_req_valid_net(debug_sysbus_req_valid_net),
	.cpu_d_req_valid_net(cpu_d_req_valid_net),
	.N_967(N_967),
	.tcm0_m3_e_2(tcm0_m3_e_2),
	.N_966(N_966),
	.N_1007(N_1007),
	.lsu_emi_req_valid47(lsu_emi_req_valid47),
	.N_101(N_101),
	.N_965(N_965),
	.un1_lsu_emi_req_valid46_1(un1_lsu_emi_req_valid46_1),
	.N_155(N_155),
	.hart_soft_reset_net(hart_soft_reset_net),
	.hart_soft_irq_net(hart_soft_irq_net),
	.tcm0_i_req_valid_2_1z(tcm0_i_req_valid_2),
	.ifu_emi_req_valid_1(ifu_emi_req_valid_1),
	.un3_fence_i_hold(un3_fence_i_hold),
	.N_968(N_968),
	.un5_lsu_emi_req_rd_byte_en(un5_lsu_emi_req_rd_byte_en),
	.un1_cpu_i_req_is_tcm0_5_1z(un1_cpu_i_req_is_tcm0_5),
	.cpu_i_resp_valid_sel(cpu_i_resp_valid_sel),
	.N_201(N_201),
	.sba_req_addr_1(sba_req_addr_1),
	.un1_N_3_mux_0(un1_N_3_mux_0),
	.sticky_reset_reg(sticky_reset_reg),
	.un1_cpu_i_req_is_tcm0_2_1z(un1_cpu_i_req_is_tcm0_2),
	.un8_cpu_i_req_is_tcm0lt18_8(un8_cpu_i_req_is_tcm0lt18_8),
	.gnt_m3_i_a3_0(gnt_m3_i_a3_0),
	.N_113(N_113),
	.subsys_cfg_d_req_valid_0_1z(subsys_cfg_d_req_valid_0),
	.cpu_i_resp_error_sel(cpu_i_resp_error_sel),
	.debug_sysbus_resp_ready_net(debug_sysbus_resp_ready_net),
	.tcm0_i_resp_valid_net(tcm0_i_resp_valid_net),
	.lsu_emi_req_valid49(lsu_emi_req_valid49),
	.d_trx_os_buff_ready(d_trx_os_buff_ready),
	.debug_sysbus_req_ready_0_1z(debug_sysbus_req_ready_0),
	.debug_trx_os_net(debug_trx_os_net),
	.req_complete_reg(req_complete_reg),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.apb_i_req_valid_net_2_0(apb_i_req_valid_net_2_0),
	.N_49(N_49),
	.un5_fetch_ptr_sel_i(un5_fetch_ptr_sel_i),
	.apb_d_resp_error_net(apb_d_resp_error_net),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.sba_req_wr_byte_en_1(sba_req_wr_byte_en_1),
	.N_96(N_96),
	.cpu_debug_mode_net(cpu_debug_mode_net)
);
// @38:1260
  miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 \gen_apb.u_apb_initiator_0  (
	.hipri_req_ptr_0(hipri_req_ptr[0]),
	.apb_resp_sel(apb_resp_sel[1:0]),
	.i_trx_resp_valid_pkd_0(i_trx_resp_valid_pkd[0]),
	.i_trx_resp_pkd_0(i_trx_resp_pkd[2]),
	.un12_req_os_i_src_0(un12_req_os_i_src[2]),
	.req_os_d_src_0(req_os_d_src[0]),
	.req_os_d_src_7(req_os_d_src[7]),
	.ahb_d_req_wr_byte_en_net(ahb_d_req_wr_byte_en_net[3:0]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[16:2]),
	.ahb_d_req_addr(ahb_d_req_addr[14:2]),
	.ahb_d_req_wr_data_net({ahb_d_req_wr_data_net[31:3], N_2442, N_2441, ahb_d_req_wr_data_net[0]}),
	.apb_i_req_addr_net(apb_i_req_addr_net[31:17]),
	.apb_d_req_addr_net(apb_d_req_addr_net[31:17]),
	.ahb_d_req_wr_data(ahb_d_req_wr_data[2:1]),
	.ahb_d_req_addr_net_0(ahb_d_req_addr_net[1]),
	.ahb_d_req_addr_net_14(ahb_d_req_addr_net[15]),
	.ahb_d_req_addr_net_15(ahb_d_req_addr_net[16]),
	.debug_sysbus_req_addr_net_0(debug_sysbus_req_addr_net[0]),
	.cpu_d_req_addr_net_0(cpu_d_req_addr_net[0]),
	.req_masked(req_masked[1:0]),
	.apb_prdata_net(apb_prdata_net_Z[31:0]),
	.apb_d_resp_rd_data_net(apb_d_resp_rd_data_net[31:0]),
	.APB_PADDR(APB_PADDR[27:0]),
	.apb_paddr_1z(apb_paddr[31:28]),
	.APB_PWDATA(APB_PWDATA[31:0]),
	.apb_i_req_ready_net_tz(apb_i_req_ready_net_tz),
	.apb_i_req_valid_net_2_0(apb_i_req_valid_net_2_0),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.cpu_i_req_is_apb(cpu_i_req_is_apb),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1),
	.subsys_cfg_d_req_valid_0(subsys_cfg_d_req_valid_0),
	.N_1029(N_1029),
	.N_1012_tz(N_1012_tz),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.APB_PWRITE(APB_PWRITE),
	.apb_penable_net(apb_penable_net),
	.apb_psel_net(apb_psel_net),
	.req_complete_reg(req_complete_reg),
	.apb_pslverr_net(apb_pslverr_net_Z),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn_Z),
	.apb_d_resp_error_net(apb_d_resp_error_net)
);
// @38:1469
  miv_rv32_subsys_tcm_Z12 \gen_tcm0.u_subsys_TCM_0  (
	.buff_entry_addr_req_2__RNI5FKB4L_S_0(buff_entry_addr_req_2__RNI5FKB4L_S[31]),
	.cpu_d_req_addr_net_0(cpu_d_req_addr_net[31]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[14:2]),
	.ahb_d_req_wr_data_net({ahb_d_req_wr_data_net[31:3], N_2444, N_2443, ahb_d_req_wr_data_net[0]}),
	.ahb_d_req_wr_data(ahb_d_req_wr_data[2:1]),
	.tcm0_d_resp_rd_data_net(tcm0_d_resp_rd_data_net[31:0]),
	.resp_dest_0(resp_dest[1]),
	.ahb_d_req_wr_byte_en_net(ahb_d_req_wr_byte_en_net[3:0]),
	.ahb_d_req_addr(ahb_d_req_addr[14:2]),
	.cpu_d_wr_rd_state(cpu_d_wr_rd_state[1:0]),
	.N_113(N_113),
	.gnt_m3_i_a3_0(gnt_m3_i_a3_0),
	.N_49(N_49),
	.sticky_reset_reg(sticky_reset_reg),
	.un5_fetch_ptr_sel_i(un5_fetch_ptr_sel_i),
	.tcm0_m3_e_2(tcm0_m3_e_2),
	.un1_cpu_i_req_is_tcm0_2(un1_cpu_i_req_is_tcm0_2),
	.tcm0_i_req_valid_2(tcm0_i_req_valid_2),
	.tcm0_i_req_valid_net(tcm0_i_req_valid_net),
	.N_362_1(N_362_1),
	.N_362_2(N_362_2),
	.un1_cpu_i_req_is_tcm0_5(un1_cpu_i_req_is_tcm0_5),
	.un8_cpu_i_req_is_tcm0lt18_8(un8_cpu_i_req_is_tcm0lt18_8),
	.tcm0_d_req_valid_net(tcm0_d_req_valid_net),
	.cpu_d_req_ready_1_1z(cpu_d_req_ready_1),
	.tcm0_i_req_ready_net(tcm0_i_req_ready_net),
	.tcm0_i_resp_valid_net(tcm0_i_resp_valid_net),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn_Z)
);
// @38:1877
  miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 \gen_ahb.u_subsys_ahb_0  (
	.req_os_d_src_0(req_os_d_src[0]),
	.ahb_d_req_wr_byte_en_net(ahb_d_req_wr_byte_en_net[3:0]),
	.AHB_HADDR(AHB_HADDR[16:0]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[16:2]),
	.ahb_d_req_addr(ahb_d_req_addr[14:2]),
	.ahb_d_req_wr_data_net({ahb_d_req_wr_data_net[31:3], N_2446, N_2445, ahb_d_req_wr_data_net[0]}),
	.ahb_d_req_wr_data(ahb_d_req_wr_data[2:1]),
	.ahb_d_req_addr_net_0(ahb_d_req_addr_net[1]),
	.ahb_d_req_addr_net_15(ahb_d_req_addr_net[16]),
	.ahb_d_req_addr_net_14(ahb_d_req_addr_net[15]),
	.ahb_resp_sel(ahb_resp_sel[1:0]),
	.debug_sysbus_req_addr_net_0(debug_sysbus_req_addr_net[0]),
	.cpu_d_req_addr_net_0(cpu_d_req_addr_net[0]),
	.htrans_1_iv_i_0(htrans_1_iv_i_0),
	.AHB_HWDATA(AHB_HWDATA[31:0]),
	.d_trx_os_buff_ready(d_trx_os_buff_ready),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.un1_N_3_mux_0(un1_N_3_mux_0),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1),
	.un1_cpu_d_req_accepted_1(un1_cpu_d_req_accepted_1),
	.un1_cpu_d_req_accepted_2(un1_cpu_d_req_accepted_2),
	.AHB_HWRITE(AHB_HWRITE),
	.N_966(N_966),
	.N_968(N_968),
	.N_967(N_967),
	.N_965(N_965),
	.N_940_i(N_940_i),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.N_939_i(N_939_i),
	.ahb_i_req_ready_net(ahb_i_req_ready_net),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.N_201(N_201),
	.AHB_HREADY(AHB_HREADY),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn_Z)
);
// @38:2193
  miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 \gen_mtime.u_mtime_irq  (
	.APB_PADDR_10(APB_PADDR[10]),
	.APB_PADDR_13(APB_PADDR[13]),
	.APB_PADDR_6(APB_PADDR[6]),
	.APB_PADDR_3(APB_PADDR[3]),
	.APB_PADDR_4(APB_PADDR[4]),
	.APB_PADDR_0(APB_PADDR[0]),
	.APB_PADDR_1(APB_PADDR[1]),
	.APB_PADDR_15(APB_PADDR[15]),
	.APB_PADDR_12(APB_PADDR[12]),
	.APB_PADDR_8(APB_PADDR[8]),
	.APB_PADDR_7(APB_PADDR[7]),
	.APB_PADDR_11(APB_PADDR[11]),
	.APB_PADDR_9(APB_PADDR[9]),
	.APB_PADDR_5(APB_PADDR[5]),
	.APB_PADDR_14(APB_PADDR[14]),
	.APB_PADDR_2(APB_PADDR[2]),
	.APB_PADDR_25(APB_PADDR[25]),
	.apb_prdata_int(apb_prdata_int[31:0]),
	.mtime_count_out(mtime_count_out[63:0]),
	.APB_PWDATA(APB_PWDATA[31:0]),
	.N_1047(N_1047),
	.N_1029(N_1029),
	.apb_psel_net(apb_psel_net),
	.apb_penable_net(apb_penable_net),
	.APB_PWRITE(APB_PWRITE),
	.N_1012_tz(N_1012_tz),
	.un3_apb_int_sel_i_0_i2_i_a2_2_8(un3_apb_int_sel_i_0_i2_i_a2_2_8),
	.un3_apb_int_sel_i_0_i2_i_a2_2_7(un3_apb_int_sel_i_0_i2_i_a2_2_7),
	.un3_apb_int_sel_i_0_i2_i_a2_2_6(un3_apb_int_sel_i_0_i2_i_a2_2_6),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.subsys_resetn(subsys_resetn_Z),
	.CLK(CLK),
	.un5_m_timer_irq_cry_63_i(un5_m_timer_irq_cry_63_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_ipcore_Z11 */

module MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 (
  APB_PRDATA,
  MSYS_EI_0,
  AHB_HRDATA,
  APB_PADDR,
  APB_PWDATA,
  AHB_HADDR,
  htrans_1_iv_i_0,
  AHB_HWDATA,
  RESETN,
  APB_PSLVERR,
  dff_arst,
  EXT_IRQ,
  CLK,
  delay_sel_arst34,
  JTAG_TCK,
  JTAG_TCK_i,
  JTAG_TDI,
  JTAG_TDO,
  JTAG_TMS,
  APB_PENABLE,
  APB_PSEL,
  APB_PWRITE,
  AHB_HWRITE,
  N_940_i,
  N_939_i,
  AHB_HREADY
)
;
input [31:0] APB_PRDATA ;
input MSYS_EI_0 ;
input [31:0] AHB_HRDATA ;
output [27:0] APB_PADDR ;
output [31:0] APB_PWDATA ;
output [16:0] AHB_HADDR ;
output htrans_1_iv_i_0 ;
output [31:0] AHB_HWDATA ;
input RESETN ;
input APB_PSLVERR ;
input dff_arst ;
input EXT_IRQ ;
input CLK ;
input delay_sel_arst34 ;
input JTAG_TCK ;
input JTAG_TCK_i ;
input JTAG_TDI ;
output JTAG_TDO ;
input JTAG_TMS ;
output APB_PENABLE ;
output APB_PSEL ;
output APB_PWRITE ;
output AHB_HWRITE ;
output N_940_i ;
output N_939_i ;
input AHB_HREADY ;
wire MSYS_EI_0 ;
wire htrans_1_iv_i_0 ;
wire RESETN ;
wire APB_PSLVERR ;
wire dff_arst ;
wire EXT_IRQ ;
wire CLK ;
wire delay_sel_arst34 ;
wire JTAG_TCK ;
wire JTAG_TCK_i ;
wire JTAG_TDI ;
wire JTAG_TDO ;
wire JTAG_TMS ;
wire APB_PENABLE ;
wire APB_PSEL ;
wire APB_PWRITE ;
wire AHB_HWRITE ;
wire N_940_i ;
wire N_939_i ;
wire AHB_HREADY ;
wire GND ;
wire VCC ;
// @41:466
  miv_rv32_ipcore_Z11 u_ipcore_0 (
	.AHB_HWDATA(AHB_HWDATA[31:0]),
	.htrans_1_iv_i_0(htrans_1_iv_i_0),
	.AHB_HADDR(AHB_HADDR[16:0]),
	.APB_PWDATA(APB_PWDATA[31:0]),
	.APB_PADDR(APB_PADDR[27:0]),
	.AHB_HRDATA(AHB_HRDATA[31:0]),
	.MSYS_EI_0(MSYS_EI_0),
	.APB_PRDATA(APB_PRDATA[31:0]),
	.AHB_HREADY(AHB_HREADY),
	.N_939_i(N_939_i),
	.N_940_i(N_940_i),
	.AHB_HWRITE(AHB_HWRITE),
	.APB_PWRITE(APB_PWRITE),
	.APB_PSEL(APB_PSEL),
	.APB_PENABLE(APB_PENABLE),
	.JTAG_TMS(JTAG_TMS),
	.JTAG_TDO(JTAG_TDO),
	.JTAG_TDI(JTAG_TDI),
	.JTAG_TCK_i(JTAG_TCK_i),
	.JTAG_TCK(JTAG_TCK),
	.delay_sel_arst34(delay_sel_arst34),
	.CLK(CLK),
	.EXT_IRQ(EXT_IRQ),
	.dff_arst(dff_arst),
	.APB_PSLVERR(APB_PSLVERR),
	.RESETN(RESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 */

module MIV_RV32_CFG1_C0 (
  AHB_HRDATA,
  AHB_HREADY,
  AHB_HRESP,
  APB_PRDATA,
  APB_PREADY,
  APB_PSLVERR,
  CLK,
  EXT_IRQ,
  JTAG_TCK,
  JTAG_TDI,
  JTAG_TMS,
  JTAG_TRSTN,
  MSYS_EI,
  RESETN,
  AHB_HADDR,
  AHB_HBURST,
  AHB_HMASTLOCK,
  AHB_HPROT,
  AHB_HSEL,
  AHB_HSIZE,
  AHB_HTRANS,
  AHB_HWDATA,
  AHB_HWRITE,
  APB_PADDR,
  APB_PENABLE,
  APB_PSEL,
  APB_PWDATA,
  APB_PWRITE,
  EXT_RESETN,
  JTAG_TDO,
  JTAG_TDO_DR,
  TIME_COUNT_OUT,
  dff_arst,
  delay_sel_arst34
)
;
input [31:0] AHB_HRDATA ;
input AHB_HREADY ;
input AHB_HRESP ;
input [31:0] APB_PRDATA ;
input APB_PREADY ;
input APB_PSLVERR ;
input CLK ;
input EXT_IRQ ;
input JTAG_TCK ;
input JTAG_TDI ;
input JTAG_TMS ;
input JTAG_TRSTN ;
input [0:0] MSYS_EI ;
input RESETN ;
output [31:0] AHB_HADDR ;
output [2:0] AHB_HBURST ;
output AHB_HMASTLOCK ;
output [3:0] AHB_HPROT ;
output AHB_HSEL ;
output [2:0] AHB_HSIZE ;
output [1:0] AHB_HTRANS ;
output [31:0] AHB_HWDATA ;
output AHB_HWRITE ;
output [31:0] APB_PADDR ;
output APB_PENABLE ;
output APB_PSEL ;
output [31:0] APB_PWDATA ;
output APB_PWRITE ;
output EXT_RESETN ;
output JTAG_TDO ;
output JTAG_TDO_DR ;
output [63:0] TIME_COUNT_OUT ;
input dff_arst ;
input delay_sel_arst34 ;
wire AHB_HREADY ;
wire AHB_HRESP ;
wire APB_PREADY ;
wire APB_PSLVERR ;
wire CLK ;
wire EXT_IRQ ;
wire JTAG_TCK ;
wire JTAG_TDI ;
wire JTAG_TMS ;
wire JTAG_TRSTN ;
wire RESETN ;
wire AHB_HMASTLOCK ;
wire AHB_HSEL ;
wire AHB_HWRITE ;
wire APB_PENABLE ;
wire APB_PSEL ;
wire APB_PWRITE ;
wire EXT_RESETN ;
wire JTAG_TDO ;
wire JTAG_TDO_DR ;
wire dff_arst ;
wire delay_sel_arst34 ;
wire GND ;
wire VCC ;
wire JTAG_TCK_i ;
  CFG1 JTAG_TCK_RNI7Q6Q7 (
	.A(JTAG_TCK),
	.Y(JTAG_TCK_i)
);
defparam JTAG_TCK_RNI7Q6Q7.INIT=2'h1;
// @42:332
  MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 MIV_RV32_CFG1_C0_0 (
	.APB_PRDATA(APB_PRDATA[31:0]),
	.MSYS_EI_0(MSYS_EI[0]),
	.AHB_HRDATA(AHB_HRDATA[31:0]),
	.APB_PADDR(APB_PADDR[27:0]),
	.APB_PWDATA(APB_PWDATA[31:0]),
	.AHB_HADDR(AHB_HADDR[16:0]),
	.htrans_1_iv_i_0(AHB_HTRANS[1]),
	.AHB_HWDATA(AHB_HWDATA[31:0]),
	.RESETN(RESETN),
	.APB_PSLVERR(APB_PSLVERR),
	.dff_arst(dff_arst),
	.EXT_IRQ(EXT_IRQ),
	.CLK(CLK),
	.delay_sel_arst34(delay_sel_arst34),
	.JTAG_TCK(JTAG_TCK),
	.JTAG_TCK_i(JTAG_TCK_i),
	.JTAG_TDI(JTAG_TDI),
	.JTAG_TDO(JTAG_TDO),
	.JTAG_TMS(JTAG_TMS),
	.APB_PENABLE(APB_PENABLE),
	.APB_PSEL(APB_PSEL),
	.APB_PWRITE(APB_PWRITE),
	.AHB_HWRITE(AHB_HWRITE),
	.N_940_i(AHB_HSIZE[0]),
	.N_939_i(AHB_HSIZE[1]),
	.AHB_HREADY(AHB_HREADY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign AHB_HADDR[17] = GND;
assign AHB_HADDR[18] = GND;
assign AHB_HADDR[19] = GND;
assign AHB_HADDR[20] = GND;
assign AHB_HADDR[21] = GND;
assign AHB_HADDR[22] = GND;
assign AHB_HADDR[23] = GND;
assign AHB_HADDR[24] = GND;
assign AHB_HADDR[25] = GND;
assign AHB_HADDR[26] = GND;
assign AHB_HADDR[27] = GND;
assign AHB_HADDR[28] = GND;
assign AHB_HADDR[29] = GND;
assign AHB_HADDR[30] = GND;
assign AHB_HADDR[31] = GND;
assign AHB_HBURST[0] = GND;
assign AHB_HBURST[1] = GND;
assign AHB_HBURST[2] = GND;
assign AHB_HMASTLOCK = GND;
assign AHB_HPROT[0] = GND;
assign AHB_HPROT[1] = GND;
assign AHB_HPROT[2] = GND;
assign AHB_HPROT[3] = GND;
assign AHB_HSEL = VCC;
assign AHB_HSIZE[2] = GND;
assign AHB_HTRANS[0] = GND;
assign APB_PADDR[28] = GND;
assign APB_PADDR[29] = GND;
assign APB_PADDR[30] = GND;
assign APB_PADDR[31] = GND;
assign EXT_RESETN = GND;
assign JTAG_TDO_DR = GND;
assign TIME_COUNT_OUT[0] = GND;
assign TIME_COUNT_OUT[1] = GND;
assign TIME_COUNT_OUT[2] = GND;
assign TIME_COUNT_OUT[3] = GND;
assign TIME_COUNT_OUT[4] = GND;
assign TIME_COUNT_OUT[5] = GND;
assign TIME_COUNT_OUT[6] = GND;
assign TIME_COUNT_OUT[7] = GND;
assign TIME_COUNT_OUT[8] = GND;
assign TIME_COUNT_OUT[9] = GND;
assign TIME_COUNT_OUT[10] = GND;
assign TIME_COUNT_OUT[11] = GND;
assign TIME_COUNT_OUT[12] = GND;
assign TIME_COUNT_OUT[13] = GND;
assign TIME_COUNT_OUT[14] = GND;
assign TIME_COUNT_OUT[15] = GND;
assign TIME_COUNT_OUT[16] = GND;
assign TIME_COUNT_OUT[17] = GND;
assign TIME_COUNT_OUT[18] = GND;
assign TIME_COUNT_OUT[19] = GND;
assign TIME_COUNT_OUT[20] = GND;
assign TIME_COUNT_OUT[21] = GND;
assign TIME_COUNT_OUT[22] = GND;
assign TIME_COUNT_OUT[23] = GND;
assign TIME_COUNT_OUT[24] = GND;
assign TIME_COUNT_OUT[25] = GND;
assign TIME_COUNT_OUT[26] = GND;
assign TIME_COUNT_OUT[27] = GND;
assign TIME_COUNT_OUT[28] = GND;
assign TIME_COUNT_OUT[29] = GND;
assign TIME_COUNT_OUT[30] = GND;
assign TIME_COUNT_OUT[31] = GND;
assign TIME_COUNT_OUT[32] = GND;
assign TIME_COUNT_OUT[33] = GND;
assign TIME_COUNT_OUT[34] = GND;
assign TIME_COUNT_OUT[35] = GND;
assign TIME_COUNT_OUT[36] = GND;
assign TIME_COUNT_OUT[37] = GND;
assign TIME_COUNT_OUT[38] = GND;
assign TIME_COUNT_OUT[39] = GND;
assign TIME_COUNT_OUT[40] = GND;
assign TIME_COUNT_OUT[41] = GND;
assign TIME_COUNT_OUT[42] = GND;
assign TIME_COUNT_OUT[43] = GND;
assign TIME_COUNT_OUT[44] = GND;
assign TIME_COUNT_OUT[45] = GND;
assign TIME_COUNT_OUT[46] = GND;
assign TIME_COUNT_OUT[47] = GND;
assign TIME_COUNT_OUT[48] = GND;
assign TIME_COUNT_OUT[49] = GND;
assign TIME_COUNT_OUT[50] = GND;
assign TIME_COUNT_OUT[51] = GND;
assign TIME_COUNT_OUT[52] = GND;
assign TIME_COUNT_OUT[53] = GND;
assign TIME_COUNT_OUT[54] = GND;
assign TIME_COUNT_OUT[55] = GND;
assign TIME_COUNT_OUT[56] = GND;
assign TIME_COUNT_OUT[57] = GND;
assign TIME_COUNT_OUT[58] = GND;
assign TIME_COUNT_OUT[59] = GND;
assign TIME_COUNT_OUT[60] = GND;
assign TIME_COUNT_OUT[61] = GND;
assign TIME_COUNT_OUT[62] = GND;
assign TIME_COUNT_OUT[63] = GND;
endmodule /* MIV_RV32_CFG1_C0 */

module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (
  PF_CCC_C0_0_PLL_LOCK_0,
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  USER_RST_c,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  dff
)
;
input PF_CCC_C0_0_PLL_LOCK_0 ;
input PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
input USER_RST_c ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
output dff ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire USER_RST_c ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire dff ;
wire [0:0] dff_14_Z;
wire [0:0] dff_0_Z;
wire [0:0] dff_1_Z;
wire [0:0] dff_2_Z;
wire [0:0] dff_3_Z;
wire [0:0] dff_4_Z;
wire [0:0] dff_5_Z;
wire [0:0] dff_6_Z;
wire [0:0] dff_7_Z;
wire [0:0] dff_8_Z;
wire [0:0] dff_9_Z;
wire [0:0] dff_10_Z;
wire [0:0] dff_11_Z;
wire [0:0] dff_12_Z;
wire [0:0] dff_13_Z;
wire VCC ;
wire un1_EXT_RST_N_2_Z ;
wire GND ;
// @5:58
  SLE \dff_15[0]  (
	.Q(dff),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_14_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_0[0]  (
	.Q(dff_0_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_1[0]  (
	.Q(dff_1_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_2[0]  (
	.Q(dff_2_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_3[0]  (
	.Q(dff_3_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_4[0]  (
	.Q(dff_4_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_5[0]  (
	.Q(dff_5_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_6[0]  (
	.Q(dff_6_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_7[0]  (
	.Q(dff_7_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_6_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_8[0]  (
	.Q(dff_8_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_7_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_9[0]  (
	.Q(dff_9_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_8_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_10[0]  (
	.Q(dff_10_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_9_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_11[0]  (
	.Q(dff_11_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_12[0]  (
	.Q(dff_12_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_11_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_13[0]  (
	.Q(dff_13_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_12_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:58
  SLE \dff_14[0]  (
	.Q(dff_14_Z[0]),
	.ADn(VCC),
	.ALn(un1_EXT_RST_N_2_Z),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff_13_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:53
  CFG3 un1_EXT_RST_N_2 (
	.A(USER_RST_c),
	.B(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.C(PF_CCC_C0_0_PLL_LOCK_0),
	.Y(un1_EXT_RST_N_2_Z)
);
defparam un1_EXT_RST_N_2.INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF */

module CORERESET_PF_C0 (
  dff,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  USER_RST_c,
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  PF_CCC_C0_0_PLL_LOCK_0
)
;
output dff ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input USER_RST_c ;
input PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
input PF_CCC_C0_0_PLL_LOCK_0 ;
wire dff ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire USER_RST_c ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire GND ;
wire VCC ;
// @6:81
  CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF CORERESET_PF_C0_0 (
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.USER_RST_c(USER_RST_c),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.dff(dff)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_PF_C0 */

module MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 (
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_6,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_1,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_0,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26,
  MIV_APB3_0_APBmslave5_PRDATA_1_0,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR,
  MIV_APB3_0_APBmslave5_PRDATA_2_0,
  INTR_reg_0,
  gpin3_0,
  GEN_BITS,
  GPIO_INT_net_0,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA,
  GPOUT_reg,
  GPIO_OUT_net_0,
  N_103,
  N_170,
  N_142,
  N_128,
  N_25,
  un14_PRDATA_o,
  GPOUT_reg57,
  INTR_reg61,
  N_138,
  sram_test_module_0_done_irq,
  INT_2_c,
  sram_test_module_0_error_latch,
  LED_4_c,
  LED_3_c,
  LED_2_c,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN,
  LED_1_c
)
;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_6 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_1 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_0 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26 ;
output MIV_APB3_0_APBmslave5_PRDATA_1_0 ;
input [4:2] MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR ;
output MIV_APB3_0_APBmslave5_PRDATA_2_0 ;
output INTR_reg_0 ;
output gpin3_0 ;
output [7:6] GEN_BITS ;
output [3:2] GPIO_INT_net_0 ;
input [7:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA ;
output [7:6] GPOUT_reg ;
output [5:4] GPIO_OUT_net_0 ;
input N_103 ;
input N_170 ;
input N_142 ;
output N_128 ;
output N_25 ;
output un14_PRDATA_o ;
output GPOUT_reg57 ;
output INTR_reg61 ;
input N_138 ;
input sram_test_module_0_done_irq ;
input INT_2_c ;
input sram_test_module_0_error_latch ;
output LED_4_c ;
output LED_3_c ;
output LED_2_c ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
output LED_1_c ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_6 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_1 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_0 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26 ;
wire MIV_APB3_0_APBmslave5_PRDATA_1_0 ;
wire MIV_APB3_0_APBmslave5_PRDATA_2_0 ;
wire INTR_reg_0 ;
wire gpin3_0 ;
wire N_103 ;
wire N_170 ;
wire N_142 ;
wire N_128 ;
wire N_25 ;
wire un14_PRDATA_o ;
wire GPOUT_reg57 ;
wire INTR_reg61 ;
wire N_138 ;
wire sram_test_module_0_done_irq ;
wire INT_2_c ;
wire sram_test_module_0_error_latch ;
wire LED_4_c ;
wire LED_3_c ;
wire LED_2_c ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire LED_1_c ;
wire [3:3] edge_pos_24;
wire [2:2] edge_neg_18;
wire [7:6] GEN_BITS_1;
wire [7:6] GEN_BITS_0;
wire [3:2] gpin1;
wire [3:2] gpin2;
wire [2:2] gpin3;
wire [2:2] INTR_reg;
wire [2:2] INTR_reg_59;
wire [3:3] INTR_reg_72;
wire VCC ;
wire GPOUT_reg_0_sqmuxa_Z ;
wire GND ;
wire un1_INTR_reg_0_sqmuxa ;
wire un1_edge_neg25 ;
wire INTR_reg_0_sqmuxa_Z ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
// @15:502
  SLE \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]  (
	.Q(LED_1_c),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[0]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:502
  SLE \xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]  (
	.Q(LED_2_c),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[1]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:502
  SLE \xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]  (
	.Q(LED_3_c),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:502
  SLE \xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]  (
	.Q(LED_4_c),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[3]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:502
  SLE \xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]  (
	.Q(GPIO_OUT_net_0[4]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[4]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:502
  SLE \xhdl1.GEN_BITS[5].APB_32.GPOUT_reg[5]  (
	.Q(GPIO_OUT_net_0[5]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[5]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:502
  SLE \xhdl1.GEN_BITS[6].APB_32.GPOUT_reg[6]  (
	.Q(GPOUT_reg[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[6]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:502
  SLE \xhdl1.GEN_BITS[7].APB_32.GPOUT_reg[7]  (
	.Q(GPOUT_reg[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[7]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \xhdl1.GEN_BITS[3].APB_32.edge_pos[3]  (
	.Q(GPIO_INT_net_0[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(edge_pos_24[3]),
	.EN(un1_INTR_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:444
  SLE \xhdl1.GEN_BITS[2].APB_32.edge_neg[2]  (
	.Q(GPIO_INT_net_0[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(edge_neg_18[2]),
	.EN(un1_edge_neg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:317
  SLE \xhdl1.GEN_BITS_1[7]  (
	.Q(GEN_BITS_1[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(GEN_BITS_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:317
  SLE \xhdl1.GEN_BITS_2[7]  (
	.Q(GEN_BITS[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(GEN_BITS_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:317
  SLE \xhdl1.GEN_BITS_0[6]  (
	.Q(GEN_BITS_0[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(sram_test_module_0_error_latch),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:317
  SLE \xhdl1.GEN_BITS_1[6]  (
	.Q(GEN_BITS_1[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(GEN_BITS_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:317
  SLE \xhdl1.GEN_BITS_2[6]  (
	.Q(GEN_BITS[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(GEN_BITS_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:304
  SLE \xhdl1.GEN_BITS[2].gpin1[2]  (
	.Q(gpin1[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(INT_2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:304
  SLE \xhdl1.GEN_BITS[3].gpin1[3]  (
	.Q(gpin1[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(sram_test_module_0_done_irq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:304
  SLE \xhdl1.GEN_BITS[2].gpin2[2]  (
	.Q(gpin2[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(gpin1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:304
  SLE \xhdl1.GEN_BITS[3].gpin2[3]  (
	.Q(gpin2[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(gpin1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:317
  SLE \xhdl1.GEN_BITS[2].gpin3[2]  (
	.Q(gpin3[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(gpin2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:317
  SLE \xhdl1.GEN_BITS[3].gpin3[3]  (
	.Q(gpin3_0),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(gpin2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]  (
	.Q(INTR_reg[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(INTR_reg_59[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  SLE \xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]  (
	.Q(INTR_reg_0),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(INTR_reg_72[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:317
  SLE \xhdl1.GEN_BITS_0[7]  (
	.Q(GEN_BITS_0[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(sram_test_module_0_done_irq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:491
  CFG4 \xhdl1.GEN_BITS[0].APB_32.INTR_reg61_0_a2  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(N_138),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7),
	.Y(INTR_reg61)
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg61_0_a2 .INIT=16'h0400;
// @15:773
  CFG2 PRDATA_o_sn_m2_0_o2 (
	.A(GPOUT_reg57),
	.B(un14_PRDATA_o),
	.Y(N_25)
);
defparam PRDATA_o_sn_m2_0_o2.INIT=4'hE;
// @15:775
  CFG4 \RDATA_32.un14_PRDATA_o_0_a2_0  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_6),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_1),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_0),
	.Y(N_128)
);
defparam \RDATA_32.un14_PRDATA_o_0_a2_0 .INIT=16'h0001;
// @15:434
  CFG4 \xhdl1.GEN_BITS[3].APB_32.edge_pos_24_0[3]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[3]),
	.B(gpin3_0),
	.C(gpin2[3]),
	.D(GPIO_INT_net_0[3]),
	.Y(edge_pos_24[3])
);
defparam \xhdl1.GEN_BITS[3].APB_32.edge_pos_24_0[3] .INIT=16'h7530;
// @15:454
  CFG4 \xhdl1.GEN_BITS[2].APB_32.edge_neg_18_0[2]  (
	.A(GPIO_INT_net_0[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.C(gpin3[2]),
	.D(gpin2[2]),
	.Y(edge_neg_18[2])
);
defparam \xhdl1.GEN_BITS[2].APB_32.edge_neg_18_0[2] .INIT=16'h22F2;
// @15:773
  CFG4 \PRDATA_o_2[2]  (
	.A(LED_3_c),
	.B(gpin3[2]),
	.C(N_25),
	.D(GPOUT_reg57),
	.Y(MIV_APB3_0_APBmslave5_PRDATA_2_0)
);
defparam \PRDATA_o_2[2] .INIT=16'hA0C0;
// @15:775
  CFG4 \RDATA_32.un14_PRDATA_o_0_a2  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(N_142),
	.D(N_128),
	.Y(un14_PRDATA_o)
);
defparam \RDATA_32.un14_PRDATA_o_0_a2 .INIT=16'h8000;
// @15:773
  CFG3 \PRDATA_o_1_0[2]  (
	.A(INTR_reg61),
	.B(N_25),
	.C(INTR_reg[2]),
	.Y(MIV_APB3_0_APBmslave5_PRDATA_1_0)
);
defparam \PRDATA_o_1_0[2] .INIT=8'h20;
// @15:509
  CFG4 \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg57_0_a2  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(N_138),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5),
	.Y(GPOUT_reg57)
);
defparam \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg57_0_a2 .INIT=16'h4000;
// @15:509
  CFG4 GPOUT_reg_0_sqmuxa (
	.A(GPOUT_reg57),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26),
	.C(N_170),
	.D(N_103),
	.Y(GPOUT_reg_0_sqmuxa_Z)
);
defparam GPOUT_reg_0_sqmuxa.INIT=16'h0080;
// @15:491
  CFG4 INTR_reg_0_sqmuxa (
	.A(INTR_reg61),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26),
	.C(N_170),
	.D(N_103),
	.Y(INTR_reg_0_sqmuxa_Z)
);
defparam INTR_reg_0_sqmuxa.INIT=16'h0080;
// @15:431
  CFG3 \xhdl1.GEN_BITS[3].APB_32.un1_INTR_reg_0_sqmuxa_0  (
	.A(gpin3_0),
	.B(gpin2[3]),
	.C(INTR_reg_0_sqmuxa_Z),
	.Y(un1_INTR_reg_0_sqmuxa)
);
defparam \xhdl1.GEN_BITS[3].APB_32.un1_INTR_reg_0_sqmuxa_0 .INIT=8'hF4;
// @15:451
  CFG3 \xhdl1.GEN_BITS[2].APB_32.un1_edge_neg25_0  (
	.A(gpin3[2]),
	.B(gpin2[2]),
	.C(INTR_reg_0_sqmuxa_Z),
	.Y(un1_edge_neg25)
);
defparam \xhdl1.GEN_BITS[2].APB_32.un1_edge_neg25_0 .INIT=8'hF2;
// @15:490
  CFG4 \xhdl1.GEN_BITS[2].APB_32.INTR_reg_59_0[2]  (
	.A(INTR_reg[2]),
	.B(GPIO_INT_net_0[2]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.D(INTR_reg_0_sqmuxa_Z),
	.Y(INTR_reg_59[2])
);
defparam \xhdl1.GEN_BITS[2].APB_32.INTR_reg_59_0[2] .INIT=16'h0ACC;
// @15:490
  CFG4 \xhdl1.GEN_BITS[3].APB_32.INTR_reg_72_0[3]  (
	.A(INTR_reg_0),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[3]),
	.C(INTR_reg_0_sqmuxa_Z),
	.D(GPIO_INT_net_0[3]),
	.Y(INTR_reg_72[3])
);
defparam \xhdl1.GEN_BITS[3].APB_32.INTR_reg_72_0[3] .INIT=16'h2F20;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 */

module MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s (
  controlReg2,
  controlReg1,
  N_105_i,
  baud_clock,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN,
  xmit_clock_1z
)
;
input [7:3] controlReg2 ;
input [7:0] controlReg1 ;
output N_105_i ;
output baud_clock ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
output xmit_clock_1z ;
wire N_105_i ;
wire baud_clock ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire xmit_clock_1z ;
wire [3:0] xmit_cntr_Z;
wire [3:0] xmit_cntr_3;
wire [12:0] baud_cntr;
wire [12:0] baud_cntr_s;
wire [11:0] baud_cntr_cry;
wire [0:0] baud_cntr_RNILL7J12_Y;
wire [1:1] baud_cntr_RNILULT83_Y;
wire [2:2] baud_cntr_RNIN948G4_Y;
wire [3:3] baud_cntr_RNIRMIIN5_Y;
wire [4:4] baud_cntr_RNI161TU6_Y;
wire [5:5] baud_cntr_RNI9NF768_Y;
wire [6:6] baud_cntr_RNIJAUHD9_Y;
wire [7:7] baud_cntr_RNIVVCSKA_Y;
wire [8:8] baud_cntr_RNI9LU7SB_Y;
wire [9:9] baud_cntr_RNILCGJ3D_Y;
wire [10:10] baud_cntr_RNIA7OP7E_Y;
wire [12:12] baud_cntr_RNO_FCO;
wire [12:12] baud_cntr_RNO_Y;
wire [11:11] baud_cntr_RNI1400CF_Y;
wire VCC ;
wire xmit_clock8 ;
wire GND ;
wire baud_cntr7_1_RNINEP8Q_Y ;
wire baud_cntr_cry_cy ;
wire baud_cntr7_1_RNINEP8Q_S ;
wire baud_cntr7_1 ;
wire baud_cntr7_7 ;
wire baud_cntr7_8 ;
wire CO0 ;
// @16:310
  SLE xmit_clock (
	.Q(xmit_clock_1z),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_clock8),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:310
  SLE \xmit_cntr[0]  (
	.Q(xmit_cntr_Z[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_cntr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:310
  SLE \xmit_cntr[1]  (
	.Q(xmit_cntr_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_cntr_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:310
  SLE \xmit_cntr[2]  (
	.Q(xmit_cntr_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_cntr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:310
  SLE \xmit_cntr[3]  (
	.Q(xmit_cntr_Z[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_cntr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_clock_int  (
	.Q(baud_clock),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr7_1_RNINEP8Q_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[0]  (
	.Q(baud_cntr[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[1]  (
	.Q(baud_cntr[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[2]  (
	.Q(baud_cntr[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[3]  (
	.Q(baud_cntr[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[4]  (
	.Q(baud_cntr[4]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[5]  (
	.Q(baud_cntr[5]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[6]  (
	.Q(baud_cntr[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[7]  (
	.Q(baud_cntr[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[8]  (
	.Q(baud_cntr[8]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[9]  (
	.Q(baud_cntr[9]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[10]  (
	.Q(baud_cntr[10]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[11]  (
	.Q(baud_cntr[11]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE \genblk1.baud_cntr[12]  (
	.Q(baud_cntr[12]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(baud_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:292
  ARI1 \genblk1.make_baud_cntr.baud_cntr7_1_RNINEP8Q  (
	.FCO(baud_cntr_cry_cy),
	.S(baud_cntr7_1_RNINEP8Q_S),
	.Y(baud_cntr7_1_RNINEP8Q_Y),
	.B(baud_cntr[2]),
	.C(baud_cntr7_1),
	.D(baud_cntr7_7),
	.A(baud_cntr7_8),
	.FCI(VCC)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1_RNINEP8Q .INIT=20'h44000;
// @16:292
  ARI1 \genblk1.baud_cntr_RNILL7J12[0]  (
	.FCO(baud_cntr_cry[0]),
	.S(baud_cntr_s[0]),
	.Y(baud_cntr_RNILL7J12_Y[0]),
	.B(controlReg1[0]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[0]),
	.A(VCC),
	.FCI(baud_cntr_cry_cy)
);
defparam \genblk1.baud_cntr_RNILL7J12[0] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNILULT83[1]  (
	.FCO(baud_cntr_cry[1]),
	.S(baud_cntr_s[1]),
	.Y(baud_cntr_RNILULT83_Y[1]),
	.B(controlReg1[1]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[1]),
	.A(VCC),
	.FCI(baud_cntr_cry[0])
);
defparam \genblk1.baud_cntr_RNILULT83[1] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNIN948G4[2]  (
	.FCO(baud_cntr_cry[2]),
	.S(baud_cntr_s[2]),
	.Y(baud_cntr_RNIN948G4_Y[2]),
	.B(controlReg1[2]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[2]),
	.A(VCC),
	.FCI(baud_cntr_cry[1])
);
defparam \genblk1.baud_cntr_RNIN948G4[2] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNIRMIIN5[3]  (
	.FCO(baud_cntr_cry[3]),
	.S(baud_cntr_s[3]),
	.Y(baud_cntr_RNIRMIIN5_Y[3]),
	.B(controlReg1[3]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[3]),
	.A(VCC),
	.FCI(baud_cntr_cry[2])
);
defparam \genblk1.baud_cntr_RNIRMIIN5[3] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNI161TU6[4]  (
	.FCO(baud_cntr_cry[4]),
	.S(baud_cntr_s[4]),
	.Y(baud_cntr_RNI161TU6_Y[4]),
	.B(controlReg1[4]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[4]),
	.A(VCC),
	.FCI(baud_cntr_cry[3])
);
defparam \genblk1.baud_cntr_RNI161TU6[4] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNI9NF768[5]  (
	.FCO(baud_cntr_cry[5]),
	.S(baud_cntr_s[5]),
	.Y(baud_cntr_RNI9NF768_Y[5]),
	.B(controlReg1[5]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[5]),
	.A(VCC),
	.FCI(baud_cntr_cry[4])
);
defparam \genblk1.baud_cntr_RNI9NF768[5] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNIJAUHD9[6]  (
	.FCO(baud_cntr_cry[6]),
	.S(baud_cntr_s[6]),
	.Y(baud_cntr_RNIJAUHD9_Y[6]),
	.B(controlReg1[6]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[6]),
	.A(VCC),
	.FCI(baud_cntr_cry[5])
);
defparam \genblk1.baud_cntr_RNIJAUHD9[6] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNIVVCSKA[7]  (
	.FCO(baud_cntr_cry[7]),
	.S(baud_cntr_s[7]),
	.Y(baud_cntr_RNIVVCSKA_Y[7]),
	.B(controlReg1[7]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[7]),
	.A(VCC),
	.FCI(baud_cntr_cry[6])
);
defparam \genblk1.baud_cntr_RNIVVCSKA[7] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNI9LU7SB[8]  (
	.FCO(baud_cntr_cry[8]),
	.S(baud_cntr_s[8]),
	.Y(baud_cntr_RNI9LU7SB_Y[8]),
	.B(controlReg2[3]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[8]),
	.A(VCC),
	.FCI(baud_cntr_cry[7])
);
defparam \genblk1.baud_cntr_RNI9LU7SB[8] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNILCGJ3D[9]  (
	.FCO(baud_cntr_cry[9]),
	.S(baud_cntr_s[9]),
	.Y(baud_cntr_RNILCGJ3D_Y[9]),
	.B(controlReg2[4]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[9]),
	.A(VCC),
	.FCI(baud_cntr_cry[8])
);
defparam \genblk1.baud_cntr_RNILCGJ3D[9] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNIA7OP7E[10]  (
	.FCO(baud_cntr_cry[10]),
	.S(baud_cntr_s[10]),
	.Y(baud_cntr_RNIA7OP7E_Y[10]),
	.B(controlReg2[5]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[10]),
	.A(VCC),
	.FCI(baud_cntr_cry[9])
);
defparam \genblk1.baud_cntr_RNIA7OP7E[10] .INIT=20'h64700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNO[12]  (
	.FCO(baud_cntr_RNO_FCO[12]),
	.S(baud_cntr_s[12]),
	.Y(baud_cntr_RNO_Y[12]),
	.B(controlReg2[7]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[12]),
	.A(VCC),
	.FCI(baud_cntr_cry[11])
);
defparam \genblk1.baud_cntr_RNO[12] .INIT=20'h44700;
// @16:292
  ARI1 \genblk1.baud_cntr_RNI1400CF[11]  (
	.FCO(baud_cntr_cry[11]),
	.S(baud_cntr_s[11]),
	.Y(baud_cntr_RNI1400CF_Y[11]),
	.B(controlReg2[6]),
	.C(baud_cntr7_1_RNINEP8Q_Y),
	.D(baud_cntr[11]),
	.A(VCC),
	.FCI(baud_cntr_cry[10])
);
defparam \genblk1.baud_cntr_RNI1400CF[11] .INIT=20'h64700;
// @16:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_1  (
	.A(baud_cntr[4]),
	.B(baud_cntr[3]),
	.C(baud_cntr[1]),
	.D(baud_cntr[0]),
	.Y(baud_cntr7_1)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1 .INIT=16'h0001;
// @16:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.CO0  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(CO0)
);
defparam \make_xmit_clock.xmit_cntr_3_1.CO0 .INIT=4'h8;
// @16:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[0]  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(xmit_cntr_3[0])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[0] .INIT=4'h6;
// @18:134
  CFG2 xmit_clock_RNI2LFE8 (
	.A(baud_clock),
	.B(xmit_clock_1z),
	.Y(N_105_i)
);
defparam xmit_clock_RNI2LFE8.INIT=4'h8;
// @16:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_8  (
	.A(baud_cntr[12]),
	.B(baud_cntr[7]),
	.C(baud_cntr[6]),
	.D(baud_cntr[5]),
	.Y(baud_cntr7_8)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_8 .INIT=16'h0001;
// @16:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_7  (
	.A(baud_cntr[11]),
	.B(baud_cntr[10]),
	.C(baud_cntr[9]),
	.D(baud_cntr[8]),
	.Y(baud_cntr7_7)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_7 .INIT=16'h0001;
// @16:322
  CFG4 \make_xmit_clock.xmit_clock8  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[3]),
	.C(xmit_cntr_Z[1]),
	.D(xmit_cntr_Z[0]),
	.Y(xmit_clock8)
);
defparam \make_xmit_clock.xmit_clock8 .INIT=16'h8000;
// @16:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[1]  (
	.A(CO0),
	.B(xmit_cntr_Z[1]),
	.Y(xmit_cntr_3[1])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[1] .INIT=4'h6;
// @16:319
  CFG3 \make_xmit_clock.xmit_cntr_3_1.SUM[2]  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[1]),
	.C(CO0),
	.Y(xmit_cntr_3[2])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[2] .INIT=8'h6A;
// @16:319
  CFG4 \make_xmit_clock.xmit_cntr_3_1.SUM[3]  (
	.A(xmit_cntr_Z[3]),
	.B(xmit_cntr_Z[2]),
	.C(xmit_cntr_Z[1]),
	.D(CO0),
	.Y(xmit_cntr_3[3])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[3] .INIT=16'h6AAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s */

module MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (
  controlReg2,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0,
  tx_hold_reg,
  N_170,
  N_117,
  N_168,
  baud_clock,
  tx_hold_reg4,
  xmit_clock,
  N_105_i,
  TX_c,
  TXRDY,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN
)
;
input [2:0] controlReg2 ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0 ;
input [7:0] tx_hold_reg ;
input N_170 ;
input N_117 ;
input N_168 ;
input baud_clock ;
input tx_hold_reg4 ;
input xmit_clock ;
input N_105_i ;
output TX_c ;
output TXRDY ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0 ;
wire N_170 ;
wire N_117 ;
wire N_168 ;
wire baud_clock ;
wire tx_hold_reg4 ;
wire xmit_clock ;
wire N_105_i ;
wire TX_c ;
wire TXRDY ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire [5:0] xmit_state_Z;
wire [2:0] xmit_state_ns;
wire [7:0] tx_byte_Z;
wire [3:1] xmit_bit_sel_Z;
wire [0:0] xmit_bit_sel_3;
wire [5:4] xmit_state_ns_Z;
wire GND ;
wire VCC ;
wire tx_parity_Z ;
wire tx_parity_5 ;
wire un1_xmit_state_2_0_Z ;
wire tx_hold_reg4_i ;
wire txrdy_int_1_sqmuxa_i_0_Z ;
wire tx_4 ;
wire fifo_read_en06_i_a5_i ;
wire txrdy_int_0_sqmuxa_i_o5_i_a2_Z ;
wire N_89_i ;
wire N_87_i ;
wire N_85_i ;
wire CO0 ;
wire N_76_i ;
wire tx_2_u_2_1_wmux_3_FCO ;
wire tx_2_u_2_1_wmux_3_S ;
wire tx_2 ;
wire tx_2_u_2_1_0_y1 ;
wire tx_2_u_2_1_0_y3 ;
wire tx_2_u_2_1_co1_0 ;
wire tx_2_u_2_1_wmux_2_S ;
wire tx_2_u_2_1_y0_0 ;
wire tx_2_u_2_1_co0_0 ;
wire tx_2_u_2_1_wmux_1_S ;
wire tx_2_u_2_1_0_co1 ;
wire tx_2_u_2_1_wmux_0_S ;
wire tx_2_u_2_1_0_y0 ;
wire tx_2_u_2_1_0_co0 ;
wire tx_2_u_2_1_0_wmux_S ;
wire tx_3 ;
wire N_90_i ;
wire N_91 ;
wire N_134 ;
wire N_136 ;
wire tx_4_1 ;
wire N_116 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
// @18:119
  SLE \xmit_state[0]  (
	.Q(xmit_state_Z[0]),
	.ADn(GND),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:339
  SLE tx_parity (
	.Q(tx_parity_Z),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_parity_5),
	.EN(un1_xmit_state_2_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:87
  SLE txrdy_int (
	.Q(TXRDY),
	.ADn(GND),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_hold_reg4_i),
	.EN(txrdy_int_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:290
  SLE tx (
	.Q(TX_c),
	.ADn(GND),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_4),
	.EN(fifo_read_en06_i_a5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \tx_byte[7]  (
	.Q(tx_byte_Z[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_hold_reg[7]),
	.EN(txrdy_int_0_sqmuxa_i_o5_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \tx_byte[6]  (
	.Q(tx_byte_Z[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_hold_reg[6]),
	.EN(txrdy_int_0_sqmuxa_i_o5_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \tx_byte[5]  (
	.Q(tx_byte_Z[5]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_hold_reg[5]),
	.EN(txrdy_int_0_sqmuxa_i_o5_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \tx_byte[4]  (
	.Q(tx_byte_Z[4]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_hold_reg[4]),
	.EN(txrdy_int_0_sqmuxa_i_o5_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \tx_byte[3]  (
	.Q(tx_byte_Z[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_hold_reg[3]),
	.EN(txrdy_int_0_sqmuxa_i_o5_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \tx_byte[2]  (
	.Q(tx_byte_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_hold_reg[2]),
	.EN(txrdy_int_0_sqmuxa_i_o5_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \tx_byte[1]  (
	.Q(tx_byte_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_hold_reg[1]),
	.EN(txrdy_int_0_sqmuxa_i_o5_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \tx_byte[0]  (
	.Q(tx_byte_Z[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(tx_hold_reg[0]),
	.EN(txrdy_int_0_sqmuxa_i_o5_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:268
  SLE \xmit_bit_sel[3]  (
	.Q(xmit_bit_sel_Z[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_89_i),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:268
  SLE \xmit_bit_sel[2]  (
	.Q(xmit_bit_sel_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_87_i),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:268
  SLE \xmit_bit_sel[1]  (
	.Q(xmit_bit_sel_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_85_i),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:268
  SLE \xmit_bit_sel[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_bit_sel_3[0]),
	.EN(N_105_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \xmit_state[1]  (
	.Q(xmit_state_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \xmit_state[2]  (
	.Q(xmit_state_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \xmit_state[3]  (
	.Q(xmit_state_Z[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_76_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \xmit_state[4]  (
	.Q(xmit_state_Z[4]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:119
  SLE \xmit_state[5]  (
	.Q(xmit_state_Z[5]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(xmit_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_3  (
	.FCO(tx_2_u_2_1_wmux_3_FCO),
	.S(tx_2_u_2_1_wmux_3_S),
	.Y(tx_2),
	.B(tx_2_u_2_1_0_y1),
	.C(xmit_bit_sel_Z[2]),
	.D(VCC),
	.A(tx_2_u_2_1_0_y3),
	.FCI(tx_2_u_2_1_co1_0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_2  (
	.FCO(tx_2_u_2_1_co1_0),
	.S(tx_2_u_2_1_wmux_2_S),
	.Y(tx_2_u_2_1_0_y3),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[6]),
	.D(tx_byte_Z[7]),
	.A(tx_2_u_2_1_y0_0),
	.FCI(tx_2_u_2_1_co0_0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_1  (
	.FCO(tx_2_u_2_1_co0_0),
	.S(tx_2_u_2_1_wmux_1_S),
	.Y(tx_2_u_2_1_y0_0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[4]),
	.D(tx_byte_Z[5]),
	.A(CO0),
	.FCI(tx_2_u_2_1_0_co1)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_0  (
	.FCO(tx_2_u_2_1_0_co1),
	.S(tx_2_u_2_1_wmux_0_S),
	.Y(tx_2_u_2_1_0_y1),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[2]),
	.D(tx_byte_Z[3]),
	.A(tx_2_u_2_1_0_y0),
	.FCI(tx_2_u_2_1_0_co0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_2_1_0_wmux  (
	.FCO(tx_2_u_2_1_0_co0),
	.S(tx_2_u_2_1_0_wmux_S),
	.Y(tx_2_u_2_1_0_y0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[0]),
	.D(tx_byte_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \xmit_sel.tx_2_u_2_1_0_wmux .INIT=20'h0FA44;
// @18:97
  CFG4 txrdy_int_1_sqmuxa_i_0 (
	.A(xmit_state_Z[2]),
	.B(xmit_clock),
	.C(tx_hold_reg4),
	.D(baud_clock),
	.Y(txrdy_int_1_sqmuxa_i_0_Z)
);
defparam txrdy_int_1_sqmuxa_i_0.INIT=16'hF8F0;
// @18:99
  CFG3 txrdy_int_0_sqmuxa_i_o5_i_a2 (
	.A(xmit_state_Z[2]),
	.B(baud_clock),
	.C(xmit_clock),
	.Y(txrdy_int_0_sqmuxa_i_o5_i_a2_Z)
);
defparam txrdy_int_0_sqmuxa_i_o5_i_a2.INIT=8'h80;
// @18:42
  CFG4 txrdy_int_RNO (
	.A(N_168),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0),
	.C(N_117),
	.D(N_170),
	.Y(tx_hold_reg4_i)
);
defparam txrdy_int_RNO.INIT=16'hFDFF;
// @18:119
  CFG2 \xmit_state_ns_a5_0_a2[1]  (
	.A(TXRDY),
	.B(xmit_state_Z[0]),
	.Y(xmit_state_ns[1])
);
defparam \xmit_state_ns_a5_0_a2[1] .INIT=4'h4;
// @18:278
  CFG2 \xmit_cnt.xmit_bit_sel_3_a5[0]  (
	.A(xmit_state_Z[3]),
	.B(CO0),
	.Y(xmit_bit_sel_3[0])
);
defparam \xmit_cnt.xmit_bit_sel_3_a5[0] .INIT=4'h2;
// @18:323
  CFG2 \xmit_sel.tx_3  (
	.A(controlReg2[2]),
	.B(tx_parity_Z),
	.Y(tx_3)
);
defparam \xmit_sel.tx_3 .INIT=4'h6;
// @18:119
  CFG2 \xmit_state_ns_i_x2[3]  (
	.A(controlReg2[0]),
	.B(CO0),
	.Y(N_90_i)
);
defparam \xmit_state_ns_i_x2[3] .INIT=4'h6;
// @18:278
  CFG2 \xmit_cnt.xmit_bit_sel_3_i_o2[1]  (
	.A(xmit_bit_sel_Z[1]),
	.B(CO0),
	.Y(N_91)
);
defparam \xmit_cnt.xmit_bit_sel_3_i_o2[1] .INIT=4'h7;
// @18:134
  CFG3 \xmit_sm.fifo_read_en06_i_a5_i  (
	.A(xmit_state_Z[0]),
	.B(N_105_i),
	.C(xmit_state_Z[1]),
	.Y(fifo_read_en06_i_a5_i)
);
defparam \xmit_sm.fifo_read_en06_i_a5_i .INIT=8'hFE;
// @18:359
  CFG3 \xmit_par_calc.tx_parity_5  (
	.A(tx_2),
	.B(tx_parity_Z),
	.C(xmit_state_Z[5]),
	.Y(tx_parity_5)
);
defparam \xmit_par_calc.tx_parity_5 .INIT=8'h06;
// @18:119
  CFG4 \xmit_state_ns_i_a2[3]  (
	.A(xmit_bit_sel_Z[3]),
	.B(xmit_bit_sel_Z[2]),
	.C(xmit_bit_sel_Z[1]),
	.D(N_90_i),
	.Y(N_134)
);
defparam \xmit_state_ns_i_a2[3] .INIT=16'h0040;
// @18:119
  CFG3 \xmit_state_ns_0[2]  (
	.A(xmit_state_Z[1]),
	.B(xmit_state_Z[2]),
	.C(N_105_i),
	.Y(xmit_state_ns[2])
);
defparam \xmit_state_ns_0[2] .INIT=8'hAE;
// @18:359
  CFG3 un1_xmit_state_2_0_a2 (
	.A(controlReg2[1]),
	.B(N_105_i),
	.C(xmit_state_Z[3]),
	.Y(N_136)
);
defparam un1_xmit_state_2_0_a2.INIT=8'h80;
// @18:119
  CFG4 \xmit_state_ns_0[0]  (
	.A(TXRDY),
	.B(xmit_state_Z[0]),
	.C(N_105_i),
	.D(xmit_state_Z[5]),
	.Y(xmit_state_ns[0])
);
defparam \xmit_state_ns_0[0] .INIT=16'hF888;
// @18:303
  CFG4 \xmit_sel.tx_4_u_1_0  (
	.A(xmit_state_Z[4]),
	.B(xmit_state_Z[3]),
	.C(tx_3),
	.D(tx_2),
	.Y(tx_4_1)
);
defparam \xmit_sel.tx_4_u_1_0 .INIT=16'hE4A0;
// @18:359
  CFG2 un1_xmit_state_2_0 (
	.A(N_136),
	.B(xmit_state_Z[5]),
	.Y(un1_xmit_state_2_0_Z)
);
defparam un1_xmit_state_2_0.INIT=4'hE;
// @18:268
  CFG3 \xmit_bit_sel_RNO[2]  (
	.A(xmit_state_Z[3]),
	.B(N_91),
	.C(xmit_bit_sel_Z[2]),
	.Y(N_87_i)
);
defparam \xmit_bit_sel_RNO[2] .INIT=8'h82;
// @18:268
  CFG3 \xmit_bit_sel_RNO[1]  (
	.A(CO0),
	.B(xmit_bit_sel_Z[1]),
	.C(xmit_state_Z[3]),
	.Y(N_85_i)
);
defparam \xmit_bit_sel_RNO[1] .INIT=8'h60;
// @18:303
  CFG4 \xmit_sel.tx_4_u  (
	.A(xmit_state_Z[4]),
	.B(xmit_state_Z[2]),
	.C(xmit_state_Z[3]),
	.D(tx_4_1),
	.Y(tx_4)
);
defparam \xmit_sel.tx_4_u .INIT=16'hFF01;
// @18:119
  CFG4 \xmit_state_ns_a5[5]  (
	.A(xmit_state_Z[3]),
	.B(controlReg2[1]),
	.C(N_105_i),
	.D(N_134),
	.Y(N_116)
);
defparam \xmit_state_ns_a5[5] .INIT=16'h2000;
// @18:119
  CFG4 \xmit_state_ns[4]  (
	.A(N_105_i),
	.B(xmit_state_Z[4]),
	.C(N_134),
	.D(N_136),
	.Y(xmit_state_ns_Z[4])
);
defparam \xmit_state_ns[4] .INIT=16'hF444;
// @18:268
  CFG4 \xmit_bit_sel_RNO[3]  (
	.A(xmit_state_Z[3]),
	.B(N_91),
	.C(xmit_bit_sel_Z[3]),
	.D(xmit_bit_sel_Z[2]),
	.Y(N_89_i)
);
defparam \xmit_bit_sel_RNO[3] .INIT=16'h82A0;
// @18:119
  CFG4 \xmit_state_ns[5]  (
	.A(N_105_i),
	.B(N_116),
	.C(xmit_state_Z[5]),
	.D(xmit_state_Z[4]),
	.Y(xmit_state_ns_Z[5])
);
defparam \xmit_state_ns[5] .INIT=16'hFEDC;
// @18:119
  CFG4 \xmit_state_RNO[3]  (
	.A(N_105_i),
	.B(N_134),
	.C(xmit_state_Z[2]),
	.D(xmit_state_Z[3]),
	.Y(N_76_i)
);
defparam \xmit_state_RNO[3] .INIT=16'hF7A0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s */

module MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s (
  controlReg2,
  data_out,
  stop_strobe_1z,
  OVERFLOW,
  FRAMING_ERR,
  RX_c,
  PARITY_ERR,
  receive_full,
  baud_clock,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN,
  read_rx_byte
)
;
input [2:0] controlReg2 ;
output [7:0] data_out ;
output stop_strobe_1z ;
output OVERFLOW ;
output FRAMING_ERR ;
input RX_c ;
output PARITY_ERR ;
output receive_full ;
input baud_clock ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
input read_rx_byte ;
wire stop_strobe_1z ;
wire OVERFLOW ;
wire FRAMING_ERR ;
wire RX_c ;
wire PARITY_ERR ;
wire receive_full ;
wire baud_clock ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire read_rx_byte ;
wire [8:0] rx_shift_Z;
wire [8:6] rx_shift_11_fast;
wire [7:7] rx_shift_9_2;
wire [7:7] rx_shift_9_1;
wire [1:0] rx_state_Z;
wire [0:0] rx_state_ns;
wire [1:1] rx_statece_Z;
wire [3:0] last_bit_Z;
wire [0:0] samples_0_Z;
wire [0:0] samples_1_Z;
wire [0:0] samples_2_Z;
wire [7:7] rx_byte_2;
wire [3:1] receive_count_Z;
wire [3:0] rx_bit_cnt_Z;
wire [1:0] rx_bit_cnt_4;
wire [2:2] rx_state_d;
wire [0:0] receive_count_3_i_a2_1;
wire read_rx_byte_i ;
wire rx_state_s0_0_a2_Z ;
wire N_106_i ;
wire rx_filtered_2 ;
wire clear_parity_en_1_sqmuxa_1 ;
wire N_83 ;
wire framing_error_int_Z ;
wire VCC ;
wire framing_error_int_0_sqmuxa ;
wire GND ;
wire receive_full_int_1_sqmuxa_i_Z ;
wire rx_parity_calc_Z ;
wire rx_parity_calc_4 ;
wire parity_err_12 ;
wire parity_err_1_sqmuxa_i_Z ;
wire i7_mux_0 ;
wire clear_parity_en_1_sqmuxa_1_i ;
wire rx_state_0_sqmuxa ;
wire N_72_i_i ;
wire un1_baud_clock_tz_Z ;
wire un1_baud_clock_Z ;
wire overflow_1_sqmuxa_i_Z ;
wire stop_strobe_1_sqmuxa ;
wire overflow_int_Z ;
wire overflow_int_4 ;
wire un1_samples6_1_0_Z ;
wire rx_byte_1_sqmuxa_Z ;
wire N_76_i ;
wire N_74_i ;
wire N_72_i ;
wire CO0 ;
wire N_70_i ;
wire N_82_i ;
wire N_81_i ;
wire N_20_mux ;
wire rx_bit_cnt_0_sqmuxa_0_a3_Z ;
wire N_165_3 ;
wire m13_1_1 ;
wire rx_state18 ;
wire m13_1 ;
wire N_22_mux ;
wire parity_err15_0_a2_0 ;
wire rx_state_18_d ;
wire N_101 ;
wire N_97_1 ;
wire framing_error_int_0_sqmuxa_1 ;
wire rx_parity_calc_2 ;
wire rx_state18_NE_1 ;
wire fifo_write14 ;
wire N_135_2 ;
wire fifo_write29 ;
wire fifo_write8 ;
wire N_135_1 ;
wire N_166 ;
wire N_105 ;
wire N_82_i_0 ;
wire rx_parity_calc5 ;
wire un1_baud_clock_1_1_Z ;
wire un1_parity_err_0_sqmuxa_1_i ;
wire un1_parity_err_0_sqmuxa_i ;
wire N_100 ;
wire N_78 ;
wire N_104 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_7 ;
wire N_6 ;
  CFG1 read_rx_byte_i_0 (
	.A(read_rx_byte),
	.Y(read_rx_byte_i)
);
defparam read_rx_byte_i_0.INIT=2'h1;
  CFG1 rx_state_s0_0_a2_RNIRPQM5 (
	.A(rx_state_s0_0_a2_Z),
	.Y(N_106_i)
);
defparam rx_state_s0_0_a2_RNIRPQM5.INIT=2'h1;
// @17:386
  CFG3 \receive_shift.rx_shift_11_fast[6]  (
	.A(rx_shift_Z[7]),
	.B(rx_filtered_2),
	.C(clear_parity_en_1_sqmuxa_1),
	.Y(rx_shift_11_fast[6])
);
defparam \receive_shift.rx_shift_11_fast[6] .INIT=8'hCA;
// @17:386
  CFG2 \receive_shift.rx_shift_11_fast[7]  (
	.A(rx_shift_9_2[7]),
	.B(rx_shift_9_1[7]),
	.Y(rx_shift_11_fast[7])
);
defparam \receive_shift.rx_shift_11_fast[7] .INIT=4'hE;
// @17:386
  CFG3 \receive_shift.rx_shift_11_fast[8]  (
	.A(N_83),
	.B(rx_filtered_2),
	.C(rx_shift_Z[8]),
	.Y(rx_shift_11_fast[8])
);
defparam \receive_shift.rx_shift_11_fast[8] .INIT=8'hE4;
// @17:286
  SLE framing_error_int (
	.Q(framing_error_int_Z),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(framing_error_int_0_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:501
  SLE receive_full_int (
	.Q(receive_full),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(read_rx_byte_i),
	.EN(receive_full_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:421
  SLE rx_parity_calc (
	.Q(rx_parity_calc_Z),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_parity_calc_4),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:447
  SLE parity_err (
	.Q(PARITY_ERR),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(parity_err_12),
	.EN(parity_err_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE \rx_state[0]  (
	.Q(rx_state_Z[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_state_ns[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE \rx_state[1]  (
	.Q(rx_state_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(i7_mux_0),
	.EN(rx_statece_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:261
  SLE \last_bit[3]  (
	.Q(last_bit_Z[3]),
	.ADn(GND),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(clear_parity_en_1_sqmuxa_1_i),
	.EN(rx_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:261
  SLE \last_bit[1]  (
	.Q(last_bit_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(clear_parity_en_1_sqmuxa_1),
	.EN(rx_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:261
  SLE \last_bit[0]  (
	.Q(last_bit_Z[0]),
	.ADn(GND),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_72_i_i),
	.EN(rx_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \samples_0[0]  (
	.Q(samples_0_Z[0]),
	.ADn(GND),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(samples_1_Z[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \samples_1[0]  (
	.Q(samples_1_Z[0]),
	.ADn(GND),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(samples_2_Z[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \samples_2[0]  (
	.Q(samples_2_Z[0]),
	.ADn(GND),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(RX_c),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:231
  SLE framing_error (
	.Q(FRAMING_ERR),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_baud_clock_tz_Z),
	.EN(un1_baud_clock_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:206
  SLE overflow (
	.Q(OVERFLOW),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(read_rx_byte_i),
	.EN(overflow_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE stop_strobe (
	.Q(stop_strobe_1z),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(stop_strobe_1_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE overflow_int (
	.Q(overflow_int_Z),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(overflow_int_4),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:377
  SLE \rx_shift[2]  (
	.Q(rx_shift_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[3]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_106_i)
);
// @17:377
  SLE \rx_shift[1]  (
	.Q(rx_shift_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[2]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_106_i)
);
// @17:377
  SLE \rx_shift[0]  (
	.Q(rx_shift_Z[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[1]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_106_i)
);
// @17:286
  SLE \rx_byte[7]  (
	.Q(data_out[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_byte_2[7]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE \rx_byte[6]  (
	.Q(data_out[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[6]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE \rx_byte[5]  (
	.Q(data_out[5]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[5]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE \rx_byte[4]  (
	.Q(data_out[4]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[4]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE \rx_byte[3]  (
	.Q(data_out[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[3]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE \rx_byte[2]  (
	.Q(data_out[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[2]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE \rx_byte[1]  (
	.Q(data_out[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[1]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:286
  SLE \rx_byte[0]  (
	.Q(data_out[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[0]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:181
  SLE \receive_count[3]  (
	.Q(receive_count_Z[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_76_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:181
  SLE \receive_count[2]  (
	.Q(receive_count_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_74_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:181
  SLE \receive_count[1]  (
	.Q(receive_count_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_72_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:181
  SLE \receive_count[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_70_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:377
  SLE \rx_shift[8]  (
	.Q(rx_shift_Z[8]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_11_fast[8]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_106_i)
);
// @17:377
  SLE \rx_shift[7]  (
	.Q(rx_shift_Z[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_11_fast[7]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_106_i)
);
// @17:377
  SLE \rx_shift[6]  (
	.Q(rx_shift_Z[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_11_fast[6]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_106_i)
);
// @17:377
  SLE \rx_shift[5]  (
	.Q(rx_shift_Z[5]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[6]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_106_i)
);
// @17:377
  SLE \rx_shift[4]  (
	.Q(rx_shift_Z[4]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[5]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_106_i)
);
// @17:377
  SLE \rx_shift[3]  (
	.Q(rx_shift_Z[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_shift_Z[4]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_106_i)
);
// @17:377
  SLE \rx_bit_cnt[0]  (
	.Q(rx_bit_cnt_Z[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_bit_cnt_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:377
  SLE \rx_bit_cnt[1]  (
	.Q(rx_bit_cnt_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(rx_bit_cnt_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:377
  SLE \rx_bit_cnt[2]  (
	.Q(rx_bit_cnt_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_82_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:377
  SLE \rx_bit_cnt[3]  (
	.Q(rx_bit_cnt_Z[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_81_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:515
  CFG3 un1_samples6_1_0 (
	.A(baud_clock),
	.B(N_20_mux),
	.C(rx_bit_cnt_0_sqmuxa_0_a3_Z),
	.Y(un1_samples6_1_0_Z)
);
defparam un1_samples6_1_0.INIT=8'hF8;
// @17:474
  CFG4 \make_parity_err.parity_err15_0_a2  (
	.A(rx_bit_cnt_Z[1]),
	.B(rx_bit_cnt_Z[3]),
	.C(rx_bit_cnt_Z[0]),
	.D(rx_bit_cnt_Z[2]),
	.Y(N_165_3)
);
defparam \make_parity_err.parity_err15_0_a2 .INIT=16'h0004;
// @17:285
  CFG3 rx_bit_cnt_0_sqmuxa_0_a3 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(baud_clock),
	.Y(rx_bit_cnt_0_sqmuxa_0_a3_Z)
);
defparam rx_bit_cnt_0_sqmuxa_0_a3.INIT=8'h10;
// @17:286
  CFG4 \rx_state_ns_1_0_.m13_1  (
	.A(m13_1_1),
	.B(rx_state18),
	.C(rx_state_Z[0]),
	.D(rx_state_Z[1]),
	.Y(m13_1)
);
defparam \rx_state_ns_1_0_.m13_1 .INIT=16'hF03A;
// @17:286
  CFG4 \rx_state_ns_1_0_.m13_1_1  (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[2]),
	.C(CO0),
	.D(receive_count_Z[1]),
	.Y(m13_1_1)
);
defparam \rx_state_ns_1_0_.m13_1_1 .INIT=16'h0002;
// @17:286
  CFG4 \rx_state_ns_1_0_.m13_2  (
	.A(rx_state_Z[1]),
	.B(N_20_mux),
	.C(N_22_mux),
	.D(m13_1),
	.Y(rx_state_ns[0])
);
defparam \rx_state_ns_1_0_.m13_2 .INIT=16'hF588;
// @17:66
  CFG2 clear_parity_en_1_sqmuxa_1_0_a2_i (
	.A(controlReg2[0]),
	.B(controlReg2[1]),
	.Y(clear_parity_en_1_sqmuxa_1_i)
);
defparam clear_parity_en_1_sqmuxa_1_0_a2_i.INIT=4'hE;
// @17:474
  CFG2 \make_parity_err.parity_err15_0_a2_0  (
	.A(rx_bit_cnt_Z[3]),
	.B(rx_bit_cnt_Z[1]),
	.Y(parity_err15_0_a2_0)
);
defparam \make_parity_err.parity_err15_0_a2_0 .INIT=4'h2;
// @17:233
  CFG2 un1_baud_clock_tz (
	.A(baud_clock),
	.B(framing_error_int_Z),
	.Y(un1_baud_clock_tz_Z)
);
defparam un1_baud_clock_tz.INIT=4'h8;
// @17:286
  CFG2 \rx_statece[1]  (
	.A(baud_clock),
	.B(rx_state_Z[0]),
	.Y(rx_statece_Z[1])
);
defparam \rx_statece[1] .INIT=4'h8;
// @17:66
  CFG2 clear_parity_en_0_sqmuxa_i (
	.A(controlReg2[0]),
	.B(controlReg2[1]),
	.Y(N_83)
);
defparam clear_parity_en_0_sqmuxa_i.INIT=4'h7;
// @17:286
  CFG2 rx_state_s1_0_a3 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_18_d)
);
defparam rx_state_s1_0_a3.INIT=4'h4;
// @17:460
  CFG2 \make_parity_err.parity_err5_0_o2  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_bit_cnt_Z[1]),
	.Y(N_101)
);
defparam \make_parity_err.parity_err5_0_o2 .INIT=4'h7;
// @17:286
  CFG2 \rx_state_ns_1_0_.m6  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.Y(N_97_1)
);
defparam \rx_state_ns_1_0_.m6 .INIT=4'h8;
// @17:435
  CFG2 framing_error_int_0_sqmuxa_0_a3_1 (
	.A(rx_filtered_2),
	.B(CO0),
	.Y(framing_error_int_0_sqmuxa_1)
);
defparam framing_error_int_0_sqmuxa_0_a3_1.INIT=4'h1;
// @17:66
  CFG2 clear_parity_en_1_sqmuxa_1_0_a2 (
	.A(controlReg2[0]),
	.B(controlReg2[1]),
	.Y(clear_parity_en_1_sqmuxa_1)
);
defparam clear_parity_en_1_sqmuxa_1_0_a2.INIT=4'h1;
// @17:286
  CFG2 rx_state_s2_0_a2 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_d[2])
);
defparam rx_state_s2_0_a2.INIT=4'h2;
// @17:433
  CFG2 \rx_par_calc.rx_parity_calc_2  (
	.A(rx_filtered_2),
	.B(rx_parity_calc_Z),
	.Y(rx_parity_calc_2)
);
defparam \rx_par_calc.rx_parity_calc_2 .INIT=4'h6;
// @17:325
  CFG2 \rcv_sm.rx_byte_2[7]  (
	.A(controlReg2[0]),
	.B(rx_shift_Z[7]),
	.Y(rx_byte_2[7])
);
defparam \rcv_sm.rx_byte_2[7] .INIT=4'h8;
// @17:286
  CFG2 rx_state_s0_0_a2 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_s0_0_a2_Z)
);
defparam rx_state_s0_0_a2.INIT=4'h1;
// @17:318
  CFG4 \rcv_sm.rx_state18_NE_1  (
	.A(last_bit_Z[3]),
	.B(last_bit_Z[0]),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[0]),
	.Y(rx_state18_NE_1)
);
defparam \rcv_sm.rx_state18_NE_1 .INIT=16'h7BDE;
// @17:192
  CFG3 \rcv_cnt.receive_count_3_i_a2_1[0]  (
	.A(receive_count_Z[3]),
	.B(rx_state_Z[1]),
	.C(rx_state_Z[0]),
	.Y(receive_count_3_i_a2_1[0])
);
defparam \rcv_cnt.receive_count_3_i_a2_1[0] .INIT=8'h40;
// @17:233
  CFG2 un1_baud_clock (
	.A(read_rx_byte),
	.B(un1_baud_clock_tz_Z),
	.Y(un1_baud_clock_Z)
);
defparam un1_baud_clock.INIT=4'hE;
// @17:261
  CFG2 \last_bit_RNO[0]  (
	.A(controlReg2[0]),
	.B(controlReg2[1]),
	.Y(N_72_i_i)
);
defparam \last_bit_RNO[0] .INIT=4'h9;
// @17:515
  CFG3 \receive_full_indicator.fifo_write_9_0_m2_2_0  (
	.A(controlReg2[0]),
	.B(fifo_write14),
	.C(controlReg2[1]),
	.Y(N_135_2)
);
defparam \receive_full_indicator.fifo_write_9_0_m2_2_0 .INIT=8'h12;
// @17:515
  CFG4 \receive_full_indicator.fifo_write_9_0_m2_1_0  (
	.A(controlReg2[0]),
	.B(controlReg2[1]),
	.C(fifo_write29),
	.D(fifo_write8),
	.Y(N_135_1)
);
defparam \receive_full_indicator.fifo_write_9_0_m2_1_0 .INIT=16'h0189;
// @17:397
  CFG3 \receive_shift.rx_shift_9_u_2[7]  (
	.A(controlReg2[0]),
	.B(rx_filtered_2),
	.C(controlReg2[1]),
	.Y(rx_shift_9_2[7])
);
defparam \receive_shift.rx_shift_9_u_2[7] .INIT=8'h48;
// @17:397
  CFG4 \receive_shift.rx_shift_9_u_1[7]  (
	.A(rx_shift_Z[8]),
	.B(rx_shift_Z[7]),
	.C(controlReg2[1]),
	.D(controlReg2[0]),
	.Y(rx_shift_9_1[7])
);
defparam \receive_shift.rx_shift_9_u_1[7] .INIT=16'hA00C;
// @17:522
  CFG4 \receive_full_indicator.fifo_write8  (
	.A(parity_err15_0_a2_0),
	.B(rx_state_18_d),
	.C(rx_bit_cnt_Z[0]),
	.D(rx_bit_cnt_Z[2]),
	.Y(fifo_write8)
);
defparam \receive_full_indicator.fifo_write8 .INIT=16'h0080;
// @17:564
  CFG4 \receive_full_indicator.fifo_write29  (
	.A(rx_bit_cnt_Z[3]),
	.B(rx_bit_cnt_Z[2]),
	.C(N_101),
	.D(rx_state_18_d),
	.Y(fifo_write29)
);
defparam \receive_full_indicator.fifo_write29 .INIT=16'h0400;
// @17:457
  CFG4 un1_parity_err_0_sqmuxa_1_0_a2_1 (
	.A(controlReg2[0]),
	.B(N_101),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[2]),
	.Y(N_166)
);
defparam un1_parity_err_0_sqmuxa_1_0_a2_1.INIT=16'h0100;
// @17:303
  CFG4 rx_byte_1_sqmuxa (
	.A(rx_state_18_d),
	.B(rx_state18),
	.C(receive_full),
	.D(baud_clock),
	.Y(rx_byte_1_sqmuxa_Z)
);
defparam rx_byte_1_sqmuxa.INIT=16'h0800;
// @17:192
  CFG4 \rcv_cnt.receive_count_3_i_a2[3]  (
	.A(CO0),
	.B(rx_state_s0_0_a2_Z),
	.C(receive_count_Z[2]),
	.D(receive_count_Z[1]),
	.Y(N_105)
);
defparam \rcv_cnt.receive_count_3_i_a2[3] .INIT=16'h0004;
// @17:303
  CFG3 \rcv_sm.overflow_int_4  (
	.A(receive_full),
	.B(rx_state_18_d),
	.C(rx_state18),
	.Y(overflow_int_4)
);
defparam \rcv_sm.overflow_int_4 .INIT=8'h80;
// @17:535
  CFG2 \receive_full_indicator.fifo_write14  (
	.A(N_165_3),
	.B(rx_state_18_d),
	.Y(fifo_write14)
);
defparam \receive_full_indicator.fifo_write14 .INIT=4'h8;
// @17:286
  CFG4 \rx_state_ns_1_0_.m8  (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[2]),
	.C(CO0),
	.D(receive_count_Z[1]),
	.Y(N_20_mux)
);
defparam \rx_state_ns_1_0_.m8 .INIT=16'h8000;
// @17:192
  CFG4 \rcv_cnt.receive_count_3_i_x2[3]  (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[2]),
	.C(CO0),
	.D(receive_count_Z[1]),
	.Y(N_82_i_0)
);
defparam \rcv_cnt.receive_count_3_i_x2[3] .INIT=16'h9555;
// @17:206
  CFG3 overflow_1_sqmuxa_i (
	.A(baud_clock),
	.B(read_rx_byte),
	.C(overflow_int_Z),
	.Y(overflow_1_sqmuxa_i_Z)
);
defparam overflow_1_sqmuxa_i.INIT=8'hEC;
// @17:286
  CFG4 \rx_state_ns_1_0_.m11  (
	.A(receive_count_Z[3]),
	.B(rx_filtered_2),
	.C(framing_error_int_0_sqmuxa_1),
	.D(N_97_1),
	.Y(N_22_mux)
);
defparam \rx_state_ns_1_0_.m11 .INIT=16'h2373;
// @17:435
  CFG4 \rx_par_calc.rx_parity_calc_4_u  (
	.A(rx_state_d[2]),
	.B(rx_parity_calc5),
	.C(rx_parity_calc_Z),
	.D(rx_parity_calc_2),
	.Y(rx_parity_calc_4)
);
defparam \rx_par_calc.rx_parity_calc_4_u .INIT=16'h5410;
// @17:286
  CFG3 \rcv_cnt.rx_filtered_2.i1_mux_i  (
	.A(samples_1_Z[0]),
	.B(samples_0_Z[0]),
	.C(samples_2_Z[0]),
	.Y(rx_filtered_2)
);
defparam \rcv_cnt.rx_filtered_2.i1_mux_i .INIT=8'hE8;
// @17:455
  CFG3 un1_baud_clock_1_1 (
	.A(baud_clock),
	.B(N_20_mux),
	.C(controlReg2[1]),
	.Y(un1_baud_clock_1_1_Z)
);
defparam un1_baud_clock_1_1.INIT=8'h80;
// @17:435
  CFG4 framing_error_int_0_sqmuxa_0_a3 (
	.A(N_97_1),
	.B(rx_state_d[2]),
	.C(receive_count_Z[3]),
	.D(framing_error_int_0_sqmuxa_1),
	.Y(framing_error_int_0_sqmuxa)
);
defparam framing_error_int_0_sqmuxa_0_a3.INIT=16'h8000;
// @17:492
  CFG4 \make_parity_err.parity_err_12_iv  (
	.A(un1_parity_err_0_sqmuxa_1_i),
	.B(rx_parity_calc_2),
	.C(read_rx_byte),
	.D(un1_parity_err_0_sqmuxa_i),
	.Y(parity_err_12)
);
defparam \make_parity_err.parity_err_12_iv .INIT=16'h0B08;
// @17:285
  CFG2 rx_bit_cnt_1_sqmuxa_0_a3_i_o2 (
	.A(N_20_mux),
	.B(baud_clock),
	.Y(N_100)
);
defparam rx_bit_cnt_1_sqmuxa_0_a3_i_o2.INIT=4'h7;
// @17:431
  CFG2 \rx_par_calc.rx_parity_calc5  (
	.A(N_20_mux),
	.B(controlReg2[1]),
	.Y(rx_parity_calc5)
);
defparam \rx_par_calc.rx_parity_calc5 .INIT=4'h8;
// @17:435
  CFG2 stop_strobe_1_sqmuxa_0_a3 (
	.A(N_20_mux),
	.B(rx_state_d[2]),
	.Y(stop_strobe_1_sqmuxa)
);
defparam stop_strobe_1_sqmuxa_0_a3.INIT=4'h8;
// @17:192
  CFG4 \rcv_cnt.receive_count_3_i_o3[0]  (
	.A(N_97_1),
	.B(rx_state_s0_0_a2_Z),
	.C(receive_count_3_i_a2_1[0]),
	.D(rx_filtered_2),
	.Y(N_78)
);
defparam \rcv_cnt.receive_count_3_i_o3[0] .INIT=16'hECA0;
// @17:306
  CFG2 rx_state_0_sqmuxa_0_a3 (
	.A(N_105),
	.B(receive_count_Z[3]),
	.Y(rx_state_0_sqmuxa)
);
defparam rx_state_0_sqmuxa_0_a3.INIT=4'h8;
// @17:286
  CFG4 \rcv_sm.rx_state18_NE_i  (
	.A(rx_bit_cnt_Z[1]),
	.B(last_bit_Z[1]),
	.C(rx_state18_NE_1),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_state18)
);
defparam \rcv_sm.rx_state18_NE_i .INIT=16'h0801;
// @17:286
  CFG3 \rx_state_ns_1_0_.m15  (
	.A(N_22_mux),
	.B(rx_state18),
	.C(rx_state_Z[1]),
	.Y(i7_mux_0)
);
defparam \rx_state_ns_1_0_.m15 .INIT=8'hAC;
// @17:386
  CFG2 \receive_shift.rx_bit_cnt_4_i_o2[2]  (
	.A(N_100),
	.B(N_101),
	.Y(N_104)
);
defparam \receive_shift.rx_bit_cnt_4_i_o2[2] .INIT=4'hE;
// @17:457
  CFG4 un1_parity_err_0_sqmuxa_1_0_a2 (
	.A(controlReg2[2]),
	.B(controlReg2[0]),
	.C(N_165_3),
	.D(N_166),
	.Y(un1_parity_err_0_sqmuxa_1_i)
);
defparam un1_parity_err_0_sqmuxa_1_0_a2.INIT=16'h5540;
// @17:457
  CFG4 un1_parity_err_0_sqmuxa_0_a2 (
	.A(controlReg2[2]),
	.B(controlReg2[0]),
	.C(N_165_3),
	.D(N_166),
	.Y(un1_parity_err_0_sqmuxa_i)
);
defparam un1_parity_err_0_sqmuxa_0_a2.INIT=16'hAA80;
// @17:386
  CFG3 \receive_shift.rx_bit_cnt_4[0]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a3_Z),
	.B(N_100),
	.C(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[0])
);
defparam \receive_shift.rx_bit_cnt_4[0] .INIT=8'h41;
// @17:181
  CFG4 \receive_count_RNO[3]  (
	.A(rx_filtered_2),
	.B(N_82_i_0),
	.C(rx_state_s0_0_a2_Z),
	.D(N_105),
	.Y(N_76_i)
);
defparam \receive_count_RNO[3] .INIT=16'h0013;
// @17:181
  CFG4 \receive_count_RNO[2]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(N_78),
	.D(CO0),
	.Y(N_74_i)
);
defparam \receive_count_RNO[2] .INIT=16'h060C;
// @17:181
  CFG3 \receive_count_RNO[1]  (
	.A(N_78),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_72_i)
);
defparam \receive_count_RNO[1] .INIT=8'h14;
// @17:386
  CFG4 \receive_shift.rx_bit_cnt_4[1]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a3_Z),
	.B(N_100),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[1])
);
defparam \receive_shift.rx_bit_cnt_4[1] .INIT=16'h4150;
// @17:501
  CFG4 receive_full_int_1_sqmuxa_i (
	.A(N_135_1),
	.B(read_rx_byte),
	.C(baud_clock),
	.D(N_135_2),
	.Y(receive_full_int_1_sqmuxa_i_Z)
);
defparam receive_full_int_1_sqmuxa_i.INIT=16'hCCDC;
// @17:447
  CFG4 parity_err_1_sqmuxa_i (
	.A(un1_parity_err_0_sqmuxa_1_i),
	.B(un1_baud_clock_1_1_Z),
	.C(read_rx_byte),
	.D(un1_parity_err_0_sqmuxa_i),
	.Y(parity_err_1_sqmuxa_i_Z)
);
defparam parity_err_1_sqmuxa_i.INIT=16'hFCF8;
// @17:181
  CFG3 \receive_count_RNO[0]  (
	.A(N_78),
	.B(CO0),
	.C(rx_state_0_sqmuxa),
	.Y(N_70_i)
);
defparam \receive_count_RNO[0] .INIT=8'h01;
// @17:377
  CFG4 \rx_bit_cnt_RNO[3]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a3_Z),
	.B(N_104),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[2]),
	.Y(N_81_i)
);
defparam \rx_bit_cnt_RNO[3] .INIT=16'h4150;
// @17:377
  CFG3 \rx_bit_cnt_RNO[2]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a3_Z),
	.B(N_104),
	.C(rx_bit_cnt_Z[2]),
	.Y(N_82_i)
);
defparam \rx_bit_cnt_RNO[2] .INIT=8'h41;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s */

module MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s (
  data_out,
  controlReg2,
  controlReg1,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA,
  PARITY_ERR,
  RX_c,
  FRAMING_ERR,
  OVERFLOW,
  TXRDY,
  TX_c,
  N_170,
  N_117,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE,
  N_172,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE,
  N_168,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN,
  RXRDY
)
;
output [7:0] data_out ;
input [7:0] controlReg2 ;
input [7:0] controlReg1 ;
input [4:2] MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR ;
input [7:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA ;
output PARITY_ERR ;
input RX_c ;
output FRAMING_ERR ;
output OVERFLOW ;
output TXRDY ;
output TX_c ;
input N_170 ;
input N_117 ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
input N_172 ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
output N_168 ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
output RXRDY ;
wire PARITY_ERR ;
wire RX_c ;
wire FRAMING_ERR ;
wire OVERFLOW ;
wire TXRDY ;
wire TX_c ;
wire N_170 ;
wire N_117 ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire N_172 ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
wire N_168 ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire RXRDY ;
wire [7:0] tx_hold_reg_Z;
wire VCC ;
wire receive_full ;
wire RXRDY5 ;
wire GND ;
wire tx_hold_reg4 ;
wire stop_strobe ;
wire read_rx_byte ;
wire N_105_i ;
wire baud_clock ;
wire xmit_clock ;
// @20:234
  SLE \genblk1.RXRDY  (
	.Q(RXRDY),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(receive_full),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:159
  SLE \tx_hold_reg[6]  (
	.Q(tx_hold_reg_Z[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[6]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:159
  SLE \tx_hold_reg[5]  (
	.Q(tx_hold_reg_Z[5]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[5]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:159
  SLE \tx_hold_reg[4]  (
	.Q(tx_hold_reg_Z[4]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[4]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:159
  SLE \tx_hold_reg[3]  (
	.Q(tx_hold_reg_Z[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[3]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:159
  SLE \tx_hold_reg[2]  (
	.Q(tx_hold_reg_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:159
  SLE \tx_hold_reg[1]  (
	.Q(tx_hold_reg_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[1]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:159
  SLE \tx_hold_reg[0]  (
	.Q(tx_hold_reg_Z[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[0]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:159
  SLE \tx_hold_reg[7]  (
	.Q(tx_hold_reg_Z[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[7]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:42
  CFG2 \reg_write.tx_hold_reg4_i_i_a2_0  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.Y(N_168)
);
defparam \reg_write.tx_hold_reg4_i_i_a2_0 .INIT=4'h1;
// @20:242
  CFG2 \genblk1.RXRDY5  (
	.A(receive_full),
	.B(stop_strobe),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @20:204
  CFG4 un1_read_rx_byte_0_a2 (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.B(N_172),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.D(N_117),
	.Y(read_rx_byte)
);
defparam un1_read_rx_byte_0_a2.INIT=16'h0040;
// @18:42
  CFG4 \reg_write.tx_hold_reg4_i_i_a2  (
	.A(N_168),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(N_117),
	.D(N_170),
	.Y(tx_hold_reg4)
);
defparam \reg_write.tx_hold_reg4_i_i_a2 .INIT=16'h0200;
// @20:413
  MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s make_CLOCK_GEN (
	.controlReg2(controlReg2[7:3]),
	.controlReg1(controlReg1[7:0]),
	.N_105_i(N_105_i),
	.baud_clock(baud_clock),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN),
	.xmit_clock_1z(xmit_clock)
);
// @20:424
  MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s make_TX (
	.controlReg2(controlReg2[2:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.tx_hold_reg(tx_hold_reg_Z[7:0]),
	.N_170(N_170),
	.N_117(N_117),
	.N_168(N_168),
	.baud_clock(baud_clock),
	.tx_hold_reg4(tx_hold_reg4),
	.xmit_clock(xmit_clock),
	.N_105_i(N_105_i),
	.TX_c(TX_c),
	.TXRDY(TXRDY),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN)
);
// @20:443
  MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s make_RX (
	.controlReg2(controlReg2[2:0]),
	.data_out(data_out[7:0]),
	.stop_strobe_1z(stop_strobe),
	.OVERFLOW(OVERFLOW),
	.FRAMING_ERR(FRAMING_ERR),
	.RX_c(RX_c),
	.PARITY_ERR(PARITY_ERR),
	.receive_full(receive_full),
	.baud_clock(baud_clock),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN),
	.read_rx_byte(read_rx_byte)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s */

module MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 (
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR,
  MIV_APB3_0_APBmslave1_PRDATA,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA,
  TX_c,
  RX_c,
  N_170,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE,
  N_103,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN
)
;
input [27:24] MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR ;
input [4:2] MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR ;
output [7:0] MIV_APB3_0_APBmslave1_PRDATA ;
input [7:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA ;
output TX_c ;
input RX_c ;
output N_170 ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
output N_103 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
wire TX_c ;
wire RX_c ;
wire N_170 ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire N_103 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire [7:0] NxtPrdata;
wire [7:0] controlReg1_Z;
wire [7:0] controlReg2_Z;
wire [7:0] data_out;
wire [4:0] NxtPrdata_5_1_1_Z;
wire [4:0] NxtPrdata_5_1_Z;
wire [7:5] NxtPrdata_2;
wire [1:1] NxtPrdata_5_0_0_Z;
wire VCC ;
wire N_79_i ;
wire GND ;
wire controlReg15 ;
wire controlReg25 ;
wire N_172 ;
wire TXRDY ;
wire OVERFLOW ;
wire FRAMING_ERR ;
wire N_167 ;
wire controlReg15_0_a2_0 ;
wire un1_NxtPrdataEn_i_0_Z ;
wire N_168 ;
wire PARITY_ERR ;
wire N_156 ;
wire N_154 ;
wire N_157 ;
wire N_117 ;
wire RXRDY ;
// @21:231
  SLE \iPRDATA[3]  (
	.Q(MIV_APB3_0_APBmslave1_PRDATA[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(NxtPrdata[3]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:231
  SLE \iPRDATA[2]  (
	.Q(MIV_APB3_0_APBmslave1_PRDATA[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(NxtPrdata[2]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:231
  SLE \iPRDATA[1]  (
	.Q(MIV_APB3_0_APBmslave1_PRDATA[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(NxtPrdata[1]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:231
  SLE \iPRDATA[0]  (
	.Q(MIV_APB3_0_APBmslave1_PRDATA[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(NxtPrdata[0]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:246
  SLE \controlReg1[2]  (
	.Q(controlReg1_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:246
  SLE \controlReg1[1]  (
	.Q(controlReg1_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[1]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:246
  SLE \controlReg1[0]  (
	.Q(controlReg1_Z[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[0]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:267
  SLE \controlReg2[7]  (
	.Q(controlReg2_Z[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[7]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:267
  SLE \controlReg2[6]  (
	.Q(controlReg2_Z[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[6]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:267
  SLE \controlReg2[5]  (
	.Q(controlReg2_Z[5]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[5]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:267
  SLE \controlReg2[4]  (
	.Q(controlReg2_Z[4]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[4]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:267
  SLE \controlReg2[3]  (
	.Q(controlReg2_Z[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[3]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:267
  SLE \controlReg2[2]  (
	.Q(controlReg2_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:267
  SLE \controlReg2[1]  (
	.Q(controlReg2_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[1]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:267
  SLE \controlReg2[0]  (
	.Q(controlReg2_Z[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[0]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:231
  SLE \iPRDATA[7]  (
	.Q(MIV_APB3_0_APBmslave1_PRDATA[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(NxtPrdata[7]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:231
  SLE \iPRDATA[6]  (
	.Q(MIV_APB3_0_APBmslave1_PRDATA[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(NxtPrdata[6]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:231
  SLE \iPRDATA[5]  (
	.Q(MIV_APB3_0_APBmslave1_PRDATA[5]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(NxtPrdata[5]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:231
  SLE \iPRDATA[4]  (
	.Q(MIV_APB3_0_APBmslave1_PRDATA[4]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(NxtPrdata[4]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:246
  SLE \controlReg1[7]  (
	.Q(controlReg1_Z[7]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[7]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:246
  SLE \controlReg1[6]  (
	.Q(controlReg1_Z[6]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[6]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:246
  SLE \controlReg1[5]  (
	.Q(controlReg1_Z[5]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[5]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:246
  SLE \controlReg1[4]  (
	.Q(controlReg1_Z[4]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[4]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:246
  SLE \controlReg1[3]  (
	.Q(controlReg1_Z[3]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[3]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:209
  CFG4 un1_NxtPrdataEn_i_o2_0 (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[24]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[25]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[27]),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.Y(N_103)
);
defparam un1_NxtPrdataEn_i_o2_0.INIT=16'hFDFF;
// @21:209
  CFG3 \NxtPrdata_5_0_a2_2[2]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.Y(N_172)
);
defparam \NxtPrdata_5_0_a2_2[2] .INIT=8'h02;
// @21:209
  CFG4 \NxtPrdata_5_1[0]  (
	.A(data_out[0]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.D(NxtPrdata_5_1_1_Z[0]),
	.Y(NxtPrdata_5_1_Z[0])
);
defparam \NxtPrdata_5_1[0] .INIT=16'hC8C3;
// @21:209
  CFG3 \NxtPrdata_5_1_1[0]  (
	.A(TXRDY),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.Y(NxtPrdata_5_1_1_Z[0])
);
defparam \NxtPrdata_5_1_1[0] .INIT=8'h37;
// @21:209
  CFG4 \NxtPrdata_5_1[3]  (
	.A(data_out[3]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.D(NxtPrdata_5_1_1_Z[3]),
	.Y(NxtPrdata_5_1_Z[3])
);
defparam \NxtPrdata_5_1[3] .INIT=16'hC8C3;
// @21:209
  CFG3 \NxtPrdata_5_1_1[3]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(OVERFLOW),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.Y(NxtPrdata_5_1_1_Z[3])
);
defparam \NxtPrdata_5_1_1[3] .INIT=8'h1F;
// @21:209
  CFG4 \NxtPrdata_5_1[4]  (
	.A(data_out[4]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.D(NxtPrdata_5_1_1_Z[4]),
	.Y(NxtPrdata_5_1_Z[4])
);
defparam \NxtPrdata_5_1[4] .INIT=16'hC8C3;
// @21:209
  CFG3 \NxtPrdata_5_1_1[4]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(FRAMING_ERR),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.Y(NxtPrdata_5_1_1_Z[4])
);
defparam \NxtPrdata_5_1_1[4] .INIT=8'h1F;
// @21:209
  CFG4 \NxtPrdata_5_2[4]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.B(NxtPrdata_5_1_Z[4]),
	.C(controlReg2_Z[4]),
	.D(controlReg1_Z[4]),
	.Y(NxtPrdata[4])
);
defparam \NxtPrdata_5_2[4] .INIT=16'hE6C4;
// @21:209
  CFG4 \NxtPrdata_5_2[3]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.B(NxtPrdata_5_1_Z[3]),
	.C(controlReg2_Z[3]),
	.D(controlReg1_Z[3]),
	.Y(NxtPrdata[3])
);
defparam \NxtPrdata_5_2[3] .INIT=16'hE6C4;
// @21:209
  CFG4 \NxtPrdata_5_2[0]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.B(NxtPrdata_5_1_Z[0]),
	.C(controlReg1_Z[0]),
	.D(controlReg2_Z[0]),
	.Y(NxtPrdata[0])
);
defparam \NxtPrdata_5_2[0] .INIT=16'hEC64;
// @21:209
  CFG4 \NxtPrdata_5[7]  (
	.A(NxtPrdata_2[7]),
	.B(N_167),
	.C(data_out[7]),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(NxtPrdata[7])
);
defparam \NxtPrdata_5[7] .INIT=16'hAAEA;
// @21:209
  CFG4 \NxtPrdata_5[6]  (
	.A(NxtPrdata_2[6]),
	.B(N_167),
	.C(data_out[6]),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(NxtPrdata[6])
);
defparam \NxtPrdata_5[6] .INIT=16'hAAEA;
// @21:209
  CFG4 \NxtPrdata_5[5]  (
	.A(NxtPrdata_2[5]),
	.B(N_167),
	.C(data_out[5]),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(NxtPrdata[5])
);
defparam \NxtPrdata_5[5] .INIT=16'hAAEA;
// @21:251
  CFG2 \p_CtrlReg1Seq.controlReg15_0_a2_0  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.Y(controlReg15_0_a2_0)
);
defparam \p_CtrlReg1Seq.controlReg15_0_a2_0 .INIT=4'h1;
// @21:191
  CFG2 un1_WEn_1_i_o2_i_a2 (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.Y(N_170)
);
defparam un1_WEn_1_i_o2_i_a2.INIT=4'h8;
// @21:272
  CFG2 \p_CtrlReg2Seq.controlReg25_0_a2_0  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.Y(N_167)
);
defparam \p_CtrlReg2Seq.controlReg25_0_a2_0 .INIT=4'h2;
// @21:209
  CFG3 un1_NxtPrdataEn_i_0 (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(un1_NxtPrdataEn_i_0_Z)
);
defparam un1_NxtPrdataEn_i_0.INIT=8'hEA;
// @21:209
  CFG3 \NxtPrdata_5_0_a2_1[2]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.B(N_168),
	.C(PARITY_ERR),
	.Y(N_156)
);
defparam \NxtPrdata_5_0_a2_1[2] .INIT=8'h80;
// @21:209
  CFG4 \NxtPrdata_5_0_a2[2]  (
	.A(controlReg1_Z[2]),
	.B(controlReg2_Z[2]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(N_154)
);
defparam \NxtPrdata_5_0_a2[2] .INIT=16'hCA00;
// @21:209
  CFG4 \NxtPrdata_5_0_a2[1]  (
	.A(controlReg1_Z[1]),
	.B(controlReg2_Z[1]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(N_157)
);
defparam \NxtPrdata_5_0_a2[1] .INIT=16'hCA00;
// @21:209
  CFG4 \NxtPrdata_5_2[5]  (
	.A(controlReg1_Z[5]),
	.B(controlReg2_Z[5]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.Y(NxtPrdata_2[5])
);
defparam \NxtPrdata_5_2[5] .INIT=16'hC0A0;
// @21:209
  CFG4 \NxtPrdata_5_2[6]  (
	.A(controlReg1_Z[6]),
	.B(controlReg2_Z[6]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.Y(NxtPrdata_2[6])
);
defparam \NxtPrdata_5_2[6] .INIT=16'hC0A0;
// @21:209
  CFG4 \NxtPrdata_5_2[7]  (
	.A(controlReg1_Z[7]),
	.B(controlReg2_Z[7]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.Y(NxtPrdata_2[7])
);
defparam \NxtPrdata_5_2[7] .INIT=16'hC0A0;
// @21:209
  CFG2 un1_NxtPrdataEn_i_o2 (
	.A(N_103),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[26]),
	.Y(N_117)
);
defparam un1_NxtPrdataEn_i_o2.INIT=4'hE;
// @21:209
  CFG4 \NxtPrdata_5_0_0[1]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.B(RXRDY),
	.C(N_168),
	.D(N_157),
	.Y(NxtPrdata_5_0_0_Z[1])
);
defparam \NxtPrdata_5_0_0[1] .INIT=16'hFF80;
// @21:251
  CFG4 \p_CtrlReg1Seq.controlReg15_0_a2  (
	.A(controlReg15_0_a2_0),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.C(N_117),
	.D(N_170),
	.Y(controlReg15)
);
defparam \p_CtrlReg1Seq.controlReg15_0_a2 .INIT=16'h0800;
// @21:272
  CFG4 \p_CtrlReg2Seq.controlReg25_0_a2  (
	.A(N_167),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.C(N_117),
	.D(N_170),
	.Y(controlReg25)
);
defparam \p_CtrlReg2Seq.controlReg25_0_a2 .INIT=16'h0800;
// @21:209
  CFG4 \NxtPrdata_5_0[2]  (
	.A(N_154),
	.B(data_out[2]),
	.C(N_156),
	.D(N_172),
	.Y(NxtPrdata[2])
);
defparam \NxtPrdata_5_0[2] .INIT=16'hFEFA;
// @21:209
  CFG3 \NxtPrdata_5_0[1]  (
	.A(N_172),
	.B(NxtPrdata_5_0_0_Z[1]),
	.C(data_out[1]),
	.Y(NxtPrdata[1])
);
defparam \NxtPrdata_5_0[1] .INIT=8'hEC;
// @21:231
  CFG4 un1_NxtPrdataEn_i_0_RNIR7M4H (
	.A(PARITY_ERR),
	.B(un1_NxtPrdataEn_i_0_Z),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.D(N_117),
	.Y(N_79_i)
);
defparam un1_NxtPrdataEn_i_0_RNIR7M4H.INIT=16'h0023;
// @21:336
  MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s uUART (
	.data_out(data_out[7:0]),
	.controlReg2(controlReg2_Z[7:0]),
	.controlReg1(controlReg1_Z[7:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4:2]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[7:0]),
	.PARITY_ERR(PARITY_ERR),
	.RX_c(RX_c),
	.FRAMING_ERR(FRAMING_ERR),
	.OVERFLOW(OVERFLOW),
	.TXRDY(TXRDY),
	.TX_c(TX_c),
	.N_170(N_170),
	.N_117(N_117),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.N_172(N_172),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.N_168(N_168),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN),
	.RXRDY(RXRDY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module MIV_APB3_MUXPTOB3 (
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA,
  MIV_APB3_0_APBmslave1_PRDATA,
  MIV_APB3_0_APBmslave5_PRDATA_1_0,
  MIV_APB3_0_APBmslave5_PRDATA_2_0,
  GPOUT_reg,
  GEN_BITS,
  gpin3_0,
  MIV_APB3_0_APBmslave0_PRDATA,
  INTR_reg_0,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_27,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_10,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_8,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_6,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_1,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_0,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_11,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_9,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_24,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_25,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR,
  GPIO_OUT_net_0,
  iPSELS_0,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR,
  N_170,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx_1,
  N_152_1,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE,
  LED_4_c,
  LED_2_c,
  INTR_reg61,
  LED_1_c,
  MIV_APB3_0_APBmslave0_PSELx,
  N_25,
  GPOUT_reg57,
  un14_PRDATA_o,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx
)
;
output [31:0] MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA ;
input [31:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA ;
input [7:0] MIV_APB3_0_APBmslave1_PRDATA ;
input MIV_APB3_0_APBmslave5_PRDATA_1_0 ;
input MIV_APB3_0_APBmslave5_PRDATA_2_0 ;
input [7:6] GPOUT_reg ;
input [7:6] GEN_BITS ;
input gpin3_0 ;
input [2:0] MIV_APB3_0_APBmslave0_PRDATA ;
input INTR_reg_0 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_27 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_10 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_8 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_6 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_1 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_0 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_11 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_9 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_24 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26 ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_25 ;
input [4:2] MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR ;
input [5:4] GPIO_OUT_net_0 ;
input iPSELS_0 ;
output MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR ;
input N_170 ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx_1 ;
input N_152_1 ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
input LED_4_c ;
input LED_2_c ;
input INTR_reg61 ;
input LED_1_c ;
input MIV_APB3_0_APBmslave0_PSELx ;
input N_25 ;
input GPOUT_reg57 ;
input un14_PRDATA_o ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx ;
wire MIV_APB3_0_APBmslave5_PRDATA_1_0 ;
wire MIV_APB3_0_APBmslave5_PRDATA_2_0 ;
wire gpin3_0 ;
wire INTR_reg_0 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_27 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_10 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_8 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_6 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_1 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_0 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_11 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_9 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_24 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_25 ;
wire iPSELS_0 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR ;
wire N_170 ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx_1 ;
wire N_152_1 ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
wire LED_4_c ;
wire LED_2_c ;
wire INTR_reg61 ;
wire LED_1_c ;
wire MIV_APB3_0_APBmslave0_PSELx ;
wire N_25 ;
wire GPOUT_reg57 ;
wire un14_PRDATA_o ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx ;
wire [2:0] PSELSBUS_0_a2_0_Z;
wire [3:0] PSELSBUS;
wire [5:4] PRDATA_0_iv_0_1_Z;
wire [3:3] PRDATA_0_iv_0_a2_3_7_Z;
wire [3:3] PRDATA_0_iv_0_a2_3_6_Z;
wire [3:3] PRDATA_0_iv_0_a2_3_5_Z;
wire [1:1] PSELSBUS_0_a2_1_Z;
wire [6:6] PRDATA_0_iv_0_a4_0;
wire [3:3] PRDATA_0_iv_0_a2_3_9_Z;
wire [2:0] MIV_APB3_0_APBmslave5_PRDATA_m;
wire [7:1] PRDATA_0_iv_0_0_Z;
wire [2:0] PRDATA_0_iv_1_Z;
wire [3:3] PRDATA_0_iv_0_2_Z;
wire [3:3] PRDATA_0_iv_0_a2_3_11_Z;
wire [3:3] iPRDATAS15_m;
wire N_80 ;
wire N_28 ;
wire iPRDATA31_Z ;
wire N_98_1 ;
wire N_173 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR_1 ;
wire N_95_1 ;
wire iPRDATA27_2 ;
wire iPRDATA_0_sqmuxa ;
wire N_95 ;
wire N_92 ;
wire N_90 ;
wire N_87 ;
wire N_98 ;
wire GND ;
wire VCC ;
// @30:102
  CFG4 \PSELSBUS_0[2]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.B(iPSELS_0),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_27),
	.D(PSELSBUS_0_a2_0_Z[2]),
	.Y(PSELSBUS[2])
);
defparam \PSELSBUS_0[2] .INIT=16'hCECC;
// @30:118
  CFG3 iPRDATA29_i_o4 (
	.A(PSELSBUS[2]),
	.B(PSELSBUS[3]),
	.C(N_80),
	.Y(N_28)
);
defparam iPRDATA29_i_o4.INIT=8'hFE;
// @30:110
  CFG3 \PRDATA_0_iv_0_a2_1_1[7]  (
	.A(un14_PRDATA_o),
	.B(GPOUT_reg57),
	.C(iPRDATA31_Z),
	.Y(N_98_1)
);
defparam \PRDATA_0_iv_0_a2_1_1[7] .INIT=8'hE0;
// @30:110
  CFG4 \PRDATA_0_iv_0[5]  (
	.A(GPOUT_reg57),
	.B(GPIO_OUT_net_0[5]),
	.C(PRDATA_0_iv_0_1_Z[5]),
	.D(iPRDATA31_Z),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[5])
);
defparam \PRDATA_0_iv_0[5] .INIT=16'hF8F0;
// @30:110
  CFG4 \PRDATA_0_iv_0_1[5]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[5]),
	.B(MIV_APB3_0_APBmslave1_PRDATA[5]),
	.C(N_173),
	.D(N_28),
	.Y(PRDATA_0_iv_0_1_Z[5])
);
defparam \PRDATA_0_iv_0_1[5] .INIT=16'h0CAE;
// @30:110
  CFG4 \PRDATA_0_iv_0[4]  (
	.A(GPOUT_reg57),
	.B(GPIO_OUT_net_0[4]),
	.C(PRDATA_0_iv_0_1_Z[4]),
	.D(iPRDATA31_Z),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[4])
);
defparam \PRDATA_0_iv_0[4] .INIT=16'hF8F0;
// @30:110
  CFG4 \PRDATA_0_iv_0_1[4]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[4]),
	.B(MIV_APB3_0_APBmslave1_PRDATA[4]),
	.C(N_173),
	.D(N_28),
	.Y(PRDATA_0_iv_0_1_Z[4])
);
defparam \PRDATA_0_iv_0_1[4] .INIT=16'h0CAE;
// @30:118
  CFG2 iPRDATA29_1_i_o2 (
	.A(PSELSBUS[0]),
	.B(PSELSBUS[1]),
	.Y(N_80)
);
defparam iPRDATA29_1_i_o2.INIT=4'h7;
// @30:130
  CFG2 \PSELSBUS_0_RNITE1U7[2]  (
	.A(PSELSBUS[2]),
	.B(PSELSBUS[3]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR_1)
);
defparam \PSELSBUS_0_RNITE1U7[2] .INIT=4'h8;
// @30:110
  CFG2 \PRDATA_0_iv_0_a2_2_1[1]  (
	.A(PSELSBUS[0]),
	.B(PSELSBUS[1]),
	.Y(N_95_1)
);
defparam \PRDATA_0_iv_0_a2_2_1[1] .INIT=4'h1;
// @30:116
  CFG2 iPRDATA27_2_0_a2 (
	.A(PSELSBUS[2]),
	.B(PSELSBUS[3]),
	.Y(iPRDATA27_2)
);
defparam iPRDATA27_2_0_a2.INIT=4'h1;
// @30:110
  CFG4 \PRDATA_0_iv_0_a2_3_7[3]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_10),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.Y(PRDATA_0_iv_0_a2_3_7_Z[3])
);
defparam \PRDATA_0_iv_0_a2_3_7[3] .INIT=16'h2000;
// @30:110
  CFG4 \PRDATA_0_iv_0_a2_3_6[3]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_8),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_6),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7),
	.Y(PRDATA_0_iv_0_a2_3_6_Z[3])
);
defparam \PRDATA_0_iv_0_a2_3_6[3] .INIT=16'h8000;
// @30:110
  CFG4 \PRDATA_0_iv_0_a2_3_5[3]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_1),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_0),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_11),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_9),
	.Y(PRDATA_0_iv_0_a2_3_5_Z[3])
);
defparam \PRDATA_0_iv_0_a2_3_5[3] .INIT=16'h1000;
// @30:102
  CFG3 \PSELSBUS_0_a2_0[2]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_24),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_25),
	.Y(PSELSBUS_0_a2_0_Z[2])
);
defparam \PSELSBUS_0_a2_0[2] .INIT=8'h48;
// @30:106
  CFG4 \PSELSBUS_0_a2_0[0]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_25),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_24),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_27),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26),
	.Y(PSELSBUS_0_a2_0_Z[0])
);
defparam \PSELSBUS_0_a2_0[0] .INIT=16'h0444;
// @30:104
  CFG4 \PSELSBUS_0_a2_1[1]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_25),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_24),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_27),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26),
	.Y(PSELSBUS_0_a2_1_Z[1])
);
defparam \PSELSBUS_0_a2_1[1] .INIT=16'h0222;
// @30:116
  CFG3 iPRDATA27_i_o4 (
	.A(PSELSBUS[0]),
	.B(iPRDATA27_2),
	.C(PSELSBUS[1]),
	.Y(N_173)
);
defparam iPRDATA27_i_o4.INIT=8'hF7;
// @30:110
  CFG4 \PRDATA_0_iv_0_a4_0_0[6]  (
	.A(GPOUT_reg57),
	.B(N_25),
	.C(GEN_BITS[6]),
	.D(GPOUT_reg[6]),
	.Y(PRDATA_0_iv_0_a4_0[6])
);
defparam \PRDATA_0_iv_0_a4_0_0[6] .INIT=16'hC840;
// @30:112
  CFG3 iPRDATA_0_sqmuxa_0_a2 (
	.A(N_95_1),
	.B(iPRDATA27_2),
	.C(MIV_APB3_0_APBmslave0_PSELx),
	.Y(iPRDATA_0_sqmuxa)
);
defparam iPRDATA_0_sqmuxa_0_a2.INIT=8'h80;
// @30:120
  CFG4 iPRDATA31 (
	.A(PSELSBUS[3]),
	.B(PSELSBUS[2]),
	.C(PSELSBUS[1]),
	.D(PSELSBUS[0]),
	.Y(iPRDATA31_Z)
);
defparam iPRDATA31.INIT=16'h0400;
// @30:110
  CFG4 \PRDATA_0_iv_0_a2_2[1]  (
	.A(N_95_1),
	.B(iPRDATA27_2),
	.C(MIV_APB3_0_APBmslave0_PRDATA[1]),
	.D(MIV_APB3_0_APBmslave0_PSELx),
	.Y(N_95)
);
defparam \PRDATA_0_iv_0_a2_2[1] .INIT=16'h8000;
// @30:110
  CFG2 \PRDATA_0_iv_0_a2[1]  (
	.A(N_173),
	.B(MIV_APB3_0_APBmslave1_PRDATA[1]),
	.Y(N_92)
);
defparam \PRDATA_0_iv_0_a2[1] .INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNILCRA8 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[8]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[8])
);
defparam iPRDATA29_i_o4_RNILCRA8.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNIMDRA8 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[9]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[9])
);
defparam iPRDATA29_i_o4_RNIMDRA8.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNIUPMS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[10]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[10])
);
defparam iPRDATA29_i_o4_RNIUPMS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNIVQMS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[11]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[11])
);
defparam iPRDATA29_i_o4_RNIVQMS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI0SMS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[12]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[12])
);
defparam iPRDATA29_i_o4_RNI0SMS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI1TMS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[13]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[13])
);
defparam iPRDATA29_i_o4_RNI1TMS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI2UMS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[14]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[14])
);
defparam iPRDATA29_i_o4_RNI2UMS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI3VMS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[15]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[15])
);
defparam iPRDATA29_i_o4_RNI3VMS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI40NS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[16]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[16])
);
defparam iPRDATA29_i_o4_RNI40NS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI51NS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[17]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[17])
);
defparam iPRDATA29_i_o4_RNI51NS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI62NS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[18]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[18])
);
defparam iPRDATA29_i_o4_RNI62NS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI73NS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[19]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[19])
);
defparam iPRDATA29_i_o4_RNI73NS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNIVRNS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[20]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[20])
);
defparam iPRDATA29_i_o4_RNIVRNS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI0TNS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[21]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[21])
);
defparam iPRDATA29_i_o4_RNI0TNS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI1UNS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[22]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[22])
);
defparam iPRDATA29_i_o4_RNI1UNS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI2VNS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[23]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[23])
);
defparam iPRDATA29_i_o4_RNI2VNS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI30OS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[24]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[24])
);
defparam iPRDATA29_i_o4_RNI30OS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI52OS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[26]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[26])
);
defparam iPRDATA29_i_o4_RNI52OS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI63OS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[27]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[27])
);
defparam iPRDATA29_i_o4_RNI63OS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI74OS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[28]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[28])
);
defparam iPRDATA29_i_o4_RNI74OS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI85OS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[29]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[29])
);
defparam iPRDATA29_i_o4_RNI85OS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI0UOS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[30]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[30])
);
defparam iPRDATA29_i_o4_RNI0UOS9.INIT=4'h4;
// @30:118
  CFG2 iPRDATA29_i_o4_RNI1VOS9 (
	.A(N_28),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[31]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[31])
);
defparam iPRDATA29_i_o4_RNI1VOS9.INIT=4'h4;
// @30:110
  CFG3 \PRDATA_0_iv_0_a2_3_9[3]  (
	.A(PRDATA_0_iv_0_a2_3_5_Z[3]),
	.B(PRDATA_0_iv_0_a2_3_6_Z[3]),
	.C(PRDATA_0_iv_0_a2_3_7_Z[3]),
	.Y(PRDATA_0_iv_0_a2_3_9_Z[3])
);
defparam \PRDATA_0_iv_0_a2_3_9[3] .INIT=8'h80;
// @30:110
  CFG3 \PRDATA_0_iv_RNO[0]  (
	.A(LED_1_c),
	.B(GPOUT_reg57),
	.C(iPRDATA31_Z),
	.Y(MIV_APB3_0_APBmslave5_PRDATA_m[0])
);
defparam \PRDATA_0_iv_RNO[0] .INIT=8'h80;
// @30:110
  CFG4 \PRDATA_0_iv_0_a2_2[3]  (
	.A(INTR_reg_0),
	.B(INTR_reg61),
	.C(N_25),
	.D(iPRDATA31_Z),
	.Y(N_90)
);
defparam \PRDATA_0_iv_0_a2_2[3] .INIT=16'h0800;
// @30:110
  CFG4 \PRDATA_0_iv_0_0[6]  (
	.A(PRDATA_0_iv_0_a4_0[6]),
	.B(MIV_APB3_0_APBmslave1_PRDATA[6]),
	.C(N_173),
	.D(iPRDATA31_Z),
	.Y(PRDATA_0_iv_0_0_Z[6])
);
defparam \PRDATA_0_iv_0_0[6] .INIT=16'hAE0C;
// @30:110
  CFG4 \PRDATA_0_iv_1[0]  (
	.A(iPRDATA_0_sqmuxa),
	.B(N_28),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[0]),
	.D(MIV_APB3_0_APBmslave0_PRDATA[0]),
	.Y(PRDATA_0_iv_1_Z[0])
);
defparam \PRDATA_0_iv_1[0] .INIT=16'hBA30;
// @30:110
  CFG4 \PRDATA_0_iv_1[2]  (
	.A(iPRDATA_0_sqmuxa),
	.B(N_28),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[2]),
	.D(MIV_APB3_0_APBmslave0_PRDATA[2]),
	.Y(PRDATA_0_iv_1_Z[2])
);
defparam \PRDATA_0_iv_1[2] .INIT=16'hBA30;
// @30:110
  CFG4 \PRDATA_0_iv_0_0[1]  (
	.A(GPOUT_reg57),
	.B(LED_2_c),
	.C(iPRDATA31_Z),
	.D(N_95),
	.Y(PRDATA_0_iv_0_0_Z[1])
);
defparam \PRDATA_0_iv_0_0[1] .INIT=16'hFF80;
// @30:110
  CFG4 \PRDATA_0_iv_0_a2[3]  (
	.A(LED_4_c),
	.B(gpin3_0),
	.C(N_98_1),
	.D(GPOUT_reg57),
	.Y(N_87)
);
defparam \PRDATA_0_iv_0_a2[3] .INIT=16'hA0C0;
// @30:110
  CFG4 \PRDATA_0_iv_0_a2_1[7]  (
	.A(GPOUT_reg57),
	.B(N_98_1),
	.C(GEN_BITS[7]),
	.D(GPOUT_reg[7]),
	.Y(N_98)
);
defparam \PRDATA_0_iv_0_a2_1[7] .INIT=16'hC840;
// @30:110
  CFG4 \PRDATA_0_iv_0_2[3]  (
	.A(N_90),
	.B(MIV_APB3_0_APBmslave1_PRDATA[3]),
	.C(N_87),
	.D(N_173),
	.Y(PRDATA_0_iv_0_2_Z[3])
);
defparam \PRDATA_0_iv_0_2[3] .INIT=16'hFAFE;
// @30:110
  CFG4 \PRDATA_0_iv[0]  (
	.A(N_173),
	.B(PRDATA_0_iv_1_Z[0]),
	.C(MIV_APB3_0_APBmslave1_PRDATA[0]),
	.D(MIV_APB3_0_APBmslave5_PRDATA_m[0]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[0])
);
defparam \PRDATA_0_iv[0] .INIT=16'hFFDC;
// @30:110
  CFG3 \PRDATA_0_iv_RNO[2]  (
	.A(MIV_APB3_0_APBmslave5_PRDATA_2_0),
	.B(iPRDATA31_Z),
	.C(MIV_APB3_0_APBmslave5_PRDATA_1_0),
	.Y(MIV_APB3_0_APBmslave5_PRDATA_m[2])
);
defparam \PRDATA_0_iv_RNO[2] .INIT=8'hC8;
// @30:110
  CFG4 \PRDATA_0_iv_0_a2_3_11[3]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.B(PRDATA_0_iv_0_a2_3_9_Z[3]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.D(iPSELS_0),
	.Y(PRDATA_0_iv_0_a2_3_11_Z[3])
);
defparam \PRDATA_0_iv_0_a2_3_11[3] .INIT=16'h4000;
// @30:110
  CFG4 \PRDATA_0_iv_0[1]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[1]),
	.B(PRDATA_0_iv_0_0_Z[1]),
	.C(N_92),
	.D(N_28),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[1])
);
defparam \PRDATA_0_iv_0[1] .INIT=16'hFCFE;
// @30:100
  CFG4 \PSELSBUS_0[3]  (
	.A(N_152_1),
	.B(iPSELS_0),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_27),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx_1),
	.Y(PSELSBUS[3])
);
defparam \PSELSBUS_0[3] .INIT=16'hCCEC;
// @30:110
  CFG4 \PRDATA_0_iv[2]  (
	.A(N_173),
	.B(PRDATA_0_iv_1_Z[2]),
	.C(MIV_APB3_0_APBmslave1_PRDATA[2]),
	.D(MIV_APB3_0_APBmslave5_PRDATA_m[2]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[2])
);
defparam \PRDATA_0_iv[2] .INIT=16'hFFDC;
// @30:104
  CFG4 \PSELSBUS_0[1]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.B(PSELSBUS_0_a2_1_Z[1]),
	.C(iPSELS_0),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx),
	.Y(PSELSBUS[1])
);
defparam \PSELSBUS_0[1] .INIT=16'hFFF8;
// @30:106
  CFG4 \PSELSBUS_0[0]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.B(PSELSBUS_0_a2_0_Z[0]),
	.C(iPSELS_0),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx),
	.Y(PSELSBUS[0])
);
defparam \PSELSBUS_0[0] .INIT=16'hFFF8;
// @30:130
  CFG4 iPRDATA29_1_i_o2_RNI4QFJI (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR_1),
	.B(N_80),
	.C(N_170),
	.D(iPSELS_0),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR)
);
defparam iPRDATA29_1_i_o2_RNI4QFJI.INIT=16'h2000;
// @30:110
  CFG3 \PRDATA_0_iv_0_a2_3[3]  (
	.A(PRDATA_0_iv_0_a2_3_11_Z[3]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR_1),
	.C(N_80),
	.Y(iPRDATAS15_m[3])
);
defparam \PRDATA_0_iv_0_a2_3[3] .INIT=8'h08;
// @30:110
  CFG3 \PRDATA_0_iv_0_0[7]  (
	.A(N_173),
	.B(iPRDATAS15_m[3]),
	.C(MIV_APB3_0_APBmslave1_PRDATA[7]),
	.Y(PRDATA_0_iv_0_0_Z[7])
);
defparam \PRDATA_0_iv_0_0[7] .INIT=8'hDC;
// @30:110
  CFG3 \PRDATA_0_iv_0[25]  (
	.A(iPRDATAS15_m[3]),
	.B(N_28),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[25]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[25])
);
defparam \PRDATA_0_iv_0[25] .INIT=8'hBA;
// @30:110
  CFG4 \PRDATA_0_iv_0[3]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[3]),
	.B(iPRDATAS15_m[3]),
	.C(N_28),
	.D(PRDATA_0_iv_0_2_Z[3]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[3])
);
defparam \PRDATA_0_iv_0[3] .INIT=16'hFFCE;
// @30:110
  CFG4 \PRDATA_0_iv_0[6]  (
	.A(iPRDATAS15_m[3]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[6]),
	.C(N_28),
	.D(PRDATA_0_iv_0_0_Z[6]),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[6])
);
defparam \PRDATA_0_iv_0[6] .INIT=16'hFFAE;
// @30:110
  CFG4 \PRDATA_0_iv_0[7]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[7]),
	.B(N_98),
	.C(PRDATA_0_iv_0_0_Z[7]),
	.D(N_28),
	.Y(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[7])
);
defparam \PRDATA_0_iv_0[7] .INIT=16'hFCFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_APB3_MUXPTOB3 */

module MIV_APB3_Z4 (
  GPIO_OUT_net_0,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR,
  INTR_reg_0,
  MIV_APB3_0_APBmslave0_PRDATA,
  gpin3_0,
  GEN_BITS,
  GPOUT_reg,
  MIV_APB3_0_APBmslave5_PRDATA_2_0,
  MIV_APB3_0_APBmslave5_PRDATA_1_0,
  MIV_APB3_0_APBmslave1_PRDATA,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA,
  un14_PRDATA_o,
  GPOUT_reg57,
  N_25,
  LED_1_c,
  INTR_reg61,
  LED_2_c,
  LED_4_c,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE,
  N_170,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR,
  MIV_APB3_0_APBmslave0_PSELx,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx
)
;
input [5:4] GPIO_OUT_net_0 ;
input [4:2] MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR ;
input [27:0] MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR ;
input INTR_reg_0 ;
input [2:0] MIV_APB3_0_APBmslave0_PRDATA ;
input gpin3_0 ;
input [7:6] GEN_BITS ;
input [7:6] GPOUT_reg ;
input MIV_APB3_0_APBmslave5_PRDATA_2_0 ;
input MIV_APB3_0_APBmslave5_PRDATA_1_0 ;
input [7:0] MIV_APB3_0_APBmslave1_PRDATA ;
input [31:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA ;
output [31:0] MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA ;
input un14_PRDATA_o ;
input GPOUT_reg57 ;
input N_25 ;
input LED_1_c ;
input INTR_reg61 ;
input LED_2_c ;
input LED_4_c ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
input N_170 ;
output MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR ;
output MIV_APB3_0_APBmslave0_PSELx ;
output MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx ;
wire INTR_reg_0 ;
wire gpin3_0 ;
wire MIV_APB3_0_APBmslave5_PRDATA_2_0 ;
wire MIV_APB3_0_APBmslave5_PRDATA_1_0 ;
wire un14_PRDATA_o ;
wire GPOUT_reg57 ;
wire N_25 ;
wire LED_1_c ;
wire INTR_reg61 ;
wire LED_2_c ;
wire LED_4_c ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire N_170 ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR ;
wire MIV_APB3_0_APBmslave0_PSELx ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx ;
wire [15:15] iPSELS_0_a2_8_Z;
wire [15:15] iPSELS_0_a2_7_Z;
wire [15:15] iPSELS_0_a2_6_Z;
wire [15:15] iPSELS_0_a2_11_Z;
wire [15:15] iPSELS;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx_1 ;
wire N_152_1 ;
wire N_99 ;
wire GND ;
wire VCC ;
// @32:311
  CFG4 \iPSELS_0_a2[3]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx_1),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[27]),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[26]),
	.Y(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx)
);
defparam \iPSELS_0_a2[3] .INIT=16'h0008;
// @32:311
  CFG2 \iPSELS_1[3]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[24]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[25]),
	.Y(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx_1)
);
defparam \iPSELS_1[3] .INIT=4'h8;
// @32:311
  CFG2 \iPSELS_2[3]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[26]),
	.Y(N_152_1)
);
defparam \iPSELS_2[3] .INIT=4'h2;
// @32:311
  CFG2 \iPSELS_0_o2[0]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[27]),
	.Y(N_99)
);
defparam \iPSELS_0_o2[0] .INIT=4'hD;
// @32:311
  CFG4 \iPSELS_0_a2_8[15]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[21]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[13]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[15]),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[14]),
	.Y(iPSELS_0_a2_8_Z[15])
);
defparam \iPSELS_0_a2_8[15] .INIT=16'h8000;
// @32:311
  CFG4 \iPSELS_0_a2_7[15]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[17]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[16]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[12]),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[18]),
	.Y(iPSELS_0_a2_7_Z[15])
);
defparam \iPSELS_0_a2_7[15] .INIT=16'h8000;
// @32:311
  CFG4 \iPSELS_0_a2_6[15]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[22]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[23]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[20]),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[19]),
	.Y(iPSELS_0_a2_6_Z[15])
);
defparam \iPSELS_0_a2_6[15] .INIT=16'h8000;
// @32:311
  CFG4 \iPSELS_0_a2[0]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[24]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[25]),
	.C(N_99),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[26]),
	.Y(MIV_APB3_0_APBmslave0_PSELx)
);
defparam \iPSELS_0_a2[0] .INIT=16'h0001;
// @32:311
  CFG4 \iPSELS_0_a2_11[15]  (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[27]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[26]),
	.C(iPSELS_0_a2_7_Z[15]),
	.D(iPSELS_0_a2_6_Z[15]),
	.Y(iPSELS_0_a2_11_Z[15])
);
defparam \iPSELS_0_a2_11[15] .INIT=16'h8000;
// @32:311
  CFG4 \iPSELS_0_a2[15]  (
	.A(iPSELS_0_a2_8_Z[15]),
	.B(iPSELS_0_a2_11_Z[15]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx_1),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.Y(iPSELS[15])
);
defparam \iPSELS_0_a2[15] .INIT=16'h8000;
// @32:493
  MIV_APB3_MUXPTOB3 u_mux_p_to_b3 (
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[31:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[31:0]),
	.MIV_APB3_0_APBmslave1_PRDATA(MIV_APB3_0_APBmslave1_PRDATA[7:0]),
	.MIV_APB3_0_APBmslave5_PRDATA_1_0(MIV_APB3_0_APBmslave5_PRDATA_1_0),
	.MIV_APB3_0_APBmslave5_PRDATA_2_0(MIV_APB3_0_APBmslave5_PRDATA_2_0),
	.GPOUT_reg(GPOUT_reg[7:6]),
	.GEN_BITS(GEN_BITS[7:6]),
	.gpin3_0(gpin3_0),
	.MIV_APB3_0_APBmslave0_PRDATA(MIV_APB3_0_APBmslave0_PRDATA[2:0]),
	.INTR_reg_0(INTR_reg_0),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_27(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[27]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_10(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[10]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_8(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[8]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_6(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[6]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[5]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[7]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_1(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[1]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_0(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[0]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_11(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[11]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_9(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[9]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_24(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[24]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[26]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_25(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[25]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4:2]),
	.GPIO_OUT_net_0(GPIO_OUT_net_0[5:4]),
	.iPSELS_0(iPSELS[15]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR),
	.N_170(N_170),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx_1(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx_1),
	.N_152_1(N_152_1),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.LED_4_c(LED_4_c),
	.LED_2_c(LED_2_c),
	.INTR_reg61(INTR_reg61),
	.LED_1_c(LED_1_c),
	.MIV_APB3_0_APBmslave0_PSELx(MIV_APB3_0_APBmslave0_PSELx),
	.N_25(N_25),
	.GPOUT_reg57(GPOUT_reg57),
	.un14_PRDATA_o(un14_PRDATA_o),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_APB3_Z4 */

module apb_interface_0s_4096_8192_2097156 (
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_2,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA,
  interrupt_enable_data,
  plic_irq_id,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR,
  interrupt_enable_wr_data,
  MIV_APB3_0_APBmslave0_PRDATA,
  N_138,
  N_128,
  N_142,
  MIV_APB3_0_APBmslave0_PSELx,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE,
  interrupt_enable_wr_valid,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN,
  interrupt_claim_complete_wr_valid_i,
  interrupt_claim_complete_wr_valid
)
;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0 ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_2 ;
input [2:1] MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA ;
input [2:1] interrupt_enable_data ;
input [1:0] plic_irq_id ;
input [23:5] MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR ;
output [2:1] interrupt_enable_wr_data ;
output [2:0] MIV_APB3_0_APBmslave0_PRDATA ;
output N_138 ;
input N_128 ;
output N_142 ;
input MIV_APB3_0_APBmslave0_PSELx ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
output interrupt_enable_wr_valid ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
output interrupt_claim_complete_wr_valid_i ;
output interrupt_claim_complete_wr_valid ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0 ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_2 ;
wire N_138 ;
wire N_128 ;
wire N_142 ;
wire MIV_APB3_0_APBmslave0_PSELx ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
wire interrupt_enable_wr_valid ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire interrupt_claim_complete_wr_valid_i ;
wire interrupt_claim_complete_wr_valid ;
wire [0:0] interrupt_claim_complete_wr_valid_2;
wire [1:0] TARGET_PRDATA_6;
wire [2:2] interrupt_enable_wr_data_4;
wire [1:1] interrupt_enable_wr_data_4_Z;
wire interrupt_enable_wr_valid16 ;
wire interrupt_enable_wr_valid16_i_0 ;
wire interrupt_enable_wr_valid17 ;
wire interrupt_enable_wr_valid17_i_0 ;
wire VCC ;
wire GND ;
wire interrupt_enable_wr_data_0_sqmuxa ;
wire N_33_i ;
wire un1_interrupt_enable_wr_valid16_2_i ;
wire un1_interrupt_enable_wr_valid17_1_i ;
wire interrupt_enable_wr_valid16_i_12 ;
wire interrupt_enable_wr_valid17_0_a2_8_Z ;
wire interrupt_enable_wr_valid17_0_a2_7_Z ;
wire interrupt_enable_wr_valid16_0_a2_7_Z ;
wire interrupt_enable_wr_valid16_0_a2_6_Z ;
wire interrupt_enable_wr_valid16_0_a2_5_Z ;
wire interrupt_enable_wr_valid16_i_10 ;
wire N_118_i ;
wire interrupt_enable_wr_valid17_0_a2_11_Z ;
wire interrupt_enable_wr_valid17_0_a2_10_Z ;
wire interrupt_enable_wr_valid16_0_a2_11_Z ;
  CFG1 \interrupt_claim_complete_wr_valid_RNO[0]  (
	.A(interrupt_enable_wr_valid16),
	.Y(interrupt_enable_wr_valid16_i_0)
);
defparam \interrupt_claim_complete_wr_valid_RNO[0] .INIT=2'h1;
  CFG1 \interrupt_enable_wr_valid_RNO[0]  (
	.A(interrupt_enable_wr_valid17),
	.Y(interrupt_enable_wr_valid17_i_0)
);
defparam \interrupt_enable_wr_valid_RNO[0] .INIT=2'h1;
  CFG1 \interrupt_claim_complete_wr_valid_RNIUQAA[0]  (
	.A(interrupt_claim_complete_wr_valid),
	.Y(interrupt_claim_complete_wr_valid_i)
);
defparam \interrupt_claim_complete_wr_valid_RNIUQAA[0] .INIT=2'h1;
// @24:95
  SLE \interrupt_claim_complete_wr_valid[0]  (
	.Q(interrupt_claim_complete_wr_valid),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_claim_complete_wr_valid_2[0]),
	.EN(interrupt_enable_wr_valid16_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:95
  SLE \interrupt_enable_wr_valid[0]  (
	.Q(interrupt_enable_wr_valid),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_enable_wr_data_0_sqmuxa),
	.EN(interrupt_enable_wr_valid17_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:95
  SLE \TARGET_PRDATA[2]  (
	.Q(MIV_APB3_0_APBmslave0_PRDATA[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_33_i),
	.EN(un1_interrupt_enable_wr_valid16_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:95
  SLE \TARGET_PRDATA[1]  (
	.Q(MIV_APB3_0_APBmslave0_PRDATA[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(TARGET_PRDATA_6[1]),
	.EN(un1_interrupt_enable_wr_valid16_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:95
  SLE \TARGET_PRDATA[0]  (
	.Q(MIV_APB3_0_APBmslave0_PRDATA[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(TARGET_PRDATA_6[0]),
	.EN(un1_interrupt_enable_wr_valid16_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:95
  SLE \interrupt_enable_wr_data_Z[2]  (
	.Q(interrupt_enable_wr_data[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_enable_wr_data_4[2]),
	.EN(un1_interrupt_enable_wr_valid17_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:95
  SLE \interrupt_enable_wr_data_Z[1]  (
	.Q(interrupt_enable_wr_data[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_enable_wr_data_4_Z[1]),
	.EN(un1_interrupt_enable_wr_valid17_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:106
  CFG4 \interrupt_claim_complete_wr_valid_2_0_a2[0]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.C(interrupt_enable_wr_valid17),
	.D(MIV_APB3_0_APBmslave0_PSELx),
	.Y(interrupt_claim_complete_wr_valid_2[0])
);
defparam \interrupt_claim_complete_wr_valid_2_0_a2[0] .INIT=16'h8000;
// @24:107
  CFG4 interrupt_enable_wr_data_0_sqmuxa_0_a2 (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.C(interrupt_enable_wr_valid16),
	.D(MIV_APB3_0_APBmslave0_PSELx),
	.Y(interrupt_enable_wr_data_0_sqmuxa)
);
defparam interrupt_enable_wr_data_0_sqmuxa_0_a2.INIT=16'h8000;
// @24:126
  CFG2 \TARGET_PRDATA_RNO[0]  (
	.A(interrupt_enable_wr_valid17),
	.B(plic_irq_id[0]),
	.Y(TARGET_PRDATA_6[0])
);
defparam \TARGET_PRDATA_RNO[0] .INIT=4'h8;
// @24:107
  CFG2 interrupt_enable_wr_valid16_12 (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[22]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[23]),
	.Y(interrupt_enable_wr_valid16_i_12)
);
defparam interrupt_enable_wr_valid16_12.INIT=4'h1;
// @24:107
  CFG2 interrupt_enable_wr_valid16_0_a2_0 (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[5]),
	.Y(N_142)
);
defparam interrupt_enable_wr_valid16_0_a2_0.INIT=4'h1;
// @24:126
  CFG4 interrupt_enable_wr_valid17_0_a2_8 (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[20]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[18]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[8]),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[9]),
	.Y(interrupt_enable_wr_valid17_0_a2_8_Z)
);
defparam interrupt_enable_wr_valid17_0_a2_8.INIT=16'h0001;
// @24:126
  CFG4 interrupt_enable_wr_valid17_0_a2_7 (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[19]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[17]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[16]),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[5]),
	.Y(interrupt_enable_wr_valid17_0_a2_7_Z)
);
defparam interrupt_enable_wr_valid17_0_a2_7.INIT=16'h0001;
// @24:107
  CFG4 interrupt_enable_wr_valid16_0_a2_7 (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[20]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[11]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[9]),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[8]),
	.Y(interrupt_enable_wr_valid16_0_a2_7_Z)
);
defparam interrupt_enable_wr_valid16_0_a2_7.INIT=16'h0001;
// @24:107
  CFG4 interrupt_enable_wr_valid16_0_a2_6 (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[19]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[18]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[17]),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[16]),
	.Y(interrupt_enable_wr_valid16_0_a2_6_Z)
);
defparam interrupt_enable_wr_valid16_0_a2_6.INIT=16'h0001;
// @24:107
  CFG3 interrupt_enable_wr_valid16_0_a2_5 (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[21]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[13]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[10]),
	.Y(interrupt_enable_wr_valid16_0_a2_5_Z)
);
defparam interrupt_enable_wr_valid16_0_a2_5.INIT=8'h04;
// @24:107
  CFG4 interrupt_enable_wr_valid16_0_a2_10 (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[15]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[12]),
	.C(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[7]),
	.D(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[14]),
	.Y(interrupt_enable_wr_valid16_i_10)
);
defparam interrupt_enable_wr_valid16_0_a2_10.INIT=16'h0001;
// @24:106
  CFG4 \TARGET_PRDATA_6_iv_0[1]  (
	.A(plic_irq_id[1]),
	.B(interrupt_enable_data[1]),
	.C(interrupt_enable_wr_valid17),
	.D(interrupt_enable_wr_valid16),
	.Y(TARGET_PRDATA_6[1])
);
defparam \TARGET_PRDATA_6_iv_0[1] .INIT=16'hECA0;
// @24:95
  CFG2 \TARGET_PRDATA_RNO[2]  (
	.A(interrupt_enable_wr_valid16),
	.B(interrupt_enable_data[2]),
	.Y(N_33_i)
);
defparam \TARGET_PRDATA_RNO[2] .INIT=4'h8;
// @24:106
  CFG2 interrupt_enable_wr_valid17_0_a2_RNIFPK83 (
	.A(interrupt_enable_wr_valid16),
	.B(interrupt_enable_wr_valid17),
	.Y(N_118_i)
);
defparam interrupt_enable_wr_valid17_0_a2_RNIFPK83.INIT=4'hE;
// @24:126
  CFG4 interrupt_enable_wr_valid17_0_a2_11 (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[10]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[11]),
	.C(interrupt_enable_wr_valid17_0_a2_8_Z),
	.D(interrupt_enable_wr_valid16_i_12),
	.Y(interrupt_enable_wr_valid17_0_a2_11_Z)
);
defparam interrupt_enable_wr_valid17_0_a2_11.INIT=16'h1000;
// @24:126
  CFG4 interrupt_enable_wr_valid17_0_a2_10 (
	.A(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[21]),
	.B(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[13]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0),
	.D(interrupt_enable_wr_valid17_0_a2_7_Z),
	.Y(interrupt_enable_wr_valid17_0_a2_10_Z)
);
defparam interrupt_enable_wr_valid17_0_a2_10.INIT=16'h2000;
// @24:106
  CFG2 \interrupt_enable_wr_data_4[1]  (
	.A(interrupt_enable_wr_data_0_sqmuxa),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[1]),
	.Y(interrupt_enable_wr_data_4_Z[1])
);
defparam \interrupt_enable_wr_data_4[1] .INIT=4'h8;
// @24:106
  CFG2 \interrupt_enable_wr_data_4_0_a2[2]  (
	.A(interrupt_enable_wr_data_0_sqmuxa),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.Y(interrupt_enable_wr_data_4[2])
);
defparam \interrupt_enable_wr_data_4_0_a2[2] .INIT=4'h8;
// @24:126
  CFG2 interrupt_enable_wr_valid17_0_a2_0 (
	.A(N_128),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_2),
	.Y(N_138)
);
defparam interrupt_enable_wr_valid17_0_a2_0.INIT=4'h2;
// @24:95
  CFG3 interrupt_enable_wr_valid17_0_a2_RNI0T8VB_0 (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.B(N_118_i),
	.C(MIV_APB3_0_APBmslave0_PSELx),
	.Y(un1_interrupt_enable_wr_valid16_2_i)
);
defparam interrupt_enable_wr_valid17_0_a2_RNI0T8VB_0.INIT=8'h73;
// @24:107
  CFG4 interrupt_enable_wr_valid16_0_a2_11 (
	.A(interrupt_enable_wr_valid16_0_a2_6_Z),
	.B(interrupt_enable_wr_valid16_0_a2_7_Z),
	.C(interrupt_enable_wr_valid16_i_12),
	.D(interrupt_enable_wr_valid16_0_a2_5_Z),
	.Y(interrupt_enable_wr_valid16_0_a2_11_Z)
);
defparam interrupt_enable_wr_valid16_0_a2_11.INIT=16'h8000;
// @24:95
  CFG4 interrupt_enable_wr_valid17_0_a2_RNI0T8VB (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.B(interrupt_enable_wr_valid17),
	.C(interrupt_enable_wr_valid16),
	.D(MIV_APB3_0_APBmslave0_PSELx),
	.Y(un1_interrupt_enable_wr_valid17_1_i)
);
defparam interrupt_enable_wr_valid17_0_a2_RNI0T8VB.INIT=16'h2333;
// @24:107
  CFG4 interrupt_enable_wr_valid16_0_a2 (
	.A(interrupt_enable_wr_valid16_i_10),
	.B(N_142),
	.C(interrupt_enable_wr_valid16_0_a2_11_Z),
	.D(N_138),
	.Y(interrupt_enable_wr_valid16)
);
defparam interrupt_enable_wr_valid16_0_a2.INIT=16'h8000;
// @24:126
  CFG4 interrupt_enable_wr_valid17_0_a2 (
	.A(interrupt_enable_wr_valid16_i_10),
	.B(interrupt_enable_wr_valid17_0_a2_11_Z),
	.C(interrupt_enable_wr_valid17_0_a2_10_Z),
	.D(N_138),
	.Y(interrupt_enable_wr_valid17)
);
defparam interrupt_enable_wr_valid17_0_a2.INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* apb_interface_0s_4096_8192_2097156 */

module interrupt_claim_complete_2s_0s (
  interrupt_pending_reg,
  interrupt_enable_data,
  plic_irq_id,
  interrupt_complete_data,
  MIV_ESS_C0_0_PLIC_IRQ,
  interrupt_claim_complete_wr_valid,
  interrupt_claim_complete_wr_valid_i,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN
)
;
input [2:1] interrupt_pending_reg ;
input [2:1] interrupt_enable_data ;
output [1:0] plic_irq_id ;
output [2:1] interrupt_complete_data ;
output MIV_ESS_C0_0_PLIC_IRQ ;
input interrupt_claim_complete_wr_valid ;
input interrupt_claim_complete_wr_valid_i ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
wire MIV_ESS_C0_0_PLIC_IRQ ;
wire interrupt_claim_complete_wr_valid ;
wire interrupt_claim_complete_wr_valid_i ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire [2:1] int_priority_Z;
wire VCC ;
wire N_44 ;
wire GND ;
wire N_46 ;
wire un4_int_priority_0_a2_Z ;
wire interrupt_complete_data16 ;
wire interrupt_complete_data37 ;
// @25:144
  SLE \plic_interrupt_complete_generation.genblk1[1].interrupt_complete_data[1]  (
	.Q(interrupt_complete_data[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_claim_complete_wr_valid_i),
	.EN(N_44),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:144
  SLE \plic_interrupt_complete_generation.genblk1[2].interrupt_complete_data[2]  (
	.Q(interrupt_complete_data[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_claim_complete_wr_valid_i),
	.EN(N_46),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:80
  SLE \int_priority[1]  (
	.Q(int_priority_Z[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_pending_reg[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:80
  SLE \int_priority[2]  (
	.Q(int_priority_Z[2]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un4_int_priority_0_a2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:221
  SLE \plic_irq_id_1[0]  (
	.Q(plic_irq_id[0]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_complete_data16),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:221
  SLE \plic_irq_id_1[1]  (
	.Q(plic_irq_id[1]),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_complete_data37),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:158
  CFG4 interrupt_complete_data_1_sqmuxa_1_i_0 (
	.A(int_priority_Z[1]),
	.B(interrupt_enable_data[1]),
	.C(interrupt_pending_reg[1]),
	.D(interrupt_claim_complete_wr_valid),
	.Y(N_44)
);
defparam interrupt_complete_data_1_sqmuxa_1_i_0.INIT=16'hFF80;
// @25:158
  CFG4 interrupt_complete_data_1_sqmuxa_i_0 (
	.A(int_priority_Z[2]),
	.B(interrupt_enable_data[2]),
	.C(interrupt_pending_reg[2]),
	.D(interrupt_claim_complete_wr_valid),
	.Y(N_46)
);
defparam interrupt_complete_data_1_sqmuxa_i_0.INIT=16'hFF80;
// @25:88
  CFG2 un4_int_priority_0_a2 (
	.A(interrupt_pending_reg[1]),
	.B(interrupt_pending_reg[2]),
	.Y(un4_int_priority_0_a2_Z)
);
defparam un4_int_priority_0_a2.INIT=4'h4;
// @25:183
  CFG4 plic_irq_0 (
	.A(interrupt_pending_reg[2]),
	.B(interrupt_pending_reg[1]),
	.C(interrupt_enable_data[2]),
	.D(interrupt_enable_data[1]),
	.Y(MIV_ESS_C0_0_PLIC_IRQ)
);
defparam plic_irq_0.INIT=16'hECA0;
// @25:158
  CFG3 \plic_interrupt_complete_generation.genblk1[1].interrupt_complete_data16_0_a2  (
	.A(int_priority_Z[1]),
	.B(interrupt_enable_data[1]),
	.C(interrupt_pending_reg[1]),
	.Y(interrupt_complete_data16)
);
defparam \plic_interrupt_complete_generation.genblk1[1].interrupt_complete_data16_0_a2 .INIT=8'h80;
// @25:158
  CFG3 \plic_interrupt_complete_generation.genblk1[2].interrupt_complete_data37_0_a2  (
	.A(int_priority_Z[2]),
	.B(interrupt_enable_data[2]),
	.C(interrupt_pending_reg[2]),
	.Y(interrupt_complete_data37)
);
defparam \plic_interrupt_complete_generation.genblk1[2].interrupt_complete_data37_0_a2 .INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* interrupt_claim_complete_2s_0s */

module interrupt_enable_register_0s (
  interrupt_enable_wr_data_0,
  interrupt_enable_data_0,
  interrupt_enable_wr_valid,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN
)
;
input interrupt_enable_wr_data_0 ;
output interrupt_enable_data_0 ;
input interrupt_enable_wr_valid ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
wire interrupt_enable_wr_data_0 ;
wire interrupt_enable_data_0 ;
wire interrupt_enable_wr_valid ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire VCC ;
wire GND ;
// @26:67
  SLE interrupt_enable_reg (
	.Q(interrupt_enable_data_0),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_enable_wr_data_0),
	.EN(interrupt_enable_wr_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* interrupt_enable_register_0s */

module interrupt_enable_register_0s_0 (
  interrupt_enable_wr_data_0,
  interrupt_enable_data_0,
  interrupt_enable_wr_valid,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN
)
;
input interrupt_enable_wr_data_0 ;
output interrupt_enable_data_0 ;
input interrupt_enable_wr_valid ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
wire interrupt_enable_wr_data_0 ;
wire interrupt_enable_data_0 ;
wire interrupt_enable_wr_valid ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire VCC ;
wire GND ;
// @26:67
  SLE interrupt_enable_reg (
	.Q(interrupt_enable_data_0),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_enable_wr_data_0),
	.EN(interrupt_enable_wr_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* interrupt_enable_register_0s_0 */

module interrupt_pending_register_0s (
  interrupt_complete_data_0,
  GPIO_INT_net_0_0,
  interrupt_pending_reg_0,
  interrupt_in_flight,
  interrupt_claim_complete_wr_valid,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN
)
;
input interrupt_complete_data_0 ;
input GPIO_INT_net_0_0 ;
output interrupt_pending_reg_0 ;
input interrupt_in_flight ;
input interrupt_claim_complete_wr_valid ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
wire interrupt_complete_data_0 ;
wire GPIO_INT_net_0_0 ;
wire interrupt_pending_reg_0 ;
wire interrupt_in_flight ;
wire interrupt_claim_complete_wr_valid ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire [0:0] interrupt_pending_reg_3;
wire VCC ;
wire un1_interrupt_pending_valid_0_Z ;
wire GND ;
// @27:68
  SLE \interrupt_pending_reg[0]  (
	.Q(interrupt_pending_reg_0),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_pending_reg_3[0]),
	.EN(un1_interrupt_pending_valid_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:52
  CFG3 un1_interrupt_pending_valid_0 (
	.A(interrupt_claim_complete_wr_valid),
	.B(interrupt_in_flight),
	.C(GPIO_INT_net_0_0),
	.Y(un1_interrupt_pending_valid_0_Z)
);
defparam un1_interrupt_pending_valid_0.INIT=8'hBA;
// @27:76
  CFG3 \interrupt_pending_reg_3_0[0]  (
	.A(interrupt_pending_reg_0),
	.B(interrupt_claim_complete_wr_valid),
	.C(interrupt_complete_data_0),
	.Y(interrupt_pending_reg_3[0])
);
defparam \interrupt_pending_reg_3_0[0] .INIT=8'h7B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* interrupt_pending_register_0s */

module interrupt_pending_register_0s_0 (
  interrupt_complete_data_0,
  GPIO_INT_net_0_0,
  interrupt_pending_reg_0,
  interrupt_in_flight,
  interrupt_claim_complete_wr_valid,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN
)
;
input interrupt_complete_data_0 ;
input GPIO_INT_net_0_0 ;
output interrupt_pending_reg_0 ;
input interrupt_in_flight ;
input interrupt_claim_complete_wr_valid ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
wire interrupt_complete_data_0 ;
wire GPIO_INT_net_0_0 ;
wire interrupt_pending_reg_0 ;
wire interrupt_in_flight ;
wire interrupt_claim_complete_wr_valid ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire [0:0] interrupt_pending_reg_3;
wire VCC ;
wire un1_interrupt_pending_valid_0_0 ;
wire GND ;
// @27:68
  SLE \interrupt_pending_reg[0]  (
	.Q(interrupt_pending_reg_0),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(interrupt_pending_reg_3[0]),
	.EN(un1_interrupt_pending_valid_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:52
  CFG3 un1_interrupt_pending_valid_0 (
	.A(interrupt_claim_complete_wr_valid),
	.B(interrupt_in_flight),
	.C(GPIO_INT_net_0_0),
	.Y(un1_interrupt_pending_valid_0_0)
);
defparam un1_interrupt_pending_valid_0.INIT=8'hBA;
// @27:76
  CFG3 \interrupt_pending_reg_3_0[0]  (
	.A(interrupt_pending_reg_0),
	.B(interrupt_claim_complete_wr_valid),
	.C(interrupt_complete_data_0),
	.Y(interrupt_pending_reg_3[0])
);
defparam \interrupt_pending_reg_3_0[0] .INIT=8'h7B;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* interrupt_pending_register_0s_0 */

module plic_gateway_0s (
  GPIO_INT_net_0_0,
  interrupt_complete_data_0,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN,
  interrupt_in_flight_1z
)
;
input GPIO_INT_net_0_0 ;
input interrupt_complete_data_0 ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
output interrupt_in_flight_1z ;
wire GPIO_INT_net_0_0 ;
wire interrupt_complete_data_0 ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire interrupt_in_flight_1z ;
wire VCC ;
wire N_37_i ;
wire GND ;
// @28:71
  SLE interrupt_in_flight (
	.Q(interrupt_in_flight_1z),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_37_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:71
  CFG3 interrupt_in_flight_RNO (
	.A(interrupt_in_flight_1z),
	.B(interrupt_complete_data_0),
	.C(GPIO_INT_net_0_0),
	.Y(N_37_i)
);
defparam interrupt_in_flight_RNO.INIT=8'h32;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* plic_gateway_0s */

module plic_gateway_0s_0 (
  GPIO_INT_net_0_0,
  interrupt_complete_data_0,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN,
  interrupt_in_flight_1z
)
;
input GPIO_INT_net_0_0 ;
input interrupt_complete_data_0 ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input ESS_SYS_RESETN ;
output interrupt_in_flight_1z ;
wire GPIO_INT_net_0_0 ;
wire interrupt_complete_data_0 ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN ;
wire interrupt_in_flight_1z ;
wire VCC ;
wire N_35_i ;
wire GND ;
// @28:71
  SLE interrupt_in_flight (
	.Q(interrupt_in_flight_1z),
	.ADn(VCC),
	.ALn(ESS_SYS_RESETN),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_35_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:71
  CFG3 interrupt_in_flight_RNO (
	.A(interrupt_in_flight_1z),
	.B(interrupt_complete_data_0),
	.C(GPIO_INT_net_0_0),
	.Y(N_35_i)
);
defparam interrupt_in_flight_RNO.INIT=8'h32;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* plic_gateway_0s_0 */

module MIV_PLIC_2s_26s_0s (
  GPIO_INT_net_0,
  MIV_APB3_0_APBmslave0_PRDATA,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_2,
  MIV_ESS_C0_0_PLIC_IRQ,
  ESS_SYS_RESETN,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE,
  MIV_APB3_0_APBmslave0_PSELx,
  N_142,
  N_128,
  N_138
)
;
input [3:2] GPIO_INT_net_0 ;
output [2:0] MIV_APB3_0_APBmslave0_PRDATA ;
input [23:5] MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR ;
input [2:1] MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0 ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_2 ;
output MIV_ESS_C0_0_PLIC_IRQ ;
input ESS_SYS_RESETN ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
input MIV_APB3_0_APBmslave0_PSELx ;
output N_142 ;
input N_128 ;
output N_138 ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0 ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_2 ;
wire MIV_ESS_C0_0_PLIC_IRQ ;
wire ESS_SYS_RESETN ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire MIV_APB3_0_APBmslave0_PSELx ;
wire N_142 ;
wire N_128 ;
wire N_138 ;
wire [2:1] interrupt_enable_data;
wire [1:0] plic_irq_id;
wire [2:1] interrupt_enable_wr_data;
wire [2:1] interrupt_pending_reg;
wire [2:1] interrupt_complete_data;
wire N_972 ;
wire interrupt_enable_wr_valid ;
wire interrupt_claim_complete_wr_valid_i ;
wire interrupt_claim_complete_wr_valid ;
wire interrupt_in_flight ;
wire interrupt_in_flight_0 ;
wire GND ;
wire VCC ;
// @29:92
  apb_interface_0s_4096_8192_2097156 apb_interface_0 (
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_2(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_2),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2:1]),
	.interrupt_enable_data(interrupt_enable_data[2:1]),
	.plic_irq_id(plic_irq_id[1:0]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR({MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[23:7], N_972, MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[5]}),
	.interrupt_enable_wr_data(interrupt_enable_wr_data[2:1]),
	.MIV_APB3_0_APBmslave0_PRDATA(MIV_APB3_0_APBmslave0_PRDATA[2:0]),
	.N_138(N_138),
	.N_128(N_128),
	.N_142(N_142),
	.MIV_APB3_0_APBmslave0_PSELx(MIV_APB3_0_APBmslave0_PSELx),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.interrupt_enable_wr_valid(interrupt_enable_wr_valid),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN),
	.interrupt_claim_complete_wr_valid_i(interrupt_claim_complete_wr_valid_i),
	.interrupt_claim_complete_wr_valid(interrupt_claim_complete_wr_valid)
);
// @29:112
  interrupt_claim_complete_2s_0s interrupt_claim_complete_0 (
	.interrupt_pending_reg(interrupt_pending_reg[2:1]),
	.interrupt_enable_data(interrupt_enable_data[2:1]),
	.plic_irq_id(plic_irq_id[1:0]),
	.interrupt_complete_data(interrupt_complete_data[2:1]),
	.MIV_ESS_C0_0_PLIC_IRQ(MIV_ESS_C0_0_PLIC_IRQ),
	.interrupt_claim_complete_wr_valid(interrupt_claim_complete_wr_valid),
	.interrupt_claim_complete_wr_valid_i(interrupt_claim_complete_wr_valid_i),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN)
);
// @29:131
  interrupt_enable_register_0s \plic_core_ie.genblk1[2].interrupt_enable_register_0  (
	.interrupt_enable_wr_data_0(interrupt_enable_wr_data[2]),
	.interrupt_enable_data_0(interrupt_enable_data[2]),
	.interrupt_enable_wr_valid(interrupt_enable_wr_valid),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN)
);
// @29:131
  interrupt_enable_register_0s_0 \plic_core_ie.genblk1[1].interrupt_enable_register_0  (
	.interrupt_enable_wr_data_0(interrupt_enable_wr_data[1]),
	.interrupt_enable_data_0(interrupt_enable_data[1]),
	.interrupt_enable_wr_valid(interrupt_enable_wr_valid),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN)
);
// @29:150
  interrupt_pending_register_0s \plic_core_ip.genblk1[2].interrupt_pending_register  (
	.interrupt_complete_data_0(interrupt_complete_data[2]),
	.GPIO_INT_net_0_0(GPIO_INT_net_0[3]),
	.interrupt_pending_reg_0(interrupt_pending_reg[2]),
	.interrupt_in_flight(interrupt_in_flight),
	.interrupt_claim_complete_wr_valid(interrupt_claim_complete_wr_valid),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN)
);
// @29:150
  interrupt_pending_register_0s_0 \plic_core_ip.genblk1[1].interrupt_pending_register  (
	.interrupt_complete_data_0(interrupt_complete_data[1]),
	.GPIO_INT_net_0_0(GPIO_INT_net_0[2]),
	.interrupt_pending_reg_0(interrupt_pending_reg[1]),
	.interrupt_in_flight(interrupt_in_flight_0),
	.interrupt_claim_complete_wr_valid(interrupt_claim_complete_wr_valid),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN)
);
  plic_gateway_0s \plic_core_plic_gateway.genblk1[1].plic_gateway  (
	.GPIO_INT_net_0_0(GPIO_INT_net_0[2]),
	.interrupt_complete_data_0(interrupt_complete_data[1]),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN),
	.interrupt_in_flight_1z(interrupt_in_flight_0)
);
  plic_gateway_0s_0 \plic_core_plic_gateway.genblk1[2].plic_gateway  (
	.GPIO_INT_net_0_0(GPIO_INT_net_0[3]),
	.interrupt_complete_data_0(interrupt_complete_data[2]),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN),
	.interrupt_in_flight_1z(interrupt_in_flight)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_PLIC_2s_26s_0s */

module MIV_ESS_RESET_CTRL_26s_32768s_0s (
  dff,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  ESS_SYS_RESETN_1z
)
;
input dff ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
output ESS_SYS_RESETN_1z ;
wire dff ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire ESS_SYS_RESETN_1z ;
wire VCC ;
wire GND ;
// @23:75
  SLE ESS_SYS_RESETN (
	.Q(ESS_SYS_RESETN_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(dff),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_ESS_RESET_CTRL_26s_32768s_0s */

module MIV_ESS_C0 (
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR,
  GPIO_OUT_net_0,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR,
  dff,
  MIV_ESS_C0_0_PLIC_IRQ,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR,
  MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE,
  RX_c,
  TX_c,
  LED_1_c,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  LED_2_c,
  LED_3_c,
  LED_4_c,
  sram_test_module_0_error_latch,
  INT_2_c,
  sram_test_module_0_done_irq
)
;
output [31:0] MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA ;
input [31:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA ;
input [27:0] MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR ;
output [5:4] GPIO_OUT_net_0 ;
input [7:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA ;
input [4:2] MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR ;
input dff ;
output MIV_ESS_C0_0_PLIC_IRQ ;
output MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
output MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR ;
input MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
input RX_c ;
output TX_c ;
output LED_1_c ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
output LED_2_c ;
output LED_3_c ;
output LED_4_c ;
input sram_test_module_0_error_latch ;
input INT_2_c ;
input sram_test_module_0_done_irq ;
wire dff ;
wire MIV_ESS_C0_0_PLIC_IRQ ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
wire RX_c ;
wire TX_c ;
wire LED_1_c ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire LED_2_c ;
wire LED_3_c ;
wire LED_4_c ;
wire sram_test_module_0_error_latch ;
wire INT_2_c ;
wire sram_test_module_0_done_irq ;
wire [2:2] MIV_APB3_0_APBmslave5_PRDATA_1;
wire [2:2] MIV_APB3_0_APBmslave5_PRDATA_2;
wire [3:3] INTR_reg;
wire [3:3] gpin3;
wire [7:6] GEN_BITS;
wire [3:2] GPIO_INT_net_0;
wire [7:6] GPOUT_reg;
wire [7:0] MIV_APB3_0_APBmslave1_PRDATA;
wire [2:0] MIV_APB3_0_APBmslave0_PRDATA;
wire N_103 ;
wire N_170 ;
wire N_142 ;
wire N_128 ;
wire N_25 ;
wire un14_PRDATA_o ;
wire GPOUT_reg57 ;
wire INTR_reg61 ;
wire N_138 ;
wire ESS_SYS_RESETN ;
wire N_969 ;
wire N_970 ;
wire N_971 ;
wire MIV_APB3_0_APBmslave0_PSELx ;
wire N_973 ;
wire GND ;
wire VCC ;
// @33:618
  MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 CoreGPIO_0 (
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_5(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[5]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_7(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[7]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_6(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[6]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_1(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[1]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_0(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[0]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR_26(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[26]),
	.MIV_APB3_0_APBmslave5_PRDATA_1_0(MIV_APB3_0_APBmslave5_PRDATA_1[2]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4:2]),
	.MIV_APB3_0_APBmslave5_PRDATA_2_0(MIV_APB3_0_APBmslave5_PRDATA_2[2]),
	.INTR_reg_0(INTR_reg[3]),
	.gpin3_0(gpin3[3]),
	.GEN_BITS(GEN_BITS[7:6]),
	.GPIO_INT_net_0(GPIO_INT_net_0[3:2]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[7:0]),
	.GPOUT_reg(GPOUT_reg[7:6]),
	.GPIO_OUT_net_0(GPIO_OUT_net_0[5:4]),
	.N_103(N_103),
	.N_170(N_170),
	.N_142(N_142),
	.N_128(N_128),
	.N_25(N_25),
	.un14_PRDATA_o(un14_PRDATA_o),
	.GPOUT_reg57(GPOUT_reg57),
	.INTR_reg61(INTR_reg61),
	.N_138(N_138),
	.sram_test_module_0_done_irq(sram_test_module_0_done_irq),
	.INT_2_c(INT_2_c),
	.sram_test_module_0_error_latch(sram_test_module_0_error_latch),
	.LED_4_c(LED_4_c),
	.LED_3_c(LED_3_c),
	.LED_2_c(LED_2_c),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN),
	.LED_1_c(LED_1_c)
);
// @33:650
  MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 CoreUARTapb_0 (
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[27:24]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4:2]),
	.MIV_APB3_0_APBmslave1_PRDATA(MIV_APB3_0_APBmslave1_PRDATA[7:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[7:0]),
	.TX_c(TX_c),
	.RX_c(RX_c),
	.N_170(N_170),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.N_103(N_103),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN(ESS_SYS_RESETN)
);
// @33:691
  MIV_APB3_Z4 MIV_APB3_0 (
	.GPIO_OUT_net_0(GPIO_OUT_net_0[5:4]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4:2]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR({MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[27:5], N_971, N_970, N_969, MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[1:0]}),
	.INTR_reg_0(INTR_reg[3]),
	.MIV_APB3_0_APBmslave0_PRDATA(MIV_APB3_0_APBmslave0_PRDATA[2:0]),
	.gpin3_0(gpin3[3]),
	.GEN_BITS(GEN_BITS[7:6]),
	.GPOUT_reg(GPOUT_reg[7:6]),
	.MIV_APB3_0_APBmslave5_PRDATA_2_0(MIV_APB3_0_APBmslave5_PRDATA_2[2]),
	.MIV_APB3_0_APBmslave5_PRDATA_1_0(MIV_APB3_0_APBmslave5_PRDATA_1[2]),
	.MIV_APB3_0_APBmslave1_PRDATA(MIV_APB3_0_APBmslave1_PRDATA[7:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[31:0]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[31:0]),
	.un14_PRDATA_o(un14_PRDATA_o),
	.GPOUT_reg57(GPOUT_reg57),
	.N_25(N_25),
	.LED_1_c(LED_1_c),
	.INTR_reg61(INTR_reg61),
	.LED_2_c(LED_2_c),
	.LED_4_c(LED_4_c),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.N_170(N_170),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR),
	.MIV_APB3_0_APBmslave0_PSELx(MIV_APB3_0_APBmslave0_PSELx),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx)
);
// @33:942
  MIV_PLIC_2s_26s_0s MIV_PLIC_0 (
	.GPIO_INT_net_0(GPIO_INT_net_0[3:2]),
	.MIV_APB3_0_APBmslave0_PRDATA(MIV_APB3_0_APBmslave0_PRDATA[2:0]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR({MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[23:7], N_973, MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[5]}),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2:1]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_0(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR_2(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.MIV_ESS_C0_0_PLIC_IRQ(MIV_ESS_C0_0_PLIC_IRQ),
	.ESS_SYS_RESETN(ESS_SYS_RESETN),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.MIV_APB3_0_APBmslave0_PSELx(MIV_APB3_0_APBmslave0_PSELx),
	.N_142(N_142),
	.N_128(N_128),
	.N_138(N_138)
);
  MIV_ESS_RESET_CTRL_26s_32768s_0s MIV_ESS_RESET_CTRL_0 (
	.dff(dff),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.ESS_SYS_RESETN_1z(ESS_SYS_RESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_ESS_C0 */

module PF_CCC_C0_PF_CCC_C0_0_PF_CCC (
  CLKBUF_0_Y,
  PF_CCC_C0_0_PLL_LOCK_0,
  PF_CCC_C0_0_OUT0_FABCLK_0_1
)
;
input CLKBUF_0_Y ;
output PF_CCC_C0_0_PLL_LOCK_0 ;
output PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire CLKBUF_0_Y ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire [7:0] SSCG_WAVE_TABLE_ADDR;
wire [32:0] DRI_RDATA;
wire pll_inst_0_clkint_0 ;
wire VCC ;
wire GND ;
wire DELAY_LINE_OUT_OF_RANGE ;
wire OUT1 ;
wire OUT2 ;
wire OUT3 ;
wire DRI_INTERRUPT ;
// @43:16
  CLKINT clkint_0 (
	.Y(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A(pll_inst_0_clkint_0)
);
// @43:37
  PLL pll_inst_0 (
	.POWERDOWN_N(VCC),
	.OUT0_EN(VCC),
	.OUT1_EN(GND),
	.OUT2_EN(GND),
	.OUT3_EN(GND),
	.REF_CLK_SEL(GND),
	.BYPASS_EN_N(VCC),
	.LOAD_PHASE_N(VCC),
	.SSCG_WAVE_TABLE({GND, GND, GND, GND, GND, GND, GND, GND}),
	.PHASE_DIRECTION(GND),
	.PHASE_ROTATE(GND),
	.PHASE_OUT0_SEL(GND),
	.PHASE_OUT1_SEL(GND),
	.PHASE_OUT2_SEL(GND),
	.PHASE_OUT3_SEL(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_WIDE(GND),
	.DELAY_LINE_LOAD(VCC),
	.LOCK(PF_CCC_C0_0_PLL_LOCK_0),
	.SSCG_WAVE_TABLE_ADDR(SSCG_WAVE_TABLE_ADDR[7:0]),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE),
	.REFCLK_SYNC_EN(GND),
	.REF_CLK_0(CLKBUF_0_Y),
	.REF_CLK_1(GND),
	.FB_CLK(GND),
	.OUT0(pll_inst_0_clkint_0),
	.OUT1(OUT1),
	.OUT2(OUT2),
	.OUT3(OUT3),
	.DRI_CLK(GND),
	.DRI_CTRL({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_ARST_N(VCC),
	.DRI_RDATA(DRI_RDATA[32:0]),
	.DRI_INTERRUPT(DRI_INTERRUPT)
);
defparam pll_inst_0.VCOFREQUENCY=5000;
defparam pll_inst_0.DELAY_LINE_SIMULATION_MODE="";
defparam pll_inst_0.DATA_RATE=0.0;
defparam pll_inst_0.FORMAL_NAME="";
defparam pll_inst_0.INTERFACE_NAME="";
defparam pll_inst_0.INTERFACE_LEVEL=3'h0;
defparam pll_inst_0.SOFTRESET=1'b0;
defparam pll_inst_0.SOFT_POWERDOWN_N=1'b1;
defparam pll_inst_0.RFDIV_EN=1'b1;
defparam pll_inst_0.OUT0_DIV_EN=1'b1;
defparam pll_inst_0.OUT1_DIV_EN=1'b0;
defparam pll_inst_0.OUT2_DIV_EN=1'b0;
defparam pll_inst_0.OUT3_DIV_EN=1'b0;
defparam pll_inst_0.SOFT_REF_CLK_SEL=1'b0;
defparam pll_inst_0.RESET_ON_LOCK=1'b1;
defparam pll_inst_0.BYPASS_CLK_SEL=4'h0;
defparam pll_inst_0.BYPASS_GO_EN_N=1'b1;
defparam pll_inst_0.BYPASS_PLL=4'h0;
defparam pll_inst_0.BYPASS_OUT_DIVIDER=4'h0;
defparam pll_inst_0.FF_REQUIRES_LOCK=1'b0;
defparam pll_inst_0.FSE_N=1'b0;
defparam pll_inst_0.FB_CLK_SEL_0=2'h0;
defparam pll_inst_0.FB_CLK_SEL_1=1'b0;
defparam pll_inst_0.RFDIV=6'h01;
defparam pll_inst_0.FRAC_EN=1'b0;
defparam pll_inst_0.FRAC_DAC_EN=1'b0;
defparam pll_inst_0.DIV0_RST_DELAY=3'h0;
defparam pll_inst_0.DIV0_VAL=7'h19;
defparam pll_inst_0.DIV1_RST_DELAY=3'h0;
defparam pll_inst_0.DIV1_VAL=7'h01;
defparam pll_inst_0.DIV2_RST_DELAY=3'h0;
defparam pll_inst_0.DIV2_VAL=7'h01;
defparam pll_inst_0.DIV3_RST_DELAY=3'h0;
defparam pll_inst_0.DIV3_VAL=7'h01;
defparam pll_inst_0.DIV3_CLK_SEL=1'b0;
defparam pll_inst_0.BW_INT_CTRL=2'h0;
defparam pll_inst_0.BW_PROP_CTRL=2'h1;
defparam pll_inst_0.IREF_EN=1'b1;
defparam pll_inst_0.IREF_TOGGLE=1'b0;
defparam pll_inst_0.LOCK_CNT=4'h8;
defparam pll_inst_0.DESKEW_CAL_CNT=3'h6;
defparam pll_inst_0.DESKEW_CAL_EN=1'b1;
defparam pll_inst_0.DESKEW_CAL_BYPASS=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN_2=1'b0;
defparam pll_inst_0.OUT0_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT1_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT2_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT3_PHASE_SEL=3'h0;
defparam pll_inst_0.SOFT_LOAD_PHASE_N=1'b1;
defparam pll_inst_0.SSM_DIV_VAL=6'h01;
defparam pll_inst_0.FB_FRAC_VAL=24'h000000;
defparam pll_inst_0.SSM_SPREAD_MODE=1'b0;
defparam pll_inst_0.SSM_MODULATION=5'h05;
defparam pll_inst_0.FB_INT_VAL=12'h064;
defparam pll_inst_0.SSM_EN_N=1'b1;
defparam pll_inst_0.SSM_EXT_WAVE_EN=2'h0;
defparam pll_inst_0.SSM_EXT_WAVE_MAX_ADDR=8'h00;
defparam pll_inst_0.SSM_RANDOM_EN=1'b0;
defparam pll_inst_0.SSM_RANDOM_PATTERN_SEL=2'h0;
defparam pll_inst_0.CDMUX0_SEL=2'h0;
defparam pll_inst_0.CDMUX1_SEL=1'b1;
defparam pll_inst_0.CDMUX2_SEL=1'b0;
defparam pll_inst_0.CDELAY0_SEL=8'h00;
defparam pll_inst_0.CDELAY0_EN=1'b0;
defparam pll_inst_0.DRI_EN=1'b1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_C0_PF_CCC_C0_0_PF_CCC */

module PF_CCC_C0 (
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  PF_CCC_C0_0_PLL_LOCK_0,
  CLKBUF_0_Y
)
;
output PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
output PF_CCC_C0_0_PLL_LOCK_0 ;
input CLKBUF_0_Y ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire CLKBUF_0_Y ;
wire GND ;
wire VCC ;
// @44:320
  PF_CCC_C0_PF_CCC_C0_0_PF_CCC PF_CCC_C0_0 (
	.CLKBUF_0_Y(CLKBUF_0_Y),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_C0 */

module PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM (
  PF_DPSRAM_C0_0_A_DOUT,
  sram_test_module_0_addr_portA,
  PF_CCC_C0_0_OUT0_FABCLK_0_1
)
;
output [19:0] PF_DPSRAM_C0_0_A_DOUT ;
input [9:0] sram_test_module_0_addr_portA ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire [19:0] B_DOUT;
wire GND ;
wire VCC ;
wire PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0_SB_CORRECT ;
wire PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
// @45:35
  RAM1K20 PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0 (
	.A_ADDR({sram_test_module_0_addr_portA[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT(PF_DPSRAM_C0_0_A_DOUT[19:0]),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_DOUT(B_DOUT[19:0]),
	.B_WEN({GND, GND}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0_SB_CORRECT),
	.DB_DETECT(PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0.MEMORYFILE="PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0.mem";
defparam PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0.RAMINDEX="PF_DPSRAM_C0_0%1024-1024%20-20%SPEED%0%0%DUAL-PORT%C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/sram_init_file.mem%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM */

module PF_DPSRAM_C0 (
  sram_test_module_0_addr_portA,
  PF_DPSRAM_C0_0_A_DOUT,
  PF_CCC_C0_0_OUT0_FABCLK_0_1
)
;
input [9:0] sram_test_module_0_addr_portA ;
output [19:0] PF_DPSRAM_C0_0_A_DOUT ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire GND ;
wire VCC ;
// @46:137
  PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM PF_DPSRAM_C0_0 (
	.PF_DPSRAM_C0_0_A_DOUT(PF_DPSRAM_C0_0_A_DOUT[19:0]),
	.sram_test_module_0_addr_portA(sram_test_module_0_addr_portA[9:0]),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_DPSRAM_C0 */

module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR (
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE
)
;
output PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire [10:7] RFU;
wire FABRIC_POR_N ;
wire GPIO_ACTIVE ;
wire HSIO_ACTIVE ;
wire PCIE_INIT_DONE ;
wire XCVR_INIT_DONE ;
wire USRAM_INIT_FROM_SNVM_DONE ;
wire USRAM_INIT_FROM_UPROM_DONE ;
wire USRAM_INIT_FROM_SPI_DONE ;
wire SRAM_INIT_FROM_SNVM_DONE ;
wire SRAM_INIT_FROM_UPROM_DONE ;
wire SRAM_INIT_FROM_SPI_DONE ;
wire AUTOCALIB_DONE ;
wire SRAM_INIT_DONE ;
wire USRAM_INIT_DONE ;
wire GND ;
wire VCC ;
// @47:38
  INIT I_INIT (
	.FABRIC_POR_N(FABRIC_POR_N),
	.GPIO_ACTIVE(GPIO_ACTIVE),
	.HSIO_ACTIVE(HSIO_ACTIVE),
	.PCIE_INIT_DONE(PCIE_INIT_DONE),
	.RFU({AUTOCALIB_DONE, RFU[10:7], SRAM_INIT_FROM_SPI_DONE, SRAM_INIT_FROM_UPROM_DONE, SRAM_INIT_FROM_SNVM_DONE, USRAM_INIT_FROM_SPI_DONE, USRAM_INIT_FROM_UPROM_DONE, USRAM_INIT_FROM_SNVM_DONE, XCVR_INIT_DONE}),
	.SRAM_INIT_DONE(SRAM_INIT_DONE),
	.UIC_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.USRAM_INIT_DONE(USRAM_INIT_DONE)
);
defparam I_INIT.FABRIC_POR_N_SIMULATION_DELAY=1000;
defparam I_INIT.PCIE_INIT_DONE_SIMULATION_DELAY=4000;
defparam I_INIT.SRAM_INIT_DONE_SIMULATION_DELAY=6000;
defparam I_INIT.UIC_INIT_DONE_SIMULATION_DELAY=7000;
defparam I_INIT.USRAM_INIT_DONE_SIMULATION_DELAY=5000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR */

module PF_INIT_MONITOR_C0 (
  PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE
)
;
output PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire GND ;
wire VCC ;
// @48:174
  PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR PF_INIT_MONITOR_C0_0 (
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_INIT_MONITOR_C0 */

module PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15 (
  mem_byteen_m_i_a2_xx_RNI92NHP_0,
  mem_byteen_m_i_a2_xx_RNI70NHP_0,
  mem_byteen_m_i_a2_0_yy_RNI04MK61_0,
  ahbsram_addr_t,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE,
  N_39_i,
  COREAHBLSRAM_PF_0_mem_ren,
  COREAHBLSRAM_PF_0_mem_wen,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  dff,
  newreadtrans_i_0
)
;
output mem_byteen_m_i_a2_xx_RNI92NHP_0 ;
output mem_byteen_m_i_a2_xx_RNI70NHP_0 ;
output mem_byteen_m_i_a2_0_yy_RNI04MK61_0 ;
output [16:2] ahbsram_addr_t ;
input MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0 ;
input [16:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR ;
input [1:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE ;
output N_39_i ;
output COREAHBLSRAM_PF_0_mem_ren ;
output COREAHBLSRAM_PF_0_mem_wen ;
input MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input dff ;
output newreadtrans_i_0 ;
wire mem_byteen_m_i_a2_xx_RNI92NHP_0 ;
wire mem_byteen_m_i_a2_xx_RNI70NHP_0 ;
wire mem_byteen_m_i_a2_0_yy_RNI04MK61_0 ;
wire MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0 ;
wire N_39_i ;
wire COREAHBLSRAM_PF_0_mem_ren ;
wire COREAHBLSRAM_PF_0_mem_wen ;
wire MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire dff ;
wire newreadtrans_i_0 ;
wire [16:0] raddr_c;
wire [1:0] HSIZE_d_Z;
wire [16:0] HADDR_d_Z;
wire [1:1] ahbcurr_state_Z;
wire [2:2] mem_byteen_m_i_o2_yy_Z;
wire [3:1] mem_byteen_m_i_a2_xx_Z;
wire [3:3] mem_byteen_m_i_a1_0_Z;
wire [3:3] mem_byteen_m_i_a2_0_yy_Z;
wire [3:3] mem_byteen_m_i_a0_1_Z;
wire [2:2] mem_byteen_m_i_o2_xx_Z;
wire newreadtrans_Z ;
wire HWRITE_d_Z ;
wire VCC ;
wire validahbcmd ;
wire GND ;
wire N_184_i ;
wire N_186_i ;
wire newreadtrans_2 ;
wire N_33_1 ;
wire mem_m2_0_a2_0_0 ;
wire mem_N_3_mux_0 ;
wire mem_N_5_mux_1 ;
wire mem_N_5_mux ;
wire N_112 ;
wire N_111 ;
wire N_110 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 newreadtrans_RNITLEA1 (
	.A(newreadtrans_Z),
	.Y(newreadtrans_i_0)
);
defparam newreadtrans_RNITLEA1.INIT=2'h1;
// @53:230
  SLE HWRITE_d (
	.Q(HWRITE_d_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[9]  (
	.Q(raddr_c[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[9]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[8]  (
	.Q(raddr_c[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[8]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[7]  (
	.Q(raddr_c[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[7]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[6]  (
	.Q(raddr_c[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[6]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[5]  (
	.Q(raddr_c[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[5]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[4]  (
	.Q(raddr_c[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[4]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[3]  (
	.Q(raddr_c[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[3]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[2]  (
	.Q(raddr_c[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[2]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[1]  (
	.Q(raddr_c[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[1]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[0]  (
	.Q(raddr_c[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[0]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:230
  SLE \HSIZE_d[1]  (
	.Q(HSIZE_d_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE[1]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:230
  SLE \HSIZE_d[0]  (
	.Q(HSIZE_d_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE[0]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[16]  (
	.Q(raddr_c[16]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[16]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[15]  (
	.Q(raddr_c[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[15]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[14]  (
	.Q(raddr_c[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[14]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[13]  (
	.Q(raddr_c[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[13]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[12]  (
	.Q(raddr_c[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[12]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[11]  (
	.Q(raddr_c[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[11]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:556
  SLE \genblk1.raddr_c[10]  (
	.Q(raddr_c[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[10]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[4]  (
	.Q(HADDR_d_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[5]  (
	.Q(HADDR_d_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[6]  (
	.Q(HADDR_d_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[7]  (
	.Q(HADDR_d_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[8]  (
	.Q(HADDR_d_Z[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[9]  (
	.Q(HADDR_d_Z[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[10]  (
	.Q(HADDR_d_Z[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[11]  (
	.Q(HADDR_d_Z[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[12]  (
	.Q(HADDR_d_Z[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[13]  (
	.Q(HADDR_d_Z[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[14]  (
	.Q(HADDR_d_Z[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[15]  (
	.Q(HADDR_d_Z[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[16]  (
	.Q(HADDR_d_Z[16]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[0]  (
	.Q(HADDR_d_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[1]  (
	.Q(HADDR_d_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[2]  (
	.Q(HADDR_d_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:221
  SLE \HADDR_d[3]  (
	.Q(HADDR_d_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:253
  SLE \ahbcurr_state[0]  (
	.Q(COREAHBLSRAM_PF_0_mem_wen),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_184_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:253
  SLE \ahbcurr_state[1]  (
	.Q(ahbcurr_state_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_186_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:368
  SLE newreadtrans (
	.Q(newreadtrans_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(newreadtrans_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:674
  CFG4 \mem_byteen_m_i_o2_yy[2]  (
	.A(HSIZE_d_Z[0]),
	.B(HADDR_d_Z[0]),
	.C(HSIZE_d_Z[1]),
	.D(COREAHBLSRAM_PF_0_mem_wen),
	.Y(mem_byteen_m_i_o2_yy_Z[2])
);
defparam \mem_byteen_m_i_o2_yy[2] .INIT=16'h04FF;
// @53:674
  CFG2 \mem_byteen_m_i_a2_xx[1]  (
	.A(HSIZE_d_Z[1]),
	.B(raddr_c[1]),
	.Y(mem_byteen_m_i_a2_xx_Z[1])
);
defparam \mem_byteen_m_i_a2_xx[1] .INIT=4'h4;
// @53:674
  CFG2 \mem_byteen_m_i_a2_xx[3]  (
	.A(HSIZE_d_Z[1]),
	.B(raddr_c[1]),
	.Y(mem_byteen_m_i_a2_xx_Z[3])
);
defparam \mem_byteen_m_i_a2_xx[3] .INIT=4'h1;
// @53:213
  CFG2 validahbcmd_0_a2 (
	.A(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0),
	.B(newreadtrans_Z),
	.Y(validahbcmd)
);
defparam validahbcmd_0_a2.INIT=4'h2;
// @53:674
  CFG2 \mem_byteen_m_i_a2_0_1[3]  (
	.A(HSIZE_d_Z[1]),
	.B(HSIZE_d_Z[0]),
	.Y(N_33_1)
);
defparam \mem_byteen_m_i_a2_0_1[3] .INIT=4'h1;
// @53:511
  CFG3 mem_ren_i_m2 (
	.A(newreadtrans_Z),
	.B(ahbcurr_state_Z[1]),
	.C(HWRITE_d_Z),
	.Y(COREAHBLSRAM_PF_0_mem_ren)
);
defparam mem_ren_i_m2.INIT=8'hCA;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[16]  (
	.A(raddr_c[16]),
	.B(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[16]),
	.Y(ahbsram_addr_t[16])
);
defparam \ahbsram_addr_t_cZ[16] .INIT=8'hE2;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[15]  (
	.A(raddr_c[15]),
	.B(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[15]),
	.Y(ahbsram_addr_t[15])
);
defparam \ahbsram_addr_t_cZ[15] .INIT=8'hE2;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[14]  (
	.A(raddr_c[14]),
	.B(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[14]),
	.Y(ahbsram_addr_t[14])
);
defparam \ahbsram_addr_t_cZ[14] .INIT=8'hE2;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[13]  (
	.A(raddr_c[13]),
	.B(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[13]),
	.Y(ahbsram_addr_t[13])
);
defparam \ahbsram_addr_t_cZ[13] .INIT=8'hE2;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[12]  (
	.A(raddr_c[12]),
	.B(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[12]),
	.Y(ahbsram_addr_t[12])
);
defparam \ahbsram_addr_t_cZ[12] .INIT=8'hE2;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[11]  (
	.A(raddr_c[11]),
	.B(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[11]),
	.Y(ahbsram_addr_t[11])
);
defparam \ahbsram_addr_t_cZ[11] .INIT=8'hE2;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[10]  (
	.A(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[10]),
	.C(HADDR_d_Z[10]),
	.Y(ahbsram_addr_t[10])
);
defparam \ahbsram_addr_t_cZ[10] .INIT=8'hE4;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[9]  (
	.A(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[9]),
	.C(HADDR_d_Z[9]),
	.Y(ahbsram_addr_t[9])
);
defparam \ahbsram_addr_t_cZ[9] .INIT=8'hE4;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[8]  (
	.A(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[8]),
	.C(HADDR_d_Z[8]),
	.Y(ahbsram_addr_t[8])
);
defparam \ahbsram_addr_t_cZ[8] .INIT=8'hE4;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[7]  (
	.A(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[7]),
	.C(HADDR_d_Z[7]),
	.Y(ahbsram_addr_t[7])
);
defparam \ahbsram_addr_t_cZ[7] .INIT=8'hE4;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[6]  (
	.A(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[6]),
	.C(HADDR_d_Z[6]),
	.Y(ahbsram_addr_t[6])
);
defparam \ahbsram_addr_t_cZ[6] .INIT=8'hE4;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[5]  (
	.A(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[5]),
	.C(HADDR_d_Z[5]),
	.Y(ahbsram_addr_t[5])
);
defparam \ahbsram_addr_t_cZ[5] .INIT=8'hE4;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[4]  (
	.A(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[4]),
	.C(HADDR_d_Z[4]),
	.Y(ahbsram_addr_t[4])
);
defparam \ahbsram_addr_t_cZ[4] .INIT=8'hE4;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[3]  (
	.A(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[3]),
	.C(HADDR_d_Z[3]),
	.Y(ahbsram_addr_t[3])
);
defparam \ahbsram_addr_t_cZ[3] .INIT=8'hE4;
// @53:465
  CFG3 \ahbsram_addr_t_cZ[2]  (
	.A(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[2]),
	.C(HADDR_d_Z[2]),
	.Y(ahbsram_addr_t[2])
);
defparam \ahbsram_addr_t_cZ[2] .INIT=8'hE4;
// @53:674
  CFG3 \mem_byteen_m_i_a1_0[3]  (
	.A(HADDR_d_Z[1]),
	.B(HSIZE_d_Z[1]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(mem_byteen_m_i_a1_0_Z[3])
);
defparam \mem_byteen_m_i_a1_0[3] .INIT=8'hE0;
// @53:674
  CFG3 \HADDR_d_RNIQR4JH[1]  (
	.A(HADDR_d_Z[1]),
	.B(HSIZE_d_Z[1]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(mem_m2_0_a2_0_0)
);
defparam \HADDR_d_RNIQR4JH[1] .INIT=8'hD0;
// @53:674
  CFG2 \mem_byteen_m_i_a2_0_yy[3]  (
	.A(N_33_1),
	.B(HADDR_d_Z[0]),
	.Y(mem_byteen_m_i_a2_0_yy_Z[3])
);
defparam \mem_byteen_m_i_a2_0_yy[3] .INIT=4'h2;
// @53:374
  CFG2 newreadtrans_2_0_a2 (
	.A(validahbcmd),
	.B(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.Y(newreadtrans_2)
);
defparam newreadtrans_2_0_a2.INIT=4'h2;
// @53:674
  CFG4 \mem_byteen_m_i_a0_1[3]  (
	.A(mem_byteen_m_i_a2_xx_Z[3]),
	.B(N_33_1),
	.C(raddr_c[0]),
	.D(COREAHBLSRAM_PF_0_mem_wen),
	.Y(mem_byteen_m_i_a0_1_Z[3])
);
defparam \mem_byteen_m_i_a0_1[3] .INIT=16'h5100;
// @53:674
  CFG4 \mem_byteen_m_i_a2_xx_RNICDONG[1]  (
	.A(mem_byteen_m_i_a2_xx_Z[1]),
	.B(N_33_1),
	.C(raddr_c[0]),
	.D(COREAHBLSRAM_PF_0_mem_wen),
	.Y(mem_N_3_mux_0)
);
defparam \mem_byteen_m_i_a2_xx_RNICDONG[1] .INIT=16'h5100;
// @53:674
  CFG3 \mem_byteen_m_i_o2_xx[2]  (
	.A(raddr_c[0]),
	.B(COREAHBLSRAM_PF_0_mem_wen),
	.C(N_33_1),
	.Y(mem_byteen_m_i_o2_xx_Z[2])
);
defparam \mem_byteen_m_i_o2_xx[2] .INIT=8'hB3;
// @53:253
  CFG4 \ahbcurr_state_RNO[1]  (
	.A(ahbcurr_state_Z[1]),
	.B(newreadtrans_Z),
	.C(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.Y(N_186_i)
);
defparam \ahbcurr_state_RNO[1] .INIT=16'h80B0;
// @53:253
  CFG4 \ahbcurr_state_RNO[0]  (
	.A(newreadtrans_Z),
	.B(COREAHBLSRAM_PF_0_mem_wen),
	.C(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.Y(N_184_i)
);
defparam \ahbcurr_state_RNO[0] .INIT=16'hD080;
// @53:674
  CFG3 \mem_byteen_m_i_o2_yy_RNIVLN2H_0[2]  (
	.A(HSIZE_d_Z[1]),
	.B(mem_byteen_m_i_o2_yy_Z[2]),
	.C(HADDR_d_Z[1]),
	.Y(mem_N_5_mux_1)
);
defparam \mem_byteen_m_i_o2_yy_RNIVLN2H_0[2] .INIT=8'h23;
// @53:674
  CFG3 \mem_byteen_m_i_o2_yy_RNIVLN2H[2]  (
	.A(HSIZE_d_Z[1]),
	.B(mem_byteen_m_i_o2_yy_Z[2]),
	.C(HADDR_d_Z[1]),
	.Y(mem_N_5_mux)
);
defparam \mem_byteen_m_i_o2_yy_RNIVLN2H[2] .INIT=8'h32;
// @53:674
  CFG4 \mem_byteen_m_i_a2_0_yy_RNI04MK61[3]  (
	.A(mem_N_3_mux_0),
	.B(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.C(mem_m2_0_a2_0_0),
	.D(mem_byteen_m_i_a2_0_yy_Z[3]),
	.Y(mem_byteen_m_i_a2_0_yy_RNI04MK61_0)
);
defparam \mem_byteen_m_i_a2_0_yy_RNI04MK61[3] .INIT=16'h22E2;
// @53:674
  CFG4 \mem_byteen_m_i_a2_xx_RNI70NHP[1]  (
	.A(mem_byteen_m_i_a2_xx_Z[1]),
	.B(mem_N_5_mux_1),
	.C(mem_byteen_m_i_o2_xx_Z[2]),
	.D(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.Y(mem_byteen_m_i_a2_xx_RNI70NHP_0)
);
defparam \mem_byteen_m_i_a2_xx_RNI70NHP[1] .INIT=16'hCC05;
// @53:674
  CFG4 \mem_byteen_m_i_a2_xx_RNI92NHP[3]  (
	.A(mem_byteen_m_i_o2_xx_Z[2]),
	.B(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.C(mem_byteen_m_i_a2_xx_Z[3]),
	.D(mem_N_5_mux),
	.Y(mem_byteen_m_i_a2_xx_RNI92NHP_0)
);
defparam \mem_byteen_m_i_a2_xx_RNI92NHP[3] .INIT=16'hCD01;
// @49:6181
  CFG4 \mem_byteen_m_i_a1_0_RNI0I0AD[3]  (
	.A(mem_byteen_m_i_a0_1_Z[3]),
	.B(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.C(mem_byteen_m_i_a1_0_Z[3]),
	.D(mem_byteen_m_i_a2_0_yy_Z[3]),
	.Y(N_39_i)
);
defparam \mem_byteen_m_i_a1_0_RNI0I0AD[3] .INIT=16'h22E2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15 */

module PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14 (
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0,
  ahbsram_addr_t,
  mem_byteen_m_i_a2_0_yy_RNI04MK61_0,
  mem_byteen_m_i_a2_xx_RNI70NHP_0,
  mem_byteen_m_i_a2_xx_RNI92NHP_0,
  newreadtrans_i_0,
  dff,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE,
  COREAHBLSRAM_PF_0_mem_wen,
  COREAHBLSRAM_PF_0_mem_ren,
  N_39_i
)
;
input [1:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE ;
input [16:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR ;
input MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0 ;
output [16:2] ahbsram_addr_t ;
output mem_byteen_m_i_a2_0_yy_RNI04MK61_0 ;
output mem_byteen_m_i_a2_xx_RNI70NHP_0 ;
output mem_byteen_m_i_a2_xx_RNI92NHP_0 ;
output newreadtrans_i_0 ;
input dff ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE ;
output COREAHBLSRAM_PF_0_mem_wen ;
output COREAHBLSRAM_PF_0_mem_ren ;
output N_39_i ;
wire MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0 ;
wire mem_byteen_m_i_a2_0_yy_RNI04MK61_0 ;
wire mem_byteen_m_i_a2_xx_RNI70NHP_0 ;
wire mem_byteen_m_i_a2_xx_RNI92NHP_0 ;
wire newreadtrans_i_0 ;
wire dff ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE ;
wire COREAHBLSRAM_PF_0_mem_wen ;
wire COREAHBLSRAM_PF_0_mem_ren ;
wire N_39_i ;
wire GND ;
wire VCC ;
// @54:173
  PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15 \genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram  (
	.mem_byteen_m_i_a2_xx_RNI92NHP_0(mem_byteen_m_i_a2_xx_RNI92NHP_0),
	.mem_byteen_m_i_a2_xx_RNI70NHP_0(mem_byteen_m_i_a2_xx_RNI70NHP_0),
	.mem_byteen_m_i_a2_0_yy_RNI04MK61_0(mem_byteen_m_i_a2_0_yy_RNI04MK61_0),
	.ahbsram_addr_t(ahbsram_addr_t[16:2]),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[16:0]),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE[1:0]),
	.N_39_i(N_39_i),
	.COREAHBLSRAM_PF_0_mem_ren(COREAHBLSRAM_PF_0_mem_ren),
	.COREAHBLSRAM_PF_0_mem_wen(COREAHBLSRAM_PF_0_mem_wen),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.dff(dff),
	.newreadtrans_i_0(newreadtrans_i_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14 */

module PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA,
  mem_byteen_m_i_a2_0_yy_RNI04MK61_0,
  mem_byteen_m_i_a2_xx_RNI70NHP_0,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA,
  mem_byteen_m_i_a2_xx_RNI92NHP_0,
  ahbsram_addr_t,
  N_39_i,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  COREAHBLSRAM_PF_0_mem_wen,
  COREAHBLSRAM_PF_0_mem_ren
)
;
output [31:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA ;
input mem_byteen_m_i_a2_0_yy_RNI04MK61_0 ;
input mem_byteen_m_i_a2_xx_RNI70NHP_0 ;
input [31:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA ;
input mem_byteen_m_i_a2_xx_RNI92NHP_0 ;
input [16:2] ahbsram_addr_t ;
input N_39_i ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input COREAHBLSRAM_PF_0_mem_wen ;
input COREAHBLSRAM_PF_0_mem_ren ;
wire mem_byteen_m_i_a2_0_yy_RNI04MK61_0 ;
wire mem_byteen_m_i_a2_xx_RNI70NHP_0 ;
wire mem_byteen_m_i_a2_xx_RNI92NHP_0 ;
wire N_39_i ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire COREAHBLSRAM_PF_0_mem_wen ;
wire COREAHBLSRAM_PF_0_mem_ren ;
wire CFG3_9_Y ;
wire CFG2_0_Y ;
wire Z_BLKY2_1_ ;
wire CFG2_1_Y ;
wire Z_BLKY2_9_ ;
wire CFG3_1_Y ;
wire Z_BLKY2_14_ ;
wire CFG3_6_Y ;
wire CFG3_3_Y ;
wire CFG2_2_Y ;
wire Z_BLKX2_4_ ;
wire CFG3_0_Y ;
wire Z_BLKY2_10_ ;
wire Z_BLKY2_2_ ;
wire CFG3_15_Y ;
wire CFG2_3_Y ;
wire Z_BLKX2_15_ ;
wire CFG3_7_Y ;
wire Z_BLKX2_0_ ;
wire CFG3_14_Y ;
wire Z_BLKX2_5_ ;
wire Z_BLKX2_7_ ;
wire CFG3_13_Y ;
wire CFG3_10_Y ;
wire Z_BLKY2_8_ ;
wire Z_BLKX2_12_ ;
wire CFG3_5_Y ;
wire Z_BLKX2_6_ ;
wire Z_BLKX2_14_ ;
wire Z_BLKX0_0_ ;
wire CFG3_2_Y ;
wire Z_BLKX2_3_ ;
wire Z_BLKX1_0_ ;
wire CFG3_8_Y ;
wire Z_BLKX2_10_ ;
wire CFG3_4_Y ;
wire Z_BLKX2_1_ ;
wire Z_BLKX2_13_ ;
wire Z_BLKY2_13_ ;
wire Z_BLKX2_9_ ;
wire CFG3_11_Y ;
wire Z_BLKY2_12_ ;
wire Z_BLKX2_2_ ;
wire CFG3_12_Y ;
wire Z_BLKY2_11_ ;
wire Z_BLKY2_4_ ;
wire Z_BLKY2_15_ ;
wire Z_BLKY2_0_ ;
wire Z_BLKY2_5_ ;
wire Z_BLKY2_7_ ;
wire Z_BLKX2_8_ ;
wire Z_BLKY2_6_ ;
wire Z_BLKX2_11_ ;
wire Z_BLKY2_3_ ;
wire OR4_169_Y ;
wire Z_R_DATA_TEMPR20_32_ ;
wire Z_R_DATA_TEMPR21_32_ ;
wire Z_R_DATA_TEMPR22_32_ ;
wire Z_R_DATA_TEMPR23_32_ ;
wire OR4_130_Y ;
wire Z_R_DATA_TEMPR36_4_ ;
wire Z_R_DATA_TEMPR37_4_ ;
wire Z_R_DATA_TEMPR38_4_ ;
wire Z_R_DATA_TEMPR39_4_ ;
wire OR4_615_Y ;
wire Z_R_DATA_TEMPR4_27_ ;
wire Z_R_DATA_TEMPR5_27_ ;
wire Z_R_DATA_TEMPR6_27_ ;
wire Z_R_DATA_TEMPR7_27_ ;
wire OR4_321_Y ;
wire Z_R_DATA_TEMPR16_33_ ;
wire Z_R_DATA_TEMPR17_33_ ;
wire Z_R_DATA_TEMPR18_33_ ;
wire Z_R_DATA_TEMPR19_33_ ;
wire GND ;
wire Z_R_DATA_TEMPR24_20_ ;
wire Z_R_DATA_TEMPR24_21_ ;
wire Z_R_DATA_TEMPR24_22_ ;
wire Z_R_DATA_TEMPR24_23_ ;
wire Z_R_DATA_TEMPR24_24_ ;
wire Z_R_DATA_TEMPR24_25_ ;
wire Z_R_DATA_TEMPR24_26_ ;
wire Z_R_DATA_TEMPR24_27_ ;
wire Z_R_DATA_TEMPR24_28_ ;
wire Z_R_DATA_TEMPR24_29_ ;
wire Z_R_DATA_TEMPR24_30_ ;
wire Z_R_DATA_TEMPR24_31_ ;
wire Z_R_DATA_TEMPR24_32_ ;
wire Z_R_DATA_TEMPR24_33_ ;
wire Z_R_DATA_TEMPR24_34_ ;
wire Z_R_DATA_TEMPR24_35_ ;
wire Z_R_DATA_TEMPR24_36_ ;
wire Z_R_DATA_TEMPR24_37_ ;
wire Z_R_DATA_TEMPR24_38_ ;
wire Z_R_DATA_TEMPR24_39_ ;
wire VCC ;
wire Z_R_DATA_TEMPR24_0_ ;
wire Z_R_DATA_TEMPR24_1_ ;
wire Z_R_DATA_TEMPR24_2_ ;
wire Z_R_DATA_TEMPR24_3_ ;
wire Z_R_DATA_TEMPR24_4_ ;
wire Z_R_DATA_TEMPR24_5_ ;
wire Z_R_DATA_TEMPR24_6_ ;
wire Z_R_DATA_TEMPR24_7_ ;
wire Z_R_DATA_TEMPR24_8_ ;
wire Z_R_DATA_TEMPR24_9_ ;
wire Z_R_DATA_TEMPR24_10_ ;
wire Z_R_DATA_TEMPR24_11_ ;
wire Z_R_DATA_TEMPR24_12_ ;
wire Z_R_DATA_TEMPR24_13_ ;
wire Z_R_DATA_TEMPR24_14_ ;
wire Z_R_DATA_TEMPR24_15_ ;
wire Z_R_DATA_TEMPR24_16_ ;
wire Z_R_DATA_TEMPR24_17_ ;
wire Z_R_DATA_TEMPR24_18_ ;
wire Z_R_DATA_TEMPR24_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_DB_DETECT ;
wire Z_ACCESS_BUSY_24__0_ ;
wire OR4_630_Y ;
wire Z_R_DATA_TEMPR52_2_ ;
wire Z_R_DATA_TEMPR53_2_ ;
wire Z_R_DATA_TEMPR54_2_ ;
wire Z_R_DATA_TEMPR55_2_ ;
wire Z_R_DATA_TEMPR38_20_ ;
wire Z_R_DATA_TEMPR38_21_ ;
wire Z_R_DATA_TEMPR38_22_ ;
wire Z_R_DATA_TEMPR38_23_ ;
wire Z_R_DATA_TEMPR38_24_ ;
wire Z_R_DATA_TEMPR38_25_ ;
wire Z_R_DATA_TEMPR38_26_ ;
wire Z_R_DATA_TEMPR38_27_ ;
wire Z_R_DATA_TEMPR38_28_ ;
wire Z_R_DATA_TEMPR38_29_ ;
wire Z_R_DATA_TEMPR38_30_ ;
wire Z_R_DATA_TEMPR38_31_ ;
wire Z_R_DATA_TEMPR38_32_ ;
wire Z_R_DATA_TEMPR38_33_ ;
wire Z_R_DATA_TEMPR38_34_ ;
wire Z_R_DATA_TEMPR38_35_ ;
wire Z_R_DATA_TEMPR38_36_ ;
wire Z_R_DATA_TEMPR38_37_ ;
wire Z_R_DATA_TEMPR38_38_ ;
wire Z_R_DATA_TEMPR38_39_ ;
wire Z_R_DATA_TEMPR38_0_ ;
wire Z_R_DATA_TEMPR38_1_ ;
wire Z_R_DATA_TEMPR38_2_ ;
wire Z_R_DATA_TEMPR38_3_ ;
wire Z_R_DATA_TEMPR38_5_ ;
wire Z_R_DATA_TEMPR38_6_ ;
wire Z_R_DATA_TEMPR38_7_ ;
wire Z_R_DATA_TEMPR38_8_ ;
wire Z_R_DATA_TEMPR38_9_ ;
wire Z_R_DATA_TEMPR38_10_ ;
wire Z_R_DATA_TEMPR38_11_ ;
wire Z_R_DATA_TEMPR38_12_ ;
wire Z_R_DATA_TEMPR38_13_ ;
wire Z_R_DATA_TEMPR38_14_ ;
wire Z_R_DATA_TEMPR38_15_ ;
wire Z_R_DATA_TEMPR38_16_ ;
wire Z_R_DATA_TEMPR38_17_ ;
wire Z_R_DATA_TEMPR38_18_ ;
wire Z_R_DATA_TEMPR38_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_DB_DETECT ;
wire Z_ACCESS_BUSY_38__0_ ;
wire OR4_712_Y ;
wire OR4_55_Y ;
wire OR4_624_Y ;
wire OR4_651_Y ;
wire OR4_355_Y ;
wire OR4_368_Y ;
wire Z_R_DATA_TEMPR28_20_ ;
wire Z_R_DATA_TEMPR29_20_ ;
wire Z_R_DATA_TEMPR30_20_ ;
wire Z_R_DATA_TEMPR31_20_ ;
wire OR4_524_Y ;
wire OR4_536_Y ;
wire OR4_12_Y ;
wire OR4_400_Y ;
wire OR4_529_Y ;
wire OR4_500_Y ;
wire Z_R_DATA_TEMPR48_2_ ;
wire Z_R_DATA_TEMPR49_2_ ;
wire Z_R_DATA_TEMPR50_2_ ;
wire Z_R_DATA_TEMPR51_2_ ;
wire OR4_166_Y ;
wire Z_R_DATA_TEMPR48_22_ ;
wire Z_R_DATA_TEMPR49_22_ ;
wire Z_R_DATA_TEMPR50_22_ ;
wire Z_R_DATA_TEMPR51_22_ ;
wire OR4_509_Y ;
wire OR4_648_Y ;
wire OR4_794_Y ;
wire OR4_525_Y ;
wire OR4_136_Y ;
wire OR4_490_Y ;
wire Z_R_DATA_TEMPR40_2_ ;
wire Z_R_DATA_TEMPR41_2_ ;
wire Z_R_DATA_TEMPR42_2_ ;
wire Z_R_DATA_TEMPR43_2_ ;
wire OR4_469_Y ;
wire Z_R_DATA_TEMPR56_6_ ;
wire Z_R_DATA_TEMPR57_6_ ;
wire Z_R_DATA_TEMPR58_6_ ;
wire Z_R_DATA_TEMPR59_6_ ;
wire OR4_635_Y ;
wire Z_R_DATA_TEMPR0_14_ ;
wire Z_R_DATA_TEMPR1_14_ ;
wire Z_R_DATA_TEMPR2_14_ ;
wire Z_R_DATA_TEMPR3_14_ ;
wire OR4_462_Y ;
wire OR4_69_Y ;
wire OR4_57_Y ;
wire OR4_711_Y ;
wire OR4_61_Y ;
wire Z_R_DATA_TEMPR60_34_ ;
wire Z_R_DATA_TEMPR61_34_ ;
wire Z_R_DATA_TEMPR62_34_ ;
wire Z_R_DATA_TEMPR63_34_ ;
wire OR4_644_Y ;
wire Z_R_DATA_TEMPR48_32_ ;
wire Z_R_DATA_TEMPR49_32_ ;
wire Z_R_DATA_TEMPR50_32_ ;
wire Z_R_DATA_TEMPR51_32_ ;
wire OR4_478_Y ;
wire Z_R_DATA_TEMPR16_1_ ;
wire Z_R_DATA_TEMPR17_1_ ;
wire Z_R_DATA_TEMPR18_1_ ;
wire Z_R_DATA_TEMPR19_1_ ;
wire OR4_363_Y ;
wire OR4_788_Y ;
wire OR4_698_Y ;
wire OR4_754_Y ;
wire OR4_563_Y ;
wire OR4_471_Y ;
wire Z_R_DATA_TEMPR12_21_ ;
wire Z_R_DATA_TEMPR13_21_ ;
wire Z_R_DATA_TEMPR14_21_ ;
wire Z_R_DATA_TEMPR15_21_ ;
wire OR4_732_Y ;
wire Z_R_DATA_TEMPR48_10_ ;
wire Z_R_DATA_TEMPR49_10_ ;
wire Z_R_DATA_TEMPR50_10_ ;
wire Z_R_DATA_TEMPR51_10_ ;
wire OR4_408_Y ;
wire Z_R_DATA_TEMPR8_11_ ;
wire Z_R_DATA_TEMPR9_11_ ;
wire Z_R_DATA_TEMPR10_11_ ;
wire Z_R_DATA_TEMPR11_11_ ;
wire OR4_74_Y ;
wire OR4_393_Y ;
wire OR4_52_Y ;
wire OR4_90_Y ;
wire OR4_498_Y ;
wire OR4_221_Y ;
wire Z_R_DATA_TEMPR56_36_ ;
wire Z_R_DATA_TEMPR57_36_ ;
wire Z_R_DATA_TEMPR58_36_ ;
wire Z_R_DATA_TEMPR59_36_ ;
wire OR4_246_Y ;
wire Z_R_DATA_TEMPR36_11_ ;
wire Z_R_DATA_TEMPR37_11_ ;
wire Z_R_DATA_TEMPR39_11_ ;
wire OR4_214_Y ;
wire Z_R_DATA_TEMPR40_10_ ;
wire Z_R_DATA_TEMPR41_10_ ;
wire Z_R_DATA_TEMPR42_10_ ;
wire Z_R_DATA_TEMPR43_10_ ;
wire OR4_553_Y ;
wire Z_R_DATA_TEMPR28_15_ ;
wire Z_R_DATA_TEMPR29_15_ ;
wire Z_R_DATA_TEMPR30_15_ ;
wire Z_R_DATA_TEMPR31_15_ ;
wire OR4_171_Y ;
wire Z_R_DATA_TEMPR28_7_ ;
wire Z_R_DATA_TEMPR29_7_ ;
wire Z_R_DATA_TEMPR30_7_ ;
wire Z_R_DATA_TEMPR31_7_ ;
wire OR4_594_Y ;
wire Z_R_DATA_TEMPR4_31_ ;
wire Z_R_DATA_TEMPR5_31_ ;
wire Z_R_DATA_TEMPR6_31_ ;
wire Z_R_DATA_TEMPR7_31_ ;
wire OR4_759_Y ;
wire OR4_121_Y ;
wire OR4_147_Y ;
wire OR4_411_Y ;
wire OR4_634_Y ;
wire OR4_652_Y ;
wire OR4_743_Y ;
wire OR4_533_Y ;
wire OR4_426_Y ;
wire OR4_374_Y ;
wire Z_R_DATA_TEMPR16_27_ ;
wire Z_R_DATA_TEMPR17_27_ ;
wire Z_R_DATA_TEMPR18_27_ ;
wire Z_R_DATA_TEMPR19_27_ ;
wire OR4_335_Y ;
wire Z_R_DATA_TEMPR44_0_ ;
wire Z_R_DATA_TEMPR45_0_ ;
wire Z_R_DATA_TEMPR46_0_ ;
wire Z_R_DATA_TEMPR47_0_ ;
wire OR4_547_Y ;
wire Z_R_DATA_TEMPR20_21_ ;
wire Z_R_DATA_TEMPR21_21_ ;
wire Z_R_DATA_TEMPR22_21_ ;
wire Z_R_DATA_TEMPR23_21_ ;
wire OR4_117_Y ;
wire OR4_758_Y ;
wire OR4_639_Y ;
wire OR4_491_Y ;
wire OR4_551_Y ;
wire OR4_240_Y ;
wire Z_R_DATA_TEMPR0_17_ ;
wire Z_R_DATA_TEMPR1_17_ ;
wire Z_R_DATA_TEMPR2_17_ ;
wire Z_R_DATA_TEMPR3_17_ ;
wire OR4_217_Y ;
wire OR4_59_Y ;
wire OR4_241_Y ;
wire OR4_497_Y ;
wire OR4_206_Y ;
wire OR4_560_Y ;
wire Z_R_DATA_TEMPR8_16_ ;
wire Z_R_DATA_TEMPR9_16_ ;
wire Z_R_DATA_TEMPR10_16_ ;
wire Z_R_DATA_TEMPR11_16_ ;
wire OR4_592_Y ;
wire Z_R_DATA_TEMPR0_10_ ;
wire Z_R_DATA_TEMPR1_10_ ;
wire Z_R_DATA_TEMPR2_10_ ;
wire Z_R_DATA_TEMPR3_10_ ;
wire Z_R_DATA_TEMPR42_20_ ;
wire Z_R_DATA_TEMPR42_21_ ;
wire Z_R_DATA_TEMPR42_22_ ;
wire Z_R_DATA_TEMPR42_23_ ;
wire Z_R_DATA_TEMPR42_24_ ;
wire Z_R_DATA_TEMPR42_25_ ;
wire Z_R_DATA_TEMPR42_26_ ;
wire Z_R_DATA_TEMPR42_27_ ;
wire Z_R_DATA_TEMPR42_28_ ;
wire Z_R_DATA_TEMPR42_29_ ;
wire Z_R_DATA_TEMPR42_30_ ;
wire Z_R_DATA_TEMPR42_31_ ;
wire Z_R_DATA_TEMPR42_32_ ;
wire Z_R_DATA_TEMPR42_33_ ;
wire Z_R_DATA_TEMPR42_34_ ;
wire Z_R_DATA_TEMPR42_35_ ;
wire Z_R_DATA_TEMPR42_36_ ;
wire Z_R_DATA_TEMPR42_37_ ;
wire Z_R_DATA_TEMPR42_38_ ;
wire Z_R_DATA_TEMPR42_39_ ;
wire Z_R_DATA_TEMPR42_0_ ;
wire Z_R_DATA_TEMPR42_1_ ;
wire Z_R_DATA_TEMPR42_3_ ;
wire Z_R_DATA_TEMPR42_4_ ;
wire Z_R_DATA_TEMPR42_5_ ;
wire Z_R_DATA_TEMPR42_6_ ;
wire Z_R_DATA_TEMPR42_7_ ;
wire Z_R_DATA_TEMPR42_8_ ;
wire Z_R_DATA_TEMPR42_9_ ;
wire Z_R_DATA_TEMPR42_11_ ;
wire Z_R_DATA_TEMPR42_12_ ;
wire Z_R_DATA_TEMPR42_13_ ;
wire Z_R_DATA_TEMPR42_14_ ;
wire Z_R_DATA_TEMPR42_15_ ;
wire Z_R_DATA_TEMPR42_16_ ;
wire Z_R_DATA_TEMPR42_17_ ;
wire Z_R_DATA_TEMPR42_18_ ;
wire Z_R_DATA_TEMPR42_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_DB_DETECT ;
wire Z_ACCESS_BUSY_42__0_ ;
wire OR4_187_Y ;
wire OR4_565_Y ;
wire OR4_30_Y ;
wire OR4_134_Y ;
wire OR4_97_Y ;
wire Z_R_DATA_TEMPR8_4_ ;
wire Z_R_DATA_TEMPR9_4_ ;
wire Z_R_DATA_TEMPR10_4_ ;
wire Z_R_DATA_TEMPR11_4_ ;
wire OR4_569_Y ;
wire Z_R_DATA_TEMPR32_13_ ;
wire Z_R_DATA_TEMPR33_13_ ;
wire Z_R_DATA_TEMPR34_13_ ;
wire Z_R_DATA_TEMPR35_13_ ;
wire OR4_46_Y ;
wire Z_R_DATA_TEMPR60_12_ ;
wire Z_R_DATA_TEMPR61_12_ ;
wire Z_R_DATA_TEMPR62_12_ ;
wire Z_R_DATA_TEMPR63_12_ ;
wire Z_R_DATA_TEMPR8_35_ ;
wire Z_R_DATA_TEMPR9_35_ ;
wire Z_R_DATA_TEMPR10_35_ ;
wire Z_R_DATA_TEMPR11_35_ ;
wire OR4_234_Y ;
wire Z_R_DATA_TEMPR60_24_ ;
wire Z_R_DATA_TEMPR61_24_ ;
wire Z_R_DATA_TEMPR62_24_ ;
wire Z_R_DATA_TEMPR63_24_ ;
wire Z_R_DATA_TEMPR33_20_ ;
wire Z_R_DATA_TEMPR33_21_ ;
wire Z_R_DATA_TEMPR33_22_ ;
wire Z_R_DATA_TEMPR33_23_ ;
wire Z_R_DATA_TEMPR33_24_ ;
wire Z_R_DATA_TEMPR33_25_ ;
wire Z_R_DATA_TEMPR33_26_ ;
wire Z_R_DATA_TEMPR33_27_ ;
wire Z_R_DATA_TEMPR33_28_ ;
wire Z_R_DATA_TEMPR33_29_ ;
wire Z_R_DATA_TEMPR33_30_ ;
wire Z_R_DATA_TEMPR33_31_ ;
wire Z_R_DATA_TEMPR33_32_ ;
wire Z_R_DATA_TEMPR33_33_ ;
wire Z_R_DATA_TEMPR33_34_ ;
wire Z_R_DATA_TEMPR33_35_ ;
wire Z_R_DATA_TEMPR33_36_ ;
wire Z_R_DATA_TEMPR33_37_ ;
wire Z_R_DATA_TEMPR33_38_ ;
wire Z_R_DATA_TEMPR33_39_ ;
wire Z_R_DATA_TEMPR33_0_ ;
wire Z_R_DATA_TEMPR33_1_ ;
wire Z_R_DATA_TEMPR33_2_ ;
wire Z_R_DATA_TEMPR33_3_ ;
wire Z_R_DATA_TEMPR33_4_ ;
wire Z_R_DATA_TEMPR33_5_ ;
wire Z_R_DATA_TEMPR33_6_ ;
wire Z_R_DATA_TEMPR33_7_ ;
wire Z_R_DATA_TEMPR33_8_ ;
wire Z_R_DATA_TEMPR33_9_ ;
wire Z_R_DATA_TEMPR33_10_ ;
wire Z_R_DATA_TEMPR33_11_ ;
wire Z_R_DATA_TEMPR33_12_ ;
wire Z_R_DATA_TEMPR33_14_ ;
wire Z_R_DATA_TEMPR33_15_ ;
wire Z_R_DATA_TEMPR33_16_ ;
wire Z_R_DATA_TEMPR33_17_ ;
wire Z_R_DATA_TEMPR33_18_ ;
wire Z_R_DATA_TEMPR33_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_DB_DETECT ;
wire Z_ACCESS_BUSY_33__0_ ;
wire OR4_291_Y ;
wire Z_R_DATA_TEMPR48_25_ ;
wire Z_R_DATA_TEMPR49_25_ ;
wire Z_R_DATA_TEMPR50_25_ ;
wire Z_R_DATA_TEMPR51_25_ ;
wire OR4_733_Y ;
wire OR4_625_Y ;
wire OR4_557_Y ;
wire OR4_546_Y ;
wire OR4_388_Y ;
wire OR4_14_Y ;
wire Z_R_DATA_TEMPR0_34_ ;
wire Z_R_DATA_TEMPR1_34_ ;
wire Z_R_DATA_TEMPR2_34_ ;
wire Z_R_DATA_TEMPR3_34_ ;
wire OR4_461_Y ;
wire OR4_150_Y ;
wire OR4_293_Y ;
wire OR4_284_Y ;
wire OR4_109_Y ;
wire OR4_359_Y ;
wire Z_R_DATA_TEMPR40_20_ ;
wire Z_R_DATA_TEMPR41_20_ ;
wire Z_R_DATA_TEMPR43_20_ ;
wire OR4_342_Y ;
wire Z_R_DATA_TEMPR4_21_ ;
wire Z_R_DATA_TEMPR5_21_ ;
wire Z_R_DATA_TEMPR6_21_ ;
wire Z_R_DATA_TEMPR7_21_ ;
wire Z_R_DATA_TEMPR2_20_ ;
wire Z_R_DATA_TEMPR2_21_ ;
wire Z_R_DATA_TEMPR2_22_ ;
wire Z_R_DATA_TEMPR2_23_ ;
wire Z_R_DATA_TEMPR2_24_ ;
wire Z_R_DATA_TEMPR2_25_ ;
wire Z_R_DATA_TEMPR2_26_ ;
wire Z_R_DATA_TEMPR2_27_ ;
wire Z_R_DATA_TEMPR2_28_ ;
wire Z_R_DATA_TEMPR2_29_ ;
wire Z_R_DATA_TEMPR2_30_ ;
wire Z_R_DATA_TEMPR2_31_ ;
wire Z_R_DATA_TEMPR2_32_ ;
wire Z_R_DATA_TEMPR2_33_ ;
wire Z_R_DATA_TEMPR2_35_ ;
wire Z_R_DATA_TEMPR2_36_ ;
wire Z_R_DATA_TEMPR2_37_ ;
wire Z_R_DATA_TEMPR2_38_ ;
wire Z_R_DATA_TEMPR2_39_ ;
wire Z_R_DATA_TEMPR2_0_ ;
wire Z_R_DATA_TEMPR2_1_ ;
wire Z_R_DATA_TEMPR2_2_ ;
wire Z_R_DATA_TEMPR2_3_ ;
wire Z_R_DATA_TEMPR2_4_ ;
wire Z_R_DATA_TEMPR2_5_ ;
wire Z_R_DATA_TEMPR2_6_ ;
wire Z_R_DATA_TEMPR2_7_ ;
wire Z_R_DATA_TEMPR2_8_ ;
wire Z_R_DATA_TEMPR2_9_ ;
wire Z_R_DATA_TEMPR2_11_ ;
wire Z_R_DATA_TEMPR2_12_ ;
wire Z_R_DATA_TEMPR2_13_ ;
wire Z_R_DATA_TEMPR2_15_ ;
wire Z_R_DATA_TEMPR2_16_ ;
wire Z_R_DATA_TEMPR2_18_ ;
wire Z_R_DATA_TEMPR2_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_DB_DETECT ;
wire Z_ACCESS_BUSY_2__0_ ;
wire OR4_137_Y ;
wire Z_R_DATA_TEMPR60_37_ ;
wire Z_R_DATA_TEMPR61_37_ ;
wire Z_R_DATA_TEMPR62_37_ ;
wire Z_R_DATA_TEMPR63_37_ ;
wire OR4_688_Y ;
wire Z_R_DATA_TEMPR28_6_ ;
wire Z_R_DATA_TEMPR29_6_ ;
wire Z_R_DATA_TEMPR30_6_ ;
wire Z_R_DATA_TEMPR31_6_ ;
wire OR4_676_Y ;
wire Z_R_DATA_TEMPR40_27_ ;
wire Z_R_DATA_TEMPR41_27_ ;
wire Z_R_DATA_TEMPR43_27_ ;
wire OR4_716_Y ;
wire Z_R_DATA_TEMPR40_0_ ;
wire Z_R_DATA_TEMPR41_0_ ;
wire Z_R_DATA_TEMPR43_0_ ;
wire OR4_446_Y ;
wire OR4_666_Y ;
wire OR4_16_Y ;
wire OR4_128_Y ;
wire OR4_39_Y ;
wire OR4_161_Y ;
wire Z_R_DATA_TEMPR44_30_ ;
wire Z_R_DATA_TEMPR45_30_ ;
wire Z_R_DATA_TEMPR46_30_ ;
wire Z_R_DATA_TEMPR47_30_ ;
wire OR4_715_Y ;
wire Z_R_DATA_TEMPR20_27_ ;
wire Z_R_DATA_TEMPR21_27_ ;
wire Z_R_DATA_TEMPR22_27_ ;
wire Z_R_DATA_TEMPR23_27_ ;
wire OR4_606_Y ;
wire Z_R_DATA_TEMPR4_30_ ;
wire Z_R_DATA_TEMPR5_30_ ;
wire Z_R_DATA_TEMPR6_30_ ;
wire Z_R_DATA_TEMPR7_30_ ;
wire OR4_364_Y ;
wire Z_R_DATA_TEMPR28_0_ ;
wire Z_R_DATA_TEMPR29_0_ ;
wire Z_R_DATA_TEMPR30_0_ ;
wire Z_R_DATA_TEMPR31_0_ ;
wire OR4_3_Y ;
wire Z_R_DATA_TEMPR52_11_ ;
wire Z_R_DATA_TEMPR53_11_ ;
wire Z_R_DATA_TEMPR54_11_ ;
wire Z_R_DATA_TEMPR55_11_ ;
wire OR4_54_Y ;
wire Z_R_DATA_TEMPR16_4_ ;
wire Z_R_DATA_TEMPR17_4_ ;
wire Z_R_DATA_TEMPR18_4_ ;
wire Z_R_DATA_TEMPR19_4_ ;
wire OR4_548_Y ;
wire Z_R_DATA_TEMPR48_33_ ;
wire Z_R_DATA_TEMPR49_33_ ;
wire Z_R_DATA_TEMPR50_33_ ;
wire Z_R_DATA_TEMPR51_33_ ;
wire OR4_283_Y ;
wire Z_R_DATA_TEMPR0_11_ ;
wire Z_R_DATA_TEMPR1_11_ ;
wire Z_R_DATA_TEMPR3_11_ ;
wire OR4_450_Y ;
wire Z_R_DATA_TEMPR20_2_ ;
wire Z_R_DATA_TEMPR21_2_ ;
wire Z_R_DATA_TEMPR22_2_ ;
wire Z_R_DATA_TEMPR23_2_ ;
wire OR4_633_Y ;
wire OR4_216_Y ;
wire OR4_301_Y ;
wire OR4_675_Y ;
wire OR4_436_Y ;
wire OR4_407_Y ;
wire OR4_351_Y ;
wire Z_R_DATA_TEMPR20_34_ ;
wire Z_R_DATA_TEMPR21_34_ ;
wire Z_R_DATA_TEMPR22_34_ ;
wire Z_R_DATA_TEMPR23_34_ ;
wire Z_R_DATA_TEMPR52_31_ ;
wire Z_R_DATA_TEMPR53_31_ ;
wire Z_R_DATA_TEMPR54_31_ ;
wire Z_R_DATA_TEMPR55_31_ ;
wire OR4_736_Y ;
wire OR4_120_Y ;
wire OR4_111_Y ;
wire OR4_383_Y ;
wire OR4_83_Y ;
wire OR4_637_Y ;
wire Z_R_DATA_TEMPR44_21_ ;
wire Z_R_DATA_TEMPR45_21_ ;
wire Z_R_DATA_TEMPR46_21_ ;
wire Z_R_DATA_TEMPR47_21_ ;
wire OR4_735_Y ;
wire OR4_399_Y ;
wire OR4_158_Y ;
wire OR4_799_Y ;
wire OR4_226_Y ;
wire Z_R_DATA_TEMPR52_24_ ;
wire Z_R_DATA_TEMPR53_24_ ;
wire Z_R_DATA_TEMPR54_24_ ;
wire Z_R_DATA_TEMPR55_24_ ;
wire Z_R_DATA_TEMPR25_37_ ;
wire Z_R_DATA_TEMPR26_37_ ;
wire Z_R_DATA_TEMPR27_37_ ;
wire Z_R_DATA_TEMPR63_20_ ;
wire Z_R_DATA_TEMPR63_21_ ;
wire Z_R_DATA_TEMPR63_22_ ;
wire Z_R_DATA_TEMPR63_23_ ;
wire Z_R_DATA_TEMPR63_25_ ;
wire Z_R_DATA_TEMPR63_26_ ;
wire Z_R_DATA_TEMPR63_27_ ;
wire Z_R_DATA_TEMPR63_28_ ;
wire Z_R_DATA_TEMPR63_29_ ;
wire Z_R_DATA_TEMPR63_30_ ;
wire Z_R_DATA_TEMPR63_31_ ;
wire Z_R_DATA_TEMPR63_32_ ;
wire Z_R_DATA_TEMPR63_33_ ;
wire Z_R_DATA_TEMPR63_35_ ;
wire Z_R_DATA_TEMPR63_36_ ;
wire Z_R_DATA_TEMPR63_38_ ;
wire Z_R_DATA_TEMPR63_39_ ;
wire Z_R_DATA_TEMPR63_0_ ;
wire Z_R_DATA_TEMPR63_1_ ;
wire Z_R_DATA_TEMPR63_2_ ;
wire Z_R_DATA_TEMPR63_3_ ;
wire Z_R_DATA_TEMPR63_4_ ;
wire Z_R_DATA_TEMPR63_5_ ;
wire Z_R_DATA_TEMPR63_6_ ;
wire Z_R_DATA_TEMPR63_7_ ;
wire Z_R_DATA_TEMPR63_8_ ;
wire Z_R_DATA_TEMPR63_9_ ;
wire Z_R_DATA_TEMPR63_10_ ;
wire Z_R_DATA_TEMPR63_11_ ;
wire Z_R_DATA_TEMPR63_13_ ;
wire Z_R_DATA_TEMPR63_14_ ;
wire Z_R_DATA_TEMPR63_15_ ;
wire Z_R_DATA_TEMPR63_16_ ;
wire Z_R_DATA_TEMPR63_17_ ;
wire Z_R_DATA_TEMPR63_18_ ;
wire Z_R_DATA_TEMPR63_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_DB_DETECT ;
wire Z_ACCESS_BUSY_63__0_ ;
wire OR4_554_Y ;
wire OR4_219_Y ;
wire OR4_58_Y ;
wire OR4_49_Y ;
wire OR4_440_Y ;
wire OR4_629_Y ;
wire Z_R_DATA_TEMPR16_24_ ;
wire Z_R_DATA_TEMPR17_24_ ;
wire Z_R_DATA_TEMPR18_24_ ;
wire Z_R_DATA_TEMPR19_24_ ;
wire Z_R_DATA_TEMPR32_12_ ;
wire Z_R_DATA_TEMPR34_12_ ;
wire Z_R_DATA_TEMPR35_12_ ;
wire Z_R_DATA_TEMPR18_20_ ;
wire Z_R_DATA_TEMPR18_21_ ;
wire Z_R_DATA_TEMPR18_22_ ;
wire Z_R_DATA_TEMPR18_23_ ;
wire Z_R_DATA_TEMPR18_25_ ;
wire Z_R_DATA_TEMPR18_26_ ;
wire Z_R_DATA_TEMPR18_28_ ;
wire Z_R_DATA_TEMPR18_29_ ;
wire Z_R_DATA_TEMPR18_30_ ;
wire Z_R_DATA_TEMPR18_31_ ;
wire Z_R_DATA_TEMPR18_32_ ;
wire Z_R_DATA_TEMPR18_34_ ;
wire Z_R_DATA_TEMPR18_35_ ;
wire Z_R_DATA_TEMPR18_36_ ;
wire Z_R_DATA_TEMPR18_37_ ;
wire Z_R_DATA_TEMPR18_38_ ;
wire Z_R_DATA_TEMPR18_39_ ;
wire Z_R_DATA_TEMPR18_0_ ;
wire Z_R_DATA_TEMPR18_2_ ;
wire Z_R_DATA_TEMPR18_3_ ;
wire Z_R_DATA_TEMPR18_5_ ;
wire Z_R_DATA_TEMPR18_6_ ;
wire Z_R_DATA_TEMPR18_7_ ;
wire Z_R_DATA_TEMPR18_8_ ;
wire Z_R_DATA_TEMPR18_9_ ;
wire Z_R_DATA_TEMPR18_10_ ;
wire Z_R_DATA_TEMPR18_11_ ;
wire Z_R_DATA_TEMPR18_12_ ;
wire Z_R_DATA_TEMPR18_13_ ;
wire Z_R_DATA_TEMPR18_14_ ;
wire Z_R_DATA_TEMPR18_15_ ;
wire Z_R_DATA_TEMPR18_16_ ;
wire Z_R_DATA_TEMPR18_17_ ;
wire Z_R_DATA_TEMPR18_18_ ;
wire Z_R_DATA_TEMPR18_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_DB_DETECT ;
wire Z_ACCESS_BUSY_18__0_ ;
wire OR4_194_Y ;
wire OR4_415_Y ;
wire OR4_354_Y ;
wire OR4_413_Y ;
wire OR4_741_Y ;
wire Z_R_DATA_TEMPR25_7_ ;
wire Z_R_DATA_TEMPR26_7_ ;
wire Z_R_DATA_TEMPR27_7_ ;
wire OR4_527_Y ;
wire Z_R_DATA_TEMPR0_20_ ;
wire Z_R_DATA_TEMPR1_20_ ;
wire Z_R_DATA_TEMPR3_20_ ;
wire OR4_672_Y ;
wire Z_R_DATA_TEMPR60_35_ ;
wire Z_R_DATA_TEMPR61_35_ ;
wire Z_R_DATA_TEMPR62_35_ ;
wire OR4_220_Y ;
wire Z_R_DATA_TEMPR16_7_ ;
wire Z_R_DATA_TEMPR17_7_ ;
wire Z_R_DATA_TEMPR19_7_ ;
wire OR4_552_Y ;
wire OR4_444_Y ;
wire OR4_458_Y ;
wire OR4_448_Y ;
wire OR4_29_Y ;
wire OR4_762_Y ;
wire OR4_627_Y ;
wire OR4_279_Y ;
wire OR4_602_Y ;
wire Z_R_DATA_TEMPR32_37_ ;
wire Z_R_DATA_TEMPR34_37_ ;
wire Z_R_DATA_TEMPR35_37_ ;
wire OR4_678_Y ;
wire Z_R_DATA_TEMPR4_17_ ;
wire Z_R_DATA_TEMPR5_17_ ;
wire Z_R_DATA_TEMPR6_17_ ;
wire Z_R_DATA_TEMPR7_17_ ;
wire OR4_116_Y ;
wire Z_R_DATA_TEMPR56_21_ ;
wire Z_R_DATA_TEMPR57_21_ ;
wire Z_R_DATA_TEMPR58_21_ ;
wire Z_R_DATA_TEMPR59_21_ ;
wire OR4_139_Y ;
wire Z_R_DATA_TEMPR20_10_ ;
wire Z_R_DATA_TEMPR21_10_ ;
wire Z_R_DATA_TEMPR22_10_ ;
wire Z_R_DATA_TEMPR23_10_ ;
wire OR4_79_Y ;
wire Z_R_DATA_TEMPR44_32_ ;
wire Z_R_DATA_TEMPR45_32_ ;
wire Z_R_DATA_TEMPR46_32_ ;
wire Z_R_DATA_TEMPR47_32_ ;
wire OR4_251_Y ;
wire Z_R_DATA_TEMPR4_2_ ;
wire Z_R_DATA_TEMPR5_2_ ;
wire Z_R_DATA_TEMPR6_2_ ;
wire Z_R_DATA_TEMPR7_2_ ;
wire OR4_419_Y ;
wire Z_R_DATA_TEMPR60_2_ ;
wire Z_R_DATA_TEMPR61_2_ ;
wire Z_R_DATA_TEMPR62_2_ ;
wire OR4_296_Y ;
wire Z_R_DATA_TEMPR44_4_ ;
wire Z_R_DATA_TEMPR45_4_ ;
wire Z_R_DATA_TEMPR46_4_ ;
wire Z_R_DATA_TEMPR47_4_ ;
wire OR4_412_Y ;
wire Z_R_DATA_TEMPR28_25_ ;
wire Z_R_DATA_TEMPR29_25_ ;
wire Z_R_DATA_TEMPR30_25_ ;
wire Z_R_DATA_TEMPR31_25_ ;
wire OR4_583_Y ;
wire Z_R_DATA_TEMPR8_7_ ;
wire Z_R_DATA_TEMPR9_7_ ;
wire Z_R_DATA_TEMPR10_7_ ;
wire Z_R_DATA_TEMPR11_7_ ;
wire Z_R_DATA_TEMPR36_25_ ;
wire Z_R_DATA_TEMPR37_25_ ;
wire Z_R_DATA_TEMPR39_25_ ;
wire OR4_699_Y ;
wire Z_R_DATA_TEMPR56_22_ ;
wire Z_R_DATA_TEMPR57_22_ ;
wire Z_R_DATA_TEMPR58_22_ ;
wire Z_R_DATA_TEMPR59_22_ ;
wire OR4_710_Y ;
wire OR4_642_Y ;
wire OR4_115_Y ;
wire OR4_503_Y ;
wire OR4_313_Y ;
wire Z_R_DATA_TEMPR44_31_ ;
wire Z_R_DATA_TEMPR45_31_ ;
wire Z_R_DATA_TEMPR46_31_ ;
wire Z_R_DATA_TEMPR47_31_ ;
wire OR4_338_Y ;
wire Z_R_DATA_TEMPR16_30_ ;
wire Z_R_DATA_TEMPR17_30_ ;
wire Z_R_DATA_TEMPR19_30_ ;
wire Z_R_DATA_TEMPR46_20_ ;
wire Z_R_DATA_TEMPR46_22_ ;
wire Z_R_DATA_TEMPR46_23_ ;
wire Z_R_DATA_TEMPR46_24_ ;
wire Z_R_DATA_TEMPR46_25_ ;
wire Z_R_DATA_TEMPR46_26_ ;
wire Z_R_DATA_TEMPR46_27_ ;
wire Z_R_DATA_TEMPR46_28_ ;
wire Z_R_DATA_TEMPR46_29_ ;
wire Z_R_DATA_TEMPR46_33_ ;
wire Z_R_DATA_TEMPR46_34_ ;
wire Z_R_DATA_TEMPR46_35_ ;
wire Z_R_DATA_TEMPR46_36_ ;
wire Z_R_DATA_TEMPR46_37_ ;
wire Z_R_DATA_TEMPR46_38_ ;
wire Z_R_DATA_TEMPR46_39_ ;
wire Z_R_DATA_TEMPR46_1_ ;
wire Z_R_DATA_TEMPR46_2_ ;
wire Z_R_DATA_TEMPR46_3_ ;
wire Z_R_DATA_TEMPR46_5_ ;
wire Z_R_DATA_TEMPR46_6_ ;
wire Z_R_DATA_TEMPR46_7_ ;
wire Z_R_DATA_TEMPR46_8_ ;
wire Z_R_DATA_TEMPR46_9_ ;
wire Z_R_DATA_TEMPR46_10_ ;
wire Z_R_DATA_TEMPR46_11_ ;
wire Z_R_DATA_TEMPR46_12_ ;
wire Z_R_DATA_TEMPR46_13_ ;
wire Z_R_DATA_TEMPR46_14_ ;
wire Z_R_DATA_TEMPR46_15_ ;
wire Z_R_DATA_TEMPR46_16_ ;
wire Z_R_DATA_TEMPR46_17_ ;
wire Z_R_DATA_TEMPR46_18_ ;
wire Z_R_DATA_TEMPR46_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_DB_DETECT ;
wire Z_ACCESS_BUSY_46__0_ ;
wire OR4_789_Y ;
wire Z_R_DATA_TEMPR60_5_ ;
wire Z_R_DATA_TEMPR61_5_ ;
wire Z_R_DATA_TEMPR62_5_ ;
wire OR4_597_Y ;
wire Z_R_DATA_TEMPR28_36_ ;
wire Z_R_DATA_TEMPR29_36_ ;
wire Z_R_DATA_TEMPR30_36_ ;
wire Z_R_DATA_TEMPR31_36_ ;
wire OR4_203_Y ;
wire Z_R_DATA_TEMPR36_30_ ;
wire Z_R_DATA_TEMPR37_30_ ;
wire Z_R_DATA_TEMPR39_30_ ;
wire OR4_714_Y ;
wire OR4_38_Y ;
wire OR4_125_Y ;
wire OR4_770_Y ;
wire Z_R_DATA_TEMPR49_20_ ;
wire Z_R_DATA_TEMPR49_21_ ;
wire Z_R_DATA_TEMPR49_23_ ;
wire Z_R_DATA_TEMPR49_24_ ;
wire Z_R_DATA_TEMPR49_26_ ;
wire Z_R_DATA_TEMPR49_27_ ;
wire Z_R_DATA_TEMPR49_28_ ;
wire Z_R_DATA_TEMPR49_29_ ;
wire Z_R_DATA_TEMPR49_30_ ;
wire Z_R_DATA_TEMPR49_31_ ;
wire Z_R_DATA_TEMPR49_34_ ;
wire Z_R_DATA_TEMPR49_35_ ;
wire Z_R_DATA_TEMPR49_36_ ;
wire Z_R_DATA_TEMPR49_37_ ;
wire Z_R_DATA_TEMPR49_38_ ;
wire Z_R_DATA_TEMPR49_39_ ;
wire Z_R_DATA_TEMPR49_0_ ;
wire Z_R_DATA_TEMPR49_1_ ;
wire Z_R_DATA_TEMPR49_3_ ;
wire Z_R_DATA_TEMPR49_4_ ;
wire Z_R_DATA_TEMPR49_5_ ;
wire Z_R_DATA_TEMPR49_6_ ;
wire Z_R_DATA_TEMPR49_7_ ;
wire Z_R_DATA_TEMPR49_8_ ;
wire Z_R_DATA_TEMPR49_9_ ;
wire Z_R_DATA_TEMPR49_11_ ;
wire Z_R_DATA_TEMPR49_12_ ;
wire Z_R_DATA_TEMPR49_13_ ;
wire Z_R_DATA_TEMPR49_14_ ;
wire Z_R_DATA_TEMPR49_15_ ;
wire Z_R_DATA_TEMPR49_16_ ;
wire Z_R_DATA_TEMPR49_17_ ;
wire Z_R_DATA_TEMPR49_18_ ;
wire Z_R_DATA_TEMPR49_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_DB_DETECT ;
wire Z_ACCESS_BUSY_49__0_ ;
wire Z_R_DATA_TEMPR44_7_ ;
wire Z_R_DATA_TEMPR45_7_ ;
wire Z_R_DATA_TEMPR47_7_ ;
wire OR4_346_Y ;
wire OR4_679_Y ;
wire OR4_1_Y ;
wire OR4_95_Y ;
wire OR4_176_Y ;
wire Z_R_DATA_TEMPR40_21_ ;
wire Z_R_DATA_TEMPR40_22_ ;
wire Z_R_DATA_TEMPR40_23_ ;
wire Z_R_DATA_TEMPR40_24_ ;
wire Z_R_DATA_TEMPR40_25_ ;
wire Z_R_DATA_TEMPR40_26_ ;
wire Z_R_DATA_TEMPR40_28_ ;
wire Z_R_DATA_TEMPR40_29_ ;
wire Z_R_DATA_TEMPR40_30_ ;
wire Z_R_DATA_TEMPR40_31_ ;
wire Z_R_DATA_TEMPR40_32_ ;
wire Z_R_DATA_TEMPR40_33_ ;
wire Z_R_DATA_TEMPR40_34_ ;
wire Z_R_DATA_TEMPR40_35_ ;
wire Z_R_DATA_TEMPR40_36_ ;
wire Z_R_DATA_TEMPR40_37_ ;
wire Z_R_DATA_TEMPR40_38_ ;
wire Z_R_DATA_TEMPR40_39_ ;
wire Z_R_DATA_TEMPR40_1_ ;
wire Z_R_DATA_TEMPR40_3_ ;
wire Z_R_DATA_TEMPR40_4_ ;
wire Z_R_DATA_TEMPR40_5_ ;
wire Z_R_DATA_TEMPR40_6_ ;
wire Z_R_DATA_TEMPR40_7_ ;
wire Z_R_DATA_TEMPR40_8_ ;
wire Z_R_DATA_TEMPR40_9_ ;
wire Z_R_DATA_TEMPR40_11_ ;
wire Z_R_DATA_TEMPR40_12_ ;
wire Z_R_DATA_TEMPR40_13_ ;
wire Z_R_DATA_TEMPR40_14_ ;
wire Z_R_DATA_TEMPR40_15_ ;
wire Z_R_DATA_TEMPR40_16_ ;
wire Z_R_DATA_TEMPR40_17_ ;
wire Z_R_DATA_TEMPR40_18_ ;
wire Z_R_DATA_TEMPR40_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_DB_DETECT ;
wire Z_ACCESS_BUSY_40__0_ ;
wire OR4_439_Y ;
wire Z_R_DATA_TEMPR56_16_ ;
wire Z_R_DATA_TEMPR57_16_ ;
wire Z_R_DATA_TEMPR58_16_ ;
wire Z_R_DATA_TEMPR59_16_ ;
wire OR4_662_Y ;
wire Z_R_DATA_TEMPR28_11_ ;
wire Z_R_DATA_TEMPR29_11_ ;
wire Z_R_DATA_TEMPR30_11_ ;
wire Z_R_DATA_TEMPR31_11_ ;
wire Z_R_DATA_TEMPR4_35_ ;
wire Z_R_DATA_TEMPR5_35_ ;
wire Z_R_DATA_TEMPR6_35_ ;
wire Z_R_DATA_TEMPR7_35_ ;
wire OR4_528_Y ;
wire Z_R_DATA_TEMPR41_17_ ;
wire Z_R_DATA_TEMPR43_17_ ;
wire Z_R_DATA_TEMPR16_17_ ;
wire Z_R_DATA_TEMPR17_17_ ;
wire Z_R_DATA_TEMPR19_17_ ;
wire OR4_432_Y ;
wire Z_R_DATA_TEMPR52_27_ ;
wire Z_R_DATA_TEMPR53_27_ ;
wire Z_R_DATA_TEMPR54_27_ ;
wire Z_R_DATA_TEMPR55_27_ ;
wire OR4_668_Y ;
wire Z_R_DATA_TEMPR20_1_ ;
wire Z_R_DATA_TEMPR21_1_ ;
wire Z_R_DATA_TEMPR22_1_ ;
wire Z_R_DATA_TEMPR23_1_ ;
wire OR4_519_Y ;
wire Z_R_DATA_TEMPR52_35_ ;
wire Z_R_DATA_TEMPR53_35_ ;
wire Z_R_DATA_TEMPR54_35_ ;
wire Z_R_DATA_TEMPR55_35_ ;
wire OR4_730_Y ;
wire Z_R_DATA_TEMPR4_24_ ;
wire Z_R_DATA_TEMPR5_24_ ;
wire Z_R_DATA_TEMPR6_24_ ;
wire Z_R_DATA_TEMPR7_24_ ;
wire OR4_333_Y ;
wire Z_R_DATA_TEMPR56_33_ ;
wire Z_R_DATA_TEMPR57_33_ ;
wire Z_R_DATA_TEMPR58_33_ ;
wire Z_R_DATA_TEMPR59_33_ ;
wire OR4_41_Y ;
wire Z_R_DATA_TEMPR48_14_ ;
wire Z_R_DATA_TEMPR50_14_ ;
wire Z_R_DATA_TEMPR51_14_ ;
wire OR4_19_Y ;
wire Z_R_DATA_TEMPR8_24_ ;
wire Z_R_DATA_TEMPR9_24_ ;
wire Z_R_DATA_TEMPR10_24_ ;
wire Z_R_DATA_TEMPR11_24_ ;
wire OR4_392_Y ;
wire OR4_538_Y ;
wire OR4_659_Y ;
wire OR4_746_Y ;
wire OR4_740_Y ;
wire OR4_389_Y ;
wire Z_R_DATA_TEMPR32_34_ ;
wire Z_R_DATA_TEMPR34_34_ ;
wire Z_R_DATA_TEMPR35_34_ ;
wire OR4_660_Y ;
wire OR4_749_Y ;
wire OR4_501_Y ;
wire OR4_654_Y ;
wire Z_R_DATA_TEMPR13_20_ ;
wire Z_R_DATA_TEMPR13_22_ ;
wire Z_R_DATA_TEMPR13_23_ ;
wire Z_R_DATA_TEMPR13_24_ ;
wire Z_R_DATA_TEMPR13_25_ ;
wire Z_R_DATA_TEMPR13_26_ ;
wire Z_R_DATA_TEMPR13_27_ ;
wire Z_R_DATA_TEMPR13_28_ ;
wire Z_R_DATA_TEMPR13_29_ ;
wire Z_R_DATA_TEMPR13_30_ ;
wire Z_R_DATA_TEMPR13_31_ ;
wire Z_R_DATA_TEMPR13_32_ ;
wire Z_R_DATA_TEMPR13_33_ ;
wire Z_R_DATA_TEMPR13_34_ ;
wire Z_R_DATA_TEMPR13_35_ ;
wire Z_R_DATA_TEMPR13_36_ ;
wire Z_R_DATA_TEMPR13_37_ ;
wire Z_R_DATA_TEMPR13_38_ ;
wire Z_R_DATA_TEMPR13_39_ ;
wire Z_R_DATA_TEMPR13_0_ ;
wire Z_R_DATA_TEMPR13_1_ ;
wire Z_R_DATA_TEMPR13_2_ ;
wire Z_R_DATA_TEMPR13_3_ ;
wire Z_R_DATA_TEMPR13_4_ ;
wire Z_R_DATA_TEMPR13_5_ ;
wire Z_R_DATA_TEMPR13_6_ ;
wire Z_R_DATA_TEMPR13_7_ ;
wire Z_R_DATA_TEMPR13_8_ ;
wire Z_R_DATA_TEMPR13_9_ ;
wire Z_R_DATA_TEMPR13_10_ ;
wire Z_R_DATA_TEMPR13_11_ ;
wire Z_R_DATA_TEMPR13_12_ ;
wire Z_R_DATA_TEMPR13_13_ ;
wire Z_R_DATA_TEMPR13_14_ ;
wire Z_R_DATA_TEMPR13_15_ ;
wire Z_R_DATA_TEMPR13_16_ ;
wire Z_R_DATA_TEMPR13_17_ ;
wire Z_R_DATA_TEMPR13_18_ ;
wire Z_R_DATA_TEMPR13_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_DB_DETECT ;
wire Z_ACCESS_BUSY_13__0_ ;
wire OR4_496_Y ;
wire Z_R_DATA_TEMPR56_30_ ;
wire Z_R_DATA_TEMPR57_30_ ;
wire Z_R_DATA_TEMPR58_30_ ;
wire Z_R_DATA_TEMPR59_30_ ;
wire Z_R_DATA_TEMPR25_5_ ;
wire Z_R_DATA_TEMPR26_5_ ;
wire Z_R_DATA_TEMPR27_5_ ;
wire OR4_445_Y ;
wire Z_R_DATA_TEMPR20_25_ ;
wire Z_R_DATA_TEMPR21_25_ ;
wire Z_R_DATA_TEMPR22_25_ ;
wire Z_R_DATA_TEMPR23_25_ ;
wire OR4_526_Y ;
wire Z_R_DATA_TEMPR0_2_ ;
wire Z_R_DATA_TEMPR1_2_ ;
wire Z_R_DATA_TEMPR3_2_ ;
wire OR4_263_Y ;
wire Z_R_DATA_TEMPR60_11_ ;
wire Z_R_DATA_TEMPR61_11_ ;
wire Z_R_DATA_TEMPR62_11_ ;
wire OR4_530_Y ;
wire Z_R_DATA_TEMPR4_23_ ;
wire Z_R_DATA_TEMPR5_23_ ;
wire Z_R_DATA_TEMPR6_23_ ;
wire Z_R_DATA_TEMPR7_23_ ;
wire Z_R_DATA_TEMPR16_23_ ;
wire Z_R_DATA_TEMPR17_23_ ;
wire Z_R_DATA_TEMPR19_23_ ;
wire Z_R_DATA_TEMPR20_26_ ;
wire Z_R_DATA_TEMPR21_26_ ;
wire Z_R_DATA_TEMPR22_26_ ;
wire Z_R_DATA_TEMPR23_26_ ;
wire OR4_573_Y ;
wire OR4_723_Y ;
wire OR4_394_Y ;
wire OR4_559_Y ;
wire OR4_162_Y ;
wire OR4_721_Y ;
wire Z_R_DATA_TEMPR56_2_ ;
wire Z_R_DATA_TEMPR57_2_ ;
wire Z_R_DATA_TEMPR58_2_ ;
wire Z_R_DATA_TEMPR59_2_ ;
wire OR4_314_Y ;
wire Z_R_DATA_TEMPR28_4_ ;
wire Z_R_DATA_TEMPR29_4_ ;
wire Z_R_DATA_TEMPR30_4_ ;
wire Z_R_DATA_TEMPR31_4_ ;
wire Z_R_DATA_TEMPR41_21_ ;
wire Z_R_DATA_TEMPR43_21_ ;
wire OR4_480_Y ;
wire OR4_693_Y ;
wire OR4_257_Y ;
wire OR4_242_Y ;
wire OR4_621_Y ;
wire OR4_726_Y ;
wire OR4_48_Y ;
wire OR4_140_Y ;
wire OR4_777_Y ;
wire OR4_381_Y ;
wire Z_R_DATA_TEMPR25_31_ ;
wire Z_R_DATA_TEMPR26_31_ ;
wire Z_R_DATA_TEMPR27_31_ ;
wire OR4_709_Y ;
wire Z_R_DATA_TEMPR8_15_ ;
wire Z_R_DATA_TEMPR9_15_ ;
wire Z_R_DATA_TEMPR10_15_ ;
wire Z_R_DATA_TEMPR11_15_ ;
wire OR4_438_Y ;
wire Z_R_DATA_TEMPR48_36_ ;
wire Z_R_DATA_TEMPR50_36_ ;
wire Z_R_DATA_TEMPR51_36_ ;
wire OR4_124_Y ;
wire Z_R_DATA_TEMPR25_10_ ;
wire Z_R_DATA_TEMPR26_10_ ;
wire Z_R_DATA_TEMPR27_10_ ;
wire OR4_91_Y ;
wire Z_R_DATA_TEMPR36_10_ ;
wire Z_R_DATA_TEMPR37_10_ ;
wire Z_R_DATA_TEMPR39_10_ ;
wire OR4_75_Y ;
wire Z_R_DATA_TEMPR56_24_ ;
wire Z_R_DATA_TEMPR57_24_ ;
wire Z_R_DATA_TEMPR58_24_ ;
wire Z_R_DATA_TEMPR59_24_ ;
wire Z_R_DATA_TEMPR37_20_ ;
wire Z_R_DATA_TEMPR37_21_ ;
wire Z_R_DATA_TEMPR37_22_ ;
wire Z_R_DATA_TEMPR37_23_ ;
wire Z_R_DATA_TEMPR37_24_ ;
wire Z_R_DATA_TEMPR37_26_ ;
wire Z_R_DATA_TEMPR37_27_ ;
wire Z_R_DATA_TEMPR37_28_ ;
wire Z_R_DATA_TEMPR37_29_ ;
wire Z_R_DATA_TEMPR37_31_ ;
wire Z_R_DATA_TEMPR37_32_ ;
wire Z_R_DATA_TEMPR37_33_ ;
wire Z_R_DATA_TEMPR37_34_ ;
wire Z_R_DATA_TEMPR37_35_ ;
wire Z_R_DATA_TEMPR37_36_ ;
wire Z_R_DATA_TEMPR37_37_ ;
wire Z_R_DATA_TEMPR37_38_ ;
wire Z_R_DATA_TEMPR37_39_ ;
wire Z_R_DATA_TEMPR37_0_ ;
wire Z_R_DATA_TEMPR37_1_ ;
wire Z_R_DATA_TEMPR37_2_ ;
wire Z_R_DATA_TEMPR37_3_ ;
wire Z_R_DATA_TEMPR37_5_ ;
wire Z_R_DATA_TEMPR37_6_ ;
wire Z_R_DATA_TEMPR37_7_ ;
wire Z_R_DATA_TEMPR37_8_ ;
wire Z_R_DATA_TEMPR37_9_ ;
wire Z_R_DATA_TEMPR37_12_ ;
wire Z_R_DATA_TEMPR37_13_ ;
wire Z_R_DATA_TEMPR37_14_ ;
wire Z_R_DATA_TEMPR37_15_ ;
wire Z_R_DATA_TEMPR37_16_ ;
wire Z_R_DATA_TEMPR37_17_ ;
wire Z_R_DATA_TEMPR37_18_ ;
wire Z_R_DATA_TEMPR37_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_DB_DETECT ;
wire Z_ACCESS_BUSY_37__0_ ;
wire OR4_256_Y ;
wire Z_R_DATA_TEMPR12_25_ ;
wire Z_R_DATA_TEMPR14_25_ ;
wire Z_R_DATA_TEMPR15_25_ ;
wire OR4_596_Y ;
wire Z_R_DATA_TEMPR32_24_ ;
wire Z_R_DATA_TEMPR34_24_ ;
wire Z_R_DATA_TEMPR35_24_ ;
wire Z_R_DATA_TEMPR52_7_ ;
wire Z_R_DATA_TEMPR53_7_ ;
wire Z_R_DATA_TEMPR54_7_ ;
wire Z_R_DATA_TEMPR55_7_ ;
wire OR4_584_Y ;
wire Z_R_DATA_TEMPR60_6_ ;
wire Z_R_DATA_TEMPR61_6_ ;
wire Z_R_DATA_TEMPR62_6_ ;
wire OR4_131_Y ;
wire Z_R_DATA_TEMPR0_33_ ;
wire Z_R_DATA_TEMPR1_33_ ;
wire Z_R_DATA_TEMPR3_33_ ;
wire Z_R_DATA_TEMPR58_20_ ;
wire Z_R_DATA_TEMPR58_23_ ;
wire Z_R_DATA_TEMPR58_25_ ;
wire Z_R_DATA_TEMPR58_26_ ;
wire Z_R_DATA_TEMPR58_27_ ;
wire Z_R_DATA_TEMPR58_28_ ;
wire Z_R_DATA_TEMPR58_29_ ;
wire Z_R_DATA_TEMPR58_31_ ;
wire Z_R_DATA_TEMPR58_32_ ;
wire Z_R_DATA_TEMPR58_34_ ;
wire Z_R_DATA_TEMPR58_35_ ;
wire Z_R_DATA_TEMPR58_37_ ;
wire Z_R_DATA_TEMPR58_38_ ;
wire Z_R_DATA_TEMPR58_39_ ;
wire Z_R_DATA_TEMPR58_0_ ;
wire Z_R_DATA_TEMPR58_1_ ;
wire Z_R_DATA_TEMPR58_3_ ;
wire Z_R_DATA_TEMPR58_4_ ;
wire Z_R_DATA_TEMPR58_5_ ;
wire Z_R_DATA_TEMPR58_7_ ;
wire Z_R_DATA_TEMPR58_8_ ;
wire Z_R_DATA_TEMPR58_9_ ;
wire Z_R_DATA_TEMPR58_10_ ;
wire Z_R_DATA_TEMPR58_11_ ;
wire Z_R_DATA_TEMPR58_12_ ;
wire Z_R_DATA_TEMPR58_13_ ;
wire Z_R_DATA_TEMPR58_14_ ;
wire Z_R_DATA_TEMPR58_15_ ;
wire Z_R_DATA_TEMPR58_17_ ;
wire Z_R_DATA_TEMPR58_18_ ;
wire Z_R_DATA_TEMPR58_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_DB_DETECT ;
wire Z_ACCESS_BUSY_58__0_ ;
wire OR4_791_Y ;
wire Z_R_DATA_TEMPR8_30_ ;
wire Z_R_DATA_TEMPR9_30_ ;
wire Z_R_DATA_TEMPR10_30_ ;
wire Z_R_DATA_TEMPR11_30_ ;
wire Z_R_DATA_TEMPR20_37_ ;
wire Z_R_DATA_TEMPR21_37_ ;
wire Z_R_DATA_TEMPR22_37_ ;
wire Z_R_DATA_TEMPR23_37_ ;
wire OR4_250_Y ;
wire Z_R_DATA_TEMPR48_20_ ;
wire Z_R_DATA_TEMPR50_20_ ;
wire Z_R_DATA_TEMPR51_20_ ;
wire OR4_379_Y ;
wire Z_R_DATA_TEMPR52_6_ ;
wire Z_R_DATA_TEMPR53_6_ ;
wire Z_R_DATA_TEMPR54_6_ ;
wire Z_R_DATA_TEMPR55_6_ ;
wire OR4_309_Y ;
wire Z_R_DATA_TEMPR36_34_ ;
wire Z_R_DATA_TEMPR39_34_ ;
wire OR4_616_Y ;
wire Z_R_DATA_TEMPR36_16_ ;
wire Z_R_DATA_TEMPR39_16_ ;
wire OR4_744_Y ;
wire Z_R_DATA_TEMPR44_13_ ;
wire Z_R_DATA_TEMPR45_13_ ;
wire Z_R_DATA_TEMPR47_13_ ;
wire OR4_93_Y ;
wire Z_R_DATA_TEMPR12_22_ ;
wire Z_R_DATA_TEMPR14_22_ ;
wire Z_R_DATA_TEMPR15_22_ ;
wire Z_R_DATA_TEMPR60_15_ ;
wire Z_R_DATA_TEMPR61_15_ ;
wire Z_R_DATA_TEMPR62_15_ ;
wire OR4_747_Y ;
wire Z_R_DATA_TEMPR25_36_ ;
wire Z_R_DATA_TEMPR26_36_ ;
wire Z_R_DATA_TEMPR27_36_ ;
wire OR4_326_Y ;
wire Z_R_DATA_TEMPR20_22_ ;
wire Z_R_DATA_TEMPR21_22_ ;
wire Z_R_DATA_TEMPR22_22_ ;
wire Z_R_DATA_TEMPR23_22_ ;
wire OR4_244_Y ;
wire OR4_502_Y ;
wire OR4_703_Y ;
wire OR4_277_Y ;
wire OR4_769_Y ;
wire Z_R_DATA_TEMPR8_33_ ;
wire Z_R_DATA_TEMPR9_33_ ;
wire Z_R_DATA_TEMPR10_33_ ;
wire Z_R_DATA_TEMPR11_33_ ;
wire OR4_281_Y ;
wire Z_R_DATA_TEMPR12_13_ ;
wire Z_R_DATA_TEMPR14_13_ ;
wire Z_R_DATA_TEMPR15_13_ ;
wire OR4_424_Y ;
wire Z_R_DATA_TEMPR4_10_ ;
wire Z_R_DATA_TEMPR5_10_ ;
wire Z_R_DATA_TEMPR6_10_ ;
wire Z_R_DATA_TEMPR7_10_ ;
wire OR4_15_Y ;
wire Z_R_DATA_TEMPR56_25_ ;
wire Z_R_DATA_TEMPR57_25_ ;
wire Z_R_DATA_TEMPR59_25_ ;
wire OR4_470_Y ;
wire Z_R_DATA_TEMPR25_3_ ;
wire Z_R_DATA_TEMPR26_3_ ;
wire Z_R_DATA_TEMPR27_3_ ;
wire OR4_456_Y ;
wire Z_R_DATA_TEMPR0_31_ ;
wire Z_R_DATA_TEMPR1_31_ ;
wire Z_R_DATA_TEMPR3_31_ ;
wire OR4_636_Y ;
wire Z_R_DATA_TEMPR0_0_ ;
wire Z_R_DATA_TEMPR1_0_ ;
wire Z_R_DATA_TEMPR3_0_ ;
wire Z_R_DATA_TEMPR41_25_ ;
wire Z_R_DATA_TEMPR43_25_ ;
wire Z_R_DATA_TEMPR0_21_ ;
wire Z_R_DATA_TEMPR0_22_ ;
wire Z_R_DATA_TEMPR0_23_ ;
wire Z_R_DATA_TEMPR0_24_ ;
wire Z_R_DATA_TEMPR0_25_ ;
wire Z_R_DATA_TEMPR0_26_ ;
wire Z_R_DATA_TEMPR0_27_ ;
wire Z_R_DATA_TEMPR0_28_ ;
wire Z_R_DATA_TEMPR0_29_ ;
wire Z_R_DATA_TEMPR0_30_ ;
wire Z_R_DATA_TEMPR0_32_ ;
wire Z_R_DATA_TEMPR0_35_ ;
wire Z_R_DATA_TEMPR0_36_ ;
wire Z_R_DATA_TEMPR0_37_ ;
wire Z_R_DATA_TEMPR0_38_ ;
wire Z_R_DATA_TEMPR0_39_ ;
wire Z_R_DATA_TEMPR0_1_ ;
wire Z_R_DATA_TEMPR0_3_ ;
wire Z_R_DATA_TEMPR0_4_ ;
wire Z_R_DATA_TEMPR0_5_ ;
wire Z_R_DATA_TEMPR0_6_ ;
wire Z_R_DATA_TEMPR0_7_ ;
wire Z_R_DATA_TEMPR0_8_ ;
wire Z_R_DATA_TEMPR0_9_ ;
wire Z_R_DATA_TEMPR0_12_ ;
wire Z_R_DATA_TEMPR0_13_ ;
wire Z_R_DATA_TEMPR0_15_ ;
wire Z_R_DATA_TEMPR0_16_ ;
wire Z_R_DATA_TEMPR0_18_ ;
wire Z_R_DATA_TEMPR0_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
wire OR4_425_Y ;
wire OR4_687_Y ;
wire OR4_517_Y ;
wire OR4_208_Y ;
wire OR4_249_Y ;
wire Z_R_DATA_TEMPR41_6_ ;
wire Z_R_DATA_TEMPR43_6_ ;
wire OR4_396_Y ;
wire Z_R_DATA_TEMPR52_32_ ;
wire Z_R_DATA_TEMPR53_32_ ;
wire Z_R_DATA_TEMPR54_32_ ;
wire Z_R_DATA_TEMPR55_32_ ;
wire OR4_154_Y ;
wire OR4_25_Y ;
wire OR4_369_Y ;
wire Z_R_DATA_TEMPR4_6_ ;
wire Z_R_DATA_TEMPR5_6_ ;
wire Z_R_DATA_TEMPR6_6_ ;
wire Z_R_DATA_TEMPR7_6_ ;
wire Z_R_DATA_TEMPR48_31_ ;
wire Z_R_DATA_TEMPR50_31_ ;
wire Z_R_DATA_TEMPR51_31_ ;
wire OR4_494_Y ;
wire Z_R_DATA_TEMPR8_22_ ;
wire Z_R_DATA_TEMPR9_22_ ;
wire Z_R_DATA_TEMPR10_22_ ;
wire Z_R_DATA_TEMPR11_22_ ;
wire OR4_574_Y ;
wire Z_R_DATA_TEMPR52_34_ ;
wire Z_R_DATA_TEMPR53_34_ ;
wire Z_R_DATA_TEMPR54_34_ ;
wire Z_R_DATA_TEMPR55_34_ ;
wire Z_R_DATA_TEMPR28_21_ ;
wire Z_R_DATA_TEMPR28_22_ ;
wire Z_R_DATA_TEMPR28_23_ ;
wire Z_R_DATA_TEMPR28_24_ ;
wire Z_R_DATA_TEMPR28_26_ ;
wire Z_R_DATA_TEMPR28_27_ ;
wire Z_R_DATA_TEMPR28_28_ ;
wire Z_R_DATA_TEMPR28_29_ ;
wire Z_R_DATA_TEMPR28_30_ ;
wire Z_R_DATA_TEMPR28_31_ ;
wire Z_R_DATA_TEMPR28_32_ ;
wire Z_R_DATA_TEMPR28_33_ ;
wire Z_R_DATA_TEMPR28_34_ ;
wire Z_R_DATA_TEMPR28_35_ ;
wire Z_R_DATA_TEMPR28_37_ ;
wire Z_R_DATA_TEMPR28_38_ ;
wire Z_R_DATA_TEMPR28_39_ ;
wire Z_R_DATA_TEMPR28_1_ ;
wire Z_R_DATA_TEMPR28_2_ ;
wire Z_R_DATA_TEMPR28_3_ ;
wire Z_R_DATA_TEMPR28_5_ ;
wire Z_R_DATA_TEMPR28_8_ ;
wire Z_R_DATA_TEMPR28_9_ ;
wire Z_R_DATA_TEMPR28_10_ ;
wire Z_R_DATA_TEMPR28_12_ ;
wire Z_R_DATA_TEMPR28_13_ ;
wire Z_R_DATA_TEMPR28_14_ ;
wire Z_R_DATA_TEMPR28_16_ ;
wire Z_R_DATA_TEMPR28_17_ ;
wire Z_R_DATA_TEMPR28_18_ ;
wire Z_R_DATA_TEMPR28_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_DB_DETECT ;
wire Z_ACCESS_BUSY_28__0_ ;
wire OR4_504_Y ;
wire Z_R_DATA_TEMPR20_24_ ;
wire Z_R_DATA_TEMPR21_24_ ;
wire Z_R_DATA_TEMPR22_24_ ;
wire Z_R_DATA_TEMPR23_24_ ;
wire Z_R_DATA_TEMPR53_20_ ;
wire Z_R_DATA_TEMPR53_21_ ;
wire Z_R_DATA_TEMPR53_22_ ;
wire Z_R_DATA_TEMPR53_23_ ;
wire Z_R_DATA_TEMPR53_25_ ;
wire Z_R_DATA_TEMPR53_26_ ;
wire Z_R_DATA_TEMPR53_28_ ;
wire Z_R_DATA_TEMPR53_29_ ;
wire Z_R_DATA_TEMPR53_30_ ;
wire Z_R_DATA_TEMPR53_33_ ;
wire Z_R_DATA_TEMPR53_36_ ;
wire Z_R_DATA_TEMPR53_37_ ;
wire Z_R_DATA_TEMPR53_38_ ;
wire Z_R_DATA_TEMPR53_39_ ;
wire Z_R_DATA_TEMPR53_0_ ;
wire Z_R_DATA_TEMPR53_1_ ;
wire Z_R_DATA_TEMPR53_3_ ;
wire Z_R_DATA_TEMPR53_4_ ;
wire Z_R_DATA_TEMPR53_5_ ;
wire Z_R_DATA_TEMPR53_8_ ;
wire Z_R_DATA_TEMPR53_9_ ;
wire Z_R_DATA_TEMPR53_10_ ;
wire Z_R_DATA_TEMPR53_12_ ;
wire Z_R_DATA_TEMPR53_13_ ;
wire Z_R_DATA_TEMPR53_14_ ;
wire Z_R_DATA_TEMPR53_15_ ;
wire Z_R_DATA_TEMPR53_16_ ;
wire Z_R_DATA_TEMPR53_17_ ;
wire Z_R_DATA_TEMPR53_18_ ;
wire Z_R_DATA_TEMPR53_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_DB_DETECT ;
wire Z_ACCESS_BUSY_53__0_ ;
wire OR4_612_Y ;
wire Z_R_DATA_TEMPR56_23_ ;
wire Z_R_DATA_TEMPR57_23_ ;
wire Z_R_DATA_TEMPR59_23_ ;
wire OR4_142_Y ;
wire Z_R_DATA_TEMPR1_25_ ;
wire Z_R_DATA_TEMPR3_25_ ;
wire OR4_170_Y ;
wire OR4_752_Y ;
wire OR4_31_Y ;
wire OR4_618_Y ;
wire OR4_92_Y ;
wire OR4_245_Y ;
wire OR4_513_Y ;
wire Z_R_DATA_TEMPR3_21_ ;
wire Z_R_DATA_TEMPR3_22_ ;
wire Z_R_DATA_TEMPR3_23_ ;
wire Z_R_DATA_TEMPR3_24_ ;
wire Z_R_DATA_TEMPR3_26_ ;
wire Z_R_DATA_TEMPR3_27_ ;
wire Z_R_DATA_TEMPR3_28_ ;
wire Z_R_DATA_TEMPR3_29_ ;
wire Z_R_DATA_TEMPR3_30_ ;
wire Z_R_DATA_TEMPR3_32_ ;
wire Z_R_DATA_TEMPR3_35_ ;
wire Z_R_DATA_TEMPR3_36_ ;
wire Z_R_DATA_TEMPR3_37_ ;
wire Z_R_DATA_TEMPR3_38_ ;
wire Z_R_DATA_TEMPR3_39_ ;
wire Z_R_DATA_TEMPR3_1_ ;
wire Z_R_DATA_TEMPR3_3_ ;
wire Z_R_DATA_TEMPR3_4_ ;
wire Z_R_DATA_TEMPR3_5_ ;
wire Z_R_DATA_TEMPR3_6_ ;
wire Z_R_DATA_TEMPR3_7_ ;
wire Z_R_DATA_TEMPR3_8_ ;
wire Z_R_DATA_TEMPR3_9_ ;
wire Z_R_DATA_TEMPR3_12_ ;
wire Z_R_DATA_TEMPR3_13_ ;
wire Z_R_DATA_TEMPR3_15_ ;
wire Z_R_DATA_TEMPR3_16_ ;
wire Z_R_DATA_TEMPR3_18_ ;
wire Z_R_DATA_TEMPR3_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_DB_DETECT ;
wire Z_ACCESS_BUSY_3__0_ ;
wire OR4_572_Y ;
wire Z_R_DATA_TEMPR8_0_ ;
wire Z_R_DATA_TEMPR9_0_ ;
wire Z_R_DATA_TEMPR10_0_ ;
wire Z_R_DATA_TEMPR11_0_ ;
wire OR4_495_Y ;
wire Z_R_DATA_TEMPR8_26_ ;
wire Z_R_DATA_TEMPR9_26_ ;
wire Z_R_DATA_TEMPR10_26_ ;
wire Z_R_DATA_TEMPR11_26_ ;
wire OR4_556_Y ;
wire OR4_138_Y ;
wire OR4_705_Y ;
wire OR4_738_Y ;
wire OR4_86_Y ;
wire Z_R_DATA_TEMPR4_3_ ;
wire Z_R_DATA_TEMPR5_3_ ;
wire Z_R_DATA_TEMPR6_3_ ;
wire Z_R_DATA_TEMPR7_3_ ;
wire OR4_271_Y ;
wire Z_R_DATA_TEMPR48_3_ ;
wire Z_R_DATA_TEMPR50_3_ ;
wire Z_R_DATA_TEMPR51_3_ ;
wire OR4_6_Y ;
wire OR4_198_Y ;
wire OR4_665_Y ;
wire OR4_653_Y ;
wire OR4_235_Y ;
wire OR4_201_Y ;
wire Z_R_DATA_TEMPR16_11_ ;
wire Z_R_DATA_TEMPR17_11_ ;
wire Z_R_DATA_TEMPR19_11_ ;
wire OR4_213_Y ;
wire Z_R_DATA_TEMPR32_32_ ;
wire Z_R_DATA_TEMPR34_32_ ;
wire Z_R_DATA_TEMPR35_32_ ;
wire OR4_632_Y ;
wire Z_R_DATA_TEMPR20_4_ ;
wire Z_R_DATA_TEMPR21_4_ ;
wire Z_R_DATA_TEMPR22_4_ ;
wire Z_R_DATA_TEMPR23_4_ ;
wire OR4_727_Y ;
wire Z_R_DATA_TEMPR41_16_ ;
wire Z_R_DATA_TEMPR43_16_ ;
wire Z_R_DATA_TEMPR52_25_ ;
wire Z_R_DATA_TEMPR54_25_ ;
wire Z_R_DATA_TEMPR55_25_ ;
wire OR4_564_Y ;
wire Z_R_DATA_TEMPR60_13_ ;
wire Z_R_DATA_TEMPR61_13_ ;
wire Z_R_DATA_TEMPR62_13_ ;
wire OR4_286_Y ;
wire Z_R_DATA_TEMPR25_11_ ;
wire Z_R_DATA_TEMPR26_11_ ;
wire Z_R_DATA_TEMPR27_11_ ;
wire OR4_643_Y ;
wire Z_R_DATA_TEMPR12_26_ ;
wire Z_R_DATA_TEMPR14_26_ ;
wire Z_R_DATA_TEMPR15_26_ ;
wire OR4_689_Y ;
wire OR4_2_Y ;
wire OR4_295_Y ;
wire OR4_796_Y ;
wire Z_R_DATA_TEMPR17_20_ ;
wire Z_R_DATA_TEMPR17_21_ ;
wire Z_R_DATA_TEMPR17_22_ ;
wire Z_R_DATA_TEMPR17_25_ ;
wire Z_R_DATA_TEMPR17_26_ ;
wire Z_R_DATA_TEMPR17_28_ ;
wire Z_R_DATA_TEMPR17_29_ ;
wire Z_R_DATA_TEMPR17_31_ ;
wire Z_R_DATA_TEMPR17_32_ ;
wire Z_R_DATA_TEMPR17_34_ ;
wire Z_R_DATA_TEMPR17_35_ ;
wire Z_R_DATA_TEMPR17_36_ ;
wire Z_R_DATA_TEMPR17_37_ ;
wire Z_R_DATA_TEMPR17_38_ ;
wire Z_R_DATA_TEMPR17_39_ ;
wire Z_R_DATA_TEMPR17_0_ ;
wire Z_R_DATA_TEMPR17_2_ ;
wire Z_R_DATA_TEMPR17_3_ ;
wire Z_R_DATA_TEMPR17_5_ ;
wire Z_R_DATA_TEMPR17_6_ ;
wire Z_R_DATA_TEMPR17_8_ ;
wire Z_R_DATA_TEMPR17_9_ ;
wire Z_R_DATA_TEMPR17_10_ ;
wire Z_R_DATA_TEMPR17_12_ ;
wire Z_R_DATA_TEMPR17_13_ ;
wire Z_R_DATA_TEMPR17_14_ ;
wire Z_R_DATA_TEMPR17_15_ ;
wire Z_R_DATA_TEMPR17_16_ ;
wire Z_R_DATA_TEMPR17_18_ ;
wire Z_R_DATA_TEMPR17_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_DB_DETECT ;
wire Z_ACCESS_BUSY_17__0_ ;
wire OR4_562_Y ;
wire Z_R_DATA_TEMPR12_17_ ;
wire Z_R_DATA_TEMPR14_17_ ;
wire Z_R_DATA_TEMPR15_17_ ;
wire OR4_233_Y ;
wire Z_R_DATA_TEMPR29_31_ ;
wire Z_R_DATA_TEMPR30_31_ ;
wire Z_R_DATA_TEMPR31_31_ ;
wire OR4_545_Y ;
wire OR4_753_Y ;
wire OR4_543_Y ;
wire Z_R_DATA_TEMPR23_20_ ;
wire Z_R_DATA_TEMPR23_23_ ;
wire Z_R_DATA_TEMPR23_28_ ;
wire Z_R_DATA_TEMPR23_29_ ;
wire Z_R_DATA_TEMPR23_30_ ;
wire Z_R_DATA_TEMPR23_31_ ;
wire Z_R_DATA_TEMPR23_33_ ;
wire Z_R_DATA_TEMPR23_35_ ;
wire Z_R_DATA_TEMPR23_36_ ;
wire Z_R_DATA_TEMPR23_38_ ;
wire Z_R_DATA_TEMPR23_39_ ;
wire Z_R_DATA_TEMPR23_0_ ;
wire Z_R_DATA_TEMPR23_3_ ;
wire Z_R_DATA_TEMPR23_5_ ;
wire Z_R_DATA_TEMPR23_6_ ;
wire Z_R_DATA_TEMPR23_7_ ;
wire Z_R_DATA_TEMPR23_8_ ;
wire Z_R_DATA_TEMPR23_9_ ;
wire Z_R_DATA_TEMPR23_11_ ;
wire Z_R_DATA_TEMPR23_12_ ;
wire Z_R_DATA_TEMPR23_13_ ;
wire Z_R_DATA_TEMPR23_14_ ;
wire Z_R_DATA_TEMPR23_15_ ;
wire Z_R_DATA_TEMPR23_16_ ;
wire Z_R_DATA_TEMPR23_17_ ;
wire Z_R_DATA_TEMPR23_18_ ;
wire Z_R_DATA_TEMPR23_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_DB_DETECT ;
wire Z_ACCESS_BUSY_23__0_ ;
wire OR4_280_Y ;
wire Z_R_DATA_TEMPR8_34_ ;
wire Z_R_DATA_TEMPR9_34_ ;
wire Z_R_DATA_TEMPR10_34_ ;
wire Z_R_DATA_TEMPR11_34_ ;
wire OR4_373_Y ;
wire OR4_149_Y ;
wire OR4_191_Y ;
wire Z_R_DATA_TEMPR29_17_ ;
wire Z_R_DATA_TEMPR30_17_ ;
wire Z_R_DATA_TEMPR31_17_ ;
wire OR4_261_Y ;
wire Z_R_DATA_TEMPR48_6_ ;
wire Z_R_DATA_TEMPR50_6_ ;
wire Z_R_DATA_TEMPR51_6_ ;
wire Z_R_DATA_TEMPR36_7_ ;
wire Z_R_DATA_TEMPR39_7_ ;
wire Z_R_DATA_TEMPR41_22_ ;
wire Z_R_DATA_TEMPR41_23_ ;
wire Z_R_DATA_TEMPR41_24_ ;
wire Z_R_DATA_TEMPR41_26_ ;
wire Z_R_DATA_TEMPR41_28_ ;
wire Z_R_DATA_TEMPR41_29_ ;
wire Z_R_DATA_TEMPR41_30_ ;
wire Z_R_DATA_TEMPR41_31_ ;
wire Z_R_DATA_TEMPR41_32_ ;
wire Z_R_DATA_TEMPR41_33_ ;
wire Z_R_DATA_TEMPR41_34_ ;
wire Z_R_DATA_TEMPR41_35_ ;
wire Z_R_DATA_TEMPR41_36_ ;
wire Z_R_DATA_TEMPR41_37_ ;
wire Z_R_DATA_TEMPR41_38_ ;
wire Z_R_DATA_TEMPR41_39_ ;
wire Z_R_DATA_TEMPR41_1_ ;
wire Z_R_DATA_TEMPR41_3_ ;
wire Z_R_DATA_TEMPR41_4_ ;
wire Z_R_DATA_TEMPR41_5_ ;
wire Z_R_DATA_TEMPR41_7_ ;
wire Z_R_DATA_TEMPR41_8_ ;
wire Z_R_DATA_TEMPR41_9_ ;
wire Z_R_DATA_TEMPR41_11_ ;
wire Z_R_DATA_TEMPR41_12_ ;
wire Z_R_DATA_TEMPR41_13_ ;
wire Z_R_DATA_TEMPR41_14_ ;
wire Z_R_DATA_TEMPR41_15_ ;
wire Z_R_DATA_TEMPR41_18_ ;
wire Z_R_DATA_TEMPR41_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_DB_DETECT ;
wire Z_ACCESS_BUSY_41__0_ ;
wire OR4_356_Y ;
wire OR4_347_Y ;
wire OR4_655_Y ;
wire OR4_33_Y ;
wire OR4_398_Y ;
wire OR4_88_Y ;
wire OR4_778_Y ;
wire OR4_454_Y ;
wire Z_R_DATA_TEMPR48_16_ ;
wire Z_R_DATA_TEMPR50_16_ ;
wire Z_R_DATA_TEMPR51_16_ ;
wire OR4_34_Y ;
wire Z_R_DATA_TEMPR32_0_ ;
wire Z_R_DATA_TEMPR34_0_ ;
wire Z_R_DATA_TEMPR35_0_ ;
wire Z_R_DATA_TEMPR12_4_ ;
wire Z_R_DATA_TEMPR14_4_ ;
wire Z_R_DATA_TEMPR15_4_ ;
wire Z_R_DATA_TEMPR35_20_ ;
wire Z_R_DATA_TEMPR35_21_ ;
wire Z_R_DATA_TEMPR35_22_ ;
wire Z_R_DATA_TEMPR35_23_ ;
wire Z_R_DATA_TEMPR35_25_ ;
wire Z_R_DATA_TEMPR35_26_ ;
wire Z_R_DATA_TEMPR35_27_ ;
wire Z_R_DATA_TEMPR35_28_ ;
wire Z_R_DATA_TEMPR35_29_ ;
wire Z_R_DATA_TEMPR35_30_ ;
wire Z_R_DATA_TEMPR35_31_ ;
wire Z_R_DATA_TEMPR35_33_ ;
wire Z_R_DATA_TEMPR35_35_ ;
wire Z_R_DATA_TEMPR35_36_ ;
wire Z_R_DATA_TEMPR35_38_ ;
wire Z_R_DATA_TEMPR35_39_ ;
wire Z_R_DATA_TEMPR35_1_ ;
wire Z_R_DATA_TEMPR35_2_ ;
wire Z_R_DATA_TEMPR35_3_ ;
wire Z_R_DATA_TEMPR35_4_ ;
wire Z_R_DATA_TEMPR35_5_ ;
wire Z_R_DATA_TEMPR35_6_ ;
wire Z_R_DATA_TEMPR35_7_ ;
wire Z_R_DATA_TEMPR35_8_ ;
wire Z_R_DATA_TEMPR35_9_ ;
wire Z_R_DATA_TEMPR35_10_ ;
wire Z_R_DATA_TEMPR35_11_ ;
wire Z_R_DATA_TEMPR35_14_ ;
wire Z_R_DATA_TEMPR35_15_ ;
wire Z_R_DATA_TEMPR35_16_ ;
wire Z_R_DATA_TEMPR35_17_ ;
wire Z_R_DATA_TEMPR35_18_ ;
wire Z_R_DATA_TEMPR35_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_DB_DETECT ;
wire Z_ACCESS_BUSY_35__0_ ;
wire OR4_18_Y ;
wire OR4_35_Y ;
wire OR4_306_Y ;
wire OR4_382_Y ;
wire Z_R_DATA_TEMPR52_3_ ;
wire Z_R_DATA_TEMPR54_3_ ;
wire Z_R_DATA_TEMPR55_3_ ;
wire Z_R_DATA_TEMPR44_20_ ;
wire Z_R_DATA_TEMPR44_22_ ;
wire Z_R_DATA_TEMPR44_23_ ;
wire Z_R_DATA_TEMPR44_24_ ;
wire Z_R_DATA_TEMPR44_25_ ;
wire Z_R_DATA_TEMPR44_26_ ;
wire Z_R_DATA_TEMPR44_27_ ;
wire Z_R_DATA_TEMPR44_28_ ;
wire Z_R_DATA_TEMPR44_29_ ;
wire Z_R_DATA_TEMPR44_33_ ;
wire Z_R_DATA_TEMPR44_34_ ;
wire Z_R_DATA_TEMPR44_35_ ;
wire Z_R_DATA_TEMPR44_36_ ;
wire Z_R_DATA_TEMPR44_37_ ;
wire Z_R_DATA_TEMPR44_38_ ;
wire Z_R_DATA_TEMPR44_39_ ;
wire Z_R_DATA_TEMPR44_1_ ;
wire Z_R_DATA_TEMPR44_2_ ;
wire Z_R_DATA_TEMPR44_3_ ;
wire Z_R_DATA_TEMPR44_5_ ;
wire Z_R_DATA_TEMPR44_6_ ;
wire Z_R_DATA_TEMPR44_8_ ;
wire Z_R_DATA_TEMPR44_9_ ;
wire Z_R_DATA_TEMPR44_10_ ;
wire Z_R_DATA_TEMPR44_11_ ;
wire Z_R_DATA_TEMPR44_12_ ;
wire Z_R_DATA_TEMPR44_14_ ;
wire Z_R_DATA_TEMPR44_15_ ;
wire Z_R_DATA_TEMPR44_16_ ;
wire Z_R_DATA_TEMPR44_17_ ;
wire Z_R_DATA_TEMPR44_18_ ;
wire Z_R_DATA_TEMPR44_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_DB_DETECT ;
wire Z_ACCESS_BUSY_44__0_ ;
wire OR4_122_Y ;
wire Z_R_DATA_TEMPR25_1_ ;
wire Z_R_DATA_TEMPR26_1_ ;
wire Z_R_DATA_TEMPR27_1_ ;
wire OR4_0_Y ;
wire OR4_765_Y ;
wire OR4_785_Y ;
wire OR4_534_Y ;
wire OR4_719_Y ;
wire Z_R_DATA_TEMPR56_10_ ;
wire Z_R_DATA_TEMPR57_10_ ;
wire Z_R_DATA_TEMPR59_10_ ;
wire OR4_340_Y ;
wire Z_R_DATA_TEMPR8_21_ ;
wire Z_R_DATA_TEMPR9_21_ ;
wire Z_R_DATA_TEMPR10_21_ ;
wire Z_R_DATA_TEMPR11_21_ ;
wire OR4_123_Y ;
wire OR4_507_Y ;
wire OR4_664_Y ;
wire OR4_486_Y ;
wire Z_R_DATA_TEMPR52_13_ ;
wire Z_R_DATA_TEMPR54_13_ ;
wire Z_R_DATA_TEMPR55_13_ ;
wire OR4_674_Y ;
wire Z_R_DATA_TEMPR12_14_ ;
wire Z_R_DATA_TEMPR14_14_ ;
wire Z_R_DATA_TEMPR15_14_ ;
wire OR4_299_Y ;
wire Z_R_DATA_TEMPR20_11_ ;
wire Z_R_DATA_TEMPR21_11_ ;
wire Z_R_DATA_TEMPR22_11_ ;
wire OR4_604_Y ;
wire Z_R_DATA_TEMPR45_5_ ;
wire Z_R_DATA_TEMPR47_5_ ;
wire OR4_77_Y ;
wire OR4_211_Y ;
wire OR4_488_Y ;
wire OR4_67_Y ;
wire OR4_205_Y ;
wire Z_R_DATA_TEMPR25_14_ ;
wire Z_R_DATA_TEMPR26_14_ ;
wire Z_R_DATA_TEMPR27_14_ ;
wire OR4_276_Y ;
wire Z_R_DATA_TEMPR45_34_ ;
wire Z_R_DATA_TEMPR47_34_ ;
wire Z_R_DATA_TEMPR20_12_ ;
wire Z_R_DATA_TEMPR21_12_ ;
wire Z_R_DATA_TEMPR22_12_ ;
wire OR4_588_Y ;
wire Z_R_DATA_TEMPR25_22_ ;
wire Z_R_DATA_TEMPR26_22_ ;
wire Z_R_DATA_TEMPR27_22_ ;
wire OR4_70_Y ;
wire Z_R_DATA_TEMPR29_30_ ;
wire Z_R_DATA_TEMPR30_30_ ;
wire Z_R_DATA_TEMPR31_30_ ;
wire OR4_20_Y ;
wire OR4_177_Y ;
wire OR4_704_Y ;
wire OR4_324_Y ;
wire Z_R_DATA_TEMPR29_23_ ;
wire Z_R_DATA_TEMPR30_23_ ;
wire Z_R_DATA_TEMPR31_23_ ;
wire Z_R_DATA_TEMPR48_4_ ;
wire Z_R_DATA_TEMPR50_4_ ;
wire Z_R_DATA_TEMPR51_4_ ;
wire OR4_365_Y ;
wire OR4_640_Y ;
wire OR4_566_Y ;
wire OR4_247_Y ;
wire OR4_609_Y ;
wire Z_R_DATA_TEMPR36_23_ ;
wire Z_R_DATA_TEMPR39_23_ ;
wire OR4_192_Y ;
wire Z_R_DATA_TEMPR12_6_ ;
wire Z_R_DATA_TEMPR14_6_ ;
wire Z_R_DATA_TEMPR15_6_ ;
wire OR4_541_Y ;
wire Z_R_DATA_TEMPR12_11_ ;
wire Z_R_DATA_TEMPR14_11_ ;
wire Z_R_DATA_TEMPR15_11_ ;
wire OR4_739_Y ;
wire Z_R_DATA_TEMPR43_35_ ;
wire OR4_270_Y ;
wire OR4_792_Y ;
wire OR4_671_Y ;
wire OR4_308_Y ;
wire OR4_452_Y ;
wire OR4_183_Y ;
wire OR4_200_Y ;
wire Z_R_DATA_TEMPR36_14_ ;
wire Z_R_DATA_TEMPR39_14_ ;
wire OR4_586_Y ;
wire OR4_790_Y ;
wire OR4_127_Y ;
wire OR4_262_Y ;
wire OR4_156_Y ;
wire Z_R_DATA_TEMPR4_20_ ;
wire Z_R_DATA_TEMPR4_22_ ;
wire Z_R_DATA_TEMPR4_25_ ;
wire Z_R_DATA_TEMPR4_26_ ;
wire Z_R_DATA_TEMPR4_28_ ;
wire Z_R_DATA_TEMPR4_29_ ;
wire Z_R_DATA_TEMPR4_32_ ;
wire Z_R_DATA_TEMPR4_33_ ;
wire Z_R_DATA_TEMPR4_34_ ;
wire Z_R_DATA_TEMPR4_36_ ;
wire Z_R_DATA_TEMPR4_37_ ;
wire Z_R_DATA_TEMPR4_38_ ;
wire Z_R_DATA_TEMPR4_39_ ;
wire Z_R_DATA_TEMPR4_0_ ;
wire Z_R_DATA_TEMPR4_1_ ;
wire Z_R_DATA_TEMPR4_4_ ;
wire Z_R_DATA_TEMPR4_5_ ;
wire Z_R_DATA_TEMPR4_7_ ;
wire Z_R_DATA_TEMPR4_8_ ;
wire Z_R_DATA_TEMPR4_9_ ;
wire Z_R_DATA_TEMPR4_11_ ;
wire Z_R_DATA_TEMPR4_12_ ;
wire Z_R_DATA_TEMPR4_13_ ;
wire Z_R_DATA_TEMPR4_14_ ;
wire Z_R_DATA_TEMPR4_15_ ;
wire Z_R_DATA_TEMPR4_16_ ;
wire Z_R_DATA_TEMPR4_18_ ;
wire Z_R_DATA_TEMPR4_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_DB_DETECT ;
wire Z_ACCESS_BUSY_4__0_ ;
wire OR4_199_Y ;
wire OR4_323_Y ;
wire OR4_414_Y ;
wire OR4_781_Y ;
wire Z_R_DATA_TEMPR12_0_ ;
wire Z_R_DATA_TEMPR14_0_ ;
wire Z_R_DATA_TEMPR15_0_ ;
wire OR4_17_Y ;
wire Z_R_DATA_TEMPR12_1_ ;
wire Z_R_DATA_TEMPR14_1_ ;
wire Z_R_DATA_TEMPR15_1_ ;
wire Z_R_DATA_TEMPR43_7_ ;
wire OR4_193_Y ;
wire OR4_378_Y ;
wire OR4_766_Y ;
wire OR4_339_Y ;
wire Z_R_DATA_TEMPR25_34_ ;
wire Z_R_DATA_TEMPR26_34_ ;
wire Z_R_DATA_TEMPR27_34_ ;
wire OR4_410_Y ;
wire Z_R_DATA_TEMPR5_11_ ;
wire Z_R_DATA_TEMPR6_11_ ;
wire Z_R_DATA_TEMPR7_11_ ;
wire Z_R_DATA_TEMPR60_25_ ;
wire Z_R_DATA_TEMPR61_25_ ;
wire Z_R_DATA_TEMPR62_25_ ;
wire OR4_10_Y ;
wire Z_R_DATA_TEMPR56_37_ ;
wire Z_R_DATA_TEMPR57_37_ ;
wire Z_R_DATA_TEMPR59_37_ ;
wire OR4_302_Y ;
wire Z_R_DATA_TEMPR60_16_ ;
wire Z_R_DATA_TEMPR61_16_ ;
wire Z_R_DATA_TEMPR62_16_ ;
wire Z_R_DATA_TEMPR56_15_ ;
wire Z_R_DATA_TEMPR57_15_ ;
wire Z_R_DATA_TEMPR59_15_ ;
wire OR4_757_Y ;
wire OR4_798_Y ;
wire OR4_82_Y ;
wire OR4_248_Y ;
wire Z_R_DATA_TEMPR36_35_ ;
wire Z_R_DATA_TEMPR39_35_ ;
wire OR4_476_Y ;
wire Z_R_DATA_TEMPR29_24_ ;
wire Z_R_DATA_TEMPR30_24_ ;
wire Z_R_DATA_TEMPR31_24_ ;
wire OR4_184_Y ;
wire Z_R_DATA_TEMPR20_15_ ;
wire Z_R_DATA_TEMPR21_15_ ;
wire Z_R_DATA_TEMPR22_15_ ;
wire OR4_641_Y ;
wire Z_R_DATA_TEMPR45_16_ ;
wire Z_R_DATA_TEMPR47_16_ ;
wire OR4_669_Y ;
wire Z_R_DATA_TEMPR25_20_ ;
wire Z_R_DATA_TEMPR26_20_ ;
wire Z_R_DATA_TEMPR27_20_ ;
wire OR4_406_Y ;
wire Z_R_DATA_TEMPR36_17_ ;
wire Z_R_DATA_TEMPR39_17_ ;
wire Z_R_DATA_TEMPR9_20_ ;
wire Z_R_DATA_TEMPR9_23_ ;
wire Z_R_DATA_TEMPR9_25_ ;
wire Z_R_DATA_TEMPR9_27_ ;
wire Z_R_DATA_TEMPR9_28_ ;
wire Z_R_DATA_TEMPR9_29_ ;
wire Z_R_DATA_TEMPR9_31_ ;
wire Z_R_DATA_TEMPR9_32_ ;
wire Z_R_DATA_TEMPR9_36_ ;
wire Z_R_DATA_TEMPR9_37_ ;
wire Z_R_DATA_TEMPR9_38_ ;
wire Z_R_DATA_TEMPR9_39_ ;
wire Z_R_DATA_TEMPR9_1_ ;
wire Z_R_DATA_TEMPR9_2_ ;
wire Z_R_DATA_TEMPR9_3_ ;
wire Z_R_DATA_TEMPR9_5_ ;
wire Z_R_DATA_TEMPR9_6_ ;
wire Z_R_DATA_TEMPR9_8_ ;
wire Z_R_DATA_TEMPR9_9_ ;
wire Z_R_DATA_TEMPR9_10_ ;
wire Z_R_DATA_TEMPR9_12_ ;
wire Z_R_DATA_TEMPR9_13_ ;
wire Z_R_DATA_TEMPR9_14_ ;
wire Z_R_DATA_TEMPR9_17_ ;
wire Z_R_DATA_TEMPR9_18_ ;
wire Z_R_DATA_TEMPR9_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_DB_DETECT ;
wire Z_ACCESS_BUSY_9__0_ ;
wire OR4_260_Y ;
wire Z_R_DATA_TEMPR48_17_ ;
wire Z_R_DATA_TEMPR50_17_ ;
wire Z_R_DATA_TEMPR51_17_ ;
wire OR4_32_Y ;
wire Z_R_DATA_TEMPR36_33_ ;
wire Z_R_DATA_TEMPR39_33_ ;
wire Z_R_DATA_TEMPR25_33_ ;
wire Z_R_DATA_TEMPR26_33_ ;
wire Z_R_DATA_TEMPR27_33_ ;
wire Z_R_DATA_TEMPR16_14_ ;
wire Z_R_DATA_TEMPR19_14_ ;
wire Z_R_DATA_TEMPR57_20_ ;
wire Z_R_DATA_TEMPR57_26_ ;
wire Z_R_DATA_TEMPR57_27_ ;
wire Z_R_DATA_TEMPR57_28_ ;
wire Z_R_DATA_TEMPR57_29_ ;
wire Z_R_DATA_TEMPR57_31_ ;
wire Z_R_DATA_TEMPR57_32_ ;
wire Z_R_DATA_TEMPR57_34_ ;
wire Z_R_DATA_TEMPR57_35_ ;
wire Z_R_DATA_TEMPR57_38_ ;
wire Z_R_DATA_TEMPR57_39_ ;
wire Z_R_DATA_TEMPR57_0_ ;
wire Z_R_DATA_TEMPR57_1_ ;
wire Z_R_DATA_TEMPR57_3_ ;
wire Z_R_DATA_TEMPR57_4_ ;
wire Z_R_DATA_TEMPR57_5_ ;
wire Z_R_DATA_TEMPR57_7_ ;
wire Z_R_DATA_TEMPR57_8_ ;
wire Z_R_DATA_TEMPR57_9_ ;
wire Z_R_DATA_TEMPR57_11_ ;
wire Z_R_DATA_TEMPR57_12_ ;
wire Z_R_DATA_TEMPR57_13_ ;
wire Z_R_DATA_TEMPR57_14_ ;
wire Z_R_DATA_TEMPR57_17_ ;
wire Z_R_DATA_TEMPR57_18_ ;
wire Z_R_DATA_TEMPR57_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_DB_DETECT ;
wire Z_ACCESS_BUSY_57__0_ ;
wire OR4_578_Y ;
wire Z_R_DATA_TEMPR8_13_ ;
wire Z_R_DATA_TEMPR10_13_ ;
wire Z_R_DATA_TEMPR11_13_ ;
wire OR4_514_Y ;
wire Z_R_DATA_TEMPR29_10_ ;
wire Z_R_DATA_TEMPR30_10_ ;
wire Z_R_DATA_TEMPR31_10_ ;
wire OR4_50_Y ;
wire Z_R_DATA_TEMPR43_31_ ;
wire Z_R_DATA_TEMPR5_4_ ;
wire Z_R_DATA_TEMPR6_4_ ;
wire Z_R_DATA_TEMPR7_4_ ;
wire OR4_595_Y ;
wire Z_R_DATA_TEMPR5_13_ ;
wire Z_R_DATA_TEMPR6_13_ ;
wire Z_R_DATA_TEMPR7_13_ ;
wire OR4_62_Y ;
wire OR4_423_Y ;
wire OR4_320_Y ;
wire Z_R_DATA_TEMPR45_23_ ;
wire Z_R_DATA_TEMPR47_23_ ;
wire OR4_512_Y ;
wire OR4_658_Y ;
wire OR4_330_Y ;
wire OR4_331_Y ;
wire OR4_487_Y ;
wire OR4_780_Y ;
wire OR4_481_Y ;
wire OR4_4_Y ;
wire Z_R_DATA_TEMPR32_36_ ;
wire Z_R_DATA_TEMPR34_36_ ;
wire Z_R_DATA_TEMPR36_12_ ;
wire Z_R_DATA_TEMPR39_12_ ;
wire OR4_362_Y ;
wire Z_R_DATA_TEMPR32_6_ ;
wire Z_R_DATA_TEMPR34_6_ ;
wire OR4_145_Y ;
wire Z_R_DATA_TEMPR60_32_ ;
wire Z_R_DATA_TEMPR61_32_ ;
wire Z_R_DATA_TEMPR62_32_ ;
wire OR4_576_Y ;
wire Z_R_DATA_TEMPR5_32_ ;
wire Z_R_DATA_TEMPR6_32_ ;
wire Z_R_DATA_TEMPR7_32_ ;
wire OR4_484_Y ;
wire OR4_748_Y ;
wire Z_R_DATA_TEMPR32_26_ ;
wire Z_R_DATA_TEMPR34_26_ ;
wire OR4_506_Y ;
wire Z_R_DATA_TEMPR60_21_ ;
wire Z_R_DATA_TEMPR61_21_ ;
wire Z_R_DATA_TEMPR62_21_ ;
wire OR4_81_Y ;
wire OR4_56_Y ;
wire Z_R_DATA_TEMPR45_12_ ;
wire Z_R_DATA_TEMPR47_12_ ;
wire OR4_466_Y ;
wire Z_R_DATA_TEMPR25_6_ ;
wire Z_R_DATA_TEMPR26_6_ ;
wire Z_R_DATA_TEMPR27_6_ ;
wire Z_R_DATA_TEMPR32_20_ ;
wire Z_R_DATA_TEMPR32_21_ ;
wire Z_R_DATA_TEMPR32_22_ ;
wire Z_R_DATA_TEMPR32_23_ ;
wire Z_R_DATA_TEMPR32_25_ ;
wire Z_R_DATA_TEMPR32_27_ ;
wire Z_R_DATA_TEMPR32_28_ ;
wire Z_R_DATA_TEMPR32_29_ ;
wire Z_R_DATA_TEMPR32_30_ ;
wire Z_R_DATA_TEMPR32_31_ ;
wire Z_R_DATA_TEMPR32_33_ ;
wire Z_R_DATA_TEMPR32_35_ ;
wire Z_R_DATA_TEMPR32_38_ ;
wire Z_R_DATA_TEMPR32_39_ ;
wire Z_R_DATA_TEMPR32_1_ ;
wire Z_R_DATA_TEMPR32_2_ ;
wire Z_R_DATA_TEMPR32_3_ ;
wire Z_R_DATA_TEMPR32_4_ ;
wire Z_R_DATA_TEMPR32_5_ ;
wire Z_R_DATA_TEMPR32_7_ ;
wire Z_R_DATA_TEMPR32_8_ ;
wire Z_R_DATA_TEMPR32_9_ ;
wire Z_R_DATA_TEMPR32_10_ ;
wire Z_R_DATA_TEMPR32_11_ ;
wire Z_R_DATA_TEMPR32_14_ ;
wire Z_R_DATA_TEMPR32_15_ ;
wire Z_R_DATA_TEMPR32_16_ ;
wire Z_R_DATA_TEMPR32_17_ ;
wire Z_R_DATA_TEMPR32_18_ ;
wire Z_R_DATA_TEMPR32_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_DB_DETECT ;
wire Z_ACCESS_BUSY_32__0_ ;
wire OR4_152_Y ;
wire OR4_89_Y ;
wire OR4_771_Y ;
wire Z_R_DATA_TEMPR16_15_ ;
wire Z_R_DATA_TEMPR19_15_ ;
wire OR4_521_Y ;
wire Z_R_DATA_TEMPR29_21_ ;
wire Z_R_DATA_TEMPR30_21_ ;
wire Z_R_DATA_TEMPR31_21_ ;
wire OR4_441_Y ;
wire OR4_397_Y ;
wire OR4_549_Y ;
wire OR4_610_Y ;
wire Z_R_DATA_TEMPR15_20_ ;
wire Z_R_DATA_TEMPR15_23_ ;
wire Z_R_DATA_TEMPR15_24_ ;
wire Z_R_DATA_TEMPR15_27_ ;
wire Z_R_DATA_TEMPR15_28_ ;
wire Z_R_DATA_TEMPR15_29_ ;
wire Z_R_DATA_TEMPR15_30_ ;
wire Z_R_DATA_TEMPR15_31_ ;
wire Z_R_DATA_TEMPR15_32_ ;
wire Z_R_DATA_TEMPR15_33_ ;
wire Z_R_DATA_TEMPR15_34_ ;
wire Z_R_DATA_TEMPR15_35_ ;
wire Z_R_DATA_TEMPR15_36_ ;
wire Z_R_DATA_TEMPR15_37_ ;
wire Z_R_DATA_TEMPR15_38_ ;
wire Z_R_DATA_TEMPR15_39_ ;
wire Z_R_DATA_TEMPR15_2_ ;
wire Z_R_DATA_TEMPR15_3_ ;
wire Z_R_DATA_TEMPR15_5_ ;
wire Z_R_DATA_TEMPR15_7_ ;
wire Z_R_DATA_TEMPR15_8_ ;
wire Z_R_DATA_TEMPR15_9_ ;
wire Z_R_DATA_TEMPR15_10_ ;
wire Z_R_DATA_TEMPR15_12_ ;
wire Z_R_DATA_TEMPR15_15_ ;
wire Z_R_DATA_TEMPR15_16_ ;
wire Z_R_DATA_TEMPR15_18_ ;
wire Z_R_DATA_TEMPR15_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_DB_DETECT ;
wire Z_ACCESS_BUSY_15__0_ ;
wire OR4_390_Y ;
wire Z_R_DATA_TEMPR20_31_ ;
wire Z_R_DATA_TEMPR21_31_ ;
wire Z_R_DATA_TEMPR22_31_ ;
wire Z_R_DATA_TEMPR56_11_ ;
wire Z_R_DATA_TEMPR59_11_ ;
wire OR4_568_Y ;
wire Z_R_DATA_TEMPR48_13_ ;
wire Z_R_DATA_TEMPR50_13_ ;
wire Z_R_DATA_TEMPR51_13_ ;
wire OR4_485_Y ;
wire OR4_148_Y ;
wire OR4_300_Y ;
wire OR4_231_Y ;
wire OR4_550_Y ;
wire Z_R_DATA_TEMPR27_21_ ;
wire Z_R_DATA_TEMPR27_23_ ;
wire Z_R_DATA_TEMPR27_24_ ;
wire Z_R_DATA_TEMPR27_25_ ;
wire Z_R_DATA_TEMPR27_26_ ;
wire Z_R_DATA_TEMPR27_27_ ;
wire Z_R_DATA_TEMPR27_28_ ;
wire Z_R_DATA_TEMPR27_29_ ;
wire Z_R_DATA_TEMPR27_30_ ;
wire Z_R_DATA_TEMPR27_32_ ;
wire Z_R_DATA_TEMPR27_35_ ;
wire Z_R_DATA_TEMPR27_38_ ;
wire Z_R_DATA_TEMPR27_39_ ;
wire Z_R_DATA_TEMPR27_0_ ;
wire Z_R_DATA_TEMPR27_2_ ;
wire Z_R_DATA_TEMPR27_4_ ;
wire Z_R_DATA_TEMPR27_8_ ;
wire Z_R_DATA_TEMPR27_9_ ;
wire Z_R_DATA_TEMPR27_12_ ;
wire Z_R_DATA_TEMPR27_13_ ;
wire Z_R_DATA_TEMPR27_15_ ;
wire Z_R_DATA_TEMPR27_16_ ;
wire Z_R_DATA_TEMPR27_17_ ;
wire Z_R_DATA_TEMPR27_18_ ;
wire Z_R_DATA_TEMPR27_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_DB_DETECT ;
wire Z_ACCESS_BUSY_27__0_ ;
wire OR4_153_Y ;
wire Z_R_DATA_TEMPR16_10_ ;
wire Z_R_DATA_TEMPR19_10_ ;
wire Z_R_DATA_TEMPR8_5_ ;
wire Z_R_DATA_TEMPR10_5_ ;
wire Z_R_DATA_TEMPR11_5_ ;
wire OR4_228_Y ;
wire Z_R_DATA_TEMPR45_14_ ;
wire Z_R_DATA_TEMPR47_14_ ;
wire Z_R_DATA_TEMPR16_22_ ;
wire Z_R_DATA_TEMPR19_22_ ;
wire OR4_84_Y ;
wire Z_R_DATA_TEMPR34_11_ ;
wire Z_R_DATA_TEMPR29_14_ ;
wire Z_R_DATA_TEMPR30_14_ ;
wire Z_R_DATA_TEMPR31_14_ ;
wire OR4_761_Y ;
wire OR4_23_Y ;
wire OR4_775_Y ;
wire Z_R_DATA_TEMPR52_14_ ;
wire Z_R_DATA_TEMPR54_14_ ;
wire Z_R_DATA_TEMPR55_14_ ;
wire OR4_376_Y ;
wire Z_R_DATA_TEMPR52_16_ ;
wire Z_R_DATA_TEMPR54_16_ ;
wire Z_R_DATA_TEMPR55_16_ ;
wire Z_R_DATA_TEMPR25_16_ ;
wire Z_R_DATA_TEMPR26_16_ ;
wire Z_R_DATA_TEMPR1_13_ ;
wire Z_R_DATA_TEMPR60_22_ ;
wire Z_R_DATA_TEMPR61_22_ ;
wire Z_R_DATA_TEMPR62_22_ ;
wire OR4_474_Y ;
wire Z_R_DATA_TEMPR56_3_ ;
wire Z_R_DATA_TEMPR59_3_ ;
wire Z_R_DATA_TEMPR62_20_ ;
wire Z_R_DATA_TEMPR62_23_ ;
wire Z_R_DATA_TEMPR62_26_ ;
wire Z_R_DATA_TEMPR62_27_ ;
wire Z_R_DATA_TEMPR62_28_ ;
wire Z_R_DATA_TEMPR62_29_ ;
wire Z_R_DATA_TEMPR62_30_ ;
wire Z_R_DATA_TEMPR62_31_ ;
wire Z_R_DATA_TEMPR62_33_ ;
wire Z_R_DATA_TEMPR62_36_ ;
wire Z_R_DATA_TEMPR62_38_ ;
wire Z_R_DATA_TEMPR62_39_ ;
wire Z_R_DATA_TEMPR62_0_ ;
wire Z_R_DATA_TEMPR62_1_ ;
wire Z_R_DATA_TEMPR62_3_ ;
wire Z_R_DATA_TEMPR62_4_ ;
wire Z_R_DATA_TEMPR62_7_ ;
wire Z_R_DATA_TEMPR62_8_ ;
wire Z_R_DATA_TEMPR62_9_ ;
wire Z_R_DATA_TEMPR62_10_ ;
wire Z_R_DATA_TEMPR62_14_ ;
wire Z_R_DATA_TEMPR62_17_ ;
wire Z_R_DATA_TEMPR62_18_ ;
wire Z_R_DATA_TEMPR62_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_DB_DETECT ;
wire Z_ACCESS_BUSY_62__0_ ;
wire Z_R_DATA_TEMPR56_0_ ;
wire Z_R_DATA_TEMPR59_0_ ;
wire Z_R_DATA_TEMPR48_24_ ;
wire Z_R_DATA_TEMPR50_24_ ;
wire Z_R_DATA_TEMPR51_24_ ;
wire OR4_555_Y ;
wire Z_R_DATA_TEMPR48_27_ ;
wire Z_R_DATA_TEMPR50_27_ ;
wire Z_R_DATA_TEMPR51_27_ ;
wire OR4_225_Y ;
wire Z_R_DATA_TEMPR12_2_ ;
wire Z_R_DATA_TEMPR14_2_ ;
wire Z_R_DATA_TEMPR5_5_ ;
wire Z_R_DATA_TEMPR6_5_ ;
wire Z_R_DATA_TEMPR7_5_ ;
wire OR4_28_Y ;
wire OR4_106_Y ;
wire OR4_782_Y ;
wire OR4_580_Y ;
wire OR4_100_Y ;
wire OR4_483_Y ;
wire OR4_768_Y ;
wire OR4_787_Y ;
wire Z_R_DATA_TEMPR20_13_ ;
wire Z_R_DATA_TEMPR21_13_ ;
wire Z_R_DATA_TEMPR22_13_ ;
wire OR4_427_Y ;
wire Z_R_DATA_TEMPR56_32_ ;
wire Z_R_DATA_TEMPR59_32_ ;
wire OR4_691_Y ;
wire Z_R_DATA_TEMPR1_26_ ;
wire OR4_493_Y ;
wire Z_R_DATA_TEMPR12_7_ ;
wire Z_R_DATA_TEMPR14_7_ ;
wire Z_R_DATA_TEMPR56_1_ ;
wire Z_R_DATA_TEMPR59_1_ ;
wire OR4_475_Y ;
wire Z_R_DATA_TEMPR45_37_ ;
wire Z_R_DATA_TEMPR47_37_ ;
wire OR4_71_Y ;
wire Z_R_DATA_TEMPR36_24_ ;
wire Z_R_DATA_TEMPR39_24_ ;
wire OR4_700_Y ;
wire OR4_708_Y ;
wire Z_R_DATA_TEMPR52_22_ ;
wire Z_R_DATA_TEMPR54_22_ ;
wire Z_R_DATA_TEMPR55_22_ ;
wire OR4_619_Y ;
wire Z_R_DATA_TEMPR34_2_ ;
wire Z_R_DATA_TEMPR36_27_ ;
wire Z_R_DATA_TEMPR39_27_ ;
wire OR4_366_Y ;
wire Z_R_DATA_TEMPR34_3_ ;
wire Z_R_DATA_TEMPR8_23_ ;
wire Z_R_DATA_TEMPR10_23_ ;
wire Z_R_DATA_TEMPR11_23_ ;
wire OR4_742_Y ;
wire Z_R_DATA_TEMPR52_23_ ;
wire Z_R_DATA_TEMPR54_23_ ;
wire Z_R_DATA_TEMPR55_23_ ;
wire Z_R_DATA_TEMPR29_5_ ;
wire Z_R_DATA_TEMPR30_5_ ;
wire Z_R_DATA_TEMPR31_5_ ;
wire Z_R_DATA_TEMPR25_23_ ;
wire Z_R_DATA_TEMPR26_23_ ;
wire OR4_289_Y ;
wire Z_R_DATA_TEMPR43_22_ ;
wire OR4_252_Y ;
wire Z_R_DATA_TEMPR20_30_ ;
wire Z_R_DATA_TEMPR21_30_ ;
wire Z_R_DATA_TEMPR22_30_ ;
wire OR4_195_Y ;
wire Z_R_DATA_TEMPR8_6_ ;
wire Z_R_DATA_TEMPR10_6_ ;
wire Z_R_DATA_TEMPR11_6_ ;
wire OR4_236_Y ;
wire Z_R_DATA_TEMPR48_37_ ;
wire Z_R_DATA_TEMPR50_37_ ;
wire Z_R_DATA_TEMPR51_37_ ;
wire Z_R_DATA_TEMPR36_20_ ;
wire Z_R_DATA_TEMPR36_21_ ;
wire Z_R_DATA_TEMPR36_22_ ;
wire Z_R_DATA_TEMPR36_26_ ;
wire Z_R_DATA_TEMPR36_28_ ;
wire Z_R_DATA_TEMPR36_29_ ;
wire Z_R_DATA_TEMPR36_31_ ;
wire Z_R_DATA_TEMPR36_32_ ;
wire Z_R_DATA_TEMPR36_36_ ;
wire Z_R_DATA_TEMPR36_37_ ;
wire Z_R_DATA_TEMPR36_38_ ;
wire Z_R_DATA_TEMPR36_39_ ;
wire Z_R_DATA_TEMPR36_0_ ;
wire Z_R_DATA_TEMPR36_1_ ;
wire Z_R_DATA_TEMPR36_2_ ;
wire Z_R_DATA_TEMPR36_3_ ;
wire Z_R_DATA_TEMPR36_5_ ;
wire Z_R_DATA_TEMPR36_6_ ;
wire Z_R_DATA_TEMPR36_8_ ;
wire Z_R_DATA_TEMPR36_9_ ;
wire Z_R_DATA_TEMPR36_13_ ;
wire Z_R_DATA_TEMPR36_15_ ;
wire Z_R_DATA_TEMPR36_18_ ;
wire Z_R_DATA_TEMPR36_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_DB_DETECT ;
wire Z_ACCESS_BUSY_36__0_ ;
wire OR4_345_Y ;
wire Z_R_DATA_TEMPR29_13_ ;
wire Z_R_DATA_TEMPR30_13_ ;
wire Z_R_DATA_TEMPR31_13_ ;
wire Z_R_DATA_TEMPR52_26_ ;
wire Z_R_DATA_TEMPR54_26_ ;
wire Z_R_DATA_TEMPR55_26_ ;
wire OR4_11_Y ;
wire Z_R_DATA_TEMPR5_1_ ;
wire Z_R_DATA_TEMPR6_1_ ;
wire Z_R_DATA_TEMPR7_1_ ;
wire Z_R_DATA_TEMPR39_20_ ;
wire Z_R_DATA_TEMPR39_21_ ;
wire Z_R_DATA_TEMPR39_22_ ;
wire Z_R_DATA_TEMPR39_26_ ;
wire Z_R_DATA_TEMPR39_28_ ;
wire Z_R_DATA_TEMPR39_29_ ;
wire Z_R_DATA_TEMPR39_31_ ;
wire Z_R_DATA_TEMPR39_32_ ;
wire Z_R_DATA_TEMPR39_36_ ;
wire Z_R_DATA_TEMPR39_37_ ;
wire Z_R_DATA_TEMPR39_38_ ;
wire Z_R_DATA_TEMPR39_39_ ;
wire Z_R_DATA_TEMPR39_0_ ;
wire Z_R_DATA_TEMPR39_1_ ;
wire Z_R_DATA_TEMPR39_2_ ;
wire Z_R_DATA_TEMPR39_3_ ;
wire Z_R_DATA_TEMPR39_5_ ;
wire Z_R_DATA_TEMPR39_6_ ;
wire Z_R_DATA_TEMPR39_8_ ;
wire Z_R_DATA_TEMPR39_9_ ;
wire Z_R_DATA_TEMPR39_13_ ;
wire Z_R_DATA_TEMPR39_15_ ;
wire Z_R_DATA_TEMPR39_18_ ;
wire Z_R_DATA_TEMPR39_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_DB_DETECT ;
wire Z_ACCESS_BUSY_39__0_ ;
wire Z_R_DATA_TEMPR60_26_ ;
wire Z_R_DATA_TEMPR61_26_ ;
wire OR4_312_Y ;
wire Z_R_DATA_TEMPR52_33_ ;
wire Z_R_DATA_TEMPR54_33_ ;
wire Z_R_DATA_TEMPR55_33_ ;
wire OR4_537_Y ;
wire Z_R_DATA_TEMPR8_20_ ;
wire Z_R_DATA_TEMPR10_20_ ;
wire Z_R_DATA_TEMPR11_20_ ;
wire Z_R_DATA_TEMPR43_12_ ;
wire Z_R_DATA_TEMPR30_22_ ;
wire Z_R_DATA_TEMPR30_26_ ;
wire Z_R_DATA_TEMPR30_27_ ;
wire Z_R_DATA_TEMPR30_28_ ;
wire Z_R_DATA_TEMPR30_29_ ;
wire Z_R_DATA_TEMPR30_32_ ;
wire Z_R_DATA_TEMPR30_33_ ;
wire Z_R_DATA_TEMPR30_34_ ;
wire Z_R_DATA_TEMPR30_35_ ;
wire Z_R_DATA_TEMPR30_37_ ;
wire Z_R_DATA_TEMPR30_38_ ;
wire Z_R_DATA_TEMPR30_39_ ;
wire Z_R_DATA_TEMPR30_1_ ;
wire Z_R_DATA_TEMPR30_2_ ;
wire Z_R_DATA_TEMPR30_3_ ;
wire Z_R_DATA_TEMPR30_8_ ;
wire Z_R_DATA_TEMPR30_9_ ;
wire Z_R_DATA_TEMPR30_12_ ;
wire Z_R_DATA_TEMPR30_16_ ;
wire Z_R_DATA_TEMPR30_18_ ;
wire Z_R_DATA_TEMPR30_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_DB_DETECT ;
wire Z_ACCESS_BUSY_30__0_ ;
wire Z_R_DATA_TEMPR55_20_ ;
wire Z_R_DATA_TEMPR55_21_ ;
wire Z_R_DATA_TEMPR55_28_ ;
wire Z_R_DATA_TEMPR55_29_ ;
wire Z_R_DATA_TEMPR55_30_ ;
wire Z_R_DATA_TEMPR55_36_ ;
wire Z_R_DATA_TEMPR55_37_ ;
wire Z_R_DATA_TEMPR55_38_ ;
wire Z_R_DATA_TEMPR55_39_ ;
wire Z_R_DATA_TEMPR55_0_ ;
wire Z_R_DATA_TEMPR55_1_ ;
wire Z_R_DATA_TEMPR55_4_ ;
wire Z_R_DATA_TEMPR55_5_ ;
wire Z_R_DATA_TEMPR55_8_ ;
wire Z_R_DATA_TEMPR55_9_ ;
wire Z_R_DATA_TEMPR55_10_ ;
wire Z_R_DATA_TEMPR55_12_ ;
wire Z_R_DATA_TEMPR55_15_ ;
wire Z_R_DATA_TEMPR55_17_ ;
wire Z_R_DATA_TEMPR55_18_ ;
wire Z_R_DATA_TEMPR55_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_DB_DETECT ;
wire Z_ACCESS_BUSY_55__0_ ;
wire Z_R_DATA_TEMPR8_14_ ;
wire Z_R_DATA_TEMPR10_14_ ;
wire Z_R_DATA_TEMPR11_14_ ;
wire Z_R_DATA_TEMPR12_20_ ;
wire Z_R_DATA_TEMPR12_23_ ;
wire Z_R_DATA_TEMPR12_24_ ;
wire Z_R_DATA_TEMPR12_27_ ;
wire Z_R_DATA_TEMPR12_28_ ;
wire Z_R_DATA_TEMPR12_29_ ;
wire Z_R_DATA_TEMPR12_30_ ;
wire Z_R_DATA_TEMPR12_31_ ;
wire Z_R_DATA_TEMPR12_32_ ;
wire Z_R_DATA_TEMPR12_33_ ;
wire Z_R_DATA_TEMPR12_34_ ;
wire Z_R_DATA_TEMPR12_35_ ;
wire Z_R_DATA_TEMPR12_36_ ;
wire Z_R_DATA_TEMPR12_37_ ;
wire Z_R_DATA_TEMPR12_38_ ;
wire Z_R_DATA_TEMPR12_39_ ;
wire Z_R_DATA_TEMPR12_3_ ;
wire Z_R_DATA_TEMPR12_5_ ;
wire Z_R_DATA_TEMPR12_8_ ;
wire Z_R_DATA_TEMPR12_9_ ;
wire Z_R_DATA_TEMPR12_10_ ;
wire Z_R_DATA_TEMPR12_12_ ;
wire Z_R_DATA_TEMPR12_15_ ;
wire Z_R_DATA_TEMPR12_16_ ;
wire Z_R_DATA_TEMPR12_18_ ;
wire Z_R_DATA_TEMPR12_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_DB_DETECT ;
wire Z_ACCESS_BUSY_12__0_ ;
wire Z_R_DATA_TEMPR1_3_ ;
wire OR4_774_Y ;
wire OR4_87_Y ;
wire OR4_403_Y ;
wire OR4_310_Y ;
wire OR4_416_Y ;
wire Z_R_DATA_TEMPR34_22_ ;
wire Z_R_DATA_TEMPR60_0_ ;
wire Z_R_DATA_TEMPR61_0_ ;
wire OR4_349_Y ;
wire Z_R_DATA_TEMPR34_1_ ;
wire Z_R_DATA_TEMPR43_1_ ;
wire OR4_707_Y ;
wire Z_R_DATA_TEMPR43_30_ ;
wire OR4_728_Y ;
wire OR4_482_Y ;
wire OR4_585_Y ;
wire OR4_51_Y ;
wire Z_R_DATA_TEMPR14_34_ ;
wire Z_R_DATA_TEMPR16_26_ ;
wire Z_R_DATA_TEMPR19_26_ ;
wire OR4_327_Y ;
wire Z_R_DATA_TEMPR60_10_ ;
wire Z_R_DATA_TEMPR61_10_ ;
wire Z_R_DATA_TEMPR20_5_ ;
wire Z_R_DATA_TEMPR21_5_ ;
wire Z_R_DATA_TEMPR22_5_ ;
wire Z_R_DATA_TEMPR14_5_ ;
wire OR4_13_Y ;
wire Z_R_DATA_TEMPR25_21_ ;
wire Z_R_DATA_TEMPR26_21_ ;
wire OR4_332_Y ;
wire OR4_720_Y ;
wire OR4_428_Y ;
wire OR4_681_Y ;
wire Z_R_DATA_TEMPR43_5_ ;
wire OR4_731_Y ;
wire OR4_696_Y ;
wire OR4_459_Y ;
wire Z_R_DATA_TEMPR16_16_ ;
wire Z_R_DATA_TEMPR19_16_ ;
wire Z_R_DATA_TEMPR56_31_ ;
wire Z_R_DATA_TEMPR59_31_ ;
wire OR4_453_Y ;
wire Z_R_DATA_TEMPR14_33_ ;
wire Z_R_DATA_TEMPR25_4_ ;
wire Z_R_DATA_TEMPR26_4_ ;
wire OR4_112_Y ;
wire OR4_542_Y ;
wire OR4_795_Y ;
wire OR4_516_Y ;
wire Z_R_DATA_TEMPR5_14_ ;
wire Z_R_DATA_TEMPR6_14_ ;
wire Z_R_DATA_TEMPR7_14_ ;
wire OR4_209_Y ;
wire Z_R_DATA_TEMPR1_21_ ;
wire OR4_683_Y ;
wire Z_R_DATA_TEMPR29_27_ ;
wire Z_R_DATA_TEMPR31_27_ ;
wire OR4_53_Y ;
wire Z_R_DATA_TEMPR5_37_ ;
wire Z_R_DATA_TEMPR6_37_ ;
wire Z_R_DATA_TEMPR7_37_ ;
wire OR4_26_Y ;
wire Z_R_DATA_TEMPR60_23_ ;
wire Z_R_DATA_TEMPR61_23_ ;
wire Z_R_DATA_TEMPR48_7_ ;
wire Z_R_DATA_TEMPR50_7_ ;
wire Z_R_DATA_TEMPR51_7_ ;
wire Z_R_DATA_TEMPR16_37_ ;
wire Z_R_DATA_TEMPR19_37_ ;
wire OR4_540_Y ;
wire OR4_717_Y ;
wire OR4_132_Y ;
wire OR4_255_Y ;
wire OR4_725_Y ;
wire OR4_44_Y ;
wire OR4_767_Y ;
wire Z_R_DATA_TEMPR25_13_ ;
wire Z_R_DATA_TEMPR26_13_ ;
wire OR4_358_Y ;
wire OR4_94_Y ;
wire Z_R_DATA_TEMPR29_33_ ;
wire Z_R_DATA_TEMPR31_33_ ;
wire Z_R_DATA_TEMPR56_7_ ;
wire Z_R_DATA_TEMPR59_7_ ;
wire OR4_647_Y ;
wire Z_R_DATA_TEMPR56_12_ ;
wire Z_R_DATA_TEMPR59_12_ ;
wire OR4_745_Y ;
wire Z_R_DATA_TEMPR14_37_ ;
wire Z_R_DATA_TEMPR60_20_ ;
wire Z_R_DATA_TEMPR60_27_ ;
wire Z_R_DATA_TEMPR60_28_ ;
wire Z_R_DATA_TEMPR60_29_ ;
wire Z_R_DATA_TEMPR60_30_ ;
wire Z_R_DATA_TEMPR60_31_ ;
wire Z_R_DATA_TEMPR60_33_ ;
wire Z_R_DATA_TEMPR60_36_ ;
wire Z_R_DATA_TEMPR60_38_ ;
wire Z_R_DATA_TEMPR60_39_ ;
wire Z_R_DATA_TEMPR60_1_ ;
wire Z_R_DATA_TEMPR60_3_ ;
wire Z_R_DATA_TEMPR60_4_ ;
wire Z_R_DATA_TEMPR60_7_ ;
wire Z_R_DATA_TEMPR60_8_ ;
wire Z_R_DATA_TEMPR60_9_ ;
wire Z_R_DATA_TEMPR60_14_ ;
wire Z_R_DATA_TEMPR60_17_ ;
wire Z_R_DATA_TEMPR60_18_ ;
wire Z_R_DATA_TEMPR60_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_DB_DETECT ;
wire Z_ACCESS_BUSY_60__0_ ;
wire OR4_172_Y ;
wire Z_R_DATA_TEMPR52_17_ ;
wire Z_R_DATA_TEMPR54_17_ ;
wire OR4_722_Y ;
wire Z_R_DATA_TEMPR14_31_ ;
wire OR4_690_Y ;
wire Z_R_DATA_TEMPR29_3_ ;
wire Z_R_DATA_TEMPR31_3_ ;
wire Z_R_DATA_TEMPR25_24_ ;
wire Z_R_DATA_TEMPR25_25_ ;
wire Z_R_DATA_TEMPR25_26_ ;
wire Z_R_DATA_TEMPR25_27_ ;
wire Z_R_DATA_TEMPR25_28_ ;
wire Z_R_DATA_TEMPR25_29_ ;
wire Z_R_DATA_TEMPR25_30_ ;
wire Z_R_DATA_TEMPR25_32_ ;
wire Z_R_DATA_TEMPR25_35_ ;
wire Z_R_DATA_TEMPR25_38_ ;
wire Z_R_DATA_TEMPR25_39_ ;
wire Z_R_DATA_TEMPR25_0_ ;
wire Z_R_DATA_TEMPR25_2_ ;
wire Z_R_DATA_TEMPR25_8_ ;
wire Z_R_DATA_TEMPR25_9_ ;
wire Z_R_DATA_TEMPR25_12_ ;
wire Z_R_DATA_TEMPR25_15_ ;
wire Z_R_DATA_TEMPR25_17_ ;
wire Z_R_DATA_TEMPR25_18_ ;
wire Z_R_DATA_TEMPR25_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_DB_DETECT ;
wire Z_ACCESS_BUSY_25__0_ ;
wire OR4_102_Y ;
wire Z_R_DATA_TEMPR1_32_ ;
wire OR4_457_Y ;
wire Z_R_DATA_TEMPR34_16_ ;
wire OR4_155_Y ;
wire OR4_66_Y ;
wire Z_R_DATA_TEMPR48_21_ ;
wire Z_R_DATA_TEMPR48_23_ ;
wire Z_R_DATA_TEMPR48_26_ ;
wire Z_R_DATA_TEMPR48_28_ ;
wire Z_R_DATA_TEMPR48_29_ ;
wire Z_R_DATA_TEMPR48_30_ ;
wire Z_R_DATA_TEMPR48_34_ ;
wire Z_R_DATA_TEMPR48_35_ ;
wire Z_R_DATA_TEMPR48_38_ ;
wire Z_R_DATA_TEMPR48_39_ ;
wire Z_R_DATA_TEMPR48_0_ ;
wire Z_R_DATA_TEMPR48_1_ ;
wire Z_R_DATA_TEMPR48_5_ ;
wire Z_R_DATA_TEMPR48_8_ ;
wire Z_R_DATA_TEMPR48_9_ ;
wire Z_R_DATA_TEMPR48_11_ ;
wire Z_R_DATA_TEMPR48_12_ ;
wire Z_R_DATA_TEMPR48_15_ ;
wire Z_R_DATA_TEMPR48_18_ ;
wire Z_R_DATA_TEMPR48_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_DB_DETECT ;
wire Z_ACCESS_BUSY_48__0_ ;
wire Z_R_DATA_TEMPR34_25_ ;
wire OR4_325_Y ;
wire Z_R_DATA_TEMPR34_23_ ;
wire Z_R_DATA_TEMPR52_1_ ;
wire Z_R_DATA_TEMPR54_1_ ;
wire OR4_45_Y ;
wire OR4_317_Y ;
wire OR4_695_Y ;
wire OR4_173_Y ;
wire Z_R_DATA_TEMPR26_15_ ;
wire OR4_288_Y ;
wire OR4_380_Y ;
wire Z_R_DATA_TEMPR16_31_ ;
wire Z_R_DATA_TEMPR19_31_ ;
wire Z_R_DATA_TEMPR34_4_ ;
wire OR4_224_Y ;
wire OR4_239_Y ;
wire OR4_103_Y ;
wire Z_R_DATA_TEMPR1_6_ ;
wire Z_R_DATA_TEMPR1_12_ ;
wire OR4_316_Y ;
wire Z_R_DATA_TEMPR14_15_ ;
wire Z_R_DATA_TEMPR14_12_ ;
wire OR4_348_Y ;
wire Z_R_DATA_TEMPR56_5_ ;
wire Z_R_DATA_TEMPR59_5_ ;
wire OR4_395_Y ;
wire Z_R_DATA_TEMPR61_36_ ;
wire OR4_673_Y ;
wire Z_R_DATA_TEMPR61_33_ ;
wire Z_R_DATA_TEMPR20_33_ ;
wire Z_R_DATA_TEMPR21_33_ ;
wire Z_R_DATA_TEMPR22_33_ ;
wire OR4_603_Y ;
wire OR4_21_Y ;
wire OR4_605_Y ;
wire Z_R_DATA_TEMPR16_20_ ;
wire Z_R_DATA_TEMPR16_21_ ;
wire Z_R_DATA_TEMPR16_25_ ;
wire Z_R_DATA_TEMPR16_28_ ;
wire Z_R_DATA_TEMPR16_29_ ;
wire Z_R_DATA_TEMPR16_32_ ;
wire Z_R_DATA_TEMPR16_34_ ;
wire Z_R_DATA_TEMPR16_35_ ;
wire Z_R_DATA_TEMPR16_36_ ;
wire Z_R_DATA_TEMPR16_38_ ;
wire Z_R_DATA_TEMPR16_39_ ;
wire Z_R_DATA_TEMPR16_0_ ;
wire Z_R_DATA_TEMPR16_2_ ;
wire Z_R_DATA_TEMPR16_3_ ;
wire Z_R_DATA_TEMPR16_5_ ;
wire Z_R_DATA_TEMPR16_6_ ;
wire Z_R_DATA_TEMPR16_8_ ;
wire Z_R_DATA_TEMPR16_9_ ;
wire Z_R_DATA_TEMPR16_12_ ;
wire Z_R_DATA_TEMPR16_13_ ;
wire Z_R_DATA_TEMPR16_18_ ;
wire Z_R_DATA_TEMPR16_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_DB_DETECT ;
wire Z_ACCESS_BUSY_16__0_ ;
wire OR4_575_Y ;
wire Z_R_DATA_TEMPR52_12_ ;
wire Z_R_DATA_TEMPR54_12_ ;
wire OR4_581_Y ;
wire OR4_294_Y ;
wire OR4_80_Y ;
wire Z_R_DATA_TEMPR26_32_ ;
wire OR4_146_Y ;
wire Z_R_DATA_TEMPR5_20_ ;
wire Z_R_DATA_TEMPR5_22_ ;
wire Z_R_DATA_TEMPR5_25_ ;
wire Z_R_DATA_TEMPR5_26_ ;
wire Z_R_DATA_TEMPR5_28_ ;
wire Z_R_DATA_TEMPR5_29_ ;
wire Z_R_DATA_TEMPR5_33_ ;
wire Z_R_DATA_TEMPR5_34_ ;
wire Z_R_DATA_TEMPR5_36_ ;
wire Z_R_DATA_TEMPR5_38_ ;
wire Z_R_DATA_TEMPR5_39_ ;
wire Z_R_DATA_TEMPR5_0_ ;
wire Z_R_DATA_TEMPR5_7_ ;
wire Z_R_DATA_TEMPR5_8_ ;
wire Z_R_DATA_TEMPR5_9_ ;
wire Z_R_DATA_TEMPR5_12_ ;
wire Z_R_DATA_TEMPR5_15_ ;
wire Z_R_DATA_TEMPR5_16_ ;
wire Z_R_DATA_TEMPR5_18_ ;
wire Z_R_DATA_TEMPR5_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_DB_DETECT ;
wire Z_ACCESS_BUSY_5__0_ ;
wire OR4_692_Y ;
wire OR4_417_Y ;
wire OR4_5_Y ;
wire Z_R_DATA_TEMPR52_20_ ;
wire Z_R_DATA_TEMPR52_21_ ;
wire Z_R_DATA_TEMPR52_28_ ;
wire Z_R_DATA_TEMPR52_29_ ;
wire Z_R_DATA_TEMPR52_30_ ;
wire Z_R_DATA_TEMPR52_36_ ;
wire Z_R_DATA_TEMPR52_37_ ;
wire Z_R_DATA_TEMPR52_38_ ;
wire Z_R_DATA_TEMPR52_39_ ;
wire Z_R_DATA_TEMPR52_0_ ;
wire Z_R_DATA_TEMPR52_4_ ;
wire Z_R_DATA_TEMPR52_5_ ;
wire Z_R_DATA_TEMPR52_8_ ;
wire Z_R_DATA_TEMPR52_9_ ;
wire Z_R_DATA_TEMPR52_10_ ;
wire Z_R_DATA_TEMPR52_15_ ;
wire Z_R_DATA_TEMPR52_18_ ;
wire Z_R_DATA_TEMPR52_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_DB_DETECT ;
wire Z_ACCESS_BUSY_52__0_ ;
wire Z_R_DATA_TEMPR19_20_ ;
wire Z_R_DATA_TEMPR19_21_ ;
wire Z_R_DATA_TEMPR19_25_ ;
wire Z_R_DATA_TEMPR19_28_ ;
wire Z_R_DATA_TEMPR19_29_ ;
wire Z_R_DATA_TEMPR19_32_ ;
wire Z_R_DATA_TEMPR19_34_ ;
wire Z_R_DATA_TEMPR19_35_ ;
wire Z_R_DATA_TEMPR19_36_ ;
wire Z_R_DATA_TEMPR19_38_ ;
wire Z_R_DATA_TEMPR19_39_ ;
wire Z_R_DATA_TEMPR19_0_ ;
wire Z_R_DATA_TEMPR19_2_ ;
wire Z_R_DATA_TEMPR19_3_ ;
wire Z_R_DATA_TEMPR19_5_ ;
wire Z_R_DATA_TEMPR19_6_ ;
wire Z_R_DATA_TEMPR19_8_ ;
wire Z_R_DATA_TEMPR19_9_ ;
wire Z_R_DATA_TEMPR19_12_ ;
wire Z_R_DATA_TEMPR19_13_ ;
wire Z_R_DATA_TEMPR19_18_ ;
wire Z_R_DATA_TEMPR19_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_DB_DETECT ;
wire Z_ACCESS_BUSY_19__0_ ;
wire Z_R_DATA_TEMPR34_30_ ;
wire OR4_793_Y ;
wire Z_R_DATA_TEMPR54_37_ ;
wire OR4_328_Y ;
wire OR4_212_Y ;
wire Z_R_DATA_TEMPR61_7_ ;
wire Z_R_DATA_TEMPR10_25_ ;
wire Z_R_DATA_TEMPR10_27_ ;
wire Z_R_DATA_TEMPR10_28_ ;
wire Z_R_DATA_TEMPR10_29_ ;
wire Z_R_DATA_TEMPR10_31_ ;
wire Z_R_DATA_TEMPR10_32_ ;
wire Z_R_DATA_TEMPR10_36_ ;
wire Z_R_DATA_TEMPR10_37_ ;
wire Z_R_DATA_TEMPR10_38_ ;
wire Z_R_DATA_TEMPR10_39_ ;
wire Z_R_DATA_TEMPR10_1_ ;
wire Z_R_DATA_TEMPR10_2_ ;
wire Z_R_DATA_TEMPR10_3_ ;
wire Z_R_DATA_TEMPR10_8_ ;
wire Z_R_DATA_TEMPR10_9_ ;
wire Z_R_DATA_TEMPR10_10_ ;
wire Z_R_DATA_TEMPR10_12_ ;
wire Z_R_DATA_TEMPR10_17_ ;
wire Z_R_DATA_TEMPR10_18_ ;
wire Z_R_DATA_TEMPR10_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_DB_DETECT ;
wire Z_ACCESS_BUSY_10__0_ ;
wire OR4_343_Y ;
wire Z_R_DATA_TEMPR14_32_ ;
wire Z_R_DATA_TEMPR50_26_ ;
wire Z_R_DATA_TEMPR51_26_ ;
wire OR4_163_Y ;
wire Z_R_DATA_TEMPR14_10_ ;
wire OR4_434_Y ;
wire Z_R_DATA_TEMPR61_3_ ;
wire Z_R_DATA_TEMPR43_23_ ;
wire Z_R_DATA_TEMPR43_24_ ;
wire Z_R_DATA_TEMPR43_26_ ;
wire Z_R_DATA_TEMPR43_28_ ;
wire Z_R_DATA_TEMPR43_29_ ;
wire Z_R_DATA_TEMPR43_32_ ;
wire Z_R_DATA_TEMPR43_33_ ;
wire Z_R_DATA_TEMPR43_34_ ;
wire Z_R_DATA_TEMPR43_36_ ;
wire Z_R_DATA_TEMPR43_37_ ;
wire Z_R_DATA_TEMPR43_38_ ;
wire Z_R_DATA_TEMPR43_39_ ;
wire Z_R_DATA_TEMPR43_3_ ;
wire Z_R_DATA_TEMPR43_4_ ;
wire Z_R_DATA_TEMPR43_8_ ;
wire Z_R_DATA_TEMPR43_9_ ;
wire Z_R_DATA_TEMPR43_11_ ;
wire Z_R_DATA_TEMPR43_13_ ;
wire Z_R_DATA_TEMPR43_14_ ;
wire Z_R_DATA_TEMPR43_15_ ;
wire Z_R_DATA_TEMPR43_18_ ;
wire Z_R_DATA_TEMPR43_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_DB_DETECT ;
wire Z_ACCESS_BUSY_43__0_ ;
wire OR4_357_Y ;
wire OR4_422_Y ;
wire OR4_370_Y ;
wire OR4_197_Y ;
wire Z_R_DATA_TEMPR54_36_ ;
wire Z_R_DATA_TEMPR50_0_ ;
wire Z_R_DATA_TEMPR51_0_ ;
wire OR4_297_Y ;
wire Z_R_DATA_TEMPR56_27_ ;
wire Z_R_DATA_TEMPR59_27_ ;
wire OR4_118_Y ;
wire OR4_631_Y ;
wire OR4_511_Y ;
wire OR4_663_Y ;
wire OR4_129_Y ;
wire Z_R_DATA_TEMPR8_37_ ;
wire Z_R_DATA_TEMPR11_37_ ;
wire Z_R_DATA_TEMPR45_6_ ;
wire Z_R_DATA_TEMPR47_6_ ;
wire Z_R_DATA_TEMPR45_36_ ;
wire Z_R_DATA_TEMPR47_36_ ;
wire OR4_178_Y ;
wire Z_R_DATA_TEMPR29_22_ ;
wire Z_R_DATA_TEMPR31_22_ ;
wire OR4_763_Y ;
wire OR4_105_Y ;
wire OR4_157_Y ;
wire OR4_207_Y ;
wire OR4_272_Y ;
wire Z_R_DATA_TEMPR54_21_ ;
wire OR4_600_Y ;
wire OR4_285_Y ;
wire OR4_718_Y ;
wire OR4_473_Y ;
wire OR4_429_Y ;
wire Z_R_DATA_TEMPR45_27_ ;
wire Z_R_DATA_TEMPR47_27_ ;
wire Z_R_DATA_TEMPR26_17_ ;
wire OR4_697_Y ;
wire OR4_215_Y ;
wire OR4_677_Y ;
wire Z_R_DATA_TEMPR45_33_ ;
wire Z_R_DATA_TEMPR47_33_ ;
wire OR4_531_Y ;
wire OR4_265_Y ;
wire OR4_433_Y ;
wire Z_R_DATA_TEMPR50_34_ ;
wire Z_R_DATA_TEMPR51_34_ ;
wire OR4_186_Y ;
wire Z_R_DATA_TEMPR22_20_ ;
wire Z_R_DATA_TEMPR22_23_ ;
wire Z_R_DATA_TEMPR22_28_ ;
wire Z_R_DATA_TEMPR22_29_ ;
wire Z_R_DATA_TEMPR22_35_ ;
wire Z_R_DATA_TEMPR22_36_ ;
wire Z_R_DATA_TEMPR22_38_ ;
wire Z_R_DATA_TEMPR22_39_ ;
wire Z_R_DATA_TEMPR22_0_ ;
wire Z_R_DATA_TEMPR22_3_ ;
wire Z_R_DATA_TEMPR22_6_ ;
wire Z_R_DATA_TEMPR22_7_ ;
wire Z_R_DATA_TEMPR22_8_ ;
wire Z_R_DATA_TEMPR22_9_ ;
wire Z_R_DATA_TEMPR22_14_ ;
wire Z_R_DATA_TEMPR22_16_ ;
wire Z_R_DATA_TEMPR22_17_ ;
wire Z_R_DATA_TEMPR22_18_ ;
wire Z_R_DATA_TEMPR22_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_DB_DETECT ;
wire Z_ACCESS_BUSY_22__0_ ;
wire Z_R_DATA_TEMPR50_1_ ;
wire Z_R_DATA_TEMPR51_1_ ;
wire Z_R_DATA_TEMPR34_20_ ;
wire OR4_36_Y ;
wire OR4_783_Y ;
wire OR4_344_Y ;
wire Z_R_DATA_TEMPR26_2_ ;
wire OR4_141_Y ;
wire OR4_181_Y ;
wire OR4_185_Y ;
wire Z_R_DATA_TEMPR8_17_ ;
wire Z_R_DATA_TEMPR11_17_ ;
wire Z_R_DATA_TEMPR14_30_ ;
wire Z_R_DATA_TEMPR61_31_ ;
wire OR4_360_Y ;
wire OR4_65_Y ;
wire Z_R_DATA_TEMPR8_1_ ;
wire Z_R_DATA_TEMPR11_1_ ;
wire Z_R_DATA_TEMPR31_26_ ;
wire Z_R_DATA_TEMPR31_28_ ;
wire Z_R_DATA_TEMPR31_29_ ;
wire Z_R_DATA_TEMPR31_32_ ;
wire Z_R_DATA_TEMPR31_34_ ;
wire Z_R_DATA_TEMPR31_35_ ;
wire Z_R_DATA_TEMPR31_37_ ;
wire Z_R_DATA_TEMPR31_38_ ;
wire Z_R_DATA_TEMPR31_39_ ;
wire Z_R_DATA_TEMPR31_1_ ;
wire Z_R_DATA_TEMPR31_2_ ;
wire Z_R_DATA_TEMPR31_8_ ;
wire Z_R_DATA_TEMPR31_9_ ;
wire Z_R_DATA_TEMPR31_12_ ;
wire Z_R_DATA_TEMPR31_16_ ;
wire Z_R_DATA_TEMPR31_18_ ;
wire Z_R_DATA_TEMPR31_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_DB_DETECT ;
wire Z_ACCESS_BUSY_31__0_ ;
wire Z_R_DATA_TEMPR14_20_ ;
wire OR4_126_Y ;
wire Z_R_DATA_TEMPR61_30_ ;
wire OR4_254_Y ;
wire Z_R_DATA_TEMPR50_5_ ;
wire Z_R_DATA_TEMPR51_5_ ;
wire Z_R_DATA_TEMPR56_14_ ;
wire Z_R_DATA_TEMPR59_14_ ;
wire OR4_734_Y ;
wire Z_R_DATA_TEMPR34_10_ ;
wire Z_R_DATA_TEMPR50_35_ ;
wire Z_R_DATA_TEMPR51_35_ ;
wire Z_R_DATA_TEMPR1_37_ ;
wire OR4_737_Y ;
wire Z_R_DATA_TEMPR8_32_ ;
wire Z_R_DATA_TEMPR11_32_ ;
wire Z_R_DATA_TEMPR54_30_ ;
wire Z_R_DATA_TEMPR54_5_ ;
wire Z_R_DATA_TEMPR14_23_ ;
wire Z_R_DATA_TEMPR34_21_ ;
wire Z_R_DATA_TEMPR34_27_ ;
wire Z_R_DATA_TEMPR34_28_ ;
wire Z_R_DATA_TEMPR34_29_ ;
wire Z_R_DATA_TEMPR34_31_ ;
wire Z_R_DATA_TEMPR34_33_ ;
wire Z_R_DATA_TEMPR34_35_ ;
wire Z_R_DATA_TEMPR34_38_ ;
wire Z_R_DATA_TEMPR34_39_ ;
wire Z_R_DATA_TEMPR34_5_ ;
wire Z_R_DATA_TEMPR34_7_ ;
wire Z_R_DATA_TEMPR34_8_ ;
wire Z_R_DATA_TEMPR34_9_ ;
wire Z_R_DATA_TEMPR34_14_ ;
wire Z_R_DATA_TEMPR34_15_ ;
wire Z_R_DATA_TEMPR34_17_ ;
wire Z_R_DATA_TEMPR34_18_ ;
wire Z_R_DATA_TEMPR34_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_DB_DETECT ;
wire Z_ACCESS_BUSY_34__0_ ;
wire Z_R_DATA_TEMPR20_20_ ;
wire Z_R_DATA_TEMPR21_20_ ;
wire OR4_561_Y ;
wire Z_R_DATA_TEMPR1_24_ ;
wire OR4_107_Y ;
wire Z_R_DATA_TEMPR20_14_ ;
wire Z_R_DATA_TEMPR21_14_ ;
wire OR4_135_Y ;
wire OR4_218_Y ;
wire OR4_646_Y ;
wire Z_R_DATA_TEMPR8_25_ ;
wire Z_R_DATA_TEMPR11_25_ ;
wire Z_R_DATA_TEMPR56_20_ ;
wire Z_R_DATA_TEMPR56_26_ ;
wire Z_R_DATA_TEMPR56_28_ ;
wire Z_R_DATA_TEMPR56_29_ ;
wire Z_R_DATA_TEMPR56_34_ ;
wire Z_R_DATA_TEMPR56_35_ ;
wire Z_R_DATA_TEMPR56_38_ ;
wire Z_R_DATA_TEMPR56_39_ ;
wire Z_R_DATA_TEMPR56_4_ ;
wire Z_R_DATA_TEMPR56_8_ ;
wire Z_R_DATA_TEMPR56_9_ ;
wire Z_R_DATA_TEMPR56_13_ ;
wire Z_R_DATA_TEMPR56_17_ ;
wire Z_R_DATA_TEMPR56_18_ ;
wire Z_R_DATA_TEMPR56_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_DB_DETECT ;
wire Z_ACCESS_BUSY_56__0_ ;
wire OR4_275_Y ;
wire Z_R_DATA_TEMPR45_11_ ;
wire Z_R_DATA_TEMPR47_11_ ;
wire OR4_196_Y ;
wire OR4_188_Y ;
wire OR4_590_Y ;
wire Z_R_DATA_TEMPR45_26_ ;
wire Z_R_DATA_TEMPR47_26_ ;
wire OR4_657_Y ;
wire OR4_499_Y ;
wire Z_R_DATA_TEMPR14_27_ ;
wire Z_R_DATA_TEMPR59_20_ ;
wire Z_R_DATA_TEMPR59_26_ ;
wire Z_R_DATA_TEMPR59_28_ ;
wire Z_R_DATA_TEMPR59_29_ ;
wire Z_R_DATA_TEMPR59_34_ ;
wire Z_R_DATA_TEMPR59_35_ ;
wire Z_R_DATA_TEMPR59_38_ ;
wire Z_R_DATA_TEMPR59_39_ ;
wire Z_R_DATA_TEMPR59_4_ ;
wire Z_R_DATA_TEMPR59_8_ ;
wire Z_R_DATA_TEMPR59_9_ ;
wire Z_R_DATA_TEMPR59_13_ ;
wire Z_R_DATA_TEMPR59_17_ ;
wire Z_R_DATA_TEMPR59_18_ ;
wire Z_R_DATA_TEMPR59_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_DB_DETECT ;
wire Z_ACCESS_BUSY_59__0_ ;
wire OR4_520_Y ;
wire Z_R_DATA_TEMPR45_25_ ;
wire Z_R_DATA_TEMPR47_25_ ;
wire OR4_42_Y ;
wire Z_R_DATA_TEMPR61_17_ ;
wire Z_R_DATA_TEMPR26_30_ ;
wire Z_R_DATA_TEMPR50_21_ ;
wire Z_R_DATA_TEMPR50_23_ ;
wire Z_R_DATA_TEMPR50_28_ ;
wire Z_R_DATA_TEMPR50_29_ ;
wire Z_R_DATA_TEMPR50_30_ ;
wire Z_R_DATA_TEMPR50_38_ ;
wire Z_R_DATA_TEMPR50_39_ ;
wire Z_R_DATA_TEMPR50_8_ ;
wire Z_R_DATA_TEMPR50_9_ ;
wire Z_R_DATA_TEMPR50_11_ ;
wire Z_R_DATA_TEMPR50_12_ ;
wire Z_R_DATA_TEMPR50_15_ ;
wire Z_R_DATA_TEMPR50_18_ ;
wire Z_R_DATA_TEMPR50_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_DB_DETECT ;
wire Z_ACCESS_BUSY_50__0_ ;
wire Z_R_DATA_TEMPR1_35_ ;
wire Z_R_DATA_TEMPR51_15_ ;
wire Z_R_DATA_TEMPR45_2_ ;
wire Z_R_DATA_TEMPR47_2_ ;
wire OR4_180_Y ;
wire Z_R_DATA_TEMPR29_34_ ;
wire OR4_387_Y ;
wire Z_R_DATA_TEMPR51_21_ ;
wire OR4_268_Y ;
wire OR4_7_Y ;
wire Z_R_DATA_TEMPR61_20_ ;
wire Z_R_DATA_TEMPR61_27_ ;
wire Z_R_DATA_TEMPR61_28_ ;
wire Z_R_DATA_TEMPR61_29_ ;
wire Z_R_DATA_TEMPR61_38_ ;
wire Z_R_DATA_TEMPR61_39_ ;
wire Z_R_DATA_TEMPR61_1_ ;
wire Z_R_DATA_TEMPR61_4_ ;
wire Z_R_DATA_TEMPR61_8_ ;
wire Z_R_DATA_TEMPR61_9_ ;
wire Z_R_DATA_TEMPR61_14_ ;
wire Z_R_DATA_TEMPR61_18_ ;
wire Z_R_DATA_TEMPR61_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_DB_DETECT ;
wire Z_ACCESS_BUSY_61__0_ ;
wire Z_R_DATA_TEMPR54_10_ ;
wire OR4_661_Y ;
wire Z_R_DATA_TEMPR51_12_ ;
wire OR4_755_Y ;
wire Z_R_DATA_TEMPR1_16_ ;
wire OR4_463_Y ;
wire Z_R_DATA_TEMPR29_2_ ;
wire OR4_113_Y ;
wire OR4_680_Y ;
wire Z_R_DATA_TEMPR20_0_ ;
wire Z_R_DATA_TEMPR21_0_ ;
wire Z_R_DATA_TEMPR8_31_ ;
wire Z_R_DATA_TEMPR11_31_ ;
wire Z_R_DATA_TEMPR26_12_ ;
wire Z_R_DATA_TEMPR45_1_ ;
wire Z_R_DATA_TEMPR47_1_ ;
wire Z_R_DATA_TEMPR8_27_ ;
wire Z_R_DATA_TEMPR8_28_ ;
wire Z_R_DATA_TEMPR8_29_ ;
wire Z_R_DATA_TEMPR8_36_ ;
wire Z_R_DATA_TEMPR8_38_ ;
wire Z_R_DATA_TEMPR8_39_ ;
wire Z_R_DATA_TEMPR8_2_ ;
wire Z_R_DATA_TEMPR8_3_ ;
wire Z_R_DATA_TEMPR8_8_ ;
wire Z_R_DATA_TEMPR8_9_ ;
wire Z_R_DATA_TEMPR8_10_ ;
wire Z_R_DATA_TEMPR8_12_ ;
wire Z_R_DATA_TEMPR8_18_ ;
wire Z_R_DATA_TEMPR8_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_DB_DETECT ;
wire Z_ACCESS_BUSY_8__0_ ;
wire OR4_467_Y ;
wire OR4_772_Y ;
wire OR4_108_Y ;
wire OR4_375_Y ;
wire Z_R_DATA_TEMPR1_4_ ;
wire Z_R_DATA_TEMPR14_35_ ;
wire Z_R_DATA_TEMPR26_24_ ;
wire Z_R_DATA_TEMPR26_25_ ;
wire Z_R_DATA_TEMPR26_26_ ;
wire Z_R_DATA_TEMPR26_27_ ;
wire Z_R_DATA_TEMPR26_28_ ;
wire Z_R_DATA_TEMPR26_29_ ;
wire Z_R_DATA_TEMPR26_35_ ;
wire Z_R_DATA_TEMPR26_38_ ;
wire Z_R_DATA_TEMPR26_39_ ;
wire Z_R_DATA_TEMPR26_0_ ;
wire Z_R_DATA_TEMPR26_8_ ;
wire Z_R_DATA_TEMPR26_9_ ;
wire Z_R_DATA_TEMPR26_18_ ;
wire Z_R_DATA_TEMPR26_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_DB_DETECT ;
wire Z_ACCESS_BUSY_26__0_ ;
wire OR4_133_Y ;
wire OR4_159_Y ;
wire OR4_437_Y ;
wire Z_R_DATA_TEMPR29_26_ ;
wire Z_R_DATA_TEMPR29_28_ ;
wire Z_R_DATA_TEMPR29_29_ ;
wire Z_R_DATA_TEMPR29_32_ ;
wire Z_R_DATA_TEMPR29_35_ ;
wire Z_R_DATA_TEMPR29_37_ ;
wire Z_R_DATA_TEMPR29_38_ ;
wire Z_R_DATA_TEMPR29_39_ ;
wire Z_R_DATA_TEMPR29_1_ ;
wire Z_R_DATA_TEMPR29_8_ ;
wire Z_R_DATA_TEMPR29_9_ ;
wire Z_R_DATA_TEMPR29_12_ ;
wire Z_R_DATA_TEMPR29_16_ ;
wire Z_R_DATA_TEMPR29_18_ ;
wire Z_R_DATA_TEMPR29_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_DB_DETECT ;
wire Z_ACCESS_BUSY_29__0_ ;
wire Z_R_DATA_TEMPR54_4_ ;
wire Z_R_DATA_TEMPR6_7_ ;
wire Z_R_DATA_TEMPR7_7_ ;
wire Z_R_DATA_TEMPR47_20_ ;
wire Z_R_DATA_TEMPR47_22_ ;
wire Z_R_DATA_TEMPR47_24_ ;
wire Z_R_DATA_TEMPR47_28_ ;
wire Z_R_DATA_TEMPR47_29_ ;
wire Z_R_DATA_TEMPR47_35_ ;
wire Z_R_DATA_TEMPR47_38_ ;
wire Z_R_DATA_TEMPR47_39_ ;
wire Z_R_DATA_TEMPR47_3_ ;
wire Z_R_DATA_TEMPR47_8_ ;
wire Z_R_DATA_TEMPR47_9_ ;
wire Z_R_DATA_TEMPR47_10_ ;
wire Z_R_DATA_TEMPR47_15_ ;
wire Z_R_DATA_TEMPR47_17_ ;
wire Z_R_DATA_TEMPR47_18_ ;
wire Z_R_DATA_TEMPR47_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_DB_DETECT ;
wire Z_ACCESS_BUSY_47__0_ ;
wire Z_R_DATA_TEMPR20_23_ ;
wire Z_R_DATA_TEMPR20_28_ ;
wire Z_R_DATA_TEMPR20_29_ ;
wire Z_R_DATA_TEMPR20_35_ ;
wire Z_R_DATA_TEMPR20_36_ ;
wire Z_R_DATA_TEMPR20_38_ ;
wire Z_R_DATA_TEMPR20_39_ ;
wire Z_R_DATA_TEMPR20_3_ ;
wire Z_R_DATA_TEMPR20_6_ ;
wire Z_R_DATA_TEMPR20_7_ ;
wire Z_R_DATA_TEMPR20_8_ ;
wire Z_R_DATA_TEMPR20_9_ ;
wire Z_R_DATA_TEMPR20_16_ ;
wire Z_R_DATA_TEMPR20_17_ ;
wire Z_R_DATA_TEMPR20_18_ ;
wire Z_R_DATA_TEMPR20_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_DB_DETECT ;
wire Z_ACCESS_BUSY_20__0_ ;
wire Z_R_DATA_TEMPR6_20_ ;
wire Z_R_DATA_TEMPR7_20_ ;
wire Z_R_DATA_TEMPR6_12_ ;
wire Z_R_DATA_TEMPR7_12_ ;
wire OR4_329_Y ;
wire OR4_204_Y ;
wire OR4_611_Y ;
wire OR4_238_Y ;
wire OR4_377_Y ;
wire OR4_409_Y ;
wire OR4_68_Y ;
wire Z_R_DATA_TEMPR45_15_ ;
wire OR4_168_Y ;
wire OR4_110_Y ;
wire OR4_670_Y ;
wire Z_R_DATA_TEMPR45_3_ ;
wire OR4_589_Y ;
wire OR4_451_Y ;
wire Z_R_DATA_TEMPR11_27_ ;
wire Z_R_DATA_TEMPR11_28_ ;
wire Z_R_DATA_TEMPR11_29_ ;
wire Z_R_DATA_TEMPR11_36_ ;
wire Z_R_DATA_TEMPR11_38_ ;
wire Z_R_DATA_TEMPR11_39_ ;
wire Z_R_DATA_TEMPR11_2_ ;
wire Z_R_DATA_TEMPR11_3_ ;
wire Z_R_DATA_TEMPR11_8_ ;
wire Z_R_DATA_TEMPR11_9_ ;
wire Z_R_DATA_TEMPR11_10_ ;
wire Z_R_DATA_TEMPR11_12_ ;
wire Z_R_DATA_TEMPR11_18_ ;
wire Z_R_DATA_TEMPR11_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_DB_DETECT ;
wire Z_ACCESS_BUSY_11__0_ ;
wire Z_R_DATA_TEMPR1_30_ ;
wire Z_R_DATA_TEMPR21_3_ ;
wire Z_R_DATA_TEMPR1_22_ ;
wire Z_R_DATA_TEMPR1_23_ ;
wire Z_R_DATA_TEMPR1_27_ ;
wire Z_R_DATA_TEMPR1_28_ ;
wire Z_R_DATA_TEMPR1_29_ ;
wire Z_R_DATA_TEMPR1_36_ ;
wire Z_R_DATA_TEMPR1_38_ ;
wire Z_R_DATA_TEMPR1_39_ ;
wire Z_R_DATA_TEMPR1_1_ ;
wire Z_R_DATA_TEMPR1_5_ ;
wire Z_R_DATA_TEMPR1_7_ ;
wire Z_R_DATA_TEMPR1_8_ ;
wire Z_R_DATA_TEMPR1_9_ ;
wire Z_R_DATA_TEMPR1_15_ ;
wire Z_R_DATA_TEMPR1_18_ ;
wire Z_R_DATA_TEMPR1_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_DB_DETECT ;
wire Z_ACCESS_BUSY_1__0_ ;
wire Z_R_DATA_TEMPR14_36_ ;
wire OR4_287_Y ;
wire OR4_786_Y ;
wire Z_R_DATA_TEMPR14_24_ ;
wire Z_R_DATA_TEMPR14_28_ ;
wire Z_R_DATA_TEMPR14_29_ ;
wire Z_R_DATA_TEMPR14_38_ ;
wire Z_R_DATA_TEMPR14_39_ ;
wire Z_R_DATA_TEMPR14_3_ ;
wire Z_R_DATA_TEMPR14_8_ ;
wire Z_R_DATA_TEMPR14_9_ ;
wire Z_R_DATA_TEMPR14_16_ ;
wire Z_R_DATA_TEMPR14_18_ ;
wire Z_R_DATA_TEMPR14_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_DB_DETECT ;
wire Z_ACCESS_BUSY_14__0_ ;
wire OR4_305_Y ;
wire Z_R_DATA_TEMPR6_22_ ;
wire Z_R_DATA_TEMPR7_22_ ;
wire OR4_179_Y ;
wire OR4_628_Y ;
wire Z_R_DATA_TEMPR6_0_ ;
wire Z_R_DATA_TEMPR7_0_ ;
wire Z_R_DATA_TEMPR21_17_ ;
wire Z_R_DATA_TEMPR6_33_ ;
wire Z_R_DATA_TEMPR7_33_ ;
wire Z_R_DATA_TEMPR6_26_ ;
wire Z_R_DATA_TEMPR7_26_ ;
wire Z_R_DATA_TEMPR6_25_ ;
wire Z_R_DATA_TEMPR7_25_ ;
wire Z_R_DATA_TEMPR21_16_ ;
wire Z_R_DATA_TEMPR45_35_ ;
wire OR4_223_Y ;
wire OR4_607_Y ;
wire OR4_667_Y ;
wire Z_R_DATA_TEMPR54_15_ ;
wire Z_R_DATA_TEMPR45_10_ ;
wire Z_R_DATA_TEMPR21_6_ ;
wire Z_R_DATA_TEMPR45_17_ ;
wire OR4_776_Y ;
wire Z_R_DATA_TEMPR51_23_ ;
wire Z_R_DATA_TEMPR21_35_ ;
wire Z_R_DATA_TEMPR7_28_ ;
wire Z_R_DATA_TEMPR7_29_ ;
wire Z_R_DATA_TEMPR7_34_ ;
wire Z_R_DATA_TEMPR7_36_ ;
wire Z_R_DATA_TEMPR7_38_ ;
wire Z_R_DATA_TEMPR7_39_ ;
wire Z_R_DATA_TEMPR7_8_ ;
wire Z_R_DATA_TEMPR7_9_ ;
wire Z_R_DATA_TEMPR7_15_ ;
wire Z_R_DATA_TEMPR7_16_ ;
wire Z_R_DATA_TEMPR7_18_ ;
wire Z_R_DATA_TEMPR7_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_DB_DETECT ;
wire Z_ACCESS_BUSY_7__0_ ;
wire Z_R_DATA_TEMPR6_28_ ;
wire Z_R_DATA_TEMPR6_29_ ;
wire Z_R_DATA_TEMPR6_34_ ;
wire Z_R_DATA_TEMPR6_36_ ;
wire Z_R_DATA_TEMPR6_38_ ;
wire Z_R_DATA_TEMPR6_39_ ;
wire Z_R_DATA_TEMPR6_8_ ;
wire Z_R_DATA_TEMPR6_9_ ;
wire Z_R_DATA_TEMPR6_15_ ;
wire Z_R_DATA_TEMPR6_16_ ;
wire Z_R_DATA_TEMPR6_18_ ;
wire Z_R_DATA_TEMPR6_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_DB_DETECT ;
wire Z_ACCESS_BUSY_6__0_ ;
wire OR4_706_Y ;
wire Z_R_DATA_TEMPR51_28_ ;
wire Z_R_DATA_TEMPR51_29_ ;
wire Z_R_DATA_TEMPR51_30_ ;
wire Z_R_DATA_TEMPR51_38_ ;
wire Z_R_DATA_TEMPR51_39_ ;
wire Z_R_DATA_TEMPR51_8_ ;
wire Z_R_DATA_TEMPR51_9_ ;
wire Z_R_DATA_TEMPR51_11_ ;
wire Z_R_DATA_TEMPR51_18_ ;
wire Z_R_DATA_TEMPR51_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_DB_DETECT ;
wire Z_ACCESS_BUSY_51__0_ ;
wire Z_R_DATA_TEMPR21_7_ ;
wire OR4_523_Y ;
wire OR4_729_Y ;
wire Z_R_DATA_TEMPR45_20_ ;
wire Z_R_DATA_TEMPR45_22_ ;
wire Z_R_DATA_TEMPR45_24_ ;
wire Z_R_DATA_TEMPR45_28_ ;
wire Z_R_DATA_TEMPR45_29_ ;
wire Z_R_DATA_TEMPR45_38_ ;
wire Z_R_DATA_TEMPR45_39_ ;
wire Z_R_DATA_TEMPR45_8_ ;
wire Z_R_DATA_TEMPR45_9_ ;
wire Z_R_DATA_TEMPR45_18_ ;
wire Z_R_DATA_TEMPR45_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_DB_DETECT ;
wire Z_ACCESS_BUSY_45__0_ ;
wire Z_R_DATA_TEMPR54_20_ ;
wire Z_R_DATA_TEMPR54_28_ ;
wire Z_R_DATA_TEMPR54_29_ ;
wire Z_R_DATA_TEMPR54_38_ ;
wire Z_R_DATA_TEMPR54_39_ ;
wire Z_R_DATA_TEMPR54_0_ ;
wire Z_R_DATA_TEMPR54_8_ ;
wire Z_R_DATA_TEMPR54_9_ ;
wire Z_R_DATA_TEMPR54_18_ ;
wire Z_R_DATA_TEMPR54_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_DB_DETECT ;
wire Z_ACCESS_BUSY_54__0_ ;
wire Z_R_DATA_TEMPR21_23_ ;
wire Z_R_DATA_TEMPR21_36_ ;
wire Z_R_DATA_TEMPR21_28_ ;
wire Z_R_DATA_TEMPR21_29_ ;
wire Z_R_DATA_TEMPR21_38_ ;
wire Z_R_DATA_TEMPR21_39_ ;
wire Z_R_DATA_TEMPR21_8_ ;
wire Z_R_DATA_TEMPR21_9_ ;
wire Z_R_DATA_TEMPR21_18_ ;
wire Z_R_DATA_TEMPR21_19_ ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_SB_CORRECT ;
wire PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_DB_DETECT ;
wire Z_ACCESS_BUSY_21__0_ ;
// @49:1350
  CFG2 \CFG2_BLKY2[1]  (
	.A(CFG3_9_Y),
	.B(CFG2_0_Y),
	.Y(Z_BLKY2_1_)
);
defparam \CFG2_BLKY2[1] .INIT=4'h8;
// @49:1594
  CFG2 \CFG2_BLKY2[9]  (
	.A(CFG3_9_Y),
	.B(CFG2_1_Y),
	.Y(Z_BLKY2_9_)
);
defparam \CFG2_BLKY2[9] .INIT=4'h8;
// @49:1605
  CFG3 CFG3_9 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_9_Y)
);
defparam CFG3_9.INIT=8'h10;
// @49:1820
  CFG2 \CFG2_BLKY2[14]  (
	.A(CFG3_1_Y),
	.B(CFG2_1_Y),
	.Y(Z_BLKY2_14_)
);
defparam \CFG2_BLKY2[14] .INIT=4'h8;
// @49:1890
  CFG3 CFG3_6 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_6_Y)
);
defparam CFG3_6.INIT=8'h20;
// @49:1976
  CFG2 \CFG2_BLKX2[4]  (
	.A(CFG3_3_Y),
	.B(CFG2_2_Y),
	.Y(Z_BLKX2_4_)
);
defparam \CFG2_BLKX2[4] .INIT=4'h8;
// @49:1980
  CFG2 \CFG2_BLKY2[10]  (
	.A(CFG3_0_Y),
	.B(CFG2_1_Y),
	.Y(Z_BLKY2_10_)
);
defparam \CFG2_BLKY2[10] .INIT=4'h8;
// @49:2035
  CFG2 \CFG2_BLKY2[2]  (
	.A(CFG3_0_Y),
	.B(CFG2_0_Y),
	.Y(Z_BLKY2_2_)
);
defparam \CFG2_BLKY2[2] .INIT=4'h8;
// @49:2131
  CFG2 \CFG2_BLKX2[15]  (
	.A(CFG3_15_Y),
	.B(CFG2_3_Y),
	.Y(Z_BLKX2_15_)
);
defparam \CFG2_BLKX2[15] .INIT=4'h8;
// @49:2287
  CFG2 \CFG2_BLKX2[0]  (
	.A(CFG3_7_Y),
	.B(CFG2_2_Y),
	.Y(Z_BLKX2_0_)
);
defparam \CFG2_BLKX2[0] .INIT=4'h8;
// @49:2407
  CFG2 CFG2_0 (
	.A(COREAHBLSRAM_PF_0_mem_ren),
	.B(ahbsram_addr_t[16]),
	.Y(CFG2_0_Y)
);
defparam CFG2_0.INIT=4'h2;
// @49:2422
  CFG2 \CFG2_BLKX2[5]  (
	.A(CFG3_14_Y),
	.B(CFG2_2_Y),
	.Y(Z_BLKX2_5_)
);
defparam \CFG2_BLKX2[5] .INIT=4'h8;
// @49:2511
  CFG3 CFG3_15 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_15_Y)
);
defparam CFG3_15.INIT=8'h80;
// @49:2629
  CFG2 \CFG2_BLKX2[7]  (
	.A(CFG3_15_Y),
	.B(CFG2_2_Y),
	.Y(Z_BLKX2_7_)
);
defparam \CFG2_BLKX2[7] .INIT=4'h8;
// @49:2753
  CFG3 CFG3_7 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_7_Y)
);
defparam CFG3_7.INIT=8'h01;
// @49:2948
  CFG3 CFG3_13 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_13_Y)
);
defparam CFG3_13.INIT=8'h80;
// @49:2977
  CFG3 CFG3_0 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_0_Y)
);
defparam CFG3_0.INIT=8'h04;
// @49:2979
  CFG2 \CFG2_BLKY2[8]  (
	.A(CFG3_10_Y),
	.B(CFG2_1_Y),
	.Y(Z_BLKY2_8_)
);
defparam \CFG2_BLKY2[8] .INIT=4'h8;
// @49:2981
  CFG2 \CFG2_BLKX2[12]  (
	.A(CFG3_3_Y),
	.B(CFG2_3_Y),
	.Y(Z_BLKX2_12_)
);
defparam \CFG2_BLKX2[12] .INIT=4'h8;
// @49:3266
  CFG3 CFG3_10 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_10_Y)
);
defparam CFG3_10.INIT=8'h01;
// @49:3433
  CFG2 \CFG2_BLKX2[6]  (
	.A(CFG3_5_Y),
	.B(CFG2_2_Y),
	.Y(Z_BLKX2_6_)
);
defparam \CFG2_BLKX2[6] .INIT=4'h8;
// @49:3435
  CFG2 \CFG2_BLKX2[14]  (
	.A(CFG3_5_Y),
	.B(CFG2_3_Y),
	.Y(Z_BLKX2_14_)
);
defparam \CFG2_BLKX2[14] .INIT=4'h8;
// @49:3486
  CFG1 \INVBLKY0[0]  (
	.A(ahbsram_addr_t[11]),
	.Y(Z_BLKX0_0_)
);
defparam \INVBLKY0[0] .INIT=2'h1;
// @49:3601
  CFG2 \CFG2_BLKX2[3]  (
	.A(CFG3_2_Y),
	.B(CFG2_2_Y),
	.Y(Z_BLKX2_3_)
);
defparam \CFG2_BLKX2[3] .INIT=4'h8;
// @49:3618
  CFG3 CFG3_3 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_3_Y)
);
defparam CFG3_3.INIT=8'h02;
// @49:3633
  CFG1 \INVBLKY1[0]  (
	.A(ahbsram_addr_t[12]),
	.Y(Z_BLKX1_0_)
);
defparam \INVBLKY1[0] .INIT=2'h1;
// @49:3865
  CFG2 \CFG2_BLKX2[10]  (
	.A(CFG3_8_Y),
	.B(CFG2_3_Y),
	.Y(Z_BLKX2_10_)
);
defparam \CFG2_BLKX2[10] .INIT=4'h8;
// @49:3945
  CFG2 \CFG2_BLKX2[1]  (
	.A(CFG3_4_Y),
	.B(CFG2_2_Y),
	.Y(Z_BLKX2_1_)
);
defparam \CFG2_BLKX2[1] .INIT=4'h8;
// @49:3957
  CFG2 \CFG2_BLKX2[13]  (
	.A(CFG3_14_Y),
	.B(CFG2_3_Y),
	.Y(Z_BLKX2_13_)
);
defparam \CFG2_BLKX2[13] .INIT=4'h8;
// @49:4002
  CFG2 CFG2_2 (
	.A(COREAHBLSRAM_PF_0_mem_wen),
	.B(ahbsram_addr_t[16]),
	.Y(CFG2_2_Y)
);
defparam CFG2_2.INIT=4'h2;
// @49:4067
  CFG2 CFG2_3 (
	.A(COREAHBLSRAM_PF_0_mem_wen),
	.B(ahbsram_addr_t[16]),
	.Y(CFG2_3_Y)
);
defparam CFG2_3.INIT=4'h8;
// @49:4082
  CFG2 \CFG2_BLKY2[13]  (
	.A(CFG3_6_Y),
	.B(CFG2_1_Y),
	.Y(Z_BLKY2_13_)
);
defparam \CFG2_BLKY2[13] .INIT=4'h8;
// @49:4095
  CFG3 CFG3_4 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_4_Y)
);
defparam CFG3_4.INIT=8'h10;
// @49:4097
  CFG2 \CFG2_BLKX2[9]  (
	.A(CFG3_4_Y),
	.B(CFG2_3_Y),
	.Y(Z_BLKX2_9_)
);
defparam \CFG2_BLKX2[9] .INIT=4'h8;
// @49:4155
  CFG3 CFG3_5 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_5_Y)
);
defparam CFG3_5.INIT=8'h08;
// @49:4482
  CFG3 CFG3_14 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_14_Y)
);
defparam CFG3_14.INIT=8'h20;
// @49:4537
  CFG2 \CFG2_BLKY2[12]  (
	.A(CFG3_11_Y),
	.B(CFG2_1_Y),
	.Y(Z_BLKY2_12_)
);
defparam \CFG2_BLKY2[12] .INIT=4'h8;
// @49:4557
  CFG2 \CFG2_BLKX2[2]  (
	.A(CFG3_8_Y),
	.B(CFG2_2_Y),
	.Y(Z_BLKX2_2_)
);
defparam \CFG2_BLKX2[2] .INIT=4'h8;
// @49:4564
  CFG2 CFG2_1 (
	.A(COREAHBLSRAM_PF_0_mem_ren),
	.B(ahbsram_addr_t[16]),
	.Y(CFG2_1_Y)
);
defparam CFG2_1.INIT=4'h8;
// @49:4707
  CFG2 \CFG2_BLKY2[11]  (
	.A(CFG3_12_Y),
	.B(CFG2_1_Y),
	.Y(Z_BLKY2_11_)
);
defparam \CFG2_BLKY2[11] .INIT=4'h8;
// @49:4877
  CFG2 \CFG2_BLKY2[4]  (
	.A(CFG3_11_Y),
	.B(CFG2_0_Y),
	.Y(Z_BLKY2_4_)
);
defparam \CFG2_BLKY2[4] .INIT=4'h8;
// @49:4904
  CFG2 \CFG2_BLKY2[15]  (
	.A(CFG3_13_Y),
	.B(CFG2_1_Y),
	.Y(Z_BLKY2_15_)
);
defparam \CFG2_BLKY2[15] .INIT=4'h8;
// @49:4977
  CFG3 CFG3_8 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_8_Y)
);
defparam CFG3_8.INIT=8'h04;
// @49:4981
  CFG2 \CFG2_BLKY2[0]  (
	.A(CFG3_10_Y),
	.B(CFG2_0_Y),
	.Y(Z_BLKY2_0_)
);
defparam \CFG2_BLKY2[0] .INIT=4'h8;
// @49:5151
  CFG2 \CFG2_BLKY2[5]  (
	.A(CFG3_6_Y),
	.B(CFG2_0_Y),
	.Y(Z_BLKY2_5_)
);
defparam \CFG2_BLKY2[5] .INIT=4'h8;
// @49:5196
  CFG2 \CFG2_BLKY2[7]  (
	.A(CFG3_13_Y),
	.B(CFG2_0_Y),
	.Y(Z_BLKY2_7_)
);
defparam \CFG2_BLKY2[7] .INIT=4'h8;
// @49:5262
  CFG2 \CFG2_BLKX2[8]  (
	.A(CFG3_7_Y),
	.B(CFG2_3_Y),
	.Y(Z_BLKX2_8_)
);
defparam \CFG2_BLKX2[8] .INIT=4'h8;
// @49:5319
  CFG3 CFG3_2 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_2_Y)
);
defparam CFG3_2.INIT=8'h40;
// @49:5360
  CFG3 CFG3_1 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_1_Y)
);
defparam CFG3_1.INIT=8'h08;
// @49:5376
  CFG3 CFG3_11 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_11_Y)
);
defparam CFG3_11.INIT=8'h02;
// @49:5636
  CFG3 CFG3_12 (
	.A(ahbsram_addr_t[15]),
	.B(ahbsram_addr_t[14]),
	.C(ahbsram_addr_t[13]),
	.Y(CFG3_12_Y)
);
defparam CFG3_12.INIT=8'h40;
// @49:5843
  CFG2 \CFG2_BLKY2[6]  (
	.A(CFG3_1_Y),
	.B(CFG2_0_Y),
	.Y(Z_BLKY2_6_)
);
defparam \CFG2_BLKY2[6] .INIT=4'h8;
// @49:5901
  CFG2 \CFG2_BLKX2[11]  (
	.A(CFG3_2_Y),
	.B(CFG2_3_Y),
	.Y(Z_BLKX2_11_)
);
defparam \CFG2_BLKX2[11] .INIT=4'h8;
// @49:6035
  CFG2 \CFG2_BLKY2[3]  (
	.A(CFG3_12_Y),
	.B(CFG2_0_Y),
	.Y(Z_BLKY2_3_)
);
defparam \CFG2_BLKY2[3] .INIT=4'h8;
// @49:6235
  OR4 OR4_169 (
	.Y(OR4_169_Y),
	.A(Z_R_DATA_TEMPR20_32_),
	.B(Z_R_DATA_TEMPR21_32_),
	.C(Z_R_DATA_TEMPR22_32_),
	.D(Z_R_DATA_TEMPR23_32_)
);
// @49:6233
  OR4 OR4_130 (
	.Y(OR4_130_Y),
	.A(Z_R_DATA_TEMPR36_4_),
	.B(Z_R_DATA_TEMPR37_4_),
	.C(Z_R_DATA_TEMPR38_4_),
	.D(Z_R_DATA_TEMPR39_4_)
);
// @49:6228
  OR4 OR4_615 (
	.Y(OR4_615_Y),
	.A(Z_R_DATA_TEMPR4_27_),
	.B(Z_R_DATA_TEMPR5_27_),
	.C(Z_R_DATA_TEMPR6_27_),
	.D(Z_R_DATA_TEMPR7_27_)
);
// @49:6225
  OR4 OR4_321 (
	.Y(OR4_321_Y),
	.A(Z_R_DATA_TEMPR16_33_),
	.B(Z_R_DATA_TEMPR17_33_),
	.C(Z_R_DATA_TEMPR18_33_),
	.D(Z_R_DATA_TEMPR19_33_)
);
// @49:6181
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_6_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR24_39_, Z_R_DATA_TEMPR24_38_, Z_R_DATA_TEMPR24_37_, Z_R_DATA_TEMPR24_36_, Z_R_DATA_TEMPR24_35_, Z_R_DATA_TEMPR24_34_, Z_R_DATA_TEMPR24_33_, Z_R_DATA_TEMPR24_32_, Z_R_DATA_TEMPR24_31_, Z_R_DATA_TEMPR24_30_, Z_R_DATA_TEMPR24_29_, Z_R_DATA_TEMPR24_28_, Z_R_DATA_TEMPR24_27_, Z_R_DATA_TEMPR24_26_, Z_R_DATA_TEMPR24_25_, Z_R_DATA_TEMPR24_24_, Z_R_DATA_TEMPR24_23_, Z_R_DATA_TEMPR24_22_, Z_R_DATA_TEMPR24_21_, Z_R_DATA_TEMPR24_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_6_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR24_19_, Z_R_DATA_TEMPR24_18_, Z_R_DATA_TEMPR24_17_, Z_R_DATA_TEMPR24_16_, Z_R_DATA_TEMPR24_15_, Z_R_DATA_TEMPR24_14_, Z_R_DATA_TEMPR24_13_, Z_R_DATA_TEMPR24_12_, Z_R_DATA_TEMPR24_11_, Z_R_DATA_TEMPR24_10_, Z_R_DATA_TEMPR24_9_, Z_R_DATA_TEMPR24_8_, Z_R_DATA_TEMPR24_7_, Z_R_DATA_TEMPR24_6_, Z_R_DATA_TEMPR24_5_, Z_R_DATA_TEMPR24_4_, Z_R_DATA_TEMPR24_3_, Z_R_DATA_TEMPR24_2_, Z_R_DATA_TEMPR24_1_, Z_R_DATA_TEMPR24_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_24__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%24%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:6177
  OR4 OR4_630 (
	.Y(OR4_630_Y),
	.A(Z_R_DATA_TEMPR52_2_),
	.B(Z_R_DATA_TEMPR53_2_),
	.C(Z_R_DATA_TEMPR54_2_),
	.D(Z_R_DATA_TEMPR55_2_)
);
// @49:6135
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_9_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR38_39_, Z_R_DATA_TEMPR38_38_, Z_R_DATA_TEMPR38_37_, Z_R_DATA_TEMPR38_36_, Z_R_DATA_TEMPR38_35_, Z_R_DATA_TEMPR38_34_, Z_R_DATA_TEMPR38_33_, Z_R_DATA_TEMPR38_32_, Z_R_DATA_TEMPR38_31_, Z_R_DATA_TEMPR38_30_, Z_R_DATA_TEMPR38_29_, Z_R_DATA_TEMPR38_28_, Z_R_DATA_TEMPR38_27_, Z_R_DATA_TEMPR38_26_, Z_R_DATA_TEMPR38_25_, Z_R_DATA_TEMPR38_24_, Z_R_DATA_TEMPR38_23_, Z_R_DATA_TEMPR38_22_, Z_R_DATA_TEMPR38_21_, Z_R_DATA_TEMPR38_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_9_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR38_19_, Z_R_DATA_TEMPR38_18_, Z_R_DATA_TEMPR38_17_, Z_R_DATA_TEMPR38_16_, Z_R_DATA_TEMPR38_15_, Z_R_DATA_TEMPR38_14_, Z_R_DATA_TEMPR38_13_, Z_R_DATA_TEMPR38_12_, Z_R_DATA_TEMPR38_11_, Z_R_DATA_TEMPR38_10_, Z_R_DATA_TEMPR38_9_, Z_R_DATA_TEMPR38_8_, Z_R_DATA_TEMPR38_7_, Z_R_DATA_TEMPR38_6_, Z_R_DATA_TEMPR38_5_, Z_R_DATA_TEMPR38_4_, Z_R_DATA_TEMPR38_3_, Z_R_DATA_TEMPR38_2_, Z_R_DATA_TEMPR38_1_, Z_R_DATA_TEMPR38_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_38__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%38%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:6131
  OR4 OR4_712 (
	.Y(OR4_712_Y),
	.A(OR4_55_Y),
	.B(OR4_624_Y),
	.C(OR4_651_Y),
	.D(OR4_355_Y)
);
// @49:6128
  OR4 OR4_368 (
	.Y(OR4_368_Y),
	.A(Z_R_DATA_TEMPR28_20_),
	.B(Z_R_DATA_TEMPR29_20_),
	.C(Z_R_DATA_TEMPR30_20_),
	.D(Z_R_DATA_TEMPR31_20_)
);
// @49:6124
  OR4 OR4_524 (
	.Y(OR4_524_Y),
	.A(OR4_536_Y),
	.B(OR4_12_Y),
	.C(OR4_400_Y),
	.D(OR4_529_Y)
);
// @49:6116
  OR4 OR4_500 (
	.Y(OR4_500_Y),
	.A(Z_R_DATA_TEMPR48_2_),
	.B(Z_R_DATA_TEMPR49_2_),
	.C(Z_R_DATA_TEMPR50_2_),
	.D(Z_R_DATA_TEMPR51_2_)
);
// @49:6113
  OR4 OR4_166 (
	.Y(OR4_166_Y),
	.A(Z_R_DATA_TEMPR48_22_),
	.B(Z_R_DATA_TEMPR49_22_),
	.C(Z_R_DATA_TEMPR50_22_),
	.D(Z_R_DATA_TEMPR51_22_)
);
// @49:6111
  OR4 OR4_509 (
	.Y(OR4_509_Y),
	.A(OR4_648_Y),
	.B(OR4_794_Y),
	.C(OR4_525_Y),
	.D(OR4_136_Y)
);
// @49:6107
  OR4 OR4_490 (
	.Y(OR4_490_Y),
	.A(Z_R_DATA_TEMPR40_2_),
	.B(Z_R_DATA_TEMPR41_2_),
	.C(Z_R_DATA_TEMPR42_2_),
	.D(Z_R_DATA_TEMPR43_2_)
);
// @49:6105
  OR4 OR4_469 (
	.Y(OR4_469_Y),
	.A(Z_R_DATA_TEMPR56_6_),
	.B(Z_R_DATA_TEMPR57_6_),
	.C(Z_R_DATA_TEMPR58_6_),
	.D(Z_R_DATA_TEMPR59_6_)
);
// @49:6096
  OR4 OR4_635 (
	.Y(OR4_635_Y),
	.A(Z_R_DATA_TEMPR0_14_),
	.B(Z_R_DATA_TEMPR1_14_),
	.C(Z_R_DATA_TEMPR2_14_),
	.D(Z_R_DATA_TEMPR3_14_)
);
// @49:6094
  OR4 OR4_462 (
	.Y(OR4_462_Y),
	.A(OR4_321_Y),
	.B(OR4_69_Y),
	.C(OR4_57_Y),
	.D(OR4_711_Y)
);
// @49:6092
  OR4 OR4_61 (
	.Y(OR4_61_Y),
	.A(Z_R_DATA_TEMPR60_34_),
	.B(Z_R_DATA_TEMPR61_34_),
	.C(Z_R_DATA_TEMPR62_34_),
	.D(Z_R_DATA_TEMPR63_34_)
);
// @49:6089
  OR4 OR4_644 (
	.Y(OR4_644_Y),
	.A(Z_R_DATA_TEMPR48_32_),
	.B(Z_R_DATA_TEMPR49_32_),
	.C(Z_R_DATA_TEMPR50_32_),
	.D(Z_R_DATA_TEMPR51_32_)
);
// @49:6084
  OR4 OR4_478 (
	.Y(OR4_478_Y),
	.A(Z_R_DATA_TEMPR16_1_),
	.B(Z_R_DATA_TEMPR17_1_),
	.C(Z_R_DATA_TEMPR18_1_),
	.D(Z_R_DATA_TEMPR19_1_)
);
// @49:6080
  OR4 OR4_363 (
	.Y(OR4_363_Y),
	.A(OR4_788_Y),
	.B(OR4_698_Y),
	.C(OR4_754_Y),
	.D(OR4_563_Y)
);
// @49:6077
  OR4 OR4_471 (
	.Y(OR4_471_Y),
	.A(Z_R_DATA_TEMPR12_21_),
	.B(Z_R_DATA_TEMPR13_21_),
	.C(Z_R_DATA_TEMPR14_21_),
	.D(Z_R_DATA_TEMPR15_21_)
);
// @49:6074
  OR4 OR4_732 (
	.Y(OR4_732_Y),
	.A(Z_R_DATA_TEMPR48_10_),
	.B(Z_R_DATA_TEMPR49_10_),
	.C(Z_R_DATA_TEMPR50_10_),
	.D(Z_R_DATA_TEMPR51_10_)
);
// @49:6072
  OR4 OR4_408 (
	.Y(OR4_408_Y),
	.A(Z_R_DATA_TEMPR8_11_),
	.B(Z_R_DATA_TEMPR9_11_),
	.C(Z_R_DATA_TEMPR10_11_),
	.D(Z_R_DATA_TEMPR11_11_)
);
// @49:6070
  OR4 OR4_74 (
	.Y(OR4_74_Y),
	.A(OR4_393_Y),
	.B(OR4_52_Y),
	.C(OR4_90_Y),
	.D(OR4_498_Y)
);
// @49:6065
  OR4 OR4_221 (
	.Y(OR4_221_Y),
	.A(Z_R_DATA_TEMPR56_36_),
	.B(Z_R_DATA_TEMPR57_36_),
	.C(Z_R_DATA_TEMPR58_36_),
	.D(Z_R_DATA_TEMPR59_36_)
);
// @49:6062
  OR4 OR4_246 (
	.Y(OR4_246_Y),
	.A(Z_R_DATA_TEMPR36_11_),
	.B(Z_R_DATA_TEMPR37_11_),
	.C(Z_R_DATA_TEMPR38_11_),
	.D(Z_R_DATA_TEMPR39_11_)
);
// @49:6059
  OR4 OR4_214 (
	.Y(OR4_214_Y),
	.A(Z_R_DATA_TEMPR40_10_),
	.B(Z_R_DATA_TEMPR41_10_),
	.C(Z_R_DATA_TEMPR42_10_),
	.D(Z_R_DATA_TEMPR43_10_)
);
// @49:6056
  OR4 OR4_553 (
	.Y(OR4_553_Y),
	.A(Z_R_DATA_TEMPR28_15_),
	.B(Z_R_DATA_TEMPR29_15_),
	.C(Z_R_DATA_TEMPR30_15_),
	.D(Z_R_DATA_TEMPR31_15_)
);
// @49:6051
  OR4 OR4_171 (
	.Y(OR4_171_Y),
	.A(Z_R_DATA_TEMPR28_7_),
	.B(Z_R_DATA_TEMPR29_7_),
	.C(Z_R_DATA_TEMPR30_7_),
	.D(Z_R_DATA_TEMPR31_7_)
);
// @49:6049
  OR4 OR4_594 (
	.Y(OR4_594_Y),
	.A(Z_R_DATA_TEMPR4_31_),
	.B(Z_R_DATA_TEMPR5_31_),
	.C(Z_R_DATA_TEMPR6_31_),
	.D(Z_R_DATA_TEMPR7_31_)
);
// @49:6044
  OR4 OR4_759 (
	.Y(OR4_759_Y),
	.A(OR4_121_Y),
	.B(OR4_147_Y),
	.C(OR4_411_Y),
	.D(OR4_634_Y)
);
// @49:6040
  OR4 \OR4_R_DATA[1]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[1]),
	.A(OR4_652_Y),
	.B(OR4_743_Y),
	.C(OR4_533_Y),
	.D(OR4_426_Y)
);
// @49:6037
  OR4 OR4_374 (
	.Y(OR4_374_Y),
	.A(Z_R_DATA_TEMPR16_27_),
	.B(Z_R_DATA_TEMPR17_27_),
	.C(Z_R_DATA_TEMPR18_27_),
	.D(Z_R_DATA_TEMPR19_27_)
);
// @49:6033
  OR4 OR4_335 (
	.Y(OR4_335_Y),
	.A(Z_R_DATA_TEMPR44_0_),
	.B(Z_R_DATA_TEMPR45_0_),
	.C(Z_R_DATA_TEMPR46_0_),
	.D(Z_R_DATA_TEMPR47_0_)
);
// @49:6030
  OR4 OR4_547 (
	.Y(OR4_547_Y),
	.A(Z_R_DATA_TEMPR20_21_),
	.B(Z_R_DATA_TEMPR21_21_),
	.C(Z_R_DATA_TEMPR22_21_),
	.D(Z_R_DATA_TEMPR23_21_)
);
// @49:6028
  OR4 OR4_117 (
	.Y(OR4_117_Y),
	.A(OR4_758_Y),
	.B(OR4_639_Y),
	.C(OR4_491_Y),
	.D(OR4_551_Y)
);
// @49:6024
  OR4 OR4_240 (
	.Y(OR4_240_Y),
	.A(Z_R_DATA_TEMPR0_17_),
	.B(Z_R_DATA_TEMPR1_17_),
	.C(Z_R_DATA_TEMPR2_17_),
	.D(Z_R_DATA_TEMPR3_17_)
);
// @49:6022
  OR4 OR4_217 (
	.Y(OR4_217_Y),
	.A(OR4_59_Y),
	.B(OR4_241_Y),
	.C(OR4_497_Y),
	.D(OR4_206_Y)
);
// @49:6020
  OR4 OR4_560 (
	.Y(OR4_560_Y),
	.A(Z_R_DATA_TEMPR8_16_),
	.B(Z_R_DATA_TEMPR9_16_),
	.C(Z_R_DATA_TEMPR10_16_),
	.D(Z_R_DATA_TEMPR11_16_)
);
// @49:6016
  OR4 OR4_592 (
	.Y(OR4_592_Y),
	.A(Z_R_DATA_TEMPR0_10_),
	.B(Z_R_DATA_TEMPR1_10_),
	.C(Z_R_DATA_TEMPR2_10_),
	.D(Z_R_DATA_TEMPR3_10_)
);
// @49:5973
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_10_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR42_39_, Z_R_DATA_TEMPR42_38_, Z_R_DATA_TEMPR42_37_, Z_R_DATA_TEMPR42_36_, Z_R_DATA_TEMPR42_35_, Z_R_DATA_TEMPR42_34_, Z_R_DATA_TEMPR42_33_, Z_R_DATA_TEMPR42_32_, Z_R_DATA_TEMPR42_31_, Z_R_DATA_TEMPR42_30_, Z_R_DATA_TEMPR42_29_, Z_R_DATA_TEMPR42_28_, Z_R_DATA_TEMPR42_27_, Z_R_DATA_TEMPR42_26_, Z_R_DATA_TEMPR42_25_, Z_R_DATA_TEMPR42_24_, Z_R_DATA_TEMPR42_23_, Z_R_DATA_TEMPR42_22_, Z_R_DATA_TEMPR42_21_, Z_R_DATA_TEMPR42_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_10_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR42_19_, Z_R_DATA_TEMPR42_18_, Z_R_DATA_TEMPR42_17_, Z_R_DATA_TEMPR42_16_, Z_R_DATA_TEMPR42_15_, Z_R_DATA_TEMPR42_14_, Z_R_DATA_TEMPR42_13_, Z_R_DATA_TEMPR42_12_, Z_R_DATA_TEMPR42_11_, Z_R_DATA_TEMPR42_10_, Z_R_DATA_TEMPR42_9_, Z_R_DATA_TEMPR42_8_, Z_R_DATA_TEMPR42_7_, Z_R_DATA_TEMPR42_6_, Z_R_DATA_TEMPR42_5_, Z_R_DATA_TEMPR42_4_, Z_R_DATA_TEMPR42_3_, Z_R_DATA_TEMPR42_2_, Z_R_DATA_TEMPR42_1_, Z_R_DATA_TEMPR42_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_42__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%42%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5969
  OR4 \OR4_R_DATA[6]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[6]),
	.A(OR4_187_Y),
	.B(OR4_565_Y),
	.C(OR4_30_Y),
	.D(OR4_134_Y)
);
// @49:5967
  OR4 OR4_97 (
	.Y(OR4_97_Y),
	.A(Z_R_DATA_TEMPR8_4_),
	.B(Z_R_DATA_TEMPR9_4_),
	.C(Z_R_DATA_TEMPR10_4_),
	.D(Z_R_DATA_TEMPR11_4_)
);
// @49:5964
  OR4 OR4_569 (
	.Y(OR4_569_Y),
	.A(Z_R_DATA_TEMPR32_13_),
	.B(Z_R_DATA_TEMPR33_13_),
	.C(Z_R_DATA_TEMPR34_13_),
	.D(Z_R_DATA_TEMPR35_13_)
);
// @49:5962
  OR4 OR4_46 (
	.Y(OR4_46_Y),
	.A(Z_R_DATA_TEMPR60_12_),
	.B(Z_R_DATA_TEMPR61_12_),
	.C(Z_R_DATA_TEMPR62_12_),
	.D(Z_R_DATA_TEMPR63_12_)
);
// @49:5960
  OR4 OR4_90 (
	.Y(OR4_90_Y),
	.A(Z_R_DATA_TEMPR8_35_),
	.B(Z_R_DATA_TEMPR9_35_),
	.C(Z_R_DATA_TEMPR10_35_),
	.D(Z_R_DATA_TEMPR11_35_)
);
// @49:5957
  OR4 OR4_234 (
	.Y(OR4_234_Y),
	.A(Z_R_DATA_TEMPR60_24_),
	.B(Z_R_DATA_TEMPR61_24_),
	.C(Z_R_DATA_TEMPR62_24_),
	.D(Z_R_DATA_TEMPR63_24_)
);
// @49:5915
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_8_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR33_39_, Z_R_DATA_TEMPR33_38_, Z_R_DATA_TEMPR33_37_, Z_R_DATA_TEMPR33_36_, Z_R_DATA_TEMPR33_35_, Z_R_DATA_TEMPR33_34_, Z_R_DATA_TEMPR33_33_, Z_R_DATA_TEMPR33_32_, Z_R_DATA_TEMPR33_31_, Z_R_DATA_TEMPR33_30_, Z_R_DATA_TEMPR33_29_, Z_R_DATA_TEMPR33_28_, Z_R_DATA_TEMPR33_27_, Z_R_DATA_TEMPR33_26_, Z_R_DATA_TEMPR33_25_, Z_R_DATA_TEMPR33_24_, Z_R_DATA_TEMPR33_23_, Z_R_DATA_TEMPR33_22_, Z_R_DATA_TEMPR33_21_, Z_R_DATA_TEMPR33_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_8_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR33_19_, Z_R_DATA_TEMPR33_18_, Z_R_DATA_TEMPR33_17_, Z_R_DATA_TEMPR33_16_, Z_R_DATA_TEMPR33_15_, Z_R_DATA_TEMPR33_14_, Z_R_DATA_TEMPR33_13_, Z_R_DATA_TEMPR33_12_, Z_R_DATA_TEMPR33_11_, Z_R_DATA_TEMPR33_10_, Z_R_DATA_TEMPR33_9_, Z_R_DATA_TEMPR33_8_, Z_R_DATA_TEMPR33_7_, Z_R_DATA_TEMPR33_6_, Z_R_DATA_TEMPR33_5_, Z_R_DATA_TEMPR33_4_, Z_R_DATA_TEMPR33_3_, Z_R_DATA_TEMPR33_2_, Z_R_DATA_TEMPR33_1_, Z_R_DATA_TEMPR33_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_33__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%33%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5910
  OR4 OR4_291 (
	.Y(OR4_291_Y),
	.A(Z_R_DATA_TEMPR48_25_),
	.B(Z_R_DATA_TEMPR49_25_),
	.C(Z_R_DATA_TEMPR50_25_),
	.D(Z_R_DATA_TEMPR51_25_)
);
// @49:5908
  OR4 OR4_733 (
	.Y(OR4_733_Y),
	.A(OR4_625_Y),
	.B(OR4_557_Y),
	.C(OR4_546_Y),
	.D(OR4_388_Y)
);
// @49:5903
  OR4 OR4_14 (
	.Y(OR4_14_Y),
	.A(Z_R_DATA_TEMPR0_34_),
	.B(Z_R_DATA_TEMPR1_34_),
	.C(Z_R_DATA_TEMPR2_34_),
	.D(Z_R_DATA_TEMPR3_34_)
);
// @49:5899
  OR4 OR4_461 (
	.Y(OR4_461_Y),
	.A(OR4_150_Y),
	.B(OR4_293_Y),
	.C(OR4_284_Y),
	.D(OR4_109_Y)
);
// @49:5896
  OR4 OR4_359 (
	.Y(OR4_359_Y),
	.A(Z_R_DATA_TEMPR40_20_),
	.B(Z_R_DATA_TEMPR41_20_),
	.C(Z_R_DATA_TEMPR42_20_),
	.D(Z_R_DATA_TEMPR43_20_)
);
// @49:5894
  OR4 OR4_342 (
	.Y(OR4_342_Y),
	.A(Z_R_DATA_TEMPR4_21_),
	.B(Z_R_DATA_TEMPR5_21_),
	.C(Z_R_DATA_TEMPR6_21_),
	.D(Z_R_DATA_TEMPR7_21_)
);
// @49:5855
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_0_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR2_39_, Z_R_DATA_TEMPR2_38_, Z_R_DATA_TEMPR2_37_, Z_R_DATA_TEMPR2_36_, Z_R_DATA_TEMPR2_35_, Z_R_DATA_TEMPR2_34_, Z_R_DATA_TEMPR2_33_, Z_R_DATA_TEMPR2_32_, Z_R_DATA_TEMPR2_31_, Z_R_DATA_TEMPR2_30_, Z_R_DATA_TEMPR2_29_, Z_R_DATA_TEMPR2_28_, Z_R_DATA_TEMPR2_27_, Z_R_DATA_TEMPR2_26_, Z_R_DATA_TEMPR2_25_, Z_R_DATA_TEMPR2_24_, Z_R_DATA_TEMPR2_23_, Z_R_DATA_TEMPR2_22_, Z_R_DATA_TEMPR2_21_, Z_R_DATA_TEMPR2_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_0_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR2_19_, Z_R_DATA_TEMPR2_18_, Z_R_DATA_TEMPR2_17_, Z_R_DATA_TEMPR2_16_, Z_R_DATA_TEMPR2_15_, Z_R_DATA_TEMPR2_14_, Z_R_DATA_TEMPR2_13_, Z_R_DATA_TEMPR2_12_, Z_R_DATA_TEMPR2_11_, Z_R_DATA_TEMPR2_10_, Z_R_DATA_TEMPR2_9_, Z_R_DATA_TEMPR2_8_, Z_R_DATA_TEMPR2_7_, Z_R_DATA_TEMPR2_6_, Z_R_DATA_TEMPR2_5_, Z_R_DATA_TEMPR2_4_, Z_R_DATA_TEMPR2_3_, Z_R_DATA_TEMPR2_2_, Z_R_DATA_TEMPR2_1_, Z_R_DATA_TEMPR2_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%2%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5850
  OR4 OR4_137 (
	.Y(OR4_137_Y),
	.A(Z_R_DATA_TEMPR60_37_),
	.B(Z_R_DATA_TEMPR61_37_),
	.C(Z_R_DATA_TEMPR62_37_),
	.D(Z_R_DATA_TEMPR63_37_)
);
// @49:5848
  OR4 OR4_688 (
	.Y(OR4_688_Y),
	.A(Z_R_DATA_TEMPR28_6_),
	.B(Z_R_DATA_TEMPR29_6_),
	.C(Z_R_DATA_TEMPR30_6_),
	.D(Z_R_DATA_TEMPR31_6_)
);
// @49:5840
  OR4 OR4_676 (
	.Y(OR4_676_Y),
	.A(Z_R_DATA_TEMPR40_27_),
	.B(Z_R_DATA_TEMPR41_27_),
	.C(Z_R_DATA_TEMPR42_27_),
	.D(Z_R_DATA_TEMPR43_27_)
);
// @49:5838
  OR4 OR4_716 (
	.Y(OR4_716_Y),
	.A(Z_R_DATA_TEMPR40_0_),
	.B(Z_R_DATA_TEMPR41_0_),
	.C(Z_R_DATA_TEMPR42_0_),
	.D(Z_R_DATA_TEMPR43_0_)
);
// @49:5836
  OR4 OR4_446 (
	.Y(OR4_446_Y),
	.A(OR4_666_Y),
	.B(OR4_16_Y),
	.C(OR4_128_Y),
	.D(OR4_39_Y)
);
// @49:5833
  OR4 OR4_161 (
	.Y(OR4_161_Y),
	.A(Z_R_DATA_TEMPR44_30_),
	.B(Z_R_DATA_TEMPR45_30_),
	.C(Z_R_DATA_TEMPR46_30_),
	.D(Z_R_DATA_TEMPR47_30_)
);
// @49:5827
  OR4 OR4_715 (
	.Y(OR4_715_Y),
	.A(Z_R_DATA_TEMPR20_27_),
	.B(Z_R_DATA_TEMPR21_27_),
	.C(Z_R_DATA_TEMPR22_27_),
	.D(Z_R_DATA_TEMPR23_27_)
);
// @49:5825
  OR4 OR4_606 (
	.Y(OR4_606_Y),
	.A(Z_R_DATA_TEMPR4_30_),
	.B(Z_R_DATA_TEMPR5_30_),
	.C(Z_R_DATA_TEMPR6_30_),
	.D(Z_R_DATA_TEMPR7_30_)
);
// @49:5823
  OR4 OR4_364 (
	.Y(OR4_364_Y),
	.A(Z_R_DATA_TEMPR28_0_),
	.B(Z_R_DATA_TEMPR29_0_),
	.C(Z_R_DATA_TEMPR30_0_),
	.D(Z_R_DATA_TEMPR31_0_)
);
// @49:5821
  OR4 OR4_3 (
	.Y(OR4_3_Y),
	.A(Z_R_DATA_TEMPR52_11_),
	.B(Z_R_DATA_TEMPR53_11_),
	.C(Z_R_DATA_TEMPR54_11_),
	.D(Z_R_DATA_TEMPR55_11_)
);
// @49:5819
  OR4 OR4_54 (
	.Y(OR4_54_Y),
	.A(Z_R_DATA_TEMPR16_4_),
	.B(Z_R_DATA_TEMPR17_4_),
	.C(Z_R_DATA_TEMPR18_4_),
	.D(Z_R_DATA_TEMPR19_4_)
);
// @49:5816
  OR4 OR4_548 (
	.Y(OR4_548_Y),
	.A(Z_R_DATA_TEMPR48_33_),
	.B(Z_R_DATA_TEMPR49_33_),
	.C(Z_R_DATA_TEMPR50_33_),
	.D(Z_R_DATA_TEMPR51_33_)
);
// @49:5812
  OR4 OR4_283 (
	.Y(OR4_283_Y),
	.A(Z_R_DATA_TEMPR0_11_),
	.B(Z_R_DATA_TEMPR1_11_),
	.C(Z_R_DATA_TEMPR2_11_),
	.D(Z_R_DATA_TEMPR3_11_)
);
// @49:5810
  OR4 OR4_450 (
	.Y(OR4_450_Y),
	.A(Z_R_DATA_TEMPR20_2_),
	.B(Z_R_DATA_TEMPR21_2_),
	.C(Z_R_DATA_TEMPR22_2_),
	.D(Z_R_DATA_TEMPR23_2_)
);
// @49:5808
  OR4 \OR4_R_DATA[25]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[21]),
	.A(OR4_633_Y),
	.B(OR4_216_Y),
	.C(OR4_524_Y),
	.D(OR4_301_Y)
);
// @49:5806
  OR4 \OR4_R_DATA[33]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[27]),
	.A(OR4_675_Y),
	.B(OR4_462_Y),
	.C(OR4_436_Y),
	.D(OR4_407_Y)
);
// @49:5803
  OR4 OR4_351 (
	.Y(OR4_351_Y),
	.A(Z_R_DATA_TEMPR20_34_),
	.B(Z_R_DATA_TEMPR21_34_),
	.C(Z_R_DATA_TEMPR22_34_),
	.D(Z_R_DATA_TEMPR23_34_)
);
// @49:5800
  OR4 OR4_624 (
	.Y(OR4_624_Y),
	.A(Z_R_DATA_TEMPR52_31_),
	.B(Z_R_DATA_TEMPR53_31_),
	.C(Z_R_DATA_TEMPR54_31_),
	.D(Z_R_DATA_TEMPR55_31_)
);
// @49:5798
  OR4 OR4_736 (
	.Y(OR4_736_Y),
	.A(OR4_120_Y),
	.B(OR4_111_Y),
	.C(OR4_383_Y),
	.D(OR4_83_Y)
);
// @49:5795
  OR4 OR4_637 (
	.Y(OR4_637_Y),
	.A(Z_R_DATA_TEMPR44_21_),
	.B(Z_R_DATA_TEMPR45_21_),
	.C(Z_R_DATA_TEMPR46_21_),
	.D(Z_R_DATA_TEMPR47_21_)
);
// @49:5793
  OR4 OR4_735 (
	.Y(OR4_735_Y),
	.A(OR4_399_Y),
	.B(OR4_169_Y),
	.C(OR4_158_Y),
	.D(OR4_799_Y)
);
// @49:5786
  OR4 OR4_226 (
	.Y(OR4_226_Y),
	.A(Z_R_DATA_TEMPR52_24_),
	.B(Z_R_DATA_TEMPR53_24_),
	.C(Z_R_DATA_TEMPR54_24_),
	.D(Z_R_DATA_TEMPR55_24_)
);
// @49:5783
  OR4 OR4_546 (
	.Y(OR4_546_Y),
	.A(Z_R_DATA_TEMPR24_37_),
	.B(Z_R_DATA_TEMPR25_37_),
	.C(Z_R_DATA_TEMPR26_37_),
	.D(Z_R_DATA_TEMPR27_37_)
);
// @49:5741
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_15_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR63_39_, Z_R_DATA_TEMPR63_38_, Z_R_DATA_TEMPR63_37_, Z_R_DATA_TEMPR63_36_, Z_R_DATA_TEMPR63_35_, Z_R_DATA_TEMPR63_34_, Z_R_DATA_TEMPR63_33_, Z_R_DATA_TEMPR63_32_, Z_R_DATA_TEMPR63_31_, Z_R_DATA_TEMPR63_30_, Z_R_DATA_TEMPR63_29_, Z_R_DATA_TEMPR63_28_, Z_R_DATA_TEMPR63_27_, Z_R_DATA_TEMPR63_26_, Z_R_DATA_TEMPR63_25_, Z_R_DATA_TEMPR63_24_, Z_R_DATA_TEMPR63_23_, Z_R_DATA_TEMPR63_22_, Z_R_DATA_TEMPR63_21_, Z_R_DATA_TEMPR63_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_15_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR63_19_, Z_R_DATA_TEMPR63_18_, Z_R_DATA_TEMPR63_17_, Z_R_DATA_TEMPR63_16_, Z_R_DATA_TEMPR63_15_, Z_R_DATA_TEMPR63_14_, Z_R_DATA_TEMPR63_13_, Z_R_DATA_TEMPR63_12_, Z_R_DATA_TEMPR63_11_, Z_R_DATA_TEMPR63_10_, Z_R_DATA_TEMPR63_9_, Z_R_DATA_TEMPR63_8_, Z_R_DATA_TEMPR63_7_, Z_R_DATA_TEMPR63_6_, Z_R_DATA_TEMPR63_5_, Z_R_DATA_TEMPR63_4_, Z_R_DATA_TEMPR63_3_, Z_R_DATA_TEMPR63_2_, Z_R_DATA_TEMPR63_1_, Z_R_DATA_TEMPR63_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_63__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%63%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5737
  OR4 OR4_554 (
	.Y(OR4_554_Y),
	.A(OR4_219_Y),
	.B(OR4_58_Y),
	.C(OR4_49_Y),
	.D(OR4_440_Y)
);
// @49:5734
  OR4 OR4_629 (
	.Y(OR4_629_Y),
	.A(Z_R_DATA_TEMPR16_24_),
	.B(Z_R_DATA_TEMPR17_24_),
	.C(Z_R_DATA_TEMPR18_24_),
	.D(Z_R_DATA_TEMPR19_24_)
);
// @49:5731
  OR4 OR4_666 (
	.Y(OR4_666_Y),
	.A(Z_R_DATA_TEMPR32_12_),
	.B(Z_R_DATA_TEMPR33_12_),
	.C(Z_R_DATA_TEMPR34_12_),
	.D(Z_R_DATA_TEMPR35_12_)
);
// @49:5689
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_4_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR18_39_, Z_R_DATA_TEMPR18_38_, Z_R_DATA_TEMPR18_37_, Z_R_DATA_TEMPR18_36_, Z_R_DATA_TEMPR18_35_, Z_R_DATA_TEMPR18_34_, Z_R_DATA_TEMPR18_33_, Z_R_DATA_TEMPR18_32_, Z_R_DATA_TEMPR18_31_, Z_R_DATA_TEMPR18_30_, Z_R_DATA_TEMPR18_29_, Z_R_DATA_TEMPR18_28_, Z_R_DATA_TEMPR18_27_, Z_R_DATA_TEMPR18_26_, Z_R_DATA_TEMPR18_25_, Z_R_DATA_TEMPR18_24_, Z_R_DATA_TEMPR18_23_, Z_R_DATA_TEMPR18_22_, Z_R_DATA_TEMPR18_21_, Z_R_DATA_TEMPR18_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_4_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR18_19_, Z_R_DATA_TEMPR18_18_, Z_R_DATA_TEMPR18_17_, Z_R_DATA_TEMPR18_16_, Z_R_DATA_TEMPR18_15_, Z_R_DATA_TEMPR18_14_, Z_R_DATA_TEMPR18_13_, Z_R_DATA_TEMPR18_12_, Z_R_DATA_TEMPR18_11_, Z_R_DATA_TEMPR18_10_, Z_R_DATA_TEMPR18_9_, Z_R_DATA_TEMPR18_8_, Z_R_DATA_TEMPR18_7_, Z_R_DATA_TEMPR18_6_, Z_R_DATA_TEMPR18_5_, Z_R_DATA_TEMPR18_4_, Z_R_DATA_TEMPR18_3_, Z_R_DATA_TEMPR18_2_, Z_R_DATA_TEMPR18_1_, Z_R_DATA_TEMPR18_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_18__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%18%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5685
  OR4 \OR4_R_DATA[3]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[3]),
	.A(OR4_194_Y),
	.B(OR4_415_Y),
	.C(OR4_354_Y),
	.D(OR4_413_Y)
);
// @49:5683
  OR4 OR4_741 (
	.Y(OR4_741_Y),
	.A(Z_R_DATA_TEMPR24_7_),
	.B(Z_R_DATA_TEMPR25_7_),
	.C(Z_R_DATA_TEMPR26_7_),
	.D(Z_R_DATA_TEMPR27_7_)
);
// @49:5678
  OR4 OR4_527 (
	.Y(OR4_527_Y),
	.A(Z_R_DATA_TEMPR0_20_),
	.B(Z_R_DATA_TEMPR1_20_),
	.C(Z_R_DATA_TEMPR2_20_),
	.D(Z_R_DATA_TEMPR3_20_)
);
// @49:5675
  OR4 OR4_672 (
	.Y(OR4_672_Y),
	.A(Z_R_DATA_TEMPR60_35_),
	.B(Z_R_DATA_TEMPR61_35_),
	.C(Z_R_DATA_TEMPR62_35_),
	.D(Z_R_DATA_TEMPR63_35_)
);
// @49:5673
  OR4 OR4_220 (
	.Y(OR4_220_Y),
	.A(Z_R_DATA_TEMPR16_7_),
	.B(Z_R_DATA_TEMPR17_7_),
	.C(Z_R_DATA_TEMPR18_7_),
	.D(Z_R_DATA_TEMPR19_7_)
);
// @49:5671
  OR4 OR4_552 (
	.Y(OR4_552_Y),
	.A(OR4_444_Y),
	.B(OR4_458_Y),
	.C(OR4_448_Y),
	.D(OR4_29_Y)
);
// @49:5669
  OR4 \OR4_R_DATA[32]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[26]),
	.A(OR4_762_Y),
	.B(OR4_735_Y),
	.C(OR4_627_Y),
	.D(OR4_279_Y)
);
// @49:5666
  OR4 OR4_602 (
	.Y(OR4_602_Y),
	.A(Z_R_DATA_TEMPR32_37_),
	.B(Z_R_DATA_TEMPR33_37_),
	.C(Z_R_DATA_TEMPR34_37_),
	.D(Z_R_DATA_TEMPR35_37_)
);
// @49:5664
  OR4 OR4_678 (
	.Y(OR4_678_Y),
	.A(Z_R_DATA_TEMPR4_17_),
	.B(Z_R_DATA_TEMPR5_17_),
	.C(Z_R_DATA_TEMPR6_17_),
	.D(Z_R_DATA_TEMPR7_17_)
);
// @49:5654
  OR4 OR4_116 (
	.Y(OR4_116_Y),
	.A(Z_R_DATA_TEMPR56_21_),
	.B(Z_R_DATA_TEMPR57_21_),
	.C(Z_R_DATA_TEMPR58_21_),
	.D(Z_R_DATA_TEMPR59_21_)
);
// @49:5651
  OR4 OR4_139 (
	.Y(OR4_139_Y),
	.A(Z_R_DATA_TEMPR20_10_),
	.B(Z_R_DATA_TEMPR21_10_),
	.C(Z_R_DATA_TEMPR22_10_),
	.D(Z_R_DATA_TEMPR23_10_)
);
// @49:5649
  OR4 OR4_79 (
	.Y(OR4_79_Y),
	.A(Z_R_DATA_TEMPR44_32_),
	.B(Z_R_DATA_TEMPR45_32_),
	.C(Z_R_DATA_TEMPR46_32_),
	.D(Z_R_DATA_TEMPR47_32_)
);
// @49:5647
  OR4 OR4_251 (
	.Y(OR4_251_Y),
	.A(Z_R_DATA_TEMPR4_2_),
	.B(Z_R_DATA_TEMPR5_2_),
	.C(Z_R_DATA_TEMPR6_2_),
	.D(Z_R_DATA_TEMPR7_2_)
);
// @49:5645
  OR4 OR4_419 (
	.Y(OR4_419_Y),
	.A(Z_R_DATA_TEMPR60_2_),
	.B(Z_R_DATA_TEMPR61_2_),
	.C(Z_R_DATA_TEMPR62_2_),
	.D(Z_R_DATA_TEMPR63_2_)
);
// @49:5643
  OR4 OR4_296 (
	.Y(OR4_296_Y),
	.A(Z_R_DATA_TEMPR44_4_),
	.B(Z_R_DATA_TEMPR45_4_),
	.C(Z_R_DATA_TEMPR46_4_),
	.D(Z_R_DATA_TEMPR47_4_)
);
// @49:5640
  OR4 OR4_412 (
	.Y(OR4_412_Y),
	.A(Z_R_DATA_TEMPR28_25_),
	.B(Z_R_DATA_TEMPR29_25_),
	.C(Z_R_DATA_TEMPR30_25_),
	.D(Z_R_DATA_TEMPR31_25_)
);
// @49:5638
  OR4 OR4_583 (
	.Y(OR4_583_Y),
	.A(Z_R_DATA_TEMPR8_7_),
	.B(Z_R_DATA_TEMPR9_7_),
	.C(Z_R_DATA_TEMPR10_7_),
	.D(Z_R_DATA_TEMPR11_7_)
);
// @49:5634
  OR4 OR4_12 (
	.Y(OR4_12_Y),
	.A(Z_R_DATA_TEMPR36_25_),
	.B(Z_R_DATA_TEMPR37_25_),
	.C(Z_R_DATA_TEMPR38_25_),
	.D(Z_R_DATA_TEMPR39_25_)
);
// @49:5631
  OR4 OR4_699 (
	.Y(OR4_699_Y),
	.A(Z_R_DATA_TEMPR56_22_),
	.B(Z_R_DATA_TEMPR57_22_),
	.C(Z_R_DATA_TEMPR58_22_),
	.D(Z_R_DATA_TEMPR59_22_)
);
// @49:5629
  OR4 OR4_710 (
	.Y(OR4_710_Y),
	.A(OR4_642_Y),
	.B(OR4_115_Y),
	.C(OR4_503_Y),
	.D(OR4_637_Y)
);
// @49:5624
  OR4 OR4_313 (
	.Y(OR4_313_Y),
	.A(Z_R_DATA_TEMPR44_31_),
	.B(Z_R_DATA_TEMPR45_31_),
	.C(Z_R_DATA_TEMPR46_31_),
	.D(Z_R_DATA_TEMPR47_31_)
);
// @49:5619
  OR4 OR4_338 (
	.Y(OR4_338_Y),
	.A(Z_R_DATA_TEMPR16_30_),
	.B(Z_R_DATA_TEMPR17_30_),
	.C(Z_R_DATA_TEMPR18_30_),
	.D(Z_R_DATA_TEMPR19_30_)
);
// @49:5576
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_11_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR46_39_, Z_R_DATA_TEMPR46_38_, Z_R_DATA_TEMPR46_37_, Z_R_DATA_TEMPR46_36_, Z_R_DATA_TEMPR46_35_, Z_R_DATA_TEMPR46_34_, Z_R_DATA_TEMPR46_33_, Z_R_DATA_TEMPR46_32_, Z_R_DATA_TEMPR46_31_, Z_R_DATA_TEMPR46_30_, Z_R_DATA_TEMPR46_29_, Z_R_DATA_TEMPR46_28_, Z_R_DATA_TEMPR46_27_, Z_R_DATA_TEMPR46_26_, Z_R_DATA_TEMPR46_25_, Z_R_DATA_TEMPR46_24_, Z_R_DATA_TEMPR46_23_, Z_R_DATA_TEMPR46_22_, Z_R_DATA_TEMPR46_21_, Z_R_DATA_TEMPR46_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_11_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR46_19_, Z_R_DATA_TEMPR46_18_, Z_R_DATA_TEMPR46_17_, Z_R_DATA_TEMPR46_16_, Z_R_DATA_TEMPR46_15_, Z_R_DATA_TEMPR46_14_, Z_R_DATA_TEMPR46_13_, Z_R_DATA_TEMPR46_12_, Z_R_DATA_TEMPR46_11_, Z_R_DATA_TEMPR46_10_, Z_R_DATA_TEMPR46_9_, Z_R_DATA_TEMPR46_8_, Z_R_DATA_TEMPR46_7_, Z_R_DATA_TEMPR46_6_, Z_R_DATA_TEMPR46_5_, Z_R_DATA_TEMPR46_4_, Z_R_DATA_TEMPR46_3_, Z_R_DATA_TEMPR46_2_, Z_R_DATA_TEMPR46_1_, Z_R_DATA_TEMPR46_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_46__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%46%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5572
  OR4 OR4_789 (
	.Y(OR4_789_Y),
	.A(Z_R_DATA_TEMPR60_5_),
	.B(Z_R_DATA_TEMPR61_5_),
	.C(Z_R_DATA_TEMPR62_5_),
	.D(Z_R_DATA_TEMPR63_5_)
);
// @49:5569
  OR4 OR4_597 (
	.Y(OR4_597_Y),
	.A(Z_R_DATA_TEMPR28_36_),
	.B(Z_R_DATA_TEMPR29_36_),
	.C(Z_R_DATA_TEMPR30_36_),
	.D(Z_R_DATA_TEMPR31_36_)
);
// @49:5564
  OR4 OR4_203 (
	.Y(OR4_203_Y),
	.A(Z_R_DATA_TEMPR36_30_),
	.B(Z_R_DATA_TEMPR37_30_),
	.C(Z_R_DATA_TEMPR38_30_),
	.D(Z_R_DATA_TEMPR39_30_)
);
// @49:5562
  OR4 OR4_426 (
	.Y(OR4_426_Y),
	.A(OR4_714_Y),
	.B(OR4_38_Y),
	.C(OR4_125_Y),
	.D(OR4_770_Y)
);
// @49:5520
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_12_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR49_39_, Z_R_DATA_TEMPR49_38_, Z_R_DATA_TEMPR49_37_, Z_R_DATA_TEMPR49_36_, Z_R_DATA_TEMPR49_35_, Z_R_DATA_TEMPR49_34_, Z_R_DATA_TEMPR49_33_, Z_R_DATA_TEMPR49_32_, Z_R_DATA_TEMPR49_31_, Z_R_DATA_TEMPR49_30_, Z_R_DATA_TEMPR49_29_, Z_R_DATA_TEMPR49_28_, Z_R_DATA_TEMPR49_27_, Z_R_DATA_TEMPR49_26_, Z_R_DATA_TEMPR49_25_, Z_R_DATA_TEMPR49_24_, Z_R_DATA_TEMPR49_23_, Z_R_DATA_TEMPR49_22_, Z_R_DATA_TEMPR49_21_, Z_R_DATA_TEMPR49_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_12_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR49_19_, Z_R_DATA_TEMPR49_18_, Z_R_DATA_TEMPR49_17_, Z_R_DATA_TEMPR49_16_, Z_R_DATA_TEMPR49_15_, Z_R_DATA_TEMPR49_14_, Z_R_DATA_TEMPR49_13_, Z_R_DATA_TEMPR49_12_, Z_R_DATA_TEMPR49_11_, Z_R_DATA_TEMPR49_10_, Z_R_DATA_TEMPR49_9_, Z_R_DATA_TEMPR49_8_, Z_R_DATA_TEMPR49_7_, Z_R_DATA_TEMPR49_6_, Z_R_DATA_TEMPR49_5_, Z_R_DATA_TEMPR49_4_, Z_R_DATA_TEMPR49_3_, Z_R_DATA_TEMPR49_2_, Z_R_DATA_TEMPR49_1_, Z_R_DATA_TEMPR49_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_49__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%49%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5514
  OR4 OR4_136 (
	.Y(OR4_136_Y),
	.A(Z_R_DATA_TEMPR44_7_),
	.B(Z_R_DATA_TEMPR45_7_),
	.C(Z_R_DATA_TEMPR46_7_),
	.D(Z_R_DATA_TEMPR47_7_)
);
// @49:5512
  OR4 OR4_346 (
	.Y(OR4_346_Y),
	.A(OR4_679_Y),
	.B(OR4_1_Y),
	.C(OR4_95_Y),
	.D(OR4_176_Y)
);
// @49:5469
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_10_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR40_39_, Z_R_DATA_TEMPR40_38_, Z_R_DATA_TEMPR40_37_, Z_R_DATA_TEMPR40_36_, Z_R_DATA_TEMPR40_35_, Z_R_DATA_TEMPR40_34_, Z_R_DATA_TEMPR40_33_, Z_R_DATA_TEMPR40_32_, Z_R_DATA_TEMPR40_31_, Z_R_DATA_TEMPR40_30_, Z_R_DATA_TEMPR40_29_, Z_R_DATA_TEMPR40_28_, Z_R_DATA_TEMPR40_27_, Z_R_DATA_TEMPR40_26_, Z_R_DATA_TEMPR40_25_, Z_R_DATA_TEMPR40_24_, Z_R_DATA_TEMPR40_23_, Z_R_DATA_TEMPR40_22_, Z_R_DATA_TEMPR40_21_, Z_R_DATA_TEMPR40_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_10_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR40_19_, Z_R_DATA_TEMPR40_18_, Z_R_DATA_TEMPR40_17_, Z_R_DATA_TEMPR40_16_, Z_R_DATA_TEMPR40_15_, Z_R_DATA_TEMPR40_14_, Z_R_DATA_TEMPR40_13_, Z_R_DATA_TEMPR40_12_, Z_R_DATA_TEMPR40_11_, Z_R_DATA_TEMPR40_10_, Z_R_DATA_TEMPR40_9_, Z_R_DATA_TEMPR40_8_, Z_R_DATA_TEMPR40_7_, Z_R_DATA_TEMPR40_6_, Z_R_DATA_TEMPR40_5_, Z_R_DATA_TEMPR40_4_, Z_R_DATA_TEMPR40_3_, Z_R_DATA_TEMPR40_2_, Z_R_DATA_TEMPR40_1_, Z_R_DATA_TEMPR40_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_40__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%40%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5464
  OR4 OR4_439 (
	.Y(OR4_439_Y),
	.A(Z_R_DATA_TEMPR56_16_),
	.B(Z_R_DATA_TEMPR57_16_),
	.C(Z_R_DATA_TEMPR58_16_),
	.D(Z_R_DATA_TEMPR59_16_)
);
// @49:5461
  OR4 OR4_662 (
	.Y(OR4_662_Y),
	.A(Z_R_DATA_TEMPR28_11_),
	.B(Z_R_DATA_TEMPR29_11_),
	.C(Z_R_DATA_TEMPR30_11_),
	.D(Z_R_DATA_TEMPR31_11_)
);
// @49:5459
  OR4 OR4_52 (
	.Y(OR4_52_Y),
	.A(Z_R_DATA_TEMPR4_35_),
	.B(Z_R_DATA_TEMPR5_35_),
	.C(Z_R_DATA_TEMPR6_35_),
	.D(Z_R_DATA_TEMPR7_35_)
);
// @49:5456
  OR4 OR4_528 (
	.Y(OR4_528_Y),
	.A(Z_R_DATA_TEMPR40_17_),
	.B(Z_R_DATA_TEMPR41_17_),
	.C(Z_R_DATA_TEMPR42_17_),
	.D(Z_R_DATA_TEMPR43_17_)
);
// @49:5453
  OR4 OR4_444 (
	.Y(OR4_444_Y),
	.A(Z_R_DATA_TEMPR16_17_),
	.B(Z_R_DATA_TEMPR17_17_),
	.C(Z_R_DATA_TEMPR18_17_),
	.D(Z_R_DATA_TEMPR19_17_)
);
// @49:5450
  OR4 OR4_432 (
	.Y(OR4_432_Y),
	.A(Z_R_DATA_TEMPR52_27_),
	.B(Z_R_DATA_TEMPR53_27_),
	.C(Z_R_DATA_TEMPR54_27_),
	.D(Z_R_DATA_TEMPR55_27_)
);
// @49:5446
  OR4 OR4_668 (
	.Y(OR4_668_Y),
	.A(Z_R_DATA_TEMPR20_1_),
	.B(Z_R_DATA_TEMPR21_1_),
	.C(Z_R_DATA_TEMPR22_1_),
	.D(Z_R_DATA_TEMPR23_1_)
);
// @49:5443
  OR4 OR4_519 (
	.Y(OR4_519_Y),
	.A(Z_R_DATA_TEMPR52_35_),
	.B(Z_R_DATA_TEMPR53_35_),
	.C(Z_R_DATA_TEMPR54_35_),
	.D(Z_R_DATA_TEMPR55_35_)
);
// @49:5441
  OR4 OR4_730 (
	.Y(OR4_730_Y),
	.A(Z_R_DATA_TEMPR4_24_),
	.B(Z_R_DATA_TEMPR5_24_),
	.C(Z_R_DATA_TEMPR6_24_),
	.D(Z_R_DATA_TEMPR7_24_)
);
// @49:5438
  OR4 OR4_333 (
	.Y(OR4_333_Y),
	.A(Z_R_DATA_TEMPR56_33_),
	.B(Z_R_DATA_TEMPR57_33_),
	.C(Z_R_DATA_TEMPR58_33_),
	.D(Z_R_DATA_TEMPR59_33_)
);
// @49:5436
  OR4 OR4_41 (
	.Y(OR4_41_Y),
	.A(Z_R_DATA_TEMPR48_14_),
	.B(Z_R_DATA_TEMPR49_14_),
	.C(Z_R_DATA_TEMPR50_14_),
	.D(Z_R_DATA_TEMPR51_14_)
);
// @49:5434
  OR4 OR4_19 (
	.Y(OR4_19_Y),
	.A(Z_R_DATA_TEMPR8_24_),
	.B(Z_R_DATA_TEMPR9_24_),
	.C(Z_R_DATA_TEMPR10_24_),
	.D(Z_R_DATA_TEMPR11_24_)
);
// @49:5432
  OR4 OR4_392 (
	.Y(OR4_392_Y),
	.A(OR4_538_Y),
	.B(OR4_659_Y),
	.C(OR4_746_Y),
	.D(OR4_740_Y)
);
// @49:5429
  OR4 OR4_389 (
	.Y(OR4_389_Y),
	.A(Z_R_DATA_TEMPR32_34_),
	.B(Z_R_DATA_TEMPR33_34_),
	.C(Z_R_DATA_TEMPR34_34_),
	.D(Z_R_DATA_TEMPR35_34_)
);
// @49:5427
  OR4 \OR4_R_DATA[0]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[0]),
	.A(OR4_660_Y),
	.B(OR4_749_Y),
	.C(OR4_501_Y),
	.D(OR4_654_Y)
);
// @49:5385
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_3_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR13_39_, Z_R_DATA_TEMPR13_38_, Z_R_DATA_TEMPR13_37_, Z_R_DATA_TEMPR13_36_, Z_R_DATA_TEMPR13_35_, Z_R_DATA_TEMPR13_34_, Z_R_DATA_TEMPR13_33_, Z_R_DATA_TEMPR13_32_, Z_R_DATA_TEMPR13_31_, Z_R_DATA_TEMPR13_30_, Z_R_DATA_TEMPR13_29_, Z_R_DATA_TEMPR13_28_, Z_R_DATA_TEMPR13_27_, Z_R_DATA_TEMPR13_26_, Z_R_DATA_TEMPR13_25_, Z_R_DATA_TEMPR13_24_, Z_R_DATA_TEMPR13_23_, Z_R_DATA_TEMPR13_22_, Z_R_DATA_TEMPR13_21_, Z_R_DATA_TEMPR13_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_3_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR13_19_, Z_R_DATA_TEMPR13_18_, Z_R_DATA_TEMPR13_17_, Z_R_DATA_TEMPR13_16_, Z_R_DATA_TEMPR13_15_, Z_R_DATA_TEMPR13_14_, Z_R_DATA_TEMPR13_13_, Z_R_DATA_TEMPR13_12_, Z_R_DATA_TEMPR13_11_, Z_R_DATA_TEMPR13_10_, Z_R_DATA_TEMPR13_9_, Z_R_DATA_TEMPR13_8_, Z_R_DATA_TEMPR13_7_, Z_R_DATA_TEMPR13_6_, Z_R_DATA_TEMPR13_5_, Z_R_DATA_TEMPR13_4_, Z_R_DATA_TEMPR13_3_, Z_R_DATA_TEMPR13_2_, Z_R_DATA_TEMPR13_1_, Z_R_DATA_TEMPR13_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_13__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%13%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5378
  OR4 OR4_496 (
	.Y(OR4_496_Y),
	.A(Z_R_DATA_TEMPR56_30_),
	.B(Z_R_DATA_TEMPR57_30_),
	.C(Z_R_DATA_TEMPR58_30_),
	.D(Z_R_DATA_TEMPR59_30_)
);
// @49:5374
  OR4 OR4_411 (
	.Y(OR4_411_Y),
	.A(Z_R_DATA_TEMPR24_5_),
	.B(Z_R_DATA_TEMPR25_5_),
	.C(Z_R_DATA_TEMPR26_5_),
	.D(Z_R_DATA_TEMPR27_5_)
);
// @49:5371
  OR4 OR4_445 (
	.Y(OR4_445_Y),
	.A(Z_R_DATA_TEMPR20_25_),
	.B(Z_R_DATA_TEMPR21_25_),
	.C(Z_R_DATA_TEMPR22_25_),
	.D(Z_R_DATA_TEMPR23_25_)
);
// @49:5369
  OR4 OR4_526 (
	.Y(OR4_526_Y),
	.A(Z_R_DATA_TEMPR0_2_),
	.B(Z_R_DATA_TEMPR1_2_),
	.C(Z_R_DATA_TEMPR2_2_),
	.D(Z_R_DATA_TEMPR3_2_)
);
// @49:5366
  OR4 OR4_263 (
	.Y(OR4_263_Y),
	.A(Z_R_DATA_TEMPR60_11_),
	.B(Z_R_DATA_TEMPR61_11_),
	.C(Z_R_DATA_TEMPR62_11_),
	.D(Z_R_DATA_TEMPR63_11_)
);
// @49:5364
  OR4 OR4_530 (
	.Y(OR4_530_Y),
	.A(Z_R_DATA_TEMPR4_23_),
	.B(Z_R_DATA_TEMPR5_23_),
	.C(Z_R_DATA_TEMPR6_23_),
	.D(Z_R_DATA_TEMPR7_23_)
);
// @49:5362
  OR4 OR4_59 (
	.Y(OR4_59_Y),
	.A(Z_R_DATA_TEMPR16_23_),
	.B(Z_R_DATA_TEMPR17_23_),
	.C(Z_R_DATA_TEMPR18_23_),
	.D(Z_R_DATA_TEMPR19_23_)
);
// @49:5354
  OR4 OR4_111 (
	.Y(OR4_111_Y),
	.A(Z_R_DATA_TEMPR20_26_),
	.B(Z_R_DATA_TEMPR21_26_),
	.C(Z_R_DATA_TEMPR22_26_),
	.D(Z_R_DATA_TEMPR23_26_)
);
// @49:5348
  OR4 OR4_573 (
	.Y(OR4_573_Y),
	.A(OR4_723_Y),
	.B(OR4_394_Y),
	.C(OR4_559_Y),
	.D(OR4_162_Y)
);
// @49:5344
  OR4 OR4_721 (
	.Y(OR4_721_Y),
	.A(Z_R_DATA_TEMPR56_2_),
	.B(Z_R_DATA_TEMPR57_2_),
	.C(Z_R_DATA_TEMPR58_2_),
	.D(Z_R_DATA_TEMPR59_2_)
);
// @49:5342
  OR4 OR4_314 (
	.Y(OR4_314_Y),
	.A(Z_R_DATA_TEMPR28_4_),
	.B(Z_R_DATA_TEMPR29_4_),
	.C(Z_R_DATA_TEMPR30_4_),
	.D(Z_R_DATA_TEMPR31_4_)
);
// @49:5339
  OR4 OR4_503 (
	.Y(OR4_503_Y),
	.A(Z_R_DATA_TEMPR40_21_),
	.B(Z_R_DATA_TEMPR41_21_),
	.C(Z_R_DATA_TEMPR42_21_),
	.D(Z_R_DATA_TEMPR43_21_)
);
// @49:5337
  OR4 OR4_480 (
	.Y(OR4_480_Y),
	.A(OR4_693_Y),
	.B(OR4_257_Y),
	.C(OR4_242_Y),
	.D(OR4_621_Y)
);
// @49:5332
  OR4 OR4_654 (
	.Y(OR4_654_Y),
	.A(OR4_726_Y),
	.B(OR4_48_Y),
	.C(OR4_140_Y),
	.D(OR4_777_Y)
);
// @49:5329
  OR4 OR4_381 (
	.Y(OR4_381_Y),
	.A(Z_R_DATA_TEMPR24_31_),
	.B(Z_R_DATA_TEMPR25_31_),
	.C(Z_R_DATA_TEMPR26_31_),
	.D(Z_R_DATA_TEMPR27_31_)
);
// @49:5327
  OR4 OR4_709 (
	.Y(OR4_709_Y),
	.A(Z_R_DATA_TEMPR8_15_),
	.B(Z_R_DATA_TEMPR9_15_),
	.C(Z_R_DATA_TEMPR10_15_),
	.D(Z_R_DATA_TEMPR11_15_)
);
// @49:5324
  OR4 OR4_438 (
	.Y(OR4_438_Y),
	.A(Z_R_DATA_TEMPR48_36_),
	.B(Z_R_DATA_TEMPR49_36_),
	.C(Z_R_DATA_TEMPR50_36_),
	.D(Z_R_DATA_TEMPR51_36_)
);
// @49:5321
  OR4 OR4_124 (
	.Y(OR4_124_Y),
	.A(Z_R_DATA_TEMPR24_10_),
	.B(Z_R_DATA_TEMPR25_10_),
	.C(Z_R_DATA_TEMPR26_10_),
	.D(Z_R_DATA_TEMPR27_10_)
);
// @49:5317
  OR4 OR4_91 (
	.Y(OR4_91_Y),
	.A(Z_R_DATA_TEMPR36_10_),
	.B(Z_R_DATA_TEMPR37_10_),
	.C(Z_R_DATA_TEMPR38_10_),
	.D(Z_R_DATA_TEMPR39_10_)
);
// @49:5313
  OR4 OR4_75 (
	.Y(OR4_75_Y),
	.A(Z_R_DATA_TEMPR56_24_),
	.B(Z_R_DATA_TEMPR57_24_),
	.C(Z_R_DATA_TEMPR58_24_),
	.D(Z_R_DATA_TEMPR59_24_)
);
// @49:5271
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_9_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR37_39_, Z_R_DATA_TEMPR37_38_, Z_R_DATA_TEMPR37_37_, Z_R_DATA_TEMPR37_36_, Z_R_DATA_TEMPR37_35_, Z_R_DATA_TEMPR37_34_, Z_R_DATA_TEMPR37_33_, Z_R_DATA_TEMPR37_32_, Z_R_DATA_TEMPR37_31_, Z_R_DATA_TEMPR37_30_, Z_R_DATA_TEMPR37_29_, Z_R_DATA_TEMPR37_28_, Z_R_DATA_TEMPR37_27_, Z_R_DATA_TEMPR37_26_, Z_R_DATA_TEMPR37_25_, Z_R_DATA_TEMPR37_24_, Z_R_DATA_TEMPR37_23_, Z_R_DATA_TEMPR37_22_, Z_R_DATA_TEMPR37_21_, Z_R_DATA_TEMPR37_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_9_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR37_19_, Z_R_DATA_TEMPR37_18_, Z_R_DATA_TEMPR37_17_, Z_R_DATA_TEMPR37_16_, Z_R_DATA_TEMPR37_15_, Z_R_DATA_TEMPR37_14_, Z_R_DATA_TEMPR37_13_, Z_R_DATA_TEMPR37_12_, Z_R_DATA_TEMPR37_11_, Z_R_DATA_TEMPR37_10_, Z_R_DATA_TEMPR37_9_, Z_R_DATA_TEMPR37_8_, Z_R_DATA_TEMPR37_7_, Z_R_DATA_TEMPR37_6_, Z_R_DATA_TEMPR37_5_, Z_R_DATA_TEMPR37_4_, Z_R_DATA_TEMPR37_3_, Z_R_DATA_TEMPR37_2_, Z_R_DATA_TEMPR37_1_, Z_R_DATA_TEMPR37_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_37__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%37%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5266
  OR4 OR4_256 (
	.Y(OR4_256_Y),
	.A(Z_R_DATA_TEMPR12_25_),
	.B(Z_R_DATA_TEMPR13_25_),
	.C(Z_R_DATA_TEMPR14_25_),
	.D(Z_R_DATA_TEMPR15_25_)
);
// @49:5259
  OR4 OR4_596 (
	.Y(OR4_596_Y),
	.A(Z_R_DATA_TEMPR32_24_),
	.B(Z_R_DATA_TEMPR33_24_),
	.C(Z_R_DATA_TEMPR34_24_),
	.D(Z_R_DATA_TEMPR35_24_)
);
// @49:5257
  OR4 OR4_659 (
	.Y(OR4_659_Y),
	.A(Z_R_DATA_TEMPR52_7_),
	.B(Z_R_DATA_TEMPR53_7_),
	.C(Z_R_DATA_TEMPR54_7_),
	.D(Z_R_DATA_TEMPR55_7_)
);
// @49:5255
  OR4 OR4_584 (
	.Y(OR4_584_Y),
	.A(Z_R_DATA_TEMPR60_6_),
	.B(Z_R_DATA_TEMPR61_6_),
	.C(Z_R_DATA_TEMPR62_6_),
	.D(Z_R_DATA_TEMPR63_6_)
);
// @49:5253
  OR4 OR4_131 (
	.Y(OR4_131_Y),
	.A(Z_R_DATA_TEMPR0_33_),
	.B(Z_R_DATA_TEMPR1_33_),
	.C(Z_R_DATA_TEMPR2_33_),
	.D(Z_R_DATA_TEMPR3_33_)
);
// @49:5210
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_14_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR58_39_, Z_R_DATA_TEMPR58_38_, Z_R_DATA_TEMPR58_37_, Z_R_DATA_TEMPR58_36_, Z_R_DATA_TEMPR58_35_, Z_R_DATA_TEMPR58_34_, Z_R_DATA_TEMPR58_33_, Z_R_DATA_TEMPR58_32_, Z_R_DATA_TEMPR58_31_, Z_R_DATA_TEMPR58_30_, Z_R_DATA_TEMPR58_29_, Z_R_DATA_TEMPR58_28_, Z_R_DATA_TEMPR58_27_, Z_R_DATA_TEMPR58_26_, Z_R_DATA_TEMPR58_25_, Z_R_DATA_TEMPR58_24_, Z_R_DATA_TEMPR58_23_, Z_R_DATA_TEMPR58_22_, Z_R_DATA_TEMPR58_21_, Z_R_DATA_TEMPR58_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_14_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR58_19_, Z_R_DATA_TEMPR58_18_, Z_R_DATA_TEMPR58_17_, Z_R_DATA_TEMPR58_16_, Z_R_DATA_TEMPR58_15_, Z_R_DATA_TEMPR58_14_, Z_R_DATA_TEMPR58_13_, Z_R_DATA_TEMPR58_12_, Z_R_DATA_TEMPR58_11_, Z_R_DATA_TEMPR58_10_, Z_R_DATA_TEMPR58_9_, Z_R_DATA_TEMPR58_8_, Z_R_DATA_TEMPR58_7_, Z_R_DATA_TEMPR58_6_, Z_R_DATA_TEMPR58_5_, Z_R_DATA_TEMPR58_4_, Z_R_DATA_TEMPR58_3_, Z_R_DATA_TEMPR58_2_, Z_R_DATA_TEMPR58_1_, Z_R_DATA_TEMPR58_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_58__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%58%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5206
  OR4 OR4_791 (
	.Y(OR4_791_Y),
	.A(Z_R_DATA_TEMPR8_30_),
	.B(Z_R_DATA_TEMPR9_30_),
	.C(Z_R_DATA_TEMPR10_30_),
	.D(Z_R_DATA_TEMPR11_30_)
);
// @49:5201
  OR4 OR4_557 (
	.Y(OR4_557_Y),
	.A(Z_R_DATA_TEMPR20_37_),
	.B(Z_R_DATA_TEMPR21_37_),
	.C(Z_R_DATA_TEMPR22_37_),
	.D(Z_R_DATA_TEMPR23_37_)
);
// @49:5198
  OR4 OR4_250 (
	.Y(OR4_250_Y),
	.A(Z_R_DATA_TEMPR48_20_),
	.B(Z_R_DATA_TEMPR49_20_),
	.C(Z_R_DATA_TEMPR50_20_),
	.D(Z_R_DATA_TEMPR51_20_)
);
// @49:5194
  OR4 OR4_379 (
	.Y(OR4_379_Y),
	.A(Z_R_DATA_TEMPR52_6_),
	.B(Z_R_DATA_TEMPR53_6_),
	.C(Z_R_DATA_TEMPR54_6_),
	.D(Z_R_DATA_TEMPR55_6_)
);
// @49:5185
  OR4 OR4_309 (
	.Y(OR4_309_Y),
	.A(Z_R_DATA_TEMPR36_34_),
	.B(Z_R_DATA_TEMPR37_34_),
	.C(Z_R_DATA_TEMPR38_34_),
	.D(Z_R_DATA_TEMPR39_34_)
);
// @49:5182
  OR4 OR4_616 (
	.Y(OR4_616_Y),
	.A(Z_R_DATA_TEMPR36_16_),
	.B(Z_R_DATA_TEMPR37_16_),
	.C(Z_R_DATA_TEMPR38_16_),
	.D(Z_R_DATA_TEMPR39_16_)
);
// @49:5179
  OR4 OR4_744 (
	.Y(OR4_744_Y),
	.A(Z_R_DATA_TEMPR44_13_),
	.B(Z_R_DATA_TEMPR45_13_),
	.C(Z_R_DATA_TEMPR46_13_),
	.D(Z_R_DATA_TEMPR47_13_)
);
// @49:5177
  OR4 OR4_93 (
	.Y(OR4_93_Y),
	.A(Z_R_DATA_TEMPR12_22_),
	.B(Z_R_DATA_TEMPR13_22_),
	.C(Z_R_DATA_TEMPR14_22_),
	.D(Z_R_DATA_TEMPR15_22_)
);
// @49:5174
  OR4 OR4_563 (
	.Y(OR4_563_Y),
	.A(Z_R_DATA_TEMPR60_15_),
	.B(Z_R_DATA_TEMPR61_15_),
	.C(Z_R_DATA_TEMPR62_15_),
	.D(Z_R_DATA_TEMPR63_15_)
);
// @49:5171
  OR4 OR4_747 (
	.Y(OR4_747_Y),
	.A(Z_R_DATA_TEMPR24_36_),
	.B(Z_R_DATA_TEMPR25_36_),
	.C(Z_R_DATA_TEMPR26_36_),
	.D(Z_R_DATA_TEMPR27_36_)
);
// @49:5168
  OR4 OR4_326 (
	.Y(OR4_326_Y),
	.A(Z_R_DATA_TEMPR20_22_),
	.B(Z_R_DATA_TEMPR21_22_),
	.C(Z_R_DATA_TEMPR22_22_),
	.D(Z_R_DATA_TEMPR23_22_)
);
// @49:5166
  OR4 OR4_194 (
	.Y(OR4_194_Y),
	.A(OR4_244_Y),
	.B(OR4_502_Y),
	.C(OR4_703_Y),
	.D(OR4_277_Y)
);
// @49:5164
  OR4 OR4_769 (
	.Y(OR4_769_Y),
	.A(Z_R_DATA_TEMPR8_33_),
	.B(Z_R_DATA_TEMPR9_33_),
	.C(Z_R_DATA_TEMPR10_33_),
	.D(Z_R_DATA_TEMPR11_33_)
);
// @49:5161
  OR4 OR4_281 (
	.Y(OR4_281_Y),
	.A(Z_R_DATA_TEMPR12_13_),
	.B(Z_R_DATA_TEMPR13_13_),
	.C(Z_R_DATA_TEMPR14_13_),
	.D(Z_R_DATA_TEMPR15_13_)
);
// @49:5159
  OR4 OR4_424 (
	.Y(OR4_424_Y),
	.A(Z_R_DATA_TEMPR4_10_),
	.B(Z_R_DATA_TEMPR5_10_),
	.C(Z_R_DATA_TEMPR6_10_),
	.D(Z_R_DATA_TEMPR7_10_)
);
// @49:5157
  OR4 OR4_15 (
	.Y(OR4_15_Y),
	.A(Z_R_DATA_TEMPR56_25_),
	.B(Z_R_DATA_TEMPR57_25_),
	.C(Z_R_DATA_TEMPR58_25_),
	.D(Z_R_DATA_TEMPR59_25_)
);
// @49:5153
  OR4 OR4_470 (
	.Y(OR4_470_Y),
	.A(Z_R_DATA_TEMPR24_3_),
	.B(Z_R_DATA_TEMPR25_3_),
	.C(Z_R_DATA_TEMPR26_3_),
	.D(Z_R_DATA_TEMPR27_3_)
);
// @49:5149
  OR4 OR4_456 (
	.Y(OR4_456_Y),
	.A(Z_R_DATA_TEMPR0_31_),
	.B(Z_R_DATA_TEMPR1_31_),
	.C(Z_R_DATA_TEMPR2_31_),
	.D(Z_R_DATA_TEMPR3_31_)
);
// @49:5145
  OR4 OR4_636 (
	.Y(OR4_636_Y),
	.A(Z_R_DATA_TEMPR0_0_),
	.B(Z_R_DATA_TEMPR1_0_),
	.C(Z_R_DATA_TEMPR2_0_),
	.D(Z_R_DATA_TEMPR3_0_)
);
// @49:5142
  OR4 OR4_400 (
	.Y(OR4_400_Y),
	.A(Z_R_DATA_TEMPR40_25_),
	.B(Z_R_DATA_TEMPR41_25_),
	.C(Z_R_DATA_TEMPR42_25_),
	.D(Z_R_DATA_TEMPR43_25_)
);
// @49:5105
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_0_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR0_39_, Z_R_DATA_TEMPR0_38_, Z_R_DATA_TEMPR0_37_, Z_R_DATA_TEMPR0_36_, Z_R_DATA_TEMPR0_35_, Z_R_DATA_TEMPR0_34_, Z_R_DATA_TEMPR0_33_, Z_R_DATA_TEMPR0_32_, Z_R_DATA_TEMPR0_31_, Z_R_DATA_TEMPR0_30_, Z_R_DATA_TEMPR0_29_, Z_R_DATA_TEMPR0_28_, Z_R_DATA_TEMPR0_27_, Z_R_DATA_TEMPR0_26_, Z_R_DATA_TEMPR0_25_, Z_R_DATA_TEMPR0_24_, Z_R_DATA_TEMPR0_23_, Z_R_DATA_TEMPR0_22_, Z_R_DATA_TEMPR0_21_, Z_R_DATA_TEMPR0_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_0_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR0_19_, Z_R_DATA_TEMPR0_18_, Z_R_DATA_TEMPR0_17_, Z_R_DATA_TEMPR0_16_, Z_R_DATA_TEMPR0_15_, Z_R_DATA_TEMPR0_14_, Z_R_DATA_TEMPR0_13_, Z_R_DATA_TEMPR0_12_, Z_R_DATA_TEMPR0_11_, Z_R_DATA_TEMPR0_10_, Z_R_DATA_TEMPR0_9_, Z_R_DATA_TEMPR0_8_, Z_R_DATA_TEMPR0_7_, Z_R_DATA_TEMPR0_6_, Z_R_DATA_TEMPR0_5_, Z_R_DATA_TEMPR0_4_, Z_R_DATA_TEMPR0_3_, Z_R_DATA_TEMPR0_2_, Z_R_DATA_TEMPR0_1_, Z_R_DATA_TEMPR0_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%0%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5101
  OR4 OR4_425 (
	.Y(OR4_425_Y),
	.A(OR4_687_Y),
	.B(OR4_530_Y),
	.C(OR4_517_Y),
	.D(OR4_208_Y)
);
// @49:5096
  OR4 OR4_249 (
	.Y(OR4_249_Y),
	.A(Z_R_DATA_TEMPR40_6_),
	.B(Z_R_DATA_TEMPR41_6_),
	.C(Z_R_DATA_TEMPR42_6_),
	.D(Z_R_DATA_TEMPR43_6_)
);
// @49:5093
  OR4 OR4_396 (
	.Y(OR4_396_Y),
	.A(Z_R_DATA_TEMPR52_32_),
	.B(Z_R_DATA_TEMPR53_32_),
	.C(Z_R_DATA_TEMPR54_32_),
	.D(Z_R_DATA_TEMPR55_32_)
);
// @49:5091
  OR4 OR4_301 (
	.Y(OR4_301_Y),
	.A(OR4_291_Y),
	.B(OR4_154_Y),
	.C(OR4_15_Y),
	.D(OR4_25_Y)
);
// @49:5089
  OR4 OR4_369 (
	.Y(OR4_369_Y),
	.A(Z_R_DATA_TEMPR4_6_),
	.B(Z_R_DATA_TEMPR5_6_),
	.C(Z_R_DATA_TEMPR6_6_),
	.D(Z_R_DATA_TEMPR7_6_)
);
// @49:5087
  OR4 OR4_55 (
	.Y(OR4_55_Y),
	.A(Z_R_DATA_TEMPR48_31_),
	.B(Z_R_DATA_TEMPR49_31_),
	.C(Z_R_DATA_TEMPR50_31_),
	.D(Z_R_DATA_TEMPR51_31_)
);
// @49:5082
  OR4 OR4_494 (
	.Y(OR4_494_Y),
	.A(Z_R_DATA_TEMPR8_22_),
	.B(Z_R_DATA_TEMPR9_22_),
	.C(Z_R_DATA_TEMPR10_22_),
	.D(Z_R_DATA_TEMPR11_22_)
);
// @49:5079
  OR4 OR4_574 (
	.Y(OR4_574_Y),
	.A(Z_R_DATA_TEMPR52_34_),
	.B(Z_R_DATA_TEMPR53_34_),
	.C(Z_R_DATA_TEMPR54_34_),
	.D(Z_R_DATA_TEMPR55_34_)
);
// @49:5037
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_7_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR28_39_, Z_R_DATA_TEMPR28_38_, Z_R_DATA_TEMPR28_37_, Z_R_DATA_TEMPR28_36_, Z_R_DATA_TEMPR28_35_, Z_R_DATA_TEMPR28_34_, Z_R_DATA_TEMPR28_33_, Z_R_DATA_TEMPR28_32_, Z_R_DATA_TEMPR28_31_, Z_R_DATA_TEMPR28_30_, Z_R_DATA_TEMPR28_29_, Z_R_DATA_TEMPR28_28_, Z_R_DATA_TEMPR28_27_, Z_R_DATA_TEMPR28_26_, Z_R_DATA_TEMPR28_25_, Z_R_DATA_TEMPR28_24_, Z_R_DATA_TEMPR28_23_, Z_R_DATA_TEMPR28_22_, Z_R_DATA_TEMPR28_21_, Z_R_DATA_TEMPR28_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_7_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR28_19_, Z_R_DATA_TEMPR28_18_, Z_R_DATA_TEMPR28_17_, Z_R_DATA_TEMPR28_16_, Z_R_DATA_TEMPR28_15_, Z_R_DATA_TEMPR28_14_, Z_R_DATA_TEMPR28_13_, Z_R_DATA_TEMPR28_12_, Z_R_DATA_TEMPR28_11_, Z_R_DATA_TEMPR28_10_, Z_R_DATA_TEMPR28_9_, Z_R_DATA_TEMPR28_8_, Z_R_DATA_TEMPR28_7_, Z_R_DATA_TEMPR28_6_, Z_R_DATA_TEMPR28_5_, Z_R_DATA_TEMPR28_4_, Z_R_DATA_TEMPR28_3_, Z_R_DATA_TEMPR28_2_, Z_R_DATA_TEMPR28_1_, Z_R_DATA_TEMPR28_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_28__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%28%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:5032
  OR4 OR4_504 (
	.Y(OR4_504_Y),
	.A(Z_R_DATA_TEMPR20_24_),
	.B(Z_R_DATA_TEMPR21_24_),
	.C(Z_R_DATA_TEMPR22_24_),
	.D(Z_R_DATA_TEMPR23_24_)
);
// @49:4990
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_13_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR53_39_, Z_R_DATA_TEMPR53_38_, Z_R_DATA_TEMPR53_37_, Z_R_DATA_TEMPR53_36_, Z_R_DATA_TEMPR53_35_, Z_R_DATA_TEMPR53_34_, Z_R_DATA_TEMPR53_33_, Z_R_DATA_TEMPR53_32_, Z_R_DATA_TEMPR53_31_, Z_R_DATA_TEMPR53_30_, Z_R_DATA_TEMPR53_29_, Z_R_DATA_TEMPR53_28_, Z_R_DATA_TEMPR53_27_, Z_R_DATA_TEMPR53_26_, Z_R_DATA_TEMPR53_25_, Z_R_DATA_TEMPR53_24_, Z_R_DATA_TEMPR53_23_, Z_R_DATA_TEMPR53_22_, Z_R_DATA_TEMPR53_21_, Z_R_DATA_TEMPR53_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_13_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR53_19_, Z_R_DATA_TEMPR53_18_, Z_R_DATA_TEMPR53_17_, Z_R_DATA_TEMPR53_16_, Z_R_DATA_TEMPR53_15_, Z_R_DATA_TEMPR53_14_, Z_R_DATA_TEMPR53_13_, Z_R_DATA_TEMPR53_12_, Z_R_DATA_TEMPR53_11_, Z_R_DATA_TEMPR53_10_, Z_R_DATA_TEMPR53_9_, Z_R_DATA_TEMPR53_8_, Z_R_DATA_TEMPR53_7_, Z_R_DATA_TEMPR53_6_, Z_R_DATA_TEMPR53_5_, Z_R_DATA_TEMPR53_4_, Z_R_DATA_TEMPR53_3_, Z_R_DATA_TEMPR53_2_, Z_R_DATA_TEMPR53_1_, Z_R_DATA_TEMPR53_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_53__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%53%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4985
  OR4 OR4_612 (
	.Y(OR4_612_Y),
	.A(Z_R_DATA_TEMPR56_23_),
	.B(Z_R_DATA_TEMPR57_23_),
	.C(Z_R_DATA_TEMPR58_23_),
	.D(Z_R_DATA_TEMPR59_23_)
);
// @49:4983
  OR4 OR4_142 (
	.Y(OR4_142_Y),
	.A(Z_R_DATA_TEMPR0_25_),
	.B(Z_R_DATA_TEMPR1_25_),
	.C(Z_R_DATA_TEMPR2_25_),
	.D(Z_R_DATA_TEMPR3_25_)
);
// @49:4979
  OR4 \OR4_R_DATA[17]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[15]),
	.A(OR4_170_Y),
	.B(OR4_552_Y),
	.C(OR4_752_Y),
	.D(OR4_31_Y)
);
// @49:4975
  OR4 OR4_618 (
	.Y(OR4_618_Y),
	.A(OR4_92_Y),
	.B(OR4_245_Y),
	.C(OR4_97_Y),
	.D(OR4_513_Y)
);
// @49:4938
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_0_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR3_39_, Z_R_DATA_TEMPR3_38_, Z_R_DATA_TEMPR3_37_, Z_R_DATA_TEMPR3_36_, Z_R_DATA_TEMPR3_35_, Z_R_DATA_TEMPR3_34_, Z_R_DATA_TEMPR3_33_, Z_R_DATA_TEMPR3_32_, Z_R_DATA_TEMPR3_31_, Z_R_DATA_TEMPR3_30_, Z_R_DATA_TEMPR3_29_, Z_R_DATA_TEMPR3_28_, Z_R_DATA_TEMPR3_27_, Z_R_DATA_TEMPR3_26_, Z_R_DATA_TEMPR3_25_, Z_R_DATA_TEMPR3_24_, Z_R_DATA_TEMPR3_23_, Z_R_DATA_TEMPR3_22_, Z_R_DATA_TEMPR3_21_, Z_R_DATA_TEMPR3_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_0_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR3_19_, Z_R_DATA_TEMPR3_18_, Z_R_DATA_TEMPR3_17_, Z_R_DATA_TEMPR3_16_, Z_R_DATA_TEMPR3_15_, Z_R_DATA_TEMPR3_14_, Z_R_DATA_TEMPR3_13_, Z_R_DATA_TEMPR3_12_, Z_R_DATA_TEMPR3_11_, Z_R_DATA_TEMPR3_10_, Z_R_DATA_TEMPR3_9_, Z_R_DATA_TEMPR3_8_, Z_R_DATA_TEMPR3_7_, Z_R_DATA_TEMPR3_6_, Z_R_DATA_TEMPR3_5_, Z_R_DATA_TEMPR3_4_, Z_R_DATA_TEMPR3_3_, Z_R_DATA_TEMPR3_2_, Z_R_DATA_TEMPR3_1_, Z_R_DATA_TEMPR3_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%3%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4934
  OR4 OR4_572 (
	.Y(OR4_572_Y),
	.A(Z_R_DATA_TEMPR8_0_),
	.B(Z_R_DATA_TEMPR9_0_),
	.C(Z_R_DATA_TEMPR10_0_),
	.D(Z_R_DATA_TEMPR11_0_)
);
// @49:4932
  OR4 OR4_495 (
	.Y(OR4_495_Y),
	.A(Z_R_DATA_TEMPR8_26_),
	.B(Z_R_DATA_TEMPR9_26_),
	.C(Z_R_DATA_TEMPR10_26_),
	.D(Z_R_DATA_TEMPR11_26_)
);
// @49:4930
  OR4 OR4_556 (
	.Y(OR4_556_Y),
	.A(OR4_138_Y),
	.B(OR4_705_Y),
	.C(OR4_738_Y),
	.D(OR4_86_Y)
);
// @49:4928
  OR4 OR4_502 (
	.Y(OR4_502_Y),
	.A(Z_R_DATA_TEMPR4_3_),
	.B(Z_R_DATA_TEMPR5_3_),
	.C(Z_R_DATA_TEMPR6_3_),
	.D(Z_R_DATA_TEMPR7_3_)
);
// @49:4924
  OR4 OR4_271 (
	.Y(OR4_271_Y),
	.A(Z_R_DATA_TEMPR48_3_),
	.B(Z_R_DATA_TEMPR49_3_),
	.C(Z_R_DATA_TEMPR50_3_),
	.D(Z_R_DATA_TEMPR51_3_)
);
// @49:4922
  OR4 OR4_6 (
	.Y(OR4_6_Y),
	.A(OR4_198_Y),
	.B(OR4_665_Y),
	.C(OR4_653_Y),
	.D(OR4_235_Y)
);
// @49:4914
  OR4 OR4_201 (
	.Y(OR4_201_Y),
	.A(Z_R_DATA_TEMPR16_11_),
	.B(Z_R_DATA_TEMPR17_11_),
	.C(Z_R_DATA_TEMPR18_11_),
	.D(Z_R_DATA_TEMPR19_11_)
);
// @49:4911
  OR4 OR4_213 (
	.Y(OR4_213_Y),
	.A(Z_R_DATA_TEMPR32_32_),
	.B(Z_R_DATA_TEMPR33_32_),
	.C(Z_R_DATA_TEMPR34_32_),
	.D(Z_R_DATA_TEMPR35_32_)
);
// @49:4909
  OR4 OR4_632 (
	.Y(OR4_632_Y),
	.A(Z_R_DATA_TEMPR20_4_),
	.B(Z_R_DATA_TEMPR21_4_),
	.C(Z_R_DATA_TEMPR22_4_),
	.D(Z_R_DATA_TEMPR23_4_)
);
// @49:4892
  OR4 OR4_727 (
	.Y(OR4_727_Y),
	.A(Z_R_DATA_TEMPR40_16_),
	.B(Z_R_DATA_TEMPR41_16_),
	.C(Z_R_DATA_TEMPR42_16_),
	.D(Z_R_DATA_TEMPR43_16_)
);
// @49:4889
  OR4 OR4_154 (
	.Y(OR4_154_Y),
	.A(Z_R_DATA_TEMPR52_25_),
	.B(Z_R_DATA_TEMPR53_25_),
	.C(Z_R_DATA_TEMPR54_25_),
	.D(Z_R_DATA_TEMPR55_25_)
);
// @49:4886
  OR4 OR4_564 (
	.Y(OR4_564_Y),
	.A(Z_R_DATA_TEMPR60_13_),
	.B(Z_R_DATA_TEMPR61_13_),
	.C(Z_R_DATA_TEMPR62_13_),
	.D(Z_R_DATA_TEMPR63_13_)
);
// @49:4879
  OR4 OR4_286 (
	.Y(OR4_286_Y),
	.A(Z_R_DATA_TEMPR24_11_),
	.B(Z_R_DATA_TEMPR25_11_),
	.C(Z_R_DATA_TEMPR26_11_),
	.D(Z_R_DATA_TEMPR27_11_)
);
// @49:4874
  OR4 OR4_643 (
	.Y(OR4_643_Y),
	.A(Z_R_DATA_TEMPR12_26_),
	.B(Z_R_DATA_TEMPR13_26_),
	.C(Z_R_DATA_TEMPR14_26_),
	.D(Z_R_DATA_TEMPR15_26_)
);
// @49:4872
  OR4 OR4_689 (
	.Y(OR4_689_Y),
	.A(OR4_2_Y),
	.B(OR4_295_Y),
	.C(OR4_676_Y),
	.D(OR4_796_Y)
);
// @49:4830
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_4_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR17_39_, Z_R_DATA_TEMPR17_38_, Z_R_DATA_TEMPR17_37_, Z_R_DATA_TEMPR17_36_, Z_R_DATA_TEMPR17_35_, Z_R_DATA_TEMPR17_34_, Z_R_DATA_TEMPR17_33_, Z_R_DATA_TEMPR17_32_, Z_R_DATA_TEMPR17_31_, Z_R_DATA_TEMPR17_30_, Z_R_DATA_TEMPR17_29_, Z_R_DATA_TEMPR17_28_, Z_R_DATA_TEMPR17_27_, Z_R_DATA_TEMPR17_26_, Z_R_DATA_TEMPR17_25_, Z_R_DATA_TEMPR17_24_, Z_R_DATA_TEMPR17_23_, Z_R_DATA_TEMPR17_22_, Z_R_DATA_TEMPR17_21_, Z_R_DATA_TEMPR17_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_4_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR17_19_, Z_R_DATA_TEMPR17_18_, Z_R_DATA_TEMPR17_17_, Z_R_DATA_TEMPR17_16_, Z_R_DATA_TEMPR17_15_, Z_R_DATA_TEMPR17_14_, Z_R_DATA_TEMPR17_13_, Z_R_DATA_TEMPR17_12_, Z_R_DATA_TEMPR17_11_, Z_R_DATA_TEMPR17_10_, Z_R_DATA_TEMPR17_9_, Z_R_DATA_TEMPR17_8_, Z_R_DATA_TEMPR17_7_, Z_R_DATA_TEMPR17_6_, Z_R_DATA_TEMPR17_5_, Z_R_DATA_TEMPR17_4_, Z_R_DATA_TEMPR17_3_, Z_R_DATA_TEMPR17_2_, Z_R_DATA_TEMPR17_1_, Z_R_DATA_TEMPR17_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_17__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%17%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4825
  OR4 OR4_562 (
	.Y(OR4_562_Y),
	.A(Z_R_DATA_TEMPR12_17_),
	.B(Z_R_DATA_TEMPR13_17_),
	.C(Z_R_DATA_TEMPR14_17_),
	.D(Z_R_DATA_TEMPR15_17_)
);
// @49:4822
  OR4 OR4_233 (
	.Y(OR4_233_Y),
	.A(Z_R_DATA_TEMPR28_31_),
	.B(Z_R_DATA_TEMPR29_31_),
	.C(Z_R_DATA_TEMPR30_31_),
	.D(Z_R_DATA_TEMPR31_31_)
);
// @49:4820
  OR4 OR4_545 (
	.Y(OR4_545_Y),
	.A(OR4_753_Y),
	.B(OR4_519_Y),
	.C(OR4_543_Y),
	.D(OR4_672_Y)
);
// @49:4778
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_5_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR23_39_, Z_R_DATA_TEMPR23_38_, Z_R_DATA_TEMPR23_37_, Z_R_DATA_TEMPR23_36_, Z_R_DATA_TEMPR23_35_, Z_R_DATA_TEMPR23_34_, Z_R_DATA_TEMPR23_33_, Z_R_DATA_TEMPR23_32_, Z_R_DATA_TEMPR23_31_, Z_R_DATA_TEMPR23_30_, Z_R_DATA_TEMPR23_29_, Z_R_DATA_TEMPR23_28_, Z_R_DATA_TEMPR23_27_, Z_R_DATA_TEMPR23_26_, Z_R_DATA_TEMPR23_25_, Z_R_DATA_TEMPR23_24_, Z_R_DATA_TEMPR23_23_, Z_R_DATA_TEMPR23_22_, Z_R_DATA_TEMPR23_21_, Z_R_DATA_TEMPR23_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_5_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR23_19_, Z_R_DATA_TEMPR23_18_, Z_R_DATA_TEMPR23_17_, Z_R_DATA_TEMPR23_16_, Z_R_DATA_TEMPR23_15_, Z_R_DATA_TEMPR23_14_, Z_R_DATA_TEMPR23_13_, Z_R_DATA_TEMPR23_12_, Z_R_DATA_TEMPR23_11_, Z_R_DATA_TEMPR23_10_, Z_R_DATA_TEMPR23_9_, Z_R_DATA_TEMPR23_8_, Z_R_DATA_TEMPR23_7_, Z_R_DATA_TEMPR23_6_, Z_R_DATA_TEMPR23_5_, Z_R_DATA_TEMPR23_4_, Z_R_DATA_TEMPR23_3_, Z_R_DATA_TEMPR23_2_, Z_R_DATA_TEMPR23_1_, Z_R_DATA_TEMPR23_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_23__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%23%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4772
  OR4 OR4_280 (
	.Y(OR4_280_Y),
	.A(Z_R_DATA_TEMPR8_34_),
	.B(Z_R_DATA_TEMPR9_34_),
	.C(Z_R_DATA_TEMPR10_34_),
	.D(Z_R_DATA_TEMPR11_34_)
);
// @49:4770
  OR4 \OR4_R_DATA[16]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[14]),
	.A(OR4_373_Y),
	.B(OR4_6_Y),
	.C(OR4_149_Y),
	.D(OR4_191_Y)
);
// @49:4768
  OR4 OR4_29 (
	.Y(OR4_29_Y),
	.A(Z_R_DATA_TEMPR28_17_),
	.B(Z_R_DATA_TEMPR29_17_),
	.C(Z_R_DATA_TEMPR30_17_),
	.D(Z_R_DATA_TEMPR31_17_)
);
// @49:4766
  OR4 OR4_261 (
	.Y(OR4_261_Y),
	.A(Z_R_DATA_TEMPR48_6_),
	.B(Z_R_DATA_TEMPR49_6_),
	.C(Z_R_DATA_TEMPR50_6_),
	.D(Z_R_DATA_TEMPR51_6_)
);
// @49:4764
  OR4 OR4_794 (
	.Y(OR4_794_Y),
	.A(Z_R_DATA_TEMPR36_7_),
	.B(Z_R_DATA_TEMPR37_7_),
	.C(Z_R_DATA_TEMPR38_7_),
	.D(Z_R_DATA_TEMPR39_7_)
);
// @49:4722
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_10_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR41_39_, Z_R_DATA_TEMPR41_38_, Z_R_DATA_TEMPR41_37_, Z_R_DATA_TEMPR41_36_, Z_R_DATA_TEMPR41_35_, Z_R_DATA_TEMPR41_34_, Z_R_DATA_TEMPR41_33_, Z_R_DATA_TEMPR41_32_, Z_R_DATA_TEMPR41_31_, Z_R_DATA_TEMPR41_30_, Z_R_DATA_TEMPR41_29_, Z_R_DATA_TEMPR41_28_, Z_R_DATA_TEMPR41_27_, Z_R_DATA_TEMPR41_26_, Z_R_DATA_TEMPR41_25_, Z_R_DATA_TEMPR41_24_, Z_R_DATA_TEMPR41_23_, Z_R_DATA_TEMPR41_22_, Z_R_DATA_TEMPR41_21_, Z_R_DATA_TEMPR41_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_10_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR41_19_, Z_R_DATA_TEMPR41_18_, Z_R_DATA_TEMPR41_17_, Z_R_DATA_TEMPR41_16_, Z_R_DATA_TEMPR41_15_, Z_R_DATA_TEMPR41_14_, Z_R_DATA_TEMPR41_13_, Z_R_DATA_TEMPR41_12_, Z_R_DATA_TEMPR41_11_, Z_R_DATA_TEMPR41_10_, Z_R_DATA_TEMPR41_9_, Z_R_DATA_TEMPR41_8_, Z_R_DATA_TEMPR41_7_, Z_R_DATA_TEMPR41_6_, Z_R_DATA_TEMPR41_5_, Z_R_DATA_TEMPR41_4_, Z_R_DATA_TEMPR41_3_, Z_R_DATA_TEMPR41_2_, Z_R_DATA_TEMPR41_1_, Z_R_DATA_TEMPR41_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_41__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%41%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4715
  OR4 OR4_356 (
	.Y(OR4_356_Y),
	.A(OR4_347_Y),
	.B(OR4_226_Y),
	.C(OR4_75_Y),
	.D(OR4_234_Y)
);
// @49:4711
  OR4 \OR4_R_DATA[10]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[8]),
	.A(OR4_655_Y),
	.B(OR4_33_Y),
	.C(OR4_398_Y),
	.D(OR4_88_Y)
);
// @49:4709
  OR4 \OR4_R_DATA[35]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[29]),
	.A(OR4_74_Y),
	.B(OR4_461_Y),
	.C(OR4_778_Y),
	.D(OR4_545_Y)
);
// @49:4704
  OR4 OR4_454 (
	.Y(OR4_454_Y),
	.A(Z_R_DATA_TEMPR48_16_),
	.B(Z_R_DATA_TEMPR49_16_),
	.C(Z_R_DATA_TEMPR50_16_),
	.D(Z_R_DATA_TEMPR51_16_)
);
// @49:4702
  OR4 OR4_34 (
	.Y(OR4_34_Y),
	.A(Z_R_DATA_TEMPR32_0_),
	.B(Z_R_DATA_TEMPR33_0_),
	.C(Z_R_DATA_TEMPR34_0_),
	.D(Z_R_DATA_TEMPR35_0_)
);
// @49:4700
  OR4 OR4_513 (
	.Y(OR4_513_Y),
	.A(Z_R_DATA_TEMPR12_4_),
	.B(Z_R_DATA_TEMPR13_4_),
	.C(Z_R_DATA_TEMPR14_4_),
	.D(Z_R_DATA_TEMPR15_4_)
);
// @49:4658
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_8_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR35_39_, Z_R_DATA_TEMPR35_38_, Z_R_DATA_TEMPR35_37_, Z_R_DATA_TEMPR35_36_, Z_R_DATA_TEMPR35_35_, Z_R_DATA_TEMPR35_34_, Z_R_DATA_TEMPR35_33_, Z_R_DATA_TEMPR35_32_, Z_R_DATA_TEMPR35_31_, Z_R_DATA_TEMPR35_30_, Z_R_DATA_TEMPR35_29_, Z_R_DATA_TEMPR35_28_, Z_R_DATA_TEMPR35_27_, Z_R_DATA_TEMPR35_26_, Z_R_DATA_TEMPR35_25_, Z_R_DATA_TEMPR35_24_, Z_R_DATA_TEMPR35_23_, Z_R_DATA_TEMPR35_22_, Z_R_DATA_TEMPR35_21_, Z_R_DATA_TEMPR35_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_8_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR35_19_, Z_R_DATA_TEMPR35_18_, Z_R_DATA_TEMPR35_17_, Z_R_DATA_TEMPR35_16_, Z_R_DATA_TEMPR35_15_, Z_R_DATA_TEMPR35_14_, Z_R_DATA_TEMPR35_13_, Z_R_DATA_TEMPR35_12_, Z_R_DATA_TEMPR35_11_, Z_R_DATA_TEMPR35_10_, Z_R_DATA_TEMPR35_9_, Z_R_DATA_TEMPR35_8_, Z_R_DATA_TEMPR35_7_, Z_R_DATA_TEMPR35_6_, Z_R_DATA_TEMPR35_5_, Z_R_DATA_TEMPR35_4_, Z_R_DATA_TEMPR35_3_, Z_R_DATA_TEMPR35_2_, Z_R_DATA_TEMPR35_1_, Z_R_DATA_TEMPR35_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_35__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%35%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4654
  OR4 OR4_18 (
	.Y(OR4_18_Y),
	.A(OR4_166_Y),
	.B(OR4_35_Y),
	.C(OR4_699_Y),
	.D(OR4_306_Y)
);
// @49:4650
  OR4 OR4_382 (
	.Y(OR4_382_Y),
	.A(Z_R_DATA_TEMPR52_3_),
	.B(Z_R_DATA_TEMPR53_3_),
	.C(Z_R_DATA_TEMPR54_3_),
	.D(Z_R_DATA_TEMPR55_3_)
);
// @49:4607
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_11_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR44_39_, Z_R_DATA_TEMPR44_38_, Z_R_DATA_TEMPR44_37_, Z_R_DATA_TEMPR44_36_, Z_R_DATA_TEMPR44_35_, Z_R_DATA_TEMPR44_34_, Z_R_DATA_TEMPR44_33_, Z_R_DATA_TEMPR44_32_, Z_R_DATA_TEMPR44_31_, Z_R_DATA_TEMPR44_30_, Z_R_DATA_TEMPR44_29_, Z_R_DATA_TEMPR44_28_, Z_R_DATA_TEMPR44_27_, Z_R_DATA_TEMPR44_26_, Z_R_DATA_TEMPR44_25_, Z_R_DATA_TEMPR44_24_, Z_R_DATA_TEMPR44_23_, Z_R_DATA_TEMPR44_22_, Z_R_DATA_TEMPR44_21_, Z_R_DATA_TEMPR44_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_11_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR44_19_, Z_R_DATA_TEMPR44_18_, Z_R_DATA_TEMPR44_17_, Z_R_DATA_TEMPR44_16_, Z_R_DATA_TEMPR44_15_, Z_R_DATA_TEMPR44_14_, Z_R_DATA_TEMPR44_13_, Z_R_DATA_TEMPR44_12_, Z_R_DATA_TEMPR44_11_, Z_R_DATA_TEMPR44_10_, Z_R_DATA_TEMPR44_9_, Z_R_DATA_TEMPR44_8_, Z_R_DATA_TEMPR44_7_, Z_R_DATA_TEMPR44_6_, Z_R_DATA_TEMPR44_5_, Z_R_DATA_TEMPR44_4_, Z_R_DATA_TEMPR44_3_, Z_R_DATA_TEMPR44_2_, Z_R_DATA_TEMPR44_1_, Z_R_DATA_TEMPR44_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_44__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%44%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4603
  OR4 OR4_122 (
	.Y(OR4_122_Y),
	.A(Z_R_DATA_TEMPR24_1_),
	.B(Z_R_DATA_TEMPR25_1_),
	.C(Z_R_DATA_TEMPR26_1_),
	.D(Z_R_DATA_TEMPR27_1_)
);
// @49:4601
  OR4 \OR4_R_DATA[11]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[9]),
	.A(OR4_0_Y),
	.B(OR4_765_Y),
	.C(OR4_785_Y),
	.D(OR4_534_Y)
);
// @49:4598
  OR4 OR4_719 (
	.Y(OR4_719_Y),
	.A(Z_R_DATA_TEMPR56_10_),
	.B(Z_R_DATA_TEMPR57_10_),
	.C(Z_R_DATA_TEMPR58_10_),
	.D(Z_R_DATA_TEMPR59_10_)
);
// @49:4596
  OR4 OR4_340 (
	.Y(OR4_340_Y),
	.A(Z_R_DATA_TEMPR8_21_),
	.B(Z_R_DATA_TEMPR9_21_),
	.C(Z_R_DATA_TEMPR10_21_),
	.D(Z_R_DATA_TEMPR11_21_)
);
// @49:4594
  OR4 \OR4_R_DATA[5]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[5]),
	.A(OR4_123_Y),
	.B(OR4_759_Y),
	.C(OR4_507_Y),
	.D(OR4_664_Y)
);
// @49:4591
  OR4 OR4_486 (
	.Y(OR4_486_Y),
	.A(Z_R_DATA_TEMPR52_13_),
	.B(Z_R_DATA_TEMPR53_13_),
	.C(Z_R_DATA_TEMPR54_13_),
	.D(Z_R_DATA_TEMPR55_13_)
);
// @49:4586
  OR4 OR4_674 (
	.Y(OR4_674_Y),
	.A(Z_R_DATA_TEMPR12_14_),
	.B(Z_R_DATA_TEMPR13_14_),
	.C(Z_R_DATA_TEMPR14_14_),
	.D(Z_R_DATA_TEMPR15_14_)
);
// @49:4583
  OR4 OR4_299 (
	.Y(OR4_299_Y),
	.A(Z_R_DATA_TEMPR20_11_),
	.B(Z_R_DATA_TEMPR21_11_),
	.C(Z_R_DATA_TEMPR22_11_),
	.D(Z_R_DATA_TEMPR23_11_)
);
// @49:4581
  OR4 OR4_604 (
	.Y(OR4_604_Y),
	.A(Z_R_DATA_TEMPR44_5_),
	.B(Z_R_DATA_TEMPR45_5_),
	.C(Z_R_DATA_TEMPR46_5_),
	.D(Z_R_DATA_TEMPR47_5_)
);
// @49:4579
  OR4 OR4_77 (
	.Y(OR4_77_Y),
	.A(OR4_211_Y),
	.B(OR4_488_Y),
	.C(OR4_67_Y),
	.D(OR4_205_Y)
);
// @49:4576
  OR4 OR4_242 (
	.Y(OR4_242_Y),
	.A(Z_R_DATA_TEMPR24_14_),
	.B(Z_R_DATA_TEMPR25_14_),
	.C(Z_R_DATA_TEMPR26_14_),
	.D(Z_R_DATA_TEMPR27_14_)
);
// @49:4573
  OR4 OR4_276 (
	.Y(OR4_276_Y),
	.A(Z_R_DATA_TEMPR44_34_),
	.B(Z_R_DATA_TEMPR45_34_),
	.C(Z_R_DATA_TEMPR46_34_),
	.D(Z_R_DATA_TEMPR47_34_)
);
// @49:4571
  OR4 OR4_58 (
	.Y(OR4_58_Y),
	.A(Z_R_DATA_TEMPR20_12_),
	.B(Z_R_DATA_TEMPR21_12_),
	.C(Z_R_DATA_TEMPR22_12_),
	.D(Z_R_DATA_TEMPR23_12_)
);
// @49:4568
  OR4 OR4_588 (
	.Y(OR4_588_Y),
	.A(Z_R_DATA_TEMPR24_22_),
	.B(Z_R_DATA_TEMPR25_22_),
	.C(Z_R_DATA_TEMPR26_22_),
	.D(Z_R_DATA_TEMPR27_22_)
);
// @49:4566
  OR4 OR4_70 (
	.Y(OR4_70_Y),
	.A(Z_R_DATA_TEMPR28_30_),
	.B(Z_R_DATA_TEMPR29_30_),
	.C(Z_R_DATA_TEMPR30_30_),
	.D(Z_R_DATA_TEMPR31_30_)
);
// @49:4562
  OR4 OR4_533 (
	.Y(OR4_533_Y),
	.A(OR4_20_Y),
	.B(OR4_177_Y),
	.C(OR4_704_Y),
	.D(OR4_324_Y)
);
// @49:4559
  OR4 OR4_206 (
	.Y(OR4_206_Y),
	.A(Z_R_DATA_TEMPR28_23_),
	.B(Z_R_DATA_TEMPR29_23_),
	.C(Z_R_DATA_TEMPR30_23_),
	.D(Z_R_DATA_TEMPR31_23_)
);
// @49:4555
  OR4 OR4_679 (
	.Y(OR4_679_Y),
	.A(Z_R_DATA_TEMPR48_4_),
	.B(Z_R_DATA_TEMPR49_4_),
	.C(Z_R_DATA_TEMPR50_4_),
	.D(Z_R_DATA_TEMPR51_4_)
);
// @49:4553
  OR4 OR4_123 (
	.Y(OR4_123_Y),
	.A(OR4_365_Y),
	.B(OR4_640_Y),
	.C(OR4_566_Y),
	.D(OR4_247_Y)
);
// @49:4550
  OR4 OR4_609 (
	.Y(OR4_609_Y),
	.A(Z_R_DATA_TEMPR36_23_),
	.B(Z_R_DATA_TEMPR37_23_),
	.C(Z_R_DATA_TEMPR38_23_),
	.D(Z_R_DATA_TEMPR39_23_)
);
// @49:4545
  OR4 OR4_192 (
	.Y(OR4_192_Y),
	.A(Z_R_DATA_TEMPR12_6_),
	.B(Z_R_DATA_TEMPR13_6_),
	.C(Z_R_DATA_TEMPR14_6_),
	.D(Z_R_DATA_TEMPR15_6_)
);
// @49:4542
  OR4 OR4_541 (
	.Y(OR4_541_Y),
	.A(Z_R_DATA_TEMPR12_11_),
	.B(Z_R_DATA_TEMPR13_11_),
	.C(Z_R_DATA_TEMPR14_11_),
	.D(Z_R_DATA_TEMPR15_11_)
);
// @49:4539
  OR4 OR4_739 (
	.Y(OR4_739_Y),
	.A(Z_R_DATA_TEMPR40_35_),
	.B(Z_R_DATA_TEMPR41_35_),
	.C(Z_R_DATA_TEMPR42_35_),
	.D(Z_R_DATA_TEMPR43_35_)
);
// @49:4532
  OR4 OR4_270 (
	.Y(OR4_270_Y),
	.A(OR4_792_Y),
	.B(OR4_130_Y),
	.C(OR4_671_Y),
	.D(OR4_296_Y)
);
// @49:4530
  OR4 OR4_507 (
	.Y(OR4_507_Y),
	.A(OR4_308_Y),
	.B(OR4_452_Y),
	.C(OR4_183_Y),
	.D(OR4_604_Y)
);
// @49:4527
  OR4 OR4_200 (
	.Y(OR4_200_Y),
	.A(Z_R_DATA_TEMPR36_14_),
	.B(Z_R_DATA_TEMPR37_14_),
	.C(Z_R_DATA_TEMPR38_14_),
	.D(Z_R_DATA_TEMPR39_14_)
);
// @49:4525
  OR4 OR4_586 (
	.Y(OR4_586_Y),
	.A(OR4_790_Y),
	.B(OR4_127_Y),
	.C(OR4_262_Y),
	.D(OR4_156_Y)
);
// @49:4488
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_1_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR4_39_, Z_R_DATA_TEMPR4_38_, Z_R_DATA_TEMPR4_37_, Z_R_DATA_TEMPR4_36_, Z_R_DATA_TEMPR4_35_, Z_R_DATA_TEMPR4_34_, Z_R_DATA_TEMPR4_33_, Z_R_DATA_TEMPR4_32_, Z_R_DATA_TEMPR4_31_, Z_R_DATA_TEMPR4_30_, Z_R_DATA_TEMPR4_29_, Z_R_DATA_TEMPR4_28_, Z_R_DATA_TEMPR4_27_, Z_R_DATA_TEMPR4_26_, Z_R_DATA_TEMPR4_25_, Z_R_DATA_TEMPR4_24_, Z_R_DATA_TEMPR4_23_, Z_R_DATA_TEMPR4_22_, Z_R_DATA_TEMPR4_21_, Z_R_DATA_TEMPR4_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_1_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR4_19_, Z_R_DATA_TEMPR4_18_, Z_R_DATA_TEMPR4_17_, Z_R_DATA_TEMPR4_16_, Z_R_DATA_TEMPR4_15_, Z_R_DATA_TEMPR4_14_, Z_R_DATA_TEMPR4_13_, Z_R_DATA_TEMPR4_12_, Z_R_DATA_TEMPR4_11_, Z_R_DATA_TEMPR4_10_, Z_R_DATA_TEMPR4_9_, Z_R_DATA_TEMPR4_8_, Z_R_DATA_TEMPR4_7_, Z_R_DATA_TEMPR4_6_, Z_R_DATA_TEMPR4_5_, Z_R_DATA_TEMPR4_4_, Z_R_DATA_TEMPR4_3_, Z_R_DATA_TEMPR4_2_, Z_R_DATA_TEMPR4_1_, Z_R_DATA_TEMPR4_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_4__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%4%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4480
  OR4 OR4_664 (
	.Y(OR4_664_Y),
	.A(OR4_199_Y),
	.B(OR4_323_Y),
	.C(OR4_414_Y),
	.D(OR4_789_Y)
);
// @49:4478
  OR4 OR4_781 (
	.Y(OR4_781_Y),
	.A(Z_R_DATA_TEMPR12_0_),
	.B(Z_R_DATA_TEMPR13_0_),
	.C(Z_R_DATA_TEMPR14_0_),
	.D(Z_R_DATA_TEMPR15_0_)
);
// @49:4476
  OR4 OR4_17 (
	.Y(OR4_17_Y),
	.A(Z_R_DATA_TEMPR12_1_),
	.B(Z_R_DATA_TEMPR13_1_),
	.C(Z_R_DATA_TEMPR14_1_),
	.D(Z_R_DATA_TEMPR15_1_)
);
// @49:4474
  OR4 OR4_525 (
	.Y(OR4_525_Y),
	.A(Z_R_DATA_TEMPR40_7_),
	.B(Z_R_DATA_TEMPR41_7_),
	.C(Z_R_DATA_TEMPR42_7_),
	.D(Z_R_DATA_TEMPR43_7_)
);
// @49:4469
  OR4 OR4_193 (
	.Y(OR4_193_Y),
	.A(OR4_378_Y),
	.B(OR4_766_Y),
	.C(OR4_747_Y),
	.D(OR4_597_Y)
);
// @49:4466
  OR4 OR4_339 (
	.Y(OR4_339_Y),
	.A(Z_R_DATA_TEMPR24_34_),
	.B(Z_R_DATA_TEMPR25_34_),
	.C(Z_R_DATA_TEMPR26_34_),
	.D(Z_R_DATA_TEMPR27_34_)
);
// @49:4464
  OR4 OR4_410 (
	.Y(OR4_410_Y),
	.A(Z_R_DATA_TEMPR4_11_),
	.B(Z_R_DATA_TEMPR5_11_),
	.C(Z_R_DATA_TEMPR6_11_),
	.D(Z_R_DATA_TEMPR7_11_)
);
// @49:4460
  OR4 OR4_25 (
	.Y(OR4_25_Y),
	.A(Z_R_DATA_TEMPR60_25_),
	.B(Z_R_DATA_TEMPR61_25_),
	.C(Z_R_DATA_TEMPR62_25_),
	.D(Z_R_DATA_TEMPR63_25_)
);
// @49:4458
  OR4 OR4_10 (
	.Y(OR4_10_Y),
	.A(Z_R_DATA_TEMPR56_37_),
	.B(Z_R_DATA_TEMPR57_37_),
	.C(Z_R_DATA_TEMPR58_37_),
	.D(Z_R_DATA_TEMPR59_37_)
);
// @49:4453
  OR4 OR4_302 (
	.Y(OR4_302_Y),
	.A(Z_R_DATA_TEMPR60_16_),
	.B(Z_R_DATA_TEMPR61_16_),
	.C(Z_R_DATA_TEMPR62_16_),
	.D(Z_R_DATA_TEMPR63_16_)
);
// @49:4450
  OR4 OR4_754 (
	.Y(OR4_754_Y),
	.A(Z_R_DATA_TEMPR56_15_),
	.B(Z_R_DATA_TEMPR57_15_),
	.C(Z_R_DATA_TEMPR58_15_),
	.D(Z_R_DATA_TEMPR59_15_)
);
// @49:4448
  OR4 OR4_757 (
	.Y(OR4_757_Y),
	.A(OR4_635_Y),
	.B(OR4_798_Y),
	.C(OR4_82_Y),
	.D(OR4_674_Y)
);
// @49:4445
  OR4 OR4_248 (
	.Y(OR4_248_Y),
	.A(Z_R_DATA_TEMPR36_35_),
	.B(Z_R_DATA_TEMPR37_35_),
	.C(Z_R_DATA_TEMPR38_35_),
	.D(Z_R_DATA_TEMPR39_35_)
);
// @49:4442
  OR4 OR4_476 (
	.Y(OR4_476_Y),
	.A(Z_R_DATA_TEMPR28_24_),
	.B(Z_R_DATA_TEMPR29_24_),
	.C(Z_R_DATA_TEMPR30_24_),
	.D(Z_R_DATA_TEMPR31_24_)
);
// @49:4436
  OR4 OR4_184 (
	.Y(OR4_184_Y),
	.A(Z_R_DATA_TEMPR20_15_),
	.B(Z_R_DATA_TEMPR21_15_),
	.C(Z_R_DATA_TEMPR22_15_),
	.D(Z_R_DATA_TEMPR23_15_)
);
// @49:4433
  OR4 OR4_641 (
	.Y(OR4_641_Y),
	.A(Z_R_DATA_TEMPR44_16_),
	.B(Z_R_DATA_TEMPR45_16_),
	.C(Z_R_DATA_TEMPR46_16_),
	.D(Z_R_DATA_TEMPR47_16_)
);
// @49:4430
  OR4 OR4_669 (
	.Y(OR4_669_Y),
	.A(Z_R_DATA_TEMPR24_20_),
	.B(Z_R_DATA_TEMPR25_20_),
	.C(Z_R_DATA_TEMPR26_20_),
	.D(Z_R_DATA_TEMPR27_20_)
);
// @49:4424
  OR4 OR4_406 (
	.Y(OR4_406_Y),
	.A(Z_R_DATA_TEMPR36_17_),
	.B(Z_R_DATA_TEMPR37_17_),
	.C(Z_R_DATA_TEMPR38_17_),
	.D(Z_R_DATA_TEMPR39_17_)
);
// @49:4387
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_2_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR9_39_, Z_R_DATA_TEMPR9_38_, Z_R_DATA_TEMPR9_37_, Z_R_DATA_TEMPR9_36_, Z_R_DATA_TEMPR9_35_, Z_R_DATA_TEMPR9_34_, Z_R_DATA_TEMPR9_33_, Z_R_DATA_TEMPR9_32_, Z_R_DATA_TEMPR9_31_, Z_R_DATA_TEMPR9_30_, Z_R_DATA_TEMPR9_29_, Z_R_DATA_TEMPR9_28_, Z_R_DATA_TEMPR9_27_, Z_R_DATA_TEMPR9_26_, Z_R_DATA_TEMPR9_25_, Z_R_DATA_TEMPR9_24_, Z_R_DATA_TEMPR9_23_, Z_R_DATA_TEMPR9_22_, Z_R_DATA_TEMPR9_21_, Z_R_DATA_TEMPR9_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_2_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR9_19_, Z_R_DATA_TEMPR9_18_, Z_R_DATA_TEMPR9_17_, Z_R_DATA_TEMPR9_16_, Z_R_DATA_TEMPR9_15_, Z_R_DATA_TEMPR9_14_, Z_R_DATA_TEMPR9_13_, Z_R_DATA_TEMPR9_12_, Z_R_DATA_TEMPR9_11_, Z_R_DATA_TEMPR9_10_, Z_R_DATA_TEMPR9_9_, Z_R_DATA_TEMPR9_8_, Z_R_DATA_TEMPR9_7_, Z_R_DATA_TEMPR9_6_, Z_R_DATA_TEMPR9_5_, Z_R_DATA_TEMPR9_4_, Z_R_DATA_TEMPR9_3_, Z_R_DATA_TEMPR9_2_, Z_R_DATA_TEMPR9_1_, Z_R_DATA_TEMPR9_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_9__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%9%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4380
  OR4 OR4_260 (
	.Y(OR4_260_Y),
	.A(Z_R_DATA_TEMPR48_17_),
	.B(Z_R_DATA_TEMPR49_17_),
	.C(Z_R_DATA_TEMPR50_17_),
	.D(Z_R_DATA_TEMPR51_17_)
);
// @49:4378
  OR4 OR4_32 (
	.Y(OR4_32_Y),
	.A(Z_R_DATA_TEMPR36_33_),
	.B(Z_R_DATA_TEMPR37_33_),
	.C(Z_R_DATA_TEMPR38_33_),
	.D(Z_R_DATA_TEMPR39_33_)
);
// @49:4376
  OR4 OR4_57 (
	.Y(OR4_57_Y),
	.A(Z_R_DATA_TEMPR24_33_),
	.B(Z_R_DATA_TEMPR25_33_),
	.C(Z_R_DATA_TEMPR26_33_),
	.D(Z_R_DATA_TEMPR27_33_)
);
// @49:4373
  OR4 OR4_693 (
	.Y(OR4_693_Y),
	.A(Z_R_DATA_TEMPR16_14_),
	.B(Z_R_DATA_TEMPR17_14_),
	.C(Z_R_DATA_TEMPR18_14_),
	.D(Z_R_DATA_TEMPR19_14_)
);
// @49:4331
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_14_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR57_39_, Z_R_DATA_TEMPR57_38_, Z_R_DATA_TEMPR57_37_, Z_R_DATA_TEMPR57_36_, Z_R_DATA_TEMPR57_35_, Z_R_DATA_TEMPR57_34_, Z_R_DATA_TEMPR57_33_, Z_R_DATA_TEMPR57_32_, Z_R_DATA_TEMPR57_31_, Z_R_DATA_TEMPR57_30_, Z_R_DATA_TEMPR57_29_, Z_R_DATA_TEMPR57_28_, Z_R_DATA_TEMPR57_27_, Z_R_DATA_TEMPR57_26_, Z_R_DATA_TEMPR57_25_, Z_R_DATA_TEMPR57_24_, Z_R_DATA_TEMPR57_23_, Z_R_DATA_TEMPR57_22_, Z_R_DATA_TEMPR57_21_, Z_R_DATA_TEMPR57_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_14_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR57_19_, Z_R_DATA_TEMPR57_18_, Z_R_DATA_TEMPR57_17_, Z_R_DATA_TEMPR57_16_, Z_R_DATA_TEMPR57_15_, Z_R_DATA_TEMPR57_14_, Z_R_DATA_TEMPR57_13_, Z_R_DATA_TEMPR57_12_, Z_R_DATA_TEMPR57_11_, Z_R_DATA_TEMPR57_10_, Z_R_DATA_TEMPR57_9_, Z_R_DATA_TEMPR57_8_, Z_R_DATA_TEMPR57_7_, Z_R_DATA_TEMPR57_6_, Z_R_DATA_TEMPR57_5_, Z_R_DATA_TEMPR57_4_, Z_R_DATA_TEMPR57_3_, Z_R_DATA_TEMPR57_2_, Z_R_DATA_TEMPR57_1_, Z_R_DATA_TEMPR57_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_57__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%57%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4327
  OR4 OR4_578 (
	.Y(OR4_578_Y),
	.A(Z_R_DATA_TEMPR8_13_),
	.B(Z_R_DATA_TEMPR9_13_),
	.C(Z_R_DATA_TEMPR10_13_),
	.D(Z_R_DATA_TEMPR11_13_)
);
// @49:4324
  OR4 OR4_514 (
	.Y(OR4_514_Y),
	.A(Z_R_DATA_TEMPR28_10_),
	.B(Z_R_DATA_TEMPR29_10_),
	.C(Z_R_DATA_TEMPR30_10_),
	.D(Z_R_DATA_TEMPR31_10_)
);
// @49:4322
  OR4 OR4_50 (
	.Y(OR4_50_Y),
	.A(Z_R_DATA_TEMPR40_31_),
	.B(Z_R_DATA_TEMPR41_31_),
	.C(Z_R_DATA_TEMPR42_31_),
	.D(Z_R_DATA_TEMPR43_31_)
);
// @49:4318
  OR4 OR4_245 (
	.Y(OR4_245_Y),
	.A(Z_R_DATA_TEMPR4_4_),
	.B(Z_R_DATA_TEMPR5_4_),
	.C(Z_R_DATA_TEMPR6_4_),
	.D(Z_R_DATA_TEMPR7_4_)
);
// @49:4316
  OR4 OR4_595 (
	.Y(OR4_595_Y),
	.A(Z_R_DATA_TEMPR4_13_),
	.B(Z_R_DATA_TEMPR5_13_),
	.C(Z_R_DATA_TEMPR6_13_),
	.D(Z_R_DATA_TEMPR7_13_)
);
// @49:4314
  OR4 \OR4_R_DATA[14]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[12]),
	.A(OR4_757_Y),
	.B(OR4_480_Y),
	.C(OR4_62_Y),
	.D(OR4_423_Y)
);
// @49:4308
  OR4 OR4_320 (
	.Y(OR4_320_Y),
	.A(Z_R_DATA_TEMPR44_23_),
	.B(Z_R_DATA_TEMPR45_23_),
	.C(Z_R_DATA_TEMPR46_23_),
	.D(Z_R_DATA_TEMPR47_23_)
);
// @49:4306
  OR4 OR4_512 (
	.Y(OR4_512_Y),
	.A(OR4_658_Y),
	.B(OR4_330_Y),
	.C(OR4_494_Y),
	.D(OR4_93_Y)
);
// @49:4304
  OR4 OR4_331 (
	.Y(OR4_331_Y),
	.A(OR4_487_Y),
	.B(OR4_780_Y),
	.C(OR4_359_Y),
	.D(OR4_481_Y)
);
// @49:4302
  OR4 OR4_4 (
	.Y(OR4_4_Y),
	.A(Z_R_DATA_TEMPR32_36_),
	.B(Z_R_DATA_TEMPR33_36_),
	.C(Z_R_DATA_TEMPR34_36_),
	.D(Z_R_DATA_TEMPR35_36_)
);
// @49:4294
  OR4 OR4_16 (
	.Y(OR4_16_Y),
	.A(Z_R_DATA_TEMPR36_12_),
	.B(Z_R_DATA_TEMPR37_12_),
	.C(Z_R_DATA_TEMPR38_12_),
	.D(Z_R_DATA_TEMPR39_12_)
);
// @49:4290
  OR4 OR4_362 (
	.Y(OR4_362_Y),
	.A(Z_R_DATA_TEMPR32_6_),
	.B(Z_R_DATA_TEMPR33_6_),
	.C(Z_R_DATA_TEMPR34_6_),
	.D(Z_R_DATA_TEMPR35_6_)
);
// @49:4287
  OR4 OR4_145 (
	.Y(OR4_145_Y),
	.A(Z_R_DATA_TEMPR60_32_),
	.B(Z_R_DATA_TEMPR61_32_),
	.C(Z_R_DATA_TEMPR62_32_),
	.D(Z_R_DATA_TEMPR63_32_)
);
// @49:4285
  OR4 OR4_576 (
	.Y(OR4_576_Y),
	.A(Z_R_DATA_TEMPR4_32_),
	.B(Z_R_DATA_TEMPR5_32_),
	.C(Z_R_DATA_TEMPR6_32_),
	.D(Z_R_DATA_TEMPR7_32_)
);
// @49:4283
  OR4 OR4_484 (
	.Y(OR4_484_Y),
	.A(OR4_748_Y),
	.B(OR4_595_Y),
	.C(OR4_578_Y),
	.D(OR4_281_Y)
);
// @49:4280
  OR4 OR4_211 (
	.Y(OR4_211_Y),
	.A(Z_R_DATA_TEMPR32_26_),
	.B(Z_R_DATA_TEMPR33_26_),
	.C(Z_R_DATA_TEMPR34_26_),
	.D(Z_R_DATA_TEMPR35_26_)
);
// @49:4277
  OR4 OR4_506 (
	.Y(OR4_506_Y),
	.A(Z_R_DATA_TEMPR60_21_),
	.B(Z_R_DATA_TEMPR61_21_),
	.C(Z_R_DATA_TEMPR62_21_),
	.D(Z_R_DATA_TEMPR63_21_)
);
// @49:4275
  OR4 OR4_534 (
	.Y(OR4_534_Y),
	.A(OR4_81_Y),
	.B(OR4_3_Y),
	.C(OR4_56_Y),
	.D(OR4_263_Y)
);
// @49:4273
  OR4 OR4_39 (
	.Y(OR4_39_Y),
	.A(Z_R_DATA_TEMPR44_12_),
	.B(Z_R_DATA_TEMPR45_12_),
	.C(Z_R_DATA_TEMPR46_12_),
	.D(Z_R_DATA_TEMPR47_12_)
);
// @49:4271
  OR4 OR4_466 (
	.Y(OR4_466_Y),
	.A(Z_R_DATA_TEMPR24_6_),
	.B(Z_R_DATA_TEMPR25_6_),
	.C(Z_R_DATA_TEMPR26_6_),
	.D(Z_R_DATA_TEMPR27_6_)
);
// @49:4229
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_8_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR32_39_, Z_R_DATA_TEMPR32_38_, Z_R_DATA_TEMPR32_37_, Z_R_DATA_TEMPR32_36_, Z_R_DATA_TEMPR32_35_, Z_R_DATA_TEMPR32_34_, Z_R_DATA_TEMPR32_33_, Z_R_DATA_TEMPR32_32_, Z_R_DATA_TEMPR32_31_, Z_R_DATA_TEMPR32_30_, Z_R_DATA_TEMPR32_29_, Z_R_DATA_TEMPR32_28_, Z_R_DATA_TEMPR32_27_, Z_R_DATA_TEMPR32_26_, Z_R_DATA_TEMPR32_25_, Z_R_DATA_TEMPR32_24_, Z_R_DATA_TEMPR32_23_, Z_R_DATA_TEMPR32_22_, Z_R_DATA_TEMPR32_21_, Z_R_DATA_TEMPR32_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_8_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR32_19_, Z_R_DATA_TEMPR32_18_, Z_R_DATA_TEMPR32_17_, Z_R_DATA_TEMPR32_16_, Z_R_DATA_TEMPR32_15_, Z_R_DATA_TEMPR32_14_, Z_R_DATA_TEMPR32_13_, Z_R_DATA_TEMPR32_12_, Z_R_DATA_TEMPR32_11_, Z_R_DATA_TEMPR32_10_, Z_R_DATA_TEMPR32_9_, Z_R_DATA_TEMPR32_8_, Z_R_DATA_TEMPR32_7_, Z_R_DATA_TEMPR32_6_, Z_R_DATA_TEMPR32_5_, Z_R_DATA_TEMPR32_4_, Z_R_DATA_TEMPR32_3_, Z_R_DATA_TEMPR32_2_, Z_R_DATA_TEMPR32_1_, Z_R_DATA_TEMPR32_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_32__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%32%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4225
  OR4 OR4_152 (
	.Y(OR4_152_Y),
	.A(OR4_54_Y),
	.B(OR4_632_Y),
	.C(OR4_89_Y),
	.D(OR4_314_Y)
);
// @49:4222
  OR4 OR4_771 (
	.Y(OR4_771_Y),
	.A(Z_R_DATA_TEMPR16_15_),
	.B(Z_R_DATA_TEMPR17_15_),
	.C(Z_R_DATA_TEMPR18_15_),
	.D(Z_R_DATA_TEMPR19_15_)
);
// @49:4219
  OR4 OR4_521 (
	.Y(OR4_521_Y),
	.A(Z_R_DATA_TEMPR28_21_),
	.B(Z_R_DATA_TEMPR29_21_),
	.C(Z_R_DATA_TEMPR30_21_),
	.D(Z_R_DATA_TEMPR31_21_)
);
// @49:4217
  OR4 \OR4_R_DATA[2]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[2]),
	.A(OR4_441_Y),
	.B(OR4_397_Y),
	.C(OR4_549_Y),
	.D(OR4_610_Y)
);
// @49:4173
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_3_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR15_39_, Z_R_DATA_TEMPR15_38_, Z_R_DATA_TEMPR15_37_, Z_R_DATA_TEMPR15_36_, Z_R_DATA_TEMPR15_35_, Z_R_DATA_TEMPR15_34_, Z_R_DATA_TEMPR15_33_, Z_R_DATA_TEMPR15_32_, Z_R_DATA_TEMPR15_31_, Z_R_DATA_TEMPR15_30_, Z_R_DATA_TEMPR15_29_, Z_R_DATA_TEMPR15_28_, Z_R_DATA_TEMPR15_27_, Z_R_DATA_TEMPR15_26_, Z_R_DATA_TEMPR15_25_, Z_R_DATA_TEMPR15_24_, Z_R_DATA_TEMPR15_23_, Z_R_DATA_TEMPR15_22_, Z_R_DATA_TEMPR15_21_, Z_R_DATA_TEMPR15_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_3_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR15_19_, Z_R_DATA_TEMPR15_18_, Z_R_DATA_TEMPR15_17_, Z_R_DATA_TEMPR15_16_, Z_R_DATA_TEMPR15_15_, Z_R_DATA_TEMPR15_14_, Z_R_DATA_TEMPR15_13_, Z_R_DATA_TEMPR15_12_, Z_R_DATA_TEMPR15_11_, Z_R_DATA_TEMPR15_10_, Z_R_DATA_TEMPR15_9_, Z_R_DATA_TEMPR15_8_, Z_R_DATA_TEMPR15_7_, Z_R_DATA_TEMPR15_6_, Z_R_DATA_TEMPR15_5_, Z_R_DATA_TEMPR15_4_, Z_R_DATA_TEMPR15_3_, Z_R_DATA_TEMPR15_2_, Z_R_DATA_TEMPR15_1_, Z_R_DATA_TEMPR15_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_15__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%15%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4168
  OR4 OR4_390 (
	.Y(OR4_390_Y),
	.A(Z_R_DATA_TEMPR20_31_),
	.B(Z_R_DATA_TEMPR21_31_),
	.C(Z_R_DATA_TEMPR22_31_),
	.D(Z_R_DATA_TEMPR23_31_)
);
// @49:4166
  OR4 OR4_56 (
	.Y(OR4_56_Y),
	.A(Z_R_DATA_TEMPR56_11_),
	.B(Z_R_DATA_TEMPR57_11_),
	.C(Z_R_DATA_TEMPR58_11_),
	.D(Z_R_DATA_TEMPR59_11_)
);
// @49:4161
  OR4 OR4_568 (
	.Y(OR4_568_Y),
	.A(Z_R_DATA_TEMPR48_13_),
	.B(Z_R_DATA_TEMPR49_13_),
	.C(Z_R_DATA_TEMPR50_13_),
	.D(Z_R_DATA_TEMPR51_13_)
);
// @49:4159
  OR4 OR4_485 (
	.Y(OR4_485_Y),
	.A(OR4_148_Y),
	.B(OR4_326_Y),
	.C(OR4_588_Y),
	.D(OR4_300_Y)
);
// @49:4148
  OR4 OR4_231 (
	.Y(OR4_231_Y),
	.A(OR4_568_Y),
	.B(OR4_486_Y),
	.C(OR4_550_Y),
	.D(OR4_564_Y)
);
// @49:4106
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_6_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR27_39_, Z_R_DATA_TEMPR27_38_, Z_R_DATA_TEMPR27_37_, Z_R_DATA_TEMPR27_36_, Z_R_DATA_TEMPR27_35_, Z_R_DATA_TEMPR27_34_, Z_R_DATA_TEMPR27_33_, Z_R_DATA_TEMPR27_32_, Z_R_DATA_TEMPR27_31_, Z_R_DATA_TEMPR27_30_, Z_R_DATA_TEMPR27_29_, Z_R_DATA_TEMPR27_28_, Z_R_DATA_TEMPR27_27_, Z_R_DATA_TEMPR27_26_, Z_R_DATA_TEMPR27_25_, Z_R_DATA_TEMPR27_24_, Z_R_DATA_TEMPR27_23_, Z_R_DATA_TEMPR27_22_, Z_R_DATA_TEMPR27_21_, Z_R_DATA_TEMPR27_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_6_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR27_19_, Z_R_DATA_TEMPR27_18_, Z_R_DATA_TEMPR27_17_, Z_R_DATA_TEMPR27_16_, Z_R_DATA_TEMPR27_15_, Z_R_DATA_TEMPR27_14_, Z_R_DATA_TEMPR27_13_, Z_R_DATA_TEMPR27_12_, Z_R_DATA_TEMPR27_11_, Z_R_DATA_TEMPR27_10_, Z_R_DATA_TEMPR27_9_, Z_R_DATA_TEMPR27_8_, Z_R_DATA_TEMPR27_7_, Z_R_DATA_TEMPR27_6_, Z_R_DATA_TEMPR27_5_, Z_R_DATA_TEMPR27_4_, Z_R_DATA_TEMPR27_3_, Z_R_DATA_TEMPR27_2_, Z_R_DATA_TEMPR27_1_, Z_R_DATA_TEMPR27_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_27__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%27%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4099
  OR4 OR4_153 (
	.Y(OR4_153_Y),
	.A(Z_R_DATA_TEMPR16_10_),
	.B(Z_R_DATA_TEMPR17_10_),
	.C(Z_R_DATA_TEMPR18_10_),
	.D(Z_R_DATA_TEMPR19_10_)
);
// @49:4090
  OR4 OR4_566 (
	.Y(OR4_566_Y),
	.A(Z_R_DATA_TEMPR8_5_),
	.B(Z_R_DATA_TEMPR9_5_),
	.C(Z_R_DATA_TEMPR10_5_),
	.D(Z_R_DATA_TEMPR11_5_)
);
// @49:4087
  OR4 OR4_228 (
	.Y(OR4_228_Y),
	.A(Z_R_DATA_TEMPR44_14_),
	.B(Z_R_DATA_TEMPR45_14_),
	.C(Z_R_DATA_TEMPR46_14_),
	.D(Z_R_DATA_TEMPR47_14_)
);
// @49:4084
  OR4 OR4_148 (
	.Y(OR4_148_Y),
	.A(Z_R_DATA_TEMPR16_22_),
	.B(Z_R_DATA_TEMPR17_22_),
	.C(Z_R_DATA_TEMPR18_22_),
	.D(Z_R_DATA_TEMPR19_22_)
);
// @49:4080
  OR4 OR4_84 (
	.Y(OR4_84_Y),
	.A(Z_R_DATA_TEMPR32_11_),
	.B(Z_R_DATA_TEMPR33_11_),
	.C(Z_R_DATA_TEMPR34_11_),
	.D(Z_R_DATA_TEMPR35_11_)
);
// @49:4077
  OR4 OR4_621 (
	.Y(OR4_621_Y),
	.A(Z_R_DATA_TEMPR28_14_),
	.B(Z_R_DATA_TEMPR29_14_),
	.C(Z_R_DATA_TEMPR30_14_),
	.D(Z_R_DATA_TEMPR31_14_)
);
// @49:4075
  OR4 OR4_423 (
	.Y(OR4_423_Y),
	.A(OR4_41_Y),
	.B(OR4_761_Y),
	.C(OR4_23_Y),
	.D(OR4_775_Y)
);
// @49:4072
  OR4 OR4_761 (
	.Y(OR4_761_Y),
	.A(Z_R_DATA_TEMPR52_14_),
	.B(Z_R_DATA_TEMPR53_14_),
	.C(Z_R_DATA_TEMPR54_14_),
	.D(Z_R_DATA_TEMPR55_14_)
);
// @49:4069
  OR4 OR4_376 (
	.Y(OR4_376_Y),
	.A(Z_R_DATA_TEMPR52_16_),
	.B(Z_R_DATA_TEMPR53_16_),
	.C(Z_R_DATA_TEMPR54_16_),
	.D(Z_R_DATA_TEMPR55_16_)
);
// @49:4064
  OR4 OR4_653 (
	.Y(OR4_653_Y),
	.A(Z_R_DATA_TEMPR24_16_),
	.B(Z_R_DATA_TEMPR25_16_),
	.C(Z_R_DATA_TEMPR26_16_),
	.D(Z_R_DATA_TEMPR27_16_)
);
// @49:4062
  OR4 OR4_748 (
	.Y(OR4_748_Y),
	.A(Z_R_DATA_TEMPR0_13_),
	.B(Z_R_DATA_TEMPR1_13_),
	.C(Z_R_DATA_TEMPR2_13_),
	.D(Z_R_DATA_TEMPR3_13_)
);
// @49:4059
  OR4 OR4_306 (
	.Y(OR4_306_Y),
	.A(Z_R_DATA_TEMPR60_22_),
	.B(Z_R_DATA_TEMPR61_22_),
	.C(Z_R_DATA_TEMPR62_22_),
	.D(Z_R_DATA_TEMPR63_22_)
);
// @49:4057
  OR4 OR4_474 (
	.Y(OR4_474_Y),
	.A(Z_R_DATA_TEMPR56_3_),
	.B(Z_R_DATA_TEMPR57_3_),
	.C(Z_R_DATA_TEMPR58_3_),
	.D(Z_R_DATA_TEMPR59_3_)
);
// @49:4014
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_15_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR62_39_, Z_R_DATA_TEMPR62_38_, Z_R_DATA_TEMPR62_37_, Z_R_DATA_TEMPR62_36_, Z_R_DATA_TEMPR62_35_, Z_R_DATA_TEMPR62_34_, Z_R_DATA_TEMPR62_33_, Z_R_DATA_TEMPR62_32_, Z_R_DATA_TEMPR62_31_, Z_R_DATA_TEMPR62_30_, Z_R_DATA_TEMPR62_29_, Z_R_DATA_TEMPR62_28_, Z_R_DATA_TEMPR62_27_, Z_R_DATA_TEMPR62_26_, Z_R_DATA_TEMPR62_25_, Z_R_DATA_TEMPR62_24_, Z_R_DATA_TEMPR62_23_, Z_R_DATA_TEMPR62_22_, Z_R_DATA_TEMPR62_21_, Z_R_DATA_TEMPR62_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_15_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR62_19_, Z_R_DATA_TEMPR62_18_, Z_R_DATA_TEMPR62_17_, Z_R_DATA_TEMPR62_16_, Z_R_DATA_TEMPR62_15_, Z_R_DATA_TEMPR62_14_, Z_R_DATA_TEMPR62_13_, Z_R_DATA_TEMPR62_12_, Z_R_DATA_TEMPR62_11_, Z_R_DATA_TEMPR62_10_, Z_R_DATA_TEMPR62_9_, Z_R_DATA_TEMPR62_8_, Z_R_DATA_TEMPR62_7_, Z_R_DATA_TEMPR62_6_, Z_R_DATA_TEMPR62_5_, Z_R_DATA_TEMPR62_4_, Z_R_DATA_TEMPR62_3_, Z_R_DATA_TEMPR62_2_, Z_R_DATA_TEMPR62_1_, Z_R_DATA_TEMPR62_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_62__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%62%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:4010
  OR4 OR4_140 (
	.Y(OR4_140_Y),
	.A(Z_R_DATA_TEMPR56_0_),
	.B(Z_R_DATA_TEMPR57_0_),
	.C(Z_R_DATA_TEMPR58_0_),
	.D(Z_R_DATA_TEMPR59_0_)
);
// @49:4007
  OR4 OR4_347 (
	.Y(OR4_347_Y),
	.A(Z_R_DATA_TEMPR48_24_),
	.B(Z_R_DATA_TEMPR49_24_),
	.C(Z_R_DATA_TEMPR50_24_),
	.D(Z_R_DATA_TEMPR51_24_)
);
// @49:4004
  OR4 OR4_555 (
	.Y(OR4_555_Y),
	.A(Z_R_DATA_TEMPR48_27_),
	.B(Z_R_DATA_TEMPR49_27_),
	.C(Z_R_DATA_TEMPR50_27_),
	.D(Z_R_DATA_TEMPR51_27_)
);
// @49:4000
  OR4 OR4_225 (
	.Y(OR4_225_Y),
	.A(Z_R_DATA_TEMPR12_2_),
	.B(Z_R_DATA_TEMPR13_2_),
	.C(Z_R_DATA_TEMPR14_2_),
	.D(Z_R_DATA_TEMPR15_2_)
);
// @49:3994
  OR4 OR4_640 (
	.Y(OR4_640_Y),
	.A(Z_R_DATA_TEMPR4_5_),
	.B(Z_R_DATA_TEMPR5_5_),
	.C(Z_R_DATA_TEMPR6_5_),
	.D(Z_R_DATA_TEMPR7_5_)
);
// @49:3992
  OR4 OR4_28 (
	.Y(OR4_28_Y),
	.A(OR4_250_Y),
	.B(OR4_106_Y),
	.C(OR4_782_Y),
	.D(OR4_580_Y)
);
// @49:3988
  OR4 \OR4_R_DATA[27]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[23]),
	.A(OR4_100_Y),
	.B(OR4_483_Y),
	.C(OR4_689_Y),
	.D(OR4_768_Y)
);
// @49:3983
  OR4 OR4_787 (
	.Y(OR4_787_Y),
	.A(Z_R_DATA_TEMPR20_13_),
	.B(Z_R_DATA_TEMPR21_13_),
	.C(Z_R_DATA_TEMPR22_13_),
	.D(Z_R_DATA_TEMPR23_13_)
);
// @49:3980
  OR4 OR4_427 (
	.Y(OR4_427_Y),
	.A(Z_R_DATA_TEMPR56_32_),
	.B(Z_R_DATA_TEMPR57_32_),
	.C(Z_R_DATA_TEMPR58_32_),
	.D(Z_R_DATA_TEMPR59_32_)
);
// @49:3975
  OR4 OR4_691 (
	.Y(OR4_691_Y),
	.A(Z_R_DATA_TEMPR0_26_),
	.B(Z_R_DATA_TEMPR1_26_),
	.C(Z_R_DATA_TEMPR2_26_),
	.D(Z_R_DATA_TEMPR3_26_)
);
// @49:3973
  OR4 OR4_493 (
	.Y(OR4_493_Y),
	.A(Z_R_DATA_TEMPR12_7_),
	.B(Z_R_DATA_TEMPR13_7_),
	.C(Z_R_DATA_TEMPR14_7_),
	.D(Z_R_DATA_TEMPR15_7_)
);
// @49:3971
  OR4 OR4_125 (
	.Y(OR4_125_Y),
	.A(Z_R_DATA_TEMPR56_1_),
	.B(Z_R_DATA_TEMPR57_1_),
	.C(Z_R_DATA_TEMPR58_1_),
	.D(Z_R_DATA_TEMPR59_1_)
);
// @49:3968
  OR4 OR4_475 (
	.Y(OR4_475_Y),
	.A(Z_R_DATA_TEMPR44_37_),
	.B(Z_R_DATA_TEMPR45_37_),
	.C(Z_R_DATA_TEMPR46_37_),
	.D(Z_R_DATA_TEMPR47_37_)
);
// @49:3966
  OR4 OR4_71 (
	.Y(OR4_71_Y),
	.A(Z_R_DATA_TEMPR36_24_),
	.B(Z_R_DATA_TEMPR37_24_),
	.C(Z_R_DATA_TEMPR38_24_),
	.D(Z_R_DATA_TEMPR39_24_)
);
// @49:3964
  OR4 OR4_216 (
	.Y(OR4_216_Y),
	.A(OR4_700_Y),
	.B(OR4_445_Y),
	.C(OR4_708_Y),
	.D(OR4_412_Y)
);
// @49:3959
  OR4 OR4_35 (
	.Y(OR4_35_Y),
	.A(Z_R_DATA_TEMPR52_22_),
	.B(Z_R_DATA_TEMPR53_22_),
	.C(Z_R_DATA_TEMPR54_22_),
	.D(Z_R_DATA_TEMPR55_22_)
);
// @49:3955
  OR4 OR4_619 (
	.Y(OR4_619_Y),
	.A(Z_R_DATA_TEMPR32_2_),
	.B(Z_R_DATA_TEMPR33_2_),
	.C(Z_R_DATA_TEMPR34_2_),
	.D(Z_R_DATA_TEMPR35_2_)
);
// @49:3949
  OR4 OR4_295 (
	.Y(OR4_295_Y),
	.A(Z_R_DATA_TEMPR36_27_),
	.B(Z_R_DATA_TEMPR37_27_),
	.C(Z_R_DATA_TEMPR38_27_),
	.D(Z_R_DATA_TEMPR39_27_)
);
// @49:3947
  OR4 OR4_366 (
	.Y(OR4_366_Y),
	.A(Z_R_DATA_TEMPR32_3_),
	.B(Z_R_DATA_TEMPR33_3_),
	.C(Z_R_DATA_TEMPR34_3_),
	.D(Z_R_DATA_TEMPR35_3_)
);
// @49:3940
  OR4 OR4_517 (
	.Y(OR4_517_Y),
	.A(Z_R_DATA_TEMPR8_23_),
	.B(Z_R_DATA_TEMPR9_23_),
	.C(Z_R_DATA_TEMPR10_23_),
	.D(Z_R_DATA_TEMPR11_23_)
);
// @49:3937
  OR4 OR4_742 (
	.Y(OR4_742_Y),
	.A(Z_R_DATA_TEMPR52_23_),
	.B(Z_R_DATA_TEMPR53_23_),
	.C(Z_R_DATA_TEMPR54_23_),
	.D(Z_R_DATA_TEMPR55_23_)
);
// @49:3930
  OR4 OR4_634 (
	.Y(OR4_634_Y),
	.A(Z_R_DATA_TEMPR28_5_),
	.B(Z_R_DATA_TEMPR29_5_),
	.C(Z_R_DATA_TEMPR30_5_),
	.D(Z_R_DATA_TEMPR31_5_)
);
// @49:3927
  OR4 OR4_497 (
	.Y(OR4_497_Y),
	.A(Z_R_DATA_TEMPR24_23_),
	.B(Z_R_DATA_TEMPR25_23_),
	.C(Z_R_DATA_TEMPR26_23_),
	.D(Z_R_DATA_TEMPR27_23_)
);
// @49:3924
  OR4 OR4_289 (
	.Y(OR4_289_Y),
	.A(Z_R_DATA_TEMPR40_22_),
	.B(Z_R_DATA_TEMPR41_22_),
	.C(Z_R_DATA_TEMPR42_22_),
	.D(Z_R_DATA_TEMPR43_22_)
);
// @49:3921
  OR4 OR4_252 (
	.Y(OR4_252_Y),
	.A(Z_R_DATA_TEMPR20_30_),
	.B(Z_R_DATA_TEMPR21_30_),
	.C(Z_R_DATA_TEMPR22_30_),
	.D(Z_R_DATA_TEMPR23_30_)
);
// @49:3919
  OR4 OR4_195 (
	.Y(OR4_195_Y),
	.A(Z_R_DATA_TEMPR8_6_),
	.B(Z_R_DATA_TEMPR9_6_),
	.C(Z_R_DATA_TEMPR10_6_),
	.D(Z_R_DATA_TEMPR11_6_)
);
// @49:3914
  OR4 OR4_236 (
	.Y(OR4_236_Y),
	.A(Z_R_DATA_TEMPR48_37_),
	.B(Z_R_DATA_TEMPR49_37_),
	.C(Z_R_DATA_TEMPR50_37_),
	.D(Z_R_DATA_TEMPR51_37_)
);
// @49:3872
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_9_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR36_39_, Z_R_DATA_TEMPR36_38_, Z_R_DATA_TEMPR36_37_, Z_R_DATA_TEMPR36_36_, Z_R_DATA_TEMPR36_35_, Z_R_DATA_TEMPR36_34_, Z_R_DATA_TEMPR36_33_, Z_R_DATA_TEMPR36_32_, Z_R_DATA_TEMPR36_31_, Z_R_DATA_TEMPR36_30_, Z_R_DATA_TEMPR36_29_, Z_R_DATA_TEMPR36_28_, Z_R_DATA_TEMPR36_27_, Z_R_DATA_TEMPR36_26_, Z_R_DATA_TEMPR36_25_, Z_R_DATA_TEMPR36_24_, Z_R_DATA_TEMPR36_23_, Z_R_DATA_TEMPR36_22_, Z_R_DATA_TEMPR36_21_, Z_R_DATA_TEMPR36_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_9_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR36_19_, Z_R_DATA_TEMPR36_18_, Z_R_DATA_TEMPR36_17_, Z_R_DATA_TEMPR36_16_, Z_R_DATA_TEMPR36_15_, Z_R_DATA_TEMPR36_14_, Z_R_DATA_TEMPR36_13_, Z_R_DATA_TEMPR36_12_, Z_R_DATA_TEMPR36_11_, Z_R_DATA_TEMPR36_10_, Z_R_DATA_TEMPR36_9_, Z_R_DATA_TEMPR36_8_, Z_R_DATA_TEMPR36_7_, Z_R_DATA_TEMPR36_6_, Z_R_DATA_TEMPR36_5_, Z_R_DATA_TEMPR36_4_, Z_R_DATA_TEMPR36_3_, Z_R_DATA_TEMPR36_2_, Z_R_DATA_TEMPR36_1_, Z_R_DATA_TEMPR36_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_36__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%36%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3867
  OR4 OR4_345 (
	.Y(OR4_345_Y),
	.A(Z_R_DATA_TEMPR28_13_),
	.B(Z_R_DATA_TEMPR29_13_),
	.C(Z_R_DATA_TEMPR30_13_),
	.D(Z_R_DATA_TEMPR31_13_)
);
// @49:3862
  OR4 OR4_639 (
	.Y(OR4_639_Y),
	.A(Z_R_DATA_TEMPR52_26_),
	.B(Z_R_DATA_TEMPR53_26_),
	.C(Z_R_DATA_TEMPR54_26_),
	.D(Z_R_DATA_TEMPR55_26_)
);
// @49:3860
  OR4 OR4_11 (
	.Y(OR4_11_Y),
	.A(Z_R_DATA_TEMPR4_1_),
	.B(Z_R_DATA_TEMPR5_1_),
	.C(Z_R_DATA_TEMPR6_1_),
	.D(Z_R_DATA_TEMPR7_1_)
);
// @49:3818
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_9_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR39_39_, Z_R_DATA_TEMPR39_38_, Z_R_DATA_TEMPR39_37_, Z_R_DATA_TEMPR39_36_, Z_R_DATA_TEMPR39_35_, Z_R_DATA_TEMPR39_34_, Z_R_DATA_TEMPR39_33_, Z_R_DATA_TEMPR39_32_, Z_R_DATA_TEMPR39_31_, Z_R_DATA_TEMPR39_30_, Z_R_DATA_TEMPR39_29_, Z_R_DATA_TEMPR39_28_, Z_R_DATA_TEMPR39_27_, Z_R_DATA_TEMPR39_26_, Z_R_DATA_TEMPR39_25_, Z_R_DATA_TEMPR39_24_, Z_R_DATA_TEMPR39_23_, Z_R_DATA_TEMPR39_22_, Z_R_DATA_TEMPR39_21_, Z_R_DATA_TEMPR39_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_9_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR39_19_, Z_R_DATA_TEMPR39_18_, Z_R_DATA_TEMPR39_17_, Z_R_DATA_TEMPR39_16_, Z_R_DATA_TEMPR39_15_, Z_R_DATA_TEMPR39_14_, Z_R_DATA_TEMPR39_13_, Z_R_DATA_TEMPR39_12_, Z_R_DATA_TEMPR39_11_, Z_R_DATA_TEMPR39_10_, Z_R_DATA_TEMPR39_9_, Z_R_DATA_TEMPR39_8_, Z_R_DATA_TEMPR39_7_, Z_R_DATA_TEMPR39_6_, Z_R_DATA_TEMPR39_5_, Z_R_DATA_TEMPR39_4_, Z_R_DATA_TEMPR39_3_, Z_R_DATA_TEMPR39_2_, Z_R_DATA_TEMPR39_1_, Z_R_DATA_TEMPR39_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_39__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%39%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3811
  OR4 OR4_551 (
	.Y(OR4_551_Y),
	.A(Z_R_DATA_TEMPR60_26_),
	.B(Z_R_DATA_TEMPR61_26_),
	.C(Z_R_DATA_TEMPR62_26_),
	.D(Z_R_DATA_TEMPR63_26_)
);
// @49:3806
  OR4 OR4_312 (
	.Y(OR4_312_Y),
	.A(Z_R_DATA_TEMPR52_33_),
	.B(Z_R_DATA_TEMPR53_33_),
	.C(Z_R_DATA_TEMPR54_33_),
	.D(Z_R_DATA_TEMPR55_33_)
);
// @49:3801
  OR4 OR4_537 (
	.Y(OR4_537_Y),
	.A(Z_R_DATA_TEMPR8_20_),
	.B(Z_R_DATA_TEMPR9_20_),
	.C(Z_R_DATA_TEMPR10_20_),
	.D(Z_R_DATA_TEMPR11_20_)
);
// @49:3795
  OR4 OR4_128 (
	.Y(OR4_128_Y),
	.A(Z_R_DATA_TEMPR40_12_),
	.B(Z_R_DATA_TEMPR41_12_),
	.C(Z_R_DATA_TEMPR42_12_),
	.D(Z_R_DATA_TEMPR43_12_)
);
// @49:3753
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_7_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR30_39_, Z_R_DATA_TEMPR30_38_, Z_R_DATA_TEMPR30_37_, Z_R_DATA_TEMPR30_36_, Z_R_DATA_TEMPR30_35_, Z_R_DATA_TEMPR30_34_, Z_R_DATA_TEMPR30_33_, Z_R_DATA_TEMPR30_32_, Z_R_DATA_TEMPR30_31_, Z_R_DATA_TEMPR30_30_, Z_R_DATA_TEMPR30_29_, Z_R_DATA_TEMPR30_28_, Z_R_DATA_TEMPR30_27_, Z_R_DATA_TEMPR30_26_, Z_R_DATA_TEMPR30_25_, Z_R_DATA_TEMPR30_24_, Z_R_DATA_TEMPR30_23_, Z_R_DATA_TEMPR30_22_, Z_R_DATA_TEMPR30_21_, Z_R_DATA_TEMPR30_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_7_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR30_19_, Z_R_DATA_TEMPR30_18_, Z_R_DATA_TEMPR30_17_, Z_R_DATA_TEMPR30_16_, Z_R_DATA_TEMPR30_15_, Z_R_DATA_TEMPR30_14_, Z_R_DATA_TEMPR30_13_, Z_R_DATA_TEMPR30_12_, Z_R_DATA_TEMPR30_11_, Z_R_DATA_TEMPR30_10_, Z_R_DATA_TEMPR30_9_, Z_R_DATA_TEMPR30_8_, Z_R_DATA_TEMPR30_7_, Z_R_DATA_TEMPR30_6_, Z_R_DATA_TEMPR30_5_, Z_R_DATA_TEMPR30_4_, Z_R_DATA_TEMPR30_3_, Z_R_DATA_TEMPR30_2_, Z_R_DATA_TEMPR30_1_, Z_R_DATA_TEMPR30_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_30__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%30%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3709
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_13_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR55_39_, Z_R_DATA_TEMPR55_38_, Z_R_DATA_TEMPR55_37_, Z_R_DATA_TEMPR55_36_, Z_R_DATA_TEMPR55_35_, Z_R_DATA_TEMPR55_34_, Z_R_DATA_TEMPR55_33_, Z_R_DATA_TEMPR55_32_, Z_R_DATA_TEMPR55_31_, Z_R_DATA_TEMPR55_30_, Z_R_DATA_TEMPR55_29_, Z_R_DATA_TEMPR55_28_, Z_R_DATA_TEMPR55_27_, Z_R_DATA_TEMPR55_26_, Z_R_DATA_TEMPR55_25_, Z_R_DATA_TEMPR55_24_, Z_R_DATA_TEMPR55_23_, Z_R_DATA_TEMPR55_22_, Z_R_DATA_TEMPR55_21_, Z_R_DATA_TEMPR55_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_13_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR55_19_, Z_R_DATA_TEMPR55_18_, Z_R_DATA_TEMPR55_17_, Z_R_DATA_TEMPR55_16_, Z_R_DATA_TEMPR55_15_, Z_R_DATA_TEMPR55_14_, Z_R_DATA_TEMPR55_13_, Z_R_DATA_TEMPR55_12_, Z_R_DATA_TEMPR55_11_, Z_R_DATA_TEMPR55_10_, Z_R_DATA_TEMPR55_9_, Z_R_DATA_TEMPR55_8_, Z_R_DATA_TEMPR55_7_, Z_R_DATA_TEMPR55_6_, Z_R_DATA_TEMPR55_5_, Z_R_DATA_TEMPR55_4_, Z_R_DATA_TEMPR55_3_, Z_R_DATA_TEMPR55_2_, Z_R_DATA_TEMPR55_1_, Z_R_DATA_TEMPR55_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_55__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%55%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3705
  OR4 OR4_82 (
	.Y(OR4_82_Y),
	.A(Z_R_DATA_TEMPR8_14_),
	.B(Z_R_DATA_TEMPR9_14_),
	.C(Z_R_DATA_TEMPR10_14_),
	.D(Z_R_DATA_TEMPR11_14_)
);
// @49:3661
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_3_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR12_39_, Z_R_DATA_TEMPR12_38_, Z_R_DATA_TEMPR12_37_, Z_R_DATA_TEMPR12_36_, Z_R_DATA_TEMPR12_35_, Z_R_DATA_TEMPR12_34_, Z_R_DATA_TEMPR12_33_, Z_R_DATA_TEMPR12_32_, Z_R_DATA_TEMPR12_31_, Z_R_DATA_TEMPR12_30_, Z_R_DATA_TEMPR12_29_, Z_R_DATA_TEMPR12_28_, Z_R_DATA_TEMPR12_27_, Z_R_DATA_TEMPR12_26_, Z_R_DATA_TEMPR12_25_, Z_R_DATA_TEMPR12_24_, Z_R_DATA_TEMPR12_23_, Z_R_DATA_TEMPR12_22_, Z_R_DATA_TEMPR12_21_, Z_R_DATA_TEMPR12_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_3_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR12_19_, Z_R_DATA_TEMPR12_18_, Z_R_DATA_TEMPR12_17_, Z_R_DATA_TEMPR12_16_, Z_R_DATA_TEMPR12_15_, Z_R_DATA_TEMPR12_14_, Z_R_DATA_TEMPR12_13_, Z_R_DATA_TEMPR12_12_, Z_R_DATA_TEMPR12_11_, Z_R_DATA_TEMPR12_10_, Z_R_DATA_TEMPR12_9_, Z_R_DATA_TEMPR12_8_, Z_R_DATA_TEMPR12_7_, Z_R_DATA_TEMPR12_6_, Z_R_DATA_TEMPR12_5_, Z_R_DATA_TEMPR12_4_, Z_R_DATA_TEMPR12_3_, Z_R_DATA_TEMPR12_2_, Z_R_DATA_TEMPR12_1_, Z_R_DATA_TEMPR12_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_12__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%12%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3657
  OR4 OR4_244 (
	.Y(OR4_244_Y),
	.A(Z_R_DATA_TEMPR0_3_),
	.B(Z_R_DATA_TEMPR1_3_),
	.C(Z_R_DATA_TEMPR2_3_),
	.D(Z_R_DATA_TEMPR3_3_)
);
// @49:3655
  OR4 OR4_774 (
	.Y(OR4_774_Y),
	.A(OR4_87_Y),
	.B(OR4_403_Y),
	.C(OR4_669_Y),
	.D(OR4_368_Y)
);
// @49:3653
  OR4 \OR4_R_DATA[26]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[22]),
	.A(OR4_310_Y),
	.B(OR4_736_Y),
	.C(OR4_77_Y),
	.D(OR4_117_Y)
);
// @49:3650
  OR4 OR4_416 (
	.Y(OR4_416_Y),
	.A(Z_R_DATA_TEMPR32_22_),
	.B(Z_R_DATA_TEMPR33_22_),
	.C(Z_R_DATA_TEMPR34_22_),
	.D(Z_R_DATA_TEMPR35_22_)
);
// @49:3648
  OR4 OR4_777 (
	.Y(OR4_777_Y),
	.A(Z_R_DATA_TEMPR60_0_),
	.B(Z_R_DATA_TEMPR61_0_),
	.C(Z_R_DATA_TEMPR62_0_),
	.D(Z_R_DATA_TEMPR63_0_)
);
// @49:3646
  OR4 OR4_743 (
	.Y(OR4_743_Y),
	.A(OR4_478_Y),
	.B(OR4_668_Y),
	.C(OR4_122_Y),
	.D(OR4_349_Y)
);
// @49:3644
  OR4 OR4_20 (
	.Y(OR4_20_Y),
	.A(Z_R_DATA_TEMPR32_1_),
	.B(Z_R_DATA_TEMPR33_1_),
	.C(Z_R_DATA_TEMPR34_1_),
	.D(Z_R_DATA_TEMPR35_1_)
);
// @49:3642
  OR4 OR4_704 (
	.Y(OR4_704_Y),
	.A(Z_R_DATA_TEMPR40_1_),
	.B(Z_R_DATA_TEMPR41_1_),
	.C(Z_R_DATA_TEMPR42_1_),
	.D(Z_R_DATA_TEMPR43_1_)
);
// @49:3639
  OR4 OR4_707 (
	.Y(OR4_707_Y),
	.A(Z_R_DATA_TEMPR40_30_),
	.B(Z_R_DATA_TEMPR41_30_),
	.C(Z_R_DATA_TEMPR42_30_),
	.D(Z_R_DATA_TEMPR43_30_)
);
// @49:3637
  OR4 OR4_728 (
	.Y(OR4_728_Y),
	.A(OR4_220_Y),
	.B(OR4_482_Y),
	.C(OR4_741_Y),
	.D(OR4_171_Y)
);
// @49:3635
  OR4 \OR4_R_DATA[20]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[16]),
	.A(OR4_585_Y),
	.B(OR4_774_Y),
	.C(OR4_331_Y),
	.D(OR4_28_Y)
);
// @49:3631
  OR4 OR4_51 (
	.Y(OR4_51_Y),
	.A(Z_R_DATA_TEMPR12_34_),
	.B(Z_R_DATA_TEMPR13_34_),
	.C(Z_R_DATA_TEMPR14_34_),
	.D(Z_R_DATA_TEMPR15_34_)
);
// @49:3628
  OR4 OR4_120 (
	.Y(OR4_120_Y),
	.A(Z_R_DATA_TEMPR16_26_),
	.B(Z_R_DATA_TEMPR17_26_),
	.C(Z_R_DATA_TEMPR18_26_),
	.D(Z_R_DATA_TEMPR19_26_)
);
// @49:3625
  OR4 OR4_327 (
	.Y(OR4_327_Y),
	.A(Z_R_DATA_TEMPR60_10_),
	.B(Z_R_DATA_TEMPR61_10_),
	.C(Z_R_DATA_TEMPR62_10_),
	.D(Z_R_DATA_TEMPR63_10_)
);
// @49:3623
  OR4 OR4_147 (
	.Y(OR4_147_Y),
	.A(Z_R_DATA_TEMPR20_5_),
	.B(Z_R_DATA_TEMPR21_5_),
	.C(Z_R_DATA_TEMPR22_5_),
	.D(Z_R_DATA_TEMPR23_5_)
);
// @49:3616
  OR4 OR4_247 (
	.Y(OR4_247_Y),
	.A(Z_R_DATA_TEMPR12_5_),
	.B(Z_R_DATA_TEMPR13_5_),
	.C(Z_R_DATA_TEMPR14_5_),
	.D(Z_R_DATA_TEMPR15_5_)
);
// @49:3614
  OR4 OR4_13 (
	.Y(OR4_13_Y),
	.A(Z_R_DATA_TEMPR24_21_),
	.B(Z_R_DATA_TEMPR25_21_),
	.C(Z_R_DATA_TEMPR26_21_),
	.D(Z_R_DATA_TEMPR27_21_)
);
// @49:3612
  OR4 OR4_332 (
	.Y(OR4_332_Y),
	.A(OR4_4_Y),
	.B(OR4_720_Y),
	.C(OR4_428_Y),
	.D(OR4_681_Y)
);
// @49:3610
  OR4 OR4_183 (
	.Y(OR4_183_Y),
	.A(Z_R_DATA_TEMPR40_5_),
	.B(Z_R_DATA_TEMPR41_5_),
	.C(Z_R_DATA_TEMPR42_5_),
	.D(Z_R_DATA_TEMPR43_5_)
);
// @49:3606
  OR4 \OR4_R_DATA[21]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[17]),
	.A(OR4_731_Y),
	.B(OR4_696_Y),
	.C(OR4_710_Y),
	.D(OR4_459_Y)
);
// @49:3598
  OR4 OR4_198 (
	.Y(OR4_198_Y),
	.A(Z_R_DATA_TEMPR16_16_),
	.B(Z_R_DATA_TEMPR17_16_),
	.C(Z_R_DATA_TEMPR18_16_),
	.D(Z_R_DATA_TEMPR19_16_)
);
// @49:3595
  OR4 OR4_651 (
	.Y(OR4_651_Y),
	.A(Z_R_DATA_TEMPR56_31_),
	.B(Z_R_DATA_TEMPR57_31_),
	.C(Z_R_DATA_TEMPR58_31_),
	.D(Z_R_DATA_TEMPR59_31_)
);
// @49:3592
  OR4 OR4_453 (
	.Y(OR4_453_Y),
	.A(Z_R_DATA_TEMPR12_33_),
	.B(Z_R_DATA_TEMPR13_33_),
	.C(Z_R_DATA_TEMPR14_33_),
	.D(Z_R_DATA_TEMPR15_33_)
);
// @49:3590
  OR4 OR4_89 (
	.Y(OR4_89_Y),
	.A(Z_R_DATA_TEMPR24_4_),
	.B(Z_R_DATA_TEMPR25_4_),
	.C(Z_R_DATA_TEMPR26_4_),
	.D(Z_R_DATA_TEMPR27_4_)
);
// @49:3588
  OR4 OR4_436 (
	.Y(OR4_436_Y),
	.A(OR4_112_Y),
	.B(OR4_32_Y),
	.C(OR4_542_Y),
	.D(OR4_795_Y)
);
// @49:3586
  OR4 OR4_279 (
	.Y(OR4_279_Y),
	.A(OR4_644_Y),
	.B(OR4_396_Y),
	.C(OR4_427_Y),
	.D(OR4_145_Y)
);
// @49:3583
  OR4 OR4_516 (
	.Y(OR4_516_Y),
	.A(Z_R_DATA_TEMPR36_37_),
	.B(Z_R_DATA_TEMPR37_37_),
	.C(Z_R_DATA_TEMPR38_37_),
	.D(Z_R_DATA_TEMPR39_37_)
);
// @49:3581
  OR4 OR4_798 (
	.Y(OR4_798_Y),
	.A(Z_R_DATA_TEMPR4_14_),
	.B(Z_R_DATA_TEMPR5_14_),
	.C(Z_R_DATA_TEMPR6_14_),
	.D(Z_R_DATA_TEMPR7_14_)
);
// @49:3579
  OR4 OR4_209 (
	.Y(OR4_209_Y),
	.A(Z_R_DATA_TEMPR0_21_),
	.B(Z_R_DATA_TEMPR1_21_),
	.C(Z_R_DATA_TEMPR2_21_),
	.D(Z_R_DATA_TEMPR3_21_)
);
// @49:3576
  OR4 OR4_683 (
	.Y(OR4_683_Y),
	.A(Z_R_DATA_TEMPR28_27_),
	.B(Z_R_DATA_TEMPR29_27_),
	.C(Z_R_DATA_TEMPR30_27_),
	.D(Z_R_DATA_TEMPR31_27_)
);
// @49:3574
  OR4 OR4_53 (
	.Y(OR4_53_Y),
	.A(Z_R_DATA_TEMPR4_37_),
	.B(Z_R_DATA_TEMPR5_37_),
	.C(Z_R_DATA_TEMPR6_37_),
	.D(Z_R_DATA_TEMPR7_37_)
);
// @49:3572
  OR4 OR4_26 (
	.Y(OR4_26_Y),
	.A(Z_R_DATA_TEMPR60_23_),
	.B(Z_R_DATA_TEMPR61_23_),
	.C(Z_R_DATA_TEMPR62_23_),
	.D(Z_R_DATA_TEMPR63_23_)
);
// @49:3570
  OR4 OR4_538 (
	.Y(OR4_538_Y),
	.A(Z_R_DATA_TEMPR48_7_),
	.B(Z_R_DATA_TEMPR49_7_),
	.C(Z_R_DATA_TEMPR50_7_),
	.D(Z_R_DATA_TEMPR51_7_)
);
// @49:3567
  OR4 OR4_625 (
	.Y(OR4_625_Y),
	.A(Z_R_DATA_TEMPR16_37_),
	.B(Z_R_DATA_TEMPR17_37_),
	.C(Z_R_DATA_TEMPR18_37_),
	.D(Z_R_DATA_TEMPR19_37_)
);
// @49:3559
  OR4 OR4_397 (
	.Y(OR4_397_Y),
	.A(OR4_540_Y),
	.B(OR4_450_Y),
	.C(OR4_717_Y),
	.D(OR4_132_Y)
);
// @49:3557
  OR4 OR4_255 (
	.Y(OR4_255_Y),
	.A(OR4_569_Y),
	.B(OR4_725_Y),
	.C(OR4_44_Y),
	.D(OR4_744_Y)
);
// @49:3554
  OR4 OR4_767 (
	.Y(OR4_767_Y),
	.A(Z_R_DATA_TEMPR24_13_),
	.B(Z_R_DATA_TEMPR25_13_),
	.C(Z_R_DATA_TEMPR26_13_),
	.D(Z_R_DATA_TEMPR27_13_)
);
// @49:3552
  OR4 OR4_585 (
	.Y(OR4_585_Y),
	.A(OR4_527_Y),
	.B(OR4_358_Y),
	.C(OR4_537_Y),
	.D(OR4_94_Y)
);
// @49:3549
  OR4 OR4_711 (
	.Y(OR4_711_Y),
	.A(Z_R_DATA_TEMPR28_33_),
	.B(Z_R_DATA_TEMPR29_33_),
	.C(Z_R_DATA_TEMPR30_33_),
	.D(Z_R_DATA_TEMPR31_33_)
);
// @49:3547
  OR4 OR4_746 (
	.Y(OR4_746_Y),
	.A(Z_R_DATA_TEMPR56_7_),
	.B(Z_R_DATA_TEMPR57_7_),
	.C(Z_R_DATA_TEMPR58_7_),
	.D(Z_R_DATA_TEMPR59_7_)
);
// @49:3544
  OR4 OR4_647 (
	.Y(OR4_647_Y),
	.A(Z_R_DATA_TEMPR56_12_),
	.B(Z_R_DATA_TEMPR57_12_),
	.C(Z_R_DATA_TEMPR58_12_),
	.D(Z_R_DATA_TEMPR59_12_)
);
// @49:3541
  OR4 OR4_745 (
	.Y(OR4_745_Y),
	.A(Z_R_DATA_TEMPR12_37_),
	.B(Z_R_DATA_TEMPR13_37_),
	.C(Z_R_DATA_TEMPR14_37_),
	.D(Z_R_DATA_TEMPR15_37_)
);
// @49:3498
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_15_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR60_39_, Z_R_DATA_TEMPR60_38_, Z_R_DATA_TEMPR60_37_, Z_R_DATA_TEMPR60_36_, Z_R_DATA_TEMPR60_35_, Z_R_DATA_TEMPR60_34_, Z_R_DATA_TEMPR60_33_, Z_R_DATA_TEMPR60_32_, Z_R_DATA_TEMPR60_31_, Z_R_DATA_TEMPR60_30_, Z_R_DATA_TEMPR60_29_, Z_R_DATA_TEMPR60_28_, Z_R_DATA_TEMPR60_27_, Z_R_DATA_TEMPR60_26_, Z_R_DATA_TEMPR60_25_, Z_R_DATA_TEMPR60_24_, Z_R_DATA_TEMPR60_23_, Z_R_DATA_TEMPR60_22_, Z_R_DATA_TEMPR60_21_, Z_R_DATA_TEMPR60_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_15_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR60_19_, Z_R_DATA_TEMPR60_18_, Z_R_DATA_TEMPR60_17_, Z_R_DATA_TEMPR60_16_, Z_R_DATA_TEMPR60_15_, Z_R_DATA_TEMPR60_14_, Z_R_DATA_TEMPR60_13_, Z_R_DATA_TEMPR60_12_, Z_R_DATA_TEMPR60_11_, Z_R_DATA_TEMPR60_10_, Z_R_DATA_TEMPR60_9_, Z_R_DATA_TEMPR60_8_, Z_R_DATA_TEMPR60_7_, Z_R_DATA_TEMPR60_6_, Z_R_DATA_TEMPR60_5_, Z_R_DATA_TEMPR60_4_, Z_R_DATA_TEMPR60_3_, Z_R_DATA_TEMPR60_2_, Z_R_DATA_TEMPR60_1_, Z_R_DATA_TEMPR60_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_60__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%60%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3493
  OR4 OR4_172 (
	.Y(OR4_172_Y),
	.A(Z_R_DATA_TEMPR52_17_),
	.B(Z_R_DATA_TEMPR53_17_),
	.C(Z_R_DATA_TEMPR54_17_),
	.D(Z_R_DATA_TEMPR55_17_)
);
// @49:3490
  OR4 OR4_722 (
	.Y(OR4_722_Y),
	.A(Z_R_DATA_TEMPR12_31_),
	.B(Z_R_DATA_TEMPR13_31_),
	.C(Z_R_DATA_TEMPR14_31_),
	.D(Z_R_DATA_TEMPR15_31_)
);
// @49:3488
  OR4 OR4_690 (
	.Y(OR4_690_Y),
	.A(Z_R_DATA_TEMPR28_3_),
	.B(Z_R_DATA_TEMPR29_3_),
	.C(Z_R_DATA_TEMPR30_3_),
	.D(Z_R_DATA_TEMPR31_3_)
);
// @49:3444
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_6_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR25_39_, Z_R_DATA_TEMPR25_38_, Z_R_DATA_TEMPR25_37_, Z_R_DATA_TEMPR25_36_, Z_R_DATA_TEMPR25_35_, Z_R_DATA_TEMPR25_34_, Z_R_DATA_TEMPR25_33_, Z_R_DATA_TEMPR25_32_, Z_R_DATA_TEMPR25_31_, Z_R_DATA_TEMPR25_30_, Z_R_DATA_TEMPR25_29_, Z_R_DATA_TEMPR25_28_, Z_R_DATA_TEMPR25_27_, Z_R_DATA_TEMPR25_26_, Z_R_DATA_TEMPR25_25_, Z_R_DATA_TEMPR25_24_, Z_R_DATA_TEMPR25_23_, Z_R_DATA_TEMPR25_22_, Z_R_DATA_TEMPR25_21_, Z_R_DATA_TEMPR25_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_6_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR25_19_, Z_R_DATA_TEMPR25_18_, Z_R_DATA_TEMPR25_17_, Z_R_DATA_TEMPR25_16_, Z_R_DATA_TEMPR25_15_, Z_R_DATA_TEMPR25_14_, Z_R_DATA_TEMPR25_13_, Z_R_DATA_TEMPR25_12_, Z_R_DATA_TEMPR25_11_, Z_R_DATA_TEMPR25_10_, Z_R_DATA_TEMPR25_9_, Z_R_DATA_TEMPR25_8_, Z_R_DATA_TEMPR25_7_, Z_R_DATA_TEMPR25_6_, Z_R_DATA_TEMPR25_5_, Z_R_DATA_TEMPR25_4_, Z_R_DATA_TEMPR25_3_, Z_R_DATA_TEMPR25_2_, Z_R_DATA_TEMPR25_1_, Z_R_DATA_TEMPR25_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_25__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%25%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3440
  OR4 OR4_102 (
	.Y(OR4_102_Y),
	.A(Z_R_DATA_TEMPR0_32_),
	.B(Z_R_DATA_TEMPR1_32_),
	.C(Z_R_DATA_TEMPR2_32_),
	.D(Z_R_DATA_TEMPR3_32_)
);
// @49:3437
  OR4 OR4_457 (
	.Y(OR4_457_Y),
	.A(Z_R_DATA_TEMPR32_16_),
	.B(Z_R_DATA_TEMPR33_16_),
	.C(Z_R_DATA_TEMPR34_16_),
	.D(Z_R_DATA_TEMPR35_16_)
);
// @49:3431
  OR4 OR4_155 (
	.Y(OR4_155_Y),
	.A(OR4_66_Y),
	.B(OR4_742_Y),
	.C(OR4_612_Y),
	.D(OR4_26_Y)
);
// @49:3386
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_12_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR48_39_, Z_R_DATA_TEMPR48_38_, Z_R_DATA_TEMPR48_37_, Z_R_DATA_TEMPR48_36_, Z_R_DATA_TEMPR48_35_, Z_R_DATA_TEMPR48_34_, Z_R_DATA_TEMPR48_33_, Z_R_DATA_TEMPR48_32_, Z_R_DATA_TEMPR48_31_, Z_R_DATA_TEMPR48_30_, Z_R_DATA_TEMPR48_29_, Z_R_DATA_TEMPR48_28_, Z_R_DATA_TEMPR48_27_, Z_R_DATA_TEMPR48_26_, Z_R_DATA_TEMPR48_25_, Z_R_DATA_TEMPR48_24_, Z_R_DATA_TEMPR48_23_, Z_R_DATA_TEMPR48_22_, Z_R_DATA_TEMPR48_21_, Z_R_DATA_TEMPR48_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_12_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR48_19_, Z_R_DATA_TEMPR48_18_, Z_R_DATA_TEMPR48_17_, Z_R_DATA_TEMPR48_16_, Z_R_DATA_TEMPR48_15_, Z_R_DATA_TEMPR48_14_, Z_R_DATA_TEMPR48_13_, Z_R_DATA_TEMPR48_12_, Z_R_DATA_TEMPR48_11_, Z_R_DATA_TEMPR48_10_, Z_R_DATA_TEMPR48_9_, Z_R_DATA_TEMPR48_8_, Z_R_DATA_TEMPR48_7_, Z_R_DATA_TEMPR48_6_, Z_R_DATA_TEMPR48_5_, Z_R_DATA_TEMPR48_4_, Z_R_DATA_TEMPR48_3_, Z_R_DATA_TEMPR48_2_, Z_R_DATA_TEMPR48_1_, Z_R_DATA_TEMPR48_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_48__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%48%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3381
  OR4 OR4_536 (
	.Y(OR4_536_Y),
	.A(Z_R_DATA_TEMPR32_25_),
	.B(Z_R_DATA_TEMPR33_25_),
	.C(Z_R_DATA_TEMPR34_25_),
	.D(Z_R_DATA_TEMPR35_25_)
);
// @49:3378
  OR4 OR4_325 (
	.Y(OR4_325_Y),
	.A(Z_R_DATA_TEMPR32_23_),
	.B(Z_R_DATA_TEMPR33_23_),
	.C(Z_R_DATA_TEMPR34_23_),
	.D(Z_R_DATA_TEMPR35_23_)
);
// @49:3376
  OR4 OR4_38 (
	.Y(OR4_38_Y),
	.A(Z_R_DATA_TEMPR52_1_),
	.B(Z_R_DATA_TEMPR53_1_),
	.C(Z_R_DATA_TEMPR54_1_),
	.D(Z_R_DATA_TEMPR55_1_)
);
// @49:3374
  OR4 OR4_62 (
	.Y(OR4_62_Y),
	.A(OR4_45_Y),
	.B(OR4_200_Y),
	.C(OR4_317_Y),
	.D(OR4_228_Y)
);
// @49:3371
  OR4 OR4_695 (
	.Y(OR4_695_Y),
	.A(Z_R_DATA_TEMPR36_22_),
	.B(Z_R_DATA_TEMPR37_22_),
	.C(Z_R_DATA_TEMPR38_22_),
	.D(Z_R_DATA_TEMPR39_22_)
);
// @49:3369
  OR4 OR4_731 (
	.Y(OR4_731_Y),
	.A(OR4_209_Y),
	.B(OR4_342_Y),
	.C(OR4_340_Y),
	.D(OR4_471_Y)
);
// @49:3363
  OR4 OR4_173 (
	.Y(OR4_173_Y),
	.A(Z_R_DATA_TEMPR24_15_),
	.B(Z_R_DATA_TEMPR25_15_),
	.C(Z_R_DATA_TEMPR26_15_),
	.D(Z_R_DATA_TEMPR27_15_)
);
// @49:3361
  OR4 \OR4_R_DATA[13]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[11]),
	.A(OR4_484_Y),
	.B(OR4_288_Y),
	.C(OR4_255_Y),
	.D(OR4_231_Y)
);
// @49:3358
  OR4 OR4_380 (
	.Y(OR4_380_Y),
	.A(Z_R_DATA_TEMPR16_31_),
	.B(Z_R_DATA_TEMPR17_31_),
	.C(Z_R_DATA_TEMPR18_31_),
	.D(Z_R_DATA_TEMPR19_31_)
);
// @49:3356
  OR4 OR4_792 (
	.Y(OR4_792_Y),
	.A(Z_R_DATA_TEMPR32_4_),
	.B(Z_R_DATA_TEMPR33_4_),
	.C(Z_R_DATA_TEMPR34_4_),
	.D(Z_R_DATA_TEMPR35_4_)
);
// @49:3354
  OR4 OR4_149 (
	.Y(OR4_149_Y),
	.A(OR4_457_Y),
	.B(OR4_616_Y),
	.C(OR4_727_Y),
	.D(OR4_641_Y)
);
// @49:3352
  OR4 OR4_224 (
	.Y(OR4_224_Y),
	.A(OR4_338_Y),
	.B(OR4_252_Y),
	.C(OR4_239_Y),
	.D(OR4_70_Y)
);
// @49:3350
  OR4 OR4_103 (
	.Y(OR4_103_Y),
	.A(Z_R_DATA_TEMPR0_6_),
	.B(Z_R_DATA_TEMPR1_6_),
	.C(Z_R_DATA_TEMPR2_6_),
	.D(Z_R_DATA_TEMPR3_6_)
);
// @49:3348
  OR4 OR4_723 (
	.Y(OR4_723_Y),
	.A(Z_R_DATA_TEMPR0_12_),
	.B(Z_R_DATA_TEMPR1_12_),
	.C(Z_R_DATA_TEMPR2_12_),
	.D(Z_R_DATA_TEMPR3_12_)
);
// @49:3346
  OR4 OR4_134 (
	.Y(OR4_134_Y),
	.A(OR4_261_Y),
	.B(OR4_379_Y),
	.C(OR4_469_Y),
	.D(OR4_584_Y)
);
// @49:3343
  OR4 OR4_316 (
	.Y(OR4_316_Y),
	.A(Z_R_DATA_TEMPR12_15_),
	.B(Z_R_DATA_TEMPR13_15_),
	.C(Z_R_DATA_TEMPR14_15_),
	.D(Z_R_DATA_TEMPR15_15_)
);
// @49:3338
  OR4 OR4_162 (
	.Y(OR4_162_Y),
	.A(Z_R_DATA_TEMPR12_12_),
	.B(Z_R_DATA_TEMPR13_12_),
	.C(Z_R_DATA_TEMPR14_12_),
	.D(Z_R_DATA_TEMPR15_12_)
);
// @49:3335
  OR4 OR4_348 (
	.Y(OR4_348_Y),
	.A(Z_R_DATA_TEMPR36_31_),
	.B(Z_R_DATA_TEMPR37_31_),
	.C(Z_R_DATA_TEMPR38_31_),
	.D(Z_R_DATA_TEMPR39_31_)
);
// @49:3332
  OR4 OR4_127 (
	.Y(OR4_127_Y),
	.A(Z_R_DATA_TEMPR36_15_),
	.B(Z_R_DATA_TEMPR37_15_),
	.C(Z_R_DATA_TEMPR38_15_),
	.D(Z_R_DATA_TEMPR39_15_)
);
// @49:3330
  OR4 OR4_414 (
	.Y(OR4_414_Y),
	.A(Z_R_DATA_TEMPR56_5_),
	.B(Z_R_DATA_TEMPR57_5_),
	.C(Z_R_DATA_TEMPR58_5_),
	.D(Z_R_DATA_TEMPR59_5_)
);
// @49:3327
  OR4 OR4_395 (
	.Y(OR4_395_Y),
	.A(Z_R_DATA_TEMPR60_36_),
	.B(Z_R_DATA_TEMPR61_36_),
	.C(Z_R_DATA_TEMPR62_36_),
	.D(Z_R_DATA_TEMPR63_36_)
);
// @49:3324
  OR4 OR4_673 (
	.Y(OR4_673_Y),
	.A(Z_R_DATA_TEMPR60_33_),
	.B(Z_R_DATA_TEMPR61_33_),
	.C(Z_R_DATA_TEMPR62_33_),
	.D(Z_R_DATA_TEMPR63_33_)
);
// @49:3319
  OR4 OR4_69 (
	.Y(OR4_69_Y),
	.A(Z_R_DATA_TEMPR20_33_),
	.B(Z_R_DATA_TEMPR21_33_),
	.C(Z_R_DATA_TEMPR22_33_),
	.D(Z_R_DATA_TEMPR23_33_)
);
// @49:3317
  OR4 OR4_603 (
	.Y(OR4_603_Y),
	.A(OR4_21_Y),
	.B(OR4_574_Y),
	.C(OR4_605_Y),
	.D(OR4_61_Y)
);
// @49:3275
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_4_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR16_39_, Z_R_DATA_TEMPR16_38_, Z_R_DATA_TEMPR16_37_, Z_R_DATA_TEMPR16_36_, Z_R_DATA_TEMPR16_35_, Z_R_DATA_TEMPR16_34_, Z_R_DATA_TEMPR16_33_, Z_R_DATA_TEMPR16_32_, Z_R_DATA_TEMPR16_31_, Z_R_DATA_TEMPR16_30_, Z_R_DATA_TEMPR16_29_, Z_R_DATA_TEMPR16_28_, Z_R_DATA_TEMPR16_27_, Z_R_DATA_TEMPR16_26_, Z_R_DATA_TEMPR16_25_, Z_R_DATA_TEMPR16_24_, Z_R_DATA_TEMPR16_23_, Z_R_DATA_TEMPR16_22_, Z_R_DATA_TEMPR16_21_, Z_R_DATA_TEMPR16_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_4_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR16_19_, Z_R_DATA_TEMPR16_18_, Z_R_DATA_TEMPR16_17_, Z_R_DATA_TEMPR16_16_, Z_R_DATA_TEMPR16_15_, Z_R_DATA_TEMPR16_14_, Z_R_DATA_TEMPR16_13_, Z_R_DATA_TEMPR16_12_, Z_R_DATA_TEMPR16_11_, Z_R_DATA_TEMPR16_10_, Z_R_DATA_TEMPR16_9_, Z_R_DATA_TEMPR16_8_, Z_R_DATA_TEMPR16_7_, Z_R_DATA_TEMPR16_6_, Z_R_DATA_TEMPR16_5_, Z_R_DATA_TEMPR16_4_, Z_R_DATA_TEMPR16_3_, Z_R_DATA_TEMPR16_2_, Z_R_DATA_TEMPR16_1_, Z_R_DATA_TEMPR16_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_16__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%16%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3270
  OR4 OR4_575 (
	.Y(OR4_575_Y),
	.A(Z_R_DATA_TEMPR52_12_),
	.B(Z_R_DATA_TEMPR53_12_),
	.C(Z_R_DATA_TEMPR54_12_),
	.D(Z_R_DATA_TEMPR55_12_)
);
// @49:3268
  OR4 OR4_581 (
	.Y(OR4_581_Y),
	.A(OR4_294_Y),
	.B(OR4_203_Y),
	.C(OR4_707_Y),
	.D(OR4_161_Y)
);
// @49:3264
  OR4 \OR4_R_DATA[12]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[10]),
	.A(OR4_573_Y),
	.B(OR4_554_Y),
	.C(OR4_446_Y),
	.D(OR4_80_Y)
);
// @49:3261
  OR4 OR4_158 (
	.Y(OR4_158_Y),
	.A(Z_R_DATA_TEMPR24_32_),
	.B(Z_R_DATA_TEMPR25_32_),
	.C(Z_R_DATA_TEMPR26_32_),
	.D(Z_R_DATA_TEMPR27_32_)
);
// @49:3259
  OR4 OR4_146 (
	.Y(OR4_146_Y),
	.A(OR4_380_Y),
	.B(OR4_390_Y),
	.C(OR4_381_Y),
	.D(OR4_233_Y)
);
// @49:3222
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_1_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR5_39_, Z_R_DATA_TEMPR5_38_, Z_R_DATA_TEMPR5_37_, Z_R_DATA_TEMPR5_36_, Z_R_DATA_TEMPR5_35_, Z_R_DATA_TEMPR5_34_, Z_R_DATA_TEMPR5_33_, Z_R_DATA_TEMPR5_32_, Z_R_DATA_TEMPR5_31_, Z_R_DATA_TEMPR5_30_, Z_R_DATA_TEMPR5_29_, Z_R_DATA_TEMPR5_28_, Z_R_DATA_TEMPR5_27_, Z_R_DATA_TEMPR5_26_, Z_R_DATA_TEMPR5_25_, Z_R_DATA_TEMPR5_24_, Z_R_DATA_TEMPR5_23_, Z_R_DATA_TEMPR5_22_, Z_R_DATA_TEMPR5_21_, Z_R_DATA_TEMPR5_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_1_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR5_19_, Z_R_DATA_TEMPR5_18_, Z_R_DATA_TEMPR5_17_, Z_R_DATA_TEMPR5_16_, Z_R_DATA_TEMPR5_15_, Z_R_DATA_TEMPR5_14_, Z_R_DATA_TEMPR5_13_, Z_R_DATA_TEMPR5_12_, Z_R_DATA_TEMPR5_11_, Z_R_DATA_TEMPR5_10_, Z_R_DATA_TEMPR5_9_, Z_R_DATA_TEMPR5_8_, Z_R_DATA_TEMPR5_7_, Z_R_DATA_TEMPR5_6_, Z_R_DATA_TEMPR5_5_, Z_R_DATA_TEMPR5_4_, Z_R_DATA_TEMPR5_3_, Z_R_DATA_TEMPR5_2_, Z_R_DATA_TEMPR5_1_, Z_R_DATA_TEMPR5_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_5__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%5%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3216
  OR4 \OR4_R_DATA[24]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[20]),
	.A(OR4_692_Y),
	.B(OR4_417_Y),
	.C(OR4_5_Y),
	.D(OR4_356_Y)
);
// @49:3168
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_13_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR52_39_, Z_R_DATA_TEMPR52_38_, Z_R_DATA_TEMPR52_37_, Z_R_DATA_TEMPR52_36_, Z_R_DATA_TEMPR52_35_, Z_R_DATA_TEMPR52_34_, Z_R_DATA_TEMPR52_33_, Z_R_DATA_TEMPR52_32_, Z_R_DATA_TEMPR52_31_, Z_R_DATA_TEMPR52_30_, Z_R_DATA_TEMPR52_29_, Z_R_DATA_TEMPR52_28_, Z_R_DATA_TEMPR52_27_, Z_R_DATA_TEMPR52_26_, Z_R_DATA_TEMPR52_25_, Z_R_DATA_TEMPR52_24_, Z_R_DATA_TEMPR52_23_, Z_R_DATA_TEMPR52_22_, Z_R_DATA_TEMPR52_21_, Z_R_DATA_TEMPR52_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_13_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR52_19_, Z_R_DATA_TEMPR52_18_, Z_R_DATA_TEMPR52_17_, Z_R_DATA_TEMPR52_16_, Z_R_DATA_TEMPR52_15_, Z_R_DATA_TEMPR52_14_, Z_R_DATA_TEMPR52_13_, Z_R_DATA_TEMPR52_12_, Z_R_DATA_TEMPR52_11_, Z_R_DATA_TEMPR52_10_, Z_R_DATA_TEMPR52_9_, Z_R_DATA_TEMPR52_8_, Z_R_DATA_TEMPR52_7_, Z_R_DATA_TEMPR52_6_, Z_R_DATA_TEMPR52_5_, Z_R_DATA_TEMPR52_4_, Z_R_DATA_TEMPR52_3_, Z_R_DATA_TEMPR52_2_, Z_R_DATA_TEMPR52_1_, Z_R_DATA_TEMPR52_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_52__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%52%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3124
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_4_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR19_39_, Z_R_DATA_TEMPR19_38_, Z_R_DATA_TEMPR19_37_, Z_R_DATA_TEMPR19_36_, Z_R_DATA_TEMPR19_35_, Z_R_DATA_TEMPR19_34_, Z_R_DATA_TEMPR19_33_, Z_R_DATA_TEMPR19_32_, Z_R_DATA_TEMPR19_31_, Z_R_DATA_TEMPR19_30_, Z_R_DATA_TEMPR19_29_, Z_R_DATA_TEMPR19_28_, Z_R_DATA_TEMPR19_27_, Z_R_DATA_TEMPR19_26_, Z_R_DATA_TEMPR19_25_, Z_R_DATA_TEMPR19_24_, Z_R_DATA_TEMPR19_23_, Z_R_DATA_TEMPR19_22_, Z_R_DATA_TEMPR19_21_, Z_R_DATA_TEMPR19_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_4_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR19_19_, Z_R_DATA_TEMPR19_18_, Z_R_DATA_TEMPR19_17_, Z_R_DATA_TEMPR19_16_, Z_R_DATA_TEMPR19_15_, Z_R_DATA_TEMPR19_14_, Z_R_DATA_TEMPR19_13_, Z_R_DATA_TEMPR19_12_, Z_R_DATA_TEMPR19_11_, Z_R_DATA_TEMPR19_10_, Z_R_DATA_TEMPR19_9_, Z_R_DATA_TEMPR19_8_, Z_R_DATA_TEMPR19_7_, Z_R_DATA_TEMPR19_6_, Z_R_DATA_TEMPR19_5_, Z_R_DATA_TEMPR19_4_, Z_R_DATA_TEMPR19_3_, Z_R_DATA_TEMPR19_2_, Z_R_DATA_TEMPR19_1_, Z_R_DATA_TEMPR19_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_19__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%19%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3119
  OR4 OR4_294 (
	.Y(OR4_294_Y),
	.A(Z_R_DATA_TEMPR32_30_),
	.B(Z_R_DATA_TEMPR33_30_),
	.C(Z_R_DATA_TEMPR34_30_),
	.D(Z_R_DATA_TEMPR35_30_)
);
// @49:3114
  OR4 OR4_793 (
	.Y(OR4_793_Y),
	.A(Z_R_DATA_TEMPR52_37_),
	.B(Z_R_DATA_TEMPR53_37_),
	.C(Z_R_DATA_TEMPR54_37_),
	.D(Z_R_DATA_TEMPR55_37_)
);
// @49:3112
  OR4 OR4_415 (
	.Y(OR4_415_Y),
	.A(OR4_328_Y),
	.B(OR4_212_Y),
	.C(OR4_470_Y),
	.D(OR4_690_Y)
);
// @49:3107
  OR4 OR4_740 (
	.Y(OR4_740_Y),
	.A(Z_R_DATA_TEMPR60_7_),
	.B(Z_R_DATA_TEMPR61_7_),
	.C(Z_R_DATA_TEMPR62_7_),
	.D(Z_R_DATA_TEMPR63_7_)
);
// @49:3065
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_2_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR10_39_, Z_R_DATA_TEMPR10_38_, Z_R_DATA_TEMPR10_37_, Z_R_DATA_TEMPR10_36_, Z_R_DATA_TEMPR10_35_, Z_R_DATA_TEMPR10_34_, Z_R_DATA_TEMPR10_33_, Z_R_DATA_TEMPR10_32_, Z_R_DATA_TEMPR10_31_, Z_R_DATA_TEMPR10_30_, Z_R_DATA_TEMPR10_29_, Z_R_DATA_TEMPR10_28_, Z_R_DATA_TEMPR10_27_, Z_R_DATA_TEMPR10_26_, Z_R_DATA_TEMPR10_25_, Z_R_DATA_TEMPR10_24_, Z_R_DATA_TEMPR10_23_, Z_R_DATA_TEMPR10_22_, Z_R_DATA_TEMPR10_21_, Z_R_DATA_TEMPR10_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_2_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR10_19_, Z_R_DATA_TEMPR10_18_, Z_R_DATA_TEMPR10_17_, Z_R_DATA_TEMPR10_16_, Z_R_DATA_TEMPR10_15_, Z_R_DATA_TEMPR10_14_, Z_R_DATA_TEMPR10_13_, Z_R_DATA_TEMPR10_12_, Z_R_DATA_TEMPR10_11_, Z_R_DATA_TEMPR10_10_, Z_R_DATA_TEMPR10_9_, Z_R_DATA_TEMPR10_8_, Z_R_DATA_TEMPR10_7_, Z_R_DATA_TEMPR10_6_, Z_R_DATA_TEMPR10_5_, Z_R_DATA_TEMPR10_4_, Z_R_DATA_TEMPR10_3_, Z_R_DATA_TEMPR10_2_, Z_R_DATA_TEMPR10_1_, Z_R_DATA_TEMPR10_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_10__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%10%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3060
  OR4 OR4_343 (
	.Y(OR4_343_Y),
	.A(Z_R_DATA_TEMPR12_32_),
	.B(Z_R_DATA_TEMPR13_32_),
	.C(Z_R_DATA_TEMPR14_32_),
	.D(Z_R_DATA_TEMPR15_32_)
);
// @49:3057
  OR4 OR4_758 (
	.Y(OR4_758_Y),
	.A(Z_R_DATA_TEMPR48_26_),
	.B(Z_R_DATA_TEMPR49_26_),
	.C(Z_R_DATA_TEMPR50_26_),
	.D(Z_R_DATA_TEMPR51_26_)
);
// @49:3054
  OR4 OR4_163 (
	.Y(OR4_163_Y),
	.A(Z_R_DATA_TEMPR12_10_),
	.B(Z_R_DATA_TEMPR13_10_),
	.C(Z_R_DATA_TEMPR14_10_),
	.D(Z_R_DATA_TEMPR15_10_)
);
// @49:3052
  OR4 OR4_434 (
	.Y(OR4_434_Y),
	.A(Z_R_DATA_TEMPR60_3_),
	.B(Z_R_DATA_TEMPR61_3_),
	.C(Z_R_DATA_TEMPR62_3_),
	.D(Z_R_DATA_TEMPR63_3_)
);
// @49:3010
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_10_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR43_39_, Z_R_DATA_TEMPR43_38_, Z_R_DATA_TEMPR43_37_, Z_R_DATA_TEMPR43_36_, Z_R_DATA_TEMPR43_35_, Z_R_DATA_TEMPR43_34_, Z_R_DATA_TEMPR43_33_, Z_R_DATA_TEMPR43_32_, Z_R_DATA_TEMPR43_31_, Z_R_DATA_TEMPR43_30_, Z_R_DATA_TEMPR43_29_, Z_R_DATA_TEMPR43_28_, Z_R_DATA_TEMPR43_27_, Z_R_DATA_TEMPR43_26_, Z_R_DATA_TEMPR43_25_, Z_R_DATA_TEMPR43_24_, Z_R_DATA_TEMPR43_23_, Z_R_DATA_TEMPR43_22_, Z_R_DATA_TEMPR43_21_, Z_R_DATA_TEMPR43_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_10_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR43_19_, Z_R_DATA_TEMPR43_18_, Z_R_DATA_TEMPR43_17_, Z_R_DATA_TEMPR43_16_, Z_R_DATA_TEMPR43_15_, Z_R_DATA_TEMPR43_14_, Z_R_DATA_TEMPR43_13_, Z_R_DATA_TEMPR43_12_, Z_R_DATA_TEMPR43_11_, Z_R_DATA_TEMPR43_10_, Z_R_DATA_TEMPR43_9_, Z_R_DATA_TEMPR43_8_, Z_R_DATA_TEMPR43_7_, Z_R_DATA_TEMPR43_6_, Z_R_DATA_TEMPR43_5_, Z_R_DATA_TEMPR43_4_, Z_R_DATA_TEMPR43_3_, Z_R_DATA_TEMPR43_2_, Z_R_DATA_TEMPR43_1_, Z_R_DATA_TEMPR43_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_43__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%43%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:3005
  OR4 OR4_150 (
	.Y(OR4_150_Y),
	.A(Z_R_DATA_TEMPR16_35_),
	.B(Z_R_DATA_TEMPR17_35_),
	.C(Z_R_DATA_TEMPR18_35_),
	.D(Z_R_DATA_TEMPR19_35_)
);
// @49:3003
  OR4 OR4_357 (
	.Y(OR4_357_Y),
	.A(OR4_422_Y),
	.B(OR4_53_Y),
	.C(OR4_370_Y),
	.D(OR4_745_Y)
);
// @49:3000
  OR4 OR4_197 (
	.Y(OR4_197_Y),
	.A(Z_R_DATA_TEMPR52_36_),
	.B(Z_R_DATA_TEMPR53_36_),
	.C(Z_R_DATA_TEMPR54_36_),
	.D(Z_R_DATA_TEMPR55_36_)
);
// @49:2996
  OR4 OR4_726 (
	.Y(OR4_726_Y),
	.A(Z_R_DATA_TEMPR48_0_),
	.B(Z_R_DATA_TEMPR49_0_),
	.C(Z_R_DATA_TEMPR50_0_),
	.D(Z_R_DATA_TEMPR51_0_)
);
// @49:2993
  OR4 OR4_297 (
	.Y(OR4_297_Y),
	.A(Z_R_DATA_TEMPR56_27_),
	.B(Z_R_DATA_TEMPR57_27_),
	.C(Z_R_DATA_TEMPR58_27_),
	.D(Z_R_DATA_TEMPR59_27_)
);
// @49:2991
  OR4 OR4_627 (
	.Y(OR4_627_Y),
	.A(OR4_213_Y),
	.B(OR4_118_Y),
	.C(OR4_631_Y),
	.D(OR4_79_Y)
);
// @49:2988
  OR4 OR4_725 (
	.Y(OR4_725_Y),
	.A(Z_R_DATA_TEMPR36_13_),
	.B(Z_R_DATA_TEMPR37_13_),
	.C(Z_R_DATA_TEMPR38_13_),
	.D(Z_R_DATA_TEMPR39_13_)
);
// @49:2983
  OR4 OR4_30 (
	.Y(OR4_30_Y),
	.A(OR4_362_Y),
	.B(OR4_511_Y),
	.C(OR4_249_Y),
	.D(OR4_663_Y)
);
// @49:2975
  OR4 OR4_288 (
	.Y(OR4_288_Y),
	.A(OR4_129_Y),
	.B(OR4_787_Y),
	.C(OR4_767_Y),
	.D(OR4_345_Y)
);
// @49:2973
  OR4 OR4_370 (
	.Y(OR4_370_Y),
	.A(Z_R_DATA_TEMPR8_37_),
	.B(Z_R_DATA_TEMPR9_37_),
	.C(Z_R_DATA_TEMPR10_37_),
	.D(Z_R_DATA_TEMPR11_37_)
);
// @49:2971
  OR4 OR4_663 (
	.Y(OR4_663_Y),
	.A(Z_R_DATA_TEMPR44_6_),
	.B(Z_R_DATA_TEMPR45_6_),
	.C(Z_R_DATA_TEMPR46_6_),
	.D(Z_R_DATA_TEMPR47_6_)
);
// @49:2968
  OR4 OR4_681 (
	.Y(OR4_681_Y),
	.A(Z_R_DATA_TEMPR44_36_),
	.B(Z_R_DATA_TEMPR45_36_),
	.C(Z_R_DATA_TEMPR46_36_),
	.D(Z_R_DATA_TEMPR47_36_)
);
// @49:2966
  OR4 OR4_483 (
	.Y(OR4_483_Y),
	.A(OR4_374_Y),
	.B(OR4_715_Y),
	.C(OR4_178_Y),
	.D(OR4_683_Y)
);
// @49:2964
  OR4 OR4_540 (
	.Y(OR4_540_Y),
	.A(Z_R_DATA_TEMPR16_2_),
	.B(Z_R_DATA_TEMPR17_2_),
	.C(Z_R_DATA_TEMPR18_2_),
	.D(Z_R_DATA_TEMPR19_2_)
);
// @49:2959
  OR4 OR4_300 (
	.Y(OR4_300_Y),
	.A(Z_R_DATA_TEMPR28_22_),
	.B(Z_R_DATA_TEMPR29_22_),
	.C(Z_R_DATA_TEMPR30_22_),
	.D(Z_R_DATA_TEMPR31_22_)
);
// @49:2957
  OR4 OR4_549 (
	.Y(OR4_549_Y),
	.A(OR4_619_Y),
	.B(OR4_763_Y),
	.C(OR4_490_Y),
	.D(OR4_105_Y)
);
// @49:2955
  OR4 OR4_44 (
	.Y(OR4_44_Y),
	.A(Z_R_DATA_TEMPR40_13_),
	.B(Z_R_DATA_TEMPR41_13_),
	.C(Z_R_DATA_TEMPR42_13_),
	.D(Z_R_DATA_TEMPR43_13_)
);
// @49:2953
  OR4 OR4_565 (
	.Y(OR4_565_Y),
	.A(OR4_157_Y),
	.B(OR4_207_Y),
	.C(OR4_466_Y),
	.D(OR4_688_Y)
);
// @49:2950
  OR4 OR4_272 (
	.Y(OR4_272_Y),
	.A(Z_R_DATA_TEMPR52_21_),
	.B(Z_R_DATA_TEMPR53_21_),
	.C(Z_R_DATA_TEMPR54_21_),
	.D(Z_R_DATA_TEMPR55_21_)
);
// @49:2946
  OR4 OR4_655 (
	.Y(OR4_655_Y),
	.A(OR4_592_Y),
	.B(OR4_424_Y),
	.C(OR4_600_Y),
	.D(OR4_163_Y)
);
// @49:2941
  OR4 OR4_285 (
	.Y(OR4_285_Y),
	.A(OR4_718_Y),
	.B(OR4_473_Y),
	.C(OR4_496_Y),
	.D(OR4_429_Y)
);
// @49:2938
  OR4 OR4_796 (
	.Y(OR4_796_Y),
	.A(Z_R_DATA_TEMPR44_27_),
	.B(Z_R_DATA_TEMPR45_27_),
	.C(Z_R_DATA_TEMPR46_27_),
	.D(Z_R_DATA_TEMPR47_27_)
);
// @49:2935
  OR4 OR4_448 (
	.Y(OR4_448_Y),
	.A(Z_R_DATA_TEMPR24_17_),
	.B(Z_R_DATA_TEMPR25_17_),
	.C(Z_R_DATA_TEMPR26_17_),
	.D(Z_R_DATA_TEMPR27_17_)
);
// @49:2933
  OR4 OR4_697 (
	.Y(OR4_697_Y),
	.A(OR4_215_Y),
	.B(OR4_677_Y),
	.C(OR4_709_Y),
	.D(OR4_316_Y)
);
// @49:2930
  OR4 OR4_795 (
	.Y(OR4_795_Y),
	.A(Z_R_DATA_TEMPR44_33_),
	.B(Z_R_DATA_TEMPR45_33_),
	.C(Z_R_DATA_TEMPR46_33_),
	.D(Z_R_DATA_TEMPR47_33_)
);
// @49:2928
  OR4 OR4_441 (
	.Y(OR4_441_Y),
	.A(OR4_526_Y),
	.B(OR4_251_Y),
	.C(OR4_531_Y),
	.D(OR4_225_Y)
);
// @49:2926
  OR4 OR4_752 (
	.Y(OR4_752_Y),
	.A(OR4_265_Y),
	.B(OR4_406_Y),
	.C(OR4_528_Y),
	.D(OR4_433_Y)
);
// @49:2921
  OR4 OR4_129 (
	.Y(OR4_129_Y),
	.A(Z_R_DATA_TEMPR16_13_),
	.B(Z_R_DATA_TEMPR17_13_),
	.C(Z_R_DATA_TEMPR18_13_),
	.D(Z_R_DATA_TEMPR19_13_)
);
// @49:2919
  OR4 OR4_21 (
	.Y(OR4_21_Y),
	.A(Z_R_DATA_TEMPR48_34_),
	.B(Z_R_DATA_TEMPR49_34_),
	.C(Z_R_DATA_TEMPR50_34_),
	.D(Z_R_DATA_TEMPR51_34_)
);
// @49:2917
  OR4 OR4_501 (
	.Y(OR4_501_Y),
	.A(OR4_34_Y),
	.B(OR4_186_Y),
	.C(OR4_716_Y),
	.D(OR4_335_Y)
);
// @49:2875
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_5_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR22_39_, Z_R_DATA_TEMPR22_38_, Z_R_DATA_TEMPR22_37_, Z_R_DATA_TEMPR22_36_, Z_R_DATA_TEMPR22_35_, Z_R_DATA_TEMPR22_34_, Z_R_DATA_TEMPR22_33_, Z_R_DATA_TEMPR22_32_, Z_R_DATA_TEMPR22_31_, Z_R_DATA_TEMPR22_30_, Z_R_DATA_TEMPR22_29_, Z_R_DATA_TEMPR22_28_, Z_R_DATA_TEMPR22_27_, Z_R_DATA_TEMPR22_26_, Z_R_DATA_TEMPR22_25_, Z_R_DATA_TEMPR22_24_, Z_R_DATA_TEMPR22_23_, Z_R_DATA_TEMPR22_22_, Z_R_DATA_TEMPR22_21_, Z_R_DATA_TEMPR22_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_5_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR22_19_, Z_R_DATA_TEMPR22_18_, Z_R_DATA_TEMPR22_17_, Z_R_DATA_TEMPR22_16_, Z_R_DATA_TEMPR22_15_, Z_R_DATA_TEMPR22_14_, Z_R_DATA_TEMPR22_13_, Z_R_DATA_TEMPR22_12_, Z_R_DATA_TEMPR22_11_, Z_R_DATA_TEMPR22_10_, Z_R_DATA_TEMPR22_9_, Z_R_DATA_TEMPR22_8_, Z_R_DATA_TEMPR22_7_, Z_R_DATA_TEMPR22_6_, Z_R_DATA_TEMPR22_5_, Z_R_DATA_TEMPR22_4_, Z_R_DATA_TEMPR22_3_, Z_R_DATA_TEMPR22_2_, Z_R_DATA_TEMPR22_1_, Z_R_DATA_TEMPR22_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_22__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%22%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2871
  OR4 OR4_714 (
	.Y(OR4_714_Y),
	.A(Z_R_DATA_TEMPR48_1_),
	.B(Z_R_DATA_TEMPR49_1_),
	.C(Z_R_DATA_TEMPR50_1_),
	.D(Z_R_DATA_TEMPR51_1_)
);
// @49:2868
  OR4 OR4_487 (
	.Y(OR4_487_Y),
	.A(Z_R_DATA_TEMPR32_20_),
	.B(Z_R_DATA_TEMPR33_20_),
	.C(Z_R_DATA_TEMPR34_20_),
	.D(Z_R_DATA_TEMPR35_20_)
);
// @49:2866
  OR4 OR4_36 (
	.Y(OR4_36_Y),
	.A(OR4_783_Y),
	.B(OR4_606_Y),
	.C(OR4_791_Y),
	.D(OR4_344_Y)
);
// @49:2864
  OR4 OR4_717 (
	.Y(OR4_717_Y),
	.A(Z_R_DATA_TEMPR24_2_),
	.B(Z_R_DATA_TEMPR25_2_),
	.C(Z_R_DATA_TEMPR26_2_),
	.D(Z_R_DATA_TEMPR27_2_)
);
// @49:2862
  OR4 OR4_141 (
	.Y(OR4_141_Y),
	.A(OR4_14_Y),
	.B(OR4_181_Y),
	.C(OR4_280_Y),
	.D(OR4_51_Y)
);
// @49:2860
  OR4 OR4_185 (
	.Y(OR4_185_Y),
	.A(Z_R_DATA_TEMPR8_17_),
	.B(Z_R_DATA_TEMPR9_17_),
	.C(Z_R_DATA_TEMPR10_17_),
	.D(Z_R_DATA_TEMPR11_17_)
);
// @49:2857
  OR4 OR4_344 (
	.Y(OR4_344_Y),
	.A(Z_R_DATA_TEMPR12_30_),
	.B(Z_R_DATA_TEMPR13_30_),
	.C(Z_R_DATA_TEMPR14_30_),
	.D(Z_R_DATA_TEMPR15_30_)
);
// @49:2855
  OR4 OR4_328 (
	.Y(OR4_328_Y),
	.A(Z_R_DATA_TEMPR16_3_),
	.B(Z_R_DATA_TEMPR17_3_),
	.C(Z_R_DATA_TEMPR18_3_),
	.D(Z_R_DATA_TEMPR19_3_)
);
// @49:2852
  OR4 OR4_355 (
	.Y(OR4_355_Y),
	.A(Z_R_DATA_TEMPR60_31_),
	.B(Z_R_DATA_TEMPR61_31_),
	.C(Z_R_DATA_TEMPR62_31_),
	.D(Z_R_DATA_TEMPR63_31_)
);
// @49:2849
  OR4 OR4_360 (
	.Y(OR4_360_Y),
	.A(Z_R_DATA_TEMPR40_11_),
	.B(Z_R_DATA_TEMPR41_11_),
	.C(Z_R_DATA_TEMPR42_11_),
	.D(Z_R_DATA_TEMPR43_11_)
);
// @49:2847
  OR4 OR4_65 (
	.Y(OR4_65_Y),
	.A(Z_R_DATA_TEMPR8_1_),
	.B(Z_R_DATA_TEMPR9_1_),
	.C(Z_R_DATA_TEMPR10_1_),
	.D(Z_R_DATA_TEMPR11_1_)
);
// @49:2805
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_7_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR31_39_, Z_R_DATA_TEMPR31_38_, Z_R_DATA_TEMPR31_37_, Z_R_DATA_TEMPR31_36_, Z_R_DATA_TEMPR31_35_, Z_R_DATA_TEMPR31_34_, Z_R_DATA_TEMPR31_33_, Z_R_DATA_TEMPR31_32_, Z_R_DATA_TEMPR31_31_, Z_R_DATA_TEMPR31_30_, Z_R_DATA_TEMPR31_29_, Z_R_DATA_TEMPR31_28_, Z_R_DATA_TEMPR31_27_, Z_R_DATA_TEMPR31_26_, Z_R_DATA_TEMPR31_25_, Z_R_DATA_TEMPR31_24_, Z_R_DATA_TEMPR31_23_, Z_R_DATA_TEMPR31_22_, Z_R_DATA_TEMPR31_21_, Z_R_DATA_TEMPR31_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_7_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR31_19_, Z_R_DATA_TEMPR31_18_, Z_R_DATA_TEMPR31_17_, Z_R_DATA_TEMPR31_16_, Z_R_DATA_TEMPR31_15_, Z_R_DATA_TEMPR31_14_, Z_R_DATA_TEMPR31_13_, Z_R_DATA_TEMPR31_12_, Z_R_DATA_TEMPR31_11_, Z_R_DATA_TEMPR31_10_, Z_R_DATA_TEMPR31_9_, Z_R_DATA_TEMPR31_8_, Z_R_DATA_TEMPR31_7_, Z_R_DATA_TEMPR31_6_, Z_R_DATA_TEMPR31_5_, Z_R_DATA_TEMPR31_4_, Z_R_DATA_TEMPR31_3_, Z_R_DATA_TEMPR31_2_, Z_R_DATA_TEMPR31_1_, Z_R_DATA_TEMPR31_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_31__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%31%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2801
  OR4 OR4_94 (
	.Y(OR4_94_Y),
	.A(Z_R_DATA_TEMPR12_20_),
	.B(Z_R_DATA_TEMPR13_20_),
	.C(Z_R_DATA_TEMPR14_20_),
	.D(Z_R_DATA_TEMPR15_20_)
);
// @49:2798
  OR4 OR4_126 (
	.Y(OR4_126_Y),
	.A(Z_R_DATA_TEMPR16_21_),
	.B(Z_R_DATA_TEMPR17_21_),
	.C(Z_R_DATA_TEMPR18_21_),
	.D(Z_R_DATA_TEMPR19_21_)
);
// @49:2795
  OR4 OR4_262 (
	.Y(OR4_262_Y),
	.A(Z_R_DATA_TEMPR40_15_),
	.B(Z_R_DATA_TEMPR41_15_),
	.C(Z_R_DATA_TEMPR42_15_),
	.D(Z_R_DATA_TEMPR43_15_)
);
// @49:2792
  OR4 OR4_429 (
	.Y(OR4_429_Y),
	.A(Z_R_DATA_TEMPR60_30_),
	.B(Z_R_DATA_TEMPR61_30_),
	.C(Z_R_DATA_TEMPR62_30_),
	.D(Z_R_DATA_TEMPR63_30_)
);
// @49:2790
  OR4 OR4_254 (
	.Y(OR4_254_Y),
	.A(Z_R_DATA_TEMPR40_3_),
	.B(Z_R_DATA_TEMPR41_3_),
	.C(Z_R_DATA_TEMPR42_3_),
	.D(Z_R_DATA_TEMPR43_3_)
);
// @49:2788
  OR4 OR4_199 (
	.Y(OR4_199_Y),
	.A(Z_R_DATA_TEMPR48_5_),
	.B(Z_R_DATA_TEMPR49_5_),
	.C(Z_R_DATA_TEMPR50_5_),
	.D(Z_R_DATA_TEMPR51_5_)
);
// @49:2786
  OR4 OR4_23 (
	.Y(OR4_23_Y),
	.A(Z_R_DATA_TEMPR56_14_),
	.B(Z_R_DATA_TEMPR57_14_),
	.C(Z_R_DATA_TEMPR58_14_),
	.D(Z_R_DATA_TEMPR59_14_)
);
// @49:2783
  OR4 OR4_734 (
	.Y(OR4_734_Y),
	.A(Z_R_DATA_TEMPR32_10_),
	.B(Z_R_DATA_TEMPR33_10_),
	.C(Z_R_DATA_TEMPR34_10_),
	.D(Z_R_DATA_TEMPR35_10_)
);
// @49:2780
  OR4 OR4_753 (
	.Y(OR4_753_Y),
	.A(Z_R_DATA_TEMPR48_35_),
	.B(Z_R_DATA_TEMPR49_35_),
	.C(Z_R_DATA_TEMPR50_35_),
	.D(Z_R_DATA_TEMPR51_35_)
);
// @49:2775
  OR4 OR4_422 (
	.Y(OR4_422_Y),
	.A(Z_R_DATA_TEMPR0_37_),
	.B(Z_R_DATA_TEMPR1_37_),
	.C(Z_R_DATA_TEMPR2_37_),
	.D(Z_R_DATA_TEMPR3_37_)
);
// @49:2773
  OR4 OR4_737 (
	.Y(OR4_737_Y),
	.A(Z_R_DATA_TEMPR8_32_),
	.B(Z_R_DATA_TEMPR9_32_),
	.C(Z_R_DATA_TEMPR10_32_),
	.D(Z_R_DATA_TEMPR11_32_)
);
// @49:2771
  OR4 OR4_671 (
	.Y(OR4_671_Y),
	.A(Z_R_DATA_TEMPR40_4_),
	.B(Z_R_DATA_TEMPR41_4_),
	.C(Z_R_DATA_TEMPR42_4_),
	.D(Z_R_DATA_TEMPR43_4_)
);
// @49:2768
  OR4 OR4_473 (
	.Y(OR4_473_Y),
	.A(Z_R_DATA_TEMPR52_30_),
	.B(Z_R_DATA_TEMPR53_30_),
	.C(Z_R_DATA_TEMPR54_30_),
	.D(Z_R_DATA_TEMPR55_30_)
);
// @49:2765
  OR4 OR4_720 (
	.Y(OR4_720_Y),
	.A(Z_R_DATA_TEMPR36_36_),
	.B(Z_R_DATA_TEMPR37_36_),
	.C(Z_R_DATA_TEMPR38_36_),
	.D(Z_R_DATA_TEMPR39_36_)
);
// @49:2761
  OR4 OR4_323 (
	.Y(OR4_323_Y),
	.A(Z_R_DATA_TEMPR52_5_),
	.B(Z_R_DATA_TEMPR53_5_),
	.C(Z_R_DATA_TEMPR54_5_),
	.D(Z_R_DATA_TEMPR55_5_)
);
// @49:2758
  OR4 OR4_219 (
	.Y(OR4_219_Y),
	.A(Z_R_DATA_TEMPR16_12_),
	.B(Z_R_DATA_TEMPR17_12_),
	.C(Z_R_DATA_TEMPR18_12_),
	.D(Z_R_DATA_TEMPR19_12_)
);
// @49:2755
  OR4 OR4_208 (
	.Y(OR4_208_Y),
	.A(Z_R_DATA_TEMPR12_23_),
	.B(Z_R_DATA_TEMPR13_23_),
	.C(Z_R_DATA_TEMPR14_23_),
	.D(Z_R_DATA_TEMPR15_23_)
);
// @49:2708
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_8_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR34_39_, Z_R_DATA_TEMPR34_38_, Z_R_DATA_TEMPR34_37_, Z_R_DATA_TEMPR34_36_, Z_R_DATA_TEMPR34_35_, Z_R_DATA_TEMPR34_34_, Z_R_DATA_TEMPR34_33_, Z_R_DATA_TEMPR34_32_, Z_R_DATA_TEMPR34_31_, Z_R_DATA_TEMPR34_30_, Z_R_DATA_TEMPR34_29_, Z_R_DATA_TEMPR34_28_, Z_R_DATA_TEMPR34_27_, Z_R_DATA_TEMPR34_26_, Z_R_DATA_TEMPR34_25_, Z_R_DATA_TEMPR34_24_, Z_R_DATA_TEMPR34_23_, Z_R_DATA_TEMPR34_22_, Z_R_DATA_TEMPR34_21_, Z_R_DATA_TEMPR34_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_8_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR34_19_, Z_R_DATA_TEMPR34_18_, Z_R_DATA_TEMPR34_17_, Z_R_DATA_TEMPR34_16_, Z_R_DATA_TEMPR34_15_, Z_R_DATA_TEMPR34_14_, Z_R_DATA_TEMPR34_13_, Z_R_DATA_TEMPR34_12_, Z_R_DATA_TEMPR34_11_, Z_R_DATA_TEMPR34_10_, Z_R_DATA_TEMPR34_9_, Z_R_DATA_TEMPR34_8_, Z_R_DATA_TEMPR34_7_, Z_R_DATA_TEMPR34_6_, Z_R_DATA_TEMPR34_5_, Z_R_DATA_TEMPR34_4_, Z_R_DATA_TEMPR34_3_, Z_R_DATA_TEMPR34_2_, Z_R_DATA_TEMPR34_1_, Z_R_DATA_TEMPR34_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_34__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%34%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2703
  OR4 OR4_403 (
	.Y(OR4_403_Y),
	.A(Z_R_DATA_TEMPR20_20_),
	.B(Z_R_DATA_TEMPR21_20_),
	.C(Z_R_DATA_TEMPR22_20_),
	.D(Z_R_DATA_TEMPR23_20_)
);
// @49:2701
  OR4 OR4_561 (
	.Y(OR4_561_Y),
	.A(Z_R_DATA_TEMPR0_24_),
	.B(Z_R_DATA_TEMPR1_24_),
	.C(Z_R_DATA_TEMPR2_24_),
	.D(Z_R_DATA_TEMPR3_24_)
);
// @49:2699
  OR4 OR4_157 (
	.Y(OR4_157_Y),
	.A(Z_R_DATA_TEMPR16_6_),
	.B(Z_R_DATA_TEMPR17_6_),
	.C(Z_R_DATA_TEMPR18_6_),
	.D(Z_R_DATA_TEMPR19_6_)
);
// @49:2697
  OR4 OR4_398 (
	.Y(OR4_398_Y),
	.A(OR4_734_Y),
	.B(OR4_91_Y),
	.C(OR4_214_Y),
	.D(OR4_107_Y)
);
// @49:2694
  OR4 OR4_257 (
	.Y(OR4_257_Y),
	.A(Z_R_DATA_TEMPR20_14_),
	.B(Z_R_DATA_TEMPR21_14_),
	.C(Z_R_DATA_TEMPR22_14_),
	.D(Z_R_DATA_TEMPR23_14_)
);
// @49:2692
  OR4 \OR4_R_DATA[37]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[31]),
	.A(OR4_357_Y),
	.B(OR4_733_Y),
	.C(OR4_135_Y),
	.D(OR4_218_Y)
);
// @49:2690
  OR4 OR4_646 (
	.Y(OR4_646_Y),
	.A(Z_R_DATA_TEMPR8_25_),
	.B(Z_R_DATA_TEMPR9_25_),
	.C(Z_R_DATA_TEMPR10_25_),
	.D(Z_R_DATA_TEMPR11_25_)
);
// @49:2647
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_14_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR56_39_, Z_R_DATA_TEMPR56_38_, Z_R_DATA_TEMPR56_37_, Z_R_DATA_TEMPR56_36_, Z_R_DATA_TEMPR56_35_, Z_R_DATA_TEMPR56_34_, Z_R_DATA_TEMPR56_33_, Z_R_DATA_TEMPR56_32_, Z_R_DATA_TEMPR56_31_, Z_R_DATA_TEMPR56_30_, Z_R_DATA_TEMPR56_29_, Z_R_DATA_TEMPR56_28_, Z_R_DATA_TEMPR56_27_, Z_R_DATA_TEMPR56_26_, Z_R_DATA_TEMPR56_25_, Z_R_DATA_TEMPR56_24_, Z_R_DATA_TEMPR56_23_, Z_R_DATA_TEMPR56_22_, Z_R_DATA_TEMPR56_21_, Z_R_DATA_TEMPR56_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_14_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR56_19_, Z_R_DATA_TEMPR56_18_, Z_R_DATA_TEMPR56_17_, Z_R_DATA_TEMPR56_16_, Z_R_DATA_TEMPR56_15_, Z_R_DATA_TEMPR56_14_, Z_R_DATA_TEMPR56_13_, Z_R_DATA_TEMPR56_12_, Z_R_DATA_TEMPR56_11_, Z_R_DATA_TEMPR56_10_, Z_R_DATA_TEMPR56_9_, Z_R_DATA_TEMPR56_8_, Z_R_DATA_TEMPR56_7_, Z_R_DATA_TEMPR56_6_, Z_R_DATA_TEMPR56_5_, Z_R_DATA_TEMPR56_4_, Z_R_DATA_TEMPR56_3_, Z_R_DATA_TEMPR56_2_, Z_R_DATA_TEMPR56_1_, Z_R_DATA_TEMPR56_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_56__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%56%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2642
  OR4 OR4_275 (
	.Y(OR4_275_Y),
	.A(Z_R_DATA_TEMPR44_11_),
	.B(Z_R_DATA_TEMPR45_11_),
	.C(Z_R_DATA_TEMPR46_11_),
	.D(Z_R_DATA_TEMPR47_11_)
);
// @49:2639
  OR4 OR4_112 (
	.Y(OR4_112_Y),
	.A(Z_R_DATA_TEMPR32_33_),
	.B(Z_R_DATA_TEMPR33_33_),
	.C(Z_R_DATA_TEMPR34_33_),
	.D(Z_R_DATA_TEMPR35_33_)
);
// @49:2636
  OR4 OR4_196 (
	.Y(OR4_196_Y),
	.A(Z_R_DATA_TEMPR40_23_),
	.B(Z_R_DATA_TEMPR41_23_),
	.C(Z_R_DATA_TEMPR42_23_),
	.D(Z_R_DATA_TEMPR43_23_)
);
// @49:2634
  OR4 OR4_188 (
	.Y(OR4_188_Y),
	.A(OR4_456_Y),
	.B(OR4_594_Y),
	.C(OR4_590_Y),
	.D(OR4_722_Y)
);
// @49:2631
  OR4 OR4_205 (
	.Y(OR4_205_Y),
	.A(Z_R_DATA_TEMPR44_26_),
	.B(Z_R_DATA_TEMPR45_26_),
	.C(Z_R_DATA_TEMPR46_26_),
	.D(Z_R_DATA_TEMPR47_26_)
);
// @49:2627
  OR4 OR4_88 (
	.Y(OR4_88_Y),
	.A(OR4_732_Y),
	.B(OR4_657_Y),
	.C(OR4_719_Y),
	.D(OR4_327_Y)
);
// @49:2624
  OR4 OR4_499 (
	.Y(OR4_499_Y),
	.A(Z_R_DATA_TEMPR12_27_),
	.B(Z_R_DATA_TEMPR13_27_),
	.C(Z_R_DATA_TEMPR14_27_),
	.D(Z_R_DATA_TEMPR15_27_)
);
// @49:2582
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_14_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR59_39_, Z_R_DATA_TEMPR59_38_, Z_R_DATA_TEMPR59_37_, Z_R_DATA_TEMPR59_36_, Z_R_DATA_TEMPR59_35_, Z_R_DATA_TEMPR59_34_, Z_R_DATA_TEMPR59_33_, Z_R_DATA_TEMPR59_32_, Z_R_DATA_TEMPR59_31_, Z_R_DATA_TEMPR59_30_, Z_R_DATA_TEMPR59_29_, Z_R_DATA_TEMPR59_28_, Z_R_DATA_TEMPR59_27_, Z_R_DATA_TEMPR59_26_, Z_R_DATA_TEMPR59_25_, Z_R_DATA_TEMPR59_24_, Z_R_DATA_TEMPR59_23_, Z_R_DATA_TEMPR59_22_, Z_R_DATA_TEMPR59_21_, Z_R_DATA_TEMPR59_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_14_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR59_19_, Z_R_DATA_TEMPR59_18_, Z_R_DATA_TEMPR59_17_, Z_R_DATA_TEMPR59_16_, Z_R_DATA_TEMPR59_15_, Z_R_DATA_TEMPR59_14_, Z_R_DATA_TEMPR59_13_, Z_R_DATA_TEMPR59_12_, Z_R_DATA_TEMPR59_11_, Z_R_DATA_TEMPR59_10_, Z_R_DATA_TEMPR59_9_, Z_R_DATA_TEMPR59_8_, Z_R_DATA_TEMPR59_7_, Z_R_DATA_TEMPR59_6_, Z_R_DATA_TEMPR59_5_, Z_R_DATA_TEMPR59_4_, Z_R_DATA_TEMPR59_3_, Z_R_DATA_TEMPR59_2_, Z_R_DATA_TEMPR59_1_, Z_R_DATA_TEMPR59_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_59__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%59%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2578
  OR4 OR4_520 (
	.Y(OR4_520_Y),
	.A(Z_R_DATA_TEMPR36_3_),
	.B(Z_R_DATA_TEMPR37_3_),
	.C(Z_R_DATA_TEMPR38_3_),
	.D(Z_R_DATA_TEMPR39_3_)
);
// @49:2570
  OR4 OR4_529 (
	.Y(OR4_529_Y),
	.A(Z_R_DATA_TEMPR44_25_),
	.B(Z_R_DATA_TEMPR45_25_),
	.C(Z_R_DATA_TEMPR46_25_),
	.D(Z_R_DATA_TEMPR47_25_)
);
// @49:2568
  OR4 OR4_42 (
	.Y(OR4_42_Y),
	.A(Z_R_DATA_TEMPR60_17_),
	.B(Z_R_DATA_TEMPR61_17_),
	.C(Z_R_DATA_TEMPR62_17_),
	.D(Z_R_DATA_TEMPR63_17_)
);
// @49:2565
  OR4 OR4_239 (
	.Y(OR4_239_Y),
	.A(Z_R_DATA_TEMPR24_30_),
	.B(Z_R_DATA_TEMPR25_30_),
	.C(Z_R_DATA_TEMPR26_30_),
	.D(Z_R_DATA_TEMPR27_30_)
);
// @49:2522
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_12_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR50_39_, Z_R_DATA_TEMPR50_38_, Z_R_DATA_TEMPR50_37_, Z_R_DATA_TEMPR50_36_, Z_R_DATA_TEMPR50_35_, Z_R_DATA_TEMPR50_34_, Z_R_DATA_TEMPR50_33_, Z_R_DATA_TEMPR50_32_, Z_R_DATA_TEMPR50_31_, Z_R_DATA_TEMPR50_30_, Z_R_DATA_TEMPR50_29_, Z_R_DATA_TEMPR50_28_, Z_R_DATA_TEMPR50_27_, Z_R_DATA_TEMPR50_26_, Z_R_DATA_TEMPR50_25_, Z_R_DATA_TEMPR50_24_, Z_R_DATA_TEMPR50_23_, Z_R_DATA_TEMPR50_22_, Z_R_DATA_TEMPR50_21_, Z_R_DATA_TEMPR50_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_12_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR50_19_, Z_R_DATA_TEMPR50_18_, Z_R_DATA_TEMPR50_17_, Z_R_DATA_TEMPR50_16_, Z_R_DATA_TEMPR50_15_, Z_R_DATA_TEMPR50_14_, Z_R_DATA_TEMPR50_13_, Z_R_DATA_TEMPR50_12_, Z_R_DATA_TEMPR50_11_, Z_R_DATA_TEMPR50_10_, Z_R_DATA_TEMPR50_9_, Z_R_DATA_TEMPR50_8_, Z_R_DATA_TEMPR50_7_, Z_R_DATA_TEMPR50_6_, Z_R_DATA_TEMPR50_5_, Z_R_DATA_TEMPR50_4_, Z_R_DATA_TEMPR50_3_, Z_R_DATA_TEMPR50_2_, Z_R_DATA_TEMPR50_1_, Z_R_DATA_TEMPR50_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_50__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%50%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2517
  OR4 OR4_790 (
	.Y(OR4_790_Y),
	.A(Z_R_DATA_TEMPR32_15_),
	.B(Z_R_DATA_TEMPR33_15_),
	.C(Z_R_DATA_TEMPR34_15_),
	.D(Z_R_DATA_TEMPR35_15_)
);
// @49:2515
  OR4 OR4_393 (
	.Y(OR4_393_Y),
	.A(Z_R_DATA_TEMPR0_35_),
	.B(Z_R_DATA_TEMPR1_35_),
	.C(Z_R_DATA_TEMPR2_35_),
	.D(Z_R_DATA_TEMPR3_35_)
);
// @49:2509
  OR4 OR4_407 (
	.Y(OR4_407_Y),
	.A(OR4_548_Y),
	.B(OR4_312_Y),
	.C(OR4_333_Y),
	.D(OR4_673_Y)
);
// @49:2506
  OR4 OR4_788 (
	.Y(OR4_788_Y),
	.A(Z_R_DATA_TEMPR48_15_),
	.B(Z_R_DATA_TEMPR49_15_),
	.C(Z_R_DATA_TEMPR50_15_),
	.D(Z_R_DATA_TEMPR51_15_)
);
// @49:2504
  OR4 OR4_105 (
	.Y(OR4_105_Y),
	.A(Z_R_DATA_TEMPR44_2_),
	.B(Z_R_DATA_TEMPR45_2_),
	.C(Z_R_DATA_TEMPR46_2_),
	.D(Z_R_DATA_TEMPR47_2_)
);
// @49:2501
  OR4 OR4_180 (
	.Y(OR4_180_Y),
	.A(Z_R_DATA_TEMPR28_34_),
	.B(Z_R_DATA_TEMPR29_34_),
	.C(Z_R_DATA_TEMPR30_34_),
	.D(Z_R_DATA_TEMPR31_34_)
);
// @49:2498
  OR4 OR4_387 (
	.Y(OR4_387_Y),
	.A(Z_R_DATA_TEMPR48_21_),
	.B(Z_R_DATA_TEMPR49_21_),
	.C(Z_R_DATA_TEMPR50_21_),
	.D(Z_R_DATA_TEMPR51_21_)
);
// @49:2496
  OR4 OR4_268 (
	.Y(OR4_268_Y),
	.A(OR4_389_Y),
	.B(OR4_309_Y),
	.C(OR4_7_Y),
	.D(OR4_276_Y)
);
// @49:2452
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_15_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR61_39_, Z_R_DATA_TEMPR61_38_, Z_R_DATA_TEMPR61_37_, Z_R_DATA_TEMPR61_36_, Z_R_DATA_TEMPR61_35_, Z_R_DATA_TEMPR61_34_, Z_R_DATA_TEMPR61_33_, Z_R_DATA_TEMPR61_32_, Z_R_DATA_TEMPR61_31_, Z_R_DATA_TEMPR61_30_, Z_R_DATA_TEMPR61_29_, Z_R_DATA_TEMPR61_28_, Z_R_DATA_TEMPR61_27_, Z_R_DATA_TEMPR61_26_, Z_R_DATA_TEMPR61_25_, Z_R_DATA_TEMPR61_24_, Z_R_DATA_TEMPR61_23_, Z_R_DATA_TEMPR61_22_, Z_R_DATA_TEMPR61_21_, Z_R_DATA_TEMPR61_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_15_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR61_19_, Z_R_DATA_TEMPR61_18_, Z_R_DATA_TEMPR61_17_, Z_R_DATA_TEMPR61_16_, Z_R_DATA_TEMPR61_15_, Z_R_DATA_TEMPR61_14_, Z_R_DATA_TEMPR61_13_, Z_R_DATA_TEMPR61_12_, Z_R_DATA_TEMPR61_11_, Z_R_DATA_TEMPR61_10_, Z_R_DATA_TEMPR61_9_, Z_R_DATA_TEMPR61_8_, Z_R_DATA_TEMPR61_7_, Z_R_DATA_TEMPR61_6_, Z_R_DATA_TEMPR61_5_, Z_R_DATA_TEMPR61_4_, Z_R_DATA_TEMPR61_3_, Z_R_DATA_TEMPR61_2_, Z_R_DATA_TEMPR61_1_, Z_R_DATA_TEMPR61_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_61__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%61%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2447
  OR4 OR4_428 (
	.Y(OR4_428_Y),
	.A(Z_R_DATA_TEMPR40_36_),
	.B(Z_R_DATA_TEMPR41_36_),
	.C(Z_R_DATA_TEMPR42_36_),
	.D(Z_R_DATA_TEMPR43_36_)
);
// @49:2444
  OR4 OR4_657 (
	.Y(OR4_657_Y),
	.A(Z_R_DATA_TEMPR52_10_),
	.B(Z_R_DATA_TEMPR53_10_),
	.C(Z_R_DATA_TEMPR54_10_),
	.D(Z_R_DATA_TEMPR55_10_)
);
// @49:2441
  OR4 OR4_661 (
	.Y(OR4_661_Y),
	.A(Z_R_DATA_TEMPR48_12_),
	.B(Z_R_DATA_TEMPR49_12_),
	.C(Z_R_DATA_TEMPR50_12_),
	.D(Z_R_DATA_TEMPR51_12_)
);
// @49:2439
  OR4 OR4_755 (
	.Y(OR4_755_Y),
	.A(Z_R_DATA_TEMPR0_16_),
	.B(Z_R_DATA_TEMPR1_16_),
	.C(Z_R_DATA_TEMPR2_16_),
	.D(Z_R_DATA_TEMPR3_16_)
);
// @49:2436
  OR4 OR4_463 (
	.Y(OR4_463_Y),
	.A(Z_R_DATA_TEMPR40_24_),
	.B(Z_R_DATA_TEMPR41_24_),
	.C(Z_R_DATA_TEMPR42_24_),
	.D(Z_R_DATA_TEMPR43_24_)
);
// @49:2432
  OR4 OR4_7 (
	.Y(OR4_7_Y),
	.A(Z_R_DATA_TEMPR40_34_),
	.B(Z_R_DATA_TEMPR41_34_),
	.C(Z_R_DATA_TEMPR42_34_),
	.D(Z_R_DATA_TEMPR43_34_)
);
// @49:2430
  OR4 OR4_132 (
	.Y(OR4_132_Y),
	.A(Z_R_DATA_TEMPR28_2_),
	.B(Z_R_DATA_TEMPR29_2_),
	.C(Z_R_DATA_TEMPR30_2_),
	.D(Z_R_DATA_TEMPR31_2_)
);
// @49:2428
  OR4 OR4_113 (
	.Y(OR4_113_Y),
	.A(Z_R_DATA_TEMPR16_0_),
	.B(Z_R_DATA_TEMPR17_0_),
	.C(Z_R_DATA_TEMPR18_0_),
	.D(Z_R_DATA_TEMPR19_0_)
);
// @49:2426
  OR4 OR4_680 (
	.Y(OR4_680_Y),
	.A(Z_R_DATA_TEMPR20_0_),
	.B(Z_R_DATA_TEMPR21_0_),
	.C(Z_R_DATA_TEMPR22_0_),
	.D(Z_R_DATA_TEMPR23_0_)
);
// @49:2420
  OR4 OR4_121 (
	.Y(OR4_121_Y),
	.A(Z_R_DATA_TEMPR16_5_),
	.B(Z_R_DATA_TEMPR17_5_),
	.C(Z_R_DATA_TEMPR18_5_),
	.D(Z_R_DATA_TEMPR19_5_)
);
// @49:2418
  OR4 OR4_590 (
	.Y(OR4_590_Y),
	.A(Z_R_DATA_TEMPR8_31_),
	.B(Z_R_DATA_TEMPR9_31_),
	.C(Z_R_DATA_TEMPR10_31_),
	.D(Z_R_DATA_TEMPR11_31_)
);
// @49:2414
  OR4 OR4_49 (
	.Y(OR4_49_Y),
	.A(Z_R_DATA_TEMPR24_12_),
	.B(Z_R_DATA_TEMPR25_12_),
	.C(Z_R_DATA_TEMPR26_12_),
	.D(Z_R_DATA_TEMPR27_12_)
);
// @49:2411
  OR4 OR4_265 (
	.Y(OR4_265_Y),
	.A(Z_R_DATA_TEMPR32_17_),
	.B(Z_R_DATA_TEMPR33_17_),
	.C(Z_R_DATA_TEMPR34_17_),
	.D(Z_R_DATA_TEMPR35_17_)
);
// @49:2409
  OR4 OR4_324 (
	.Y(OR4_324_Y),
	.A(Z_R_DATA_TEMPR44_1_),
	.B(Z_R_DATA_TEMPR45_1_),
	.C(Z_R_DATA_TEMPR46_1_),
	.D(Z_R_DATA_TEMPR47_1_)
);
// @49:2404
  OR4 OR4_642 (
	.Y(OR4_642_Y),
	.A(Z_R_DATA_TEMPR32_21_),
	.B(Z_R_DATA_TEMPR33_21_),
	.C(Z_R_DATA_TEMPR34_21_),
	.D(Z_R_DATA_TEMPR35_21_)
);
// @49:2362
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_2_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR8_39_, Z_R_DATA_TEMPR8_38_, Z_R_DATA_TEMPR8_37_, Z_R_DATA_TEMPR8_36_, Z_R_DATA_TEMPR8_35_, Z_R_DATA_TEMPR8_34_, Z_R_DATA_TEMPR8_33_, Z_R_DATA_TEMPR8_32_, Z_R_DATA_TEMPR8_31_, Z_R_DATA_TEMPR8_30_, Z_R_DATA_TEMPR8_29_, Z_R_DATA_TEMPR8_28_, Z_R_DATA_TEMPR8_27_, Z_R_DATA_TEMPR8_26_, Z_R_DATA_TEMPR8_25_, Z_R_DATA_TEMPR8_24_, Z_R_DATA_TEMPR8_23_, Z_R_DATA_TEMPR8_22_, Z_R_DATA_TEMPR8_21_, Z_R_DATA_TEMPR8_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_2_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR8_19_, Z_R_DATA_TEMPR8_18_, Z_R_DATA_TEMPR8_17_, Z_R_DATA_TEMPR8_16_, Z_R_DATA_TEMPR8_15_, Z_R_DATA_TEMPR8_14_, Z_R_DATA_TEMPR8_13_, Z_R_DATA_TEMPR8_12_, Z_R_DATA_TEMPR8_11_, Z_R_DATA_TEMPR8_10_, Z_R_DATA_TEMPR8_9_, Z_R_DATA_TEMPR8_8_, Z_R_DATA_TEMPR8_7_, Z_R_DATA_TEMPR8_6_, Z_R_DATA_TEMPR8_5_, Z_R_DATA_TEMPR8_4_, Z_R_DATA_TEMPR8_3_, Z_R_DATA_TEMPR8_2_, Z_R_DATA_TEMPR8_1_, Z_R_DATA_TEMPR8_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_8__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%8%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2358
  OR4 OR4_648 (
	.Y(OR4_648_Y),
	.A(Z_R_DATA_TEMPR32_7_),
	.B(Z_R_DATA_TEMPR33_7_),
	.C(Z_R_DATA_TEMPR34_7_),
	.D(Z_R_DATA_TEMPR35_7_)
);
// @49:2356
  OR4 OR4_467 (
	.Y(OR4_467_Y),
	.A(OR4_772_Y),
	.B(OR4_108_Y),
	.C(OR4_583_Y),
	.D(OR4_493_Y)
);
// @49:2354
  OR4 \OR4_R_DATA[36]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[30]),
	.A(OR4_556_Y),
	.B(OR4_193_Y),
	.C(OR4_332_Y),
	.D(OR4_375_Y)
);
// @49:2352
  OR4 OR4_92 (
	.Y(OR4_92_Y),
	.A(Z_R_DATA_TEMPR0_4_),
	.B(Z_R_DATA_TEMPR1_4_),
	.C(Z_R_DATA_TEMPR2_4_),
	.D(Z_R_DATA_TEMPR3_4_)
);
// @49:2349
  OR4 OR4_498 (
	.Y(OR4_498_Y),
	.A(Z_R_DATA_TEMPR12_35_),
	.B(Z_R_DATA_TEMPR13_35_),
	.C(Z_R_DATA_TEMPR14_35_),
	.D(Z_R_DATA_TEMPR15_35_)
);
// @49:2304
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_6_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR26_39_, Z_R_DATA_TEMPR26_38_, Z_R_DATA_TEMPR26_37_, Z_R_DATA_TEMPR26_36_, Z_R_DATA_TEMPR26_35_, Z_R_DATA_TEMPR26_34_, Z_R_DATA_TEMPR26_33_, Z_R_DATA_TEMPR26_32_, Z_R_DATA_TEMPR26_31_, Z_R_DATA_TEMPR26_30_, Z_R_DATA_TEMPR26_29_, Z_R_DATA_TEMPR26_28_, Z_R_DATA_TEMPR26_27_, Z_R_DATA_TEMPR26_26_, Z_R_DATA_TEMPR26_25_, Z_R_DATA_TEMPR26_24_, Z_R_DATA_TEMPR26_23_, Z_R_DATA_TEMPR26_22_, Z_R_DATA_TEMPR26_21_, Z_R_DATA_TEMPR26_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_6_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR26_19_, Z_R_DATA_TEMPR26_18_, Z_R_DATA_TEMPR26_17_, Z_R_DATA_TEMPR26_16_, Z_R_DATA_TEMPR26_15_, Z_R_DATA_TEMPR26_14_, Z_R_DATA_TEMPR26_13_, Z_R_DATA_TEMPR26_12_, Z_R_DATA_TEMPR26_11_, Z_R_DATA_TEMPR26_10_, Z_R_DATA_TEMPR26_9_, Z_R_DATA_TEMPR26_8_, Z_R_DATA_TEMPR26_7_, Z_R_DATA_TEMPR26_6_, Z_R_DATA_TEMPR26_5_, Z_R_DATA_TEMPR26_4_, Z_R_DATA_TEMPR26_3_, Z_R_DATA_TEMPR26_2_, Z_R_DATA_TEMPR26_1_, Z_R_DATA_TEMPR26_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_26__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%26%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2300
  OR4 OR4_133 (
	.Y(OR4_133_Y),
	.A(Z_R_DATA_TEMPR24_0_),
	.B(Z_R_DATA_TEMPR25_0_),
	.C(Z_R_DATA_TEMPR26_0_),
	.D(Z_R_DATA_TEMPR27_0_)
);
// @49:2294
  OR4 OR4_491 (
	.Y(OR4_491_Y),
	.A(Z_R_DATA_TEMPR56_26_),
	.B(Z_R_DATA_TEMPR57_26_),
	.C(Z_R_DATA_TEMPR58_26_),
	.D(Z_R_DATA_TEMPR59_26_)
);
// @49:2292
  OR4 OR4_159 (
	.Y(OR4_159_Y),
	.A(OR4_437_Y),
	.B(OR4_348_Y),
	.C(OR4_50_Y),
	.D(OR4_313_Y)
);
// @49:2289
  OR4 OR4_782 (
	.Y(OR4_782_Y),
	.A(Z_R_DATA_TEMPR56_20_),
	.B(Z_R_DATA_TEMPR57_20_),
	.C(Z_R_DATA_TEMPR58_20_),
	.D(Z_R_DATA_TEMPR59_20_)
);
// @49:2284
  OR4 OR4_178 (
	.Y(OR4_178_Y),
	.A(Z_R_DATA_TEMPR24_27_),
	.B(Z_R_DATA_TEMPR25_27_),
	.C(Z_R_DATA_TEMPR26_27_),
	.D(Z_R_DATA_TEMPR27_27_)
);
// @49:2282
  OR4 \OR4_R_DATA[30]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[24]),
	.A(OR4_36_Y),
	.B(OR4_224_Y),
	.C(OR4_581_Y),
	.D(OR4_285_Y)
);
// @49:2280
  OR4 OR4_87 (
	.Y(OR4_87_Y),
	.A(Z_R_DATA_TEMPR16_20_),
	.B(Z_R_DATA_TEMPR17_20_),
	.C(Z_R_DATA_TEMPR18_20_),
	.D(Z_R_DATA_TEMPR19_20_)
);
// @49:2238
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_7_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR29_39_, Z_R_DATA_TEMPR29_38_, Z_R_DATA_TEMPR29_37_, Z_R_DATA_TEMPR29_36_, Z_R_DATA_TEMPR29_35_, Z_R_DATA_TEMPR29_34_, Z_R_DATA_TEMPR29_33_, Z_R_DATA_TEMPR29_32_, Z_R_DATA_TEMPR29_31_, Z_R_DATA_TEMPR29_30_, Z_R_DATA_TEMPR29_29_, Z_R_DATA_TEMPR29_28_, Z_R_DATA_TEMPR29_27_, Z_R_DATA_TEMPR29_26_, Z_R_DATA_TEMPR29_25_, Z_R_DATA_TEMPR29_24_, Z_R_DATA_TEMPR29_23_, Z_R_DATA_TEMPR29_22_, Z_R_DATA_TEMPR29_21_, Z_R_DATA_TEMPR29_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_7_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR29_19_, Z_R_DATA_TEMPR29_18_, Z_R_DATA_TEMPR29_17_, Z_R_DATA_TEMPR29_16_, Z_R_DATA_TEMPR29_15_, Z_R_DATA_TEMPR29_14_, Z_R_DATA_TEMPR29_13_, Z_R_DATA_TEMPR29_12_, Z_R_DATA_TEMPR29_11_, Z_R_DATA_TEMPR29_10_, Z_R_DATA_TEMPR29_9_, Z_R_DATA_TEMPR29_8_, Z_R_DATA_TEMPR29_7_, Z_R_DATA_TEMPR29_6_, Z_R_DATA_TEMPR29_5_, Z_R_DATA_TEMPR29_4_, Z_R_DATA_TEMPR29_3_, Z_R_DATA_TEMPR29_2_, Z_R_DATA_TEMPR29_1_, Z_R_DATA_TEMPR29_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_29__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%29%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2234
  OR4 OR4_1 (
	.Y(OR4_1_Y),
	.A(Z_R_DATA_TEMPR52_4_),
	.B(Z_R_DATA_TEMPR53_4_),
	.C(Z_R_DATA_TEMPR54_4_),
	.D(Z_R_DATA_TEMPR55_4_)
);
// @49:2232
  OR4 OR4_191 (
	.Y(OR4_191_Y),
	.A(OR4_454_Y),
	.B(OR4_376_Y),
	.C(OR4_439_Y),
	.D(OR4_302_Y)
);
// @49:2230
  OR4 OR4_108 (
	.Y(OR4_108_Y),
	.A(Z_R_DATA_TEMPR4_7_),
	.B(Z_R_DATA_TEMPR5_7_),
	.C(Z_R_DATA_TEMPR6_7_),
	.D(Z_R_DATA_TEMPR7_7_)
);
// @49:2188
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_11_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR47_39_, Z_R_DATA_TEMPR47_38_, Z_R_DATA_TEMPR47_37_, Z_R_DATA_TEMPR47_36_, Z_R_DATA_TEMPR47_35_, Z_R_DATA_TEMPR47_34_, Z_R_DATA_TEMPR47_33_, Z_R_DATA_TEMPR47_32_, Z_R_DATA_TEMPR47_31_, Z_R_DATA_TEMPR47_30_, Z_R_DATA_TEMPR47_29_, Z_R_DATA_TEMPR47_28_, Z_R_DATA_TEMPR47_27_, Z_R_DATA_TEMPR47_26_, Z_R_DATA_TEMPR47_25_, Z_R_DATA_TEMPR47_24_, Z_R_DATA_TEMPR47_23_, Z_R_DATA_TEMPR47_22_, Z_R_DATA_TEMPR47_21_, Z_R_DATA_TEMPR47_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_11_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR47_19_, Z_R_DATA_TEMPR47_18_, Z_R_DATA_TEMPR47_17_, Z_R_DATA_TEMPR47_16_, Z_R_DATA_TEMPR47_15_, Z_R_DATA_TEMPR47_14_, Z_R_DATA_TEMPR47_13_, Z_R_DATA_TEMPR47_12_, Z_R_DATA_TEMPR47_11_, Z_R_DATA_TEMPR47_10_, Z_R_DATA_TEMPR47_9_, Z_R_DATA_TEMPR47_8_, Z_R_DATA_TEMPR47_7_, Z_R_DATA_TEMPR47_6_, Z_R_DATA_TEMPR47_5_, Z_R_DATA_TEMPR47_4_, Z_R_DATA_TEMPR47_3_, Z_R_DATA_TEMPR47_2_, Z_R_DATA_TEMPR47_1_, Z_R_DATA_TEMPR47_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_47__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%47%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2184
  OR4 OR4_80 (
	.Y(OR4_80_Y),
	.A(OR4_661_Y),
	.B(OR4_575_Y),
	.C(OR4_647_Y),
	.D(OR4_46_Y)
);
// @49:2142
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_5_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR20_39_, Z_R_DATA_TEMPR20_38_, Z_R_DATA_TEMPR20_37_, Z_R_DATA_TEMPR20_36_, Z_R_DATA_TEMPR20_35_, Z_R_DATA_TEMPR20_34_, Z_R_DATA_TEMPR20_33_, Z_R_DATA_TEMPR20_32_, Z_R_DATA_TEMPR20_31_, Z_R_DATA_TEMPR20_30_, Z_R_DATA_TEMPR20_29_, Z_R_DATA_TEMPR20_28_, Z_R_DATA_TEMPR20_27_, Z_R_DATA_TEMPR20_26_, Z_R_DATA_TEMPR20_25_, Z_R_DATA_TEMPR20_24_, Z_R_DATA_TEMPR20_23_, Z_R_DATA_TEMPR20_22_, Z_R_DATA_TEMPR20_21_, Z_R_DATA_TEMPR20_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_5_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR20_19_, Z_R_DATA_TEMPR20_18_, Z_R_DATA_TEMPR20_17_, Z_R_DATA_TEMPR20_16_, Z_R_DATA_TEMPR20_15_, Z_R_DATA_TEMPR20_14_, Z_R_DATA_TEMPR20_13_, Z_R_DATA_TEMPR20_12_, Z_R_DATA_TEMPR20_11_, Z_R_DATA_TEMPR20_10_, Z_R_DATA_TEMPR20_9_, Z_R_DATA_TEMPR20_8_, Z_R_DATA_TEMPR20_7_, Z_R_DATA_TEMPR20_6_, Z_R_DATA_TEMPR20_5_, Z_R_DATA_TEMPR20_4_, Z_R_DATA_TEMPR20_3_, Z_R_DATA_TEMPR20_2_, Z_R_DATA_TEMPR20_1_, Z_R_DATA_TEMPR20_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_20__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%20%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2138
  OR4 OR4_358 (
	.Y(OR4_358_Y),
	.A(Z_R_DATA_TEMPR4_20_),
	.B(Z_R_DATA_TEMPR5_20_),
	.C(Z_R_DATA_TEMPR6_20_),
	.D(Z_R_DATA_TEMPR7_20_)
);
// @49:2136
  OR4 OR4_394 (
	.Y(OR4_394_Y),
	.A(Z_R_DATA_TEMPR4_12_),
	.B(Z_R_DATA_TEMPR5_12_),
	.C(Z_R_DATA_TEMPR6_12_),
	.D(Z_R_DATA_TEMPR7_12_)
);
// @49:2129
  OR4 OR4_778 (
	.Y(OR4_778_Y),
	.A(OR4_329_Y),
	.B(OR4_248_Y),
	.C(OR4_739_Y),
	.D(OR4_204_Y)
);
// @49:2125
  OR4 \OR4_R_DATA[31]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[25]),
	.A(OR4_188_Y),
	.B(OR4_146_Y),
	.C(OR4_159_Y),
	.D(OR4_712_Y)
);
// @49:2123
  OR4 OR4_633 (
	.Y(OR4_633_Y),
	.A(OR4_142_Y),
	.B(OR4_611_Y),
	.C(OR4_646_Y),
	.D(OR4_256_Y)
);
// @49:2121
  OR4 OR4_31 (
	.Y(OR4_31_Y),
	.A(OR4_260_Y),
	.B(OR4_172_Y),
	.C(OR4_238_Y),
	.D(OR4_42_Y)
);
// @49:2115
  OR4 OR4_708 (
	.Y(OR4_708_Y),
	.A(Z_R_DATA_TEMPR24_25_),
	.B(Z_R_DATA_TEMPR25_25_),
	.C(Z_R_DATA_TEMPR26_25_),
	.D(Z_R_DATA_TEMPR27_25_)
);
// @49:2113
  OR4 OR4_170 (
	.Y(OR4_170_Y),
	.A(OR4_240_Y),
	.B(OR4_678_Y),
	.C(OR4_185_Y),
	.D(OR4_562_Y)
);
// @49:2111
  OR4 OR4_377 (
	.Y(OR4_377_Y),
	.A(OR4_416_Y),
	.B(OR4_695_Y),
	.C(OR4_289_Y),
	.D(OR4_409_Y)
);
// @49:2109
  OR4 OR4_68 (
	.Y(OR4_68_Y),
	.A(Z_R_DATA_TEMPR16_34_),
	.B(Z_R_DATA_TEMPR17_34_),
	.C(Z_R_DATA_TEMPR18_34_),
	.D(Z_R_DATA_TEMPR19_34_)
);
// @49:2103
  OR4 OR4_156 (
	.Y(OR4_156_Y),
	.A(Z_R_DATA_TEMPR44_15_),
	.B(Z_R_DATA_TEMPR45_15_),
	.C(Z_R_DATA_TEMPR46_15_),
	.D(Z_R_DATA_TEMPR47_15_)
);
// @49:2099
  OR4 OR4_100 (
	.Y(OR4_100_Y),
	.A(OR4_168_Y),
	.B(OR4_615_Y),
	.C(OR4_110_Y),
	.D(OR4_499_Y)
);
// @49:2094
  OR4 OR4_459 (
	.Y(OR4_459_Y),
	.A(OR4_387_Y),
	.B(OR4_272_Y),
	.C(OR4_116_Y),
	.D(OR4_506_Y)
);
// @49:2092
  OR4 OR4_670 (
	.Y(OR4_670_Y),
	.A(Z_R_DATA_TEMPR44_3_),
	.B(Z_R_DATA_TEMPR45_3_),
	.C(Z_R_DATA_TEMPR46_3_),
	.D(Z_R_DATA_TEMPR47_3_)
);
// @49:2090
  OR4 OR4_5 (
	.Y(OR4_5_Y),
	.A(OR4_596_Y),
	.B(OR4_71_Y),
	.C(OR4_463_Y),
	.D(OR4_589_Y)
);
// @49:2088
  OR4 OR4_310 (
	.Y(OR4_310_Y),
	.A(OR4_691_Y),
	.B(OR4_451_Y),
	.C(OR4_495_Y),
	.D(OR4_643_Y)
);
// @49:2085
  OR4 OR4_284 (
	.Y(OR4_284_Y),
	.A(Z_R_DATA_TEMPR24_35_),
	.B(Z_R_DATA_TEMPR25_35_),
	.C(Z_R_DATA_TEMPR26_35_),
	.D(Z_R_DATA_TEMPR27_35_)
);
// @49:2083
  OR4 OR4_452 (
	.Y(OR4_452_Y),
	.A(Z_R_DATA_TEMPR36_5_),
	.B(Z_R_DATA_TEMPR37_5_),
	.C(Z_R_DATA_TEMPR38_5_),
	.D(Z_R_DATA_TEMPR39_5_)
);
// @49:2041
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_2_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR11_39_, Z_R_DATA_TEMPR11_38_, Z_R_DATA_TEMPR11_37_, Z_R_DATA_TEMPR11_36_, Z_R_DATA_TEMPR11_35_, Z_R_DATA_TEMPR11_34_, Z_R_DATA_TEMPR11_33_, Z_R_DATA_TEMPR11_32_, Z_R_DATA_TEMPR11_31_, Z_R_DATA_TEMPR11_30_, Z_R_DATA_TEMPR11_29_, Z_R_DATA_TEMPR11_28_, Z_R_DATA_TEMPR11_27_, Z_R_DATA_TEMPR11_26_, Z_R_DATA_TEMPR11_25_, Z_R_DATA_TEMPR11_24_, Z_R_DATA_TEMPR11_23_, Z_R_DATA_TEMPR11_22_, Z_R_DATA_TEMPR11_21_, Z_R_DATA_TEMPR11_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_2_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR11_19_, Z_R_DATA_TEMPR11_18_, Z_R_DATA_TEMPR11_17_, Z_R_DATA_TEMPR11_16_, Z_R_DATA_TEMPR11_15_, Z_R_DATA_TEMPR11_14_, Z_R_DATA_TEMPR11_13_, Z_R_DATA_TEMPR11_12_, Z_R_DATA_TEMPR11_11_, Z_R_DATA_TEMPR11_10_, Z_R_DATA_TEMPR11_9_, Z_R_DATA_TEMPR11_8_, Z_R_DATA_TEMPR11_7_, Z_R_DATA_TEMPR11_6_, Z_R_DATA_TEMPR11_5_, Z_R_DATA_TEMPR11_4_, Z_R_DATA_TEMPR11_3_, Z_R_DATA_TEMPR11_2_, Z_R_DATA_TEMPR11_1_, Z_R_DATA_TEMPR11_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_11__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%11%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:2037
  OR4 OR4_600 (
	.Y(OR4_600_Y),
	.A(Z_R_DATA_TEMPR8_10_),
	.B(Z_R_DATA_TEMPR9_10_),
	.C(Z_R_DATA_TEMPR10_10_),
	.D(Z_R_DATA_TEMPR11_10_)
);
// @49:2033
  OR4 OR4_783 (
	.Y(OR4_783_Y),
	.A(Z_R_DATA_TEMPR0_30_),
	.B(Z_R_DATA_TEMPR1_30_),
	.C(Z_R_DATA_TEMPR2_30_),
	.D(Z_R_DATA_TEMPR3_30_)
);
// @49:2025
  OR4 OR4_212 (
	.Y(OR4_212_Y),
	.A(Z_R_DATA_TEMPR20_3_),
	.B(Z_R_DATA_TEMPR21_3_),
	.C(Z_R_DATA_TEMPR22_3_),
	.D(Z_R_DATA_TEMPR23_3_)
);
// @49:2023
  OR4 OR4_187 (
	.Y(OR4_187_Y),
	.A(OR4_103_Y),
	.B(OR4_369_Y),
	.C(OR4_195_Y),
	.D(OR4_192_Y)
);
// @49:1986
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_0_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR1_39_, Z_R_DATA_TEMPR1_38_, Z_R_DATA_TEMPR1_37_, Z_R_DATA_TEMPR1_36_, Z_R_DATA_TEMPR1_35_, Z_R_DATA_TEMPR1_34_, Z_R_DATA_TEMPR1_33_, Z_R_DATA_TEMPR1_32_, Z_R_DATA_TEMPR1_31_, Z_R_DATA_TEMPR1_30_, Z_R_DATA_TEMPR1_29_, Z_R_DATA_TEMPR1_28_, Z_R_DATA_TEMPR1_27_, Z_R_DATA_TEMPR1_26_, Z_R_DATA_TEMPR1_25_, Z_R_DATA_TEMPR1_24_, Z_R_DATA_TEMPR1_23_, Z_R_DATA_TEMPR1_22_, Z_R_DATA_TEMPR1_21_, Z_R_DATA_TEMPR1_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_0_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR1_19_, Z_R_DATA_TEMPR1_18_, Z_R_DATA_TEMPR1_17_, Z_R_DATA_TEMPR1_16_, Z_R_DATA_TEMPR1_15_, Z_R_DATA_TEMPR1_14_, Z_R_DATA_TEMPR1_13_, Z_R_DATA_TEMPR1_12_, Z_R_DATA_TEMPR1_11_, Z_R_DATA_TEMPR1_10_, Z_R_DATA_TEMPR1_9_, Z_R_DATA_TEMPR1_8_, Z_R_DATA_TEMPR1_7_, Z_R_DATA_TEMPR1_6_, Z_R_DATA_TEMPR1_5_, Z_R_DATA_TEMPR1_4_, Z_R_DATA_TEMPR1_3_, Z_R_DATA_TEMPR1_2_, Z_R_DATA_TEMPR1_1_, Z_R_DATA_TEMPR1_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%1%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:1982
  OR4 OR4_168 (
	.Y(OR4_168_Y),
	.A(Z_R_DATA_TEMPR0_27_),
	.B(Z_R_DATA_TEMPR1_27_),
	.C(Z_R_DATA_TEMPR2_27_),
	.D(Z_R_DATA_TEMPR3_27_)
);
// @49:1978
  OR4 OR4_33 (
	.Y(OR4_33_Y),
	.A(OR4_153_Y),
	.B(OR4_139_Y),
	.C(OR4_124_Y),
	.D(OR4_514_Y)
);
// @49:1974
  OR4 OR4_86 (
	.Y(OR4_86_Y),
	.A(Z_R_DATA_TEMPR12_36_),
	.B(Z_R_DATA_TEMPR13_36_),
	.C(Z_R_DATA_TEMPR14_36_),
	.D(Z_R_DATA_TEMPR15_36_)
);
// @49:1972
  OR4 OR4_287 (
	.Y(OR4_287_Y),
	.A(OR4_771_Y),
	.B(OR4_184_Y),
	.C(OR4_173_Y),
	.D(OR4_553_Y)
);
// @49:1970
  OR4 OR4_675 (
	.Y(OR4_675_Y),
	.A(OR4_131_Y),
	.B(OR4_786_Y),
	.C(OR4_769_Y),
	.D(OR4_453_Y)
);
// @49:1968
  OR4 OR4_696 (
	.Y(OR4_696_Y),
	.A(OR4_126_Y),
	.B(OR4_547_Y),
	.C(OR4_13_Y),
	.D(OR4_521_Y)
);
// @49:1926
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_3_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR14_39_, Z_R_DATA_TEMPR14_38_, Z_R_DATA_TEMPR14_37_, Z_R_DATA_TEMPR14_36_, Z_R_DATA_TEMPR14_35_, Z_R_DATA_TEMPR14_34_, Z_R_DATA_TEMPR14_33_, Z_R_DATA_TEMPR14_32_, Z_R_DATA_TEMPR14_31_, Z_R_DATA_TEMPR14_30_, Z_R_DATA_TEMPR14_29_, Z_R_DATA_TEMPR14_28_, Z_R_DATA_TEMPR14_27_, Z_R_DATA_TEMPR14_26_, Z_R_DATA_TEMPR14_25_, Z_R_DATA_TEMPR14_24_, Z_R_DATA_TEMPR14_23_, Z_R_DATA_TEMPR14_22_, Z_R_DATA_TEMPR14_21_, Z_R_DATA_TEMPR14_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_3_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR14_19_, Z_R_DATA_TEMPR14_18_, Z_R_DATA_TEMPR14_17_, Z_R_DATA_TEMPR14_16_, Z_R_DATA_TEMPR14_15_, Z_R_DATA_TEMPR14_14_, Z_R_DATA_TEMPR14_13_, Z_R_DATA_TEMPR14_12_, Z_R_DATA_TEMPR14_11_, Z_R_DATA_TEMPR14_10_, Z_R_DATA_TEMPR14_9_, Z_R_DATA_TEMPR14_8_, Z_R_DATA_TEMPR14_7_, Z_R_DATA_TEMPR14_6_, Z_R_DATA_TEMPR14_5_, Z_R_DATA_TEMPR14_4_, Z_R_DATA_TEMPR14_3_, Z_R_DATA_TEMPR14_2_, Z_R_DATA_TEMPR14_1_, Z_R_DATA_TEMPR14_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_14__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%14%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:1922
  OR4 OR4_511 (
	.Y(OR4_511_Y),
	.A(Z_R_DATA_TEMPR36_6_),
	.B(Z_R_DATA_TEMPR37_6_),
	.C(Z_R_DATA_TEMPR38_6_),
	.D(Z_R_DATA_TEMPR39_6_)
);
// @49:1919
  OR4 OR4_605 (
	.Y(OR4_605_Y),
	.A(Z_R_DATA_TEMPR56_34_),
	.B(Z_R_DATA_TEMPR57_34_),
	.C(Z_R_DATA_TEMPR58_34_),
	.D(Z_R_DATA_TEMPR59_34_)
);
// @49:1917
  OR4 OR4_768 (
	.Y(OR4_768_Y),
	.A(OR4_555_Y),
	.B(OR4_432_Y),
	.C(OR4_297_Y),
	.D(OR4_305_Y)
);
// @49:1915
  OR4 OR4_772 (
	.Y(OR4_772_Y),
	.A(Z_R_DATA_TEMPR0_7_),
	.B(Z_R_DATA_TEMPR1_7_),
	.C(Z_R_DATA_TEMPR2_7_),
	.D(Z_R_DATA_TEMPR3_7_)
);
// @49:1913
  OR4 OR4_330 (
	.Y(OR4_330_Y),
	.A(Z_R_DATA_TEMPR4_22_),
	.B(Z_R_DATA_TEMPR5_22_),
	.C(Z_R_DATA_TEMPR6_22_),
	.D(Z_R_DATA_TEMPR7_22_)
);
// @49:1911
  OR4 \OR4_R_DATA[23]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[19]),
	.A(OR4_425_Y),
	.B(OR4_217_Y),
	.C(OR4_179_Y),
	.D(OR4_155_Y)
);
// @49:1908
  OR4 OR4_550 (
	.Y(OR4_550_Y),
	.A(Z_R_DATA_TEMPR56_13_),
	.B(Z_R_DATA_TEMPR57_13_),
	.C(Z_R_DATA_TEMPR58_13_),
	.D(Z_R_DATA_TEMPR59_13_)
);
// @49:1906
  OR4 OR4_559 (
	.Y(OR4_559_Y),
	.A(Z_R_DATA_TEMPR8_12_),
	.B(Z_R_DATA_TEMPR9_12_),
	.C(Z_R_DATA_TEMPR10_12_),
	.D(Z_R_DATA_TEMPR11_12_)
);
// @49:1897
  OR4 OR4_45 (
	.Y(OR4_45_Y),
	.A(Z_R_DATA_TEMPR32_14_),
	.B(Z_R_DATA_TEMPR33_14_),
	.C(Z_R_DATA_TEMPR34_14_),
	.D(Z_R_DATA_TEMPR35_14_)
);
// @49:1894
  OR4 OR4_543 (
	.Y(OR4_543_Y),
	.A(Z_R_DATA_TEMPR56_35_),
	.B(Z_R_DATA_TEMPR57_35_),
	.C(Z_R_DATA_TEMPR58_35_),
	.D(Z_R_DATA_TEMPR59_35_)
);
// @49:1892
  OR4 \OR4_R_DATA[15]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[13]),
	.A(OR4_697_Y),
	.B(OR4_287_Y),
	.C(OR4_586_Y),
	.D(OR4_363_Y)
);
// @49:1883
  OR4 OR4_660 (
	.Y(OR4_660_Y),
	.A(OR4_636_Y),
	.B(OR4_628_Y),
	.C(OR4_572_Y),
	.D(OR4_781_Y)
);
// @49:1881
  OR4 OR4_749 (
	.Y(OR4_749_Y),
	.A(OR4_113_Y),
	.B(OR4_680_Y),
	.C(OR4_133_Y),
	.D(OR4_364_Y)
);
// @49:1879
  OR4 OR4_375 (
	.Y(OR4_375_Y),
	.A(OR4_438_Y),
	.B(OR4_197_Y),
	.C(OR4_221_Y),
	.D(OR4_395_Y)
);
// @49:1877
  OR4 OR4_628 (
	.Y(OR4_628_Y),
	.A(Z_R_DATA_TEMPR4_0_),
	.B(Z_R_DATA_TEMPR5_0_),
	.C(Z_R_DATA_TEMPR6_0_),
	.D(Z_R_DATA_TEMPR7_0_)
);
// @49:1874
  OR4 OR4_458 (
	.Y(OR4_458_Y),
	.A(Z_R_DATA_TEMPR20_17_),
	.B(Z_R_DATA_TEMPR21_17_),
	.C(Z_R_DATA_TEMPR22_17_),
	.D(Z_R_DATA_TEMPR23_17_)
);
// @49:1872
  OR4 OR4_786 (
	.Y(OR4_786_Y),
	.A(Z_R_DATA_TEMPR4_33_),
	.B(Z_R_DATA_TEMPR5_33_),
	.C(Z_R_DATA_TEMPR6_33_),
	.D(Z_R_DATA_TEMPR7_33_)
);
// @49:1870
  OR4 OR4_451 (
	.Y(OR4_451_Y),
	.A(Z_R_DATA_TEMPR4_26_),
	.B(Z_R_DATA_TEMPR5_26_),
	.C(Z_R_DATA_TEMPR6_26_),
	.D(Z_R_DATA_TEMPR7_26_)
);
// @49:1867
  OR4 OR4_305 (
	.Y(OR4_305_Y),
	.A(Z_R_DATA_TEMPR60_27_),
	.B(Z_R_DATA_TEMPR61_27_),
	.C(Z_R_DATA_TEMPR62_27_),
	.D(Z_R_DATA_TEMPR63_27_)
);
// @49:1865
  OR4 OR4_687 (
	.Y(OR4_687_Y),
	.A(Z_R_DATA_TEMPR0_23_),
	.B(Z_R_DATA_TEMPR1_23_),
	.C(Z_R_DATA_TEMPR2_23_),
	.D(Z_R_DATA_TEMPR3_23_)
);
// @49:1863
  OR4 OR4_785 (
	.Y(OR4_785_Y),
	.A(OR4_84_Y),
	.B(OR4_246_Y),
	.C(OR4_360_Y),
	.D(OR4_275_Y)
);
// @49:1861
  OR4 OR4_67 (
	.Y(OR4_67_Y),
	.A(Z_R_DATA_TEMPR40_26_),
	.B(Z_R_DATA_TEMPR41_26_),
	.C(Z_R_DATA_TEMPR42_26_),
	.D(Z_R_DATA_TEMPR43_26_)
);
// @49:1859
  OR4 OR4_531 (
	.Y(OR4_531_Y),
	.A(Z_R_DATA_TEMPR8_2_),
	.B(Z_R_DATA_TEMPR9_2_),
	.C(Z_R_DATA_TEMPR10_2_),
	.D(Z_R_DATA_TEMPR11_2_)
);
// @49:1855
  OR4 \OR4_R_DATA[22]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[18]),
	.A(OR4_512_Y),
	.B(OR4_485_Y),
	.C(OR4_377_Y),
	.D(OR4_18_Y)
);
// @49:1853
  OR4 OR4_218 (
	.Y(OR4_218_Y),
	.A(OR4_236_Y),
	.B(OR4_793_Y),
	.C(OR4_10_Y),
	.D(OR4_137_Y)
);
// @49:1846
  OR4 OR4_611 (
	.Y(OR4_611_Y),
	.A(Z_R_DATA_TEMPR4_25_),
	.B(Z_R_DATA_TEMPR5_25_),
	.C(Z_R_DATA_TEMPR6_25_),
	.D(Z_R_DATA_TEMPR7_25_)
);
// @49:1844
  OR4 OR4_413 (
	.Y(OR4_413_Y),
	.A(OR4_271_Y),
	.B(OR4_382_Y),
	.C(OR4_474_Y),
	.D(OR4_434_Y)
);
// @49:1841
  OR4 OR4_665 (
	.Y(OR4_665_Y),
	.A(Z_R_DATA_TEMPR20_16_),
	.B(Z_R_DATA_TEMPR21_16_),
	.C(Z_R_DATA_TEMPR22_16_),
	.D(Z_R_DATA_TEMPR23_16_)
);
// @49:1836
  OR4 OR4_354 (
	.Y(OR4_354_Y),
	.A(OR4_366_Y),
	.B(OR4_520_Y),
	.C(OR4_254_Y),
	.D(OR4_670_Y)
);
// @49:1833
  OR4 OR4_204 (
	.Y(OR4_204_Y),
	.A(Z_R_DATA_TEMPR44_35_),
	.B(Z_R_DATA_TEMPR45_35_),
	.C(Z_R_DATA_TEMPR46_35_),
	.D(Z_R_DATA_TEMPR47_35_)
);
// @49:1830
  OR4 OR4_223 (
	.Y(OR4_223_Y),
	.A(Z_R_DATA_TEMPR40_37_),
	.B(Z_R_DATA_TEMPR41_37_),
	.C(Z_R_DATA_TEMPR42_37_),
	.D(Z_R_DATA_TEMPR43_37_)
);
// @49:1828
  OR4 OR4_703 (
	.Y(OR4_703_Y),
	.A(Z_R_DATA_TEMPR8_3_),
	.B(Z_R_DATA_TEMPR9_3_),
	.C(Z_R_DATA_TEMPR10_3_),
	.D(Z_R_DATA_TEMPR11_3_)
);
// @49:1826
  OR4 OR4_692 (
	.Y(OR4_692_Y),
	.A(OR4_561_Y),
	.B(OR4_730_Y),
	.C(OR4_19_Y),
	.D(OR4_607_Y)
);
// @49:1824
  OR4 OR4_349 (
	.Y(OR4_349_Y),
	.A(Z_R_DATA_TEMPR28_1_),
	.B(Z_R_DATA_TEMPR29_1_),
	.C(Z_R_DATA_TEMPR30_1_),
	.D(Z_R_DATA_TEMPR31_1_)
);
// @49:1822
  OR4 OR4_762 (
	.Y(OR4_762_Y),
	.A(OR4_102_Y),
	.B(OR4_576_Y),
	.C(OR4_737_Y),
	.D(OR4_343_Y)
);
// @49:1818
  OR4 \OR4_R_DATA[34]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[28]),
	.A(OR4_141_Y),
	.B(OR4_667_Y),
	.C(OR4_268_Y),
	.D(OR4_603_Y)
);
// @49:1816
  OR4 OR4_177 (
	.Y(OR4_177_Y),
	.A(Z_R_DATA_TEMPR36_1_),
	.B(Z_R_DATA_TEMPR37_1_),
	.C(Z_R_DATA_TEMPR38_1_),
	.D(Z_R_DATA_TEMPR39_1_)
);
// @49:1814
  OR4 OR4_95 (
	.Y(OR4_95_Y),
	.A(Z_R_DATA_TEMPR56_4_),
	.B(Z_R_DATA_TEMPR57_4_),
	.C(Z_R_DATA_TEMPR58_4_),
	.D(Z_R_DATA_TEMPR59_4_)
);
// @49:1811
  OR4 OR4_698 (
	.Y(OR4_698_Y),
	.A(Z_R_DATA_TEMPR52_15_),
	.B(Z_R_DATA_TEMPR53_15_),
	.C(Z_R_DATA_TEMPR54_15_),
	.D(Z_R_DATA_TEMPR55_15_)
);
// @49:1809
  OR4 OR4_277 (
	.Y(OR4_277_Y),
	.A(Z_R_DATA_TEMPR12_3_),
	.B(Z_R_DATA_TEMPR13_3_),
	.C(Z_R_DATA_TEMPR14_3_),
	.D(Z_R_DATA_TEMPR15_3_)
);
// @49:1806
  OR4 OR4_107 (
	.Y(OR4_107_Y),
	.A(Z_R_DATA_TEMPR44_10_),
	.B(Z_R_DATA_TEMPR45_10_),
	.C(Z_R_DATA_TEMPR46_10_),
	.D(Z_R_DATA_TEMPR47_10_)
);
// @49:1804
  OR4 OR4_215 (
	.Y(OR4_215_Y),
	.A(Z_R_DATA_TEMPR0_15_),
	.B(Z_R_DATA_TEMPR1_15_),
	.C(Z_R_DATA_TEMPR2_15_),
	.D(Z_R_DATA_TEMPR3_15_)
);
// @49:1802
  OR4 OR4_207 (
	.Y(OR4_207_Y),
	.A(Z_R_DATA_TEMPR20_6_),
	.B(Z_R_DATA_TEMPR21_6_),
	.C(Z_R_DATA_TEMPR22_6_),
	.D(Z_R_DATA_TEMPR23_6_)
);
// @49:1800
  OR4 OR4_0 (
	.Y(OR4_0_Y),
	.A(OR4_283_Y),
	.B(OR4_410_Y),
	.C(OR4_408_Y),
	.D(OR4_541_Y)
);
// @49:1795
  OR4 OR4_238 (
	.Y(OR4_238_Y),
	.A(Z_R_DATA_TEMPR56_17_),
	.B(Z_R_DATA_TEMPR57_17_),
	.C(Z_R_DATA_TEMPR58_17_),
	.D(Z_R_DATA_TEMPR59_17_)
);
// @49:1793
  OR4 OR4_365 (
	.Y(OR4_365_Y),
	.A(Z_R_DATA_TEMPR0_5_),
	.B(Z_R_DATA_TEMPR1_5_),
	.C(Z_R_DATA_TEMPR2_5_),
	.D(Z_R_DATA_TEMPR3_5_)
);
// @49:1790
  OR4 OR4_631 (
	.Y(OR4_631_Y),
	.A(Z_R_DATA_TEMPR40_32_),
	.B(Z_R_DATA_TEMPR41_32_),
	.C(Z_R_DATA_TEMPR42_32_),
	.D(Z_R_DATA_TEMPR43_32_)
);
// @49:1787
  OR4 OR4_433 (
	.Y(OR4_433_Y),
	.A(Z_R_DATA_TEMPR44_17_),
	.B(Z_R_DATA_TEMPR45_17_),
	.C(Z_R_DATA_TEMPR46_17_),
	.D(Z_R_DATA_TEMPR47_17_)
);
// @49:1785
  OR4 OR4_417 (
	.Y(OR4_417_Y),
	.A(OR4_629_Y),
	.B(OR4_504_Y),
	.C(OR4_776_Y),
	.D(OR4_476_Y)
);
// @49:1783
  OR4 OR4_66 (
	.Y(OR4_66_Y),
	.A(Z_R_DATA_TEMPR48_23_),
	.B(Z_R_DATA_TEMPR49_23_),
	.C(Z_R_DATA_TEMPR50_23_),
	.D(Z_R_DATA_TEMPR51_23_)
);
// @49:1780
  OR4 OR4_115 (
	.Y(OR4_115_Y),
	.A(Z_R_DATA_TEMPR36_21_),
	.B(Z_R_DATA_TEMPR37_21_),
	.C(Z_R_DATA_TEMPR38_21_),
	.D(Z_R_DATA_TEMPR39_21_)
);
// @49:1777
  OR4 OR4_388 (
	.Y(OR4_388_Y),
	.A(Z_R_DATA_TEMPR28_37_),
	.B(Z_R_DATA_TEMPR29_37_),
	.C(Z_R_DATA_TEMPR30_37_),
	.D(Z_R_DATA_TEMPR31_37_)
);
// @49:1774
  OR4 OR4_293 (
	.Y(OR4_293_Y),
	.A(Z_R_DATA_TEMPR20_35_),
	.B(Z_R_DATA_TEMPR21_35_),
	.C(Z_R_DATA_TEMPR22_35_),
	.D(Z_R_DATA_TEMPR23_35_)
);
// @49:1771
  OR4 OR4_440 (
	.Y(OR4_440_Y),
	.A(Z_R_DATA_TEMPR28_12_),
	.B(Z_R_DATA_TEMPR29_12_),
	.C(Z_R_DATA_TEMPR30_12_),
	.D(Z_R_DATA_TEMPR31_12_)
);
// @49:1732
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_1_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR7_39_, Z_R_DATA_TEMPR7_38_, Z_R_DATA_TEMPR7_37_, Z_R_DATA_TEMPR7_36_, Z_R_DATA_TEMPR7_35_, Z_R_DATA_TEMPR7_34_, Z_R_DATA_TEMPR7_33_, Z_R_DATA_TEMPR7_32_, Z_R_DATA_TEMPR7_31_, Z_R_DATA_TEMPR7_30_, Z_R_DATA_TEMPR7_29_, Z_R_DATA_TEMPR7_28_, Z_R_DATA_TEMPR7_27_, Z_R_DATA_TEMPR7_26_, Z_R_DATA_TEMPR7_25_, Z_R_DATA_TEMPR7_24_, Z_R_DATA_TEMPR7_23_, Z_R_DATA_TEMPR7_22_, Z_R_DATA_TEMPR7_21_, Z_R_DATA_TEMPR7_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_1_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR7_19_, Z_R_DATA_TEMPR7_18_, Z_R_DATA_TEMPR7_17_, Z_R_DATA_TEMPR7_16_, Z_R_DATA_TEMPR7_15_, Z_R_DATA_TEMPR7_14_, Z_R_DATA_TEMPR7_13_, Z_R_DATA_TEMPR7_12_, Z_R_DATA_TEMPR7_11_, Z_R_DATA_TEMPR7_10_, Z_R_DATA_TEMPR7_9_, Z_R_DATA_TEMPR7_8_, Z_R_DATA_TEMPR7_7_, Z_R_DATA_TEMPR7_6_, Z_R_DATA_TEMPR7_5_, Z_R_DATA_TEMPR7_4_, Z_R_DATA_TEMPR7_3_, Z_R_DATA_TEMPR7_2_, Z_R_DATA_TEMPR7_1_, Z_R_DATA_TEMPR7_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_7__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%7%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:1726
  OR4 OR4_763 (
	.Y(OR4_763_Y),
	.A(Z_R_DATA_TEMPR36_2_),
	.B(Z_R_DATA_TEMPR37_2_),
	.C(Z_R_DATA_TEMPR38_2_),
	.D(Z_R_DATA_TEMPR39_2_)
);
// @49:1723
  OR4 OR4_776 (
	.Y(OR4_776_Y),
	.A(Z_R_DATA_TEMPR24_24_),
	.B(Z_R_DATA_TEMPR25_24_),
	.C(Z_R_DATA_TEMPR26_24_),
	.D(Z_R_DATA_TEMPR27_24_)
);
// @49:1717
  OR4 OR4_235 (
	.Y(OR4_235_Y),
	.A(Z_R_DATA_TEMPR28_16_),
	.B(Z_R_DATA_TEMPR29_16_),
	.C(Z_R_DATA_TEMPR30_16_),
	.D(Z_R_DATA_TEMPR31_16_)
);
// @49:1680
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_1_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR6_39_, Z_R_DATA_TEMPR6_38_, Z_R_DATA_TEMPR6_37_, Z_R_DATA_TEMPR6_36_, Z_R_DATA_TEMPR6_35_, Z_R_DATA_TEMPR6_34_, Z_R_DATA_TEMPR6_33_, Z_R_DATA_TEMPR6_32_, Z_R_DATA_TEMPR6_31_, Z_R_DATA_TEMPR6_30_, Z_R_DATA_TEMPR6_29_, Z_R_DATA_TEMPR6_28_, Z_R_DATA_TEMPR6_27_, Z_R_DATA_TEMPR6_26_, Z_R_DATA_TEMPR6_25_, Z_R_DATA_TEMPR6_24_, Z_R_DATA_TEMPR6_23_, Z_R_DATA_TEMPR6_22_, Z_R_DATA_TEMPR6_21_, Z_R_DATA_TEMPR6_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_1_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR6_19_, Z_R_DATA_TEMPR6_18_, Z_R_DATA_TEMPR6_17_, Z_R_DATA_TEMPR6_16_, Z_R_DATA_TEMPR6_15_, Z_R_DATA_TEMPR6_14_, Z_R_DATA_TEMPR6_13_, Z_R_DATA_TEMPR6_12_, Z_R_DATA_TEMPR6_11_, Z_R_DATA_TEMPR6_10_, Z_R_DATA_TEMPR6_9_, Z_R_DATA_TEMPR6_8_, Z_R_DATA_TEMPR6_7_, Z_R_DATA_TEMPR6_6_, Z_R_DATA_TEMPR6_5_, Z_R_DATA_TEMPR6_4_, Z_R_DATA_TEMPR6_3_, Z_R_DATA_TEMPR6_2_, Z_R_DATA_TEMPR6_1_, Z_R_DATA_TEMPR6_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_6__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%6%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:1676
  OR4 OR4_677 (
	.Y(OR4_677_Y),
	.A(Z_R_DATA_TEMPR4_15_),
	.B(Z_R_DATA_TEMPR5_15_),
	.C(Z_R_DATA_TEMPR6_15_),
	.D(Z_R_DATA_TEMPR7_15_)
);
// @49:1673
  OR4 OR4_775 (
	.Y(OR4_775_Y),
	.A(Z_R_DATA_TEMPR60_14_),
	.B(Z_R_DATA_TEMPR61_14_),
	.C(Z_R_DATA_TEMPR62_14_),
	.D(Z_R_DATA_TEMPR63_14_)
);
// @49:1671
  OR4 OR4_186 (
	.Y(OR4_186_Y),
	.A(Z_R_DATA_TEMPR36_0_),
	.B(Z_R_DATA_TEMPR37_0_),
	.C(Z_R_DATA_TEMPR38_0_),
	.D(Z_R_DATA_TEMPR39_0_)
);
// @49:1668
  OR4 OR4_706 (
	.Y(OR4_706_Y),
	.A(Z_R_DATA_TEMPR12_16_),
	.B(Z_R_DATA_TEMPR13_16_),
	.C(Z_R_DATA_TEMPR14_16_),
	.D(Z_R_DATA_TEMPR15_16_)
);
// @49:1662
  OR4 OR4_607 (
	.Y(OR4_607_Y),
	.A(Z_R_DATA_TEMPR12_24_),
	.B(Z_R_DATA_TEMPR13_24_),
	.C(Z_R_DATA_TEMPR14_24_),
	.D(Z_R_DATA_TEMPR15_24_)
);
// @49:1660
  OR4 OR4_705 (
	.Y(OR4_705_Y),
	.A(Z_R_DATA_TEMPR4_36_),
	.B(Z_R_DATA_TEMPR5_36_),
	.C(Z_R_DATA_TEMPR6_36_),
	.D(Z_R_DATA_TEMPR7_36_)
);
// @49:1618
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_12_, ahbsram_addr_t[12:11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR51_39_, Z_R_DATA_TEMPR51_38_, Z_R_DATA_TEMPR51_37_, Z_R_DATA_TEMPR51_36_, Z_R_DATA_TEMPR51_35_, Z_R_DATA_TEMPR51_34_, Z_R_DATA_TEMPR51_33_, Z_R_DATA_TEMPR51_32_, Z_R_DATA_TEMPR51_31_, Z_R_DATA_TEMPR51_30_, Z_R_DATA_TEMPR51_29_, Z_R_DATA_TEMPR51_28_, Z_R_DATA_TEMPR51_27_, Z_R_DATA_TEMPR51_26_, Z_R_DATA_TEMPR51_25_, Z_R_DATA_TEMPR51_24_, Z_R_DATA_TEMPR51_23_, Z_R_DATA_TEMPR51_22_, Z_R_DATA_TEMPR51_21_, Z_R_DATA_TEMPR51_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_12_, ahbsram_addr_t[12:11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR51_19_, Z_R_DATA_TEMPR51_18_, Z_R_DATA_TEMPR51_17_, Z_R_DATA_TEMPR51_16_, Z_R_DATA_TEMPR51_15_, Z_R_DATA_TEMPR51_14_, Z_R_DATA_TEMPR51_13_, Z_R_DATA_TEMPR51_12_, Z_R_DATA_TEMPR51_11_, Z_R_DATA_TEMPR51_10_, Z_R_DATA_TEMPR51_9_, Z_R_DATA_TEMPR51_8_, Z_R_DATA_TEMPR51_7_, Z_R_DATA_TEMPR51_6_, Z_R_DATA_TEMPR51_5_, Z_R_DATA_TEMPR51_4_, Z_R_DATA_TEMPR51_3_, Z_R_DATA_TEMPR51_2_, Z_R_DATA_TEMPR51_1_, Z_R_DATA_TEMPR51_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_51__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%51%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:1612
  OR4 OR4_482 (
	.Y(OR4_482_Y),
	.A(Z_R_DATA_TEMPR20_7_),
	.B(Z_R_DATA_TEMPR21_7_),
	.C(Z_R_DATA_TEMPR22_7_),
	.D(Z_R_DATA_TEMPR23_7_)
);
// @49:1609
  OR4 OR4_437 (
	.Y(OR4_437_Y),
	.A(Z_R_DATA_TEMPR32_31_),
	.B(Z_R_DATA_TEMPR33_31_),
	.C(Z_R_DATA_TEMPR34_31_),
	.D(Z_R_DATA_TEMPR35_31_)
);
// @49:1607
  OR4 OR4_523 (
	.Y(OR4_523_Y),
	.A(Z_R_DATA_TEMPR4_16_),
	.B(Z_R_DATA_TEMPR5_16_),
	.C(Z_R_DATA_TEMPR6_16_),
	.D(Z_R_DATA_TEMPR7_16_)
);
// @49:1596
  OR4 OR4_780 (
	.Y(OR4_780_Y),
	.A(Z_R_DATA_TEMPR36_20_),
	.B(Z_R_DATA_TEMPR37_20_),
	.C(Z_R_DATA_TEMPR38_20_),
	.D(Z_R_DATA_TEMPR39_20_)
);
// @49:1591
  OR4 OR4_383 (
	.Y(OR4_383_Y),
	.A(Z_R_DATA_TEMPR24_26_),
	.B(Z_R_DATA_TEMPR25_26_),
	.C(Z_R_DATA_TEMPR26_26_),
	.D(Z_R_DATA_TEMPR27_26_)
);
// @49:1589
  OR4 OR4_135 (
	.Y(OR4_135_Y),
	.A(OR4_602_Y),
	.B(OR4_516_Y),
	.C(OR4_223_Y),
	.D(OR4_475_Y)
);
// @49:1587
  OR4 \OR4_R_DATA[4]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[4]),
	.A(OR4_618_Y),
	.B(OR4_152_Y),
	.C(OR4_270_Y),
	.D(OR4_346_Y)
);
// @49:1585
  OR4 OR4_729 (
	.Y(OR4_729_Y),
	.A(Z_R_DATA_TEMPR0_1_),
	.B(Z_R_DATA_TEMPR1_1_),
	.C(Z_R_DATA_TEMPR2_1_),
	.D(Z_R_DATA_TEMPR3_1_)
);
// @49:1543
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_11_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR45_39_, Z_R_DATA_TEMPR45_38_, Z_R_DATA_TEMPR45_37_, Z_R_DATA_TEMPR45_36_, Z_R_DATA_TEMPR45_35_, Z_R_DATA_TEMPR45_34_, Z_R_DATA_TEMPR45_33_, Z_R_DATA_TEMPR45_32_, Z_R_DATA_TEMPR45_31_, Z_R_DATA_TEMPR45_30_, Z_R_DATA_TEMPR45_29_, Z_R_DATA_TEMPR45_28_, Z_R_DATA_TEMPR45_27_, Z_R_DATA_TEMPR45_26_, Z_R_DATA_TEMPR45_25_, Z_R_DATA_TEMPR45_24_, Z_R_DATA_TEMPR45_23_, Z_R_DATA_TEMPR45_22_, Z_R_DATA_TEMPR45_21_, Z_R_DATA_TEMPR45_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_11_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR45_19_, Z_R_DATA_TEMPR45_18_, Z_R_DATA_TEMPR45_17_, Z_R_DATA_TEMPR45_16_, Z_R_DATA_TEMPR45_15_, Z_R_DATA_TEMPR45_14_, Z_R_DATA_TEMPR45_13_, Z_R_DATA_TEMPR45_12_, Z_R_DATA_TEMPR45_11_, Z_R_DATA_TEMPR45_10_, Z_R_DATA_TEMPR45_9_, Z_R_DATA_TEMPR45_8_, Z_R_DATA_TEMPR45_7_, Z_R_DATA_TEMPR45_6_, Z_R_DATA_TEMPR45_5_, Z_R_DATA_TEMPR45_4_, Z_R_DATA_TEMPR45_3_, Z_R_DATA_TEMPR45_2_, Z_R_DATA_TEMPR45_1_, Z_R_DATA_TEMPR45_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_45__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%45%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:1498
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_13_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR54_39_, Z_R_DATA_TEMPR54_38_, Z_R_DATA_TEMPR54_37_, Z_R_DATA_TEMPR54_36_, Z_R_DATA_TEMPR54_35_, Z_R_DATA_TEMPR54_34_, Z_R_DATA_TEMPR54_33_, Z_R_DATA_TEMPR54_32_, Z_R_DATA_TEMPR54_31_, Z_R_DATA_TEMPR54_30_, Z_R_DATA_TEMPR54_29_, Z_R_DATA_TEMPR54_28_, Z_R_DATA_TEMPR54_27_, Z_R_DATA_TEMPR54_26_, Z_R_DATA_TEMPR54_25_, Z_R_DATA_TEMPR54_24_, Z_R_DATA_TEMPR54_23_, Z_R_DATA_TEMPR54_22_, Z_R_DATA_TEMPR54_21_, Z_R_DATA_TEMPR54_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_13_, ahbsram_addr_t[12], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR54_19_, Z_R_DATA_TEMPR54_18_, Z_R_DATA_TEMPR54_17_, Z_R_DATA_TEMPR54_16_, Z_R_DATA_TEMPR54_15_, Z_R_DATA_TEMPR54_14_, Z_R_DATA_TEMPR54_13_, Z_R_DATA_TEMPR54_12_, Z_R_DATA_TEMPR54_11_, Z_R_DATA_TEMPR54_10_, Z_R_DATA_TEMPR54_9_, Z_R_DATA_TEMPR54_8_, Z_R_DATA_TEMPR54_7_, Z_R_DATA_TEMPR54_6_, Z_R_DATA_TEMPR54_5_, Z_R_DATA_TEMPR54_4_, Z_R_DATA_TEMPR54_3_, Z_R_DATA_TEMPR54_2_, Z_R_DATA_TEMPR54_1_, Z_R_DATA_TEMPR54_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_54__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%54%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:1493
  OR4 OR4_542 (
	.Y(OR4_542_Y),
	.A(Z_R_DATA_TEMPR40_33_),
	.B(Z_R_DATA_TEMPR41_33_),
	.C(Z_R_DATA_TEMPR42_33_),
	.D(Z_R_DATA_TEMPR43_33_)
);
// @49:1491
  OR4 OR4_179 (
	.Y(OR4_179_Y),
	.A(OR4_325_Y),
	.B(OR4_609_Y),
	.C(OR4_196_Y),
	.D(OR4_320_Y)
);
// @49:1489
  OR4 \OR4_R_DATA[7]  (
	.Y(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[7]),
	.A(OR4_467_Y),
	.B(OR4_728_Y),
	.C(OR4_509_Y),
	.D(OR4_392_Y)
);
// @49:1486
  OR4 OR4_118 (
	.Y(OR4_118_Y),
	.A(Z_R_DATA_TEMPR36_32_),
	.B(Z_R_DATA_TEMPR37_32_),
	.C(Z_R_DATA_TEMPR38_32_),
	.D(Z_R_DATA_TEMPR39_32_)
);
// @49:1484
  OR4 OR4_81 (
	.Y(OR4_81_Y),
	.A(Z_R_DATA_TEMPR48_11_),
	.B(Z_R_DATA_TEMPR49_11_),
	.C(Z_R_DATA_TEMPR50_11_),
	.D(Z_R_DATA_TEMPR51_11_)
);
// @49:1481
  OR4 OR4_580 (
	.Y(OR4_580_Y),
	.A(Z_R_DATA_TEMPR60_20_),
	.B(Z_R_DATA_TEMPR61_20_),
	.C(Z_R_DATA_TEMPR62_20_),
	.D(Z_R_DATA_TEMPR63_20_)
);
// @49:1478
  OR4 OR4_241 (
	.Y(OR4_241_Y),
	.A(Z_R_DATA_TEMPR20_23_),
	.B(Z_R_DATA_TEMPR21_23_),
	.C(Z_R_DATA_TEMPR22_23_),
	.D(Z_R_DATA_TEMPR23_23_)
);
// @49:1475
  OR4 OR4_109 (
	.Y(OR4_109_Y),
	.A(Z_R_DATA_TEMPR28_35_),
	.B(Z_R_DATA_TEMPR29_35_),
	.C(Z_R_DATA_TEMPR30_35_),
	.D(Z_R_DATA_TEMPR31_35_)
);
// @49:1472
  OR4 OR4_589 (
	.Y(OR4_589_Y),
	.A(Z_R_DATA_TEMPR44_24_),
	.B(Z_R_DATA_TEMPR45_24_),
	.C(Z_R_DATA_TEMPR46_24_),
	.D(Z_R_DATA_TEMPR47_24_)
);
// @49:1470
  OR4 OR4_48 (
	.Y(OR4_48_Y),
	.A(Z_R_DATA_TEMPR52_0_),
	.B(Z_R_DATA_TEMPR53_0_),
	.C(Z_R_DATA_TEMPR54_0_),
	.D(Z_R_DATA_TEMPR55_0_)
);
// @49:1465
  OR4 OR4_766 (
	.Y(OR4_766_Y),
	.A(Z_R_DATA_TEMPR20_36_),
	.B(Z_R_DATA_TEMPR21_36_),
	.C(Z_R_DATA_TEMPR22_36_),
	.D(Z_R_DATA_TEMPR23_36_)
);
// @49:1463
  OR4 OR4_652 (
	.Y(OR4_652_Y),
	.A(OR4_729_Y),
	.B(OR4_11_Y),
	.C(OR4_65_Y),
	.D(OR4_17_Y)
);
// @49:1461
  OR4 OR4_667 (
	.Y(OR4_667_Y),
	.A(OR4_68_Y),
	.B(OR4_351_Y),
	.C(OR4_339_Y),
	.D(OR4_180_Y)
);
// @49:1459
  OR4 OR4_765 (
	.Y(OR4_765_Y),
	.A(OR4_201_Y),
	.B(OR4_299_Y),
	.C(OR4_286_Y),
	.D(OR4_662_Y)
);
// @49:1454
  OR4 OR4_329 (
	.Y(OR4_329_Y),
	.A(Z_R_DATA_TEMPR32_35_),
	.B(Z_R_DATA_TEMPR33_35_),
	.C(Z_R_DATA_TEMPR34_35_),
	.D(Z_R_DATA_TEMPR35_35_)
);
// @49:1451
  OR4 OR4_718 (
	.Y(OR4_718_Y),
	.A(Z_R_DATA_TEMPR48_30_),
	.B(Z_R_DATA_TEMPR49_30_),
	.C(Z_R_DATA_TEMPR50_30_),
	.D(Z_R_DATA_TEMPR51_30_)
);
// @49:1449
  OR4 OR4_2 (
	.Y(OR4_2_Y),
	.A(Z_R_DATA_TEMPR32_27_),
	.B(Z_R_DATA_TEMPR33_27_),
	.C(Z_R_DATA_TEMPR34_27_),
	.D(Z_R_DATA_TEMPR35_27_)
);
// @49:1446
  OR4 OR4_378 (
	.Y(OR4_378_Y),
	.A(Z_R_DATA_TEMPR16_36_),
	.B(Z_R_DATA_TEMPR17_36_),
	.C(Z_R_DATA_TEMPR18_36_),
	.D(Z_R_DATA_TEMPR19_36_)
);
// @49:1443
  OR4 OR4_799 (
	.Y(OR4_799_Y),
	.A(Z_R_DATA_TEMPR28_32_),
	.B(Z_R_DATA_TEMPR29_32_),
	.C(Z_R_DATA_TEMPR30_32_),
	.D(Z_R_DATA_TEMPR31_32_)
);
// @49:1441
  OR4 OR4_658 (
	.Y(OR4_658_Y),
	.A(Z_R_DATA_TEMPR0_22_),
	.B(Z_R_DATA_TEMPR1_22_),
	.C(Z_R_DATA_TEMPR2_22_),
	.D(Z_R_DATA_TEMPR3_22_)
);
// @49:1439
  OR4 OR4_110 (
	.Y(OR4_110_Y),
	.A(Z_R_DATA_TEMPR8_27_),
	.B(Z_R_DATA_TEMPR9_27_),
	.C(Z_R_DATA_TEMPR10_27_),
	.D(Z_R_DATA_TEMPR11_27_)
);
// @49:1436
  OR4 OR4_317 (
	.Y(OR4_317_Y),
	.A(Z_R_DATA_TEMPR40_14_),
	.B(Z_R_DATA_TEMPR41_14_),
	.C(Z_R_DATA_TEMPR42_14_),
	.D(Z_R_DATA_TEMPR43_14_)
);
// @49:1434
  OR4 OR4_308 (
	.Y(OR4_308_Y),
	.A(Z_R_DATA_TEMPR32_5_),
	.B(Z_R_DATA_TEMPR33_5_),
	.C(Z_R_DATA_TEMPR34_5_),
	.D(Z_R_DATA_TEMPR35_5_)
);
// @49:1431
  OR4 OR4_488 (
	.Y(OR4_488_Y),
	.A(Z_R_DATA_TEMPR36_26_),
	.B(Z_R_DATA_TEMPR37_26_),
	.C(Z_R_DATA_TEMPR38_26_),
	.D(Z_R_DATA_TEMPR39_26_)
);
// @49:1428
  OR4 OR4_481 (
	.Y(OR4_481_Y),
	.A(Z_R_DATA_TEMPR44_20_),
	.B(Z_R_DATA_TEMPR45_20_),
	.C(Z_R_DATA_TEMPR46_20_),
	.D(Z_R_DATA_TEMPR47_20_)
);
// @49:1426
  OR4 OR4_610 (
	.Y(OR4_610_Y),
	.A(OR4_500_Y),
	.B(OR4_630_Y),
	.C(OR4_721_Y),
	.D(OR4_419_Y)
);
// @49:1424
  OR4 OR4_176 (
	.Y(OR4_176_Y),
	.A(Z_R_DATA_TEMPR60_4_),
	.B(Z_R_DATA_TEMPR61_4_),
	.C(Z_R_DATA_TEMPR62_4_),
	.D(Z_R_DATA_TEMPR63_4_)
);
// @49:1422
  OR4 OR4_138 (
	.Y(OR4_138_Y),
	.A(Z_R_DATA_TEMPR0_36_),
	.B(Z_R_DATA_TEMPR1_36_),
	.C(Z_R_DATA_TEMPR2_36_),
	.D(Z_R_DATA_TEMPR3_36_)
);
// @49:1417
  OR4 OR4_83 (
	.Y(OR4_83_Y),
	.A(Z_R_DATA_TEMPR28_26_),
	.B(Z_R_DATA_TEMPR29_26_),
	.C(Z_R_DATA_TEMPR30_26_),
	.D(Z_R_DATA_TEMPR31_26_)
);
// @49:1375
  RAM1K20 PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0 (
	.A_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_5_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.A_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR21_39_, Z_R_DATA_TEMPR21_38_, Z_R_DATA_TEMPR21_37_, Z_R_DATA_TEMPR21_36_, Z_R_DATA_TEMPR21_35_, Z_R_DATA_TEMPR21_34_, Z_R_DATA_TEMPR21_33_, Z_R_DATA_TEMPR21_32_, Z_R_DATA_TEMPR21_31_, Z_R_DATA_TEMPR21_30_, Z_R_DATA_TEMPR21_29_, Z_R_DATA_TEMPR21_28_, Z_R_DATA_TEMPR21_27_, Z_R_DATA_TEMPR21_26_, Z_R_DATA_TEMPR21_25_, Z_R_DATA_TEMPR21_24_, Z_R_DATA_TEMPR21_23_, Z_R_DATA_TEMPR21_22_, Z_R_DATA_TEMPR21_21_, Z_R_DATA_TEMPR21_20_}),
	.A_WEN({N_39_i, mem_byteen_m_i_a2_xx_RNI92NHP_0}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ahbsram_addr_t[10:2], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_5_, Z_BLKX1_0_, ahbsram_addr_t[11]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.B_DIN({GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR21_19_, Z_R_DATA_TEMPR21_18_, Z_R_DATA_TEMPR21_17_, Z_R_DATA_TEMPR21_16_, Z_R_DATA_TEMPR21_15_, Z_R_DATA_TEMPR21_14_, Z_R_DATA_TEMPR21_13_, Z_R_DATA_TEMPR21_12_, Z_R_DATA_TEMPR21_11_, Z_R_DATA_TEMPR21_10_, Z_R_DATA_TEMPR21_9_, Z_R_DATA_TEMPR21_8_, Z_R_DATA_TEMPR21_7_, Z_R_DATA_TEMPR21_6_, Z_R_DATA_TEMPR21_5_, Z_R_DATA_TEMPR21_4_, Z_R_DATA_TEMPR21_3_, Z_R_DATA_TEMPR21_2_, Z_R_DATA_TEMPR21_1_, Z_R_DATA_TEMPR21_0_}),
	.B_WEN({mem_byteen_m_i_a2_0_yy_RNI04MK61_0, mem_byteen_m_i_a2_xx_RNI70NHP_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_21__0_)
);
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.MEMORYFILE="PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.mem";
defparam PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.RAMINDEX="PF_SRAM_AHB_C0%32768-32768%40-40%POWER%21%0%TWO-PORT%C:/Workspace_MiV/miv-rv32i-systick-blinky/miv32imc-Debug/miv-rv32i-systick-blinky.hex%ECC_EN-0";
// @49:1370
  OR4 OR4_106 (
	.Y(OR4_106_Y),
	.A(Z_R_DATA_TEMPR52_20_),
	.B(Z_R_DATA_TEMPR53_20_),
	.C(Z_R_DATA_TEMPR54_20_),
	.D(Z_R_DATA_TEMPR55_20_)
);
// @49:1368
  OR4 OR4_181 (
	.Y(OR4_181_Y),
	.A(Z_R_DATA_TEMPR4_34_),
	.B(Z_R_DATA_TEMPR5_34_),
	.C(Z_R_DATA_TEMPR6_34_),
	.D(Z_R_DATA_TEMPR7_34_)
);
// @49:1363
  OR4 OR4_409 (
	.Y(OR4_409_Y),
	.A(Z_R_DATA_TEMPR44_22_),
	.B(Z_R_DATA_TEMPR45_22_),
	.C(Z_R_DATA_TEMPR46_22_),
	.D(Z_R_DATA_TEMPR47_22_)
);
// @49:1358
  OR4 OR4_770 (
	.Y(OR4_770_Y),
	.A(Z_R_DATA_TEMPR60_1_),
	.B(Z_R_DATA_TEMPR61_1_),
	.C(Z_R_DATA_TEMPR62_1_),
	.D(Z_R_DATA_TEMPR63_1_)
);
// @49:1356
  OR4 OR4_373 (
	.Y(OR4_373_Y),
	.A(OR4_755_Y),
	.B(OR4_523_Y),
	.C(OR4_560_Y),
	.D(OR4_706_Y)
);
// @49:1348
  OR4 OR4_738 (
	.Y(OR4_738_Y),
	.A(Z_R_DATA_TEMPR8_36_),
	.B(Z_R_DATA_TEMPR9_36_),
	.C(Z_R_DATA_TEMPR10_36_),
	.D(Z_R_DATA_TEMPR11_36_)
);
// @49:1342
  OR4 OR4_399 (
	.Y(OR4_399_Y),
	.A(Z_R_DATA_TEMPR16_32_),
	.B(Z_R_DATA_TEMPR17_32_),
	.C(Z_R_DATA_TEMPR18_32_),
	.D(Z_R_DATA_TEMPR19_32_)
);
// @49:1339
  OR4 OR4_700 (
	.Y(OR4_700_Y),
	.A(Z_R_DATA_TEMPR16_25_),
	.B(Z_R_DATA_TEMPR17_25_),
	.C(Z_R_DATA_TEMPR18_25_),
	.D(Z_R_DATA_TEMPR19_25_)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM */

module PF_SRAM_AHB_C0 (
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE,
  MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  dff,
  newreadtrans_i_0
)
;
input [31:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA ;
output [31:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA ;
input MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0 ;
input [16:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR ;
input [1:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE ;
input MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input dff ;
output newreadtrans_i_0 ;
wire MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0 ;
wire MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire dff ;
wire newreadtrans_i_0 ;
wire [16:2] ahbsram_addr_t;
wire [3:3] mem_byteen_m_i_a2_0_yy_RNI04MK61;
wire [1:1] mem_byteen_m_i_a2_xx_RNI70NHP;
wire [3:3] mem_byteen_m_i_a2_xx_RNI92NHP;
wire COREAHBLSRAM_PF_0_mem_wen ;
wire COREAHBLSRAM_PF_0_mem_ren ;
wire N_39_i ;
wire GND ;
wire VCC ;
// @55:341
  PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14 COREAHBLSRAM_PF_0 (
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE[1:0]),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[16:0]),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0),
	.ahbsram_addr_t(ahbsram_addr_t[16:2]),
	.mem_byteen_m_i_a2_0_yy_RNI04MK61_0(mem_byteen_m_i_a2_0_yy_RNI04MK61[3]),
	.mem_byteen_m_i_a2_xx_RNI70NHP_0(mem_byteen_m_i_a2_xx_RNI70NHP[1]),
	.mem_byteen_m_i_a2_xx_RNI92NHP_0(mem_byteen_m_i_a2_xx_RNI92NHP[3]),
	.newreadtrans_i_0(newreadtrans_i_0),
	.dff(dff),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.COREAHBLSRAM_PF_0_mem_wen(COREAHBLSRAM_PF_0_mem_wen),
	.COREAHBLSRAM_PF_0_mem_ren(COREAHBLSRAM_PF_0_mem_ren),
	.N_39_i(N_39_i)
);
// @55:367
  PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM PF_TPSRAM_AHB_AXI_0 (
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[31:0]),
	.mem_byteen_m_i_a2_0_yy_RNI04MK61_0(mem_byteen_m_i_a2_0_yy_RNI04MK61[3]),
	.mem_byteen_m_i_a2_xx_RNI70NHP_0(mem_byteen_m_i_a2_xx_RNI70NHP[1]),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:0]),
	.mem_byteen_m_i_a2_xx_RNI92NHP_0(mem_byteen_m_i_a2_xx_RNI92NHP[3]),
	.ahbsram_addr_t(ahbsram_addr_t[16:2]),
	.N_39_i(N_39_i),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.COREAHBLSRAM_PF_0_mem_wen(COREAHBLSRAM_PF_0_mem_wen),
	.COREAHBLSRAM_PF_0_mem_ren(COREAHBLSRAM_PF_0_mem_ren)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_SRAM_AHB_C0 */

module sram_test_module (
  GPIO_OUT_net_0,
  PF_DPSRAM_C0_0_A_DOUT,
  sram_test_module_0_addr_portA,
  sram_test_module_0_done_irq,
  sram_test_module_0_error_latch,
  dff,
  PF_CCC_C0_0_OUT0_FABCLK_0_1
)
;
input [5:4] GPIO_OUT_net_0 ;
input [19:0] PF_DPSRAM_C0_0_A_DOUT ;
output [9:0] sram_test_module_0_addr_portA ;
output sram_test_module_0_done_irq ;
output sram_test_module_0_error_latch ;
input dff ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire sram_test_module_0_done_irq ;
wire sram_test_module_0_error_latch ;
wire dff ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire [19:1] expected_Z;
wire [1:0] wait_cnt_Z;
wire [1:0] wait_cnt_5;
wire [8:0] addr_portA_s;
wire [0:0] state_RNIQSUS8_Z;
wire [9:9] addr_portA_s_Z;
wire [1:0] state_Z;
wire [1:1] state_ns;
wire [0:0] addr_portA_cry_cy_S;
wire [0:0] addr_portA_cry_cy_Y;
wire [8:0] addr_portA_cry_Z;
wire [8:0] addr_portA_cry_Y;
wire [9:9] addr_portA_s_FCO;
wire [9:9] addr_portA_s_Y;
wire [9:0] un1_data_read_portA_0_data_tmp;
wire VCC ;
wire un1_expected_cry_0_S ;
wire GND ;
wire un1_rst_n_1_i ;
wire un1_expected_cry_1_S ;
wire un1_expected_cry_2_S ;
wire un1_expected_cry_3_S ;
wire un1_expected_cry_4_S ;
wire un1_expected_cry_5_S ;
wire un1_expected_cry_6_S ;
wire un1_expected_cry_7_S ;
wire un1_expected_cry_8_S ;
wire un1_expected_cry_9_S ;
wire un1_expected_cry_10_S ;
wire un1_expected_cry_11_S ;
wire un1_expected_cry_12_S ;
wire un1_expected_cry_13_S ;
wire un1_expected_cry_14_S ;
wire un1_expected_cry_15_S ;
wire un1_expected_cry_16_S ;
wire un1_expected_cry_17_S ;
wire un1_expected_s_18_S ;
wire st_prev_Z ;
wire st1_Z ;
wire st0_Z ;
wire error_latch_0_sqmuxa ;
wire error_latch_RNO_0_Z ;
wire error_latch_RNO_1_Z ;
wire done_irq_0_sqmuxa_1 ;
wire done_irq_RNO_Z ;
wire done_irq_RNO_0_Z ;
wire N_91_i ;
wire un1_expected_cry_0_cy_Z ;
wire un1_expected_cry_0_cy_S ;
wire un1_expected_cry_0_cy_Y ;
wire un1_expected_cry_0_Z ;
wire un1_expected_cry_0_Y ;
wire un1_expected_cry_1_Z ;
wire un1_expected_cry_1_Y ;
wire un1_expected_cry_2_Z ;
wire un1_expected_cry_2_Y ;
wire un1_expected_cry_3_Z ;
wire un1_expected_cry_3_Y ;
wire un1_expected_cry_4_Z ;
wire un1_expected_cry_4_Y ;
wire un1_expected_cry_5_Z ;
wire un1_expected_cry_5_Y ;
wire un1_expected_cry_6_Z ;
wire un1_expected_cry_6_Y ;
wire un1_expected_cry_7_Z ;
wire un1_expected_cry_7_Y ;
wire un1_expected_cry_8_Z ;
wire un1_expected_cry_8_Y ;
wire un1_expected_cry_9_Z ;
wire un1_expected_cry_9_Y ;
wire un1_expected_cry_10_Z ;
wire un1_expected_cry_10_Y ;
wire un1_expected_cry_11_Z ;
wire un1_expected_cry_11_Y ;
wire un1_expected_cry_12_Z ;
wire un1_expected_cry_12_Y ;
wire un1_expected_cry_13_Z ;
wire un1_expected_cry_13_Y ;
wire un1_expected_cry_14_Z ;
wire un1_expected_cry_14_Y ;
wire un1_expected_cry_15_Z ;
wire un1_expected_cry_15_Y ;
wire un1_expected_cry_16_Z ;
wire un1_expected_cry_16_Y ;
wire un1_expected_s_18_FCO ;
wire un1_expected_s_18_Y ;
wire un1_expected_cry_17_Z ;
wire un1_expected_cry_17_Y ;
wire addr_portA_cry_cy ;
wire N_187 ;
wire state_10_d ;
wire un1_data_read_portA_0_I_1_S ;
wire un1_data_read_portA_0_I_1_Y ;
wire un1_data_read_portA_0_I_13_S ;
wire un1_data_read_portA_0_I_13_Y ;
wire un1_data_read_portA_0_I_33_S ;
wire un1_data_read_portA_0_I_33_Y ;
wire un1_data_read_portA_0_I_18_S ;
wire un1_data_read_portA_0_I_18_Y ;
wire un1_data_read_portA_0_I_23_S ;
wire un1_data_read_portA_0_I_23_Y ;
wire un1_data_read_portA_0_I_8_S ;
wire un1_data_read_portA_0_I_8_Y ;
wire un1_data_read_portA_0_I_48_S ;
wire un1_data_read_portA_0_I_48_Y ;
wire un1_data_read_portA_0_I_38_S ;
wire un1_data_read_portA_0_I_38_Y ;
wire un1_data_read_portA_0_I_43_S ;
wire un1_data_read_portA_0_I_43_Y ;
wire un1_data_read_portA_0_I_28_S ;
wire un1_data_read_portA_0_I_28_Y ;
wire un1_error_latch_1_sqmuxa_or_1 ;
wire start_pulse_Z ;
wire un1_state_4_i_0_68_0_a2_6_Z ;
wire un1_state_4_i_0_68_0_a2_5_Z ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
// @56:49
  SLE \expected[1]  (
	.Q(expected_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[2]  (
	.Q(expected_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[3]  (
	.Q(expected_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[4]  (
	.Q(expected_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[5]  (
	.Q(expected_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[6]  (
	.Q(expected_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[7]  (
	.Q(expected_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[8]  (
	.Q(expected_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[9]  (
	.Q(expected_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[10]  (
	.Q(expected_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[11]  (
	.Q(expected_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[12]  (
	.Q(expected_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[13]  (
	.Q(expected_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[14]  (
	.Q(expected_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[15]  (
	.Q(expected_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[16]  (
	.Q(expected_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[17]  (
	.Q(expected_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[18]  (
	.Q(expected_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_cry_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \expected[19]  (
	.Q(expected_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un1_expected_s_18_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_rst_n_1_i)
);
// @56:49
  SLE \wait_cnt[0]  (
	.Q(wait_cnt_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(wait_cnt_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \wait_cnt[1]  (
	.Q(wait_cnt_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(wait_cnt_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:32
  SLE st_prev (
	.Q(st_prev_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(st1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:32
  SLE st1 (
	.Q(st1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(st0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:32
  SLE st0 (
	.Q(st0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(GPIO_OUT_net_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE error_latch (
	.Q(sram_test_module_0_error_latch),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(error_latch_0_sqmuxa),
	.EN(error_latch_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
  CFG2 error_latch_RNO_0 (
	.A(error_latch_RNO_1_Z),
	.B(dff),
	.Y(error_latch_RNO_0_Z)
);
defparam error_latch_RNO_0.INIT=4'hB;
// @56:49
  SLE done_irq (
	.Q(sram_test_module_0_done_irq),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(done_irq_0_sqmuxa_1),
	.EN(done_irq_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
  CFG2 done_irq_RNO (
	.A(done_irq_RNO_0_Z),
	.B(dff),
	.Y(done_irq_RNO_Z)
);
defparam done_irq_RNO.INIT=4'hB;
// @56:49
  SLE \addr_portA[0]  (
	.Q(sram_test_module_0_addr_portA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(addr_portA_s[0]),
	.EN(state_RNIQSUS8_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \addr_portA[1]  (
	.Q(sram_test_module_0_addr_portA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(addr_portA_s[1]),
	.EN(state_RNIQSUS8_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \addr_portA[2]  (
	.Q(sram_test_module_0_addr_portA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(addr_portA_s[2]),
	.EN(state_RNIQSUS8_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \addr_portA[3]  (
	.Q(sram_test_module_0_addr_portA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(addr_portA_s[3]),
	.EN(state_RNIQSUS8_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \addr_portA[4]  (
	.Q(sram_test_module_0_addr_portA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(addr_portA_s[4]),
	.EN(state_RNIQSUS8_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \addr_portA[5]  (
	.Q(sram_test_module_0_addr_portA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(addr_portA_s[5]),
	.EN(state_RNIQSUS8_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \addr_portA[6]  (
	.Q(sram_test_module_0_addr_portA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(addr_portA_s[6]),
	.EN(state_RNIQSUS8_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \addr_portA[7]  (
	.Q(sram_test_module_0_addr_portA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(addr_portA_s[7]),
	.EN(state_RNIQSUS8_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \addr_portA[8]  (
	.Q(sram_test_module_0_addr_portA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(addr_portA_s[8]),
	.EN(state_RNIQSUS8_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \addr_portA[9]  (
	.Q(sram_test_module_0_addr_portA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(addr_portA_s_Z[9]),
	.EN(state_RNIQSUS8_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
  CFG2 \state_RNIQSUS8[0]  (
	.A(dff),
	.B(state_Z[0]),
	.Y(state_RNIQSUS8_Z[0])
);
defparam \state_RNIQSUS8[0] .INIT=4'h7;
// @56:49
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:49
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(N_91_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(dff)
);
// @56:107
  ARI1 un1_expected_cry_0_cy (
	.FCO(un1_expected_cry_0_cy_Z),
	.S(un1_expected_cry_0_cy_S),
	.Y(un1_expected_cry_0_cy_Y),
	.B(done_irq_0_sqmuxa_1),
	.C(state_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_expected_cry_0_cy.INIT=20'h41100;
// @56:107
  ARI1 un1_expected_cry_0 (
	.FCO(un1_expected_cry_0_Z),
	.S(un1_expected_cry_0_S),
	.Y(un1_expected_cry_0_Y),
	.B(expected_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_0_cy_Z)
);
defparam un1_expected_cry_0.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_1 (
	.FCO(un1_expected_cry_1_Z),
	.S(un1_expected_cry_1_S),
	.Y(un1_expected_cry_1_Y),
	.B(expected_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_0_Z)
);
defparam un1_expected_cry_1.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_2 (
	.FCO(un1_expected_cry_2_Z),
	.S(un1_expected_cry_2_S),
	.Y(un1_expected_cry_2_Y),
	.B(expected_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_1_Z)
);
defparam un1_expected_cry_2.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_3 (
	.FCO(un1_expected_cry_3_Z),
	.S(un1_expected_cry_3_S),
	.Y(un1_expected_cry_3_Y),
	.B(expected_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_2_Z)
);
defparam un1_expected_cry_3.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_4 (
	.FCO(un1_expected_cry_4_Z),
	.S(un1_expected_cry_4_S),
	.Y(un1_expected_cry_4_Y),
	.B(expected_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_3_Z)
);
defparam un1_expected_cry_4.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_5 (
	.FCO(un1_expected_cry_5_Z),
	.S(un1_expected_cry_5_S),
	.Y(un1_expected_cry_5_Y),
	.B(expected_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_4_Z)
);
defparam un1_expected_cry_5.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_6 (
	.FCO(un1_expected_cry_6_Z),
	.S(un1_expected_cry_6_S),
	.Y(un1_expected_cry_6_Y),
	.B(expected_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_5_Z)
);
defparam un1_expected_cry_6.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_7 (
	.FCO(un1_expected_cry_7_Z),
	.S(un1_expected_cry_7_S),
	.Y(un1_expected_cry_7_Y),
	.B(expected_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_6_Z)
);
defparam un1_expected_cry_7.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_8 (
	.FCO(un1_expected_cry_8_Z),
	.S(un1_expected_cry_8_S),
	.Y(un1_expected_cry_8_Y),
	.B(expected_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_7_Z)
);
defparam un1_expected_cry_8.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_9 (
	.FCO(un1_expected_cry_9_Z),
	.S(un1_expected_cry_9_S),
	.Y(un1_expected_cry_9_Y),
	.B(expected_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_8_Z)
);
defparam un1_expected_cry_9.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_10 (
	.FCO(un1_expected_cry_10_Z),
	.S(un1_expected_cry_10_S),
	.Y(un1_expected_cry_10_Y),
	.B(expected_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_9_Z)
);
defparam un1_expected_cry_10.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_11 (
	.FCO(un1_expected_cry_11_Z),
	.S(un1_expected_cry_11_S),
	.Y(un1_expected_cry_11_Y),
	.B(expected_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_10_Z)
);
defparam un1_expected_cry_11.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_12 (
	.FCO(un1_expected_cry_12_Z),
	.S(un1_expected_cry_12_S),
	.Y(un1_expected_cry_12_Y),
	.B(expected_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_11_Z)
);
defparam un1_expected_cry_12.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_13 (
	.FCO(un1_expected_cry_13_Z),
	.S(un1_expected_cry_13_S),
	.Y(un1_expected_cry_13_Y),
	.B(expected_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_12_Z)
);
defparam un1_expected_cry_13.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_14 (
	.FCO(un1_expected_cry_14_Z),
	.S(un1_expected_cry_14_S),
	.Y(un1_expected_cry_14_Y),
	.B(expected_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_13_Z)
);
defparam un1_expected_cry_14.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_15 (
	.FCO(un1_expected_cry_15_Z),
	.S(un1_expected_cry_15_S),
	.Y(un1_expected_cry_15_Y),
	.B(expected_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_14_Z)
);
defparam un1_expected_cry_15.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_16 (
	.FCO(un1_expected_cry_16_Z),
	.S(un1_expected_cry_16_S),
	.Y(un1_expected_cry_16_Y),
	.B(expected_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_15_Z)
);
defparam un1_expected_cry_16.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_s_18 (
	.FCO(un1_expected_s_18_FCO),
	.S(un1_expected_s_18_S),
	.Y(un1_expected_s_18_Y),
	.B(expected_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_17_Z)
);
defparam un1_expected_s_18.INIT=20'h4AA00;
// @56:107
  ARI1 un1_expected_cry_17 (
	.FCO(un1_expected_cry_17_Z),
	.S(un1_expected_cry_17_S),
	.Y(un1_expected_cry_17_Y),
	.B(expected_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_expected_cry_16_Z)
);
defparam un1_expected_cry_17.INIT=20'h4AA00;
// @56:49
  ARI1 \addr_portA_cry_cy[0]  (
	.FCO(addr_portA_cry_cy),
	.S(addr_portA_cry_cy_S[0]),
	.Y(addr_portA_cry_cy_Y[0]),
	.B(N_187),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \addr_portA_cry_cy[0] .INIT=20'h44400;
// @56:49
  ARI1 \addr_portA_cry[0]  (
	.FCO(addr_portA_cry_Z[0]),
	.S(addr_portA_s[0]),
	.Y(addr_portA_cry_Y[0]),
	.B(state_10_d),
	.C(sram_test_module_0_addr_portA[0]),
	.D(state_Z[1]),
	.A(N_187),
	.FCI(addr_portA_cry_cy)
);
defparam \addr_portA_cry[0] .INIT=20'h455C5;
// @56:49
  ARI1 \addr_portA_cry[1]  (
	.FCO(addr_portA_cry_Z[1]),
	.S(addr_portA_s[1]),
	.Y(addr_portA_cry_Y[1]),
	.B(addr_portA_cry_cy_Y[0]),
	.C(sram_test_module_0_addr_portA[1]),
	.D(state_10_d),
	.A(VCC),
	.FCI(addr_portA_cry_Z[0])
);
defparam \addr_portA_cry[1] .INIT=20'h48D00;
// @56:49
  ARI1 \addr_portA_cry[2]  (
	.FCO(addr_portA_cry_Z[2]),
	.S(addr_portA_s[2]),
	.Y(addr_portA_cry_Y[2]),
	.B(addr_portA_cry_cy_Y[0]),
	.C(sram_test_module_0_addr_portA[2]),
	.D(state_10_d),
	.A(VCC),
	.FCI(addr_portA_cry_Z[1])
);
defparam \addr_portA_cry[2] .INIT=20'h48D00;
// @56:49
  ARI1 \addr_portA_cry[3]  (
	.FCO(addr_portA_cry_Z[3]),
	.S(addr_portA_s[3]),
	.Y(addr_portA_cry_Y[3]),
	.B(addr_portA_cry_cy_Y[0]),
	.C(sram_test_module_0_addr_portA[3]),
	.D(state_10_d),
	.A(VCC),
	.FCI(addr_portA_cry_Z[2])
);
defparam \addr_portA_cry[3] .INIT=20'h48D00;
// @56:49
  ARI1 \addr_portA_cry[4]  (
	.FCO(addr_portA_cry_Z[4]),
	.S(addr_portA_s[4]),
	.Y(addr_portA_cry_Y[4]),
	.B(addr_portA_cry_cy_Y[0]),
	.C(sram_test_module_0_addr_portA[4]),
	.D(state_10_d),
	.A(VCC),
	.FCI(addr_portA_cry_Z[3])
);
defparam \addr_portA_cry[4] .INIT=20'h48D00;
// @56:49
  ARI1 \addr_portA_cry[5]  (
	.FCO(addr_portA_cry_Z[5]),
	.S(addr_portA_s[5]),
	.Y(addr_portA_cry_Y[5]),
	.B(addr_portA_cry_cy_Y[0]),
	.C(sram_test_module_0_addr_portA[5]),
	.D(state_10_d),
	.A(VCC),
	.FCI(addr_portA_cry_Z[4])
);
defparam \addr_portA_cry[5] .INIT=20'h48D00;
// @56:49
  ARI1 \addr_portA_cry[6]  (
	.FCO(addr_portA_cry_Z[6]),
	.S(addr_portA_s[6]),
	.Y(addr_portA_cry_Y[6]),
	.B(addr_portA_cry_cy_Y[0]),
	.C(sram_test_module_0_addr_portA[6]),
	.D(state_10_d),
	.A(VCC),
	.FCI(addr_portA_cry_Z[5])
);
defparam \addr_portA_cry[6] .INIT=20'h48D00;
// @56:49
  ARI1 \addr_portA_cry[7]  (
	.FCO(addr_portA_cry_Z[7]),
	.S(addr_portA_s[7]),
	.Y(addr_portA_cry_Y[7]),
	.B(addr_portA_cry_cy_Y[0]),
	.C(sram_test_module_0_addr_portA[7]),
	.D(state_10_d),
	.A(VCC),
	.FCI(addr_portA_cry_Z[6])
);
defparam \addr_portA_cry[7] .INIT=20'h48D00;
// @56:49
  ARI1 \addr_portA_s[9]  (
	.FCO(addr_portA_s_FCO[9]),
	.S(addr_portA_s_Z[9]),
	.Y(addr_portA_s_Y[9]),
	.B(addr_portA_cry_cy_Y[0]),
	.C(sram_test_module_0_addr_portA[9]),
	.D(state_10_d),
	.A(VCC),
	.FCI(addr_portA_cry_Z[8])
);
defparam \addr_portA_s[9] .INIT=20'h48D00;
// @56:49
  ARI1 \addr_portA_cry[8]  (
	.FCO(addr_portA_cry_Z[8]),
	.S(addr_portA_s[8]),
	.Y(addr_portA_cry_Y[8]),
	.B(addr_portA_cry_cy_Y[0]),
	.C(sram_test_module_0_addr_portA[8]),
	.D(state_10_d),
	.A(VCC),
	.FCI(addr_portA_cry_Z[7])
);
defparam \addr_portA_cry[8] .INIT=20'h48D00;
// @56:98
  ARI1 un1_data_read_portA_0_I_1 (
	.FCO(un1_data_read_portA_0_data_tmp[0]),
	.S(un1_data_read_portA_0_I_1_S),
	.Y(un1_data_read_portA_0_I_1_Y),
	.B(PF_DPSRAM_C0_0_A_DOUT[0]),
	.C(PF_DPSRAM_C0_0_A_DOUT[1]),
	.D(expected_Z[1]),
	.A(VCC),
	.FCI(GND)
);
defparam un1_data_read_portA_0_I_1.INIT=20'h68200;
// @56:98
  ARI1 un1_data_read_portA_0_I_13 (
	.FCO(un1_data_read_portA_0_data_tmp[1]),
	.S(un1_data_read_portA_0_I_13_S),
	.Y(un1_data_read_portA_0_I_13_Y),
	.B(PF_DPSRAM_C0_0_A_DOUT[2]),
	.C(PF_DPSRAM_C0_0_A_DOUT[3]),
	.D(expected_Z[2]),
	.A(expected_Z[3]),
	.FCI(un1_data_read_portA_0_data_tmp[0])
);
defparam un1_data_read_portA_0_I_13.INIT=20'h68421;
// @56:98
  ARI1 un1_data_read_portA_0_I_33 (
	.FCO(un1_data_read_portA_0_data_tmp[2]),
	.S(un1_data_read_portA_0_I_33_S),
	.Y(un1_data_read_portA_0_I_33_Y),
	.B(PF_DPSRAM_C0_0_A_DOUT[4]),
	.C(PF_DPSRAM_C0_0_A_DOUT[5]),
	.D(expected_Z[4]),
	.A(expected_Z[5]),
	.FCI(un1_data_read_portA_0_data_tmp[1])
);
defparam un1_data_read_portA_0_I_33.INIT=20'h68421;
// @56:98
  ARI1 un1_data_read_portA_0_I_18 (
	.FCO(un1_data_read_portA_0_data_tmp[3]),
	.S(un1_data_read_portA_0_I_18_S),
	.Y(un1_data_read_portA_0_I_18_Y),
	.B(PF_DPSRAM_C0_0_A_DOUT[6]),
	.C(PF_DPSRAM_C0_0_A_DOUT[7]),
	.D(expected_Z[6]),
	.A(expected_Z[7]),
	.FCI(un1_data_read_portA_0_data_tmp[2])
);
defparam un1_data_read_portA_0_I_18.INIT=20'h68421;
// @56:98
  ARI1 un1_data_read_portA_0_I_23 (
	.FCO(un1_data_read_portA_0_data_tmp[4]),
	.S(un1_data_read_portA_0_I_23_S),
	.Y(un1_data_read_portA_0_I_23_Y),
	.B(PF_DPSRAM_C0_0_A_DOUT[8]),
	.C(PF_DPSRAM_C0_0_A_DOUT[9]),
	.D(expected_Z[8]),
	.A(expected_Z[9]),
	.FCI(un1_data_read_portA_0_data_tmp[3])
);
defparam un1_data_read_portA_0_I_23.INIT=20'h68421;
// @56:98
  ARI1 un1_data_read_portA_0_I_8 (
	.FCO(un1_data_read_portA_0_data_tmp[5]),
	.S(un1_data_read_portA_0_I_8_S),
	.Y(un1_data_read_portA_0_I_8_Y),
	.B(PF_DPSRAM_C0_0_A_DOUT[10]),
	.C(PF_DPSRAM_C0_0_A_DOUT[11]),
	.D(expected_Z[10]),
	.A(expected_Z[11]),
	.FCI(un1_data_read_portA_0_data_tmp[4])
);
defparam un1_data_read_portA_0_I_8.INIT=20'h68421;
// @56:98
  ARI1 un1_data_read_portA_0_I_48 (
	.FCO(un1_data_read_portA_0_data_tmp[6]),
	.S(un1_data_read_portA_0_I_48_S),
	.Y(un1_data_read_portA_0_I_48_Y),
	.B(PF_DPSRAM_C0_0_A_DOUT[12]),
	.C(PF_DPSRAM_C0_0_A_DOUT[13]),
	.D(expected_Z[12]),
	.A(expected_Z[13]),
	.FCI(un1_data_read_portA_0_data_tmp[5])
);
defparam un1_data_read_portA_0_I_48.INIT=20'h68421;
// @56:98
  ARI1 un1_data_read_portA_0_I_38 (
	.FCO(un1_data_read_portA_0_data_tmp[7]),
	.S(un1_data_read_portA_0_I_38_S),
	.Y(un1_data_read_portA_0_I_38_Y),
	.B(PF_DPSRAM_C0_0_A_DOUT[14]),
	.C(PF_DPSRAM_C0_0_A_DOUT[15]),
	.D(expected_Z[14]),
	.A(expected_Z[15]),
	.FCI(un1_data_read_portA_0_data_tmp[6])
);
defparam un1_data_read_portA_0_I_38.INIT=20'h68421;
// @56:98
  ARI1 un1_data_read_portA_0_I_43 (
	.FCO(un1_data_read_portA_0_data_tmp[8]),
	.S(un1_data_read_portA_0_I_43_S),
	.Y(un1_data_read_portA_0_I_43_Y),
	.B(PF_DPSRAM_C0_0_A_DOUT[16]),
	.C(PF_DPSRAM_C0_0_A_DOUT[17]),
	.D(expected_Z[16]),
	.A(expected_Z[17]),
	.FCI(un1_data_read_portA_0_data_tmp[7])
);
defparam un1_data_read_portA_0_I_43.INIT=20'h68421;
// @56:98
  ARI1 un1_data_read_portA_0_I_28 (
	.FCO(un1_data_read_portA_0_data_tmp[9]),
	.S(un1_data_read_portA_0_I_28_S),
	.Y(un1_data_read_portA_0_I_28_Y),
	.B(PF_DPSRAM_C0_0_A_DOUT[18]),
	.C(PF_DPSRAM_C0_0_A_DOUT[19]),
	.D(expected_Z[18]),
	.A(expected_Z[19]),
	.FCI(un1_data_read_portA_0_data_tmp[8])
);
defparam un1_data_read_portA_0_I_28.INIT=20'h68421;
// @56:49
  CFG3 error_latch_RNO_1 (
	.A(un1_data_read_portA_0_data_tmp[9]),
	.B(state_Z[1]),
	.C(un1_error_latch_1_sqmuxa_or_1),
	.Y(error_latch_RNO_1_Z)
);
defparam error_latch_RNO_1.INIT=8'hF8;
// @56:50
  CFG3 un1_rst_n_1_0_0 (
	.A(state_Z[0]),
	.B(state_Z[1]),
	.C(dff),
	.Y(un1_rst_n_1_i)
);
defparam un1_rst_n_1_0_0.INIT=8'hE0;
// @56:49
  CFG2 error_latch_RNO (
	.A(un1_data_read_portA_0_data_tmp[9]),
	.B(state_Z[1]),
	.Y(error_latch_0_sqmuxa)
);
defparam error_latch_RNO.INIT=4'h8;
// @56:49
  CFG2 state_s0_0_a2_0_a2 (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(state_10_d)
);
defparam state_s0_0_a2_0_a2.INIT=4'h1;
// @56:36
  CFG2 start_pulse (
	.A(st1_Z),
	.B(st_prev_Z),
	.Y(start_pulse_Z)
);
defparam start_pulse.INIT=4'h2;
// @56:50
  CFG4 un1_state_4_i_0_68_0_a2_6 (
	.A(sram_test_module_0_addr_portA[7]),
	.B(sram_test_module_0_addr_portA[6]),
	.C(sram_test_module_0_addr_portA[5]),
	.D(sram_test_module_0_addr_portA[4]),
	.Y(un1_state_4_i_0_68_0_a2_6_Z)
);
defparam un1_state_4_i_0_68_0_a2_6.INIT=16'h8000;
// @56:50
  CFG4 un1_state_4_i_0_68_0_a2_5 (
	.A(sram_test_module_0_addr_portA[3]),
	.B(sram_test_module_0_addr_portA[2]),
	.C(sram_test_module_0_addr_portA[1]),
	.D(sram_test_module_0_addr_portA[0]),
	.Y(un1_state_4_i_0_68_0_a2_5_Z)
);
defparam un1_state_4_i_0_68_0_a2_5.INIT=16'h8000;
// @56:49
  CFG3 \state_ns_i_a2_0_0_a4[0]  (
	.A(wait_cnt_Z[1]),
	.B(wait_cnt_Z[0]),
	.C(state_Z[0]),
	.Y(state_ns[1])
);
defparam \state_ns_i_a2_0_0_a4[0] .INIT=8'h20;
// @56:49
  CFG4 start_pulse_RNID1FRD (
	.A(dff),
	.B(state_10_d),
	.C(GPIO_OUT_net_0[5]),
	.D(start_pulse_Z),
	.Y(un1_error_latch_1_sqmuxa_or_1)
);
defparam start_pulse_RNID1FRD.INIT=16'hFDF5;
// @56:50
  CFG4 \wait_cnt_5_0[1]  (
	.A(wait_cnt_Z[0]),
	.B(wait_cnt_Z[1]),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(wait_cnt_5[1])
);
defparam \wait_cnt_5_0[1] .INIT=16'hE2C0;
// @56:50
  CFG4 \wait_cnt_5_0[0]  (
	.A(wait_cnt_Z[0]),
	.B(wait_cnt_Z[1]),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(wait_cnt_5[0])
);
defparam \wait_cnt_5_0[0] .INIT=16'hB1A0;
// @56:50
  CFG4 un1_state_4_i_0_68_0_a2 (
	.A(sram_test_module_0_addr_portA[9]),
	.B(sram_test_module_0_addr_portA[8]),
	.C(un1_state_4_i_0_68_0_a2_6_Z),
	.D(un1_state_4_i_0_68_0_a2_5_Z),
	.Y(N_187)
);
defparam un1_state_4_i_0_68_0_a2.INIT=16'h8000;
// @56:49
  CFG2 un1_state_4_i_0_68_0_a2_RNIU398B (
	.A(N_187),
	.B(state_Z[1]),
	.Y(done_irq_0_sqmuxa_1)
);
defparam un1_state_4_i_0_68_0_a2_RNIU398B.INIT=4'h8;
// @56:49
  CFG2 done_irq_RNO_0 (
	.A(done_irq_0_sqmuxa_1),
	.B(un1_error_latch_1_sqmuxa_or_1),
	.Y(done_irq_RNO_0_Z)
);
defparam done_irq_RNO_0.INIT=4'hE;
// @56:49
  CFG4 \state_RNO[0]  (
	.A(state_ns[1]),
	.B(start_pulse_Z),
	.C(done_irq_0_sqmuxa_1),
	.D(state_10_d),
	.Y(N_91_i)
);
defparam \state_RNO[0] .INIT=16'h0405;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* sram_test_module */

module corejtagdebug_bufd_34s (
  dut_tms_int,
  CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0
)
;
input dut_tms_int ;
output CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0 ;
wire dut_tms_int ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0 ;
wire [33:1] delay_sel;
wire GND ;
wire VCC ;
// @7:34
  BUFD \bufd_gen[25].BUFD_BLK  (
	.Y(delay_sel[26]),
	.A(delay_sel[25])
);
// @7:34
  BUFD \bufd_gen[4].BUFD_BLK  (
	.Y(delay_sel[5]),
	.A(delay_sel[4])
);
// @7:34
  BUFD \bufd_gen[11].BUFD_BLK  (
	.Y(delay_sel[12]),
	.A(delay_sel[11])
);
// @7:34
  BUFD \bufd_gen[5].BUFD_BLK  (
	.Y(delay_sel[6]),
	.A(delay_sel[5])
);
// @7:34
  BUFD \bufd_gen[32].BUFD_BLK  (
	.Y(delay_sel[33]),
	.A(delay_sel[32])
);
// @7:34
  BUFD \bufd_gen[27].BUFD_BLK  (
	.Y(delay_sel[28]),
	.A(delay_sel[27])
);
// @7:34
  BUFD \bufd_gen[33].BUFD_BLK  (
	.Y(CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0),
	.A(delay_sel[33])
);
// @7:34
  BUFD \bufd_gen[26].BUFD_BLK  (
	.Y(delay_sel[27]),
	.A(delay_sel[26])
);
// @7:34
  BUFD \bufd_gen[19].BUFD_BLK  (
	.Y(delay_sel[20]),
	.A(delay_sel[19])
);
// @7:34
  BUFD \bufd_gen[12].BUFD_BLK  (
	.Y(delay_sel[13]),
	.A(delay_sel[12])
);
// @7:34
  BUFD \bufd_gen[2].BUFD_BLK  (
	.Y(delay_sel[3]),
	.A(delay_sel[2])
);
// @7:34
  BUFD \bufd_gen[9].BUFD_BLK  (
	.Y(delay_sel[10]),
	.A(delay_sel[9])
);
// @7:34
  BUFD \bufd_gen[3].BUFD_BLK  (
	.Y(delay_sel[4]),
	.A(delay_sel[3])
);
// @7:34
  BUFD \bufd_gen[23].BUFD_BLK  (
	.Y(delay_sel[24]),
	.A(delay_sel[23])
);
// @7:34
  BUFD \bufd_gen[17].BUFD_BLK  (
	.Y(delay_sel[18]),
	.A(delay_sel[17])
);
// @7:34
  BUFD \bufd_gen[24].BUFD_BLK  (
	.Y(delay_sel[25]),
	.A(delay_sel[24])
);
// @7:34
  BUFD \bufd_gen[18].BUFD_BLK  (
	.Y(delay_sel[19]),
	.A(delay_sel[18])
);
// @7:34
  BUFD \bufd_gen[28].BUFD_BLK  (
	.Y(delay_sel[29]),
	.A(delay_sel[28])
);
// @7:34
  BUFD \bufd_gen[14].BUFD_BLK  (
	.Y(delay_sel[15]),
	.A(delay_sel[14])
);
// @7:34
  BUFD \bufd_gen[13].BUFD_BLK  (
	.Y(delay_sel[14]),
	.A(delay_sel[13])
);
// @7:34
  BUFD \bufd_gen[20].BUFD_BLK  (
	.Y(delay_sel[21]),
	.A(delay_sel[20])
);
// @7:34
  BUFD \bufd_gen[6].BUFD_BLK  (
	.Y(delay_sel[7]),
	.A(delay_sel[6])
);
// @7:34
  BUFD \bufd_gen[10].BUFD_BLK  (
	.Y(delay_sel[11]),
	.A(delay_sel[10])
);
// @7:34
  BUFD \bufd_gen[15].BUFD_BLK  (
	.Y(delay_sel[16]),
	.A(delay_sel[15])
);
// @7:34
  BUFD \bufd_gen[22].BUFD_BLK  (
	.Y(delay_sel[23]),
	.A(delay_sel[22])
);
// @7:34
  BUFD \bufd_gen[16].BUFD_BLK  (
	.Y(delay_sel[17]),
	.A(delay_sel[16])
);
// @7:34
  BUFD \bufd_gen[8].BUFD_BLK  (
	.Y(delay_sel[9]),
	.A(delay_sel[8])
);
// @7:34
  BUFD \bufd_gen[29].BUFD_BLK  (
	.Y(delay_sel[30]),
	.A(delay_sel[29])
);
// @7:34
  BUFD \bufd_gen[30].BUFD_BLK  (
	.Y(delay_sel[31]),
	.A(delay_sel[30])
);
// @7:34
  BUFD \bufd_gen[31].BUFD_BLK  (
	.Y(delay_sel[32]),
	.A(delay_sel[31])
);
// @7:34
  BUFD \bufd_gen[21].BUFD_BLK  (
	.Y(delay_sel[22]),
	.A(delay_sel[21])
);
// @7:34
  BUFD \bufd_gen[1].BUFD_BLK  (
	.Y(delay_sel[2]),
	.A(delay_sel[1])
);
// @7:34
  BUFD \bufd_gen[7].BUFD_BLK  (
	.Y(delay_sel[8]),
	.A(delay_sel[7])
);
// @7:34
  BUFD \bufd_gen[0].BUFD_BLK  (
	.Y(delay_sel[1]),
	.A(dut_tms_int)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corejtagdebug_bufd_34s */

module corejtagdebug_bufd_34s_0 (
  UTDIInt,
  CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0
)
;
input UTDIInt ;
output CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0 ;
wire UTDIInt ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0 ;
wire [33:1] delay_sel;
wire GND ;
wire VCC ;
// @7:34
  BUFD \bufd_gen[25].BUFD_BLK  (
	.Y(delay_sel[26]),
	.A(delay_sel[25])
);
// @7:34
  BUFD \bufd_gen[4].BUFD_BLK  (
	.Y(delay_sel[5]),
	.A(delay_sel[4])
);
// @7:34
  BUFD \bufd_gen[11].BUFD_BLK  (
	.Y(delay_sel[12]),
	.A(delay_sel[11])
);
// @7:34
  BUFD \bufd_gen[5].BUFD_BLK  (
	.Y(delay_sel[6]),
	.A(delay_sel[5])
);
// @7:34
  BUFD \bufd_gen[32].BUFD_BLK  (
	.Y(delay_sel[33]),
	.A(delay_sel[32])
);
// @7:34
  BUFD \bufd_gen[27].BUFD_BLK  (
	.Y(delay_sel[28]),
	.A(delay_sel[27])
);
// @7:34
  BUFD \bufd_gen[33].BUFD_BLK  (
	.Y(CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0),
	.A(delay_sel[33])
);
// @7:34
  BUFD \bufd_gen[26].BUFD_BLK  (
	.Y(delay_sel[27]),
	.A(delay_sel[26])
);
// @7:34
  BUFD \bufd_gen[19].BUFD_BLK  (
	.Y(delay_sel[20]),
	.A(delay_sel[19])
);
// @7:34
  BUFD \bufd_gen[12].BUFD_BLK  (
	.Y(delay_sel[13]),
	.A(delay_sel[12])
);
// @7:34
  BUFD \bufd_gen[2].BUFD_BLK  (
	.Y(delay_sel[3]),
	.A(delay_sel[2])
);
// @7:34
  BUFD \bufd_gen[9].BUFD_BLK  (
	.Y(delay_sel[10]),
	.A(delay_sel[9])
);
// @7:34
  BUFD \bufd_gen[3].BUFD_BLK  (
	.Y(delay_sel[4]),
	.A(delay_sel[3])
);
// @7:34
  BUFD \bufd_gen[23].BUFD_BLK  (
	.Y(delay_sel[24]),
	.A(delay_sel[23])
);
// @7:34
  BUFD \bufd_gen[17].BUFD_BLK  (
	.Y(delay_sel[18]),
	.A(delay_sel[17])
);
// @7:34
  BUFD \bufd_gen[24].BUFD_BLK  (
	.Y(delay_sel[25]),
	.A(delay_sel[24])
);
// @7:34
  BUFD \bufd_gen[18].BUFD_BLK  (
	.Y(delay_sel[19]),
	.A(delay_sel[18])
);
// @7:34
  BUFD \bufd_gen[28].BUFD_BLK  (
	.Y(delay_sel[29]),
	.A(delay_sel[28])
);
// @7:34
  BUFD \bufd_gen[14].BUFD_BLK  (
	.Y(delay_sel[15]),
	.A(delay_sel[14])
);
// @7:34
  BUFD \bufd_gen[13].BUFD_BLK  (
	.Y(delay_sel[14]),
	.A(delay_sel[13])
);
// @7:34
  BUFD \bufd_gen[20].BUFD_BLK  (
	.Y(delay_sel[21]),
	.A(delay_sel[20])
);
// @7:34
  BUFD \bufd_gen[6].BUFD_BLK  (
	.Y(delay_sel[7]),
	.A(delay_sel[6])
);
// @7:34
  BUFD \bufd_gen[10].BUFD_BLK  (
	.Y(delay_sel[11]),
	.A(delay_sel[10])
);
// @7:34
  BUFD \bufd_gen[15].BUFD_BLK  (
	.Y(delay_sel[16]),
	.A(delay_sel[15])
);
// @7:34
  BUFD \bufd_gen[22].BUFD_BLK  (
	.Y(delay_sel[23]),
	.A(delay_sel[22])
);
// @7:34
  BUFD \bufd_gen[16].BUFD_BLK  (
	.Y(delay_sel[17]),
	.A(delay_sel[16])
);
// @7:34
  BUFD \bufd_gen[8].BUFD_BLK  (
	.Y(delay_sel[9]),
	.A(delay_sel[8])
);
// @7:34
  BUFD \bufd_gen[29].BUFD_BLK  (
	.Y(delay_sel[30]),
	.A(delay_sel[29])
);
// @7:34
  BUFD \bufd_gen[30].BUFD_BLK  (
	.Y(delay_sel[31]),
	.A(delay_sel[30])
);
// @7:34
  BUFD \bufd_gen[31].BUFD_BLK  (
	.Y(delay_sel[32]),
	.A(delay_sel[31])
);
// @7:34
  BUFD \bufd_gen[21].BUFD_BLK  (
	.Y(delay_sel[22]),
	.A(delay_sel[21])
);
// @7:34
  BUFD \bufd_gen[1].BUFD_BLK  (
	.Y(delay_sel[2]),
	.A(delay_sel[1])
);
// @7:34
  BUFD \bufd_gen[7].BUFD_BLK  (
	.Y(delay_sel[8]),
	.A(delay_sel[7])
);
// @7:34
  BUFD \bufd_gen[0].BUFD_BLK  (
	.Y(delay_sel[1]),
	.A(UTDIInt)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corejtagdebug_bufd_34s_0 */

module COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (
  UIREGInt,
  UTDODRVInt_0,
  UTDOInt_0,
  CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0,
  CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0,
  un1_DUT_TCK_0,
  UDRCAPInt,
  MIV_RV32_CFG1_C0_0_JTAG_TDO,
  UTDIInt,
  UDRUPDInt,
  iUDRCK_i,
  iUDRCK,
  iURSTB,
  UDRSHInt
)
;
input [7:0] UIREGInt ;
output UTDODRVInt_0 ;
output UTDOInt_0 ;
output CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0 ;
output CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0 ;
output un1_DUT_TCK_0 ;
input UDRCAPInt ;
input MIV_RV32_CFG1_C0_0_JTAG_TDO ;
input UTDIInt ;
input UDRUPDInt ;
input iUDRCK_i ;
input iUDRCK ;
input iURSTB ;
input UDRSHInt ;
wire UTDODRVInt_0 ;
wire UTDOInt_0 ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0 ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0 ;
wire un1_DUT_TCK_0 ;
wire UDRCAPInt ;
wire MIV_RV32_CFG1_C0_0_JTAG_TDO ;
wire UTDIInt ;
wire UDRUPDInt ;
wire iUDRCK_i ;
wire iUDRCK ;
wire iURSTB ;
wire UDRSHInt ;
wire [5:0] count_Z;
wire [5:2] count_19;
wire [4:0] state_Z;
wire [4:0] state_24;
wire [2:2] state_0_1_iv_i_Z;
wire [4:4] count_19_0_iv_0_0_1_Z;
wire [4:1] state_0_1_iv_1;
wire [4:2] state_0_1_iv_2;
wire [3:2] count_19_iv_0_Z;
wire [0:0] state_24_2;
wire [1:0] state_0_1_iv_0;
wire UDRSH_i ;
wire un1_state_4_0_Z ;
wire un6_countnext_i ;
wire pauselow_Z ;
wire VCC ;
wire un1_pauselow8_Z ;
wire GND ;
wire N_254 ;
wire tckgo_Z ;
wire tckgo_10 ;
wire un1_tckgo_1_sqmuxa_i ;
wire state133_0_RNIA7AN7_Z ;
wire N_70_i ;
wire N_92_i ;
wire tmsenb_Z ;
wire un4_UTDODRV_Z ;
wire endofshift_Z ;
wire endofshift_2_Z ;
wire state7_Z ;
wire state93 ;
wire un1_state_1_sqmuxa_Z ;
wire un10_countnext_axbxc4_Z ;
wire N_244 ;
wire un1_count_0_sqmuxa_Z ;
wire N_32_i ;
wire tckgo12_0_0_1_Z ;
wire N_267 ;
wire tckgo12 ;
wire state138_Z ;
wire un1_state134_2_Z ;
wire state136_Z ;
wire un1_UDRUPD_i_0 ;
wire state_4_sqmuxa_s9 ;
wire state137_Z ;
wire un4_UTDODRV_3_Z ;
wire state133_0_Z ;
wire un10_countnext_axbxc1_Z ;
wire N_242 ;
wire countnextzero ;
wire state_1_sqmuxa_4_Z ;
wire state136_1_Z ;
wire state93_0_a2_0_a2_a0_1_Z ;
wire un4_UTDODRV_4_Z ;
wire un5_endofshift_Z ;
wire state140_Z ;
wire countnextzero_N_5_mux ;
wire un10_countnext_c2_Z ;
wire dut_tms_int_Z ;
wire un5_UTDO_fc ;
wire tckgo_2_sqmuxa_1_Z ;
wire tckgo_0_sqmuxa_Z ;
wire state135_Z ;
wire N_253_1 ;
wire state_0_sqmuxa_7_fc ;
wire countnextzero_N_4 ;
wire un1_state_1_sqmuxa_3_0_tz_Z ;
wire un10_countnext_axbxc2_Z ;
wire N_245 ;
wire N_248 ;
wire un1_state_6_Z ;
wire state_0_sqmuxa_5_Z ;
wire un1_state_1_sqmuxa_3_RNO_Z ;
wire un10_countnext_c3_Z ;
wire N_246 ;
wire N_283 ;
wire state134_Z ;
wire un1_state_0_sqmuxa_4_s7_1 ;
wire state_1_sqmuxa_3_Z ;
wire countnextzero_N_5_1 ;
wire un1_tckgo_2_sqmuxa_Z ;
wire un10_countnext_axbxc3_Z ;
wire un1_state_1_sqmuxa_2_Z ;
wire un1_state_1_sqmuxa_1_Z ;
wire N_269 ;
wire N_253_2 ;
wire countnextzero_N_5_2 ;
wire count_19_iv_0_22_i_0_0_0_Z ;
wire count_19_iv_63_i_0_0_0_Z ;
wire un1_state_1_sqmuxa_3_Z ;
wire un1_state134_Z ;
wire N_12 ;
wire N_29 ;
wire un1_state141_1_s12 ;
wire un1_state142_s13 ;
wire CO0 ;
wire N_241 ;
wire un1_tckgo_2_sqmuxa_s5 ;
wire N_4 ;
wire un10_countnext_axbxc5_Z ;
wire N_5_i_m ;
wire N_240 ;
  CFG1 pauselow_RNO (
	.A(UDRSHInt),
	.Y(UDRSH_i)
);
defparam pauselow_RNO.INIT=2'h1;
  CFG1 tmsenb_RNO (
	.A(un1_state_4_0_Z),
	.Y(un6_countnext_i)
);
defparam tmsenb_RNO.INIT=2'h1;
// @8:424
  SLE pauselow (
	.Q(pauselow_Z),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(UDRSH_i),
	.EN(un1_pauselow8_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:443
  SLE UTDO (
	.Q(UTDOInt_0),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(N_254),
	.EN(UDRSHInt),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE tckgo (
	.Q(tckgo_Z),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(tckgo_10),
	.EN(un1_tckgo_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(count_19[5]),
	.EN(state133_0_RNIA7AN7_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(count_19[4]),
	.EN(state133_0_RNIA7AN7_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(count_19[3]),
	.EN(state133_0_RNIA7AN7_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(count_19[2]),
	.EN(state133_0_RNIA7AN7_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(N_70_i),
	.EN(state133_0_RNIA7AN7_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(N_92_i),
	.EN(state133_0_RNIA7AN7_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(state_24[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(state_24[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(state_0_1_iv_i_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(state_24[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:215
  SLE \state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(state_24[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:407
  SLE tmsenb (
	.Q(tmsenb_Z),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK_i),
	.D(un6_countnext_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:443
  SLE UTDODRV (
	.Q(UTDODRVInt_0),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(un4_UTDODRV_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:407
  SLE endofshift (
	.Q(endofshift_Z),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK_i),
	.D(endofshift_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:221
  CFG4 un1_state_1_sqmuxa (
	.A(UDRSHInt),
	.B(UDRUPDInt),
	.C(state7_Z),
	.D(state93),
	.Y(un1_state_1_sqmuxa_Z)
);
defparam un1_state_1_sqmuxa.INIT=16'h01AB;
// @8:221
  CFG4 \count_19_0_iv_0_0[4]  (
	.A(un10_countnext_axbxc4_Z),
	.B(N_244),
	.C(un1_count_0_sqmuxa_Z),
	.D(count_19_0_iv_0_0_1_Z[4]),
	.Y(count_19[4])
);
defparam \count_19_0_iv_0_0[4] .INIT=16'h72A2;
// @8:221
  CFG4 \count_19_0_iv_0_0_1[4]  (
	.A(count_Z[5]),
	.B(un1_state_4_0_Z),
	.C(N_32_i),
	.D(un10_countnext_axbxc4_Z),
	.Y(count_19_0_iv_0_0_1_Z[4])
);
defparam \count_19_0_iv_0_0_1[4] .INIT=16'h0708;
// @8:142
  CFG4 tckgo12_0_0 (
	.A(count_Z[2]),
	.B(N_32_i),
	.C(tckgo12_0_0_1_Z),
	.D(N_267),
	.Y(tckgo12)
);
defparam tckgo12_0_0.INIT=16'hFF02;
// @8:142
  CFG4 tckgo12_0_0_1 (
	.A(UTDIInt),
	.B(count_Z[1]),
	.C(count_Z[3]),
	.D(un1_state_4_0_Z),
	.Y(tckgo12_0_0_1_Z)
);
defparam tckgo12_0_0_1.INIT=16'h3F77;
// @8:221
  CFG3 un1_state134_2 (
	.A(state_Z[3]),
	.B(state_Z[1]),
	.C(state138_Z),
	.Y(un1_state134_2_Z)
);
defparam un1_state134_2.INIT=8'hF8;
// @10:502
  CFG2 state136_RNIN77UB (
	.A(state136_Z),
	.B(un1_UDRUPD_i_0),
	.Y(state_4_sqmuxa_s9)
);
defparam state136_RNIN77UB.INIT=4'h8;
// @8:221
  CFG3 \state_RNO_0[4]  (
	.A(state_0_1_iv_1[4]),
	.B(un1_UDRUPD_i_0),
	.C(state137_Z),
	.Y(state_0_1_iv_2[4])
);
defparam \state_RNO_0[4] .INIT=8'hEA;
// @11:56
  CFG2 un4_UTDODRV_3 (
	.A(UIREGInt[1]),
	.B(UIREGInt[3]),
	.Y(un4_UTDODRV_3_Z)
);
defparam un4_UTDODRV_3.INIT=4'h1;
// @8:222
  CFG2 state133_0 (
	.A(state_Z[3]),
	.B(state_Z[4]),
	.Y(state133_0_Z)
);
defparam state133_0.INIT=4'h1;
// @8:236
  CFG2 un1_state_4_0 (
	.A(state_Z[3]),
	.B(state_Z[4]),
	.Y(un1_state_4_0_Z)
);
defparam un1_state_4_0.INIT=4'h2;
// @8:196
  CFG2 un10_countnext_axbxc1 (
	.A(count_Z[0]),
	.B(count_Z[1]),
	.Y(un10_countnext_axbxc1_Z)
);
defparam un10_countnext_axbxc1.INIT=4'h9;
// @8:353
  CFG2 \state_RNI559T1[4]  (
	.A(state_Z[3]),
	.B(state_Z[4]),
	.Y(N_244)
);
defparam \state_RNI559T1[4] .INIT=4'h7;
// @8:221
  CFG2 \state_RNI449T1[4]  (
	.A(state_Z[2]),
	.B(state_Z[4]),
	.Y(N_242)
);
defparam \state_RNI449T1[4] .INIT=4'hB;
// @8:215
  CFG2 un1_pauselow8 (
	.A(UDRSHInt),
	.B(tckgo_Z),
	.Y(un1_pauselow8_Z)
);
defparam un1_pauselow8.INIT=4'hD;
// @8:279
  CFG2 state_1_sqmuxa_4 (
	.A(countnextzero),
	.B(UDRSHInt),
	.Y(state_1_sqmuxa_4_Z)
);
defparam state_1_sqmuxa_4.INIT=4'h4;
// @8:276
  CFG2 state136_1 (
	.A(state_Z[1]),
	.B(state_Z[2]),
	.Y(state136_1_Z)
);
defparam state136_1.INIT=4'h8;
// @8:200
  CFG4 state93_0_a2_0_a2_a0_1 (
	.A(count_Z[4]),
	.B(count_Z[5]),
	.C(count_Z[3]),
	.D(count_Z[0]),
	.Y(state93_0_a2_0_a2_a0_1_Z)
);
defparam state93_0_a2_0_a2_a0_1.INIT=16'h0100;
// @11:56
  CFG4 un4_UTDODRV_4 (
	.A(UIREGInt[6]),
	.B(UIREGInt[4]),
	.C(UIREGInt[2]),
	.D(UIREGInt[0]),
	.Y(un4_UTDODRV_4_Z)
);
defparam un4_UTDODRV_4.INIT=16'h8000;
// @8:433
  CFG4 un1_DUT_TCK (
	.A(iUDRCK),
	.B(tckgo_Z),
	.C(pauselow_Z),
	.D(UDRSHInt),
	.Y(un1_DUT_TCK_0)
);
defparam un1_DUT_TCK.INIT=16'hF4FF;
// @8:282
  CFG4 un5_endofshift (
	.A(state_Z[3]),
	.B(state_Z[2]),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(un5_endofshift_Z)
);
defparam un5_endofshift.INIT=16'h8000;
// @8:336
  CFG4 state140 (
	.A(state_Z[4]),
	.B(state_Z[2]),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(state140_Z)
);
defparam state140.INIT=16'h8000;
// @8:291
  CFG3 state137 (
	.A(state_Z[4]),
	.B(state_Z[0]),
	.C(state136_1_Z),
	.Y(state137_Z)
);
defparam state137.INIT=8'h20;
// @8:276
  CFG3 state136 (
	.A(state_Z[3]),
	.B(state_Z[0]),
	.C(state136_1_Z),
	.Y(state136_Z)
);
defparam state136.INIT=8'h20;
// @8:200
  CFG3 countnextzero_m2_0_a2 (
	.A(count_Z[5]),
	.B(count_Z[4]),
	.C(count_Z[3]),
	.Y(countnextzero_N_5_mux)
);
defparam countnextzero_m2_0_a2.INIT=8'h01;
// @8:196
  CFG2 un10_countnext_c2 (
	.A(count_Z[0]),
	.B(count_Z[1]),
	.Y(un10_countnext_c2_Z)
);
defparam un10_countnext_c2.INIT=4'hE;
// @8:202
  CFG3 dut_tms_int (
	.A(endofshift_Z),
	.B(UTDIInt),
	.C(tmsenb_Z),
	.Y(dut_tms_int_Z)
);
defparam dut_tms_int.INIT=8'hEA;
  CFG2 \state_RNI6MTR2[3]  (
	.A(N_242),
	.B(state_Z[3]),
	.Y(un5_UTDO_fc)
);
defparam \state_RNI6MTR2[3] .INIT=4'h1;
// @10:502
  CFG3 state7_RNI6CV0B (
	.A(UDRSHInt),
	.B(state7_Z),
	.C(UDRUPDInt),
	.Y(un1_UDRUPD_i_0)
);
defparam state7_RNI6CV0B.INIT=8'h01;
// @8:221
  CFG3 tckgo_10_iv (
	.A(countnextzero),
	.B(tckgo_2_sqmuxa_1_Z),
	.C(tckgo_0_sqmuxa_Z),
	.Y(tckgo_10)
);
defparam tckgo_10_iv.INIT=8'hDC;
// @8:254
  CFG3 state135 (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(state133_0_Z),
	.Y(state135_Z)
);
defparam state135.INIT=8'h20;
// @8:306
  CFG3 state138 (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(state133_0_Z),
	.Y(state138_Z)
);
defparam state138.INIT=8'h80;
// @8:196
  CFG3 \countnext_1_i_0_m3_1[2]  (
	.A(N_32_i),
	.B(UTDIInt),
	.C(un1_state_4_0_Z),
	.Y(N_253_1)
);
defparam \countnext_1_i_0_m3_1[2] .INIT=8'h04;
  CFG4 state133_0_RNI99R9B (
	.A(state133_0_Z),
	.B(countnextzero),
	.C(UDRSHInt),
	.D(state_Z[1]),
	.Y(state_0_sqmuxa_7_fc)
);
defparam state133_0_RNI99R9B.INIT=16'h8000;
// @11:56
  CFG4 un4_UTDODRV (
	.A(UIREGInt[5]),
	.B(UIREGInt[7]),
	.C(un4_UTDODRV_4_Z),
	.D(un4_UTDODRV_3_Z),
	.Y(un4_UTDODRV_Z)
);
defparam un4_UTDODRV.INIT=16'h1000;
// @8:200
  CFG3 state93_0_a2_0_a2_a0 (
	.A(count_Z[1]),
	.B(state93_0_a2_0_a2_a0_1_Z),
	.C(count_Z[2]),
	.Y(state93)
);
defparam state93_0_a2_0_a2_a0.INIT=8'h04;
// @8:200
  CFG4 countnextzero_m3 (
	.A(count_Z[4]),
	.B(count_Z[5]),
	.C(count_Z[3]),
	.D(count_Z[0]),
	.Y(countnextzero_N_4)
);
defparam countnextzero_m3.INIT=16'h0100;
// @8:221
  CFG4 un1_state_1_sqmuxa_3_0_tz (
	.A(UDRUPDInt),
	.B(UDRSHInt),
	.C(state_Z[2]),
	.D(state133_0_Z),
	.Y(un1_state_1_sqmuxa_3_0_tz_Z)
);
defparam un1_state_1_sqmuxa_3_0_tz.INIT=16'h2F22;
// @8:196
  CFG2 un10_countnext_axbxc2 (
	.A(un10_countnext_c2_Z),
	.B(count_Z[2]),
	.Y(un10_countnext_axbxc2_Z)
);
defparam un10_countnext_axbxc2.INIT=4'h9;
  CFG3 state133_0_RNIA7AN7 (
	.A(state133_0_Z),
	.B(UDRSHInt),
	.C(state_Z[2]),
	.Y(state133_0_RNIA7AN7_Z)
);
defparam state133_0_RNIA7AN7.INIT=8'hCE;
// @8:221
  CFG4 count_19_iv_0_22_i_0_0_o2_0 (
	.A(state_Z[0]),
	.B(tckgo12),
	.C(state_Z[2]),
	.D(state_Z[1]),
	.Y(N_245)
);
defparam count_19_iv_0_22_i_0_0_o2_0.INIT=16'h440F;
// @8:221
  CFG3 count_19_iv_0_22_i_0_0_o2_1 (
	.A(N_244),
	.B(un5_UTDO_fc),
	.C(N_32_i),
	.Y(N_248)
);
defparam count_19_iv_0_22_i_0_0_o2_1.INIT=8'hCE;
// @8:221
  CFG4 un1_state_6 (
	.A(state136_1_Z),
	.B(un1_state_4_0_Z),
	.C(state_Z[4]),
	.D(state_Z[0]),
	.Y(un1_state_6_Z)
);
defparam un1_state_6.INIT=16'hAAA8;
// @8:413
  CFG2 endofshift_2 (
	.A(countnextzero),
	.B(un5_endofshift_Z),
	.Y(endofshift_2_Z)
);
defparam endofshift_2.INIT=4'h8;
// @8:196
  CFG3 \state_RNI0GTR2[2]  (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(state_Z[0]),
	.Y(N_32_i)
);
defparam \state_RNI0GTR2[2] .INIT=8'h80;
// @8:449
  CFG3 UTDO_2_i_m3 (
	.A(un5_UTDO_fc),
	.B(MIV_RV32_CFG1_C0_0_JTAG_TDO),
	.C(count_Z[0]),
	.Y(N_254)
);
defparam UTDO_2_i_m3.INIT=8'hE4;
// @8:365
  CFG4 state_0_sqmuxa_5 (
	.A(UDRSHInt),
	.B(state_Z[0]),
	.C(state93),
	.D(N_244),
	.Y(state_0_sqmuxa_5_Z)
);
defparam state_0_sqmuxa_5.INIT=16'h0080;
// @8:142
  CFG4 tckgo12_0_0_a2_0 (
	.A(un10_countnext_axbxc1_Z),
	.B(count_Z[0]),
	.C(N_32_i),
	.D(un10_countnext_axbxc2_Z),
	.Y(N_267)
);
defparam tckgo12_0_0_a2_0.INIT=16'h2000;
// @36:11794
  CFG4 un1_state_1_sqmuxa_3_RNO (
	.A(state137_Z),
	.B(countnextzero),
	.C(UDRSHInt),
	.D(state140_Z),
	.Y(un1_state_1_sqmuxa_3_RNO_Z)
);
defparam un1_state_1_sqmuxa_3_RNO.INIT=16'hC080;
// @8:196
  CFG2 un10_countnext_c3 (
	.A(un10_countnext_c2_Z),
	.B(count_Z[2]),
	.Y(un10_countnext_c3_Z)
);
defparam un10_countnext_c3.INIT=4'hE;
// @8:221
  CFG4 count_19_iv_0_22_i_0_0_o3 (
	.A(N_242),
	.B(N_32_i),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(N_246)
);
defparam count_19_iv_0_22_i_0_0_o3.INIT=16'hC8D8;
// @8:221
  CFG4 un1_state_0_sqmuxa_i_0_a2 (
	.A(state_Z[3]),
	.B(state_Z[2]),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(N_283)
);
defparam un1_state_0_sqmuxa_i_0_a2.INIT=16'hD000;
// @8:221
  CFG4 state134 (
	.A(state_Z[1]),
	.B(un1_state_4_0_Z),
	.C(state_Z[3]),
	.D(state_Z[2]),
	.Y(state134_Z)
);
defparam state134.INIT=16'h55EC;
// @8:278
  CFG2 tckgo_0_sqmuxa (
	.A(un1_state_6_Z),
	.B(UDRSHInt),
	.Y(tckgo_0_sqmuxa_Z)
);
defparam tckgo_0_sqmuxa.INIT=4'h8;
// @10:502
  CFG4 \state_RNO_2[4]  (
	.A(state136_Z),
	.B(countnextzero),
	.C(UDRSHInt),
	.D(un5_endofshift_Z),
	.Y(un1_state_0_sqmuxa_4_s7_1)
);
defparam \state_RNO_2[4] .INIT=16'hC080;
// @8:254
  CFG3 state_1_sqmuxa_3 (
	.A(UDRSHInt),
	.B(state135_Z),
	.C(tckgo12),
	.Y(state_1_sqmuxa_3_Z)
);
defparam state_1_sqmuxa_3.INIT=8'h80;
// @8:226
  CFG2 state7 (
	.A(un4_UTDODRV_Z),
	.B(UDRCAPInt),
	.Y(state7_Z)
);
defparam state7.INIT=4'h8;
// @8:200
  CFG4 countnextzero_m4_1_0 (
	.A(countnextzero_N_5_mux),
	.B(UTDIInt),
	.C(N_32_i),
	.D(un1_state_4_0_Z),
	.Y(countnextzero_N_5_1)
);
defparam countnextzero_m4_1_0.INIT=16'h0D0C;
// @8:221
  CFG4 \count_19_iv_0[2]  (
	.A(un10_countnext_axbxc2_Z),
	.B(un5_UTDO_fc),
	.C(count_Z[3]),
	.D(N_244),
	.Y(count_19_iv_0_Z[2])
);
defparam \count_19_iv_0[2] .INIT=16'hC0EA;
// @8:254
  CFG4 tckgo_2_sqmuxa_1 (
	.A(state135_Z),
	.B(UDRSHInt),
	.C(countnextzero),
	.D(tckgo12),
	.Y(tckgo_2_sqmuxa_1_Z)
);
defparam tckgo_2_sqmuxa_1.INIT=16'h0008;
// @8:221
  CFG4 un1_tckgo_2_sqmuxa (
	.A(tckgo_2_sqmuxa_1_Z),
	.B(state_1_sqmuxa_4_Z),
	.C(un1_UDRUPD_i_0),
	.D(state138_Z),
	.Y(un1_tckgo_2_sqmuxa_Z)
);
defparam un1_tckgo_2_sqmuxa.INIT=16'hFEAA;
// @8:196
  CFG2 un10_countnext_axbxc3 (
	.A(un10_countnext_c3_Z),
	.B(count_Z[3]),
	.Y(un10_countnext_axbxc3_Z)
);
defparam un10_countnext_axbxc3.INIT=4'h9;
// @8:221
  CFG4 un1_state_1_sqmuxa_2 (
	.A(un1_UDRUPD_i_0),
	.B(un5_endofshift_Z),
	.C(state136_Z),
	.D(state_1_sqmuxa_4_Z),
	.Y(un1_state_1_sqmuxa_2_Z)
);
defparam un1_state_1_sqmuxa_2.INIT=16'hFC88;
// @8:221
  CFG4 un1_state_1_sqmuxa_1 (
	.A(state140_Z),
	.B(un1_UDRUPD_i_0),
	.C(state_1_sqmuxa_4_Z),
	.D(state137_Z),
	.Y(un1_state_1_sqmuxa_1_Z)
);
defparam un1_state_1_sqmuxa_1.INIT=16'hF8A8;
// @8:221
  CFG2 un1_state_0_sqmuxa_1_i_0_a2_0 (
	.A(state134_Z),
	.B(un5_UTDO_fc),
	.Y(N_269)
);
defparam un1_state_0_sqmuxa_1_i_0_a2_0.INIT=4'h1;
// @8:196
  CFG4 \countnext_1_i_0_m3_2[2]  (
	.A(un1_state_4_0_Z),
	.B(count_Z[3]),
	.C(N_32_i),
	.D(un10_countnext_axbxc2_Z),
	.Y(N_253_2)
);
defparam \countnext_1_i_0_m3_2[2] .INIT=16'hF808;
// @8:200
  CFG2 countnextzero_m4_2_0 (
	.A(N_32_i),
	.B(countnextzero_N_4),
	.Y(countnextzero_N_5_2)
);
defparam countnextzero_m4_2_0.INIT=4'h2;
// @8:221
  CFG4 count_19_iv_0_22_i_0_0_0 (
	.A(count_Z[2]),
	.B(un10_countnext_axbxc1_Z),
	.C(N_246),
	.D(N_248),
	.Y(count_19_iv_0_22_i_0_0_0_Z)
);
defparam count_19_iv_0_22_i_0_0_0.INIT=16'h7531;
// @8:221
  CFG4 count_19_iv_63_i_0_0_0 (
	.A(count_Z[0]),
	.B(count_Z[1]),
	.C(N_248),
	.D(N_246),
	.Y(count_19_iv_63_i_0_0_0_Z)
);
defparam count_19_iv_63_i_0_0_0.INIT=16'hBA32;
// @8:221
  CFG4 un1_state_1_sqmuxa_3 (
	.A(state7_Z),
	.B(un1_state_1_sqmuxa_3_0_tz_Z),
	.C(state_0_sqmuxa_5_Z),
	.D(un1_state_1_sqmuxa_3_RNO_Z),
	.Y(un1_state_1_sqmuxa_3_Z)
);
defparam un1_state_1_sqmuxa_3.INIT=16'hFFF4;
// @8:221
  CFG4 un1_state134 (
	.A(state140_Z),
	.B(state134_Z),
	.C(un1_state134_2_Z),
	.D(state137_Z),
	.Y(un1_state134_Z)
);
defparam un1_state134.INIT=16'hFFFE;
// @8:221
  CFG3 un1_state_0_sqmuxa_i_0 (
	.A(N_269),
	.B(UDRSHInt),
	.C(N_283),
	.Y(N_12)
);
defparam un1_state_0_sqmuxa_i_0.INIT=8'hFB;
// @8:221
  CFG2 un1_state_1_sqmuxa_1_RNIHK2G5 (
	.A(un1_state_1_sqmuxa_2_Z),
	.B(un1_state_1_sqmuxa_1_Z),
	.Y(state_24_2[0])
);
defparam un1_state_1_sqmuxa_1_RNIHK2G5.INIT=4'hE;
// @8:221
  CFG4 un1_state_0_sqmuxa_1_i_0_0 (
	.A(UDRSHInt),
	.B(UDRUPDInt),
	.C(N_269),
	.D(state7_Z),
	.Y(N_29)
);
defparam un1_state_0_sqmuxa_1_i_0_0.INIT=16'hF5F4;
// @8:215
  CFG4 tckgo_RNO (
	.A(un1_UDRUPD_i_0),
	.B(state135_Z),
	.C(UDRSHInt),
	.D(un1_state_6_Z),
	.Y(un1_tckgo_1_sqmuxa_i)
);
defparam tckgo_RNO.INIT=16'h51F3;
// @8:221
  CFG4 \count_19_iv_0[3]  (
	.A(un5_UTDO_fc),
	.B(un10_countnext_axbxc3_Z),
	.C(UTDIInt),
	.D(N_244),
	.Y(count_19_iv_0_Z[3])
);
defparam \count_19_iv_0[3] .INIT=16'hA0EC;
// @10:502
  CFG4 un1_state_1_sqmuxa_RNI908H9_0 (
	.A(un1_state_1_sqmuxa_Z),
	.B(N_29),
	.C(state_Z[0]),
	.D(N_244),
	.Y(un1_state141_1_s12)
);
defparam un1_state_1_sqmuxa_RNI908H9_0.INIT=16'h0008;
// @10:502
  CFG4 un1_state_1_sqmuxa_RNI908H9 (
	.A(un1_state_1_sqmuxa_Z),
	.B(N_29),
	.C(state_Z[0]),
	.D(N_244),
	.Y(un1_state142_s13)
);
defparam un1_state_1_sqmuxa_RNI908H9.INIT=16'h0080;
// @8:196
  CFG3 un10_countnext_axbxc4 (
	.A(count_Z[3]),
	.B(un10_countnext_c3_Z),
	.C(count_Z[4]),
	.Y(un10_countnext_axbxc4_Z)
);
defparam un10_countnext_axbxc4.INIT=8'hE1;
// @8:247
  CFG2 un1_state_0_sqmuxa_i_0_RNIDJPU5 (
	.A(N_12),
	.B(state_Z[0]),
	.Y(CO0)
);
defparam un1_state_0_sqmuxa_i_0_RNIDJPU5.INIT=4'h4;
// @8:196
  CFG4 \countnext_1_i_0_i[3]  (
	.A(count_Z[4]),
	.B(un1_state_4_0_Z),
	.C(N_32_i),
	.D(un10_countnext_axbxc3_Z),
	.Y(N_241)
);
defparam \countnext_1_i_0_i[3] .INIT=16'hF808;
// @10:502
  CFG2 un1_tckgo_2_sqmuxa_RNITPC65 (
	.A(un1_tckgo_2_sqmuxa_Z),
	.B(N_29),
	.Y(un1_tckgo_2_sqmuxa_s5)
);
defparam un1_tckgo_2_sqmuxa_RNITPC65.INIT=4'h8;
// @8:200
  CFG4 countnextzero_m6 (
	.A(count_Z[2]),
	.B(count_Z[1]),
	.C(countnextzero_N_5_2),
	.D(countnextzero_N_5_1),
	.Y(countnextzero)
);
defparam countnextzero_m6.INIT=16'h0001;
// @8:247
  CFG2 \state_RNO_2[1]  (
	.A(CO0),
	.B(state_Z[1]),
	.Y(N_4)
);
defparam \state_RNO_2[1] .INIT=4'h6;
// @8:221
  CFG4 un1_count_0_sqmuxa (
	.A(state135_Z),
	.B(UDRSHInt),
	.C(tckgo12),
	.D(un1_state134_Z),
	.Y(un1_count_0_sqmuxa_Z)
);
defparam un1_count_0_sqmuxa.INIT=16'hCC08;
// @8:215
  CFG4 \count_RNO[1]  (
	.A(UDRSHInt),
	.B(state133_0_Z),
	.C(count_19_iv_0_22_i_0_0_0_Z),
	.D(N_245),
	.Y(N_70_i)
);
defparam \count_RNO[1] .INIT=16'h020A;
// @8:215
  CFG4 \count_RNO[0]  (
	.A(UDRSHInt),
	.B(state133_0_Z),
	.C(count_19_iv_63_i_0_0_0_Z),
	.D(N_245),
	.Y(N_92_i)
);
defparam \count_RNO[0] .INIT=16'h020A;
// @8:221
  CFG4 \state_RNO_0[0]  (
	.A(N_12),
	.B(state_Z[0]),
	.C(un1_state142_s13),
	.D(N_29),
	.Y(state_0_1_iv_0[0])
);
defparam \state_RNO_0[0] .INIT=16'hF0F9;
// @8:221
  CFG4 \state_RNO_0[1]  (
	.A(state137_Z),
	.B(un1_UDRUPD_i_0),
	.C(N_29),
	.D(state_4_sqmuxa_s9),
	.Y(state_0_1_iv_1[1])
);
defparam \state_RNO_0[1] .INIT=16'hFF80;
// @8:221
  CFG4 \state_RNO_1[4]  (
	.A(state_1_sqmuxa_3_Z),
	.B(un1_state_0_sqmuxa_4_s7_1),
	.C(state_Z[4]),
	.D(N_29),
	.Y(state_0_1_iv_1[4])
);
defparam \state_RNO_1[4] .INIT=16'hEEFE;
// @8:221
  CFG4 \state_RNO_0[3]  (
	.A(state_4_sqmuxa_s9),
	.B(state_Z[3]),
	.C(state_0_sqmuxa_7_fc),
	.D(N_29),
	.Y(state_0_1_iv_1[3])
);
defparam \state_RNO_0[3] .INIT=16'hFAFE;
// @8:221
  CFG4 \state_0_1_iv_i_RNO[2]  (
	.A(un1_state_1_sqmuxa_3_Z),
	.B(un1_state141_1_s12),
	.C(N_29),
	.D(state_1_sqmuxa_3_Z),
	.Y(state_0_1_iv_2[2])
);
defparam \state_0_1_iv_i_RNO[2] .INIT=16'hFFEC;
// @8:196
  CFG4 un10_countnext_axbxc5 (
	.A(count_Z[3]),
	.B(un10_countnext_c3_Z),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un10_countnext_axbxc5_Z)
);
defparam un10_countnext_axbxc5.INIT=16'hF0E1;
// @8:221
  CFG4 \state_RNO_1[1]  (
	.A(N_4),
	.B(N_29),
	.C(un1_UDRUPD_i_0),
	.D(state135_Z),
	.Y(state_0_1_iv_0[1])
);
defparam \state_RNO_1[1] .INIT=16'hE222;
// @8:221
  CFG3 \count_19_iv[3]  (
	.A(un1_count_0_sqmuxa_Z),
	.B(count_19_iv_0_Z[3]),
	.C(N_241),
	.Y(count_19[3])
);
defparam \count_19_iv[3] .INIT=8'hEC;
// @8:221
  CFG4 \count_19_iv[2]  (
	.A(N_253_1),
	.B(count_19_iv_0_Z[2]),
	.C(N_253_2),
	.D(un1_count_0_sqmuxa_Z),
	.Y(count_19[2])
);
defparam \count_19_iv[2] .INIT=16'hFECC;
// @8:221
  CFG4 \state_0_1_iv_i_RNO_0[2]  (
	.A(CO0),
	.B(N_29),
	.C(state_Z[2]),
	.D(state_Z[1]),
	.Y(N_5_i_m)
);
defparam \state_0_1_iv_i_RNO_0[2] .INIT=16'h2103;
// @8:221
  CFG4 \state_RNO[3]  (
	.A(state_0_1_iv_1[3]),
	.B(un1_state_1_sqmuxa_2_Z),
	.C(un1_state141_1_s12),
	.D(un1_state142_s13),
	.Y(state_24[3])
);
defparam \state_RNO[3] .INIT=16'hFFFE;
// @8:196
  CFG4 \countnext_1_i_0_i[5]  (
	.A(UTDIInt),
	.B(un1_state_4_0_Z),
	.C(N_32_i),
	.D(un10_countnext_axbxc5_Z),
	.Y(N_240)
);
defparam \countnext_1_i_0_i[5] .INIT=16'hF808;
// @8:221
  CFG4 \state_RNO[0]  (
	.A(state_0_sqmuxa_7_fc),
	.B(state_0_1_iv_0[0]),
	.C(un1_tckgo_2_sqmuxa_s5),
	.D(state_24_2[0]),
	.Y(state_24[0])
);
defparam \state_RNO[0] .INIT=16'hFFFE;
// @8:221
  CFG4 \state_RNO[4]  (
	.A(state_0_1_iv_2[4]),
	.B(un1_state_1_sqmuxa_1_Z),
	.C(un1_state141_1_s12),
	.D(un1_state142_s13),
	.Y(state_24[4])
);
defparam \state_RNO[4] .INIT=16'hFFFE;
// @8:215
  CFG4 \state_0_1_iv_i[2]  (
	.A(state_0_sqmuxa_7_fc),
	.B(state_0_1_iv_2[2]),
	.C(N_5_i_m),
	.D(un1_state142_s13),
	.Y(state_0_1_iv_i_Z[2])
);
defparam \state_0_1_iv_i[2] .INIT=16'h0001;
// @8:221
  CFG4 \state_RNO[1]  (
	.A(state_0_1_iv_1[1]),
	.B(state_0_1_iv_0[1]),
	.C(state_24_2[0]),
	.D(un1_tckgo_2_sqmuxa_s5),
	.Y(state_24[1])
);
defparam \state_RNO[1] .INIT=16'hFFFE;
// @8:221
  CFG4 \count_19_0_iv[5]  (
	.A(N_244),
	.B(un10_countnext_axbxc5_Z),
	.C(N_240),
	.D(un1_count_0_sqmuxa_Z),
	.Y(count_19[5])
);
defparam \count_19_0_iv[5] .INIT=16'hF444;
//@10:502
// @8:211
  corejtagdebug_bufd_34s BUFD_TMS (
	.dut_tms_int(dut_tms_int_Z),
	.CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0(CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0)
);
// @8:212
  corejtagdebug_bufd_34s_0 BUFD_TDI (
	.UTDIInt(UTDIInt),
	.CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0(CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 */

module corejtagdebug_bufd_34s_2 (
  delay_sel_0,
  iURSTB
)
;
output delay_sel_0 ;
input iURSTB ;
wire delay_sel_0 ;
wire iURSTB ;
wire [33:1] delay_sel;
wire GND ;
wire VCC ;
// @7:34
  BUFD \bufd_gen[25].BUFD_BLK  (
	.Y(delay_sel[26]),
	.A(delay_sel[25])
);
// @7:34
  BUFD \bufd_gen[4].BUFD_BLK  (
	.Y(delay_sel[5]),
	.A(delay_sel[4])
);
// @7:34
  BUFD \bufd_gen[11].BUFD_BLK  (
	.Y(delay_sel[12]),
	.A(delay_sel[11])
);
// @7:34
  BUFD \bufd_gen[5].BUFD_BLK  (
	.Y(delay_sel[6]),
	.A(delay_sel[5])
);
// @7:34
  BUFD \bufd_gen[32].BUFD_BLK  (
	.Y(delay_sel[33]),
	.A(delay_sel[32])
);
// @7:34
  BUFD \bufd_gen[27].BUFD_BLK  (
	.Y(delay_sel[28]),
	.A(delay_sel[27])
);
// @7:34
  BUFD \bufd_gen[33].BUFD_BLK  (
	.Y(delay_sel_0),
	.A(delay_sel[33])
);
// @7:34
  BUFD \bufd_gen[26].BUFD_BLK  (
	.Y(delay_sel[27]),
	.A(delay_sel[26])
);
// @7:34
  BUFD \bufd_gen[19].BUFD_BLK  (
	.Y(delay_sel[20]),
	.A(delay_sel[19])
);
// @7:34
  BUFD \bufd_gen[12].BUFD_BLK  (
	.Y(delay_sel[13]),
	.A(delay_sel[12])
);
// @7:34
  BUFD \bufd_gen[2].BUFD_BLK  (
	.Y(delay_sel[3]),
	.A(delay_sel[2])
);
// @7:34
  BUFD \bufd_gen[9].BUFD_BLK  (
	.Y(delay_sel[10]),
	.A(delay_sel[9])
);
// @7:34
  BUFD \bufd_gen[3].BUFD_BLK  (
	.Y(delay_sel[4]),
	.A(delay_sel[3])
);
// @7:34
  BUFD \bufd_gen[23].BUFD_BLK  (
	.Y(delay_sel[24]),
	.A(delay_sel[23])
);
// @7:34
  BUFD \bufd_gen[17].BUFD_BLK  (
	.Y(delay_sel[18]),
	.A(delay_sel[17])
);
// @7:34
  BUFD \bufd_gen[24].BUFD_BLK  (
	.Y(delay_sel[25]),
	.A(delay_sel[24])
);
// @7:34
  BUFD \bufd_gen[18].BUFD_BLK  (
	.Y(delay_sel[19]),
	.A(delay_sel[18])
);
// @7:34
  BUFD \bufd_gen[28].BUFD_BLK  (
	.Y(delay_sel[29]),
	.A(delay_sel[28])
);
// @7:34
  BUFD \bufd_gen[14].BUFD_BLK  (
	.Y(delay_sel[15]),
	.A(delay_sel[14])
);
// @7:34
  BUFD \bufd_gen[13].BUFD_BLK  (
	.Y(delay_sel[14]),
	.A(delay_sel[13])
);
// @7:34
  BUFD \bufd_gen[20].BUFD_BLK  (
	.Y(delay_sel[21]),
	.A(delay_sel[20])
);
// @7:34
  BUFD \bufd_gen[6].BUFD_BLK  (
	.Y(delay_sel[7]),
	.A(delay_sel[6])
);
// @7:34
  BUFD \bufd_gen[10].BUFD_BLK  (
	.Y(delay_sel[11]),
	.A(delay_sel[10])
);
// @7:34
  BUFD \bufd_gen[15].BUFD_BLK  (
	.Y(delay_sel[16]),
	.A(delay_sel[15])
);
// @7:34
  BUFD \bufd_gen[22].BUFD_BLK  (
	.Y(delay_sel[23]),
	.A(delay_sel[22])
);
// @7:34
  BUFD \bufd_gen[16].BUFD_BLK  (
	.Y(delay_sel[17]),
	.A(delay_sel[16])
);
// @7:34
  BUFD \bufd_gen[8].BUFD_BLK  (
	.Y(delay_sel[9]),
	.A(delay_sel[8])
);
// @7:34
  BUFD \bufd_gen[29].BUFD_BLK  (
	.Y(delay_sel[30]),
	.A(delay_sel[29])
);
// @7:34
  BUFD \bufd_gen[30].BUFD_BLK  (
	.Y(delay_sel[31]),
	.A(delay_sel[30])
);
// @7:34
  BUFD \bufd_gen[31].BUFD_BLK  (
	.Y(delay_sel[32]),
	.A(delay_sel[31])
);
// @7:34
  BUFD \bufd_gen[21].BUFD_BLK  (
	.Y(delay_sel[22]),
	.A(delay_sel[21])
);
// @7:34
  BUFD \bufd_gen[1].BUFD_BLK  (
	.Y(delay_sel[2]),
	.A(delay_sel[1])
);
// @7:34
  BUFD \bufd_gen[7].BUFD_BLK  (
	.Y(delay_sel[8]),
	.A(delay_sel[7])
);
// @7:34
  BUFD \bufd_gen[0].BUFD_BLK  (
	.Y(delay_sel[1]),
	.A(iURSTB)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corejtagdebug_bufd_34s_2 */

module COREJTAGDEBUG_Z1 (
  delay_sel_0,
  MIV_RV32_CFG1_C0_0_JTAG_TDO,
  CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0,
  CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0,
  TCK,
  TMS,
  TDI,
  TDO,
  TRSTB,
  CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0
)
;
output delay_sel_0 ;
input MIV_RV32_CFG1_C0_0_JTAG_TDO ;
output CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0 ;
output CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0 ;
input TCK ;
input TMS ;
input TDI ;
output TDO ;
input TRSTB ;
output CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0 ;
wire delay_sel_0 ;
wire MIV_RV32_CFG1_C0_0_JTAG_TDO ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0 ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0 ;
wire TCK ;
wire TMS ;
wire TDI ;
wire TDO ;
wire TRSTB ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0 ;
wire [0:0] UTDODRVInt;
wire [0:0] UTDOInt;
wire [0:0] UTDODriven_Z;
wire [7:0] UIREGInt;
wire iUDRCK ;
wire iUDRCK_i ;
wire TGT_TCK_GLB ;
wire un1_DUT_TCK_0 ;
wire N_2 ;
wire GND ;
wire iURSTB ;
wire UTDIInt ;
wire UDRCAPInt ;
wire UDRSHInt ;
wire UDRUPDInt ;
wire VCC ;
  CFG1 N_2_inferred_clock_RNIMQNI2_0 (
	.A(iUDRCK),
	.Y(iUDRCK_i)
);
defparam N_2_inferred_clock_RNIMQNI2_0.INIT=2'h1;
  CFG1 \genblk3.genblk1.TGT_TCK_GLB_RNI87AD  (
	.A(TGT_TCK_GLB),
	.Y(CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0)
);
defparam \genblk3.genblk1.TGT_TCK_GLB_RNI87AD .INIT=2'h1;
// @10:531
  CLKINT \genblk3.genblk1.TGT_TCK_GLB  (
	.Y(TGT_TCK_GLB),
	.A(un1_DUT_TCK_0)
);
// @10:544
  CFG2 \UTDODriven[0]  (
	.A(UTDODRVInt[0]),
	.B(UTDOInt[0]),
	.Y(UTDODriven_Z[0])
);
defparam \UTDODriven[0] .INIT=4'h8;
//@11:169
// @11:169
  CLKINT N_2_inferred_clock_RNIMQNI2 (
	.Y(iUDRCK),
	.A(N_2)
);
//@10:190
//@10:183
//@10:176
//@10:169
// @10:354
  UJTAG \genblk1.genblk1.genblk1.UJTAG_inst  (
	.UIREG(UIREGInt[7:0]),
	.URSTB(iURSTB),
	.UDRCK(N_2),
	.UTDI(UTDIInt),
	.UDRCAP(UDRCAPInt),
	.UDRSH(UDRSHInt),
	.UDRUPD(UDRUPDInt),
	.UTDO(UTDODriven_Z[0]),
	.TRSTB(TRSTB),
	.TDO(TDO),
	.TDI(TDI),
	.TMS(TMS),
	.TCK(TCK)
);
// @10:502
  COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 \genblk3.genblk1.UJ_JTAG  (
	.UIREGInt(UIREGInt[7:0]),
	.UTDODRVInt_0(UTDODRVInt[0]),
	.UTDOInt_0(UTDOInt[0]),
	.CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0(CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0),
	.CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0(CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0),
	.un1_DUT_TCK_0(un1_DUT_TCK_0),
	.UDRCAPInt(UDRCAPInt),
	.MIV_RV32_CFG1_C0_0_JTAG_TDO(MIV_RV32_CFG1_C0_0_JTAG_TDO),
	.UTDIInt(UTDIInt),
	.UDRUPDInt(UDRUPDInt),
	.iUDRCK_i(iUDRCK_i),
	.iUDRCK(iUDRCK),
	.iURSTB(iURSTB),
	.UDRSHInt(UDRSHInt)
);
  corejtagdebug_bufd_34s_2 \genblk2.genblk2[0].BUFD_TRST  (
	.delay_sel_0(delay_sel_0),
	.iURSTB(iURSTB)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREJTAGDEBUG_Z1 */

module CoreJTAGDebug_TRSTN_C0 (
  delay_sel_0,
  CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0,
  TRSTB,
  TDO,
  TDI,
  TMS,
  TCK,
  CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0,
  CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0,
  MIV_RV32_CFG1_C0_0_JTAG_TDO
)
;
output delay_sel_0 ;
output CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0 ;
input TRSTB ;
output TDO ;
input TDI ;
input TMS ;
input TCK ;
output CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0 ;
output CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0 ;
input MIV_RV32_CFG1_C0_0_JTAG_TDO ;
wire delay_sel_0 ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0 ;
wire TRSTB ;
wire TDO ;
wire TDI ;
wire TMS ;
wire TCK ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0 ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0 ;
wire MIV_RV32_CFG1_C0_0_JTAG_TDO ;
wire GND ;
wire VCC ;
// @11:169
  COREJTAGDEBUG_Z1 CoreJTAGDebug_TRSTN_C0_0 (
	.delay_sel_0(delay_sel_0),
	.MIV_RV32_CFG1_C0_0_JTAG_TDO(MIV_RV32_CFG1_C0_0_JTAG_TDO),
	.CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0(CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0),
	.CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0(CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0),
	.TCK(TCK),
	.TMS(TMS),
	.TDI(TDI),
	.TDO(TDO),
	.TRSTB(TRSTB),
	.CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0(CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreJTAGDebug_TRSTN_C0 */

module CoreTimer_32s_1s_19s_0s (
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx,
  CoreTimer_C0_0_TIMINT,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  dff
)
;
input [4:2] MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR ;
output [31:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA ;
input [31:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
output CoreTimer_C0_0_TIMINT ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
input dff ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
wire CoreTimer_C0_0_TIMINT ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire dff ;
wire [31:0] Count_Z;
wire [31:0] Count_s;
wire [3:0] TimerPre_Z;
wire [31:0] Load_Z;
wire [2:0] CtrlReg_Z;
wire [31:0] PrdataNext;
wire [9:0] PreScale_Z;
wire [8:0] PreScale_s;
wire [9:9] PreScale_s_Z;
wire [30:0] Count_cry;
wire [0:0] Load_RNIPV85R_Y;
wire [1:1] Load_RNI6MQ1E1_Y;
wire [2:2] Load_RNILECU02_Y;
wire [3:3] Load_RNI69UQJ2_Y;
wire [4:4] Load_RNIP5GN63_Y;
wire [5:5] Load_RNIE42KP3_Y;
wire [6:6] Load_RNI55KGC4_Y;
wire [7:7] Load_RNIU76DV4_Y;
wire [8:8] Load_RNIPCO9I5_Y;
wire [9:9] Load_RNIMJA656_Y;
wire [10:10] Load_RNI3I4TJ6_Y;
wire [11:11] Load_RNIIIUJ27_Y;
wire [12:12] Load_RNI3LOAH7_Y;
wire [13:13] Load_RNIMPI108_Y;
wire [14:14] Load_RNIB0DOE8_Y;
wire [15:15] Load_RNI297FT8_Y;
wire [16:16] Load_RNIRJ16C9_Y;
wire [17:17] Load_RNIM0SSQ9_Y;
wire [18:18] Load_RNIJFMJ9A_Y;
wire [19:19] Load_RNII0HAOA_Y;
wire [20:20] Load_RNI13D17B_Y;
wire [21:21] Load_RNII79OLB_Y;
wire [22:22] Load_RNI5E5F4C_Y;
wire [23:23] Load_RNIQM16JC_Y;
wire [24:24] Load_RNIH1US1D_Y;
wire [25:25] Load_RNIAEQJGD_Y;
wire [26:26] Load_RNI5TMAVD_Y;
wire [27:27] Load_RNI2EJ1EE_Y;
wire [28:28] Load_RNI11GOSE_Y;
wire [29:29] Load_RNI2MCFBF_Y;
wire [31:31] Count_RNO_FCO;
wire [31:31] Count_RNO_Y;
wire [30:30] Load_RNIJSA6QF_Y;
wire [0:0] PreScale_cry_cy_S;
wire [0:0] PreScale_cry_cy_Y;
wire [8:0] PreScale_cry_Z;
wire [8:0] PreScale_cry_Y;
wire [9:9] PreScale_s_FCO;
wire [9:9] PreScale_s_Y;
wire [0:0] PrdataNext_iv_0_1_Z;
wire [0:0] PrdataNext_iv_0_Z;
wire [2:1] Load_m;
wire [0:0] PrdataNext_iv_1_Z;
wire [3:1] PrdataNext_0_iv_0_Z;
wire [0:0] PrdataNext_iv_2_Z;
wire GND ;
wire Counte ;
wire VCC ;
wire PrescaleEn_Z ;
wire LoadEn_Z ;
wire CtrlEn_Z ;
wire LoadEnReg_Z ;
wire IntClr_Z ;
wire IntClrEn_Z ;
wire CountIsZeroReg_Z ;
wire un2_CountIsZero_Z ;
wire RawTimInt_Z ;
wire NxtRawTimInt_Z ;
wire CountPulse_Z ;
wire NextCountPulse_iv_Z ;
wire Count_cry_cy ;
wire LoadEnReg_RNIEBN88_S ;
wire LoadEnReg_RNIEBN88_Y ;
wire PreScale_cry_cy ;
wire OneShotClr_1_Z ;
wire un1_NextCountPulse75 ;
wire NextCountPulse75 ;
wire PrdataNextEn ;
wire NextCountPulse_0_sqmuxa_6_0_Z ;
wire un2_CountIsZero_13_Z ;
wire NextCountPulse_0_sqmuxa_i_2 ;
wire NextCountPulse_0_sqmuxa_5_i_3 ;
wire NextCountPulse_0_sqmuxa_4_i_4 ;
wire un2_CountIsZero_23_Z ;
wire un2_CountIsZero_21_Z ;
wire un2_CountIsZero_20_Z ;
wire un2_CountIsZero_19_Z ;
wire un2_CountIsZero_18_Z ;
wire un2_CountIsZero_17_Z ;
wire un2_CountIsZero_16_Z ;
wire NextCountPulse_0_sqmuxa_2_1_Z ;
wire NextCountPulse_0_sqmuxa_3_i_4 ;
wire DataOut_1_sqmuxa_Z ;
wire NextCountPulse_0_sqmuxa_Z ;
wire NextCountPulse_0_sqmuxa_1_Z ;
wire NextCountPulse_0_sqmuxa_4_Z ;
wire NextCountPulse_0_sqmuxa_2_Z ;
wire NextCountPulse_iv_3_Z ;
wire un2_CountIsZero_27_Z ;
wire NextCountPulse_0_sqmuxa_7_i_3_0 ;
wire NextCountPulse_0_sqmuxa_5_Z ;
wire DataOut_0_sqmuxa_Z ;
wire DataOut_2_sqmuxa_Z ;
wire DataOut_3_sqmuxa_Z ;
wire NextCountPulse_0_sqmuxa_3_Z ;
wire NextCountPulse_0_sqmuxa_6_Z ;
wire NextCountPulse_iv_5_Z ;
wire un2_CountIsZero_28_Z ;
wire NextCountPulse59_m ;
wire NextCountPulse_0_sqmuxa_8_Z ;
wire NextCountPulse_0_sqmuxa_7_Z ;
wire un4_CtrlEn_Z ;
wire Countlde_0 ;
// @12:262
  SLE \Count[31]  (
	.Q(Count_Z[31]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[31]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[30]  (
	.Q(Count_Z[30]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[30]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[29]  (
	.Q(Count_Z[29]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[29]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[28]  (
	.Q(Count_Z[28]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[28]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[27]  (
	.Q(Count_Z[27]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[27]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[26]  (
	.Q(Count_Z[26]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[26]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[25]  (
	.Q(Count_Z[25]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[25]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[24]  (
	.Q(Count_Z[24]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[24]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[23]  (
	.Q(Count_Z[23]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[23]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[22]  (
	.Q(Count_Z[22]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[22]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[21]  (
	.Q(Count_Z[21]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[21]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[20]  (
	.Q(Count_Z[20]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[20]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[19]  (
	.Q(Count_Z[19]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[19]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[18]  (
	.Q(Count_Z[18]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[18]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[17]  (
	.Q(Count_Z[17]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[17]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[16]  (
	.Q(Count_Z[16]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[16]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[15]  (
	.Q(Count_Z[15]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[15]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[14]  (
	.Q(Count_Z[14]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[14]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[13]  (
	.Q(Count_Z[13]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[13]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[12]  (
	.Q(Count_Z[12]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[12]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[11]  (
	.Q(Count_Z[11]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[11]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[10]  (
	.Q(Count_Z[10]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[10]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[9]  (
	.Q(Count_Z[9]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[9]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[8]  (
	.Q(Count_Z[8]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[8]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[7]  (
	.Q(Count_Z[7]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[7]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[6]  (
	.Q(Count_Z[6]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[6]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[5]  (
	.Q(Count_Z[5]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[5]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[4]  (
	.Q(Count_Z[4]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[4]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[3]  (
	.Q(Count_Z[3]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[3]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[2]  (
	.Q(Count_Z[2]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[2]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[1]  (
	.Q(Count_Z[1]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[1]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:262
  SLE \Count[0]  (
	.Q(Count_Z[0]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(Count_s[0]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:173
  SLE \TimerPre[0]  (
	.Q(TimerPre_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[0]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[8]  (
	.Q(Load_Z[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[8]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[7]  (
	.Q(Load_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[7]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[6]  (
	.Q(Load_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[6]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[5]  (
	.Q(Load_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[5]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[4]  (
	.Q(Load_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[4]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[3]  (
	.Q(Load_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[3]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[2]  (
	.Q(Load_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[1]  (
	.Q(Load_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[1]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[0]  (
	.Q(Load_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[0]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:146
  SLE \CtrlReg[2]  (
	.Q(CtrlReg_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.EN(CtrlEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:146
  SLE \CtrlReg[1]  (
	.Q(CtrlReg_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[1]),
	.EN(CtrlEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:146
  SLE \CtrlReg[0]  (
	.Q(CtrlReg_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[0]),
	.EN(CtrlEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:173
  SLE \TimerPre[3]  (
	.Q(TimerPre_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[3]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:173
  SLE \TimerPre[2]  (
	.Q(TimerPre_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:173
  SLE \TimerPre[1]  (
	.Q(TimerPre_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[1]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[23]  (
	.Q(Load_Z[23]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[23]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[22]  (
	.Q(Load_Z[22]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[22]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[21]  (
	.Q(Load_Z[21]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[21]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[20]  (
	.Q(Load_Z[20]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[20]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[19]  (
	.Q(Load_Z[19]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[19]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[18]  (
	.Q(Load_Z[18]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[18]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[17]  (
	.Q(Load_Z[17]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[17]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[16]  (
	.Q(Load_Z[16]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[16]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[15]  (
	.Q(Load_Z[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[15]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[14]  (
	.Q(Load_Z[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[14]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[13]  (
	.Q(Load_Z[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[13]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[12]  (
	.Q(Load_Z[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[12]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[11]  (
	.Q(Load_Z[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[11]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[10]  (
	.Q(Load_Z[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[10]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[9]  (
	.Q(Load_Z[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[9]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[31]  (
	.Q(Load_Z[31]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[31]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[30]  (
	.Q(Load_Z[30]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[30]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[29]  (
	.Q(Load_Z[29]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[29]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[28]  (
	.Q(Load_Z[28]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[28]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[27]  (
	.Q(Load_Z[27]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[27]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[26]  (
	.Q(Load_Z[26]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[26]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[25]  (
	.Q(Load_Z[25]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[25]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:199
  SLE \Load[24]  (
	.Q(Load_Z[24]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[24]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[22]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[22]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[23]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[23]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[24]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[24]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[25]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[25]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[26]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[26]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[27]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[27]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[28]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[28]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[29]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[29]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[30]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[30]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[31]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[31]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[7]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[8]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[9]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[10]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[11]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[12]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[13]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[14]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[15]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[16]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[16]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[17]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[17]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[18]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[18]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[19]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[19]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[20]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[20]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[21]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[21]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[0]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[1]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[2]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[3]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[4]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[5]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:378
  SLE \iPRDATA[6]  (
	.Q(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PrdataNext[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:190
  SLE LoadEnReg (
	.Q(LoadEnReg_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(LoadEn_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:323
  SLE IntClr (
	.Q(IntClr_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(IntClrEn_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:282
  SLE CountIsZeroReg (
	.Q(CountIsZeroReg_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(un2_CountIsZero_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:303
  SLE RawTimInt (
	.Q(RawTimInt_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(NxtRawTimInt_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:251
  SLE CountPulse (
	.Q(CountPulse_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(NextCountPulse_iv_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:211
  SLE \PreScale[0]  (
	.Q(PreScale_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PreScale_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:211
  SLE \PreScale[1]  (
	.Q(PreScale_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PreScale_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:211
  SLE \PreScale[2]  (
	.Q(PreScale_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PreScale_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:211
  SLE \PreScale[3]  (
	.Q(PreScale_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PreScale_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:211
  SLE \PreScale[4]  (
	.Q(PreScale_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PreScale_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:211
  SLE \PreScale[5]  (
	.Q(PreScale_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PreScale_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:211
  SLE \PreScale[6]  (
	.Q(PreScale_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PreScale_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:211
  SLE \PreScale[7]  (
	.Q(PreScale_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PreScale_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:211
  SLE \PreScale[8]  (
	.Q(PreScale_Z[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PreScale_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:211
  SLE \PreScale[9]  (
	.Q(PreScale_Z[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.D(PreScale_s_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:264
  ARI1 LoadEnReg_RNIEBN88 (
	.FCO(Count_cry_cy),
	.S(LoadEnReg_RNIEBN88_S),
	.Y(LoadEnReg_RNIEBN88_Y),
	.B(LoadEnReg_Z),
	.C(un2_CountIsZero_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam LoadEnReg_RNIEBN88.INIT=20'h4EE00;
// @12:264
  ARI1 \Load_RNIPV85R[0]  (
	.FCO(Count_cry[0]),
	.S(Count_s[0]),
	.Y(Load_RNIPV85R_Y[0]),
	.B(Load_Z[0]),
	.C(Count_Z[0]),
	.D(un2_CountIsZero_Z),
	.A(LoadEnReg_Z),
	.FCI(Count_cry_cy)
);
defparam \Load_RNIPV85R[0] .INIT=20'h65553;
// @12:264
  ARI1 \Load_RNI6MQ1E1[1]  (
	.FCO(Count_cry[1]),
	.S(Count_s[1]),
	.Y(Load_RNI6MQ1E1_Y[1]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[1]),
	.D(Load_Z[1]),
	.A(VCC),
	.FCI(Count_cry[0])
);
defparam \Load_RNI6MQ1E1[1] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNILECU02[2]  (
	.FCO(Count_cry[2]),
	.S(Count_s[2]),
	.Y(Load_RNILECU02_Y[2]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[2]),
	.D(Load_Z[2]),
	.A(VCC),
	.FCI(Count_cry[1])
);
defparam \Load_RNILECU02[2] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI69UQJ2[3]  (
	.FCO(Count_cry[3]),
	.S(Count_s[3]),
	.Y(Load_RNI69UQJ2_Y[3]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[3]),
	.D(Load_Z[3]),
	.A(VCC),
	.FCI(Count_cry[2])
);
defparam \Load_RNI69UQJ2[3] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIP5GN63[4]  (
	.FCO(Count_cry[4]),
	.S(Count_s[4]),
	.Y(Load_RNIP5GN63_Y[4]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[4]),
	.D(Load_Z[4]),
	.A(VCC),
	.FCI(Count_cry[3])
);
defparam \Load_RNIP5GN63[4] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIE42KP3[5]  (
	.FCO(Count_cry[5]),
	.S(Count_s[5]),
	.Y(Load_RNIE42KP3_Y[5]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[5]),
	.D(Load_Z[5]),
	.A(VCC),
	.FCI(Count_cry[4])
);
defparam \Load_RNIE42KP3[5] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI55KGC4[6]  (
	.FCO(Count_cry[6]),
	.S(Count_s[6]),
	.Y(Load_RNI55KGC4_Y[6]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[6]),
	.D(Load_Z[6]),
	.A(VCC),
	.FCI(Count_cry[5])
);
defparam \Load_RNI55KGC4[6] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIU76DV4[7]  (
	.FCO(Count_cry[7]),
	.S(Count_s[7]),
	.Y(Load_RNIU76DV4_Y[7]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[7]),
	.D(Load_Z[7]),
	.A(VCC),
	.FCI(Count_cry[6])
);
defparam \Load_RNIU76DV4[7] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIPCO9I5[8]  (
	.FCO(Count_cry[8]),
	.S(Count_s[8]),
	.Y(Load_RNIPCO9I5_Y[8]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[8]),
	.D(Load_Z[8]),
	.A(VCC),
	.FCI(Count_cry[7])
);
defparam \Load_RNIPCO9I5[8] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIMJA656[9]  (
	.FCO(Count_cry[9]),
	.S(Count_s[9]),
	.Y(Load_RNIMJA656_Y[9]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[9]),
	.D(Load_Z[9]),
	.A(VCC),
	.FCI(Count_cry[8])
);
defparam \Load_RNIMJA656[9] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI3I4TJ6[10]  (
	.FCO(Count_cry[10]),
	.S(Count_s[10]),
	.Y(Load_RNI3I4TJ6_Y[10]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[10]),
	.D(Load_Z[10]),
	.A(VCC),
	.FCI(Count_cry[9])
);
defparam \Load_RNI3I4TJ6[10] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIIIUJ27[11]  (
	.FCO(Count_cry[11]),
	.S(Count_s[11]),
	.Y(Load_RNIIIUJ27_Y[11]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[11]),
	.D(Load_Z[11]),
	.A(VCC),
	.FCI(Count_cry[10])
);
defparam \Load_RNIIIUJ27[11] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI3LOAH7[12]  (
	.FCO(Count_cry[12]),
	.S(Count_s[12]),
	.Y(Load_RNI3LOAH7_Y[12]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[12]),
	.D(Load_Z[12]),
	.A(VCC),
	.FCI(Count_cry[11])
);
defparam \Load_RNI3LOAH7[12] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIMPI108[13]  (
	.FCO(Count_cry[13]),
	.S(Count_s[13]),
	.Y(Load_RNIMPI108_Y[13]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[13]),
	.D(Load_Z[13]),
	.A(VCC),
	.FCI(Count_cry[12])
);
defparam \Load_RNIMPI108[13] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIB0DOE8[14]  (
	.FCO(Count_cry[14]),
	.S(Count_s[14]),
	.Y(Load_RNIB0DOE8_Y[14]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[14]),
	.D(Load_Z[14]),
	.A(VCC),
	.FCI(Count_cry[13])
);
defparam \Load_RNIB0DOE8[14] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI297FT8[15]  (
	.FCO(Count_cry[15]),
	.S(Count_s[15]),
	.Y(Load_RNI297FT8_Y[15]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[15]),
	.D(Load_Z[15]),
	.A(VCC),
	.FCI(Count_cry[14])
);
defparam \Load_RNI297FT8[15] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIRJ16C9[16]  (
	.FCO(Count_cry[16]),
	.S(Count_s[16]),
	.Y(Load_RNIRJ16C9_Y[16]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[16]),
	.D(Load_Z[16]),
	.A(VCC),
	.FCI(Count_cry[15])
);
defparam \Load_RNIRJ16C9[16] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIM0SSQ9[17]  (
	.FCO(Count_cry[17]),
	.S(Count_s[17]),
	.Y(Load_RNIM0SSQ9_Y[17]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[17]),
	.D(Load_Z[17]),
	.A(VCC),
	.FCI(Count_cry[16])
);
defparam \Load_RNIM0SSQ9[17] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIJFMJ9A[18]  (
	.FCO(Count_cry[18]),
	.S(Count_s[18]),
	.Y(Load_RNIJFMJ9A_Y[18]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[18]),
	.D(Load_Z[18]),
	.A(VCC),
	.FCI(Count_cry[17])
);
defparam \Load_RNIJFMJ9A[18] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNII0HAOA[19]  (
	.FCO(Count_cry[19]),
	.S(Count_s[19]),
	.Y(Load_RNII0HAOA_Y[19]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[19]),
	.D(Load_Z[19]),
	.A(VCC),
	.FCI(Count_cry[18])
);
defparam \Load_RNII0HAOA[19] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI13D17B[20]  (
	.FCO(Count_cry[20]),
	.S(Count_s[20]),
	.Y(Load_RNI13D17B_Y[20]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[20]),
	.D(Load_Z[20]),
	.A(VCC),
	.FCI(Count_cry[19])
);
defparam \Load_RNI13D17B[20] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNII79OLB[21]  (
	.FCO(Count_cry[21]),
	.S(Count_s[21]),
	.Y(Load_RNII79OLB_Y[21]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[21]),
	.D(Load_Z[21]),
	.A(VCC),
	.FCI(Count_cry[20])
);
defparam \Load_RNII79OLB[21] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI5E5F4C[22]  (
	.FCO(Count_cry[22]),
	.S(Count_s[22]),
	.Y(Load_RNI5E5F4C_Y[22]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[22]),
	.D(Load_Z[22]),
	.A(VCC),
	.FCI(Count_cry[21])
);
defparam \Load_RNI5E5F4C[22] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIQM16JC[23]  (
	.FCO(Count_cry[23]),
	.S(Count_s[23]),
	.Y(Load_RNIQM16JC_Y[23]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[23]),
	.D(Load_Z[23]),
	.A(VCC),
	.FCI(Count_cry[22])
);
defparam \Load_RNIQM16JC[23] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIH1US1D[24]  (
	.FCO(Count_cry[24]),
	.S(Count_s[24]),
	.Y(Load_RNIH1US1D_Y[24]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[24]),
	.D(Load_Z[24]),
	.A(VCC),
	.FCI(Count_cry[23])
);
defparam \Load_RNIH1US1D[24] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNIAEQJGD[25]  (
	.FCO(Count_cry[25]),
	.S(Count_s[25]),
	.Y(Load_RNIAEQJGD_Y[25]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[25]),
	.D(Load_Z[25]),
	.A(VCC),
	.FCI(Count_cry[24])
);
defparam \Load_RNIAEQJGD[25] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI5TMAVD[26]  (
	.FCO(Count_cry[26]),
	.S(Count_s[26]),
	.Y(Load_RNI5TMAVD_Y[26]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[26]),
	.D(Load_Z[26]),
	.A(VCC),
	.FCI(Count_cry[25])
);
defparam \Load_RNI5TMAVD[26] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI2EJ1EE[27]  (
	.FCO(Count_cry[27]),
	.S(Count_s[27]),
	.Y(Load_RNI2EJ1EE_Y[27]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[27]),
	.D(Load_Z[27]),
	.A(VCC),
	.FCI(Count_cry[26])
);
defparam \Load_RNI2EJ1EE[27] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI11GOSE[28]  (
	.FCO(Count_cry[28]),
	.S(Count_s[28]),
	.Y(Load_RNI11GOSE_Y[28]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[28]),
	.D(Load_Z[28]),
	.A(VCC),
	.FCI(Count_cry[27])
);
defparam \Load_RNI11GOSE[28] .INIT=20'h61B00;
// @12:264
  ARI1 \Load_RNI2MCFBF[29]  (
	.FCO(Count_cry[29]),
	.S(Count_s[29]),
	.Y(Load_RNI2MCFBF_Y[29]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[29]),
	.D(Load_Z[29]),
	.A(VCC),
	.FCI(Count_cry[28])
);
defparam \Load_RNI2MCFBF[29] .INIT=20'h61B00;
// @12:264
  ARI1 \Count_RNO[31]  (
	.FCO(Count_RNO_FCO[31]),
	.S(Count_s[31]),
	.Y(Count_RNO_Y[31]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[31]),
	.D(Load_Z[31]),
	.A(VCC),
	.FCI(Count_cry[30])
);
defparam \Count_RNO[31] .INIT=20'h41B00;
// @12:264
  ARI1 \Load_RNIJSA6QF[30]  (
	.FCO(Count_cry[30]),
	.S(Count_s[30]),
	.Y(Load_RNIJSA6QF_Y[30]),
	.B(LoadEnReg_RNIEBN88_Y),
	.C(Count_Z[30]),
	.D(Load_Z[30]),
	.A(VCC),
	.FCI(Count_cry[29])
);
defparam \Load_RNIJSA6QF[30] .INIT=20'h61B00;
// @12:211
  ARI1 \PreScale_cry_cy[0]  (
	.FCO(PreScale_cry_cy),
	.S(PreScale_cry_cy_S[0]),
	.Y(PreScale_cry_cy_Y[0]),
	.B(CtrlEn_Z),
	.C(LoadEnReg_Z),
	.D(OneShotClr_1_Z),
	.A(VCC),
	.FCI(VCC)
);
defparam \PreScale_cry_cy[0] .INIT=20'h41300;
// @12:211
  ARI1 \PreScale_cry[0]  (
	.FCO(PreScale_cry_Z[0]),
	.S(PreScale_s[0]),
	.Y(PreScale_cry_Y[0]),
	.B(PreScale_Z[0]),
	.C(OneShotClr_1_Z),
	.D(LoadEnReg_Z),
	.A(CtrlEn_Z),
	.FCI(PreScale_cry_cy)
);
defparam \PreScale_cry[0] .INIT=20'h4020A;
// @12:211
  ARI1 \PreScale_cry[1]  (
	.FCO(PreScale_cry_Z[1]),
	.S(PreScale_s[1]),
	.Y(PreScale_cry_Y[1]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[0])
);
defparam \PreScale_cry[1] .INIT=20'h48800;
// @12:211
  ARI1 \PreScale_cry[2]  (
	.FCO(PreScale_cry_Z[2]),
	.S(PreScale_s[2]),
	.Y(PreScale_cry_Y[2]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[1])
);
defparam \PreScale_cry[2] .INIT=20'h48800;
// @12:211
  ARI1 \PreScale_cry[3]  (
	.FCO(PreScale_cry_Z[3]),
	.S(PreScale_s[3]),
	.Y(PreScale_cry_Y[3]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[2])
);
defparam \PreScale_cry[3] .INIT=20'h48800;
// @12:211
  ARI1 \PreScale_cry[4]  (
	.FCO(PreScale_cry_Z[4]),
	.S(PreScale_s[4]),
	.Y(PreScale_cry_Y[4]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[3])
);
defparam \PreScale_cry[4] .INIT=20'h48800;
// @12:211
  ARI1 \PreScale_cry[5]  (
	.FCO(PreScale_cry_Z[5]),
	.S(PreScale_s[5]),
	.Y(PreScale_cry_Y[5]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[4])
);
defparam \PreScale_cry[5] .INIT=20'h48800;
// @12:211
  ARI1 \PreScale_cry[6]  (
	.FCO(PreScale_cry_Z[6]),
	.S(PreScale_s[6]),
	.Y(PreScale_cry_Y[6]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[5])
);
defparam \PreScale_cry[6] .INIT=20'h48800;
// @12:211
  ARI1 \PreScale_cry[7]  (
	.FCO(PreScale_cry_Z[7]),
	.S(PreScale_s[7]),
	.Y(PreScale_cry_Y[7]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[6])
);
defparam \PreScale_cry[7] .INIT=20'h48800;
// @12:211
  ARI1 \PreScale_s[9]  (
	.FCO(PreScale_s_FCO[9]),
	.S(PreScale_s_Z[9]),
	.Y(PreScale_s_Y[9]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[8])
);
defparam \PreScale_s[9] .INIT=20'h48800;
// @12:211
  ARI1 \PreScale_cry[8]  (
	.FCO(PreScale_cry_Z[8]),
	.S(PreScale_s[8]),
	.Y(PreScale_cry_Y[8]),
	.B(PreScale_cry_cy_Y[0]),
	.C(PreScale_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[7])
);
defparam \PreScale_cry[8] .INIT=20'h48800;
// @12:226
  CFG4 \p_NextCountPulseComb.un1_NextCountPulse75  (
	.A(TimerPre_Z[0]),
	.B(TimerPre_Z[3]),
	.C(TimerPre_Z[1]),
	.D(TimerPre_Z[2]),
	.Y(un1_NextCountPulse75)
);
defparam \p_NextCountPulseComb.un1_NextCountPulse75 .INIT=16'h3337;
// @12:375
  CFG4 \PrdataNext_iv_0_1[0]  (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.C(CtrlReg_Z[1]),
	.D(RawTimInt_Z),
	.Y(PrdataNext_iv_0_1_Z[0])
);
defparam \PrdataNext_iv_0_1[0] .INIT=16'h6200;
// @12:242
  CFG4 \p_NextCountPulseComb.NextCountPulse75  (
	.A(TimerPre_Z[1]),
	.B(TimerPre_Z[2]),
	.C(TimerPre_Z[0]),
	.D(TimerPre_Z[3]),
	.Y(NextCountPulse75)
);
defparam \p_NextCountPulseComb.NextCountPulse75 .INIT=16'h0100;
// @12:375
  CFG3 \PrdataNext_iv_0[0]  (
	.A(PrdataNextEn),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(PrdataNext_iv_0_1_Z[0]),
	.Y(PrdataNext_iv_0_Z[0])
);
defparam \PrdataNext_iv_0[0] .INIT=8'h80;
// @12:238
  CFG2 NextCountPulse_0_sqmuxa_6_0 (
	.A(TimerPre_Z[0]),
	.B(PreScale_Z[6]),
	.Y(NextCountPulse_0_sqmuxa_6_0_Z)
);
defparam NextCountPulse_0_sqmuxa_6_0.INIT=4'h4;
// @35:777
  CFG2 un2_CountIsZero_13 (
	.A(Count_Z[10]),
	.B(Count_Z[11]),
	.Y(un2_CountIsZero_13_Z)
);
defparam un2_CountIsZero_13.INIT=4'h1;
// @12:312
  CFG2 TIMINT (
	.A(CtrlReg_Z[1]),
	.B(RawTimInt_Z),
	.Y(CoreTimer_C0_0_TIMINT)
);
defparam TIMINT.INIT=4'h8;
// @12:228
  CFG2 NextCountPulse_0_sqmuxa_1_2 (
	.A(TimerPre_Z[2]),
	.B(TimerPre_Z[1]),
	.Y(NextCountPulse_0_sqmuxa_i_2)
);
defparam NextCountPulse_0_sqmuxa_1_2.INIT=4'h1;
// @12:236
  CFG2 NextCountPulse_0_sqmuxa_5_3 (
	.A(PreScale_Z[4]),
	.B(PreScale_Z[5]),
	.Y(NextCountPulse_0_sqmuxa_5_i_3)
);
defparam NextCountPulse_0_sqmuxa_5_3.INIT=4'h8;
// @12:234
  CFG2 NextCountPulse_0_sqmuxa_4_4 (
	.A(TimerPre_Z[3]),
	.B(TimerPre_Z[1]),
	.Y(NextCountPulse_0_sqmuxa_4_i_4)
);
defparam NextCountPulse_0_sqmuxa_4_4.INIT=4'h1;
// @35:777
  CFG4 un2_CountIsZero_23 (
	.A(Count_Z[15]),
	.B(Count_Z[14]),
	.C(Count_Z[13]),
	.D(Count_Z[12]),
	.Y(un2_CountIsZero_23_Z)
);
defparam un2_CountIsZero_23.INIT=16'h0001;
// @35:777
  CFG4 un2_CountIsZero_21 (
	.A(Count_Z[7]),
	.B(Count_Z[6]),
	.C(Count_Z[5]),
	.D(Count_Z[4]),
	.Y(un2_CountIsZero_21_Z)
);
defparam un2_CountIsZero_21.INIT=16'h0001;
// @35:777
  CFG4 un2_CountIsZero_20 (
	.A(Count_Z[3]),
	.B(Count_Z[2]),
	.C(Count_Z[1]),
	.D(Count_Z[0]),
	.Y(un2_CountIsZero_20_Z)
);
defparam un2_CountIsZero_20.INIT=16'h0001;
// @35:777
  CFG4 un2_CountIsZero_19 (
	.A(Count_Z[27]),
	.B(Count_Z[26]),
	.C(Count_Z[25]),
	.D(Count_Z[24]),
	.Y(un2_CountIsZero_19_Z)
);
defparam un2_CountIsZero_19.INIT=16'h0001;
// @35:777
  CFG4 un2_CountIsZero_18 (
	.A(Count_Z[31]),
	.B(Count_Z[30]),
	.C(Count_Z[29]),
	.D(Count_Z[28]),
	.Y(un2_CountIsZero_18_Z)
);
defparam un2_CountIsZero_18.INIT=16'h0001;
// @35:777
  CFG4 un2_CountIsZero_17 (
	.A(Count_Z[23]),
	.B(Count_Z[22]),
	.C(Count_Z[21]),
	.D(Count_Z[20]),
	.Y(un2_CountIsZero_17_Z)
);
defparam un2_CountIsZero_17.INIT=16'h0001;
// @35:777
  CFG4 un2_CountIsZero_16 (
	.A(Count_Z[19]),
	.B(Count_Z[18]),
	.C(Count_Z[17]),
	.D(Count_Z[16]),
	.Y(un2_CountIsZero_16_Z)
);
defparam un2_CountIsZero_16.INIT=16'h0001;
// @12:230
  CFG4 NextCountPulse_0_sqmuxa_2_1 (
	.A(PreScale_Z[2]),
	.B(TimerPre_Z[2]),
	.C(TimerPre_Z[0]),
	.D(TimerPre_Z[3]),
	.Y(NextCountPulse_0_sqmuxa_2_1_Z)
);
defparam NextCountPulse_0_sqmuxa_2_1.INIT=16'h0002;
// @12:232
  CFG4 NextCountPulse_0_sqmuxa_3_4 (
	.A(PreScale_Z[3]),
	.B(PreScale_Z[2]),
	.C(PreScale_Z[1]),
	.D(PreScale_Z[0]),
	.Y(NextCountPulse_0_sqmuxa_3_i_4)
);
defparam NextCountPulse_0_sqmuxa_3_4.INIT=16'h8000;
// @12:373
  CFG4 DataOut_1_sqmuxa (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(PrdataNextEn),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(DataOut_1_sqmuxa_Z)
);
defparam DataOut_1_sqmuxa.INIT=16'h0020;
// @12:225
  CFG4 NextCountPulse_iv_3 (
	.A(NextCountPulse_0_sqmuxa_Z),
	.B(NextCountPulse_0_sqmuxa_1_Z),
	.C(NextCountPulse_0_sqmuxa_4_Z),
	.D(NextCountPulse_0_sqmuxa_2_Z),
	.Y(NextCountPulse_iv_3_Z)
);
defparam NextCountPulse_iv_3.INIT=16'hFFFE;
// @35:777
  CFG4 un2_CountIsZero_27 (
	.A(Count_Z[8]),
	.B(Count_Z[9]),
	.C(un2_CountIsZero_23_Z),
	.D(un2_CountIsZero_13_Z),
	.Y(un2_CountIsZero_27_Z)
);
defparam un2_CountIsZero_27.INIT=16'h1000;
// @12:230
  CFG3 NextCountPulse_0_sqmuxa_2 (
	.A(PreScale_Z[1]),
	.B(PreScale_Z[0]),
	.C(NextCountPulse_0_sqmuxa_2_1_Z),
	.Y(NextCountPulse_0_sqmuxa_2_Z)
);
defparam NextCountPulse_0_sqmuxa_2.INIT=8'h80;
// @12:228
  CFG4 NextCountPulse_0_sqmuxa_1 (
	.A(TimerPre_Z[3]),
	.B(NextCountPulse_0_sqmuxa_i_2),
	.C(PreScale_Z[1]),
	.D(PreScale_Z[0]),
	.Y(NextCountPulse_0_sqmuxa_1_Z)
);
defparam NextCountPulse_0_sqmuxa_1.INIT=16'h4000;
// @12:226
  CFG4 NextCountPulse_0_sqmuxa (
	.A(TimerPre_Z[3]),
	.B(NextCountPulse_0_sqmuxa_i_2),
	.C(PreScale_Z[0]),
	.D(TimerPre_Z[0]),
	.Y(NextCountPulse_0_sqmuxa_Z)
);
defparam NextCountPulse_0_sqmuxa.INIT=16'h0040;
// @12:234
  CFG4 NextCountPulse_0_sqmuxa_4 (
	.A(TimerPre_Z[0]),
	.B(PreScale_Z[4]),
	.C(NextCountPulse_0_sqmuxa_3_i_4),
	.D(NextCountPulse_0_sqmuxa_4_i_4),
	.Y(NextCountPulse_0_sqmuxa_4_Z)
);
defparam NextCountPulse_0_sqmuxa_4.INIT=16'h4000;
// @12:240
  CFG4 NextCountPulse_0_sqmuxa_7_3_0 (
	.A(PreScale_Z[7]),
	.B(PreScale_Z[6]),
	.C(NextCountPulse_0_sqmuxa_5_i_3),
	.D(NextCountPulse_0_sqmuxa_3_i_4),
	.Y(NextCountPulse_0_sqmuxa_7_i_3_0)
);
defparam NextCountPulse_0_sqmuxa_7_3_0.INIT=16'h8000;
// @12:236
  CFG3 NextCountPulse_0_sqmuxa_5 (
	.A(NextCountPulse_0_sqmuxa_5_i_3),
	.B(NextCountPulse_0_sqmuxa_3_i_4),
	.C(NextCountPulse_0_sqmuxa_4_i_4),
	.Y(NextCountPulse_0_sqmuxa_5_Z)
);
defparam NextCountPulse_0_sqmuxa_5.INIT=8'h80;
// @12:373
  CFG4 DataOut_0_sqmuxa (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(PrdataNextEn),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(DataOut_0_sqmuxa_Z)
);
defparam DataOut_0_sqmuxa.INIT=16'h0010;
// @12:373
  CFG4 DataOut_2_sqmuxa (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(PrdataNextEn),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(DataOut_2_sqmuxa_Z)
);
defparam DataOut_2_sqmuxa.INIT=16'h1000;
// @12:373
  CFG4 DataOut_3_sqmuxa (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(PrdataNextEn),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(DataOut_3_sqmuxa_Z)
);
defparam DataOut_3_sqmuxa.INIT=16'h2000;
// @12:232
  CFG3 NextCountPulse_0_sqmuxa_3 (
	.A(TimerPre_Z[3]),
	.B(NextCountPulse_0_sqmuxa_3_i_4),
	.C(TimerPre_Z[2]),
	.Y(NextCountPulse_0_sqmuxa_3_Z)
);
defparam NextCountPulse_0_sqmuxa_3.INIT=8'h04;
// @12:225
  CFG4 NextCountPulse_iv_5 (
	.A(NextCountPulse_0_sqmuxa_3_Z),
	.B(NextCountPulse_0_sqmuxa_5_Z),
	.C(NextCountPulse_iv_3_Z),
	.D(NextCountPulse_0_sqmuxa_6_Z),
	.Y(NextCountPulse_iv_5_Z)
);
defparam NextCountPulse_iv_5.INIT=16'hFFFE;
// @35:777
  CFG4 un2_CountIsZero_28 (
	.A(un2_CountIsZero_19_Z),
	.B(un2_CountIsZero_18_Z),
	.C(un2_CountIsZero_17_Z),
	.D(un2_CountIsZero_16_Z),
	.Y(un2_CountIsZero_28_Z)
);
defparam un2_CountIsZero_28.INIT=16'h8000;
// @12:225
  CFG4 \p_NextCountPulseComb.NextCountPulse59_m  (
	.A(un1_NextCountPulse75),
	.B(NextCountPulse_0_sqmuxa_7_i_3_0),
	.C(PreScale_Z[9]),
	.D(PreScale_Z[8]),
	.Y(NextCountPulse59_m)
);
defparam \p_NextCountPulseComb.NextCountPulse59_m .INIT=16'h4000;
// @12:242
  CFG3 NextCountPulse_0_sqmuxa_8 (
	.A(NextCountPulse75),
	.B(NextCountPulse_0_sqmuxa_7_i_3_0),
	.C(PreScale_Z[8]),
	.Y(NextCountPulse_0_sqmuxa_8_Z)
);
defparam NextCountPulse_0_sqmuxa_8.INIT=8'h80;
// @12:238
  CFG4 NextCountPulse_0_sqmuxa_6 (
	.A(TimerPre_Z[3]),
	.B(NextCountPulse_0_sqmuxa_6_0_Z),
	.C(NextCountPulse_0_sqmuxa_5_i_3),
	.D(NextCountPulse_0_sqmuxa_3_i_4),
	.Y(NextCountPulse_0_sqmuxa_6_Z)
);
defparam NextCountPulse_0_sqmuxa_6.INIT=16'h4000;
// @12:375
  CFG2 \PrdataNext_0_iv_RNO[2]  (
	.A(DataOut_0_sqmuxa_Z),
	.B(Load_Z[2]),
	.Y(Load_m[2])
);
defparam \PrdataNext_0_iv_RNO[2] .INIT=4'h8;
// @12:375
  CFG2 \PrdataNext_0_iv_RNO[1]  (
	.A(DataOut_0_sqmuxa_Z),
	.B(Load_Z[1]),
	.Y(Load_m[1])
);
defparam \PrdataNext_0_iv_RNO[1] .INIT=4'h8;
// @12:240
  CFG2 NextCountPulse_0_sqmuxa_7 (
	.A(NextCountPulse_0_sqmuxa_7_i_3_0),
	.B(TimerPre_Z[3]),
	.Y(NextCountPulse_0_sqmuxa_7_Z)
);
defparam NextCountPulse_0_sqmuxa_7.INIT=4'h2;
// @12:375
  CFG4 \PrdataNext_iv_1[0]  (
	.A(DataOut_2_sqmuxa_Z),
	.B(DataOut_3_sqmuxa_Z),
	.C(CtrlReg_Z[0]),
	.D(TimerPre_Z[0]),
	.Y(PrdataNext_iv_1_Z[0])
);
defparam \PrdataNext_iv_1[0] .INIT=16'hECA0;
// @12:375
  CFG4 \PrdataNext_0_iv_0[1]  (
	.A(DataOut_2_sqmuxa_Z),
	.B(DataOut_3_sqmuxa_Z),
	.C(CtrlReg_Z[1]),
	.D(TimerPre_Z[1]),
	.Y(PrdataNext_0_iv_0_Z[1])
);
defparam \PrdataNext_0_iv_0[1] .INIT=16'hECA0;
// @12:375
  CFG4 \PrdataNext_0_iv_0[3]  (
	.A(TimerPre_Z[3]),
	.B(Load_Z[3]),
	.C(DataOut_0_sqmuxa_Z),
	.D(DataOut_3_sqmuxa_Z),
	.Y(PrdataNext_0_iv_0_Z[3])
);
defparam \PrdataNext_0_iv_0[3] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv_0[2]  (
	.A(DataOut_2_sqmuxa_Z),
	.B(DataOut_3_sqmuxa_Z),
	.C(CtrlReg_Z[2]),
	.D(TimerPre_Z[2]),
	.Y(PrdataNext_0_iv_0_Z[2])
);
defparam \PrdataNext_0_iv_0[2] .INIT=16'hECA0;
// @35:777
  CFG4 un2_CountIsZero (
	.A(un2_CountIsZero_20_Z),
	.B(un2_CountIsZero_21_Z),
	.C(un2_CountIsZero_28_Z),
	.D(un2_CountIsZero_27_Z),
	.Y(un2_CountIsZero_Z)
);
defparam un2_CountIsZero.INIT=16'h8000;
// @12:375
  CFG4 \PrdataNext_0_iv[7]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[7]),
	.D(Count_Z[7]),
	.Y(PrdataNext[7])
);
defparam \PrdataNext_0_iv[7] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[22]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[22]),
	.D(Count_Z[22]),
	.Y(PrdataNext[22])
);
defparam \PrdataNext_0_iv[22] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[27]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[27]),
	.D(Count_Z[27]),
	.Y(PrdataNext[27])
);
defparam \PrdataNext_0_iv[27] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[30]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[30]),
	.D(Count_Z[30]),
	.Y(PrdataNext[30])
);
defparam \PrdataNext_0_iv[30] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[4]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[4]),
	.D(Count_Z[4]),
	.Y(PrdataNext[4])
);
defparam \PrdataNext_0_iv[4] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[6]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[6]),
	.D(Count_Z[6]),
	.Y(PrdataNext[6])
);
defparam \PrdataNext_0_iv[6] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[10]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[10]),
	.D(Count_Z[10]),
	.Y(PrdataNext[10])
);
defparam \PrdataNext_0_iv[10] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[14]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[14]),
	.D(Count_Z[14]),
	.Y(PrdataNext[14])
);
defparam \PrdataNext_0_iv[14] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[13]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[13]),
	.D(Count_Z[13]),
	.Y(PrdataNext[13])
);
defparam \PrdataNext_0_iv[13] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[15]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[15]),
	.D(Count_Z[15]),
	.Y(PrdataNext[15])
);
defparam \PrdataNext_0_iv[15] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[17]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[17]),
	.D(Count_Z[17]),
	.Y(PrdataNext[17])
);
defparam \PrdataNext_0_iv[17] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[18]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[18]),
	.D(Count_Z[18]),
	.Y(PrdataNext[18])
);
defparam \PrdataNext_0_iv[18] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[19]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[19]),
	.D(Count_Z[19]),
	.Y(PrdataNext[19])
);
defparam \PrdataNext_0_iv[19] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[20]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[20]),
	.D(Count_Z[20]),
	.Y(PrdataNext[20])
);
defparam \PrdataNext_0_iv[20] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[23]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[23]),
	.D(Count_Z[23]),
	.Y(PrdataNext[23])
);
defparam \PrdataNext_0_iv[23] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[24]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[24]),
	.D(Count_Z[24]),
	.Y(PrdataNext[24])
);
defparam \PrdataNext_0_iv[24] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[25]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[25]),
	.D(Count_Z[25]),
	.Y(PrdataNext[25])
);
defparam \PrdataNext_0_iv[25] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[28]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[28]),
	.D(Count_Z[28]),
	.Y(PrdataNext[28])
);
defparam \PrdataNext_0_iv[28] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[12]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[12]),
	.D(Count_Z[12]),
	.Y(PrdataNext[12])
);
defparam \PrdataNext_0_iv[12] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[16]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[16]),
	.D(Count_Z[16]),
	.Y(PrdataNext[16])
);
defparam \PrdataNext_0_iv[16] .INIT=16'hEAC0;
// @12:143
  CFG3 un4_CtrlEn (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.Y(un4_CtrlEn_Z)
);
defparam un4_CtrlEn.INIT=8'h08;
// @12:373
  CFG3 PrdataNextEn_0_a2 (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.Y(PrdataNextEn)
);
defparam PrdataNextEn_0_a2.INIT=8'h02;
// @12:375
  CFG4 \PrdataNext_0_iv[8]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[8]),
	.D(Count_Z[8]),
	.Y(PrdataNext[8])
);
defparam \PrdataNext_0_iv[8] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[11]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[11]),
	.D(Count_Z[11]),
	.Y(PrdataNext[11])
);
defparam \PrdataNext_0_iv[11] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[9]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[9]),
	.D(Count_Z[9]),
	.Y(PrdataNext[9])
);
defparam \PrdataNext_0_iv[9] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[31]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[31]),
	.D(Count_Z[31]),
	.Y(PrdataNext[31])
);
defparam \PrdataNext_0_iv[31] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[29]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[29]),
	.D(Count_Z[29]),
	.Y(PrdataNext[29])
);
defparam \PrdataNext_0_iv[29] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[26]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[26]),
	.D(Count_Z[26]),
	.Y(PrdataNext[26])
);
defparam \PrdataNext_0_iv[26] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[21]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[21]),
	.D(Count_Z[21]),
	.Y(PrdataNext[21])
);
defparam \PrdataNext_0_iv[21] .INIT=16'hEAC0;
// @12:375
  CFG4 \PrdataNext_0_iv[5]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[5]),
	.D(Count_Z[5]),
	.Y(PrdataNext[5])
);
defparam \PrdataNext_0_iv[5] .INIT=16'hEAC0;
// @12:375
  CFG3 \PrdataNext_iv_2[0]  (
	.A(PrdataNext_iv_0_Z[0]),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[0]),
	.Y(PrdataNext_iv_2_Z[0])
);
defparam \PrdataNext_iv_2[0] .INIT=8'hEA;
// @12:163
  CFG3 OneShotClr_1 (
	.A(un2_CountIsZero_Z),
	.B(CtrlReg_Z[2]),
	.C(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[2]),
	.Y(OneShotClr_1_Z)
);
defparam OneShotClr_1.INIT=8'h08;
// @12:375
  CFG3 \PrdataNext_0_iv[3]  (
	.A(Count_Z[3]),
	.B(DataOut_1_sqmuxa_Z),
	.C(PrdataNext_0_iv_0_Z[3]),
	.Y(PrdataNext[3])
);
defparam \PrdataNext_0_iv[3] .INIT=8'hF8;
// @12:321
  CFG4 IntClrEn (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(un4_CtrlEn_Z),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(IntClrEn_Z)
);
defparam IntClrEn.INIT=16'h0040;
// @12:225
  CFG4 NextCountPulse_iv (
	.A(NextCountPulse_iv_5_Z),
	.B(NextCountPulse_0_sqmuxa_7_Z),
	.C(NextCountPulse59_m),
	.D(NextCountPulse_0_sqmuxa_8_Z),
	.Y(NextCountPulse_iv_Z)
);
defparam NextCountPulse_iv.INIT=16'hFFFE;
// @12:187
  CFG4 LoadEn (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(un4_CtrlEn_Z),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(LoadEn_Z)
);
defparam LoadEn.INIT=16'h0010;
// @12:143
  CFG4 CtrlEn (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(un4_CtrlEn_Z),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(CtrlEn_Z)
);
defparam CtrlEn.INIT=16'h1000;
// @12:170
  CFG4 PrescaleEn (
	.A(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[2]),
	.B(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4]),
	.C(un4_CtrlEn_Z),
	.D(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[3]),
	.Y(PrescaleEn_Z)
);
defparam PrescaleEn.INIT=16'h2000;
// @12:375
  CFG4 \PrdataNext_0_iv[2]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(Load_m[2]),
	.C(Count_Z[2]),
	.D(PrdataNext_0_iv_0_Z[2]),
	.Y(PrdataNext[2])
);
defparam \PrdataNext_0_iv[2] .INIT=16'hFFEC;
// @12:375
  CFG4 \PrdataNext_0_iv[1]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(Load_m[1]),
	.C(Count_Z[1]),
	.D(PrdataNext_0_iv_0_Z[1]),
	.Y(PrdataNext[1])
);
defparam \PrdataNext_0_iv[1] .INIT=16'hFFEC;
  CFG4 CountPulse_RNIBEE97 (
	.A(CountPulse_Z),
	.B(CtrlReg_Z[0]),
	.C(CtrlReg_Z[2]),
	.D(un2_CountIsZero_Z),
	.Y(Countlde_0)
);
defparam CountPulse_RNIBEE97.INIT=16'h0888;
// @12:375
  CFG4 \PrdataNext_iv[0]  (
	.A(Count_Z[0]),
	.B(PrdataNext_iv_1_Z[0]),
	.C(DataOut_1_sqmuxa_Z),
	.D(PrdataNext_iv_2_Z[0]),
	.Y(PrdataNext[0])
);
defparam \PrdataNext_iv[0] .INIT=16'hFFEC;
// @12:299
  CFG4 NxtRawTimInt (
	.A(CountIsZeroReg_Z),
	.B(IntClr_Z),
	.C(un2_CountIsZero_Z),
	.D(RawTimInt_Z),
	.Y(NxtRawTimInt_Z)
);
defparam NxtRawTimInt.INIT=16'h3310;
  CFG4 OneShotClr_1_RNIBVT4P (
	.A(LoadEnReg_Z),
	.B(Countlde_0),
	.C(OneShotClr_1_Z),
	.D(CtrlEn_Z),
	.Y(Counte)
);
defparam OneShotClr_1_RNIBVT4P.INIT=16'hFEEE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreTimer_32s_1s_19s_0s */

module CoreTimer_C0 (
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR,
  dff,
  PF_CCC_C0_0_OUT0_FABCLK_0_1,
  CoreTimer_C0_0_TIMINT,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE,
  MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE
)
;
input [31:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA ;
output [31:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA ;
input [4:2] MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR ;
input dff ;
input PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
output CoreTimer_C0_0_TIMINT ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
input MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire dff ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire CoreTimer_C0_0_TIMINT ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire GND ;
wire VCC ;
  CoreTimer_32s_1s_19s_0s CoreTimer_C0_0 (
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4:2]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[31:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[31:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx),
	.CoreTimer_C0_0_TIMINT(CoreTimer_C0_0_TIMINT),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.dff(dff)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreTimer_C0 */

module BaseDesign (
  INT_2,
  REF_CLK,
  RX,
  TCK,
  TDI,
  TMS,
  TRSTB,
  USER_RST,
  LED_1,
  LED_2,
  LED_3,
  LED_4,
  TDO,
  TX
)
;
input INT_2 ;
input REF_CLK ;
input RX ;
input TCK ;
input TDI ;
input TMS ;
input TRSTB ;
input USER_RST ;
output LED_1 ;
output LED_2 ;
output LED_3 ;
output LED_4 ;
output TDO ;
output TX ;
wire INT_2 ;
wire REF_CLK ;
wire RX ;
wire TCK ;
wire TDI ;
wire TMS ;
wire TRSTB ;
wire USER_RST ;
wire LED_1 ;
wire LED_2 ;
wire LED_3 ;
wire LED_4 ;
wire TDO ;
wire TX ;
wire [31:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA;
wire [31:0] MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR;
wire [4:2] MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR;
wire [31:0] MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA;
wire [31:0] MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA;
wire [5:4] GPIO_OUT_net_0;
wire [31:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA;
wire [31:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR;
wire [3:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HPROT;
wire [1:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE;
wire [1:1] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS;
wire [31:0] MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA;
wire [63:0] TIME_COUNT_OUT;
wire [19:0] PF_DPSRAM_C0_0_A_DOUT;
wire [2:0] AHB_HBURST;
wire [2:2] AHB_HSIZE;
wire [0:0] AHB_HTRANS;
wire [34:34] CoreJTAGDebug_TRSTN_C0_0_CoreJTAGDebug_TRSTN_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel;
wire [9:0] sram_test_module_0_addr_portA;
wire CLKBUF_0_Y ;
wire MIV_RV32_CFG1_C0_0_JTAG_TDO ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0 ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0 ;
wire CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0 ;
wire PF_CCC_C0_0_OUT0_FABCLK_0_1 ;
wire PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire CoreTimer_C0_0_TIMINT ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE ;
wire sram_test_module_0_error_latch ;
wire sram_test_module_0_done_irq ;
wire MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR ;
wire MIV_ESS_C0_0_PLIC_IRQ ;
wire MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HMASTLOCK ;
wire MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE ;
wire EXT_RESETN ;
wire JTAG_TDO_DR ;
wire GND ;
wire VCC ;
wire AHB_HSEL ;
wire CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff ;
wire INT_2_c ;
wire RX_c ;
wire USER_RST_c ;
wire LED_1_c ;
wire LED_2_c ;
wire LED_3_c ;
wire LED_4_c ;
wire TX_c ;
wire MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx ;
wire PF_SRAM_AHB_C0_0_COREAHBLSRAM_PF_0_genblk1_genblk1_U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram_newreadtrans_i_0 ;
wire N_974 ;
wire N_975 ;
wire N_976 ;
// @57:198
  CLKBUF CLKBUF_0 (
	.Y(CLKBUF_0_Y),
	.PAD(REF_CLK)
);
// @57:31
  INBUF INT_2_ibuf (
	.Y(INT_2_c),
	.PAD(INT_2)
);
// @57:33
  INBUF RX_ibuf (
	.Y(RX_c),
	.PAD(RX)
);
// @57:38
  INBUF USER_RST_ibuf (
	.Y(USER_RST_c),
	.PAD(USER_RST)
);
// @57:42
  OUTBUF LED_1_obuf (
	.PAD(LED_1),
	.D(LED_1_c)
);
// @57:43
  OUTBUF LED_2_obuf (
	.PAD(LED_2),
	.D(LED_2_c)
);
// @57:44
  OUTBUF LED_3_obuf (
	.PAD(LED_3),
	.D(LED_3_c)
);
// @57:45
  OUTBUF LED_4_obuf (
	.PAD(LED_4),
	.D(LED_4_c)
);
// @57:47
  OUTBUF TX_obuf (
	.PAD(TX),
	.D(TX_c)
);
// @57:286
  MIV_RV32_CFG1_C0 MIV_RV32_CFG1_C0_0 (
	.AHB_HRDATA(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[31:0]),
	.AHB_HREADY(PF_SRAM_AHB_C0_0_COREAHBLSRAM_PF_0_genblk1_genblk1_U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram_newreadtrans_i_0),
	.AHB_HRESP(GND),
	.APB_PRDATA(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[31:0]),
	.APB_PREADY(VCC),
	.APB_PSLVERR(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.EXT_IRQ(MIV_ESS_C0_0_PLIC_IRQ),
	.JTAG_TCK(CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0),
	.JTAG_TDI(CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0),
	.JTAG_TMS(CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0),
	.JTAG_TRSTN(CoreJTAGDebug_TRSTN_C0_0_CoreJTAGDebug_TRSTN_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34]),
	.MSYS_EI(CoreTimer_C0_0_TIMINT),
	.RESETN(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.AHB_HADDR(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[31:0]),
	.AHB_HBURST(AHB_HBURST[2:0]),
	.AHB_HMASTLOCK(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HMASTLOCK),
	.AHB_HPROT(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HPROT[3:0]),
	.AHB_HSEL(AHB_HSEL),
	.AHB_HSIZE({AHB_HSIZE[2], MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE[1:0]}),
	.AHB_HTRANS({MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS[1], AHB_HTRANS[0]}),
	.AHB_HWDATA(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:0]),
	.AHB_HWRITE(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.APB_PADDR({MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[31:5], MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4:2], MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[1:0]}),
	.APB_PENABLE(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.APB_PSEL(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.APB_PWDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[31:0]),
	.APB_PWRITE(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.EXT_RESETN(EXT_RESETN),
	.JTAG_TDO(MIV_RV32_CFG1_C0_0_JTAG_TDO),
	.JTAG_TDO_DR(JTAG_TDO_DR),
	.TIME_COUNT_OUT(TIME_COUNT_OUT[63:0]),
	.dff_arst(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.delay_sel_arst34(CoreJTAGDebug_TRSTN_C0_0_CoreJTAGDebug_TRSTN_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34])
);
// @57:222
  CORERESET_PF_C0 CORERESET_PF_C0_0 (
	.dff(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.USER_RST_c(USER_RST_c),
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0)
);
// @57:254
  MIV_ESS_C0 MIV_ESS_C0_0 (
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PRDATA[31:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[31:0]),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR({MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[27:5], N_976, N_975, N_974, MIV_RV32_CFG1_C0_0_APB_INITIATOR_PADDR[1:0]}),
	.GPIO_OUT_net_0(GPIO_OUT_net_0[5:4]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[7:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4:2]),
	.dff(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.MIV_ESS_C0_0_PLIC_IRQ(MIV_ESS_C0_0_PLIC_IRQ),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSLVERR),
	.MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx(MIV_RV32_CFG1_C0_0_APB_INITIATOR_PSELx),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.RX_c(RX_c),
	.TX_c(TX_c),
	.LED_1_c(LED_1_c),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.LED_2_c(LED_2_c),
	.LED_3_c(LED_3_c),
	.LED_4_c(LED_4_c),
	.sram_test_module_0_error_latch(sram_test_module_0_error_latch),
	.INT_2_c(INT_2_c),
	.sram_test_module_0_done_irq(sram_test_module_0_done_irq)
);
// @57:324
  PF_CCC_C0 PF_CCC_C0_0 (
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.CLKBUF_0_Y(CLKBUF_0_Y)
);
// @57:333
  PF_DPSRAM_C0 PF_DPSRAM_C0_0 (
	.sram_test_module_0_addr_portA(sram_test_module_0_addr_portA[9:0]),
	.PF_DPSRAM_C0_0_A_DOUT(PF_DPSRAM_C0_0_A_DOUT[19:0]),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1)
);
// @57:348
  PF_INIT_MONITOR_C0 PF_INIT_MONITOR_C0_0 (
	.PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE)
);
// @57:366
  PF_SRAM_AHB_C0 PF_SRAM_AHB_C0_0 (
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWDATA[31:0]),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[31:0]),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS_0(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HTRANS[1]),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HADDR[16:0]),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HSIZE[1:0]),
	.MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE(MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HWRITE),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.dff(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.newreadtrans_i_0(PF_SRAM_AHB_C0_0_COREAHBLSRAM_PF_0_genblk1_genblk1_U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram_newreadtrans_i_0)
);
// @57:385
  sram_test_module sram_test_module_0 (
	.GPIO_OUT_net_0(GPIO_OUT_net_0[5:4]),
	.PF_DPSRAM_C0_0_A_DOUT(PF_DPSRAM_C0_0_A_DOUT[19:0]),
	.sram_test_module_0_addr_portA(sram_test_module_0_addr_portA[9:0]),
	.sram_test_module_0_done_irq(sram_test_module_0_done_irq),
	.sram_test_module_0_error_latch(sram_test_module_0_error_latch),
	.dff(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1)
);
  CoreJTAGDebug_TRSTN_C0 CoreJTAGDebug_TRSTN_C0_0 (
	.delay_sel_0(CoreJTAGDebug_TRSTN_C0_0_CoreJTAGDebug_TRSTN_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34]),
	.CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0(CoreJTAGDebug_TRSTN_C0_0_TGT_TCK_0),
	.TRSTB(TRSTB),
	.TDO(TDO),
	.TDI(TDI),
	.TMS(TMS),
	.TCK(TCK),
	.CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0(CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0),
	.CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0(CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0),
	.MIV_RV32_CFG1_C0_0_JTAG_TDO(MIV_RV32_CFG1_C0_0_JTAG_TDO)
);
  CoreTimer_C0 CoreTimer_C0_0 (
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PWDATA[31:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA(MIV_ESS_C0_0_APB_3_mTARGET_1_PRDATA[31:0]),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR(MIV_ESS_C0_0_APB_3_mTARGET_1_PADDR[4:2]),
	.dff(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.PF_CCC_C0_0_OUT0_FABCLK_0_1(PF_CCC_C0_0_OUT0_FABCLK_0_1),
	.CoreTimer_C0_0_TIMINT(CoreTimer_C0_0_TIMINT),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx(MIV_ESS_C0_0_APB_3_mTARGET_1_PSELx),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE(MIV_ESS_C0_0_APB_3_mTARGET_1_PWRITE),
	.MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE(MIV_ESS_C0_0_APB_3_mTARGET_1_PENABLE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* BaseDesign */

