<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1021" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1021{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1021{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1021{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1021{left:70px;bottom:1084px;}
#t5_1021{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t6_1021{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t7_1021{left:70px;bottom:1045px;}
#t8_1021{left:96px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t9_1021{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#ta_1021{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_1021{left:96px;bottom:998px;letter-spacing:-0.13px;}
#tc_1021{left:70px;bottom:971px;}
#td_1021{left:96px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#te_1021{left:96px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tf_1021{left:96px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_1021{left:96px;bottom:917px;}
#th_1021{left:122px;bottom:917px;letter-spacing:-0.09px;word-spacing:-0.63px;}
#ti_1021{left:160px;bottom:917px;}
#tj_1021{left:173px;bottom:917px;letter-spacing:-0.13px;word-spacing:-0.61px;}
#tk_1021{left:373px;bottom:917px;}
#tl_1021{left:386px;bottom:917px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#tm_1021{left:122px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_1021{left:122px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#to_1021{left:122px;bottom:866px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tp_1021{left:96px;bottom:842px;}
#tq_1021{left:122px;bottom:842px;letter-spacing:-0.11px;word-spacing:-0.61px;}
#tr_1021{left:160px;bottom:842px;}
#ts_1021{left:173px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tt_1021{left:361px;bottom:842px;}
#tu_1021{left:373px;bottom:842px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#tv_1021{left:122px;bottom:825px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_1021{left:122px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_1021{left:122px;bottom:791px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#ty_1021{left:122px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_1021{left:122px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_1021{left:96px;bottom:735px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t11_1021{left:70px;bottom:708px;}
#t12_1021{left:96px;bottom:712px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#t13_1021{left:136px;bottom:712px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t14_1021{left:96px;bottom:695px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t15_1021{left:793px;bottom:695px;}
#t16_1021{left:802px;bottom:695px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t17_1021{left:96px;bottom:678px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t18_1021{left:96px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_1021{left:96px;bottom:645px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1a_1021{left:96px;bottom:628px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_1021{left:70px;bottom:601px;}
#t1c_1021{left:96px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1d_1021{left:96px;bottom:588px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1e_1021{left:70px;bottom:562px;}
#t1f_1021{left:96px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1g_1021{left:96px;bottom:548px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_1021{left:70px;bottom:522px;}
#t1i_1021{left:96px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1j_1021{left:96px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_1021{left:96px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_1021{left:70px;bottom:465px;}
#t1m_1021{left:96px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t1n_1021{left:96px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_1021{left:96px;bottom:428px;}
#t1p_1021{left:122px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1q_1021{left:122px;bottom:411px;letter-spacing:-0.14px;word-spacing:-1.39px;}
#t1r_1021{left:122px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_1021{left:96px;bottom:370px;}
#t1t_1021{left:122px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_1021{left:122px;bottom:353px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1v_1021{left:96px;bottom:328px;}
#t1w_1021{left:122px;bottom:328px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1x_1021{left:122px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1y_1021{left:96px;bottom:287px;}
#t1z_1021{left:122px;bottom:287px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t20_1021{left:70px;bottom:237px;letter-spacing:-0.1px;}
#t21_1021{left:156px;bottom:237px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t22_1021{left:70px;bottom:213px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t23_1021{left:365px;bottom:213px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t24_1021{left:70px;bottom:196px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t25_1021{left:70px;bottom:172px;letter-spacing:-0.19px;word-spacing:-0.38px;}
#t26_1021{left:70px;bottom:145px;}
#t27_1021{left:96px;bottom:149px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#t28_1021{left:96px;bottom:132px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t29_1021{left:96px;bottom:115px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_1021{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1021{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1021{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1021{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1021{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s6_1021{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1021" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1021Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1021" style="-webkit-user-select: none;"><object width="935" height="1210" data="1021/1021.svg" type="image/svg+xml" id="pdf1021" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1021" class="t s1_1021">Vol. 3C </span><span id="t2_1021" class="t s1_1021">27-21 </span>
<span id="t3_1021" class="t s2_1021">VM ENTRIES </span>
<span id="t4_1021" class="t s3_1021">• </span><span id="t5_1021" class="t s4_1021">DR6, DR7, and the IA32_DEBUGCTL MSR are not modified by event injection, even if the event has vector 1 </span>
<span id="t6_1021" class="t s4_1021">(normal deliveries of debug exceptions, which have vector 1, do update these registers). </span>
<span id="t7_1021" class="t s3_1021">• </span><span id="t8_1021" class="t s4_1021">If VM entry is injecting a software interrupt and the guest will be in virtual-8086 mode (RFLAGS.VM = 1), no </span>
<span id="t9_1021" class="t s4_1021">general-protection exception can occur due to RFLAGS.IOPL &lt; 3. A VM monitor should check RFLAGS.IOPL </span>
<span id="ta_1021" class="t s4_1021">before injecting such an event and, if desired, inject a general-protection exception instead of a software </span>
<span id="tb_1021" class="t s4_1021">interrupt. </span>
<span id="tc_1021" class="t s3_1021">• </span><span id="td_1021" class="t s4_1021">If VM entry is injecting a software interrupt and the guest will be in virtual-8086 mode with virtual-8086 mode </span>
<span id="te_1021" class="t s4_1021">extensions (RFLAGS.VM = CR4.VME = 1), event delivery is subject to VME-based interrupt redirection based </span>
<span id="tf_1021" class="t s4_1021">on the software interrupt redirection bitmap in the task-state segment (TSS) as follows: </span>
<span id="tg_1021" class="t s4_1021">— </span><span id="th_1021" class="t s4_1021">If bit </span><span id="ti_1021" class="t s5_1021">n </span><span id="tj_1021" class="t s4_1021">in the bitmap is clear (where </span><span id="tk_1021" class="t s5_1021">n </span><span id="tl_1021" class="t s4_1021">is the number of the software interrupt), the interrupt is directed to </span>
<span id="tm_1021" class="t s4_1021">an 8086 program interrupt handler: the processor uses a 16-bit interrupt-vector table (IVT) located at </span>
<span id="tn_1021" class="t s4_1021">linear address zero. If the value of RFLAGS.IOPL is less than 3, the following modifications are made to the </span>
<span id="to_1021" class="t s4_1021">value of RFLAGS that is pushed on the stack: IOPL is set to 3, and IF is set to the value of VIF. </span>
<span id="tp_1021" class="t s4_1021">— </span><span id="tq_1021" class="t s4_1021">If bit </span><span id="tr_1021" class="t s5_1021">n </span><span id="ts_1021" class="t s4_1021">in the bitmap is set (where </span><span id="tt_1021" class="t s5_1021">n </span><span id="tu_1021" class="t s4_1021">is the number of the software interrupt), the interrupt is directed to a </span>
<span id="tv_1021" class="t s4_1021">protected-mode interrupt handler. (In other words, the injection is treated as described in the next item.) </span>
<span id="tw_1021" class="t s4_1021">In this case, the software interrupt does not invoke such a handler if RFLAGS.IOPL &lt; 3 (a general- </span>
<span id="tx_1021" class="t s4_1021">protection exception occurs instead). However, as noted above, RFLAGS.IOPL cannot cause an injected </span>
<span id="ty_1021" class="t s4_1021">software interrupt to cause such a exception. Thus, in this case, the injection invokes a protected-mode </span>
<span id="tz_1021" class="t s4_1021">interrupt handler independent of the value of RFLAGS.IOPL. </span>
<span id="t10_1021" class="t s4_1021">Injection of events of other types are not subject to this redirection. </span>
<span id="t11_1021" class="t s3_1021">• </span><span id="t12_1021" class="t s4_1021">If VM </span><span id="t13_1021" class="t s4_1021">entry is injecting a software interrupt (not redirected as described above) or software exception, privilege </span>
<span id="t14_1021" class="t s4_1021">checking is performed on the IDT descriptor being accessed as would be the case for executions of INT </span><span id="t15_1021" class="t s5_1021">n</span><span id="t16_1021" class="t s4_1021">, INT3, </span>
<span id="t17_1021" class="t s4_1021">or INTO (the descriptor’s DPL cannot be less than CPL). There is no checking of RFLAGS.IOPL, even if the guest </span>
<span id="t18_1021" class="t s4_1021">will be in virtual-8086 mode. Failure of this check may lead to a nested exception. Injection of an event with </span>
<span id="t19_1021" class="t s4_1021">interruption type external interrupt, NMI, hardware exception, and privileged software exception, or with inter- </span>
<span id="t1a_1021" class="t s4_1021">ruption type software interrupt and being redirected as described above, do not perform these checks. </span>
<span id="t1b_1021" class="t s3_1021">• </span><span id="t1c_1021" class="t s4_1021">If VM entry is injecting a non-maskable interrupt (NMI) and the “virtual NMIs” VM-execution control is 1, </span>
<span id="t1d_1021" class="t s4_1021">virtual-NMI blocking is in effect after VM entry. </span>
<span id="t1e_1021" class="t s3_1021">• </span><span id="t1f_1021" class="t s4_1021">The transition causes a last-branch record to be logged if the LBR bit is set in the IA32_DEBUGCTL MSR. This is </span>
<span id="t1g_1021" class="t s4_1021">true even for events such as debug exceptions, which normally clear the LBR bit before delivery. </span>
<span id="t1h_1021" class="t s3_1021">• </span><span id="t1i_1021" class="t s4_1021">The last-exception record MSRs (LERs) may be updated based on the setting of the LBR bit in the </span>
<span id="t1j_1021" class="t s4_1021">IA32_DEBUGCTL MSR. Events such as debug exceptions, which normally clear the LBR bit before they are </span>
<span id="t1k_1021" class="t s4_1021">delivered, and therefore do not normally update the LERs, may do so as part of VM-entry event injection. </span>
<span id="t1l_1021" class="t s3_1021">• </span><span id="t1m_1021" class="t s4_1021">If injection of an event encounters a nested exception, the value of the EXT bit (bit 0) in any error code for that </span>
<span id="t1n_1021" class="t s4_1021">nested exception is determined as follows: </span>
<span id="t1o_1021" class="t s4_1021">— </span><span id="t1p_1021" class="t s4_1021">If event being injected has interruption type external interrupt, NMI, hardware exception, or privileged </span>
<span id="t1q_1021" class="t s4_1021">software exception and encounters a nested exception (but does not produce a double fault), the error code </span>
<span id="t1r_1021" class="t s4_1021">for that exception sets the EXT bit. </span>
<span id="t1s_1021" class="t s4_1021">— </span><span id="t1t_1021" class="t s4_1021">If event being injected is a software interrupt or a software exception and encounters a nested exception, </span>
<span id="t1u_1021" class="t s4_1021">the error code for that exception clears the EXT bit. </span>
<span id="t1v_1021" class="t s4_1021">— </span><span id="t1w_1021" class="t s4_1021">If event delivery encounters a nested exception and delivery of that exception encounters another </span>
<span id="t1x_1021" class="t s4_1021">exception (but does not produce a double fault), the error code for that exception sets the EXT bit. </span>
<span id="t1y_1021" class="t s4_1021">— </span><span id="t1z_1021" class="t s4_1021">If a double fault is produced, the error code for the double fault is 0000H (the EXT bit is clear). </span>
<span id="t20_1021" class="t s6_1021">27.6.1.2 </span><span id="t21_1021" class="t s6_1021">VM Exits During Event Injection </span>
<span id="t22_1021" class="t s4_1021">An event being injected never causes a VM </span><span id="t23_1021" class="t s4_1021">exit directly regardless of the settings of the VM-execution controls. For </span>
<span id="t24_1021" class="t s4_1021">example, setting the “NMI exiting” VM-execution control to 1 does not cause a VM exit due to injection of an NMI. </span>
<span id="t25_1021" class="t s4_1021">However, the event-delivery process may lead to a VM exit: </span>
<span id="t26_1021" class="t s3_1021">• </span><span id="t27_1021" class="t s4_1021">If the vector in the VM-entry interruption-information field identifies a task gate in the IDT, the attempted task </span>
<span id="t28_1021" class="t s4_1021">switch may cause a VM exit just as it would had the injected event occurred during normal execution in VMX </span>
<span id="t29_1021" class="t s4_1021">non-root operation (see Section 26.4.2). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
