# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../docs/Test Bench  Progetto/cartella_1/tb_re_encode.vhd" \

# Do not sort compile order
nosort
