
*** Running vivado
    with args -log top_pin_ctrl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_pin_ctrl_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_pin_ctrl_0_0.tcl -notrace
Command: synth_design -top top_pin_ctrl_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 403.551 ; gain = 100.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_pin_ctrl_0_0' [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ip/top_pin_ctrl_0_0/synth/top_pin_ctrl_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pin_ctrl_v1_0' [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ipshared/022e/hdl/pin_ctrl_v1_0.v:4]
	Parameter START_FREQ_STEP bound to: 1000 - type: integer 
	Parameter START_PINS_STATUS bound to: 1048575 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pin_ctrl_v1_0_S00_AXI' [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ipshared/022e/hdl/pin_ctrl_v1_0_S00_AXI.v:4]
	Parameter START_FREQ_STEP bound to: 1000 - type: integer 
	Parameter START_PINS_STATUS bound to: 1048575 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ipshared/022e/hdl/pin_ctrl_v1_0_S00_AXI.v:240]
INFO: [Synth 8-226] default block is never used [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ipshared/022e/hdl/pin_ctrl_v1_0_S00_AXI.v:413]
INFO: [Synth 8-638] synthesizing module 'pin_ctrl_sub' [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ipshared/022e/hdl/pin_ctrl_sub.v:30]
	Parameter START_FREQ_STEP bound to: 1000 - type: integer 
	Parameter START_PINS_STATUS bound to: 1048575 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pin_ctrl_sub' (1#1) [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ipshared/022e/hdl/pin_ctrl_sub.v:30]
INFO: [Synth 8-256] done synthesizing module 'pin_ctrl_v1_0_S00_AXI' (2#1) [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ipshared/022e/hdl/pin_ctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'pin_ctrl_v1_0' (3#1) [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ipshared/022e/hdl/pin_ctrl_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_pin_ctrl_0_0' (4#1) [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ip/top_pin_ctrl_0_0/synth/top_pin_ctrl_0_0.v:57]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[31]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[30]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[29]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[28]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[27]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[26]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[25]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[24]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[23]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[22]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[21]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[20]
WARNING: [Synth 8-3331] design pin_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design pin_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design pin_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design pin_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design pin_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design pin_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 455.977 ; gain = 152.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 455.977 ; gain = 152.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 805.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 805.469 ; gain = 502.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 805.469 ; gain = 502.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 805.469 ; gain = 502.434
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ipshared/022e/hdl/pin_ctrl_sub.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 805.469 ; gain = 502.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pin_ctrl_sub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pin_ctrl_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ipshared/022e/hdl/pin_ctrl_sub.v:117]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[31]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[30]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[29]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[28]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[27]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[26]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[25]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[24]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[23]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[22]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[21]
WARNING: [Synth 8-3331] design pin_ctrl_sub has unconnected port set_pins[20]
WARNING: [Synth 8-3331] design top_pin_ctrl_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design top_pin_ctrl_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design top_pin_ctrl_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design top_pin_ctrl_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design top_pin_ctrl_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design top_pin_ctrl_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[26]' (FDC) to 'inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[27]' (FDC) to 'inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[28]' (FDC) to 'inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[29]' (FDC) to 'inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[30]' (FDC) to 'inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/pin_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/pin_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pin_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/pin_ctrl_v1_0_S00_AXI_inst/u_pin_ctrl_sub/cnt_max_reg[31]) is unused and will be removed from module top_pin_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pin_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module top_pin_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pin_ctrl_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module top_pin_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pin_ctrl_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module top_pin_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pin_ctrl_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module top_pin_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pin_ctrl_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module top_pin_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pin_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module top_pin_ctrl_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 805.469 ; gain = 502.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 813.914 ; gain = 510.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 814.953 ; gain = 511.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 839.078 ; gain = 536.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 839.078 ; gain = 536.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 839.078 ; gain = 536.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 839.078 ; gain = 536.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 839.078 ; gain = 536.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 839.078 ; gain = 536.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 839.078 ; gain = 536.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   256|
|2     |LUT1   |    89|
|3     |LUT2   |   118|
|4     |LUT3   |   784|
|5     |LUT4   |    54|
|6     |LUT5   |    32|
|7     |LUT6   |    78|
|8     |MUXF7  |    32|
|9     |FDCE   |    80|
|10    |FDPE   |    52|
|11    |FDRE   |   299|
|12    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |  1875|
|2     |  inst                         |pin_ctrl_v1_0         |  1875|
|3     |    pin_ctrl_v1_0_S00_AXI_inst |pin_ctrl_v1_0_S00_AXI |  1875|
|4     |      u_pin_ctrl_sub           |pin_ctrl_sub          |  1433|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 839.078 ; gain = 536.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 839.078 ; gain = 186.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 839.078 ; gain = 536.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 839.734 ; gain = 548.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/86150/Desktop/08_ps_uart/ps_uart.runs/top_pin_ctrl_0_0_synth_1/top_pin_ctrl_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/86150/Desktop/08_ps_uart/ps_uart.srcs/sources_1/bd/top/ip/top_pin_ctrl_0_0/top_pin_ctrl_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/86150/Desktop/08_ps_uart/ps_uart.runs/top_pin_ctrl_0_0_synth_1/top_pin_ctrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_pin_ctrl_0_0_utilization_synth.rpt -pb top_pin_ctrl_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 839.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 17:21:48 2023...
