--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/avnet_50LXT/COMPET_readout/git/compet_readout/COMPET_Readout/COMPET_Readout.ise
-intstyle ise -v 3 -s 1 -xml top top.ncd -o top.twr top.pcf -ucf MyTemac.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.64 2008-12-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx0" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 387 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.916ns.
--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.916ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y52.BQ      Tcko                  0.450   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X59Y52.B4      net (fanout=2)        0.364   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X59Y52.AMUX    Topba                 0.371   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4-In2
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4-In_f7
    SLICE_X55Y52.A3      net (fanout=3)        0.741   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4-In
    SLICE_X55Y52.A       Tilo                  0.094   Inst_v5_emac_v1_5_example_design/v5_emac_ll/tx_data_0_i<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_Out31
    SLICE_X50Y51.A5      net (fanout=6)        0.834   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_cmp_eq0003
    SLICE_X50Y51.A       Tilo                  0.094   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<8>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X50Y51.C5      net (fanout=16)       0.408   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X50Y51.C       Tilo                  0.094   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<8>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011
    SLICE_X58Y50.CE      net (fanout=4)        1.237   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X58Y50.CLK     Tceck                 0.229   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (1.332ns logic, 3.584ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.916ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y52.BQ      Tcko                  0.450   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X59Y52.B4      net (fanout=2)        0.364   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X59Y52.AMUX    Topba                 0.371   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4-In2
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4-In_f7
    SLICE_X55Y52.A3      net (fanout=3)        0.741   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4-In
    SLICE_X55Y52.A       Tilo                  0.094   Inst_v5_emac_v1_5_example_design/v5_emac_ll/tx_data_0_i<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_Out31
    SLICE_X50Y51.A5      net (fanout=6)        0.834   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_cmp_eq0003
    SLICE_X50Y51.A       Tilo                  0.094   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<8>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X50Y51.C5      net (fanout=16)       0.408   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X50Y51.C       Tilo                  0.094   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<8>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011
    SLICE_X58Y50.CE      net (fanout=4)        1.237   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X58Y50.CLK     Tceck                 0.229   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (1.332ns logic, 3.584ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.916ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y52.BQ      Tcko                  0.450   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X59Y52.B4      net (fanout=2)        0.364   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X59Y52.AMUX    Topba                 0.371   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4-In2
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4-In_f7
    SLICE_X55Y52.A3      net (fanout=3)        0.741   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4-In
    SLICE_X55Y52.A       Tilo                  0.094   Inst_v5_emac_v1_5_example_design/v5_emac_ll/tx_data_0_i<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_Out31
    SLICE_X50Y51.A5      net (fanout=6)        0.834   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_cmp_eq0003
    SLICE_X50Y51.A       Tilo                  0.094   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<8>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X50Y51.C5      net (fanout=16)       0.408   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X50Y51.C       Tilo                  0.094   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<8>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011
    SLICE_X58Y50.CE      net (fanout=4)        1.237   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X58Y50.CLK     Tceck                 0.229   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (1.332ns logic, 3.584ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.382ns.
--------------------------------------------------------------------------------
Slack:                  8.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.266ns (Levels of Logic = 0)
  Clock Path Skew:      -0.081ns (0.468 - 0.549)
  Source Clock:         Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y7.BQ       Tcko                  0.471   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X49Y7.BX       net (fanout=1)        0.806   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X49Y7.CLK      Tdick                -0.011   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.460ns logic, 0.806ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  8.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 0)
  Clock Path Skew:      -0.081ns (0.468 - 0.549)
  Source Clock:         Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 to Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y7.DQ       Tcko                  0.471   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7
    SLICE_X49Y7.DX       net (fanout=1)        0.732   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X49Y7.CLK      Tdick                 0.002   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.473ns logic, 0.732ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  8.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 0)
  Clock Path Skew:      -0.081ns (0.468 - 0.549)
  Source Clock:         Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y7.CQ       Tcko                  0.471   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X49Y7.CX       net (fanout=1)        0.730   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X49Y7.CLK      Tdick                 0.004   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.475ns logic, 0.730ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP "fe_TEMAC_tx_clk0" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH         50%;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.873ns.
--------------------------------------------------------------------------------
Slack:                  3.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      4.015ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.768 - 0.591)
  Source Clock:         Inst_v5_emac_v1_5_example_design/rx_clk_0_i rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4 to Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y156.Q1         Tickq                 0.517   Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<4>
                                                           Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        3.248   Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          4.015ns (0.767ns logic, 3.248ns route)
                                                           (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  3.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.768 - 0.588)
  Source Clock:         Inst_v5_emac_v1_5_example_design/rx_clk_0_i rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 to Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y152.Q1         Tickq                 0.517   Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
                                                           Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        3.187   Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.954ns (0.767ns logic, 3.187ns route)
                                                           (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  3.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.768 - 0.579)
  Source Clock:         Inst_v5_emac_v1_5_example_design/rx_clk_0_i rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3 to Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q1         Tickq                 0.517   Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<3>
                                                           Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        3.187   Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           Inst_v5_emac_v1_5_example_design/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.954ns (0.767ns logic, 3.187ns route)
                                                           (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk0" 8 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP 
"v5_emac_v1_5_gtp_clk" 7.7 ns HIGH         50%;

 8859 paths analyzed, 2491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.509ns.
--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_1 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.259ns (Levels of Logic = 3)
  Clock Path Skew:      -0.215ns (1.144 - 1.359)
  Source Clock:         Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1 to Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y6.DQ       Tcko                  0.450   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe<1>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1
    SLICE_X50Y29.B4      net (fanout=5)        2.064   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe<1>
    SLICE_X50Y29.B       Tilo                  0.094   fe_i/chs[52].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_and0001_inv2
    SLICE_X54Y37.AX      net (fanout=10)       2.081   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_and0001_inv
    SLICE_X54Y37.BMUX    Taxb                  0.529   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_wr_frames_cy<3>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_wr_frames_cy<3>
    SLICE_X47Y46.C5      net (fanout=1)        2.002   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Result<1>2
    SLICE_X47Y46.CLK     Tas                   0.039   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames<2>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_wr_frames_eqn_11
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_1
    -------------------------------------------------  ---------------------------
    Total                                      7.259ns (1.112ns logic, 6.147ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_1 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.100ns (Levels of Logic = 3)
  Clock Path Skew:      -0.215ns (1.144 - 1.359)
  Source Clock:         Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1 to Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y6.DQ       Tcko                  0.450   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe<1>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1
    SLICE_X50Y29.B4      net (fanout=5)        2.064   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe<1>
    SLICE_X50Y29.B       Tilo                  0.094   fe_i/chs[52].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_and0001_inv2
    SLICE_X54Y37.A5      net (fanout=10)       1.956   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_and0001_inv
    SLICE_X54Y37.BMUX    Topab                 0.495   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_wr_frames_cy<3>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_wr_frames_lut<0>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_wr_frames_cy<3>
    SLICE_X47Y46.C5      net (fanout=1)        2.002   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Result<1>2
    SLICE_X47Y46.CLK     Tas                   0.039   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames<2>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_wr_frames_eqn_11
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_1
    -------------------------------------------------  ---------------------------
    Total                                      7.100ns (1.078ns logic, 6.022ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_2 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.215ns (1.144 - 1.359)
  Source Clock:         Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/temac_clk_out rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1 to Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y6.DQ       Tcko                  0.450   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe<1>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1
    SLICE_X50Y29.B4      net (fanout=5)        2.064   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe<1>
    SLICE_X50Y29.B       Tilo                  0.094   fe_i/chs[52].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_and0001_inv2
    SLICE_X54Y37.AX      net (fanout=10)       2.081   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_and0001_inv
    SLICE_X54Y37.CMUX    Taxd                  0.658   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_wr_frames_cy<3>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_wr_frames_cy<3>
    SLICE_X47Y46.D1      net (fanout=1)        1.716   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Result<2>2
    SLICE_X47Y46.CLK     Tas                   0.028   Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames<2>
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_wr_frames_eqn_21
                                                       Inst_v5_emac_v1_5_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_2
    -------------------------------------------------  ---------------------------
    Total                                      7.091ns (1.230ns logic, 5.861ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_REFCLK_100MHz = PERIOD TIMEGRP "REFCLK_100MHz" 10 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_cru_clk_gen_pll_CLKOUT1_BUF = PERIOD TIMEGRP         
"Inst_cru_clk_gen_pll_CLKOUT1_BUF" TS_REFCLK_100MHz / 5 HIGH 50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   0.816ns.
--------------------------------------------------------------------------------
Slack:                  1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cru/fe_rst_sync/d_0 (FF)
  Destination:          Inst_cru/fe_rst_sync/d_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fe_clk rising at 0.000ns
  Destination Clock:    fe_clk rising at 2.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cru/fe_rst_sync/d_0 to Inst_cru/fe_rst_sync/d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y59.AQ      Tcko                  0.450   Inst_cru/fe_rst_sync/d<1>
                                                       Inst_cru/fe_rst_sync/d_0
    SLICE_X35Y59.BX      net (fanout=1)        0.310   Inst_cru/fe_rst_sync/d<0>
    SLICE_X35Y59.CLK     Tdick                -0.011   Inst_cru/fe_rst_sync/d<1>
                                                       Inst_cru/fe_rst_sync/d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.439ns logic, 0.310ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_cru_clk_gen_pll_CLKOUT2_BUF = PERIOD TIMEGRP         
"Inst_cru_clk_gen_pll_CLKOUT2_BUF" TS_REFCLK_100MHz / 1.66666667 HIGH         
50%;

 14693842 paths analyzed, 60322 endpoints analyzed, 6817 failing endpoints
 6817 timing errors detected. (6817 setup errors, 0 hold errors)
 Minimum period is  14.214ns.
--------------------------------------------------------------------------------
Slack:                  -8.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_i/eb/event_no_1 (FF)
  Destination:          fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      14.079ns (Levels of Logic = 12)
  Clock Path Skew:      -0.057ns (1.325 - 1.382)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 6.000ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fe_i/eb/event_no_1 to fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.AQ      Tcko                  0.450   fe_i/eb/event_no<1>
                                                       fe_i/eb/event_no_1
    SLICE_X17Y39.D2      net (fanout=72)       0.914   fe_i/eb/event_no<1>
    SLICE_X17Y39.CMUX    Topdc                 0.389   fe_i/chs[5].ch/ch_fifo/dout<2>
                                                       fe_i/eb/event_no_not_zero1
                                                       fe_i/eb/event_no_not_zero_f7
    SLICE_X13Y34.A1      net (fanout=106)      1.445   fe_i/eb/event_no_not_zero
    SLICE_X13Y34.A       Tilo                  0.094   fe_i/chs[7].ch/ch_fifo/dout<25>
                                                       fe_i/eb/event_ready_flags<7>145
    SLICE_X13Y38.B1      net (fanout=3)        1.056   fe_i/eb/event_ready_flags<7>
    SLICE_X13Y38.B       Tilo                  0.094   fe_i/chs[5].ch/pg/record_event
                                                       fe_i/eb/rep_inst/if_mid_level.rep[0].rep_inst/priority_tmp
    SLICE_X17Y48.C5      net (fanout=63)       0.885   fe_i/eb/rep_inst/if_mid_level.rep[0].rep_inst/mux_en_and0000
    SLICE_X17Y48.C       Tilo                  0.094   fe_i/chs[24].ch/ch_fifo/empty
                                                       fe_i/eb/rep_inst/if_mid_level.rep[1].rep_inst/priority_tmp
    SLICE_X17Y48.D5      net (fanout=66)       0.328   fe_i/eb/rep_inst/priority_tmp<2>
    SLICE_X17Y48.D       Tilo                  0.094   fe_i/chs[24].ch/ch_fifo/empty
                                                       fe_i/eb/rep_inst/if_mid_level.rep[2].rep_inst/priority_tmp
    SLICE_X18Y34.B2      net (fanout=66)       1.453   fe_i/eb/rep_inst/priority_tmp<3>
    SLICE_X18Y34.B       Tilo                  0.094   fe_i/chs[41].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1
                                                       fe_i/eb/rep_inst/if_mid_level.rep[3].rep_inst/priority_tmp
    SLICE_X18Y34.C3      net (fanout=66)       0.481   fe_i/eb/rep_inst/priority_tmp<4>
    SLICE_X18Y34.C       Tilo                  0.094   fe_i/chs[41].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1
                                                       fe_i/eb/rep_inst/if_mid_level.rep[4].rep_inst/priority_tmp
    SLICE_X31Y33.A6      net (fanout=67)       1.104   fe_i/eb/rep_inst/priority_tmp<5>
    SLICE_X31Y33.A       Tilo                  0.094   fe_i/chs[40].ch/ch_fifo/dout<12>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[5].rep_inst/priority_tmp
    SLICE_X31Y33.B6      net (fanout=65)       0.292   fe_i/eb/rep_inst/priority_tmp<6>
    SLICE_X31Y33.B       Tilo                  0.094   fe_i/chs[40].ch/ch_fifo/dout<12>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[6].rep_inst/priority_tmp
    SLICE_X35Y34.A6      net (fanout=90)       0.615   fe_i/eb/rep_inst/priority_tmp<7>
    SLICE_X35Y34.A       Tilo                  0.094   fe_i/chs[42].ch/pg/coarse_time_start<3>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[7].rep_inst/mux_data_i_ch_no<0>2111
    SLICE_X32Y25.C1      net (fanout=6)        1.300   fe_i/eb/rep_inst/if_mid_level.rep[7].rep_inst/en_mux0001
    SLICE_X32Y25.C       Tilo                  0.094   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<1>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[7].rep_inst/mux_data_i_ch_no<0>31
    SLICE_X55Y17.B5      net (fanout=5)        1.600   fe_i/fe_ch_fifo_rd<59>
    SLICE_X55Y17.B       Tilo                  0.094   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1
                                                       fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X56Y19.CE      net (fanout=14)       0.507   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X56Y19.CLK     Tceck                 0.226   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<4>
                                                       fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                     14.079ns (2.099ns logic, 11.980ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  -8.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_i/eb/event_no_1 (FF)
  Destination:          fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4 (FF)
  Requirement:          6.000ns
  Data Path Delay:      14.079ns (Levels of Logic = 12)
  Clock Path Skew:      -0.057ns (1.325 - 1.382)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 6.000ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fe_i/eb/event_no_1 to fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.AQ      Tcko                  0.450   fe_i/eb/event_no<1>
                                                       fe_i/eb/event_no_1
    SLICE_X17Y39.D2      net (fanout=72)       0.914   fe_i/eb/event_no<1>
    SLICE_X17Y39.CMUX    Topdc                 0.389   fe_i/chs[5].ch/ch_fifo/dout<2>
                                                       fe_i/eb/event_no_not_zero1
                                                       fe_i/eb/event_no_not_zero_f7
    SLICE_X13Y34.A1      net (fanout=106)      1.445   fe_i/eb/event_no_not_zero
    SLICE_X13Y34.A       Tilo                  0.094   fe_i/chs[7].ch/ch_fifo/dout<25>
                                                       fe_i/eb/event_ready_flags<7>145
    SLICE_X13Y38.B1      net (fanout=3)        1.056   fe_i/eb/event_ready_flags<7>
    SLICE_X13Y38.B       Tilo                  0.094   fe_i/chs[5].ch/pg/record_event
                                                       fe_i/eb/rep_inst/if_mid_level.rep[0].rep_inst/priority_tmp
    SLICE_X17Y48.C5      net (fanout=63)       0.885   fe_i/eb/rep_inst/if_mid_level.rep[0].rep_inst/mux_en_and0000
    SLICE_X17Y48.C       Tilo                  0.094   fe_i/chs[24].ch/ch_fifo/empty
                                                       fe_i/eb/rep_inst/if_mid_level.rep[1].rep_inst/priority_tmp
    SLICE_X17Y48.D5      net (fanout=66)       0.328   fe_i/eb/rep_inst/priority_tmp<2>
    SLICE_X17Y48.D       Tilo                  0.094   fe_i/chs[24].ch/ch_fifo/empty
                                                       fe_i/eb/rep_inst/if_mid_level.rep[2].rep_inst/priority_tmp
    SLICE_X18Y34.B2      net (fanout=66)       1.453   fe_i/eb/rep_inst/priority_tmp<3>
    SLICE_X18Y34.B       Tilo                  0.094   fe_i/chs[41].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1
                                                       fe_i/eb/rep_inst/if_mid_level.rep[3].rep_inst/priority_tmp
    SLICE_X18Y34.C3      net (fanout=66)       0.481   fe_i/eb/rep_inst/priority_tmp<4>
    SLICE_X18Y34.C       Tilo                  0.094   fe_i/chs[41].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1
                                                       fe_i/eb/rep_inst/if_mid_level.rep[4].rep_inst/priority_tmp
    SLICE_X31Y33.A6      net (fanout=67)       1.104   fe_i/eb/rep_inst/priority_tmp<5>
    SLICE_X31Y33.A       Tilo                  0.094   fe_i/chs[40].ch/ch_fifo/dout<12>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[5].rep_inst/priority_tmp
    SLICE_X31Y33.B6      net (fanout=65)       0.292   fe_i/eb/rep_inst/priority_tmp<6>
    SLICE_X31Y33.B       Tilo                  0.094   fe_i/chs[40].ch/ch_fifo/dout<12>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[6].rep_inst/priority_tmp
    SLICE_X35Y34.A6      net (fanout=90)       0.615   fe_i/eb/rep_inst/priority_tmp<7>
    SLICE_X35Y34.A       Tilo                  0.094   fe_i/chs[42].ch/pg/coarse_time_start<3>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[7].rep_inst/mux_data_i_ch_no<0>2111
    SLICE_X32Y25.C1      net (fanout=6)        1.300   fe_i/eb/rep_inst/if_mid_level.rep[7].rep_inst/en_mux0001
    SLICE_X32Y25.C       Tilo                  0.094   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<1>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[7].rep_inst/mux_data_i_ch_no<0>31
    SLICE_X55Y17.B5      net (fanout=5)        1.600   fe_i/fe_ch_fifo_rd<59>
    SLICE_X55Y17.B       Tilo                  0.094   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1
                                                       fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X56Y19.CE      net (fanout=14)       0.507   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X56Y19.CLK     Tceck                 0.226   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<4>
                                                       fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4
    -------------------------------------------------  ---------------------------
    Total                                     14.079ns (2.099ns logic, 11.980ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  -8.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_i/eb/event_no_1 (FF)
  Destination:          fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      14.079ns (Levels of Logic = 12)
  Clock Path Skew:      -0.057ns (1.325 - 1.382)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 6.000ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fe_i/eb/event_no_1 to fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.AQ      Tcko                  0.450   fe_i/eb/event_no<1>
                                                       fe_i/eb/event_no_1
    SLICE_X17Y39.D2      net (fanout=72)       0.914   fe_i/eb/event_no<1>
    SLICE_X17Y39.CMUX    Topdc                 0.389   fe_i/chs[5].ch/ch_fifo/dout<2>
                                                       fe_i/eb/event_no_not_zero1
                                                       fe_i/eb/event_no_not_zero_f7
    SLICE_X13Y34.A1      net (fanout=106)      1.445   fe_i/eb/event_no_not_zero
    SLICE_X13Y34.A       Tilo                  0.094   fe_i/chs[7].ch/ch_fifo/dout<25>
                                                       fe_i/eb/event_ready_flags<7>145
    SLICE_X13Y38.B1      net (fanout=3)        1.056   fe_i/eb/event_ready_flags<7>
    SLICE_X13Y38.B       Tilo                  0.094   fe_i/chs[5].ch/pg/record_event
                                                       fe_i/eb/rep_inst/if_mid_level.rep[0].rep_inst/priority_tmp
    SLICE_X17Y48.C5      net (fanout=63)       0.885   fe_i/eb/rep_inst/if_mid_level.rep[0].rep_inst/mux_en_and0000
    SLICE_X17Y48.C       Tilo                  0.094   fe_i/chs[24].ch/ch_fifo/empty
                                                       fe_i/eb/rep_inst/if_mid_level.rep[1].rep_inst/priority_tmp
    SLICE_X17Y48.D5      net (fanout=66)       0.328   fe_i/eb/rep_inst/priority_tmp<2>
    SLICE_X17Y48.D       Tilo                  0.094   fe_i/chs[24].ch/ch_fifo/empty
                                                       fe_i/eb/rep_inst/if_mid_level.rep[2].rep_inst/priority_tmp
    SLICE_X18Y34.B2      net (fanout=66)       1.453   fe_i/eb/rep_inst/priority_tmp<3>
    SLICE_X18Y34.B       Tilo                  0.094   fe_i/chs[41].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1
                                                       fe_i/eb/rep_inst/if_mid_level.rep[3].rep_inst/priority_tmp
    SLICE_X18Y34.C3      net (fanout=66)       0.481   fe_i/eb/rep_inst/priority_tmp<4>
    SLICE_X18Y34.C       Tilo                  0.094   fe_i/chs[41].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1
                                                       fe_i/eb/rep_inst/if_mid_level.rep[4].rep_inst/priority_tmp
    SLICE_X31Y33.A6      net (fanout=67)       1.104   fe_i/eb/rep_inst/priority_tmp<5>
    SLICE_X31Y33.A       Tilo                  0.094   fe_i/chs[40].ch/ch_fifo/dout<12>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[5].rep_inst/priority_tmp
    SLICE_X31Y33.B6      net (fanout=65)       0.292   fe_i/eb/rep_inst/priority_tmp<6>
    SLICE_X31Y33.B       Tilo                  0.094   fe_i/chs[40].ch/ch_fifo/dout<12>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[6].rep_inst/priority_tmp
    SLICE_X35Y34.A6      net (fanout=90)       0.615   fe_i/eb/rep_inst/priority_tmp<7>
    SLICE_X35Y34.A       Tilo                  0.094   fe_i/chs[42].ch/pg/coarse_time_start<3>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[7].rep_inst/mux_data_i_ch_no<0>2111
    SLICE_X32Y25.C1      net (fanout=6)        1.300   fe_i/eb/rep_inst/if_mid_level.rep[7].rep_inst/en_mux0001
    SLICE_X32Y25.C       Tilo                  0.094   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<1>
                                                       fe_i/eb/rep_inst/if_mid_level.rep[7].rep_inst/mux_data_i_ch_no<0>31
    SLICE_X55Y17.B5      net (fanout=5)        1.600   fe_i/fe_ch_fifo_rd<59>
    SLICE_X55Y17.B       Tilo                  0.094   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1
                                                       fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X56Y19.CE      net (fanout=14)       0.507   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X56Y19.CLK     Tceck                 0.226   fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<4>
                                                       fe_i/chs[59].ch/ch_fifo/fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                     14.079ns (2.099ns logic, 11.980ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_cru_clk_gen_pll_CLKOUT4_BUF = PERIOD TIMEGRP         
"Inst_cru_clk_gen_pll_CLKOUT4_BUF" TS_REFCLK_100MHz / 2 HIGH 50%;

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.499ns.
--------------------------------------------------------------------------------
Slack:                  2.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_12 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_122 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 1)
  Clock Path Skew:      -0.178ns (1.113 - 1.291)
  Source Clock:         Inst_v5_emac_v1_5_example_design/refclk_bufg_i rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/refclk_bufg_i rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_12 to Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y96.DQ      Tcko                  0.471   Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_121
                                                       Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_12
    SLICE_X40Y78.A2      net (fanout=1)        1.767   Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_121
    SLICE_X40Y78.CLK     Tas                   0.007   Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_122
                                                       Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_121
                                                       Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_122
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.478ns logic, 1.767ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  3.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cru/UDP_200_Rst_sync/d_0 (FF)
  Destination:          Inst_cru/UDP_200_Rst_sync/d_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (0.537 - 0.451)
  Source Clock:         REFCLK_200MHz rising at 0.000ns
  Destination Clock:    REFCLK_200MHz rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cru/UDP_200_Rst_sync/d_0 to Inst_cru/UDP_200_Rst_sync/d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y68.AQ      Tcko                  0.450   Inst_cru/UDP_200_Rst_sync/d_1_1
                                                       Inst_cru/UDP_200_Rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=2)        0.932   Inst_cru/UDP_200_Rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Todck                 0.434   Inst_cru/UDP_200_Rst_sync/d<1>
                                                       Inst_cru/UDP_200_Rst_sync/d_1
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.884ns logic, 0.932ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  3.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDPRst_200_shift11 (FF)
  Destination:          Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_122 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.443 - 0.479)
  Source Clock:         Inst_v5_emac_v1_5_example_design/refclk_bufg_i rising at 0.000ns
  Destination Clock:    Inst_v5_emac_v1_5_example_design/refclk_bufg_i rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: UDPRst_200_shift11 to Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y73.CQ      Tcko                  0.450   UDPRst_200_shift10
                                                       UDPRst_200_shift11
    SLICE_X40Y78.A3      net (fanout=1)        0.963   UDPRst_200_shift11
    SLICE_X40Y78.CLK     Tas                   0.007   Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_122
                                                       Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_121
                                                       Inst_v5_emac_v1_5_example_design/idelayctrl_reset_0_r_122
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.457ns logic, 0.963ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_REFCLK_100MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_REFCLK_100MHz               |     10.000ns|          N/A|     23.690ns|            0|         6817|            0|     14693857|
| TS_Inst_cru_clk_gen_pll_CLKOUT|      2.000ns|      0.816ns|          N/A|            0|            0|            1|            0|
| 1_BUF                         |             |             |             |             |             |             |             |
| TS_Inst_cru_clk_gen_pll_CLKOUT|      6.000ns|     14.214ns|          N/A|         6817|            0|     14693842|            0|
| 2_BUF                         |             |             |             |             |             |             |             |
| TS_Inst_cru_clk_gen_pll_CLKOUT|      5.000ns|      2.499ns|          N/A|            0|            0|           14|            0|
| 4_BUF                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    3.873|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock REFCLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
REFCLK_100MHz  |   14.214|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 6817  Score: 25160242

Constraints cover 14703125 paths, 0 nets, and 59787 connections

Design statistics:
   Minimum period:  14.214ns{1}   (Maximum frequency:  70.353MHz)
   Maximum path delay from/to any node:   4.916ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 06 15:19:37 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 588 MB



