DECL|ADC_AWD_CR1_CHANNEL_MASK|macro|ADC_AWD_CR1_CHANNEL_MASK
DECL|ADC_AWD_CR1_REGOFFSET|macro|ADC_AWD_CR1_REGOFFSET
DECL|ADC_AWD_CRX_REGOFFSET_MASK|macro|ADC_AWD_CRX_REGOFFSET_MASK
DECL|ADC_AWD_CR_ALL_CHANNEL_MASK|macro|ADC_AWD_CR_ALL_CHANNEL_MASK
DECL|ADC_AWD_TR1_REGOFFSET|macro|ADC_AWD_TR1_REGOFFSET
DECL|ADC_AWD_TRX_REGOFFSET_MASK|macro|ADC_AWD_TRX_REGOFFSET_MASK
DECL|ADC_CFGR1_AWDSGL_BITOFFSET_POS|macro|ADC_CFGR1_AWDSGL_BITOFFSET_POS
DECL|ADC_CFGR1_RES_BITOFFSET_POS|macro|ADC_CFGR1_RES_BITOFFSET_POS
DECL|ADC_CHANNEL_0_BITFIELD|macro|ADC_CHANNEL_0_BITFIELD
DECL|ADC_CHANNEL_0_NUMBER|macro|ADC_CHANNEL_0_NUMBER
DECL|ADC_CHANNEL_10_BITFIELD|macro|ADC_CHANNEL_10_BITFIELD
DECL|ADC_CHANNEL_10_NUMBER|macro|ADC_CHANNEL_10_NUMBER
DECL|ADC_CHANNEL_11_BITFIELD|macro|ADC_CHANNEL_11_BITFIELD
DECL|ADC_CHANNEL_11_NUMBER|macro|ADC_CHANNEL_11_NUMBER
DECL|ADC_CHANNEL_12_BITFIELD|macro|ADC_CHANNEL_12_BITFIELD
DECL|ADC_CHANNEL_12_NUMBER|macro|ADC_CHANNEL_12_NUMBER
DECL|ADC_CHANNEL_13_BITFIELD|macro|ADC_CHANNEL_13_BITFIELD
DECL|ADC_CHANNEL_13_NUMBER|macro|ADC_CHANNEL_13_NUMBER
DECL|ADC_CHANNEL_14_BITFIELD|macro|ADC_CHANNEL_14_BITFIELD
DECL|ADC_CHANNEL_14_NUMBER|macro|ADC_CHANNEL_14_NUMBER
DECL|ADC_CHANNEL_15_BITFIELD|macro|ADC_CHANNEL_15_BITFIELD
DECL|ADC_CHANNEL_15_NUMBER|macro|ADC_CHANNEL_15_NUMBER
DECL|ADC_CHANNEL_16_BITFIELD|macro|ADC_CHANNEL_16_BITFIELD
DECL|ADC_CHANNEL_16_NUMBER|macro|ADC_CHANNEL_16_NUMBER
DECL|ADC_CHANNEL_17_BITFIELD|macro|ADC_CHANNEL_17_BITFIELD
DECL|ADC_CHANNEL_17_NUMBER|macro|ADC_CHANNEL_17_NUMBER
DECL|ADC_CHANNEL_18_BITFIELD|macro|ADC_CHANNEL_18_BITFIELD
DECL|ADC_CHANNEL_18_NUMBER|macro|ADC_CHANNEL_18_NUMBER
DECL|ADC_CHANNEL_1_BITFIELD|macro|ADC_CHANNEL_1_BITFIELD
DECL|ADC_CHANNEL_1_NUMBER|macro|ADC_CHANNEL_1_NUMBER
DECL|ADC_CHANNEL_2_BITFIELD|macro|ADC_CHANNEL_2_BITFIELD
DECL|ADC_CHANNEL_2_NUMBER|macro|ADC_CHANNEL_2_NUMBER
DECL|ADC_CHANNEL_3_BITFIELD|macro|ADC_CHANNEL_3_BITFIELD
DECL|ADC_CHANNEL_3_NUMBER|macro|ADC_CHANNEL_3_NUMBER
DECL|ADC_CHANNEL_4_BITFIELD|macro|ADC_CHANNEL_4_BITFIELD
DECL|ADC_CHANNEL_4_NUMBER|macro|ADC_CHANNEL_4_NUMBER
DECL|ADC_CHANNEL_5_BITFIELD|macro|ADC_CHANNEL_5_BITFIELD
DECL|ADC_CHANNEL_5_NUMBER|macro|ADC_CHANNEL_5_NUMBER
DECL|ADC_CHANNEL_6_BITFIELD|macro|ADC_CHANNEL_6_BITFIELD
DECL|ADC_CHANNEL_6_NUMBER|macro|ADC_CHANNEL_6_NUMBER
DECL|ADC_CHANNEL_7_BITFIELD|macro|ADC_CHANNEL_7_BITFIELD
DECL|ADC_CHANNEL_7_NUMBER|macro|ADC_CHANNEL_7_NUMBER
DECL|ADC_CHANNEL_8_BITFIELD|macro|ADC_CHANNEL_8_BITFIELD
DECL|ADC_CHANNEL_8_NUMBER|macro|ADC_CHANNEL_8_NUMBER
DECL|ADC_CHANNEL_9_BITFIELD|macro|ADC_CHANNEL_9_BITFIELD
DECL|ADC_CHANNEL_9_NUMBER|macro|ADC_CHANNEL_9_NUMBER
DECL|ADC_CHANNEL_ID_BITFIELD_MASK|macro|ADC_CHANNEL_ID_BITFIELD_MASK
DECL|ADC_CHANNEL_ID_INTERNAL_CH_MASK|macro|ADC_CHANNEL_ID_INTERNAL_CH_MASK
DECL|ADC_CHANNEL_ID_INTERNAL_CH|macro|ADC_CHANNEL_ID_INTERNAL_CH
DECL|ADC_CHANNEL_ID_MASK|macro|ADC_CHANNEL_ID_MASK
DECL|ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS|macro|ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
DECL|ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0|macro|ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0
DECL|ADC_CHANNEL_ID_NUMBER_MASK|macro|ADC_CHANNEL_ID_NUMBER_MASK
DECL|ADC_CHSELR_CHSEL0_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL0_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL10_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL10_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL11_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL11_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL12_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL12_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL13_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL13_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL14_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL14_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL15_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL15_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL16_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL16_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL17_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL17_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL18_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL18_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL1_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL1_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL2_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL2_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL3_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL3_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL4_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL4_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL5_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL5_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL6_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL6_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL7_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL7_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL8_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL8_BITOFFSET_POS
DECL|ADC_CHSELR_CHSEL9_BITOFFSET_POS|macro|ADC_CHSELR_CHSEL9_BITOFFSET_POS
DECL|ADC_CR_BITS_PROPERTY_RS|macro|ADC_CR_BITS_PROPERTY_RS
DECL|ADC_REG_TRIG_EDGE_MASK|macro|ADC_REG_TRIG_EDGE_MASK
DECL|ADC_REG_TRIG_EXTEN_BITOFFSET_POS|macro|ADC_REG_TRIG_EXTEN_BITOFFSET_POS
DECL|ADC_REG_TRIG_EXTSEL_BITOFFSET_POS|macro|ADC_REG_TRIG_EXTSEL_BITOFFSET_POS
DECL|ADC_REG_TRIG_EXT_EDGE_DEFAULT|macro|ADC_REG_TRIG_EXT_EDGE_DEFAULT
DECL|ADC_REG_TRIG_SOURCE_MASK|macro|ADC_REG_TRIG_SOURCE_MASK
DECL|ADC_TR_HT_BITOFFSET_POS|macro|ADC_TR_HT_BITOFFSET_POS
DECL|Clock|member|uint32_t Clock; /*!< Set ADC instance clock source and prescaler.
DECL|ContinuousMode|member|uint32_t ContinuousMode; /*!< Set ADC continuous conversion mode on ADC group regular, whether ADC conversions are performed in single mode (one conversion per trigger) or in continuous mode (after the first trigger, following conversions launched successively automatically).
DECL|DMATransfer|member|uint32_t DMATransfer; /*!< Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.
DECL|DataAlignment|member|uint32_t DataAlignment; /*!< Set ADC conversion data alignment.
DECL|LL_ADC_AWD1|macro|LL_ADC_AWD1
DECL|LL_ADC_AWD_ALL_CHANNELS_REG|macro|LL_ADC_AWD_ALL_CHANNELS_REG
DECL|LL_ADC_AWD_CHANNEL_0_REG|macro|LL_ADC_AWD_CHANNEL_0_REG
DECL|LL_ADC_AWD_CHANNEL_10_REG|macro|LL_ADC_AWD_CHANNEL_10_REG
DECL|LL_ADC_AWD_CHANNEL_11_REG|macro|LL_ADC_AWD_CHANNEL_11_REG
DECL|LL_ADC_AWD_CHANNEL_12_REG|macro|LL_ADC_AWD_CHANNEL_12_REG
DECL|LL_ADC_AWD_CHANNEL_13_REG|macro|LL_ADC_AWD_CHANNEL_13_REG
DECL|LL_ADC_AWD_CHANNEL_14_REG|macro|LL_ADC_AWD_CHANNEL_14_REG
DECL|LL_ADC_AWD_CHANNEL_15_REG|macro|LL_ADC_AWD_CHANNEL_15_REG
DECL|LL_ADC_AWD_CHANNEL_16_REG|macro|LL_ADC_AWD_CHANNEL_16_REG
DECL|LL_ADC_AWD_CHANNEL_17_REG|macro|LL_ADC_AWD_CHANNEL_17_REG
DECL|LL_ADC_AWD_CHANNEL_18_REG|macro|LL_ADC_AWD_CHANNEL_18_REG
DECL|LL_ADC_AWD_CHANNEL_1_REG|macro|LL_ADC_AWD_CHANNEL_1_REG
DECL|LL_ADC_AWD_CHANNEL_2_REG|macro|LL_ADC_AWD_CHANNEL_2_REG
DECL|LL_ADC_AWD_CHANNEL_3_REG|macro|LL_ADC_AWD_CHANNEL_3_REG
DECL|LL_ADC_AWD_CHANNEL_4_REG|macro|LL_ADC_AWD_CHANNEL_4_REG
DECL|LL_ADC_AWD_CHANNEL_5_REG|macro|LL_ADC_AWD_CHANNEL_5_REG
DECL|LL_ADC_AWD_CHANNEL_6_REG|macro|LL_ADC_AWD_CHANNEL_6_REG
DECL|LL_ADC_AWD_CHANNEL_7_REG|macro|LL_ADC_AWD_CHANNEL_7_REG
DECL|LL_ADC_AWD_CHANNEL_8_REG|macro|LL_ADC_AWD_CHANNEL_8_REG
DECL|LL_ADC_AWD_CHANNEL_9_REG|macro|LL_ADC_AWD_CHANNEL_9_REG
DECL|LL_ADC_AWD_CH_TEMPSENSOR_REG|macro|LL_ADC_AWD_CH_TEMPSENSOR_REG
DECL|LL_ADC_AWD_CH_VBAT_REG|macro|LL_ADC_AWD_CH_VBAT_REG
DECL|LL_ADC_AWD_CH_VREFINT_REG|macro|LL_ADC_AWD_CH_VREFINT_REG
DECL|LL_ADC_AWD_DISABLE|macro|LL_ADC_AWD_DISABLE
DECL|LL_ADC_AWD_THRESHOLDS_HIGH_LOW|macro|LL_ADC_AWD_THRESHOLDS_HIGH_LOW
DECL|LL_ADC_AWD_THRESHOLD_HIGH|macro|LL_ADC_AWD_THRESHOLD_HIGH
DECL|LL_ADC_AWD_THRESHOLD_LOW|macro|LL_ADC_AWD_THRESHOLD_LOW
DECL|LL_ADC_CHANNEL_0|macro|LL_ADC_CHANNEL_0
DECL|LL_ADC_CHANNEL_10|macro|LL_ADC_CHANNEL_10
DECL|LL_ADC_CHANNEL_11|macro|LL_ADC_CHANNEL_11
DECL|LL_ADC_CHANNEL_12|macro|LL_ADC_CHANNEL_12
DECL|LL_ADC_CHANNEL_13|macro|LL_ADC_CHANNEL_13
DECL|LL_ADC_CHANNEL_14|macro|LL_ADC_CHANNEL_14
DECL|LL_ADC_CHANNEL_15|macro|LL_ADC_CHANNEL_15
DECL|LL_ADC_CHANNEL_16|macro|LL_ADC_CHANNEL_16
DECL|LL_ADC_CHANNEL_17|macro|LL_ADC_CHANNEL_17
DECL|LL_ADC_CHANNEL_18|macro|LL_ADC_CHANNEL_18
DECL|LL_ADC_CHANNEL_1|macro|LL_ADC_CHANNEL_1
DECL|LL_ADC_CHANNEL_2|macro|LL_ADC_CHANNEL_2
DECL|LL_ADC_CHANNEL_3|macro|LL_ADC_CHANNEL_3
DECL|LL_ADC_CHANNEL_4|macro|LL_ADC_CHANNEL_4
DECL|LL_ADC_CHANNEL_5|macro|LL_ADC_CHANNEL_5
DECL|LL_ADC_CHANNEL_6|macro|LL_ADC_CHANNEL_6
DECL|LL_ADC_CHANNEL_7|macro|LL_ADC_CHANNEL_7
DECL|LL_ADC_CHANNEL_8|macro|LL_ADC_CHANNEL_8
DECL|LL_ADC_CHANNEL_9|macro|LL_ADC_CHANNEL_9
DECL|LL_ADC_CHANNEL_TEMPSENSOR|macro|LL_ADC_CHANNEL_TEMPSENSOR
DECL|LL_ADC_CHANNEL_VBAT|macro|LL_ADC_CHANNEL_VBAT
DECL|LL_ADC_CHANNEL_VREFINT|macro|LL_ADC_CHANNEL_VREFINT
DECL|LL_ADC_CLOCK_ASYNC|macro|LL_ADC_CLOCK_ASYNC
DECL|LL_ADC_CLOCK_SYNC_PCLK_DIV2|macro|LL_ADC_CLOCK_SYNC_PCLK_DIV2
DECL|LL_ADC_CLOCK_SYNC_PCLK_DIV4|macro|LL_ADC_CLOCK_SYNC_PCLK_DIV4
DECL|LL_ADC_ClearFlag_ADRDY|function|__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_AWD1|function|__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_EOC|function|__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_EOSMP|function|__STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_EOS|function|__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_OVR|function|__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)
DECL|LL_ADC_ConfigAnalogWDThresholds|function|__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdHighValue, uint32_t AWDThresholdLowValue)
DECL|LL_ADC_DATA_ALIGN_LEFT|macro|LL_ADC_DATA_ALIGN_LEFT
DECL|LL_ADC_DATA_ALIGN_RIGHT|macro|LL_ADC_DATA_ALIGN_RIGHT
DECL|LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES|macro|LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES
DECL|LL_ADC_DELAY_TEMPSENSOR_STAB_US|macro|LL_ADC_DELAY_TEMPSENSOR_STAB_US
DECL|LL_ADC_DELAY_VREFINT_STAB_US|macro|LL_ADC_DELAY_VREFINT_STAB_US
DECL|LL_ADC_DMA_GetRegAddr|function|__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
DECL|LL_ADC_DMA_REG_REGULAR_DATA|macro|LL_ADC_DMA_REG_REGULAR_DATA
DECL|LL_ADC_DisableIT_ADRDY|function|__STATIC_INLINE void LL_ADC_DisableIT_ADRDY(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_AWD1|function|__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_EOC|function|__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_EOSMP|function|__STATIC_INLINE void LL_ADC_DisableIT_EOSMP(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_EOS|function|__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_OVR|function|__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)
DECL|LL_ADC_Disable|function|__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_ADRDY|function|__STATIC_INLINE void LL_ADC_EnableIT_ADRDY(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_AWD1|function|__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_EOC|function|__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_EOSMP|function|__STATIC_INLINE void LL_ADC_EnableIT_EOSMP(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_EOS|function|__STATIC_INLINE void LL_ADC_EnableIT_EOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_OVR|function|__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)
DECL|LL_ADC_Enable|function|__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
DECL|LL_ADC_FLAG_ADRDY|macro|LL_ADC_FLAG_ADRDY
DECL|LL_ADC_FLAG_AWD1|macro|LL_ADC_FLAG_AWD1
DECL|LL_ADC_FLAG_EOC|macro|LL_ADC_FLAG_EOC
DECL|LL_ADC_FLAG_EOSMP|macro|LL_ADC_FLAG_EOSMP
DECL|LL_ADC_FLAG_EOS|macro|LL_ADC_FLAG_EOS
DECL|LL_ADC_FLAG_OVR|macro|LL_ADC_FLAG_OVR
DECL|LL_ADC_GROUP_REGULAR|macro|LL_ADC_GROUP_REGULAR
DECL|LL_ADC_GetAnalogWDMonitChannels|function|__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetAnalogWDThresholds|function|__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow)
DECL|LL_ADC_GetClock|function|__STATIC_INLINE uint32_t LL_ADC_GetClock(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetCommonPathInternalCh|function|__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_GetDataAlignment|function|__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetLowPowerMode|function|__STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetResolution|function|__STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetSamplingTimeCommonChannels|function|__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx)
DECL|LL_ADC_IT_ADRDY|macro|LL_ADC_IT_ADRDY
DECL|LL_ADC_IT_AWD1|macro|LL_ADC_IT_AWD1
DECL|LL_ADC_IT_EOC|macro|LL_ADC_IT_EOC
DECL|LL_ADC_IT_EOSMP|macro|LL_ADC_IT_EOSMP
DECL|LL_ADC_IT_EOS|macro|LL_ADC_IT_EOS
DECL|LL_ADC_IT_OVR|macro|LL_ADC_IT_OVR
DECL|LL_ADC_InitTypeDef|typedef|} LL_ADC_InitTypeDef;
DECL|LL_ADC_IsActiveFlag_ADRDY|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_AWD1|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_EOC|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_EOSMP|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_EOS|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_OVR|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsCalibrationOnGoing|function|__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsDisableOngoing|function|__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_ADRDY|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_ADRDY(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_AWD1|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_EOC|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_EOSMP|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOSMP(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_EOS|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_OVR|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabled|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
DECL|LL_ADC_LP_AUTOPOWEROFF|macro|LL_ADC_LP_AUTOPOWEROFF
DECL|LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF|macro|LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF
DECL|LL_ADC_LP_AUTOWAIT|macro|LL_ADC_LP_AUTOWAIT
DECL|LL_ADC_LP_MODE_NONE|macro|LL_ADC_LP_MODE_NONE
DECL|LL_ADC_PATH_INTERNAL_NONE|macro|LL_ADC_PATH_INTERNAL_NONE
DECL|LL_ADC_PATH_INTERNAL_TEMPSENSOR|macro|LL_ADC_PATH_INTERNAL_TEMPSENSOR
DECL|LL_ADC_PATH_INTERNAL_VBAT|macro|LL_ADC_PATH_INTERNAL_VBAT
DECL|LL_ADC_PATH_INTERNAL_VREFINT|macro|LL_ADC_PATH_INTERNAL_VREFINT
DECL|LL_ADC_REG_CONV_CONTINUOUS|macro|LL_ADC_REG_CONV_CONTINUOUS
DECL|LL_ADC_REG_CONV_SINGLE|macro|LL_ADC_REG_CONV_SINGLE
DECL|LL_ADC_REG_DMA_TRANSFER_LIMITED|macro|LL_ADC_REG_DMA_TRANSFER_LIMITED
DECL|LL_ADC_REG_DMA_TRANSFER_NONE|macro|LL_ADC_REG_DMA_TRANSFER_NONE
DECL|LL_ADC_REG_DMA_TRANSFER_UNLIMITED|macro|LL_ADC_REG_DMA_TRANSFER_UNLIMITED
DECL|LL_ADC_REG_GetContinuousMode|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetDMATransfer|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetOverrun|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetSequencerChannels|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerChannels(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetSequencerDiscont|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetSequencerScanDirection|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerScanDirection(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetTriggerEdge|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetTriggerSource|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_InitTypeDef|typedef|} LL_ADC_REG_InitTypeDef;
DECL|LL_ADC_REG_IsConversionOngoing|function|__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_IsStopConversionOngoing|function|__STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_IsTriggerSourceSWStart|function|__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_OVR_DATA_OVERWRITTEN|macro|LL_ADC_REG_OVR_DATA_OVERWRITTEN
DECL|LL_ADC_REG_OVR_DATA_PRESERVED|macro|LL_ADC_REG_OVR_DATA_PRESERVED
DECL|LL_ADC_REG_ReadConversionData10|function|__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_ReadConversionData12|function|__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_ReadConversionData32|function|__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_ReadConversionData6|function|__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_ReadConversionData8|function|__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_SEQ_DISCONT_1RANK|macro|LL_ADC_REG_SEQ_DISCONT_1RANK
DECL|LL_ADC_REG_SEQ_DISCONT_DISABLE|macro|LL_ADC_REG_SEQ_DISCONT_DISABLE
DECL|LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD|macro|LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD
DECL|LL_ADC_REG_SEQ_SCAN_DIR_FORWARD|macro|LL_ADC_REG_SEQ_SCAN_DIR_FORWARD
DECL|LL_ADC_REG_SetContinuousMode|function|__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
DECL|LL_ADC_REG_SetDMATransfer|function|__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
DECL|LL_ADC_REG_SetOverrun|function|__STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
DECL|LL_ADC_REG_SetSequencerChAdd|function|__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
DECL|LL_ADC_REG_SetSequencerChRem|function|__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
DECL|LL_ADC_REG_SetSequencerChannels|function|__STATIC_INLINE void LL_ADC_REG_SetSequencerChannels(ADC_TypeDef *ADCx, uint32_t Channel)
DECL|LL_ADC_REG_SetSequencerDiscont|function|__STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
DECL|LL_ADC_REG_SetSequencerScanDirection|function|__STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirection)
DECL|LL_ADC_REG_SetTriggerEdge|function|__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
DECL|LL_ADC_REG_SetTriggerSource|function|__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
DECL|LL_ADC_REG_StartConversion|function|__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_StopConversion|function|__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_TRIG_EXT_FALLING|macro|LL_ADC_REG_TRIG_EXT_FALLING
DECL|LL_ADC_REG_TRIG_EXT_RISINGFALLING|macro|LL_ADC_REG_TRIG_EXT_RISINGFALLING
DECL|LL_ADC_REG_TRIG_EXT_RISING|macro|LL_ADC_REG_TRIG_EXT_RISING
DECL|LL_ADC_REG_TRIG_EXT_TIM15_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM15_TRGO
DECL|LL_ADC_REG_TRIG_EXT_TIM1_CH4|macro|LL_ADC_REG_TRIG_EXT_TIM1_CH4
DECL|LL_ADC_REG_TRIG_EXT_TIM1_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM1_TRGO
DECL|LL_ADC_REG_TRIG_EXT_TIM2_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM2_TRGO
DECL|LL_ADC_REG_TRIG_EXT_TIM3_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM3_TRGO
DECL|LL_ADC_REG_TRIG_SOFTWARE|macro|LL_ADC_REG_TRIG_SOFTWARE
DECL|LL_ADC_RESOLUTION_10B|macro|LL_ADC_RESOLUTION_10B
DECL|LL_ADC_RESOLUTION_12B|macro|LL_ADC_RESOLUTION_12B
DECL|LL_ADC_RESOLUTION_6B|macro|LL_ADC_RESOLUTION_6B
DECL|LL_ADC_RESOLUTION_8B|macro|LL_ADC_RESOLUTION_8B
DECL|LL_ADC_ReadReg|macro|LL_ADC_ReadReg
DECL|LL_ADC_SAMPLINGTIME_13CYCLES_5|macro|LL_ADC_SAMPLINGTIME_13CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_1CYCLE_5|macro|LL_ADC_SAMPLINGTIME_1CYCLE_5
DECL|LL_ADC_SAMPLINGTIME_239CYCLES_5|macro|LL_ADC_SAMPLINGTIME_239CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_28CYCLES_5|macro|LL_ADC_SAMPLINGTIME_28CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_41CYCLES_5|macro|LL_ADC_SAMPLINGTIME_41CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_55CYCLES_5|macro|LL_ADC_SAMPLINGTIME_55CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_71CYCLES_5|macro|LL_ADC_SAMPLINGTIME_71CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_7CYCLES_5|macro|LL_ADC_SAMPLINGTIME_7CYCLES_5
DECL|LL_ADC_SetAnalogWDMonitChannels|function|__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDChannelGroup)
DECL|LL_ADC_SetAnalogWDThresholds|function|__STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)
DECL|LL_ADC_SetClock|function|__STATIC_INLINE void LL_ADC_SetClock(ADC_TypeDef *ADCx, uint32_t ClockSource)
DECL|LL_ADC_SetCommonPathInternalCh|function|__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
DECL|LL_ADC_SetDataAlignment|function|__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
DECL|LL_ADC_SetLowPowerMode|function|__STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
DECL|LL_ADC_SetResolution|function|__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
DECL|LL_ADC_SetSamplingTimeCommonChannels|function|__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTime)
DECL|LL_ADC_StartCalibration|function|__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
DECL|LL_ADC_WriteReg|macro|LL_ADC_WriteReg
DECL|LowPowerMode|member|uint32_t LowPowerMode; /*!< Set ADC low power mode.
DECL|Overrun|member|uint32_t Overrun; /*!< Set ADC group regular behavior in case of overrun:
DECL|Resolution|member|uint32_t Resolution; /*!< Set ADC resolution.
DECL|SequencerDiscont|member|uint32_t SequencerDiscont; /*!< Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.
DECL|TEMPSENSOR_CAL1_ADDR|macro|TEMPSENSOR_CAL1_ADDR
DECL|TEMPSENSOR_CAL1_TEMP|macro|TEMPSENSOR_CAL1_TEMP
DECL|TEMPSENSOR_CAL2_ADDR|macro|TEMPSENSOR_CAL2_ADDR
DECL|TEMPSENSOR_CAL2_TEMP|macro|TEMPSENSOR_CAL2_TEMP
DECL|TEMPSENSOR_CAL_VREFANALOG|macro|TEMPSENSOR_CAL_VREFANALOG
DECL|TriggerSource|member|uint32_t TriggerSource; /*!< Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).
DECL|VREFINT_CAL_ADDR|macro|VREFINT_CAL_ADDR
DECL|VREFINT_CAL_VREF|macro|VREFINT_CAL_VREF
DECL|__LL_ADC_ANALOGWD_CHANNEL_GROUP|macro|__LL_ADC_ANALOGWD_CHANNEL_GROUP
DECL|__LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION|macro|__LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
DECL|__LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION|macro|__LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION
DECL|__LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW|macro|__LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW
DECL|__LL_ADC_CALC_DATA_TO_VOLTAGE|macro|__LL_ADC_CALC_DATA_TO_VOLTAGE
DECL|__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS|macro|__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS
DECL|__LL_ADC_CALC_TEMPERATURE|macro|__LL_ADC_CALC_TEMPERATURE
DECL|__LL_ADC_CALC_VREFANALOG_VOLTAGE|macro|__LL_ADC_CALC_VREFANALOG_VOLTAGE
DECL|__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL|macro|__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL
DECL|__LL_ADC_CHANNEL_TO_DECIMAL_NB|macro|__LL_ADC_CHANNEL_TO_DECIMAL_NB
DECL|__LL_ADC_COMMON_INSTANCE|macro|__LL_ADC_COMMON_INSTANCE
DECL|__LL_ADC_CONVERT_DATA_RESOLUTION|macro|__LL_ADC_CONVERT_DATA_RESOLUTION
DECL|__LL_ADC_DECIMAL_NB_TO_CHANNEL|macro|__LL_ADC_DECIMAL_NB_TO_CHANNEL
DECL|__LL_ADC_DIGITAL_SCALE|macro|__LL_ADC_DIGITAL_SCALE
DECL|__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE|macro|__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE
DECL|__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE|macro|__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE
DECL|__LL_ADC_IS_CHANNEL_INTERNAL|macro|__LL_ADC_IS_CHANNEL_INTERNAL
DECL|__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE|macro|__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE
DECL|__STM32F0xx_LL_ADC_H|macro|__STM32F0xx_LL_ADC_H
