Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jun 23 15:50:47 2023
| Host         : ef90e86c16f4 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LIB_LCD_INTESC_REVD_timing_summary_routed.rpt -pb LIB_LCD_INTESC_REVD_timing_summary_routed.pb -rpx LIB_LCD_INTESC_REVD_timing_summary_routed.rpx -warn_on_violation
| Design       : LIB_LCD_INTESC_REVD
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  164         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (397)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 164 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (397)
--------------------------------------------------
 There are 397 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  407          inf        0.000                      0                  407           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           407 Endpoints
Min Delay           407 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/ciclo_enable_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ENA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.205ns  (logic 5.899ns (48.334%)  route 6.306ns (51.666%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT1=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  u1/ciclo_enable_reg[10]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u1/ciclo_enable_reg[10]/Q
                         net (fo=17, routed)          0.677     1.195    u1/ciclo_enable[10]
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.124     1.319 r  u1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.319    u1/i__carry_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.889 r  u1/i__carry_i_2__0/CO[2]
                         net (fo=2, routed)           0.437     2.326    u1/ENA3[5]
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.313     2.639 r  u1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.639    u1/i__carry__0_i_5_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.152 r  u1/p_1_out_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.152    u1/p_1_out_inferred__3/i__carry__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.269 r  u1/p_1_out_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.269    u1/p_1_out_inferred__3/i__carry__1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.386 f  u1/p_1_out_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.884     4.270    u1/p_1_out_inferred__3/i__carry__2_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124     4.394 r  u1/ENA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.308     8.702    ENA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    12.205 r  ENA_OBUF_inst/O
                         net (fo=0)                   0.000    12.205    ENA
    A15                                                               r  ENA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/vec_c_char_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.541ns  (logic 1.368ns (16.016%)  route 7.173ns (83.984%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[0]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/dir_mem_s_reg[0]/Q
                         net (fo=21, routed)          1.509     2.027    u1/DIR_MEM[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.151 f  u1/minusOp_carry__0_i_2/O
                         net (fo=24, routed)          1.396     3.546    u1/INST[0][5]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.152     3.698 r  u1/vec_l_ram[0]_i_2/O
                         net (fo=5, routed)           0.802     4.500    u1/vec_l_ram[0]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.326     4.826 f  u1/vec_l_ram[2]_i_2/O
                         net (fo=2, routed)           1.114     5.940    u1/vec_l_ram[2]_i_2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  u1/vec_ram[6]_i_2/O
                         net (fo=1, routed)           0.802     6.866    u1/vec_ram[6]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  u1/vec_ram[6]_i_1/O
                         net (fo=24, routed)          1.551     8.541    u1/vec_ram[6]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  u1/vec_c_char_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/vec_c_char_reg[32]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.541ns  (logic 1.368ns (16.016%)  route 7.173ns (83.984%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[0]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/dir_mem_s_reg[0]/Q
                         net (fo=21, routed)          1.509     2.027    u1/DIR_MEM[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.151 f  u1/minusOp_carry__0_i_2/O
                         net (fo=24, routed)          1.396     3.546    u1/INST[0][5]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.152     3.698 r  u1/vec_l_ram[0]_i_2/O
                         net (fo=5, routed)           0.802     4.500    u1/vec_l_ram[0]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.326     4.826 f  u1/vec_l_ram[2]_i_2/O
                         net (fo=2, routed)           1.114     5.940    u1/vec_l_ram[2]_i_2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  u1/vec_ram[6]_i_2/O
                         net (fo=1, routed)           0.802     6.866    u1/vec_ram[6]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  u1/vec_ram[6]_i_1/O
                         net (fo=24, routed)          1.551     8.541    u1/vec_ram[6]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  u1/vec_c_char_reg[32]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/vec_c_char_reg[39]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.541ns  (logic 1.368ns (16.016%)  route 7.173ns (83.984%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[0]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/dir_mem_s_reg[0]/Q
                         net (fo=21, routed)          1.509     2.027    u1/DIR_MEM[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.151 f  u1/minusOp_carry__0_i_2/O
                         net (fo=24, routed)          1.396     3.546    u1/INST[0][5]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.152     3.698 r  u1/vec_l_ram[0]_i_2/O
                         net (fo=5, routed)           0.802     4.500    u1/vec_l_ram[0]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.326     4.826 f  u1/vec_l_ram[2]_i_2/O
                         net (fo=2, routed)           1.114     5.940    u1/vec_l_ram[2]_i_2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  u1/vec_ram[6]_i_2/O
                         net (fo=1, routed)           0.802     6.866    u1/vec_ram[6]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  u1/vec_ram[6]_i_1/O
                         net (fo=24, routed)          1.551     8.541    u1/vec_ram[6]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  u1/vec_c_char_reg[39]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/vec_ram_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.541ns  (logic 1.368ns (16.016%)  route 7.173ns (83.984%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[0]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/dir_mem_s_reg[0]/Q
                         net (fo=21, routed)          1.509     2.027    u1/DIR_MEM[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.151 f  u1/minusOp_carry__0_i_2/O
                         net (fo=24, routed)          1.396     3.546    u1/INST[0][5]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.152     3.698 r  u1/vec_l_ram[0]_i_2/O
                         net (fo=5, routed)           0.802     4.500    u1/vec_l_ram[0]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.326     4.826 f  u1/vec_l_ram[2]_i_2/O
                         net (fo=2, routed)           1.114     5.940    u1/vec_l_ram[2]_i_2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  u1/vec_ram[6]_i_2/O
                         net (fo=1, routed)           0.802     6.866    u1/vec_ram[6]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  u1/vec_ram[6]_i_1/O
                         net (fo=24, routed)          1.551     8.541    u1/vec_ram[6]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  u1/vec_ram_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/RS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.375ns  (logic 4.023ns (48.036%)  route 4.352ns (51.964%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  u1/RS_reg/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/RS_reg/Q
                         net (fo=1, routed)           4.352     4.870    RS_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505     8.375 r  RS_OBUF_inst/O
                         net (fo=0)                   0.000     8.375    RS
    C15                                                               r  RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/vec_c_char_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 1.368ns (16.379%)  route 6.984ns (83.621%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[0]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/dir_mem_s_reg[0]/Q
                         net (fo=21, routed)          1.509     2.027    u1/DIR_MEM[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.151 f  u1/minusOp_carry__0_i_2/O
                         net (fo=24, routed)          1.396     3.546    u1/INST[0][5]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.152     3.698 r  u1/vec_l_ram[0]_i_2/O
                         net (fo=5, routed)           0.802     4.500    u1/vec_l_ram[0]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.326     4.826 f  u1/vec_l_ram[2]_i_2/O
                         net (fo=2, routed)           1.114     5.940    u1/vec_l_ram[2]_i_2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  u1/vec_ram[6]_i_2/O
                         net (fo=1, routed)           0.802     6.866    u1/vec_ram[6]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  u1/vec_ram[6]_i_1/O
                         net (fo=24, routed)          1.362     8.352    u1/vec_ram[6]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  u1/vec_c_char_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/vec_c_char_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 1.368ns (16.379%)  route 6.984ns (83.621%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[0]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/dir_mem_s_reg[0]/Q
                         net (fo=21, routed)          1.509     2.027    u1/DIR_MEM[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.151 f  u1/minusOp_carry__0_i_2/O
                         net (fo=24, routed)          1.396     3.546    u1/INST[0][5]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.152     3.698 r  u1/vec_l_ram[0]_i_2/O
                         net (fo=5, routed)           0.802     4.500    u1/vec_l_ram[0]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.326     4.826 f  u1/vec_l_ram[2]_i_2/O
                         net (fo=2, routed)           1.114     5.940    u1/vec_l_ram[2]_i_2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  u1/vec_ram[6]_i_2/O
                         net (fo=1, routed)           0.802     6.866    u1/vec_ram[6]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  u1/vec_ram[6]_i_1/O
                         net (fo=24, routed)          1.362     8.352    u1/vec_ram[6]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  u1/vec_c_char_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/vec_c_char_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 1.368ns (16.379%)  route 6.984ns (83.621%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[0]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/dir_mem_s_reg[0]/Q
                         net (fo=21, routed)          1.509     2.027    u1/DIR_MEM[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.151 f  u1/minusOp_carry__0_i_2/O
                         net (fo=24, routed)          1.396     3.546    u1/INST[0][5]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.152     3.698 r  u1/vec_l_ram[0]_i_2/O
                         net (fo=5, routed)           0.802     4.500    u1/vec_l_ram[0]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.326     4.826 f  u1/vec_l_ram[2]_i_2/O
                         net (fo=2, routed)           1.114     5.940    u1/vec_l_ram[2]_i_2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  u1/vec_ram[6]_i_2/O
                         net (fo=1, routed)           0.802     6.866    u1/vec_ram[6]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  u1/vec_ram[6]_i_1/O
                         net (fo=24, routed)          1.362     8.352    u1/vec_ram[6]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  u1/vec_c_char_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/vec_ram_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 1.368ns (16.379%)  route 6.984ns (83.621%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[0]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/dir_mem_s_reg[0]/Q
                         net (fo=21, routed)          1.509     2.027    u1/DIR_MEM[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124     2.151 f  u1/minusOp_carry__0_i_2/O
                         net (fo=24, routed)          1.396     3.546    u1/INST[0][5]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.152     3.698 r  u1/vec_l_ram[0]_i_2/O
                         net (fo=5, routed)           0.802     4.500    u1/vec_l_ram[0]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.326     4.826 f  u1/vec_l_ram[2]_i_2/O
                         net (fo=2, routed)           1.114     5.940    u1/vec_l_ram[2]_i_2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  u1/vec_ram[6]_i_2/O
                         net (fo=1, routed)           0.802     6.866    u1/vec_ram[6]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  u1/vec_ram[6]_i_1/O
                         net (fo=24, routed)          1.362     8.352    u1/vec_ram[6]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  u1/vec_ram_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/dir_salto_mem_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/dir_mem_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE                         0.000     0.000 r  u1/dir_salto_mem_reg[3]/C
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/dir_salto_mem_reg[3]/Q
                         net (fo=1, routed)           0.080     0.221    u1/dir_salto_mem[3]
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.266 r  u1/dir_mem_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.266    u1/p_0_in[3]
    SLICE_X8Y9           FDRE                                         r  u1/dir_mem_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_salto_mem_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/dir_mem_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE                         0.000     0.000 r  u1/dir_salto_mem_reg[0]/C
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/dir_salto_mem_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    u1/dir_salto_mem[0]
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  u1/dir_mem_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    u1/p_0_in[0]
    SLICE_X8Y9           FDRE                                         r  u1/dir_mem_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_down/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_down/flipflops_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.338%)  route 0.148ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  debounce_down/flipflops_reg[0]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_down/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.148     0.276    debounce_down/flipflops_reg_n_0_[0]
    SLICE_X1Y18          FDRE                                         r  debounce_down/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_up/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_up/flipflops_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.338%)  route 0.148ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  debounce_up/flipflops_reg[0]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_up/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.148     0.276    debounce_up/flipflops_reg_n_0_[0]
    SLICE_X1Y12          FDRE                                         r  debounce_up/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_down/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_down/result_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  debounce_down/flipflops_reg[0]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_down/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.083     0.211    debounce_down/flipflops_reg_n_0_[0]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.099     0.310 r  debounce_down/result_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    debounce_down/result_i_1__0_n_0
    SLICE_X1Y18          FDRE                                         r  debounce_down/result_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_up/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_up/result_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  debounce_up/flipflops_reg[0]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_up/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.083     0.211    debounce_up/flipflops_reg_n_0_[0]
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.099     0.310 r  debounce_up/result_i_1/O
                         net (fo=1, routed)           0.000     0.310    debounce_up/result_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  debounce_up/result_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/dir_salto_mem_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (52.134%)  route 0.151ns (47.866%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[3]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/dir_mem_s_reg[3]/Q
                         net (fo=15, routed)          0.151     0.315    u1/DIR_MEM[3]
    SLICE_X9Y9           FDRE                                         r  u1/dir_salto_mem_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/dir_salto_mem_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (52.134%)  route 0.151ns (47.866%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/dir_mem_s_reg[4]/Q
                         net (fo=17, routed)          0.151     0.315    u1/DIR_MEM[4]
    SLICE_X9Y9           FDRE                                         r  u1/dir_salto_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_edo_enable_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/FSM_onehot_edo_enable_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.061%)  route 0.134ns (41.939%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  u1/FSM_onehot_edo_enable_reg[0]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/FSM_onehot_edo_enable_reg[0]/Q
                         net (fo=5, routed)           0.134     0.275    u1/FSM_onehot_edo_enable_reg_n_0_[0]
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.045     0.320 r  u1/FSM_onehot_edo_enable[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    u1/FSM_onehot_edo_enable[0]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  u1/FSM_onehot_edo_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_salto_mem_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/dir_mem_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE                         0.000     0.000 r  u1/dir_salto_mem_reg[2]/C
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/dir_salto_mem_reg[2]/Q
                         net (fo=1, routed)           0.138     0.279    u1/dir_salto_mem[2]
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.045     0.324 r  u1/dir_mem_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.324    u1/p_0_in[2]
    SLICE_X8Y9           FDRE                                         r  u1/dir_mem_s_reg[2]/D
  -------------------------------------------------------------------    -------------------





