// Seed: 764712647
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign module_1.type_24 = 0;
  assign id_1 = id_2;
  assign id_1 = -1;
endmodule
module module_1 (
    input  tri   id_0,
    input  logic id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output logic id_4,
    output wire  id_5,
    output logic id_6,
    output wor   id_7,
    input  tri1  id_8,
    input  logic id_9,
    input  tri0  id_10
);
  always
  fork
    id_4 <= 1'h0;
    begin : LABEL_0
      id_6 <= id_9;
    end
  join
  logic id_12 = id_1;
  initial id_6 = id_1;
  wire id_13, id_14;
  wire id_15;
  assign id_5 = id_12 ? (1) : -1;
  wire id_16, id_17, id_18, id_19;
  module_0 modCall_1 (
      id_19,
      id_19
  );
endmodule
