ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Error_Handler,"ax",%progbits
  20              		.align	1
  21              		.global	Error_Handler
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	Error_Handler:
  27              	.LFB293:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "led.h"
  22:Core/Src/main.c **** #include "adc.h"
  23:Core/Src/main.c **** #include "spi.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** #include "timer.h"
  27:Core/Src/main.c **** #include "math.h"
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 2


  31:Core/Src/main.c **** #include "shell_port.h"
  32:Core/Src/main.c **** #include "stdint.h"
  33:Core/Src/main.c **** #include <stdio.h>
  34:Core/Src/main.c **** #include <string.h>
  35:Core/Src/main.c **** #include <stdarg.h>
  36:Core/Src/main.c **** #include "rs485.h"
  37:Core/Src/main.c **** #include "W25QXX.h"
  38:Core/Src/main.c **** #include "ATGM332D.h"
  39:Core/Src/main.c **** #include "EC2x.h"
  40:Core/Src/main.c **** #include "SX1278.h"
  41:Core/Src/main.c **** // #include "y_lora.h"
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END Includes */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  47:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PTD */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  52:Core/Src/main.c **** /* USER CODE BEGIN PD */
  53:Core/Src/main.c **** /* USER CODE END PD */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PM */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE BEGIN PV */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PV */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  67:Core/Src/main.c **** void SystemClock_Config(void);
  68:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END PFP */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  73:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END 0 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /**
  78:Core/Src/main.c ****   * @brief  The application entry point.
  79:Core/Src/main.c ****   * @retval int
  80:Core/Src/main.c ****   */
  81:Core/Src/main.c **** int main(void)
  82:Core/Src/main.c **** {
  83:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END 1 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 3


  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  90:Core/Src/main.c ****   HAL_Init();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  93:Core/Src/main.c ****   timer_init();//定时事件列表初始化，需要在时基更新函数运行之前进行
  94:Core/Src/main.c ****   /* USER CODE END Init */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Configure the system clock */
  97:Core/Src/main.c ****   SystemClock_Config();
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE END SysInit */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Initialize all configured peripherals */
 104:Core/Src/main.c ****   MX_GPIO_Init();
 105:Core/Src/main.c ****   LED_Init(&dev_led[0]);
 106:Core/Src/main.c ****   LED_Init(&dev_led[1]);
 107:Core/Src/main.c ****   MX_ADC1_Init();
 108:Core/Src/main.c ****   MX_SPI2_Init();
 109:Core/Src/main.c ****   MX_SPI3_Init();
 110:Core/Src/main.c ****   MX_USART1_UART_Init();
 111:Core/Src/main.c ****   MX_USART2_UART_Init();
 112:Core/Src/main.c ****   MX_USART3_UART_Init();
 113:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 114:Core/Src/main.c ****   /* TODO:fix shell initialize */
 115:Core/Src/main.c ****   User_Shell_Init();
 116:Core/Src/main.c ****   BSP_W25Qx_Init();
 117:Core/Src/main.c ****   bds_dev = atgm_open("uart2/bds_0");
 118:Core/Src/main.c ****   ec2x_open("uart1/ec200s");
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   //Lora_Init();
 122:Core/Src/main.c ****   SX1278_init(&Lora_dev[0], Lora_dev[0].frequency, Lora_dev[0].power,
 123:Core/Src/main.c **** 		Lora_dev[0].LoRa_SF, Lora_dev[0].LoRa_BW, Lora_dev[0].LoRa_CR,
 124:Core/Src/main.c **** 		Lora_dev[0].LoRa_CRC_sum, Lora_dev[0].packetLength);
 125:Core/Src/main.c ****    SX1278_receive(&Lora_dev[0], 100, 500);
 126:Core/Src/main.c ****   SX1278_init(&Lora_dev[1], Lora_dev[1].frequency, Lora_dev[0].power,
 127:Core/Src/main.c **** 		Lora_dev[0].LoRa_SF, Lora_dev[0].LoRa_BW, Lora_dev[0].LoRa_CR,
 128:Core/Src/main.c **** 		Lora_dev[0].LoRa_CRC_sum, Lora_dev[0].packetLength);
 129:Core/Src/main.c ****    SX1278_receive(&Lora_dev[1], 100, 500);
 130:Core/Src/main.c ****   /* USER CODE END 2 */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* Infinite loop */
 133:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 134:Core/Src/main.c ****  
 135:Core/Src/main.c ****   while (1)
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****    
 138:Core/Src/main.c ****     /* USER CODE END WHILE */
 139:Core/Src/main.c ****     /* ADC 电压监测接口测试*/
 140:Core/Src/main.c ****     Battery_Test();
 141:Core/Src/main.c ****     /* LED 测试 */ 
 142:Core/Src/main.c ****     // LED_Blink(&dev_led[0],500,10); //LED0每隔500ms翻转一次
 143:Core/Src/main.c ****     // LED_Blink(&dev_led[1],1000,10);//LED1每个1000ms翻转一次
 144:Core/Src/main.c ****     /* 亮度监测接口测试 */
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 4


 145:Core/Src/main.c ****     LDR_Value_Get();
 146:Core/Src/main.c ****     /* RS485接口测试 */
 147:Core/Src/main.c ****     RS485_Test("RS485 TRANSMIT TEST\r\n");
 148:Core/Src/main.c ****      /* Flash 接口测试 */
 149:Core/Src/main.c ****     Flash_Test();
 150:Core/Src/main.c ****      /* LORA 1发送 LORA2 接收测试*/
 151:Core/Src/main.c ****     LORA_Send(0,"lora_dev 0 tx test\r\n",4000);
 152:Core/Src/main.c ****      /* LORA2发送 LORA1 接收测试*/
 153:Core/Src/main.c ****     LORA_Send(1,"lora_dev 1 tx test\r\n",4000);
 154:Core/Src/main.c ****      /* ATGM223D接口测试 */
 155:Core/Src/main.c ****     BDS_Test("read",0);
 156:Core/Src/main.c ****      /* Cat-1 测试 */
 157:Core/Src/main.c ****     ec2x_tcp_connect(0);
 158:Core/Src/main.c ****     while(1)
 159:Core/Src/main.c ****       Delay_ms(100);
 160:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c ****   /* USER CODE END 3 */
 163:Core/Src/main.c **** }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** /**
 166:Core/Src/main.c ****   * @brief System Clock Configuration
 167:Core/Src/main.c ****   * @retval None
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c **** void SystemClock_Config(void)
 170:Core/Src/main.c **** {
 171:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 172:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 175:Core/Src/main.c ****   */
 176:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 177:Core/Src/main.c ****   {
 178:Core/Src/main.c ****     Error_Handler();
 179:Core/Src/main.c ****   }
 180:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 181:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 182:Core/Src/main.c ****   */
 183:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 184:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 20;
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 192:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c ****     Error_Handler();
 195:Core/Src/main.c ****   }
 196:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 197:Core/Src/main.c ****   */
 198:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 199:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 200:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 201:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 5


 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****     Error_Handler();
 208:Core/Src/main.c ****   }
 209:Core/Src/main.c **** }
 210:Core/Src/main.c **** /* USER CODE END 4 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /**
 213:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 214:Core/Src/main.c ****   * @retval None
 215:Core/Src/main.c ****   */
 216:Core/Src/main.c **** void Error_Handler(void)
 217:Core/Src/main.c **** {
  29              		.loc 1 217 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 218:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 219:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 220:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 220 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 6


  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 7


  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 8


 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 9


 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 207 27 view .LVU2
  40              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 209 3 view .LVU3
  42              		.syntax unified
  43              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 221:Core/Src/main.c ****   while (1)
  51              		.loc 1 221 3 discriminator 1 view .LVU4
 222:Core/Src/main.c ****   {
 223:Core/Src/main.c ****   }
  52              		.loc 1 223 3 discriminator 1 view .LVU5
 221:Core/Src/main.c ****   while (1)
  53              		.loc 1 221 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE293:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	SystemClock_Config:
  66              	.LFB292:
 170:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  67              		.loc 1 170 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 88
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71 0000 00B5     		push	{lr}
  72              	.LCFI0:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 14, -4
  75 0002 97B0     		sub	sp, sp, #92
  76              	.LCFI1:
  77              		.cfi_def_cfa_offset 96
 171:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  78              		.loc 1 171 3 view .LVU8
 171:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 171 22 is_stmt 0 view .LVU9
  80 0004 4422     		movs	r2, #68
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 10


  81 0006 0021     		movs	r1, #0
  82 0008 05A8     		add	r0, sp, #20
  83 000a FFF7FEFF 		bl	memset
  84              	.LVL0:
 172:Core/Src/main.c **** 
  85              		.loc 1 172 3 is_stmt 1 view .LVU10
 172:Core/Src/main.c **** 
  86              		.loc 1 172 22 is_stmt 0 view .LVU11
  87 000e 0023     		movs	r3, #0
  88 0010 0093     		str	r3, [sp]
  89 0012 0193     		str	r3, [sp, #4]
  90 0014 0293     		str	r3, [sp, #8]
  91 0016 0393     		str	r3, [sp, #12]
  92 0018 0493     		str	r3, [sp, #16]
 176:Core/Src/main.c ****   {
  93              		.loc 1 176 3 is_stmt 1 view .LVU12
 176:Core/Src/main.c ****   {
  94              		.loc 1 176 7 is_stmt 0 view .LVU13
  95 001a 4FF40070 		mov	r0, #512
  96 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
  97              	.LVL1:
 176:Core/Src/main.c ****   {
  98              		.loc 1 176 6 view .LVU14
  99 0022 18BB     		cbnz	r0, .L8
 183:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 100              		.loc 1 183 3 is_stmt 1 view .LVU15
 183:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 101              		.loc 1 183 36 is_stmt 0 view .LVU16
 102 0024 0122     		movs	r2, #1
 103 0026 0592     		str	r2, [sp, #20]
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 104              		.loc 1 184 3 is_stmt 1 view .LVU17
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 105              		.loc 1 184 30 is_stmt 0 view .LVU18
 106 0028 4FF48033 		mov	r3, #65536
 107 002c 0693     		str	r3, [sp, #24]
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 108              		.loc 1 185 3 is_stmt 1 view .LVU19
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 109              		.loc 1 185 34 is_stmt 0 view .LVU20
 110 002e 0223     		movs	r3, #2
 111 0030 0F93     		str	r3, [sp, #60]
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 112              		.loc 1 186 3 is_stmt 1 view .LVU21
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 113              		.loc 1 186 35 is_stmt 0 view .LVU22
 114 0032 0321     		movs	r1, #3
 115 0034 1091     		str	r1, [sp, #64]
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 20;
 116              		.loc 1 187 3 is_stmt 1 view .LVU23
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 20;
 117              		.loc 1 187 30 is_stmt 0 view .LVU24
 118 0036 1192     		str	r2, [sp, #68]
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 119              		.loc 1 188 3 is_stmt 1 view .LVU25
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 120              		.loc 1 188 30 is_stmt 0 view .LVU26
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 11


 121 0038 1422     		movs	r2, #20
 122 003a 1292     		str	r2, [sp, #72]
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 123              		.loc 1 189 3 is_stmt 1 view .LVU27
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 124              		.loc 1 189 30 is_stmt 0 view .LVU28
 125 003c 0722     		movs	r2, #7
 126 003e 1392     		str	r2, [sp, #76]
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 127              		.loc 1 190 3 is_stmt 1 view .LVU29
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 128              		.loc 1 190 30 is_stmt 0 view .LVU30
 129 0040 1493     		str	r3, [sp, #80]
 191:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 130              		.loc 1 191 3 is_stmt 1 view .LVU31
 191:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 131              		.loc 1 191 30 is_stmt 0 view .LVU32
 132 0042 1593     		str	r3, [sp, #84]
 192:Core/Src/main.c ****   {
 133              		.loc 1 192 3 is_stmt 1 view .LVU33
 192:Core/Src/main.c ****   {
 134              		.loc 1 192 7 is_stmt 0 view .LVU34
 135 0044 05A8     		add	r0, sp, #20
 136 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 137              	.LVL2:
 192:Core/Src/main.c ****   {
 138              		.loc 1 192 6 view .LVU35
 139 004a 88B9     		cbnz	r0, .L9
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 140              		.loc 1 198 3 is_stmt 1 view .LVU36
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 141              		.loc 1 198 31 is_stmt 0 view .LVU37
 142 004c 0F23     		movs	r3, #15
 143 004e 0093     		str	r3, [sp]
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 144              		.loc 1 200 3 is_stmt 1 view .LVU38
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 145              		.loc 1 200 34 is_stmt 0 view .LVU39
 146 0050 0323     		movs	r3, #3
 147 0052 0193     		str	r3, [sp, #4]
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 148              		.loc 1 201 3 is_stmt 1 view .LVU40
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 149              		.loc 1 201 35 is_stmt 0 view .LVU41
 150 0054 0023     		movs	r3, #0
 151 0056 0293     		str	r3, [sp, #8]
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 152              		.loc 1 202 3 is_stmt 1 view .LVU42
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 153              		.loc 1 202 36 is_stmt 0 view .LVU43
 154 0058 0393     		str	r3, [sp, #12]
 203:Core/Src/main.c **** 
 155              		.loc 1 203 3 is_stmt 1 view .LVU44
 203:Core/Src/main.c **** 
 156              		.loc 1 203 36 is_stmt 0 view .LVU45
 157 005a 0493     		str	r3, [sp, #16]
 205:Core/Src/main.c ****   {
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 12


 158              		.loc 1 205 3 is_stmt 1 view .LVU46
 205:Core/Src/main.c ****   {
 159              		.loc 1 205 7 is_stmt 0 view .LVU47
 160 005c 0421     		movs	r1, #4
 161 005e 6846     		mov	r0, sp
 162 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 163              	.LVL3:
 205:Core/Src/main.c ****   {
 164              		.loc 1 205 6 view .LVU48
 165 0064 30B9     		cbnz	r0, .L10
 209:Core/Src/main.c **** /* USER CODE END 4 */
 166              		.loc 1 209 1 view .LVU49
 167 0066 17B0     		add	sp, sp, #92
 168              	.LCFI2:
 169              		.cfi_remember_state
 170              		.cfi_def_cfa_offset 4
 171              		@ sp needed
 172 0068 5DF804FB 		ldr	pc, [sp], #4
 173              	.L8:
 174              	.LCFI3:
 175              		.cfi_restore_state
 178:Core/Src/main.c ****   }
 176              		.loc 1 178 5 is_stmt 1 view .LVU50
 177 006c FFF7FEFF 		bl	Error_Handler
 178              	.LVL4:
 179              	.L9:
 194:Core/Src/main.c ****   }
 180              		.loc 1 194 5 view .LVU51
 181 0070 FFF7FEFF 		bl	Error_Handler
 182              	.LVL5:
 183              	.L10:
 207:Core/Src/main.c ****   }
 184              		.loc 1 207 5 view .LVU52
 185 0074 FFF7FEFF 		bl	Error_Handler
 186              	.LVL6:
 187              		.cfi_endproc
 188              	.LFE292:
 190              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 191              		.align	2
 192              	.LC0:
 193 0000 75617274 		.ascii	"uart2/bds_0\000"
 193      322F6264 
 193      735F3000 
 194              		.align	2
 195              	.LC1:
 196 000c 75617274 		.ascii	"uart1/ec200s\000"
 196      312F6563 
 196      32303073 
 196      00
 197 0019 000000   		.align	2
 198              	.LC2:
 199 001c 52533438 		.ascii	"RS485 TRANSMIT TEST\015\012\000"
 199      35205452 
 199      414E534D 
 199      49542054 
 199      4553540D 
 200 0032 0000     		.align	2
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 13


 201              	.LC3:
 202 0034 6C6F7261 		.ascii	"lora_dev 0 tx test\015\012\000"
 202      5F646576 
 202      20302074 
 202      78207465 
 202      73740D0A 
 203 0049 000000   		.align	2
 204              	.LC4:
 205 004c 6C6F7261 		.ascii	"lora_dev 1 tx test\015\012\000"
 205      5F646576 
 205      20312074 
 205      78207465 
 205      73740D0A 
 206 0061 000000   		.align	2
 207              	.LC5:
 208 0064 72656164 		.ascii	"read\000"
 208      00
 209              		.section	.text.main,"ax",%progbits
 210              		.align	1
 211              		.global	main
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	main:
 217              	.LFB291:
  82:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 218              		.loc 1 82 1 view -0
 219              		.cfi_startproc
 220              		@ Volatile: function does not return.
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223 0000 00B5     		push	{lr}
 224              	.LCFI4:
 225              		.cfi_def_cfa_offset 4
 226              		.cfi_offset 14, -4
 227 0002 87B0     		sub	sp, sp, #28
 228              	.LCFI5:
 229              		.cfi_def_cfa_offset 32
  90:Core/Src/main.c **** 
 230              		.loc 1 90 3 view .LVU54
 231 0004 FFF7FEFF 		bl	HAL_Init
 232              	.LVL7:
  93:Core/Src/main.c ****   /* USER CODE END Init */
 233              		.loc 1 93 3 view .LVU55
 234 0008 FFF7FEFF 		bl	timer_init
 235              	.LVL8:
  97:Core/Src/main.c **** 
 236              		.loc 1 97 3 view .LVU56
 237 000c FFF7FEFF 		bl	SystemClock_Config
 238              	.LVL9:
 104:Core/Src/main.c ****   LED_Init(&dev_led[0]);
 239              		.loc 1 104 3 view .LVU57
 240 0010 FFF7FEFF 		bl	MX_GPIO_Init
 241              	.LVL10:
 105:Core/Src/main.c ****   LED_Init(&dev_led[1]);
 242              		.loc 1 105 3 view .LVU58
 243 0014 384C     		ldr	r4, .L14
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 14


 244 0016 2046     		mov	r0, r4
 245 0018 FFF7FEFF 		bl	LED_Init
 246              	.LVL11:
 106:Core/Src/main.c ****   MX_ADC1_Init();
 247              		.loc 1 106 3 view .LVU59
 248 001c 04F10800 		add	r0, r4, #8
 249 0020 FFF7FEFF 		bl	LED_Init
 250              	.LVL12:
 107:Core/Src/main.c ****   MX_SPI2_Init();
 251              		.loc 1 107 3 view .LVU60
 252 0024 FFF7FEFF 		bl	MX_ADC1_Init
 253              	.LVL13:
 108:Core/Src/main.c ****   MX_SPI3_Init();
 254              		.loc 1 108 3 view .LVU61
 255 0028 FFF7FEFF 		bl	MX_SPI2_Init
 256              	.LVL14:
 109:Core/Src/main.c ****   MX_USART1_UART_Init();
 257              		.loc 1 109 3 view .LVU62
 258 002c FFF7FEFF 		bl	MX_SPI3_Init
 259              	.LVL15:
 110:Core/Src/main.c ****   MX_USART2_UART_Init();
 260              		.loc 1 110 3 view .LVU63
 261 0030 FFF7FEFF 		bl	MX_USART1_UART_Init
 262              	.LVL16:
 111:Core/Src/main.c ****   MX_USART3_UART_Init();
 263              		.loc 1 111 3 view .LVU64
 264 0034 FFF7FEFF 		bl	MX_USART2_UART_Init
 265              	.LVL17:
 112:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 266              		.loc 1 112 3 view .LVU65
 267 0038 FFF7FEFF 		bl	MX_USART3_UART_Init
 268              	.LVL18:
 115:Core/Src/main.c ****   BSP_W25Qx_Init();
 269              		.loc 1 115 3 view .LVU66
 270 003c FFF7FEFF 		bl	User_Shell_Init
 271              	.LVL19:
 116:Core/Src/main.c ****   bds_dev = atgm_open("uart2/bds_0");
 272              		.loc 1 116 3 view .LVU67
 273 0040 FFF7FEFF 		bl	BSP_W25Qx_Init
 274              	.LVL20:
 117:Core/Src/main.c ****   ec2x_open("uart1/ec200s");
 275              		.loc 1 117 3 view .LVU68
 117:Core/Src/main.c ****   ec2x_open("uart1/ec200s");
 276              		.loc 1 117 13 is_stmt 0 view .LVU69
 277 0044 2D48     		ldr	r0, .L14+4
 278 0046 FFF7FEFF 		bl	atgm_open
 279              	.LVL21:
 117:Core/Src/main.c ****   ec2x_open("uart1/ec200s");
 280              		.loc 1 117 11 view .LVU70
 281 004a 2D4B     		ldr	r3, .L14+8
 282 004c 1860     		str	r0, [r3]
 118:Core/Src/main.c **** 
 283              		.loc 1 118 3 is_stmt 1 view .LVU71
 284 004e 2D48     		ldr	r0, .L14+12
 285 0050 FFF7FEFF 		bl	ec2x_open
 286              	.LVL22:
 122:Core/Src/main.c **** 		Lora_dev[0].LoRa_SF, Lora_dev[0].LoRa_BW, Lora_dev[0].LoRa_CR,
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 15


 287              		.loc 1 122 3 view .LVU72
 288 0054 2C4C     		ldr	r4, .L14+16
 289 0056 637D     		ldrb	r3, [r4, #21]	@ zero_extendqisi2
 290 0058 0593     		str	r3, [sp, #20]
 291 005a 237D     		ldrb	r3, [r4, #20]	@ zero_extendqisi2
 292 005c 0493     		str	r3, [sp, #16]
 293 005e E37C     		ldrb	r3, [r4, #19]	@ zero_extendqisi2
 294 0060 0393     		str	r3, [sp, #12]
 295 0062 A37C     		ldrb	r3, [r4, #18]	@ zero_extendqisi2
 296 0064 0293     		str	r3, [sp, #8]
 297 0066 637C     		ldrb	r3, [r4, #17]	@ zero_extendqisi2
 298 0068 0193     		str	r3, [sp, #4]
 299 006a 237C     		ldrb	r3, [r4, #16]	@ zero_extendqisi2
 300 006c 0093     		str	r3, [sp]
 301 006e D4E90223 		ldrd	r2, [r4, #8]
 302 0072 2046     		mov	r0, r4
 303 0074 FFF7FEFF 		bl	SX1278_init
 304              	.LVL23:
 125:Core/Src/main.c ****   SX1278_init(&Lora_dev[1], Lora_dev[1].frequency, Lora_dev[0].power,
 305              		.loc 1 125 4 view .LVU73
 306 0078 4FF4FA72 		mov	r2, #500
 307 007c 6421     		movs	r1, #100
 308 007e 2046     		mov	r0, r4
 309 0080 FFF7FEFF 		bl	SX1278_receive
 310              	.LVL24:
 126:Core/Src/main.c **** 		Lora_dev[0].LoRa_SF, Lora_dev[0].LoRa_BW, Lora_dev[0].LoRa_CR,
 311              		.loc 1 126 3 view .LVU74
 312 0084 04F58C75 		add	r5, r4, #280
 313 0088 637D     		ldrb	r3, [r4, #21]	@ zero_extendqisi2
 314 008a 0593     		str	r3, [sp, #20]
 315 008c 237D     		ldrb	r3, [r4, #20]	@ zero_extendqisi2
 316 008e 0493     		str	r3, [sp, #16]
 317 0090 E37C     		ldrb	r3, [r4, #19]	@ zero_extendqisi2
 318 0092 0393     		str	r3, [sp, #12]
 319 0094 A37C     		ldrb	r3, [r4, #18]	@ zero_extendqisi2
 320 0096 0293     		str	r3, [sp, #8]
 321 0098 637C     		ldrb	r3, [r4, #17]	@ zero_extendqisi2
 322 009a 0193     		str	r3, [sp, #4]
 323 009c 237C     		ldrb	r3, [r4, #16]	@ zero_extendqisi2
 324 009e 0093     		str	r3, [sp]
 325 00a0 D4E94823 		ldrd	r2, [r4, #288]
 326 00a4 2846     		mov	r0, r5
 327 00a6 FFF7FEFF 		bl	SX1278_init
 328              	.LVL25:
 129:Core/Src/main.c ****   /* USER CODE END 2 */
 329              		.loc 1 129 4 view .LVU75
 330 00aa 4FF4FA72 		mov	r2, #500
 331 00ae 6421     		movs	r1, #100
 332 00b0 2846     		mov	r0, r5
 333 00b2 FFF7FEFF 		bl	SX1278_receive
 334              	.LVL26:
 135:Core/Src/main.c ****   {
 335              		.loc 1 135 3 view .LVU76
 336              	.LBB6:
 140:Core/Src/main.c ****     /* LED 测试 */ 
 337              		.loc 1 140 5 view .LVU77
 338 00b6 FFF7FEFF 		bl	Battery_Test
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 16


 339              	.LVL27:
 145:Core/Src/main.c ****     /* RS485接口测试 */
 340              		.loc 1 145 5 view .LVU78
 341 00ba FFF7FEFF 		bl	LDR_Value_Get
 342              	.LVL28:
 147:Core/Src/main.c ****      /* Flash 接口测试 */
 343              		.loc 1 147 5 view .LVU79
 344 00be 1348     		ldr	r0, .L14+20
 345 00c0 FFF7FEFF 		bl	RS485_Test
 346              	.LVL29:
 149:Core/Src/main.c ****      /* LORA 1发送 LORA2 接收测试*/
 347              		.loc 1 149 5 view .LVU80
 348 00c4 FFF7FEFF 		bl	Flash_Test
 349              	.LVL30:
 151:Core/Src/main.c ****      /* LORA2发送 LORA1 接收测试*/
 350              		.loc 1 151 5 view .LVU81
 351 00c8 4FF47A62 		mov	r2, #4000
 352 00cc 1049     		ldr	r1, .L14+24
 353 00ce 0020     		movs	r0, #0
 354 00d0 FFF7FEFF 		bl	LORA_Send
 355              	.LVL31:
 153:Core/Src/main.c ****      /* ATGM223D接口测试 */
 356              		.loc 1 153 5 view .LVU82
 357 00d4 4FF47A62 		mov	r2, #4000
 358 00d8 0E49     		ldr	r1, .L14+28
 359 00da 0120     		movs	r0, #1
 360 00dc FFF7FEFF 		bl	LORA_Send
 361              	.LVL32:
 155:Core/Src/main.c ****      /* Cat-1 测试 */
 362              		.loc 1 155 5 view .LVU83
 363 00e0 0021     		movs	r1, #0
 364 00e2 0D48     		ldr	r0, .L14+32
 365 00e4 FFF7FEFF 		bl	BDS_Test
 366              	.LVL33:
 157:Core/Src/main.c ****     while(1)
 367              		.loc 1 157 5 view .LVU84
 368 00e8 0020     		movs	r0, #0
 369 00ea FFF7FEFF 		bl	ec2x_tcp_connect
 370              	.LVL34:
 371              	.L12:
 158:Core/Src/main.c ****       Delay_ms(100);
 372              		.loc 1 158 5 discriminator 1 view .LVU85
 159:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 373              		.loc 1 159 7 discriminator 1 view .LVU86
 374 00ee 6420     		movs	r0, #100
 375 00f0 FFF7FEFF 		bl	Delay_ms
 376              	.LVL35:
 158:Core/Src/main.c ****       Delay_ms(100);
 377              		.loc 1 158 10 discriminator 1 view .LVU87
 378 00f4 FBE7     		b	.L12
 379              	.L15:
 380 00f6 00BF     		.align	2
 381              	.L14:
 382 00f8 00000000 		.word	dev_led
 383 00fc 00000000 		.word	.LC0
 384 0100 00000000 		.word	bds_dev
 385 0104 0C000000 		.word	.LC1
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 17


 386 0108 00000000 		.word	Lora_dev
 387 010c 1C000000 		.word	.LC2
 388 0110 34000000 		.word	.LC3
 389 0114 4C000000 		.word	.LC4
 390 0118 64000000 		.word	.LC5
 391              	.LBE6:
 392              		.cfi_endproc
 393              	.LFE291:
 395              		.text
 396              	.Letext0:
 397              		.file 3 "e:\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\
 398              		.file 4 "e:\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\
 399              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 400              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 401              		.file 7 "FML/Inc/led.h"
 402              		.file 8 "FML/Inc/ATGM332D.h"
 403              		.file 9 "HAL/Inc/SX1278_hw.h"
 404              		.file 10 "FML/Inc/SX1278.h"
 405              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 406              		.file 12 "HAL/Inc/adc.h"
 407              		.file 13 "FML/Inc/rs485.h"
 408              		.file 14 "FML/Inc/EC2x.h"
 409              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 410              		.file 16 "HAL/Inc/timer.h"
 411              		.file 17 "HAL/Inc/gpio.h"
 412              		.file 18 "HAL/Inc/spi.h"
 413              		.file 19 "HAL/Inc/usart.h"
 414              		.file 20 "ThirdParty/Letter-shell/Inc/shell_port.h"
 415              		.file 21 "FML/Inc/W25QXX.h"
 416              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 417              		.file 23 "<built-in>"
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccHONXDf.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\CL\AppData\Local\Temp\ccHONXDf.s:20     .text.Error_Handler:00000000 $t
C:\Users\CL\AppData\Local\Temp\ccHONXDf.s:26     .text.Error_Handler:00000000 Error_Handler
C:\Users\CL\AppData\Local\Temp\ccHONXDf.s:59     .text.SystemClock_Config:00000000 $t
C:\Users\CL\AppData\Local\Temp\ccHONXDf.s:65     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\CL\AppData\Local\Temp\ccHONXDf.s:191    .rodata.main.str1.4:00000000 $d
C:\Users\CL\AppData\Local\Temp\ccHONXDf.s:210    .text.main:00000000 $t
C:\Users\CL\AppData\Local\Temp\ccHONXDf.s:216    .text.main:00000000 main
C:\Users\CL\AppData\Local\Temp\ccHONXDf.s:382    .text.main:000000f8 $d

UNDEFINED SYMBOLS
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
timer_init
MX_GPIO_Init
LED_Init
MX_ADC1_Init
MX_SPI2_Init
MX_SPI3_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USART3_UART_Init
User_Shell_Init
BSP_W25Qx_Init
atgm_open
ec2x_open
SX1278_init
SX1278_receive
Battery_Test
LDR_Value_Get
RS485_Test
Flash_Test
LORA_Send
BDS_Test
ec2x_tcp_connect
Delay_ms
dev_led
bds_dev
Lora_dev
