5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd case3.2.vcd -o case3.2.cdd -v case3.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" case3.2.v 1 28 1
2 1 5 90009 4 1 1004 0 0 1 9 a
2 2 5 90009 0 2a 1000 0 0 1 26 2
2 3 5 90009 8 29 100a 1 2 1 26 2
2 4 7 40007 1 0 21004 0 0 1 16 0
2 5 6 80008 8 1 1006 0 0 1 9 a
2 6 7 0 3 2d 104e 4 5 1 26 1102
2 7 8 40007 1 0 21008 0 0 1 20 1
2 8 8 0 2 2d 1006 7 5 1 26 102
2 9 9 40007 1 0 21000 0 0 1 24 2
2 10 9 0 2 2d 100e 9 5 1 26 1102
2 11 10 40007 1 0 21000 0 0 1 24 3
2 12 10 0 1 2d 100a 11 5 1 26 1002
2 13 10 100013 1 0 21004 0 0 1 16 0
2 14 10 c000c 0 1 1400 0 0 1 9 b
2 15 10 c0013 1 37 16 13 14
2 16 9 100013 1 0 21008 0 0 1 20 1
2 17 9 c000c 0 1 1400 0 0 1 9 b
2 18 9 c0013 1 37 1a 16 17
2 19 8 100013 0 0 21000 0 0 1 16 0
2 20 8 c000c 0 1 1400 0 0 1 9 b
2 21 8 c0013 0 37 32 19 20
2 22 7 100013 1 0 21008 0 0 1 20 1
2 23 7 c000c 0 1 1400 0 0 1 9 b
2 24 7 c0013 1 37 1a 22 23
1 a 3 30004 1 0 0 0 1 25 2
1 b 3 830007 1 0 0 0 1 25 1002
4 15 6 3 3
4 12 4 15 3
4 18 6 3 3
4 10 0 18 12
4 21 6 3 3
4 8 0 21 10
4 24 6 3 3
4 6 0 24 8
4 3 1 6 0
3 1 main.$u0 "main.$u0" case3.2.v 0 26 1
