Flow report for top
Tue Sep 15 23:52:05 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Tue Sep 15 23:50:52 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 3,862 / 41,910 ( 9 % )                          ;
; Total registers                 ; 6477                                            ;
; Total pins                      ; 115 / 314 ( 37 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 119,152 / 5,662,720 ( 2 % )                     ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/15/2020 23:22:43 ;
; Main task         ; Compilation         ;
; Revision Name     ; top                 ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                        ;
+-------------------------------------------------+----------------------------------------------------------------------+---------------+------------------------------------+-------------------------------------------+
; Assignment Name                                 ; Value                                                                ; Default Value ; Entity Name                        ; Section Id                                ;
+-------------------------------------------------+----------------------------------------------------------------------+---------------+------------------------------------+-------------------------------------------+
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES ; Off                                                                  ; Auto          ; --                                 ; --                                        ;
; AUTO_PARALLEL_SYNTHESIS                         ; Off                                                                  ; On            ; --                                 ; --                                        ;
; COMPILER_SIGNATURE_ID                           ; 255984294993033.160023016318717                                      ; --            ; --                                 ; --                                        ;
; DISABLE_REGISTER_MERGING_ACROSS_HIERARCHIES     ; On                                                                   ; Auto          ; --                                 ; --                                        ;
; FITTER_EFFORT                                   ; Standard Fit                                                         ; Auto Fit      ; --                                 ; --                                        ;
; FIT_ONLY_ONE_ATTEMPT                            ; -- (Not supported for targeted family)                               ; Off           ; --                                 ; --                                        ;
; FLOW_DISABLE_ASSEMBLER                          ; On                                                                   ; Off           ; --                                 ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/alt_types.pre.h                ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/system.pre.h                   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer.pre.c                ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer.pre.h                ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/emif.pre.xml                   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/hps.pre.xml                              ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_PARTITION                                   ; On                                                                   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; INCREMENTAL_COMPILATION_EXPORT_FILE             ; -- (Not supported for targeted family)                               ; --            ; --                                 ; --                                        ;
; MAX_CORE_JUNCTION_TEMP                          ; 85                                                                   ; --            ; --                                 ; --                                        ;
; MIN_CORE_JUNCTION_TEMP                          ; 0                                                                    ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/../../system.qsys                                   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/alt_types.pre.h                ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/system.pre.h                   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer.pre.c                ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer.pre.h                ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/emif.pre.xml                   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/hps.pre.xml                              ; --            ; --                                 ; --                                        ;
; OPTIMIZATION_TECHNIQUE                          ; Speed                                                                ; Balanced      ; --                                 ; --                                        ;
; PARTITION_COLOR                                 ; -- (Not supported for targeted family)                               ; --            ; --                                 ; system_acl_iface_hps_hps_io_border:border ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; -- (Not supported for targeted family)                               ; --            ; --                                 ; system_acl_iface_hps_hps_io_border:border ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; -- (Not supported for targeted family)                               ; --            ; --                                 ; acl_iface_partition                       ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; -- (Not supported for targeted family)                               ; --            ; --                                 ; Top                                       ;
; PARTITION_IGNORE_SOURCE_FILE_CHANGES            ; On                                                                   ; --            ; --                                 ; acl_iface_partition                       ;
; PARTITION_IMPORT_FILE                           ; -- (Not supported for targeted family)                               ; --            ; --                                 ; acl_iface_partition                       ;
; PARTITION_LAST_IMPORTED_FILE                    ; -- (Not supported for targeted family)                               ; --            ; --                                 ; acl_iface_partition                       ;
; PARTITION_NETLIST_TYPE                          ; -- (Not supported for targeted family)                               ; --            ; --                                 ; system_acl_iface_hps_hps_io_border:border ;
; PARTITION_NETLIST_TYPE                          ; -- (Not supported for targeted family)                               ; --            ; --                                 ; acl_iface_partition                       ;
; PARTITION_NETLIST_TYPE                          ; -- (Not supported for targeted family)                               ; --            ; --                                 ; Top                                       ;
; PARTITION_TYPE                                  ; -- (Not supported for targeted family)                               ; --            ; --                                 ; system_acl_iface_hps_hps_io_border:border ;
; PLACEMENT_EFFORT_MULTIPLIER                     ; 4.0                                                                  ; 1.0           ; --                                 ; --                                        ;
; POST_FLOW_SCRIPT_FILE                           ; quartus_cdb:scripts/post_flow.tcl                                    ; --            ; --                                 ; --                                        ;
; POST_MODULE_SCRIPT_FILE                         ; quartus_cdb:scripts/post_module.tcl                                  ; --            ; --                                 ; --                                        ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                ; MAXIMUM                                                              ; Normal        ; --                                 ; --                                        ;
; SEARCH_PATH                                     ; iface                                                                ; --            ; --                                 ; --                                        ;
; SEARCH_PATH                                     ; /home/diego/EDA/fpga/altera/18.1std/hld/ip                           ; --            ; --                                 ; --                                        ;
; SYNTHESIS_ONLY_QIP                              ; On                                                                   ; --            ; --                                 ; --                                        ;
; VERILOG_CONSTANT_LOOP_LIMIT                     ; 10000                                                                ; 5000          ; --                                 ; --                                        ;
; VERILOG_INPUT_VERSION                           ; SystemVerilog_2005                                                   ; Verilog_2001  ; --                                 ; --                                        ;
+-------------------------------------------------+----------------------------------------------------------------------+---------------+------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:02:13     ; 1.6                     ; 1703 MB             ; 00:04:03                           ;
; Partition Merge      ; 00:00:17     ; 1.0                     ; 1457 MB             ; 00:00:17                           ;
; Fitter               ; 00:05:08     ; 1.5                     ; 3969 MB             ; 00:12:05                           ;
; Timing Analyzer      ; 00:01:26     ; 1.8                     ; 2281 MB             ; 00:02:10                           ;
; MIF/HEX Update       ; 00:00:22     ; 1.0                     ; 1465 MB             ; 00:00:23                           ;
; Assembler            ; 00:00:27     ; 1.0                     ; 1121 MB             ; 00:00:26                           ;
; Timing Analyzer      ; 00:01:08     ; 1.1                     ; 1454 MB             ; 00:01:14                           ;
; Total                ; 00:11:01     ; --                      ; --                  ; 00:20:38                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------+
; Flow OS Summary                                                                 ;
+----------------------+------------------+---------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+----------------------+------------------+---------+------------+----------------+
; Analysis & Synthesis ; fpga             ; Red Hat ; Red Hat    ; x86_64         ;
; Partition Merge      ; fpga             ; Red Hat ; Red Hat    ; x86_64         ;
; Fitter               ; fpga             ; Red Hat ; Red Hat    ; x86_64         ;
; Timing Analyzer      ; fpga             ; Red Hat ; Red Hat    ; x86_64         ;
; MIF/HEX Update       ; fpga             ; Red Hat ; Red Hat    ; x86_64         ;
; Assembler            ; fpga             ; Red Hat ; Red Hat    ; x86_64         ;
; Timing Analyzer      ; fpga             ; Red Hat ; Red Hat    ; x86_64         ;
+----------------------+------------------+---------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off top -c top
quartus_cdb --read_settings_files=on --write_settings_files=off top -c top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off top -c top
quartus_sta top -c top
quartus_cdb top -c top --update_mif
quartus_asm --read_settings_files=on --write_settings_files=off top -c top
quartus_sta top -c top --report_script=/home/diego/EDA/fpga/altera/18.1std/hld/ip/board/bsp/failing_clocks.tcl



