{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709830595893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709830595909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 10:56:35 2024 " "Processing started: Thu Mar 07 10:56:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709830595909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830595909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830595909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709830597299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709830597299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/cont800/cont800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/cont800/cont800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT800-RTL " "Found design unit 1: CONT800-RTL" {  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONT800/CONT800.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614257 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT800 " "Found entity 1: CONT800" {  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONT800/CONT800.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/mestadosvsync/mestadosvsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/mestadosvsync/mestadosvsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSVSYNC-ARC " "Found design unit 1: MESTADOSVSYNC-ARC" {  } { { "../MESTADOSVSYNC/MESTADOSVSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSVSYNC/MESTADOSVSYNC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614272 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSVSYNC " "Found entity 1: MESTADOSVSYNC" {  } { { "../MESTADOSVSYNC/MESTADOSVSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSVSYNC/MESTADOSVSYNC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/mestadoshsync/mestadoshsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/mestadoshsync/mestadoshsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSHSYNC-ARC " "Found design unit 1: MESTADOSHSYNC-ARC" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614272 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSHSYNC " "Found entity 1: MESTADOSHSYNC" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contmod525/contmod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contmod525/contmod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD525-RTL " "Found design unit 1: CONTMOD525-RTL" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614288 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD525 " "Found entity 1: CONTMOD525" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contmod800/contmod800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contmod800/contmod800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD800-RTL " "Found design unit 1: CONTMOD800-RTL" {  } { { "../CONTMOD800/CONTMOD800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD800/CONTMOD800.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614288 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD800 " "Found entity 1: CONTMOD800" {  } { { "../CONTMOD800/CONTMOD800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD800/CONTMOD800.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/conta10bits/conta10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/conta10bits/conta10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTA10BITS-RTL " "Found design unit 1: CONTA10BITS-RTL" {  } { { "../CONTA10BITS/CONTA10BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTA10BITS/CONTA10BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614304 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTA10BITS " "Found entity 1: CONTA10BITS" {  } { { "../CONTA10BITS/CONTA10BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTA10BITS/CONTA10BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sumauno10/sumauno10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sumauno10/sumauno10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO10-RTL " "Found design unit 1: SUMAUNO10-RTL" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO10/SUMAUNO10.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614304 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO10 " "Found entity 1: SUMAUNO10" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO10/SUMAUNO10.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/divfreq2/divfreq2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/divfreq2/divfreq2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVFREQ2-RTL " "Found design unit 1: DIVFREQ2-RTL" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/DIVFREQ2/DIVFREQ2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614320 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVFREQ2 " "Found entity 1: DIVFREQ2" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/DIVFREQ2/DIVFREQ2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/ffd/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/ffd/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-RTL " "Found design unit 1: FFD-RTL" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FFD/FFD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614320 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FFD/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614320 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-RTL " "Found design unit 1: VGA-RTL" {  } { { "VGA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614336 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830614336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709830614383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREQ2 DIVFREQ2:I0 " "Elaborating entity \"DIVFREQ2\" for hierarchy \"DIVFREQ2:I0\"" {  } { { "VGA.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830614431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD DIVFREQ2:I0\|FFD:I0 " "Elaborating entity \"FFD\" for hierarchy \"DIVFREQ2:I0\|FFD:I0\"" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/DIVFREQ2/DIVFREQ2.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830614448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT800 CONT800:I1 " "Elaborating entity \"CONT800\" for hierarchy \"CONT800:I1\"" {  } { { "VGA.vhd" "I1" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830614448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO10 CONT800:I1\|SUMAUNO10:I0 " "Elaborating entity \"SUMAUNO10\" for hierarchy \"CONT800:I1\|SUMAUNO10:I0\"" {  } { { "../CONT800/CONT800.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONT800/CONT800.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830614463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha CONT800:I1\|SUMAUNO10:I0\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"CONT800:I1\|SUMAUNO10:I0\|ha:I0\"" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO10/SUMAUNO10.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830614479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTMOD525 CONTMOD525:I2 " "Elaborating entity \"CONTMOD525\" for hierarchy \"CONTMOD525:I2\"" {  } { { "VGA.vhd" "I2" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830614495 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST CONTMOD525.vhd(35) " "VHDL Process Statement warning at CONTMOD525.vhd(35): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709830614511 "|VGA|CONTMOD525:I2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTA10BITS CONTMOD525:I2\|CONTA10BITS:I0 " "Elaborating entity \"CONTA10BITS\" for hierarchy \"CONTMOD525:I2\|CONTA10BITS:I0\"" {  } { { "../CONTMOD525/CONTMOD525.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830614511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOSVSYNC MESTADOSVSYNC:I3 " "Elaborating entity \"MESTADOSVSYNC\" for hierarchy \"MESTADOSVSYNC:I3\"" {  } { { "VGA.vhd" "I3" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830614527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOSHSYNC MESTADOSHSYNC:I4 " "Elaborating entity \"MESTADOSHSYNC\" for hierarchy \"MESTADOSHSYNC:I4\"" {  } { { "VGA.vhd" "I4" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cuenta MESTADOSHSYNC.vhd(90) " "VHDL Process Statement warning at MESTADOSHSYNC.vhd(90): signal \"cuenta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CUENTAV MESTADOSHSYNC.vhd(99) " "VHDL Process Statement warning at MESTADOSHSYNC.vhd(99): signal \"CUENTAV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R MESTADOSHSYNC.vhd(73) " "VHDL Process Statement warning at MESTADOSHSYNC.vhd(73): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G MESTADOSHSYNC.vhd(73) " "VHDL Process Statement warning at MESTADOSHSYNC.vhd(73): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B MESTADOSHSYNC.vhd(73) " "VHDL Process Statement warning at MESTADOSHSYNC.vhd(73): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"B\[0\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"B\[1\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"B\[2\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"B\[3\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"G\[0\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"G\[1\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"G\[2\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"G\[3\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"R\[0\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"R\[1\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"R\[2\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"R\[3\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830614543 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|R\[3\] MESTADOSHSYNC:I4\|R\[0\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|R\[3\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|R\[0\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830614933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|R\[2\] MESTADOSHSYNC:I4\|R\[0\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|R\[2\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|R\[0\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830614933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|R\[1\] MESTADOSHSYNC:I4\|R\[0\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|R\[1\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|R\[0\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830614933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|B\[3\] MESTADOSHSYNC:I4\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|B\[3\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|G\[1\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830614933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|B\[2\] MESTADOSHSYNC:I4\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|B\[2\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|G\[1\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830614933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|B\[1\] MESTADOSHSYNC:I4\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|B\[1\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|G\[1\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830614933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|B\[0\] MESTADOSHSYNC:I4\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|B\[0\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|G\[1\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830614933 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1709830614933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709830614996 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709830615545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830615545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709830615689 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709830615689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709830615689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709830615689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709830615707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 10:56:55 2024 " "Processing ended: Thu Mar 07 10:56:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709830615707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709830615707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709830615707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830615707 ""}
