// Seed: 1577963849
module module_0;
  wire id_1;
  integer id_2 = 1;
  wire id_3;
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6
);
  assign id_8 = (id_4);
  assign id_8 = 1;
  tri id_9, id_10 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output wor id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input supply0 id_12,
    output supply1 id_13,
    output tri0 id_14,
    input wand id_15
);
  always $display(~1'b0, id_4, 1, 1);
  wire id_17;
  tri  id_18 = id_0;
  always_latch begin : LABEL_0
    if ("");
  end
  wire id_19;
  assign id_13 = 1'd0;
  id_20 :
  assert property (@(posedge 1) (id_8)) $display;
  wire id_21, id_22;
  assign id_6 = 1;
  wire id_23;
  module_0 modCall_1 ();
  wire id_24;
  supply0 id_25 = 1;
endmodule
