# ğŸš€ RISC-V 32-bit Single-Cycle Processor Design (Verilog HDL)

> **"Built a CPU from scratch, and it still runs better than my group chats!"** ğŸ¤–ğŸ’¡  
> This project is a practical implementation of a **32-bit single-cycle RISC-V processor** using Verilog HDL, inspired by the structure and design documented in the *RISCV pipelined.pdf* reference.

---

## ğŸ“Œ Overview

This project implements the **RV32I Base Integer Instruction Set** using a **single-cycle processor architecture**. Every instruction is completed in a single clock cycle. Though not performance-optimized, this design serves as an excellent foundational model for learning CPU internals and instruction-level execution.

---

## ğŸ§  What is a Single-Cycle Processor?

A single-cycle processor executes **one instruction per clock cycle**. All five classic stagesâ€”**Instruction Fetch**, **Decode**, **Execute**, **Memory Access**, and **Write Back**â€”are completed within a single clock edge. This simplifies control logic but limits frequency due to long combinational paths.

---

## âš™ï¸ Supported Instruction Set

The processor supports the **RV32I** instruction set:
- **R-type**: `ADD`, `SUB`, `AND`, `OR`
- **I-type**: `ADDI`, `LW`, `JALR`
- **S-type**: `SW`
- **B-type**: `BEQ`
- **J-type**: `JAL`

---

## ğŸ§© Processor Components & Block Functions

### 1ï¸âƒ£ Program Counter (PC)
- Holds the address of the current instruction.
- Updated every cycle by either `PC+4` or `PC + offset`.

### 2ï¸âƒ£ Instruction Memory
- A ROM holding 32-bit wide machine code.
- Addressed using the PC.

### 3ï¸âƒ£ Register File
- Contains 32 registers (`x0` to `x31`).
- Supports dual-read and single-write.
- `x0` is hardwired to zero.

### 4ï¸âƒ£ ALU (Arithmetic Logic Unit)
- Performs operations: `ADD`, `SUB`, `AND`, `OR`, `SLT`.
- Operands are selected from register or immediate sources.

### 5ï¸âƒ£ Data Memory
- RAM for `lw` and `sw` instructions.
- Supports word-aligned access.

### 6ï¸âƒ£ Control Unit
- Decodes instruction opcode and generates control signals like:
  - `RegWrite`, `MemWrite`, `ALUSrc`, `Branch`, `ResultSrc`, etc.

### 7ï¸âƒ£ Immediate Generator
- Extracts and sign-extends immediate values based on instruction type.

### 8ï¸âƒ£ ALU Control Unit
- Decides the ALU operation based on `funct3`, `funct7`, and ALUOp.

### 9ï¸âƒ£ MUXes
- Used to select between register and immediate data, memory or ALU result, PC paths.

### ğŸ”Ÿ Adders
- Used to compute `PC+4` and branch target addresses.

---

## ğŸ–¼ï¸ Architecture Diagram

> Check out [`docs/architecture_diagram.png`](docs/architecture_diagram.png)  
This shows the complete datapath and control signals for the processor.

---

## ğŸ§ª Simulation

- **Tested using**: Verilog testbench and `dump.vcd` waveforms.
- Instructions tested: `addi`, `add`, `lw`, `sw`, `beq`.
- Used GTKWave to visualize PC, register write values, ALU outputs, and memory accesses.

```bash
iverilog -o sim.out src/*.v testbench/riscv_tb.v
vvp sim.out
gtkwave dump.vcd
```

ğŸ“¸ See simulation screenshots in `/waveform_screenshots/`.

---

## ğŸ“ Repository Structure

```
riscv-single-cycle/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ ALU.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ data_memory.v
â”‚   â”œâ”€â”€ instruction_memory.v
â”‚   â”œâ”€â”€ immediate_generator.v
â”‚   â”œâ”€â”€ muxes.v
â”‚   â”œâ”€â”€ reg_file.v
â”‚   â”œâ”€â”€ pc.v
â”‚   â””â”€â”€ top.v        # Top-level module
â”‚
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ top_tb.v
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ architecture_diagram.png
â”‚   â””â”€â”€ riscv_report.pdf
â”‚
â”œâ”€â”€ waveform_screenshots/
â”‚   â”œâ”€â”€ wave1.png
â”‚   â””â”€â”€ wave2.png
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE
```

---

## ğŸ“Š Synthesis Summary

This project was synthesized using [Vivado] for resource utilization checks.  
- âœ”ï¸ RTL Elaboration  
- âœ”ï¸ Timing reports  
- âœ”ï¸ Schematic generation  
*Can be synthesized using open-source tools like Yosys in the future.*

---

## ğŸš€ Future Work

- [ ] Add full support for all `RV32I` instructions.
- [ ] Handle memory alignment and load/store variants.
- [ ] Modularize control path further for pipelining.
- [ ] Extend to **5-stage pipelined processor** with hazard detection.
- [ ] Perform **RTL-to-GDS** flow using OpenLane and Cadence tools.

---

## ğŸ‘¨â€ğŸ’» Author

**NITHISH REDDY KVS**  
ğŸ“ 3rd Year ECE @ College of Engineering, Guindy  
ğŸ’» Passionate about **Digital Design**, **VLSI**, **RTL-GDS** flow.  
ğŸ’¬ Open to collaborate & build processors from scratch.

ğŸ§  Partner on this project: **KAVYA** 

---

## ğŸ¤ Letâ€™s Collaborate!

I'm open to:
- Suggestions to improve the design
- Collaborations to build an open-source processor
- Exploring ASIC & FPGA implementation of this design

**ğŸ“© [Connect on LinkedIn](https://www.linkedin.com/in/nithishreddy)**

---

## ğŸ“˜ References

1. *Digital Design and Computer Architecture* by Harris & Harris  
2. *The RISC-V Instruction Set Manual: Volume I (Unprivileged ISA)*  

---

## ğŸªª License

This project is licensed under the **MIT License**.
```
