library verilog;
use verilog.vl_types.all;
entity Inv_Reg0 is
    generic(
        m               : integer := 16
    );
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        en              : in     vl_logic;
        init            : in     vl_logic;
        reg_in          : in     vl_logic_vector;
        reg_init        : in     vl_logic_vector;
        reg_out0        : out    vl_logic_vector;
        reg_out1        : out    vl_logic_vector
    );
end Inv_Reg0;
