Top Module: This is the main file that integrates all the submodules.


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity topLevel is
	port (KEY : in std_logic_vector(3 downto 0);
			SW : in std_logic_vector(17 downto 0);
			HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7 : out std_logic_vector(6 downto 0)
			);
end topLevel;
