// ../../sw/inc/classes/62/sub_defconst.h - This file is automatically generated by `parser/Output/C/Sub_defconst.pm`  DO NOT EDIT

#ifndef SUB_62_DEFCONST_H
#define SUB_62_DEFCONST_H

// Consts

#define SUB_62_ACCESS_RIGHTS_RO                  1
#define SUB_62_ACCESS_RIGHTS_RW                  0
#define SUB_62_ADC_FLTS_ADC_FAULT                1
#define SUB_62_ADC_FLTS_CAL_FAILED               4
#define SUB_62_ADC_FLTS_FRAME_ERR                32
#define SUB_62_ADC_FLTS_NO_FRAME                 16
#define SUB_62_ADC_FLTS_SIGNAL_STUCK             2
#define SUB_62_ADC_FLTS_XDCR_IN_USE              8
#define SUB_62_ADC_MASK_ADC1                     1
#define SUB_62_ADC_MASK_ADC2                     2
#define SUB_62_ADC_MASK_ADC3                     4
#define SUB_62_ADC_MASK_ADC4                     8
#define SUB_62_ADC_SIGNALS_AUX                   5
#define SUB_62_ADC_SIGNALS_I_CAPA                4
#define SUB_62_ADC_SIGNALS_I_DCCT_A              0
#define SUB_62_ADC_SIGNALS_I_DCCT_B              1
#define SUB_62_ADC_SIGNALS_NONE                  6
#define SUB_62_ADC_SIGNALS_V_CAPA                3
#define SUB_62_ADC_SIGNALS_V_MEAS                2
#define SUB_62_ADC_STATUS_CAL_ACTIVE             16
#define SUB_62_ADC_STATUS_CAL_FAILED             32
#define SUB_62_ADC_STATUS_IN_USE                 4
#define SUB_62_ADC_STATUS_SIGNAL_STUCK           8
#define SUB_62_ADC_STATUS_V_MEAS_OK              2
#define SUB_62_ADC_WRNS_ADC_TEMP                 1
#define SUB_62_ADC_WRNS_CAL_WARNING              2
#define SUB_62_BASIC_PERIOD_MS                   1200
#define SUB_62_BASIC_PERIOD_S                    1.200
#define SUB_62_BIS_CTRL_CONDITIONAL              3
#define SUB_62_BIS_CTRL_NOT_OK                   1
#define SUB_62_BIS_CTRL_OFF                      0
#define SUB_62_BIS_CTRL_OK                       2
#define SUB_62_BIS_TEST_CH_1A                    17
#define SUB_62_BIS_TEST_CH_1B                    18
#define SUB_62_BIS_TEST_CH_2A                    19
#define SUB_62_BIS_TEST_CH_2B                    20
#define SUB_62_BIS_TEST_CH_3A                    21
#define SUB_62_BIS_TEST_CH_3B                    22
#define SUB_62_BIS_TEST_CH_4A                    23
#define SUB_62_BIS_TEST_CH_4B                    24
#define SUB_62_BIS_TEST_DISABLED                 0
#define SUB_62_BIS_TEST_NONE                     16
#define SUB_62_BITS_BIT_0                        1
#define SUB_62_BITS_BIT_1                        2
#define SUB_62_BITS_BIT_2                        4
#define SUB_62_BITS_BIT_3                        8
#define SUB_62_BITS_BIT_4                        16
#define SUB_62_BITS_BIT_5                        32
#define SUB_62_BITS_BIT_6                        64
#define SUB_62_BITS_BIT_7                        128
#define SUB_62_BROADCAST_ADDR                    255
#define SUB_62_CAL_TYPE_ADCS                     0
#define SUB_62_CAL_TYPE_DACS                     1
#define SUB_62_CAL_TYPE_DCCTS                    2
#define SUB_62_CAL_TYPE_DCCT_A                   3
#define SUB_62_CAL_TYPE_DCCT_B                   4
#define SUB_62_CAL_TYPE_EXT_ADC_A                6
#define SUB_62_CAL_TYPE_EXT_ADC_B                7
#define SUB_62_CAL_VRAW_LEN                      3
#define SUB_62_CFG_MODE_SYNC_DB                  1
#define SUB_62_CFG_MODE_SYNC_DB_CAL              4
#define SUB_62_CFG_MODE_SYNC_FAILED              8
#define SUB_62_CFG_MODE_SYNC_FGC                 2
#define SUB_62_CFG_MODE_SYNC_NONE                0
#define SUB_62_CFG_STATE_STANDALONE              2
#define SUB_62_CFG_STATE_SYNCHRONISED            1
#define SUB_62_CFG_STATE_UNSYNCED                0
#define SUB_62_COMPDB_COMP_LBL_LEN               80
#define SUB_62_COMPDB_COMP_LEN                   10
#define SUB_62_COMPDB_N_COMPS                    332
#define SUB_62_COMPDB_PROP_LEN                   20
#define SUB_62_COMPDB_VERSION                    0
#define SUB_62_COMP_DIM_TRIG_IDX                 17
#define SUB_62_CRATE_TYPE_ACAPULCO               1
#define SUB_62_CRATE_TYPE_CANCUN20               8
#define SUB_62_CRATE_TYPE_CANCUN50               9
#define SUB_62_CRATE_TYPE_COBALT                 16
#define SUB_62_CRATE_TYPE_COMHV_PS               13
#define SUB_62_CRATE_TYPE_COMRCIAL_PC1           5
#define SUB_62_CRATE_TYPE_COMRCIAL_PC2           6
#define SUB_62_CRATE_TYPE_CUTE                   19
#define SUB_62_CRATE_TYPE_DEVELOPMENT            63
#define SUB_62_CRATE_TYPE_DSP_IGBT               10
#define SUB_62_CRATE_TYPE_DSP_IGBT_AFE           11
#define SUB_62_CRATE_TYPE_DSP_THYRISTOR          7
#define SUB_62_CRATE_TYPE_FGC_63_DEV             61
#define SUB_62_CRATE_TYPE_HMINUS_DISCAP          12
#define SUB_62_CRATE_TYPE_KLYSTRON_MOD           4
#define SUB_62_CRATE_TYPE_MACAO                  17
#define SUB_62_CRATE_TYPE_MAXIDISCAP             3
#define SUB_62_CRATE_TYPE_MEGADISCAP             14
#define SUB_62_CRATE_TYPE_MIDIDISCAP             2
#define SUB_62_CRATE_TYPE_RECEPTION              62
#define SUB_62_CRATE_TYPE_RF25KV                 20
#define SUB_62_CRATE_TYPE_UNKNOWN                0
#define SUB_62_CTRL_DISABLED                     0
#define SUB_62_CTRL_ENABLED                      1
#define SUB_62_DCCT_CAL_FLT                      128
#define SUB_62_DCCT_FAULT                        4
#define SUB_62_DCCT_FLTS_ADC_FAULT               2
#define SUB_62_DCCT_FLTS_ADC_NOT_AVL             1
#define SUB_62_DCCT_FLTS_CAL_FAILED              8
#define SUB_62_DCCT_FLTS_DCCT_FAULT              4
#define SUB_62_DCCT_FLTS_EXT_FAILED              16
#define SUB_62_DCCT_MEAS_OK                      16
#define SUB_62_DCCT_SELECT_A                     0
#define SUB_62_DCCT_SELECT_AB                    2
#define SUB_62_DCCT_SELECT_B                     1
#define SUB_62_DCCT_WRNS_ADC_WARNING             1
#define SUB_62_DCCT_WRNS_CAL_WARNING             4
#define SUB_62_DCCT_WRNS_DCCT_TEMP               2
#define SUB_62_DIAG_LIST_LEN                     128
#define SUB_62_DIAG_RTD_LIST_LEN                 10
#define SUB_62_DIAG_UNUSED_CHAN                  255
#define SUB_62_DIG_CMDS_AF_RUN                   0x0020
#define SUB_62_DIG_CMDS_FGC_OK                   0x0080
#define SUB_62_DIG_CMDS_POL_TO_NEG               0x0010
#define SUB_62_DIG_CMDS_POL_TO_POS               0x0008
#define SUB_62_DIG_CMDS_UNBLOCK                  0x0004
#define SUB_62_DIG_CMDS_VS_RESET                 0x0002
#define SUB_62_DIG_CMDS_VS_RUN                   0x0001
#define SUB_62_DIG_IPDIRECT_DCCTAFLT             0x0040
#define SUB_62_DIG_IPDIRECT_DCCTBFLT             0x0080
#define SUB_62_DIG_IPDIRECT_DCCTPSUFLT           0x4000
#define SUB_62_DIG_IPDIRECT_FASTABORT            0x0010
#define SUB_62_DIG_IPDIRECT_FGCPSUFLT            0x8000
#define SUB_62_DIG_IPDIRECT_OPBLOCKED            0x0400
#define SUB_62_DIG_IPDIRECT_POLSWINEGNOT         0x0200
#define SUB_62_DIG_IPDIRECT_POLSWIPOSNOT         0x0100
#define SUB_62_DIG_IPDIRECT_STATUS11             0x0800
#define SUB_62_DIG_IPDIRECT_STATUS12             0x1000
#define SUB_62_DIG_IPDIRECT_VDCFLT               0x2000
#define SUB_62_DIG_IPDIRECT_VSEXTINTLK           0x0004
#define SUB_62_DIG_IPDIRECT_VSFAULT              0x0008
#define SUB_62_DIG_IPDIRECT_VSNOCABLE            0x0020
#define SUB_62_DIG_IPDIRECT_VSPOWERON            0x0001
#define SUB_62_DIG_IPDIRECT_VSREADYNOT           0x0002
#define SUB_62_DIG_STAT_DCCT_A_FLT               0x0020
#define SUB_62_DIG_STAT_DCCT_B_FLT               0x0010
#define SUB_62_DIG_STAT_FAST_ABORT               0x0100
#define SUB_62_DIG_STAT_INTLKSPARE               0x0200
#define SUB_62_DIG_STAT_OP_BLOCKED               0x4000
#define SUB_62_DIG_STAT_PC_PERMIT                0x0400
#define SUB_62_DIG_STAT_POL_SWI_NEG              0x0080
#define SUB_62_DIG_STAT_POL_SWI_POS              0x0040
#define SUB_62_DIG_STAT_PWR_FAILURE              0x1000
#define SUB_62_DIG_STAT_VS_EXTINTLK              0x0008
#define SUB_62_DIG_STAT_VS_FAULT                 0x0004
#define SUB_62_DIG_STAT_VS_NO_CABLE              0x8000
#define SUB_62_DIG_STAT_VS_POWER_ON              0x0001
#define SUB_62_DIG_STAT_VS_READY                 0x0002
#define SUB_62_DIG_STAT_VS_RUN                   0x2000
#define SUB_62_DIMDB_MAX_DIM_NAMES               64
#define SUB_62_DIMDB_MAX_DIM_NAME_LEN            13
#define SUB_62_DIMDB_N_DIM_REGISTERS             6
#define SUB_62_DIMDB_VERSION                     0
#define SUB_62_DSP_TEST_PROP_LEN                 16
#define SUB_62_EVENT_CYC_EJECTION                4
#define SUB_62_EVENT_CYC_EXTERNAL                8
#define SUB_62_EVENT_CYC_INJECTION               2
#define SUB_62_EVENT_CYC_START_CYCLE             1
#define SUB_62_FLT_FAST_ABORT                    1024
#define SUB_62_FLT_FGC_HW                        1
#define SUB_62_FLT_FGC_STATE                     512
#define SUB_62_FLT_I_MEAS                        2
#define SUB_62_FLT_LIMITS                        2048
#define SUB_62_FLT_NO_PC_PERMIT                  16
#define SUB_62_FLT_POL_SWITCH                    8
#define SUB_62_FLT_REG_ERROR                     4
#define SUB_62_FLT_SLAVE                         4096
#define SUB_62_FLT_VS_EXTINTLOCK                 256
#define SUB_62_FLT_VS_FAULT                      128
#define SUB_62_FLT_VS_RUN_TO                     64
#define SUB_62_FLT_VS_STATE                      32
#define SUB_62_FLT_V_ERROR                       16384
#define SUB_62_HISTOGRAM_LEN                     20
#define SUB_62_HISTOGRAM_NUM_BINS                25
#define SUB_62_ID_N_BRANCHES                     6
#define SUB_62_IFGC_FAULTS_ACTUATION             64
#define SUB_62_IFGC_FAULTS_CLASHING_SIGS         16
#define SUB_62_IFGC_FAULTS_NUM_INV_CON           1
#define SUB_62_IFGC_FAULTS_NUM_INV_SEC           2
#define SUB_62_IFGC_FAULTS_NUM_RX_DEVS           4
#define SUB_62_IFGC_FAULTS_NUM_TX_DEVS           8
#define SUB_62_IFGC_FAULTS_SLAVE_FAULT           512
#define SUB_62_IFGC_FAULTS_TOPOLOGY              32
#define SUB_62_IFGC_FAULTS_VS_BLOCKABLE          256
#define SUB_62_IFGC_FAULTS_VS_PRESENT            128
#define SUB_62_IFGC_INV_TYPE_MISSING_BLOCK       4
#define SUB_62_IFGC_INV_TYPE_MISSING_SIG         2
#define SUB_62_IFGC_INV_TYPE_UNKNOWN_BLOCK       8
#define SUB_62_IFGC_INV_TYPE_VERSION             1
#define SUB_62_IFGC_ROLES_CONSUMER               8
#define SUB_62_IFGC_ROLES_MASTER                 1
#define SUB_62_IFGC_ROLES_PRODUCER               4
#define SUB_62_IFGC_ROLES_SLAVE                  2
#define SUB_62_IFGC_SIGNALS_B_MEAS               2
#define SUB_62_IFGC_SIGNALS_B_PROBE_A            16
#define SUB_62_IFGC_SIGNALS_B_PROBE_B            32
#define SUB_62_IFGC_SIGNALS_I_MEAS               1
#define SUB_62_IFGC_SIGNALS_NONE                 0
#define SUB_62_IFGC_SIGNALS_V_CAPA               4
#define SUB_62_IFGC_SIGNALS_V_LOAD               8
#define SUB_62_IFGC_TEST_ACTION_INJ_EXCESSIVE    2
#define SUB_62_IFGC_TEST_ACTION_INJ_INV_VER      1
#define SUB_62_IFGC_TEST_ACTION_NONE             0
#define SUB_62_IFGC_TOPOLOGY_NONE                0
#define SUB_62_IFGC_TOPOLOGY_SERIES              2
#define SUB_62_IFGC_TOPOLOGY_SINGLE              1
#define SUB_62_IFGC_TOPOLOGY_STATE               3
#define SUB_62_IFGC_WARNINGS_TEST                2
#define SUB_62_IFGC_WARNINGS_UNEXP_COMM          1
#define SUB_62_INTERFACE_ANA_101                 1
#define SUB_62_INTERFACE_ANA_102                 2
#define SUB_62_INTERFACE_ANA_103                 3
#define SUB_62_INTERFACE_NO_CARD                 0
#define SUB_62_INTERNAL_ADC_MPX_CALNEG           13
#define SUB_62_INTERNAL_ADC_MPX_CALPOS           12
#define SUB_62_INTERNAL_ADC_MPX_CALZERO          11
#define SUB_62_INTERNAL_ADC_MPX_CH1IN_GND        6
#define SUB_62_INTERNAL_ADC_MPX_CH2IN_GND        7
#define SUB_62_INTERNAL_ADC_MPX_CH_A             2
#define SUB_62_INTERNAL_ADC_MPX_CH_B             3
#define SUB_62_INTERNAL_ADC_MPX_CH_C             4
#define SUB_62_INTERNAL_ADC_MPX_CH_D             5
#define SUB_62_INTERNAL_ADC_MPX_COM              1
#define SUB_62_INTERNAL_ADC_MPX_DAC1             9
#define SUB_62_INTERNAL_ADC_MPX_DAC2             8
#define SUB_62_INTERNAL_ADC_MPX_NC               0
#define SUB_62_INTERNAL_ADC_MPX_UNUSED           10
#define SUB_62_INTER_FGC_SIGNALS_B_MEAS          1
#define SUB_62_INTER_FGC_SIGNALS_I_MEAS          0
#define SUB_62_LAT_DAC_FLT                       4096
#define SUB_62_LAT_DALLAS_FLT                    8192
#define SUB_62_LAT_DCCT_PSU_FAIL                 16384
#define SUB_62_LAT_DIMS_EXP_FLT                  8
#define SUB_62_LAT_DIM_SYNC_FLT                  4
#define SUB_62_LAT_DIM_TRIG_FLT                  64
#define SUB_62_LAT_DSP_FLT                       32
#define SUB_62_LAT_FGC_PSU_FAIL                  2048
#define SUB_62_LAT_ID_FLT                        16
#define SUB_62_LAT_SCIVS_EXP_FLT                 256
#define SUB_62_LAT_SPIVS_FLT                     1024
#define SUB_62_LAT_VDC_FAIL                      1
#define SUB_62_LHC_SECTORS_BEAM                  256
#define SUB_62_LHC_SECTORS_NO_CONFIG_MGR         1024
#define SUB_62_LHC_SECTORS_NO_EXT_SYNC           512
#define SUB_62_LHC_SECTORS_SECTOR12              1
#define SUB_62_LHC_SECTORS_SECTOR23              2
#define SUB_62_LHC_SECTORS_SECTOR34              4
#define SUB_62_LHC_SECTORS_SECTOR45              8
#define SUB_62_LHC_SECTORS_SECTOR56              16
#define SUB_62_LHC_SECTORS_SECTOR67              32
#define SUB_62_LHC_SECTORS_SECTOR78              64
#define SUB_62_LHC_SECTORS_SECTOR81              128
#define SUB_62_LOG_ACQ_FLTR_SAMPLES_PER_SIG      120000
#define SUB_62_LOG_ACQ_SAMPLES_PER_SIG           120000
#define SUB_62_LOG_BIS_LIMITS_SAMPLES_PER_SIG    322
#define SUB_62_LOG_DIAG_DBUG_LEN                 128
#define SUB_62_LOG_DIM_LEN                       1600
#define SUB_62_LOG_DIM_SAMPLES_PER_SIG           1500
#define SUB_62_LOG_EVT_LEN                       646
#define SUB_62_LOG_FAST_MEAS_SAMPLES_PER_SIG     620000
#define SUB_62_LOG_I_EARTH_SAMPLES_PER_SIG       8000
#define SUB_62_LOG_MEAS_SAMPLES_PER_SIG          400000
#define SUB_62_LOG_MENU_STATUS_ANA               2
#define SUB_62_LOG_MENU_STATUS_CONT              8
#define SUB_62_LOG_MENU_STATUS_CY                1
#define SUB_62_LOG_MENU_STATUS_DIM               1024
#define SUB_62_LOG_MENU_STATUS_DIS               64
#define SUB_62_LOG_MENU_STATUS_FUT               512
#define SUB_62_LOG_MENU_STATUS_FZ                16
#define SUB_62_LOG_MENU_STATUS_MPX               32
#define SUB_62_LOG_MENU_STATUS_PM                4
#define SUB_62_LOG_MENU_STATUS_RUN               128
#define SUB_62_LOG_MENU_STATUS_SAVE              256
#define SUB_62_LOG_MENU_STATUS_VS1               2048
#define SUB_62_LOG_MENU_STATUS_VS2               4096
#define SUB_62_LOG_TDAY_LEN                      152
#define SUB_62_LOG_TEMP_SAMPLES_PER_SIG          10000
#define SUB_62_LOG_THOUR_LEN                     360
#define SUB_62_LOG_TIMING_LEN                    48
#define SUB_62_MAIN_CLOCK_PERIOD_NS              1000
#define SUB_62_MAX_A_BARCODES                    4
#define SUB_62_MAX_B_BARCODES                    4
#define SUB_62_MAX_C_BARCODES                    40
#define SUB_62_MAX_DIMS                          20
#define SUB_62_MAX_DIM_BUS_ADDR                  32
#define SUB_62_MAX_LOG_MENUS                     20
#define SUB_62_MAX_LOG_MENU_NAMES                50
#define SUB_62_MAX_L_BARCODES                    20
#define SUB_62_MAX_MEAS_ACQ_GROUP                5
#define SUB_62_MAX_PERIOD_ITERS                  10000
#define SUB_62_MAX_PROP_DEPTH                    5
#define SUB_62_MAX_SIGNALS                       8
#define SUB_62_MAX_SLAVES                        14
#define SUB_62_MAX_SUB_DEVS                      5
#define SUB_62_MAX_SYS                           60
#define SUB_62_MAX_USER                          32
#define SUB_62_MAX_USER_PLUS_1                   33
#define SUB_62_MAX_V_BARCODES                    70
#define SUB_62_MODE_OP_NORMAL                    1
#define SUB_62_MODE_OP_SIMULATION                2
#define SUB_62_MODE_OP_TEST                      4
#define SUB_62_NUM_DIMS_BRANCH                   16
#define SUB_62_NUM_MEM_PARTITIONS                1
#define SUB_62_NUM_MSG_QUEUES                    1
#define SUB_62_NUM_SEMAPHORES                    13
#define SUB_62_NUM_SUBS                          32
#define SUB_62_N_ACQ_PULSES                      13
#define SUB_62_N_ADCS                            4
#define SUB_62_N_COMP_GROUPS                     30
#define SUB_62_N_CORE_SEGS                       4
#define SUB_62_N_CYC_CHK_DATA                    4
#define SUB_62_N_DACS                            2
#define SUB_62_N_DIAG_ANA_CHANS                  80
#define SUB_62_N_DIAG_ANA_SIGS                   80
#define SUB_62_N_DIM_ANA_CHANS                   4
#define SUB_62_N_DIM_DIG_BANKS                   2
#define SUB_62_N_DIM_DIG_INPUTS                  12
#define SUB_62_N_EXT_ADCS                        0
#define SUB_62_N_SPY_CHANS                       6
#define SUB_62_N_VS_SIM_COEFFS                   4
#define SUB_62_OP_BOOT                           5
#define SUB_62_OP_CALIBRATING                    3
#define SUB_62_OP_NORMAL                         1
#define SUB_62_OP_PROGRAMMING                    6
#define SUB_62_OP_SIMULATION                     2
#define SUB_62_OP_TEST                           4
#define SUB_62_OP_UNCONFIGURED                   0
#define SUB_62_PC_ABORTING                       12
#define SUB_62_PC_ARMED                          10
#define SUB_62_PC_BLOCKING                       15
#define SUB_62_PC_CYCLING                        13
#define SUB_62_PC_DIRECT                         17
#define SUB_62_PC_ECONOMY                        16
#define SUB_62_PC_FLT_OFF                        0
#define SUB_62_PC_FLT_STOPPING                   2
#define SUB_62_PC_IDLE                           8
#define SUB_62_PC_OFF                            1
#define SUB_62_PC_ON_CYCLING                     1
#define SUB_62_PC_ON_DIRECT                      2
#define SUB_62_PC_ON_IDLE                        0
#define SUB_62_PC_ON_STANDBY                     7
#define SUB_62_PC_PAUSED                         18
#define SUB_62_PC_POL_SWITCHING                  14
#define SUB_62_PC_RUNNING                        11
#define SUB_62_PC_SIMPLIFIED_BLOCKING            2
#define SUB_62_PC_SIMPLIFIED_FAULT               0
#define SUB_62_PC_SIMPLIFIED_OFF                 1
#define SUB_62_PC_SIMPLIFIED_ON                  3
#define SUB_62_PC_SLOW_ABORT                     5
#define SUB_62_PC_STARTING                       4
#define SUB_62_PC_STOPPING                       3
#define SUB_62_PC_TO_CYCLING                     9
#define SUB_62_PC_TO_STANDBY                     6
#define SUB_62_PC_WITH_ALIASES_ABORTING          12
#define SUB_62_PC_WITH_ALIASES_ARMED             10
#define SUB_62_PC_WITH_ALIASES_BK                15
#define SUB_62_PC_WITH_ALIASES_BLOCKING          15
#define SUB_62_PC_WITH_ALIASES_CY                13
#define SUB_62_PC_WITH_ALIASES_CYCLING           13
#define SUB_62_PC_WITH_ALIASES_DIRECT            17
#define SUB_62_PC_WITH_ALIASES_DT                17
#define SUB_62_PC_WITH_ALIASES_ECONOMY           16
#define SUB_62_PC_WITH_ALIASES_FLT_OFF           0
#define SUB_62_PC_WITH_ALIASES_FLT_STOPPING      2
#define SUB_62_PC_WITH_ALIASES_IDLE              8
#define SUB_62_PC_WITH_ALIASES_IL                8
#define SUB_62_PC_WITH_ALIASES_OF                1
#define SUB_62_PC_WITH_ALIASES_OFF               1
#define SUB_62_PC_WITH_ALIASES_ON_STANDBY        7
#define SUB_62_PC_WITH_ALIASES_PAUSED            18
#define SUB_62_PC_WITH_ALIASES_POL_SWITCHING     14
#define SUB_62_PC_WITH_ALIASES_RUNNING           11
#define SUB_62_PC_WITH_ALIASES_SA                5
#define SUB_62_PC_WITH_ALIASES_SB                7
#define SUB_62_PC_WITH_ALIASES_SLOW_ABORT        5
#define SUB_62_PC_WITH_ALIASES_STARTING          4
#define SUB_62_PC_WITH_ALIASES_STOPPING          3
#define SUB_62_PC_WITH_ALIASES_TO_CYCLING        9
#define SUB_62_PC_WITH_ALIASES_TO_STANDBY        6
#define SUB_62_PLL_CAPTURE                       1
#define SUB_62_PLL_FAILED                        4
#define SUB_62_PLL_FAST_SLEW                     2
#define SUB_62_PLL_LOCKED                        0
#define SUB_62_PLL_NO_SYNC                       3
#define SUB_62_PM_TRIG_PM_EXT_TRIG               FGC_EXT_PM_REQ
#define SUB_62_PM_TRIG_PM_SELF_TRIG              FGC_SELF_PM_REQ
#define SUB_62_POLSWITCH_FAULTS_EXTERNAL         1
#define SUB_62_POLSWITCH_FAULTS_INVALID          2
#define SUB_62_POLSWITCH_FAULTS_TIMEOUT          8
#define SUB_62_POLSWITCH_FAULTS_UNEXPECTED       4
#define SUB_62_POL_MODE_NEGATIVE                 2
#define SUB_62_POL_MODE_NOT_SET                  0
#define SUB_62_POL_MODE_POSITIVE                 1
#define SUB_62_POL_NEGATIVE                      2
#define SUB_62_POL_NO_SWITCH                     0
#define SUB_62_POL_POSITIVE                      1
#define SUB_62_POL_SWITCH_FAULT                  3
#define SUB_62_POL_SWITCH_MOVING                 4
#define SUB_62_PROFILE_LEN                       20
#define SUB_62_PSU_MAX_15V                       15.5
#define SUB_62_PSU_MAX_5V                        5.2
#define SUB_62_PSU_MIN_15V                       14.5
#define SUB_62_PSU_MIN_5V                        4.8
#define SUB_62_PULSE_STATUS_DISABLED             6
#define SUB_62_PULSE_STATUS_FAULT                2
#define SUB_62_PULSE_STATUS_NOT_READY            3
#define SUB_62_PULSE_STATUS_OK                   0
#define SUB_62_PULSE_STATUS_POL_SWITCH           5
#define SUB_62_PULSE_STATUS_TIMEOUT              4
#define SUB_62_PULSE_STATUS_WARNING              1
#define SUB_62_REGFGC3_DEVICES_DB                0
#define SUB_62_REGFGC3_DEVICES_DEVICE_2          2
#define SUB_62_REGFGC3_DEVICES_DEVICE_3          3
#define SUB_62_REGFGC3_DEVICES_DEVICE_4          4
#define SUB_62_REGFGC3_DEVICES_DEVICE_5          5
#define SUB_62_REGFGC3_DEVICES_MF                1
#define SUB_62_REGFGC3_DEVICES_NO_DEVICE         65535
#define SUB_62_REGFGC3_PARS                      1500
#define SUB_62_REGFGC3_PROG_ACTION_NONE          0
#define SUB_62_REGFGC3_PROG_ACTION_PARAMS        2
#define SUB_62_REGFGC3_PROG_ACTION_SWITCH        1
#define SUB_62_REGFGC3_PROG_FSM_CLEAN_UP         9
#define SUB_62_REGFGC3_PROG_FSM_ERROR            10
#define SUB_62_REGFGC3_PROG_FSM_GET_PROG_INFO    3
#define SUB_62_REGFGC3_PROG_FSM_PROGRAMMED       6
#define SUB_62_REGFGC3_PROG_FSM_PROGRAMMING      4
#define SUB_62_REGFGC3_PROG_FSM_PROG_CHK         5
#define SUB_62_REGFGC3_PROG_FSM_SET_PB_PARS      7
#define SUB_62_REGFGC3_PROG_FSM_TO_PROD_BOOT     8
#define SUB_62_REGFGC3_PROG_FSM_TRANSFERRED      2
#define SUB_62_REGFGC3_PROG_FSM_TRANSFERRING     1
#define SUB_62_REGFGC3_PROG_FSM_WAITING          0
#define SUB_62_REGFGC3_PROG_OP_STATE_DISABLED    0
#define SUB_62_REGFGC3_PROG_OP_STATE_ENABLED     1
#define SUB_62_REGFGC3_PROG_STATE_STANDALONE     0
#define SUB_62_REGFGC3_PROG_STATE_SYNCHRONIZED   1
#define SUB_62_REGFGC3_PROG_STATE_UNSYNCED       2
#define SUB_62_REGFGC3_VARIANTS_CANCUN_17        17
#define SUB_62_REGFGC3_VARIANTS_CAPATESTB_70     70
#define SUB_62_REGFGC3_VARIANTS_CAPATESTB_71     71
#define SUB_62_REGFGC3_VARIANTS_COMHVPS_52       52
#define SUB_62_REGFGC3_VARIANTS_COMPV3_105       105
#define SUB_62_REGFGC3_VARIANTS_DEVELOPMENT_2    2
#define SUB_62_REGFGC3_VARIANTS_DOWNLDBOOT_3     3
#define SUB_62_REGFGC3_VARIANTS_EMPTY            0
#define SUB_62_REGFGC3_VARIANTS_EX_FMC_WR_170    170
#define SUB_62_REGFGC3_VARIANTS_GAMMATRAN_113    113
#define SUB_62_REGFGC3_VARIANTS_HMINUS_40        40
#define SUB_62_REGFGC3_VARIANTS_HMINUS_41        41
#define SUB_62_REGFGC3_VARIANTS_IGBT_33          33
#define SUB_62_REGFGC3_VARIANTS_IGBT_34          34
#define SUB_62_REGFGC3_VARIANTS_IGBT_FADC_37     37
#define SUB_62_REGFGC3_VARIANTS_IGBT_LB_39       39
#define SUB_62_REGFGC3_VARIANTS_LPS4Q_130        130
#define SUB_62_REGFGC3_VARIANTS_MARXDSCP_140     140
#define SUB_62_REGFGC3_VARIANTS_MARXDSCP_141     141
#define SUB_62_REGFGC3_VARIANTS_MAXIDISCAP_22    22
#define SUB_62_REGFGC3_VARIANTS_MAXIDISCAP_23    23
#define SUB_62_REGFGC3_VARIANTS_MEGADISCAP_30    30
#define SUB_62_REGFGC3_VARIANTS_MEGADISCAP_60    60
#define SUB_62_REGFGC3_VARIANTS_MIDIDSC10H_12    12
#define SUB_62_REGFGC3_VARIANTS_MIDIDSC_13       13
#define SUB_62_REGFGC3_VARIANTS_MINIPBDBG_93     93
#define SUB_62_REGFGC3_VARIANTS_MINIPOPSB_92     92
#define SUB_62_REGFGC3_VARIANTS_MODULATORL4_5    5
#define SUB_62_REGFGC3_VARIANTS_MODULATORL4_7    7
#define SUB_62_REGFGC3_VARIANTS_OCEM_35          35
#define SUB_62_REGFGC3_VARIANTS_PANDORA_96       96
#define SUB_62_REGFGC3_VARIANTS_POPSB_90         90
#define SUB_62_REGFGC3_VARIANTS_POWERSTK_160     160
#define SUB_62_REGFGC3_VARIANTS_RF25KV_82        82
#define SUB_62_REGFGC3_VARIANTS_SERVOSPILL_36    36
#define SUB_62_REGFGC3_VARIANTS_SIRIUS_110       110
#define SUB_62_REGFGC3_VARIANTS_SIRIUS_111       111
#define SUB_62_REGFGC3_VARIANTS_SIRIUS_112       112
#define SUB_62_REGFGC3_VARIANTS_SPSQUAD_125      125
#define SUB_62_REGFGC3_VARIANTS_STANDARD_4       4
#define SUB_62_REGFGC3_VARIANTS_SVC_150          150
#define SUB_62_REGFGC3_VARIANTS_SVC_151          151
#define SUB_62_REGFGC3_VARIANTS_SVC_LHC_152      152
#define SUB_62_REGFGC3_VARIANTS_THYRISTOR_120    120
#define SUB_62_REGFGC3_VARIANTS_TYPE29_2K_180    180
#define SUB_62_REGFGC3_VARIANTS_TYPE7_121        121
#define SUB_62_REGFGC3_VARIANTS_TYPE7_122        122
#define SUB_62_REG_MODE_UNITS_A                  1
#define SUB_62_REG_MODE_UNITS_G                  2
#define SUB_62_REG_MODE_UNITS_NONE               3
#define SUB_62_REG_MODE_UNITS_V                  0
#define SUB_62_RESET                             0
#define SUB_62_RESET_RESET                       1
#define SUB_62_RTD_ADCS_AB                       4
#define SUB_62_RTD_ADCS_CD                       9
#define SUB_62_RTD_CYC                           6
#define SUB_62_RTD_DIAG                          1
#define SUB_62_RTD_OFF                           0
#define SUB_62_RTD_PSU                           5
#define SUB_62_SELECT_FLTS_SEL_DIFF_FLT          2
#define SUB_62_SELECT_FLTS_SEL_NO_TRANS          4
#define SUB_62_SELECT_FLTS_SEL_SIG_FLT           1
#define SUB_62_SELECT_WRNS_SEL_DIFF_WARN         4
#define SUB_62_SELECT_WRNS_SEL_SIG_INVLD         1
#define SUB_62_SELECT_WRNS_SEL_SIG_WARN          2
#define SUB_62_SIMSC_LEN                         32
#define SUB_62_SPY_AUX                           11
#define SUB_62_SPY_CYCTIME                       60
#define SUB_62_SPY_DCCT_A                        8
#define SUB_62_SPY_DCCT_B                        9
#define SUB_62_SPY_DIG_SUP_A0                    50
#define SUB_62_SPY_DIG_SUP_A1                    51
#define SUB_62_SPY_DIG_SUP_A2                    52
#define SUB_62_SPY_DIG_SUP_A3                    53
#define SUB_62_SPY_DIG_SUP_B0                    54
#define SUB_62_SPY_DIG_SUP_B1                    55
#define SUB_62_SPY_DIG_SUP_B2                    56
#define SUB_62_SPY_DIG_SUP_B3                    57
#define SUB_62_SPY_DSPISR                        21
#define SUB_62_SPY_I_CAPA                        15
#define SUB_62_SPY_I_EARTH                       16
#define SUB_62_SPY_I_MEAS                        14
#define SUB_62_SPY_PLL_DAC                       34
#define SUB_62_SPY_PLL_E                         31
#define SUB_62_SPY_PLL_E18_E                     37
#define SUB_62_SPY_PLL_E19_E                     38
#define SUB_62_SPY_PLL_ETH_SYNC                  35
#define SUB_62_SPY_PLL_EXT_A_E                   39
#define SUB_62_SPY_PLL_EXT_E                     36
#define SUB_62_SPY_PLL_FILT_INTE                 33
#define SUB_62_SPY_PLL_INTE                      32
#define SUB_62_SPY_PLL_NET_A_E                   40
#define SUB_62_SPY_PLL_STATE                     30
#define SUB_62_SPY_RAW_A                         0
#define SUB_62_SPY_RAW_B                         1
#define SUB_62_SPY_RAW_C                         2
#define SUB_62_SPY_RAW_D                         3
#define SUB_62_SPY_REF                           10
#define SUB_62_SPY_T_DCCT_A                      19
#define SUB_62_SPY_T_DCCT_B                      20
#define SUB_62_SPY_T_FGC_IN                      17
#define SUB_62_SPY_T_FGC_OUT                     18
#define SUB_62_SPY_V_A                           4
#define SUB_62_SPY_V_B                           5
#define SUB_62_SPY_V_C                           6
#define SUB_62_SPY_V_CAPA                        13
#define SUB_62_SPY_V_D                           7
#define SUB_62_SPY_V_MEAS                        12
#define SUB_62_SYSDB_FLAG_MASK_BLOCKABLE         1
#define SUB_62_SYSDB_MENU_NAME_LEN               10
#define SUB_62_SYSDB_MENU_PROP_LEN               20
#define SUB_62_SYSDB_SYS_LBL_LEN                 80
#define SUB_62_SYSDB_SYS_LEN                     5
#define SUB_62_SYSDB_VERSION                     0
#define SUB_62_TRANSDUCER_POSITION_CONVERTER     0
#define SUB_62_TRANSDUCER_POSITION_INVERTED      3
#define SUB_62_TRANSDUCER_POSITION_LOAD          1
#define SUB_62_TRANSDUCER_POSITION_NORMAL        2
#define SUB_62_UNL_FIELDBUS_WRN                  512
#define SUB_62_UNL_I_MEAS_DIFF                   4
#define SUB_62_UNL_LOG_PLEASE                    32768
#define SUB_62_UNL_NOMINAL_LOAD                  1
#define SUB_62_UNL_PC_DISCH_RQ                   64
#define SUB_62_UNL_PC_PERMIT                     128
#define SUB_62_UNL_PC_REG_OK                     4096
#define SUB_62_UNL_POL_SWI_NEG                   8
#define SUB_62_UNL_POL_SWI_POS                   16
#define SUB_62_UNL_POST_MORTEM                   256
#define SUB_62_UNL_PWR_FAILURE                   32
#define SUB_62_UNL_REF_RT_ACTIVE                 1024
#define SUB_62_UNL_SYNC_PLEASE                   2
#define SUB_62_UNL_SYNC_REGFGC3                  16384
#define SUB_62_UNL_VS_POWER_ON                   2048
#define SUB_62_VS_BLOCKED                        8
#define SUB_62_VS_BLOCK_DISABLED                 0
#define SUB_62_VS_BLOCK_ENABLED                  1
#define SUB_62_VS_BLOCK_SUP_B0                   2
#define SUB_62_VS_BLOCK_SUP_B1                   3
#define SUB_62_VS_BLOCK_SUP_B2                   4
#define SUB_62_VS_BLOCK_SUP_B3                   5
#define SUB_62_VS_BLOCK_SUP_B4                   6
#define SUB_62_VS_FASTPA_OFF                     2
#define SUB_62_VS_FAST_STOP                      4
#define SUB_62_VS_FLT_OFF                        1
#define SUB_62_VS_INVALID                        0
#define SUB_62_VS_NONE                           9
#define SUB_62_VS_OFF                            3
#define SUB_62_VS_READY                          7
#define SUB_62_VS_STARTING                       6
#define SUB_62_VS_STOPPING                       5
#define SUB_62_WRN_CONFIG                        8192
#define SUB_62_WRN_EXT_SYNC_LOST                 32768
#define SUB_62_WRN_FGC_HW                        1
#define SUB_62_WRN_FGC_PSU                       16
#define SUB_62_WRN_I_MEAS                        2
#define SUB_62_WRN_POL_SWITCH                    512
#define SUB_62_WRN_REF_LOCAL                     8
#define SUB_62_WRN_REG_ERROR                     4
#define SUB_62_WRN_SIMULATION                    4096
#define SUB_62_WRN_TEMPERATURE                   32
#define SUB_62_WRN_TIMING_EVT                    256

#endif

// End of file: ../../sw/inc/classes/62/sub_defconst.h
