[submodule "VHDL/psi_tb"]
	path = VHDL/psi_tb
	url = https://github.com/paulscherrerinstitute/psi_tb
[submodule "VHDL/psi_common"]
	path = VHDL/psi_common
	url = https://github.com/paulscherrerinstitute/psi_common
[submodule "TCL/PsiSim"]
	path = TCL/PsiSim
	url = https://github.com/paulscherrerinstitute/PsiSim
[submodule "Python/PsiPyUtils"]
	path = Python/PsiPyUtils
	url = https://github.com/paulscherrerinstitute/PsiPyUtils
[submodule "Python/TbGenerator"]
	path = Python/TbGenerator
	url = https://github.com/paulscherrerinstitute/TbGenerator
[submodule "Python/VivadoScripting"]
	path = Python/VivadoScripting
	url = https://github.com/paulscherrerinstitute/VivadoScripting
[submodule "Python/IseScripting"]
	path = Python/IseScripting
	url = https://github.com/paulscherrerinstitute/IseScripting
[submodule "VHDL/en_cl_fix"]
	path = VHDL/en_cl_fix
	url = https://github.com/paulscherrerinstitute/en_cl_fix
[submodule "VHDL/psi_fix"]
	path = VHDL/psi_fix
	url = https://github.com/paulscherrerinstitute/psi_fix
[submodule "TCL/PsiIpPackage"]
	path = TCL/PsiIpPackage
	url = https://github.com/paulscherrerinstitute/PsiIpPackage
[submodule "VivadoIp/vivadoIP_data_rec"]
	path = VivadoIp/vivadoIP_data_rec
	url = https://github.com/paulscherrerinstitute/vivadoIP_data_rec
[submodule "VivadoIp/vivadoIP_clock_measure"]
	path = VivadoIp/vivadoIP_clock_measure
	url = https://github.com/paulscherrerinstitute/vivadoIP_clock_measure
[submodule "VivadoIp/vivadoIP_spi_simple"]
	path = VivadoIp/vivadoIP_spi_simple
	url = https://github.com/paulscherrerinstitute/vivadoIP_spi_simple
[submodule "VivadoIp/vivadoIP_axis_data_gen"]
	path = VivadoIp/vivadoIP_axis_data_gen
	url = https://github.com/paulscherrerinstitute/vivadoIP_axis_data_gen
[submodule "VivadoIp/vivadoIP_mem_test"]
	path = VivadoIp/vivadoIP_mem_test
	url = https://github.com/paulscherrerinstitute/vivadoIP_mem_test
[submodule "VHDL/psi_multi_stream_daq"]
	path = VHDL/psi_multi_stream_daq
	url = https://github.com/paulscherrerinstitute/psi_multi_stream_daq
[submodule "VivadoIp/vivadoIP_psi_ms_daq"]
	path = VivadoIp/vivadoIP_psi_ms_daq
	url = https://github.com/paulscherrerinstitute/vivadoIP_psi_ms_daq
[submodule "Python/PsiFpgaLibDependencies"]
	path = Python/PsiFpgaLibDependencies
	url = https://github.com/paulscherrerinstitute/PsiFpgaLibDependencies
[submodule "VivadoIp/vivadoIP_i2c_devreg"]
	path = VivadoIp/vivadoIP_i2c_devreg
	url = https://github.com/paulscherrerinstitute/vivadoIP_i2c_devreg
[submodule "VivadoIp/vivadoIP_power_sink"]
	path = VivadoIp/vivadoIP_power_sink
	url = https://github.com/paulscherrerinstitute/vivadoIP_power_sink
[submodule "VivadoIp/vivadoIP_fpga_base"]
	path = VivadoIp/vivadoIP_fpga_base
	url = https://github.com/paulscherrerinstitute/vivadoIP_fpga_base.git
[submodule "VivadoIp/vivadoIP_sync_edge_det"]
	path = VivadoIp/vivadoIP_sync_edge_det
	url = https://github.com/paulscherrerinstitute/vivadoIP_sync_edge_det.git
[submodule "VivadoIp/vivadoIP_axi_mm_reader"]
	path = VivadoIp/vivadoIP_axi_mm_reader
	url = https://github.com/paulscherrerinstitute/vivadoIP_axi_mm_reader.git
