{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.929661",
   "Default View_TopLeft":"-191,-113",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2320 -y 300 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2320 -y 320 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 990 -defaultsOSRD
preplace port port-id_sCh1GainH_0 -pg 1 -lvl 7 -x 2320 -y 890 -defaultsOSRD
preplace port port-id_adcClkIn_p_0 -pg 1 -lvl 7 -x 2320 -y 690 -defaultsOSRD
preplace port port-id_sCh1GainL_0 -pg 1 -lvl 7 -x 2320 -y 910 -defaultsOSRD
preplace port port-id_sCh2CouplingH_0 -pg 1 -lvl 7 -x 2320 -y 850 -defaultsOSRD
preplace port port-id_adcClkIn_n_0 -pg 1 -lvl 7 -x 2320 -y 710 -defaultsOSRD
preplace port port-id_sCh2CouplingL_0 -pg 1 -lvl 7 -x 2320 -y 870 -defaultsOSRD
preplace port port-id_sRelayComH_0 -pg 1 -lvl 7 -x 2320 -y 970 -defaultsOSRD
preplace port port-id_sCh2GainH_0 -pg 1 -lvl 7 -x 2320 -y 930 -defaultsOSRD
preplace port port-id_sADC_SDIO_0 -pg 1 -lvl 7 -x 2320 -y 750 -defaultsOSRD
preplace port port-id_adcSync_0 -pg 1 -lvl 7 -x 2320 -y 730 -defaultsOSRD
preplace port port-id_sCh2GainL_0 -pg 1 -lvl 7 -x 2320 -y 950 -defaultsOSRD
preplace port port-id_sCh1CouplingH_0 -pg 1 -lvl 7 -x 2320 -y 810 -defaultsOSRD
preplace port port-id_sCh1CouplingL_0 -pg 1 -lvl 7 -x 2320 -y 830 -defaultsOSRD
preplace port port-id_sADC_CS_0 -pg 1 -lvl 7 -x 2320 -y 770 -defaultsOSRD
preplace port port-id_sADC_Sclk_0 -pg 1 -lvl 7 -x 2320 -y 790 -defaultsOSRD
preplace port port-id_sRelayComL_0 -pg 1 -lvl 7 -x 2320 -y 990 -defaultsOSRD
preplace port port-id_DcoClk_0 -pg 1 -lvl 0 -x 0 -y 1040 -defaultsOSRD
preplace portBus dADC_Data_0 -pg 1 -lvl 0 -x 0 -y 1060 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2050 -y 360 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1260 -y 160 -defaultsOSRD
preplace inst ZmodADC1410_Controll_0 -pg 1 -lvl 6 -x 2050 -y 790 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 560 -y 320 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 210 -y 190 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1630 -y 180 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1630 -y 410 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 1630 -y 980 -defaultsOSRD
preplace inst AXI_ZmodADC1410_0 -pg 1 -lvl 5 -x 1630 -y 760 -defaultsOSRD
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 1 -x 210 -y 400 -defaultsOSRD
preplace inst TAR_0 -pg 1 -lvl 3 -x 910 -y 350 -defaultsOSRD
preplace netloc AXI_ZmodADC1410_0_sCh1CouplingSelect 1 5 1 N 790
preplace netloc AXI_ZmodADC1410_0_sCh1GainSelect 1 5 1 N 830
preplace netloc AXI_ZmodADC1410_0_sCh2CouplingSelect 1 5 1 N 810
preplace netloc AXI_ZmodADC1410_0_sCh2GainSelect 1 5 1 N 850
preplace netloc AXI_ZmodADC1410_0_sTestMode 1 5 1 N 870
preplace netloc AXI_ZmodADC1410_0_sZmodControllerRst_n 1 5 1 1790 730n
preplace netloc DcoClk_0_1 1 0 6 NJ 1040 NJ 1040 NJ 1040 NJ 1040 1440J 1050 1820J
preplace netloc Net 1 6 1 NJ 750
preplace netloc ZmodADC1410_Controll_0_adcClkIn_n 1 6 1 NJ 710
preplace netloc ZmodADC1410_Controll_0_adcClkIn_p 1 6 1 NJ 690
preplace netloc ZmodADC1410_Controll_0_adcSync 1 6 1 NJ 730
preplace netloc ZmodADC1410_Controll_0_sADC_CS 1 6 1 NJ 770
preplace netloc ZmodADC1410_Controll_0_sADC_Sclk 1 6 1 NJ 790
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingH 1 6 1 NJ 810
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingL 1 6 1 NJ 830
preplace netloc ZmodADC1410_Controll_0_sCh1GainH 1 6 1 NJ 890
preplace netloc ZmodADC1410_Controll_0_sCh1GainL 1 6 1 NJ 910
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingH 1 6 1 NJ 850
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingL 1 6 1 NJ 870
preplace netloc ZmodADC1410_Controll_0_sCh2GainH 1 6 1 NJ 930
preplace netloc ZmodADC1410_Controll_0_sCh2GainL 1 6 1 NJ 950
preplace netloc ZmodADC1410_Controll_0_sRelayComH 1 6 1 NJ 970
preplace netloc ZmodADC1410_Controll_0_sRelayComL 1 6 1 NJ 990
preplace netloc axi_dma_0_mm2s_introut 1 4 1 1450 240n
preplace netloc axi_dma_0_s2mm_introut 1 4 1 1440 260n
preplace netloc clk_wiz_0_clk_out1 1 5 1 1800 750n
preplace netloc dADC_Data_0_1 1 0 6 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 1830J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 30 290 410 480 760 480 1080 320 1470 480 1820 480 2280
preplace netloc processing_system7_0_FCLK_CLK1 1 0 7 30 300 390 490 720 700 NJ 700 1470 500 1800 530 2290
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 500 NJ 500 NJ 500 NJ 500 1450 530 1830J 520 2270
preplace netloc rst_ps7_0_100M_1_peripheral_aresetn 1 1 4 400 750 NJ 750 NJ 750 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 4 400 150 750 210 1060 330 1460
preplace netloc sys_clock_1 1 0 5 NJ 990 NJ 990 NJ 990 NJ 990 NJ
preplace netloc xlconcat_0_dout 1 5 1 1800 400n
preplace netloc ZmodADC1410_Controll_0_sCh1Out 1 2 5 770 510 NJ 510 NJ 510 1810J 500 2280
preplace netloc ZmodADC1410_Controll_0_sCh2Out 1 2 5 730 520 NJ 520 NJ 520 1820J 510 2300
preplace netloc AXI_ZmodADC1410_0_mCalibCh1 1 5 1 N 690
preplace netloc AXI_ZmodADC1410_0_mCalibCh2 1 5 1 N 710
preplace netloc AXI_ZmodADC1410_0_mSPI_IAP 1 5 1 N 670
preplace netloc TAR_0_M00_AXIS 1 3 1 1070 110n
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 N 80
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 N 100
preplace netloc axi_dma_0_M_AXI_SG 1 4 1 N 60
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 1820 180n
preplace netloc processing_system7_0_DDR 1 6 1 NJ 300
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ 320
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 410 160 740J 490 NJ 490 NJ 490 NJ 490 2300
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 2 710J 220 1050
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 730 280n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 3 710 690 NJ 690 NJ
levelinfo -pg 1 0 210 560 910 1260 1630 2050 2320
pagesize -pg 1 -db -bbox -sgen -190 0 2500 1080
"
}
{
   "da_axi4_cnt":"5",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"7",
   "da_ps7_cnt":"1"
}
