 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: T-2022.03
Date   : Sun Oct 23 18:23:46 2022
****************************************

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: DM1/s_slave_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DM1/cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                enG1000K              fsa0m_a_generic_core_ss1p62v125c
  SRAM_wrapper_I_S_AW_inter_WA__I_S_W_inter_WD__I_S_B_inter_WR__I_S_AR_inter_RA__I_S_R_inter_RD___0
                     enG500K               fsa0m_a_generic_core_ss1p62v125c
  ReadData_I_M0_inter_RD_M0_I_M1_inter_RD_M1_I_S0_inter_RD_S0_I_S1_inter_RD_S1_I_SD_inter_RD__
                     enG5K                 fsa0m_a_generic_core_ss1p62v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  DM1/s_slave_reg_1_/CK (QDFFRBN)                         0.00       1.00 r
  DM1/s_slave_reg_1_/Q (QDFFRBN)                          0.85       1.85 r
  DM1/U24/O (INV2)                                        0.28       2.13 f
  DM1/U47/O (ND2P)                                        0.55       2.68 r
  DM1/U46/O (INV3)                                        0.24       2.92 f
  DM1/S_R_RVALID (SRAM_wrapper_I_S_AW_inter_WA__I_S_W_inter_WD__I_S_B_inter_WR__I_S_AR_inter_RA__I_S_R_inter_RD___0)
                                                          0.00       2.92 f
  AXI/RD_S1_RVALID (AXI_I_RA_M0_inter_RA__I_RD_M0_inter_RD__I_WA_M1_inter_WA__I_WD_M1_inter_WD__I_WR_M1_inter_WR__I_RA_M1_inter_RA__I_RD_M1_inter_RD__I_WA_S0_inter_WA__I_WD_S0_inter_WD__I_WR_S0_inter_WR__I_RA_S0_inter_RA__I_RD_S0_inter_RD__I_WA_S1_inter_WA__I_WD_S1_inter_WD__I_WR_S1_inter_WR__I_RA_S1_inter_RA__I_RD_S1_inter_RD__)
                                                          0.00       2.92 f
  AXI/RD/S1_RVALID (ReadData_I_M0_inter_RD_M0_I_M1_inter_RD_M1_I_S0_inter_RD_S0_I_S1_inter_RD_S1_I_SD_inter_RD__)
                                                          0.00       2.92 f
  AXI/RD/U130/O (INV2CK)                                  0.16       3.08 r
  AXI/RD/U35/O (NR2)                                      0.16       3.24 f
  AXI/RD/U26/O (OAI12HS)                                  0.33       3.57 r
  AXI/RD/U25/O (INV1S)                                    0.19       3.76 f
  AXI/RD/U91/O (BUF1CK)                                   0.18       3.94 f
  AXI/RD/U9/O (BUF1CK)                                    0.40       4.35 f
  AXI/RD/U5/O (AO222)                                     0.63       4.97 f
  AXI/RD/U29/O (INV2)                                     0.11       5.08 r
  AXI/RD/U99/O (NR2)                                      0.11       5.20 f
  AXI/RD/U10/O (OAI22H)                                   0.36       5.56 r
  AXI/RD/U34/O (INV2)                                     0.15       5.71 f
  AXI/RD/U28/O (NR3H)                                     0.78       6.49 r
  AXI/RD/S1_RREADY (ReadData_I_M0_inter_RD_M0_I_M1_inter_RD_M1_I_S0_inter_RD_S0_I_S1_inter_RD_S1_I_SD_inter_RD__)
                                                          0.00       6.49 r
  AXI/RD_S1_RREADY (AXI_I_RA_M0_inter_RA__I_RD_M0_inter_RD__I_WA_M1_inter_WA__I_WD_M1_inter_WD__I_WR_M1_inter_WR__I_RA_M1_inter_RA__I_RD_M1_inter_RD__I_WA_S0_inter_WA__I_WD_S0_inter_WD__I_WR_S0_inter_WR__I_RA_S0_inter_RA__I_RD_S0_inter_RD__I_WA_S1_inter_WA__I_WD_S1_inter_WD__I_WR_S1_inter_WR__I_RA_S1_inter_RA__I_RD_S1_inter_RD__)
                                                          0.00       6.49 r
  DM1/S_R_RREADY (SRAM_wrapper_I_S_AW_inter_WA__I_S_W_inter_WD__I_S_B_inter_WR__I_S_AR_inter_RA__I_S_R_inter_RD___0)
                                                          0.00       6.49 r
  DM1/U232/O (ND2)                                        0.90       7.39 f
  DM1/U50/O (NR2P)                                        0.71       8.10 r
  DM1/U81/O (MOAI1)                                       0.55       8.66 f
  DM1/U65/O (INV6CK)                                      0.26       8.92 r
  DM1/U76/O (OA12P)                                       0.38       9.30 r
  DM1/U146/O (OA12)                                       0.50       9.80 r
  DM1/U156/O (INV1S)                                      0.42      10.22 f
  DM1/U26/O (MOAI1)                                       0.50      10.72 f
  DM1/cnt_reg_2_/D (QDFFRBN)                              0.00      10.72 f
  data arrival time                                                 10.72

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             1.00      11.00
  clock uncertainty                                      -0.10      10.90
  DM1/cnt_reg_2_/CK (QDFFRBN)                             0.00      10.90 r
  library setup time                                     -0.18      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
