Active-HDL 13.0.375.8320 2023-07-10 22:04:07

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(cap23_tb)


--------------------------------------------------------------------------------------------------------
Entity             | Architecture    | Library | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------------
cap23_tb           | TB_ARCHITECTURE | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
cap23              | gate_level      | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
mid_reg            | gate_level      | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
instruction_fetch  | gate_level      | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
instruction_decode | gate_level      | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
exec_stage         | exec_struc      | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
mem_stage          | mem_struc       | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
instruction_memory | gate_level      | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
controller         | gate_level      | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
register_file      | gate_level      | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
alu                | alu_struc       | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
Adder16            | adder_struc     | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
data_memory        | dm_struc        | cpu     |      | 13.0.375.8320 (Windows64) | -dbg
--------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------
VHDL Package                         | Library | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------------
standard                             | std     |      |                           | <unavailable>
TEXTIO                               | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164                       | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
NUMERIC_STD                          | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
STD_LOGIC_TEXTIO                     | ieee    |      | 13.0.375.8320 (Windows64) | <unavailable>
std_logic_arith                      | ieee    |      | 13.0.375.8320 (Windows64) | <unavailable>
STD_LOGIC_UNSIGNED                   | ieee    |      | 13.0.375.8320 (Windows64) | <unavailable>
--------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------
Library                              | Comment
--------------------------------------------------------------------------------------------------------
cpu                                  | None
ieee                                 | Standard IEEE packages library
std                                  | Standard VHDL library
--------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+cap23_tb cap23_tb TB_ARCHITECTURE

