INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/FPGA/task2Lab6/task2Lab6.srcs/sources_1/new/fixedadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixedadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/FPGA/task2Lab6/task2Lab6.srcs/sim_1/new/tb_fixedadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixedadder
