$date
	Sun Oct 23 00:56:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#168364
b11000 !
1"
#168366
b11000 &
b11000 %
1$
#168367
0"
#168370
b1100 &
b1100 %
#168374
b110 &
b110 %
#168378
b11 &
b11 %
#168382
b1010 &
b1010 %
#168386
b101 &
b101 %
#168390
b10000 &
b10000 %
#168394
b1000 &
b1000 %
#168398
b100 &
b100 %
#168402
b10 &
b10 %
#168406
b1 &
1#
b1 %
#168410
b0 &
b0 %
0#
0$
#1150499
b10000 !
1"
#1150502
b10000 &
b10000 %
1$
#1150503
0"
#1150506
b1000 &
b1000 %
#1150510
b100 &
b100 %
#1150514
b10 &
b10 %
#1150518
b1 &
1#
b1 %
#1150522
b0 &
b0 %
0#
0$
#2222505
b10011 !
1"
#2222506
b10011 &
b10011 %
1$
#2222507
0"
#2222510
b111010 &
b111010 %
#2222514
b11101 &
b11101 %
#2222518
b1011000 &
b1011000 %
#2222522
b101100 &
b101100 %
#2222526
b10110 &
b10110 %
#2222530
b1011 &
b1011 %
#2222534
b100010 &
b100010 %
#2222538
b10001 &
b10001 %
#2222542
b110100 &
b110100 %
#2222546
b11010 &
b11010 %
#2222550
b1101 &
b1101 %
#2222554
b101000 &
b101000 %
#2222558
b10100 &
b10100 %
#2222562
b1010 &
b1010 %
#2222566
b101 &
b101 %
#2222570
b10000 &
b10000 %
#2222574
b1000 &
b1000 %
#2222578
b100 &
b100 %
#2222582
b10 &
b10 %
#2222586
b1 &
b1 %
1#
#2222590
b0 &
0#
b0 %
0$
#4500012
