Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Nov 25 15:40:57 2022
| Host         : mohSin-Predator-PH315-53 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab9_3verilog_timing_summary_routed.rpt -pb Lab9_3verilog_timing_summary_routed.pb -rpx Lab9_3verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab9_3verilog
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line35/clk1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.599        0.000                      0                   60        0.263        0.000                      0                   60        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.599        0.000                      0                   60        0.263        0.000                      0                   60       13.360        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.599ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.966ns (21.387%)  route 3.551ns (78.613%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.726    -0.814    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  nolabel_line35/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     0.480    nolabel_line35/counter[12]
    SLICE_X3Y102         LUT4 (Prop_lut4_I2_O)        0.299     0.779 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.923     1.702    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.826 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.816     2.642    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     2.766 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.937     3.703    nolabel_line35/clk1hz_0
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.568    nolabel_line35/clk5mhz
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[26]/C
                         clock pessimism              0.480   199.049    
                         clock uncertainty           -0.318   198.731    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429   198.302    nolabel_line35/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.302    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                194.599    

Slack (MET) :             194.599ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.966ns (21.387%)  route 3.551ns (78.613%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.726    -0.814    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  nolabel_line35/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     0.480    nolabel_line35/counter[12]
    SLICE_X3Y102         LUT4 (Prop_lut4_I2_O)        0.299     0.779 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.923     1.702    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.826 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.816     2.642    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     2.766 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.937     3.703    nolabel_line35/clk1hz_0
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.568    nolabel_line35/clk5mhz
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[27]/C
                         clock pessimism              0.480   199.049    
                         clock uncertainty           -0.318   198.731    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429   198.302    nolabel_line35/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.302    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                194.599    

Slack (MET) :             194.599ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.966ns (21.387%)  route 3.551ns (78.613%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.726    -0.814    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  nolabel_line35/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     0.480    nolabel_line35/counter[12]
    SLICE_X3Y102         LUT4 (Prop_lut4_I2_O)        0.299     0.779 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.923     1.702    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.826 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.816     2.642    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     2.766 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.937     3.703    nolabel_line35/clk1hz_0
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.568    nolabel_line35/clk5mhz
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[28]/C
                         clock pessimism              0.480   199.049    
                         clock uncertainty           -0.318   198.731    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429   198.302    nolabel_line35/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.302    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                194.599    

Slack (MET) :             194.599ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.966ns (21.387%)  route 3.551ns (78.613%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.726    -0.814    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  nolabel_line35/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     0.480    nolabel_line35/counter[12]
    SLICE_X3Y102         LUT4 (Prop_lut4_I2_O)        0.299     0.779 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.923     1.702    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.826 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.816     2.642    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     2.766 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.937     3.703    nolabel_line35/clk1hz_0
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.568    nolabel_line35/clk5mhz
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[29]/C
                         clock pessimism              0.480   199.049    
                         clock uncertainty           -0.318   198.731    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429   198.302    nolabel_line35/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.302    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                194.599    

Slack (MET) :             194.838ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.966ns (22.398%)  route 3.347ns (77.602%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.709    -0.831    nolabel_line35/clk5mhz
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.419    -0.412 f  nolabel_line35/counter_reg[29]/Q
                         net (fo=2, routed)           0.817     0.404    nolabel_line35/counter[29]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.299     0.703 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.923     1.626    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.750 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.816     2.567    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     2.691 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.791     3.482    nolabel_line35/clk1hz_0
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.606   198.586    nolabel_line35/clk5mhz
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[1]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429   198.320    nolabel_line35/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                194.838    

Slack (MET) :             194.838ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.966ns (22.398%)  route 3.347ns (77.602%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.709    -0.831    nolabel_line35/clk5mhz
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.419    -0.412 f  nolabel_line35/counter_reg[29]/Q
                         net (fo=2, routed)           0.817     0.404    nolabel_line35/counter[29]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.299     0.703 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.923     1.626    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.750 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.816     2.567    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     2.691 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.791     3.482    nolabel_line35/clk1hz_0
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.606   198.586    nolabel_line35/clk5mhz
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[2]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429   198.320    nolabel_line35/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                194.838    

Slack (MET) :             194.838ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.966ns (22.398%)  route 3.347ns (77.602%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.709    -0.831    nolabel_line35/clk5mhz
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.419    -0.412 f  nolabel_line35/counter_reg[29]/Q
                         net (fo=2, routed)           0.817     0.404    nolabel_line35/counter[29]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.299     0.703 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.923     1.626    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.750 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.816     2.567    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     2.691 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.791     3.482    nolabel_line35/clk1hz_0
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.606   198.586    nolabel_line35/clk5mhz
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[3]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429   198.320    nolabel_line35/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                194.838    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.966ns (22.857%)  route 3.260ns (77.143%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.726    -0.814    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  nolabel_line35/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     0.480    nolabel_line35/counter[12]
    SLICE_X3Y102         LUT4 (Prop_lut4_I2_O)        0.299     0.779 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.923     1.702    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.826 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.816     2.642    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     2.766 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.647     3.413    nolabel_line35/clk1hz_0
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.569    nolabel_line35/clk5mhz
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[22]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.303    nolabel_line35/counter_reg[22]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.890    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.966ns (22.857%)  route 3.260ns (77.143%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.726    -0.814    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  nolabel_line35/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     0.480    nolabel_line35/counter[12]
    SLICE_X3Y102         LUT4 (Prop_lut4_I2_O)        0.299     0.779 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.923     1.702    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.826 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.816     2.642    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     2.766 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.647     3.413    nolabel_line35/clk1hz_0
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.569    nolabel_line35/clk5mhz
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[23]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.303    nolabel_line35/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.890    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.966ns (22.857%)  route 3.260ns (77.143%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.726    -0.814    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  nolabel_line35/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     0.480    nolabel_line35/counter[12]
    SLICE_X3Y102         LUT4 (Prop_lut4_I2_O)        0.299     0.779 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.923     1.702    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.826 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.816     2.642    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     2.766 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.647     3.413    nolabel_line35/clk1hz_0
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.569    nolabel_line35/clk5mhz
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[24]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429   198.303    nolabel_line35/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line35/clk1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/clk1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.599    -0.565    nolabel_line35/clk5mhz
    SLICE_X1Y100         FDRE                                         r  nolabel_line35/clk1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line35/clk1hz_reg/Q
                         net (fo=4, routed)           0.168    -0.256    nolabel_line35/clk1hz
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.211 r  nolabel_line35/clk1hz_i_1/O
                         net (fo=1, routed)           0.000    -0.211    nolabel_line35/clk1hz_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  nolabel_line35/clk1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X1Y100         FDRE                                         r  nolabel_line35/clk1hz_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091    -0.474    nolabel_line35/clk1hz_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.604    -0.560    nolabel_line35/clk5mhz
    SLICE_X4Y97          FDRE                                         r  nolabel_line35/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  nolabel_line35/counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.235    nolabel_line35/counter[0]
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  nolabel_line35/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    nolabel_line35/counter[0]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  nolabel_line35/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.875    -0.798    nolabel_line35/clk5mhz
    SLICE_X4Y97          FDRE                                         r  nolabel_line35/counter_reg[0]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.091    -0.469    nolabel_line35/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.445ns (60.771%)  route 0.287ns (39.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.599    -0.565    nolabel_line35/clk5mhz
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line35/counter_reg[10]/Q
                         net (fo=2, routed)           0.128    -0.296    nolabel_line35/counter[10]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196    -0.100 r  nolabel_line35/counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.159     0.059    nolabel_line35/counter0[11]
    SLICE_X3Y99          LUT2 (Prop_lut2_I0_O)        0.108     0.167 r  nolabel_line35/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.167    nolabel_line35/counter[11]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.878    -0.795    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[11]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091    -0.195    nolabel_line35/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.511ns (69.130%)  route 0.228ns (30.870%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.605    -0.559    nolabel_line35/clk5mhz
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line35/counter_reg[7]/Q
                         net (fo=2, routed)           0.066    -0.352    nolabel_line35/counter[7]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.196 r  nolabel_line35/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.196    nolabel_line35/counter_reg[8]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.156 r  nolabel_line35/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.155    nolabel_line35/counter_reg[12]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.089 r  nolabel_line35/counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.072    nolabel_line35/counter0[15]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.108     0.180 r  nolabel_line35/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.180    nolabel_line35/counter[15]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[15]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.092    -0.200    nolabel_line35/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.551ns (72.735%)  route 0.207ns (27.265%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.605    -0.559    nolabel_line35/clk5mhz
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line35/counter_reg[7]/Q
                         net (fo=2, routed)           0.066    -0.352    nolabel_line35/counter[7]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.196 r  nolabel_line35/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.196    nolabel_line35/counter_reg[8]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.156 r  nolabel_line35/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.155    nolabel_line35/counter_reg[12]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  nolabel_line35/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    nolabel_line35/counter_reg[16]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.049 r  nolabel_line35/counter_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.140     0.090    nolabel_line35/counter0[19]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.108     0.198 r  nolabel_line35/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     0.198    nolabel_line35/counter[19]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  nolabel_line35/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X3Y101         FDRE                                         r  nolabel_line35/counter_reg[19]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.092    -0.200    nolabel_line35/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.575ns (73.239%)  route 0.210ns (26.761%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.605    -0.559    nolabel_line35/clk5mhz
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line35/counter_reg[7]/Q
                         net (fo=2, routed)           0.066    -0.352    nolabel_line35/counter[7]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.196 r  nolabel_line35/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.196    nolabel_line35/counter_reg[8]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.156 r  nolabel_line35/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.155    nolabel_line35/counter_reg[12]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  nolabel_line35/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    nolabel_line35/counter_reg[16]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.025 r  nolabel_line35/counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.143     0.118    nolabel_line35/counter0[18]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.108     0.226 r  nolabel_line35/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.226    nolabel_line35/counter[18]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  nolabel_line35/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X3Y101         FDRE                                         r  nolabel_line35/counter_reg[18]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.092    -0.200    nolabel_line35/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.468ns (57.180%)  route 0.350ns (42.820%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.599    -0.565    nolabel_line35/clk5mhz
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line35/counter_reg[10]/Q
                         net (fo=2, routed)           0.128    -0.296    nolabel_line35/counter[10]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.217    -0.079 r  nolabel_line35/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.222     0.143    nolabel_line35/counter0[12]
    SLICE_X3Y99          LUT2 (Prop_lut2_I0_O)        0.110     0.253 r  nolabel_line35/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.253    nolabel_line35/counter[12]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.878    -0.795    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.107    -0.179    nolabel_line35/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.538ns (65.024%)  route 0.289ns (34.976%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.605    -0.559    nolabel_line35/clk5mhz
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line35/counter_reg[7]/Q
                         net (fo=2, routed)           0.066    -0.352    nolabel_line35/counter[7]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.196 r  nolabel_line35/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.196    nolabel_line35/counter_reg[8]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.156 r  nolabel_line35/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.155    nolabel_line35/counter_reg[12]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092    -0.063 r  nolabel_line35/counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.222     0.159    nolabel_line35/counter0[16]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.109     0.268 r  nolabel_line35/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     0.268    nolabel_line35/counter[16]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[16]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.107    -0.185    nolabel_line35/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.591ns (72.145%)  route 0.228ns (27.855%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.605    -0.559    nolabel_line35/clk5mhz
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line35/counter_reg[7]/Q
                         net (fo=2, routed)           0.066    -0.352    nolabel_line35/counter[7]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.196 r  nolabel_line35/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.196    nolabel_line35/counter_reg[8]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.156 r  nolabel_line35/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.155    nolabel_line35/counter_reg[12]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  nolabel_line35/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    nolabel_line35/counter_reg[16]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.075 r  nolabel_line35/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    nolabel_line35/counter_reg[20]_i_2_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.009 r  nolabel_line35/counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.152    nolabel_line35/counter0[23]
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.108     0.260 r  nolabel_line35/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.260    nolabel_line35/counter[23]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[23]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.092    -0.200    nolabel_line35/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.615ns (74.626%)  route 0.209ns (25.374%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.605    -0.559    nolabel_line35/clk5mhz
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  nolabel_line35/counter_reg[7]/Q
                         net (fo=2, routed)           0.066    -0.352    nolabel_line35/counter[7]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.196 r  nolabel_line35/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.196    nolabel_line35/counter_reg[8]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.156 r  nolabel_line35/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.155    nolabel_line35/counter_reg[12]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  nolabel_line35/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    nolabel_line35/counter_reg[16]_i_2_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.075 r  nolabel_line35/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    nolabel_line35/counter_reg[20]_i_2_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.015 r  nolabel_line35/counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.142     0.157    nolabel_line35/counter0[22]
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.108     0.265 r  nolabel_line35/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     0.265    nolabel_line35/counter[22]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[22]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.091    -0.201    nolabel_line35/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.466    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line35/clk_ip/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y100     nolabel_line35/clk1hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y97      nolabel_line35/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     nolabel_line35/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y99      nolabel_line35/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y99      nolabel_line35/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     nolabel_line35/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y101     nolabel_line35/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y100     nolabel_line35/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     nolabel_line35/clk1hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     nolabel_line35/clk1hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      nolabel_line35/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      nolabel_line35/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y100     nolabel_line35/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y100     nolabel_line35/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y99      nolabel_line35/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y99      nolabel_line35/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y99      nolabel_line35/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y99      nolabel_line35/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     nolabel_line35/clk1hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     nolabel_line35/clk1hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      nolabel_line35/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      nolabel_line35/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y100     nolabel_line35/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y100     nolabel_line35/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y99      nolabel_line35/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y99      nolabel_line35/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y99      nolabel_line35/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y99      nolabel_line35/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line35/clk_ip/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            errLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.238ns (56.833%)  route 3.219ns (43.167%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM_sequential_state_reg[2]/Q
                         net (fo=5, routed)           1.139     1.558    state[2]
    SLICE_X4Y100         LUT3 (Prop_lut3_I0_O)        0.299     1.857 r  errLED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.080     3.937    errLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.458 r  errLED_OBUF_inst/O
                         net (fo=0)                   0.000     7.458    errLED
    H17                                                               r  errLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.431ns  (logic 1.602ns (46.680%)  route 1.829ns (53.320%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF_inst/O
                         net (fo=3, routed)           1.238     2.716    sw_IBUF
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.124     2.840 r  FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.591     3.431    next_state__0[1]
    SLICE_X4Y100         LDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.420ns  (logic 1.632ns (47.712%)  route 1.788ns (52.288%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.788     3.268    rst_IBUF
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152     3.420 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.420    FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.392ns  (logic 1.604ns (47.280%)  route 1.788ns (52.720%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.788     3.268    rst_IBUF
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     3.392 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.392    FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.391ns  (logic 1.604ns (47.294%)  route 1.787ns (52.706%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.787     3.267    rst_IBUF
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     3.391 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.391    FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.247ns  (logic 1.630ns (50.192%)  route 1.617ns (49.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF_inst/O
                         net (fo=3, routed)           1.230     2.708    sw_IBUF
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.152     2.860 r  FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.387     3.247    next_state__0[2]
    SLICE_X4Y100         LDCE                                         r  FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.866ns  (logic 1.628ns (56.798%)  route 1.238ns (43.202%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=3, routed)           1.238     2.716    sw_IBUF
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.150     2.866 r  FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.866    next_state__0[0]
    SLICE_X4Y100         LDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.203ns (70.077%)  route 0.087ns (29.923%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/G
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.087     0.245    next_state[0]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.045     0.290 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.290    FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.119     0.260    state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.048     0.308 r  FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    next_state__0[0]
    SLICE_X4Y100         LDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.203ns (59.718%)  route 0.137ns (40.282%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[1]/G
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.137     0.295    next_state[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.045     0.340 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.340    FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.190ns (43.762%)  route 0.244ns (56.238%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.120     0.261    state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.049     0.310 r  FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.124     0.434    next_state__0[2]
    SLICE_X4Y100         LDCE                                         r  FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.200ns (41.543%)  route 0.281ns (58.457%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[2]/G
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.281     0.439    next_state[2]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.042     0.481 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.481    FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.186ns (37.539%)  route 0.309ns (62.461%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.119     0.260    state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.045     0.305 r  FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.190     0.495    next_state__0[1]
    SLICE_X4Y100         LDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            errLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.407ns (69.162%)  route 0.628ns (30.838%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.120     0.261    state[1]
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.045     0.306 r  errLED_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.507     0.814    errLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.035 r  errLED_OBUF_inst/O
                         net (fo=0)                   0.000     2.035    errLED
    H17                                                               r  errLED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    nolabel_line35/clk_ip/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  nolabel_line35/clk_ip/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    nolabel_line35/clk_ip/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    nolabel_line35/clk_ip/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.545ns  (logic 1.630ns (45.962%)  route 1.916ns (54.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.916     3.395    nolabel_line35/rst_IBUF
    SLICE_X3Y103         LUT2 (Prop_lut2_I1_O)        0.150     3.545 r  nolabel_line35/counter[29]_i_2/O
                         net (fo=1, routed)           0.000     3.545    nolabel_line35/counter[29]_i_2_n_0
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589    -1.432    nolabel_line35/clk5mhz
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.526ns  (logic 1.604ns (45.474%)  route 1.923ns (54.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.923     3.402    nolabel_line35/rst_IBUF
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.124     3.526 r  nolabel_line35/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.526    nolabel_line35/counter[1]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.606    -1.414    nolabel_line35/clk5mhz
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.519ns  (logic 1.604ns (45.563%)  route 1.916ns (54.437%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.916     3.395    nolabel_line35/rst_IBUF
    SLICE_X3Y103         LUT2 (Prop_lut2_I1_O)        0.124     3.519 r  nolabel_line35/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     3.519    nolabel_line35/counter[26]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589    -1.432    nolabel_line35/clk5mhz
    SLICE_X3Y103         FDRE                                         r  nolabel_line35/counter_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.412ns  (logic 1.634ns (47.871%)  route 1.779ns (52.129%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.779     3.258    nolabel_line35/rst_IBUF
    SLICE_X3Y101         LUT2 (Prop_lut2_I1_O)        0.154     3.412 r  nolabel_line35/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     3.412    nolabel_line35/counter[20]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  nolabel_line35/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    -1.431    nolabel_line35/clk5mhz
    SLICE_X3Y101         FDRE                                         r  nolabel_line35/counter_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 1.630ns (47.994%)  route 1.766ns (52.006%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.766     3.245    nolabel_line35/rst_IBUF
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.150     3.395 r  nolabel_line35/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     3.395    nolabel_line35/counter[25]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    -1.431    nolabel_line35/clk5mhz
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.382ns  (logic 1.604ns (47.409%)  route 1.779ns (52.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.779     3.258    nolabel_line35/rst_IBUF
    SLICE_X3Y101         LUT2 (Prop_lut2_I1_O)        0.124     3.382 r  nolabel_line35/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     3.382    nolabel_line35/counter[19]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  nolabel_line35/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    -1.431    nolabel_line35/clk5mhz
    SLICE_X3Y101         FDRE                                         r  nolabel_line35/counter_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.604ns (47.592%)  route 1.766ns (52.408%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.766     3.245    nolabel_line35/rst_IBUF
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.369 r  nolabel_line35/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     3.369    nolabel_line35/counter[22]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    -1.431    nolabel_line35/clk5mhz
    SLICE_X3Y102         FDRE                                         r  nolabel_line35/counter_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.330ns  (logic 1.630ns (48.931%)  route 1.701ns (51.069%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.701     3.180    nolabel_line35/rst_IBUF
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.150     3.330 r  nolabel_line35/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.330    nolabel_line35/counter[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.606    -1.414    nolabel_line35/clk5mhz
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 1.604ns (48.194%)  route 1.724ns (51.806%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.724     3.203    nolabel_line35/rst_IBUF
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.124     3.327 r  nolabel_line35/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.327    nolabel_line35/counter[0]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  nolabel_line35/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.604    -1.416    nolabel_line35/clk5mhz
    SLICE_X4Y97          FDRE                                         r  nolabel_line35/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.304ns  (logic 1.604ns (48.529%)  route 1.701ns (51.471%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=34, routed)          1.701     3.180    nolabel_line35/rst_IBUF
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.124     3.304 r  nolabel_line35/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.304    nolabel_line35/counter[2]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.606    -1.414    nolabel_line35/clk5mhz
    SLICE_X3Y97          FDRE                                         r  nolabel_line35/counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.292ns (38.731%)  route 0.463ns (61.269%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.463     0.710    nolabel_line35/rst_IBUF
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.045     0.755 r  nolabel_line35/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.755    nolabel_line35/counter[15]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.296ns (39.054%)  route 0.463ns (60.946%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.463     0.710    nolabel_line35/rst_IBUF
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.049     0.759 r  nolabel_line35/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     0.759    nolabel_line35/counter[16]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.289ns (34.078%)  route 0.560ns (65.922%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.560     0.807    nolabel_line35/rst_IBUF
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.042     0.849 r  nolabel_line35/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     0.849    nolabel_line35/counter[13]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.292ns (34.310%)  route 0.560ns (65.690%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.560     0.807    nolabel_line35/rst_IBUF
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  nolabel_line35/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.852    nolabel_line35/counter[10]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.801    nolabel_line35/clk5mhz
    SLICE_X3Y100         FDRE                                         r  nolabel_line35/counter_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.292ns (34.092%)  route 0.565ns (65.908%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.565     0.813    nolabel_line35/rst_IBUF
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.045     0.858 r  nolabel_line35/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.858    nolabel_line35/counter[11]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.878    -0.795    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.295ns (34.321%)  route 0.565ns (65.679%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.565     0.813    nolabel_line35/rst_IBUF
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.048     0.861 r  nolabel_line35/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.861    nolabel_line35/counter[12]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.878    -0.795    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.292ns (31.371%)  route 0.640ns (68.629%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.640     0.887    nolabel_line35/rst_IBUF
    SLICE_X3Y98          LUT2 (Prop_lut2_I1_O)        0.045     0.932 r  nolabel_line35/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.932    nolabel_line35/counter[4]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.878    -0.795    nolabel_line35/clk5mhz
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.292ns (31.371%)  route 0.640ns (68.629%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.640     0.887    nolabel_line35/rst_IBUF
    SLICE_X3Y98          LUT2 (Prop_lut2_I1_O)        0.045     0.932 r  nolabel_line35/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.932    nolabel_line35/counter[7]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.878    -0.795    nolabel_line35/clk5mhz
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.292ns (31.371%)  route 0.640ns (68.629%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.640     0.887    nolabel_line35/rst_IBUF
    SLICE_X3Y98          LUT2 (Prop_lut2_I1_O)        0.045     0.932 r  nolabel_line35/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.932    nolabel_line35/counter[8]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.878    -0.795    nolabel_line35/clk5mhz
    SLICE_X3Y98          FDRE                                         r  nolabel_line35/counter_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line35/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.290ns (31.152%)  route 0.642ns (68.848%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=34, routed)          0.642     0.889    nolabel_line35/rst_IBUF
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.043     0.932 r  nolabel_line35/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.932    nolabel_line35/counter[9]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.878    -0.795    nolabel_line35/clk5mhz
    SLICE_X3Y99          FDRE                                         r  nolabel_line35/counter_reg[9]/C





