#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c0ce36d480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c0ce36beb0 .scope module, "apb_tb" "apb_tb" 3 3;
 .timescale -9 -12;
v000001c0ce3c2040_0 .net "APB_PRDATA", 7 0, v000001c0ce367d90_0;  1 drivers
v000001c0ce3c3580_0 .var "APB_PWDATA", 7 0;
v000001c0ce3c1b40_0 .var "APB_SLV_PADDR", 8 0;
v000001c0ce3c3620_0 .var "APB_SWRITE", 0 0;
v000001c0ce3c1e60_0 .var "PCLK", 0 0;
v000001c0ce3c1aa0_0 .var "RST_N", 0 0;
v000001c0ce3c3440_0 .var "TX", 0 0;
S_000001c0ce3557a0 .scope module, "uut" "apb_top" 3 16, 4 4 0, S_000001c0ce36beb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "PCLK";
    .port_info 1 /INPUT 1 "RST_N";
    .port_info 2 /INPUT 1 "TX";
    .port_info 3 /INPUT 1 "APB_SWRITE";
    .port_info 4 /INPUT 9 "APB_SLV_PADDR";
    .port_info 5 /INPUT 8 "APB_PWDATA";
    .port_info 6 /OUTPUT 8 "APB_PRDATA";
v000001c0ce3bfe80_0 .net "APB_PRDATA", 7 0, v000001c0ce367d90_0;  alias, 1 drivers
v000001c0ce3beda0_0 .net "APB_PWDATA", 7 0, v000001c0ce3c3580_0;  1 drivers
v000001c0ce3bee40_0 .net "APB_SLV_PADDR", 8 0, v000001c0ce3c1b40_0;  1 drivers
v000001c0ce3bf2a0_0 .net "APB_SWRITE", 0 0, v000001c0ce3c3620_0;  1 drivers
o000001c0ce36f208 .functor BUFZ 1, C4<z>; HiZ drive
v000001c0ce3bef80_0 .net "CLK", 0 0, o000001c0ce36f208;  0 drivers
v000001c0ce3bf700_0 .net "PADDR", 8 0, v000001c0ce3681f0_0;  1 drivers
v000001c0ce3bf020_0 .net "PCLK", 0 0, v000001c0ce3c1e60_0;  1 drivers
v000001c0ce3c0420_0 .net "PEN", 0 0, v000001c0ce368b50_0;  1 drivers
v000001c0ce3bf0c0_0 .net "PRDATA", 7 0, L_000001c0ce3c2540;  1 drivers
v000001c0ce3bfc00_0 .net "PRDATA1", 7 0, v000001c0ce3bea80_0;  1 drivers
v000001c0ce3bff20_0 .net "PRDATA2", 7 0, v000001c0ce3c0600_0;  1 drivers
v000001c0ce3bffc0_0 .net "PREADY", 0 0, L_000001c0ce3c3120;  1 drivers
v000001c0ce3c0060_0 .net "PREADY1", 0 0, v000001c0ce3bebc0_0;  1 drivers
v000001c0ce3bf160_0 .net "PREADY2", 0 0, v000001c0ce3bed00_0;  1 drivers
v000001c0ce3bf7a0_0 .net "PSEL1", 0 0, L_000001c0ce3c2860;  1 drivers
v000001c0ce3c0100_0 .net "PSEL2", 0 0, L_000001c0ce3c3080;  1 drivers
RS_000001c0ce36f3b8 .resolv tri, v000001c0ce3c0920_0, v000001c0ce3bfb60_0;
v000001c0ce3c0240_0 .net8 "PSLVERR", 0 0, RS_000001c0ce36f3b8;  2 drivers
v000001c0ce3c04c0_0 .net "PWDATA", 7 0, v000001c0ce368510_0;  1 drivers
v000001c0ce3c0560_0 .net "PWRITE", 0 0, v000001c0ce368150_0;  1 drivers
v000001c0ce3bf340_0 .net "RST_N", 0 0, v000001c0ce3c1aa0_0;  1 drivers
v000001c0ce3bf3e0_0 .net "TX", 0 0, v000001c0ce3c3440_0;  1 drivers
v000001c0ce3bf660_0 .net *"_ivl_1", 0 0, L_000001c0ce3c1be0;  1 drivers
v000001c0ce3c06a0_0 .net *"_ivl_5", 0 0, L_000001c0ce3c29a0;  1 drivers
v000001c0ce3bf840_0 .net *"_ivl_6", 7 0, L_000001c0ce3c1f00;  1 drivers
L_000001c0ce440088 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001c0ce3c0740_0 .net *"_ivl_8", 7 0, L_000001c0ce440088;  1 drivers
L_000001c0ce3c1be0 .part v000001c0ce3681f0_0, 8, 1;
L_000001c0ce3c3120 .functor MUXZ 1, v000001c0ce3bebc0_0, v000001c0ce3bed00_0, L_000001c0ce3c1be0, C4<>;
L_000001c0ce3c29a0 .part v000001c0ce3681f0_0, 8, 1;
L_000001c0ce3c1f00 .functor MUXZ 8, v000001c0ce3bea80_0, v000001c0ce3c0600_0, L_000001c0ce3c29a0, C4<>;
L_000001c0ce3c2540 .functor MUXZ 8, L_000001c0ce440088, L_000001c0ce3c1f00, v000001c0ce3c3620_0, C4<>;
L_000001c0ce3c31c0 .part v000001c0ce3681f0_0, 0, 8;
L_000001c0ce3c1dc0 .part v000001c0ce3681f0_0, 0, 8;
S_000001c0ce355930 .scope module, "dut" "APB_MASTER" 4 17, 5 1 0, S_000001c0ce3557a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST_N";
    .port_info 2 /INPUT 1 "PREADY";
    .port_info 3 /INPUT 1 "PSLVERR";
    .port_info 4 /INPUT 8 "PRDATA";
    .port_info 5 /INPUT 9 "APB_SLV_PADDR";
    .port_info 6 /INPUT 8 "APB_PWDATA";
    .port_info 7 /INPUT 1 "TX";
    .port_info 8 /INPUT 1 "APB_SWRITE";
    .port_info 9 /OUTPUT 1 "PSEL1";
    .port_info 10 /OUTPUT 1 "PSEL2";
    .port_info 11 /OUTPUT 1 "PEN";
    .port_info 12 /OUTPUT 1 "PWRITE";
    .port_info 13 /OUTPUT 9 "PADDR";
    .port_info 14 /OUTPUT 8 "PWDATA";
    .port_info 15 /OUTPUT 8 "APB_PRDATA";
P_000001c0ce34c8b0 .param/l "ACCESS" 0 5 22, C4<10>;
P_000001c0ce34c8e8 .param/l "IDLE" 0 5 20, C4<00>;
P_000001c0ce34c920 .param/l "SETUP" 0 5 21, C4<01>;
v000001c0ce367d90_0 .var "APB_PRDATA", 7 0;
v000001c0ce3686f0_0 .net "APB_PWDATA", 7 0, v000001c0ce3c3580_0;  alias, 1 drivers
v000001c0ce3683d0_0 .net "APB_SLV_PADDR", 8 0, v000001c0ce3c1b40_0;  alias, 1 drivers
v000001c0ce368470_0 .net "APB_SWRITE", 0 0, v000001c0ce3c3620_0;  alias, 1 drivers
v000001c0ce367cf0_0 .net "CLK", 0 0, o000001c0ce36f208;  alias, 0 drivers
v000001c0ce368650_0 .var "NS", 1 0;
v000001c0ce3681f0_0 .var "PADDR", 8 0;
v000001c0ce368b50_0 .var "PEN", 0 0;
v000001c0ce367e30_0 .net "PRDATA", 7 0, L_000001c0ce3c2540;  alias, 1 drivers
v000001c0ce368a10_0 .net "PREADY", 0 0, L_000001c0ce3c3120;  alias, 1 drivers
v000001c0ce367ed0_0 .var "PS", 1 0;
v000001c0ce367f70_0 .net "PSEL1", 0 0, L_000001c0ce3c2860;  alias, 1 drivers
v000001c0ce368ab0_0 .net "PSEL2", 0 0, L_000001c0ce3c3080;  alias, 1 drivers
v000001c0ce3680b0_0 .net8 "PSLVERR", 0 0, RS_000001c0ce36f3b8;  alias, 2 drivers
v000001c0ce368510_0 .var "PWDATA", 7 0;
v000001c0ce368150_0 .var "PWRITE", 0 0;
v000001c0ce368290_0 .net "RST_N", 0 0, v000001c0ce3c1aa0_0;  alias, 1 drivers
v000001c0ce3685b0_0 .net "TX", 0 0, v000001c0ce3c3440_0;  alias, 1 drivers
L_000001c0ce440160 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c0ce368bf0_0 .net/2u *"_ivl_11", 1 0, L_000001c0ce440160;  1 drivers
v000001c0ce368970_0 .net *"_ivl_13", 1 0, L_000001c0ce3c2ae0;  1 drivers
L_000001c0ce4401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c0ce368790_0 .net/2u *"_ivl_15", 1 0, L_000001c0ce4401a8;  1 drivers
v000001c0ce368830_0 .net *"_ivl_17", 1 0, L_000001c0ce3c36c0;  1 drivers
L_000001c0ce4400d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c0ce3688d0_0 .net/2u *"_ivl_3", 1 0, L_000001c0ce4400d0;  1 drivers
v000001c0ce3bfde0_0 .net *"_ivl_5", 0 0, L_000001c0ce3c1c80;  1 drivers
v000001c0ce3beee0_0 .net *"_ivl_8", 0 0, L_000001c0ce3c1d20;  1 drivers
L_000001c0ce440118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c0ce3bfac0_0 .net/2u *"_ivl_9", 1 0, L_000001c0ce440118;  1 drivers
E_000001c0ce36a3c0/0 .event anyedge, v000001c0ce367ed0_0, v000001c0ce3685b0_0, v000001c0ce3683d0_0, v000001c0ce368470_0;
E_000001c0ce36a3c0/1 .event anyedge, v000001c0ce368a10_0, v000001c0ce368150_0, v000001c0ce367e30_0;
E_000001c0ce36a3c0 .event/or E_000001c0ce36a3c0/0, E_000001c0ce36a3c0/1;
E_000001c0ce36a500 .event posedge, v000001c0ce367cf0_0;
L_000001c0ce3c2860 .part L_000001c0ce3c36c0, 1, 1;
L_000001c0ce3c3080 .part L_000001c0ce3c36c0, 0, 1;
L_000001c0ce3c1c80 .cmp/ne 2, v000001c0ce367ed0_0, L_000001c0ce4400d0;
L_000001c0ce3c1d20 .part v000001c0ce3681f0_0, 8, 1;
L_000001c0ce3c2ae0 .functor MUXZ 2, L_000001c0ce440160, L_000001c0ce440118, L_000001c0ce3c1d20, C4<>;
L_000001c0ce3c36c0 .functor MUXZ 2, L_000001c0ce4401a8, L_000001c0ce3c2ae0, L_000001c0ce3c1c80, C4<>;
S_000001c0ce312db0 .scope module, "slv1" "APB_SLAVE" 4 19, 6 1 0, S_000001c0ce3557a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST_N";
    .port_info 2 /INPUT 1 "PWRITE";
    .port_info 3 /INPUT 1 "PSEL";
    .port_info 4 /INPUT 1 "PEN";
    .port_info 5 /INPUT 8 "PADDR";
    .port_info 6 /INPUT 8 "PWDATA";
    .port_info 7 /OUTPUT 1 "PREADY";
    .port_info 8 /OUTPUT 1 "PSLVERR";
    .port_info 9 /OUTPUT 8 "PRDATA";
v000001c0ce3c02e0_0 .net "CLK", 0 0, o000001c0ce36f208;  alias, 0 drivers
v000001c0ce3c0380 .array "MEMORY", 7 0, 7 0;
v000001c0ce3beb20_0 .net "PADDR", 7 0, L_000001c0ce3c31c0;  1 drivers
v000001c0ce3c07e0_0 .net "PEN", 0 0, v000001c0ce368b50_0;  alias, 1 drivers
v000001c0ce3bea80_0 .var "PRDATA", 7 0;
v000001c0ce3bebc0_0 .var "PREADY", 0 0;
v000001c0ce3c0880_0 .net "PSEL", 0 0, L_000001c0ce3c2860;  alias, 1 drivers
v000001c0ce3c0920_0 .var "PSLVERR", 0 0;
v000001c0ce3bf480_0 .net "PWDATA", 7 0, v000001c0ce368510_0;  alias, 1 drivers
v000001c0ce3bf980_0 .net "PWRITE", 0 0, v000001c0ce368150_0;  alias, 1 drivers
v000001c0ce3bfca0_0 .net "RST_N", 0 0, v000001c0ce3c1aa0_0;  alias, 1 drivers
S_000001c0ce347de0 .scope module, "slv2" "APB_SLAVE" 4 20, 6 1 0, S_000001c0ce3557a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST_N";
    .port_info 2 /INPUT 1 "PWRITE";
    .port_info 3 /INPUT 1 "PSEL";
    .port_info 4 /INPUT 1 "PEN";
    .port_info 5 /INPUT 8 "PADDR";
    .port_info 6 /INPUT 8 "PWDATA";
    .port_info 7 /OUTPUT 1 "PREADY";
    .port_info 8 /OUTPUT 1 "PSLVERR";
    .port_info 9 /OUTPUT 8 "PRDATA";
v000001c0ce3bf8e0_0 .net "CLK", 0 0, o000001c0ce36f208;  alias, 0 drivers
v000001c0ce3bec60 .array "MEMORY", 7 0, 7 0;
v000001c0ce3bfa20_0 .net "PADDR", 7 0, L_000001c0ce3c1dc0;  1 drivers
v000001c0ce3bf520_0 .net "PEN", 0 0, v000001c0ce368b50_0;  alias, 1 drivers
v000001c0ce3c0600_0 .var "PRDATA", 7 0;
v000001c0ce3bed00_0 .var "PREADY", 0 0;
v000001c0ce3bfd40_0 .net "PSEL", 0 0, L_000001c0ce3c3080;  alias, 1 drivers
v000001c0ce3bfb60_0 .var "PSLVERR", 0 0;
v000001c0ce3bf200_0 .net "PWDATA", 7 0, v000001c0ce368510_0;  alias, 1 drivers
v000001c0ce3bf5c0_0 .net "PWRITE", 0 0, v000001c0ce368150_0;  alias, 1 drivers
v000001c0ce3c01a0_0 .net "RST_N", 0 0, v000001c0ce3c1aa0_0;  alias, 1 drivers
    .scope S_000001c0ce355930;
T_0 ;
    %wait E_000001c0ce36a500;
    %load/vec4 v000001c0ce368290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c0ce367ed0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c0ce368650_0;
    %assign/vec4 v000001c0ce367ed0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c0ce355930;
T_1 ;
    %wait E_000001c0ce36a3c0;
    %load/vec4 v000001c0ce367ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0ce368650_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000001c0ce3685b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c0ce368650_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0ce368650_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000001c0ce3683d0_0;
    %store/vec4 v000001c0ce3681f0_0, 0, 9;
    %load/vec4 v000001c0ce368470_0;
    %store/vec4 v000001c0ce368150_0, 0, 1;
    %load/vec4 v000001c0ce3685b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c0ce368650_0, 0, 2;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0ce368650_0, 0, 2;
T_1.8 ;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ce368b50_0, 0, 1;
    %load/vec4 v000001c0ce3685b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v000001c0ce368a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v000001c0ce368150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c0ce368650_0, 0, 2;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c0ce368650_0, 0, 2;
    %load/vec4 v000001c0ce367e30_0;
    %store/vec4 v000001c0ce367d90_0, 0, 8;
T_1.14 ;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c0ce368650_0, 0, 2;
T_1.12 ;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0ce368650_0, 0, 2;
T_1.10 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c0ce312db0;
T_2 ;
    %wait E_000001c0ce36a500;
    %load/vec4 v000001c0ce3bfca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ce3bebc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c0ce3bea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ce3c0920_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c0ce3c0880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c0ce3c07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ce3bebc0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0ce3bebc0_0, 0;
    %load/vec4 v000001c0ce3bf980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000001c0ce3bf480_0;
    %ix/getv 3, v000001c0ce3beb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0ce3c0380, 0, 4;
    %jmp T_2.7;
T_2.6 ;
    %ix/getv 4, v000001c0ce3beb20_0;
    %load/vec4a v000001c0ce3c0380, 4;
    %assign/vec4 v000001c0ce3bea80_0, 0;
T_2.7 ;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ce3bebc0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c0ce347de0;
T_3 ;
    %wait E_000001c0ce36a500;
    %load/vec4 v000001c0ce3c01a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ce3bed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c0ce3c0600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ce3bfb60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c0ce3bfd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001c0ce3bf520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ce3bed00_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0ce3bed00_0, 0;
    %load/vec4 v000001c0ce3bf5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000001c0ce3bf200_0;
    %ix/getv 3, v000001c0ce3bfa20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0ce3bec60, 0, 4;
    %jmp T_3.7;
T_3.6 ;
    %ix/getv 4, v000001c0ce3bfa20_0;
    %load/vec4a v000001c0ce3bec60, 4;
    %assign/vec4 v000001c0ce3c0600_0, 0;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ce3bed00_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c0ce36beb0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001c0ce3c1e60_0;
    %inv;
    %store/vec4 v000001c0ce3c1e60_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c0ce36beb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ce3c1e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ce3c1aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ce3c3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ce3c3620_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001c0ce3c1b40_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c0ce3c3580_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ce3c1aa0_0, 0, 1;
    %vpi_call/w 3 41 "$display", "Reset Applied" {0 0 0};
    %pushi/vec4 1, 0, 9;
    %store/vec4 v000001c0ce3c1b40_0, 0, 9;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000001c0ce3c3580_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ce3c3620_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ce3c3620_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 49 "$display", "Write to Slave 1: Addr = %h, Data = %h", v000001c0ce3c1b40_0, v000001c0ce3c3580_0 {0 0 0};
    %pushi/vec4 258, 0, 9;
    %store/vec4 v000001c0ce3c1b40_0, 0, 9;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001c0ce3c3580_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ce3c3620_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ce3c3620_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 57 "$display", "Write to Slave 2: Addr = %h, Data = %h", v000001c0ce3c1b40_0, v000001c0ce3c3580_0 {0 0 0};
    %pushi/vec4 1, 0, 9;
    %store/vec4 v000001c0ce3c1b40_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ce3c3620_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 63 "$display", "Read from Slave 1: Addr = %h, Data Read = %h", v000001c0ce3c1b40_0, v000001c0ce3c2040_0 {0 0 0};
    %pushi/vec4 258, 0, 9;
    %store/vec4 v000001c0ce3c1b40_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ce3c3620_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 69 "$display", "Read from Slave 2: Addr = %h, Data Read = %h", v000001c0ce3c1b40_0, v000001c0ce3c2040_0 {0 0 0};
    %vpi_call/w 3 72 "$display", "APB Test Completed!" {0 0 0};
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001c0ce36beb0;
T_6 ;
    %vpi_call/w 3 78 "$dumpfile", "apb_wave.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "APB\test.sv";
    "APB/apb_top.sv";
    "APB/master.sv";
    "APB/slave.sv";
