{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759692983630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759692983631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  5 21:36:23 2025 " "Processing started: Sun Oct  5 21:36:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759692983631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759692983631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hardware_mux_test -c hardware_mux_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off hardware_mux_test -c hardware_mux_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759692983631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759692984513 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1759692984513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdthch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdthch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWDThcH-rtl " "Found design unit 1: SWDThcH-rtl" {  } { { "../../src/ProtocolMultiplexer/SWDThcH.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDThcH.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001005 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWDThcH " "Found entity 1: SWDThcH" {  } { { "../../src/ProtocolMultiplexer/SWDThcH.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDThcH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdstatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdstatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWDStateMachine-behaviour " "Found design unit 1: SWDStateMachine-behaviour" {  } { { "../../src/ProtocolMultiplexer/SWDStateMachine.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDStateMachine.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001009 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWDStateMachine " "Found entity 1: SWDStateMachine" {  } { { "../../src/ProtocolMultiplexer/SWDStateMachine.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDStateMachine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdrst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdrst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWDRst-behaviour " "Found design unit 1: SWDRst-behaviour" {  } { { "../../src/ProtocolMultiplexer/SWDRst.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDRst.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001013 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWDRst " "Found entity 1: SWDRst" {  } { { "../../src/ProtocolMultiplexer/SWDRst.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDRst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdprotocolengine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdprotocolengine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWDProtocolEngine-behaviour " "Found design unit 1: SWDProtocolEngine-behaviour" {  } { { "../../src/ProtocolMultiplexer/SWDProtocolEngine.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDProtocolEngine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001017 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWDProtocolEngine " "Found entity 1: SWDProtocolEngine" {  } { { "../../src/ProtocolMultiplexer/SWDProtocolEngine.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDProtocolEngine.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdmultiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdmultiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWDMultiplexer-behaviour " "Found design unit 1: SWDMultiplexer-behaviour" {  } { { "../../src/ProtocolMultiplexer/SWDMultiplexer.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDMultiplexer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001021 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWDMultiplexer " "Found entity 1: SWDMultiplexer" {  } { { "../../src/ProtocolMultiplexer/SWDMultiplexer.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDMultiplexer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdlinereader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdlinereader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWDLineReader-behaviour " "Found design unit 1: SWDLineReader-behaviour" {  } { { "../../src/ProtocolMultiplexer/SWDLineReader.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDLineReader.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001025 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWDLineReader " "Found entity 1: SWDLineReader" {  } { { "../../src/ProtocolMultiplexer/SWDLineReader.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDLineReader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdhch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdhch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWDHcH-rtl " "Found design unit 1: SWDHcH-rtl" {  } { { "../../src/ProtocolMultiplexer/SWDHcH.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDHcH.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001028 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWDHcH " "Found entity 1: SWDHcH" {  } { { "../../src/ProtocolMultiplexer/SWDHcH.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDHcH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swddvcmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swddvcmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWDDvcMux-behaviour " "Found design unit 1: SWDDvcMux-behaviour" {  } { { "../../src/ProtocolMultiplexer/SWDDvcMux.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDDvcMux.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001031 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWDDvcMux " "Found entity 1: SWDDvcMux" {  } { { "../../src/ProtocolMultiplexer/SWDDvcMux.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDDvcMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swddbgmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swddbgmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWDDbgMux-behaviour " "Found design unit 1: SWDDbgMux-behaviour" {  } { { "../../src/ProtocolMultiplexer/SWDDbgMux.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDDbgMux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001036 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWDDbgMux " "Found entity 1: SWDDbgMux" {  } { { "../../src/ProtocolMultiplexer/SWDDbgMux.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDDbgMux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdcomponents.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/jakob/documents/dev/racingteam/kraken/firmware/fpga/src/protocolmultiplexer/swdcomponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWDComponents " "Found design unit 1: SWDComponents" {  } { { "../../src/ProtocolMultiplexer/SWDComponents.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDComponents.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SWDComponents-body " "Found design unit 2: SWDComponents-body" {  } { { "../../src/ProtocolMultiplexer/SWDComponents.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDComponents.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware_mux_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hardware_mux_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hardware_mux_test-behaviour " "Found design unit 1: hardware_mux_test-behaviour" {  } { { "hardware_mux_test.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/tests/hardwareMux/hardware_mux_test.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001042 ""} { "Info" "ISGN_ENTITY_NAME" "1 hardware_mux_test " "Found entity 1: hardware_mux_test" {  } { { "hardware_mux_test.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/tests/hardwareMux/hardware_mux_test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759693001042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693001042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hardware_mux_test " "Elaborating entity \"hardware_mux_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759693001131 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel hardware_mux_test.vhd(26) " "VHDL Signal Declaration warning at hardware_mux_test.vhd(26): used explicit default value for signal \"sel\" because signal was never assigned a value" {  } { { "hardware_mux_test.vhd" "" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/tests/hardwareMux/hardware_mux_test.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759693001139 "|hardware_mux_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWDProtocolEngine SWDProtocolEngine:ProtocolEngine " "Elaborating entity \"SWDProtocolEngine\" for hierarchy \"SWDProtocolEngine:ProtocolEngine\"" {  } { { "hardware_mux_test.vhd" "ProtocolEngine" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/tests/hardwareMux/hardware_mux_test.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759693001144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWDRst SWDProtocolEngine:ProtocolEngine\|SWDRst:Linereset_detector " "Elaborating entity \"SWDRst\" for hierarchy \"SWDProtocolEngine:ProtocolEngine\|SWDRst:Linereset_detector\"" {  } { { "../../src/ProtocolMultiplexer/SWDProtocolEngine.vhd" "Linereset_detector" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDProtocolEngine.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759693001203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWDLineReader SWDProtocolEngine:ProtocolEngine\|SWDLineReader:fallingEdgeSampler " "Elaborating entity \"SWDLineReader\" for hierarchy \"SWDProtocolEngine:ProtocolEngine\|SWDLineReader:fallingEdgeSampler\"" {  } { { "../../src/ProtocolMultiplexer/SWDProtocolEngine.vhd" "fallingEdgeSampler" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDProtocolEngine.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759693001207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWDStateMachine SWDProtocolEngine:ProtocolEngine\|SWDStateMachine:StateMachine " "Elaborating entity \"SWDStateMachine\" for hierarchy \"SWDProtocolEngine:ProtocolEngine\|SWDStateMachine:StateMachine\"" {  } { { "../../src/ProtocolMultiplexer/SWDProtocolEngine.vhd" "StateMachine" { Text "C:/Users/Jakob/Documents/dev/RacingTeam/Kraken/Firmware/fpga/src/ProtocolMultiplexer/SWDProtocolEngine.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759693001209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759693002215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759693002989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759693002989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759693003118 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759693003118 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1759693003118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759693003118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759693003118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759693003141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  5 21:36:43 2025 " "Processing ended: Sun Oct  5 21:36:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759693003141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759693003141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759693003141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759693003141 ""}
