-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
-- Date        : Mon Sep  2 14:40:12 2019
-- Host        : DESKTOP-JNP2NQV running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/Trait/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ip/microblaze_Video_Controller_4regs_0_0/microblaze_Video_Controller_4regs_0_0_sim_netlist.vhdl
-- Design      : microblaze_Video_Controller_4regs_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Background_drawer is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \_rgb_pixel_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \_rgb_pixel_reg[2]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \_rgb_pixel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \_rgb_pixel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \_rgb_pixel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \_rgb_pixel_reg[4]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \_rgb_pixel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \_rgb_pixel_reg[2]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sel_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[4]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[4]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[2]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_3\ : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_out_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \_rgb_pixel_reg[8]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_18\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_19\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_20\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_21\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_22\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_23\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_13\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \lane6_buff_reg[10]_0\ : in STD_LOGIC;
    \lane7_buff_reg[11]_0\ : in STD_LOGIC;
    \hc_reg[3]_rep\ : in STD_LOGIC;
    \lane7_buff_reg[10]_0\ : in STD_LOGIC;
    \lane7_buff_reg[10]_1\ : in STD_LOGIC;
    \lane7_buff_reg[11]_1\ : in STD_LOGIC;
    \sel__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[3]\ : in STD_LOGIC;
    \lane0_buff_reg[10]_0\ : in STD_LOGIC;
    \hc_reg[0]\ : in STD_LOGIC;
    \lane0_buff_reg[10]_1\ : in STD_LOGIC;
    \vc_reg[3]_0\ : in STD_LOGIC;
    \lane0_buff_reg[11]_0\ : in STD_LOGIC;
    \lane0_buff_reg[10]_2\ : in STD_LOGIC;
    \hc_reg[0]_0\ : in STD_LOGIC;
    \vc_reg[3]_1\ : in STD_LOGIC;
    \lane1_buff_reg[10]_0\ : in STD_LOGIC;
    \lane2_buff_reg[10]_0\ : in STD_LOGIC;
    \lane1_buff_reg[12]_0\ : in STD_LOGIC;
    \lane3_buff_reg[12]_0\ : in STD_LOGIC;
    \lane4_buff_reg[12]_0\ : in STD_LOGIC;
    \hc_reg[0]_1\ : in STD_LOGIC;
    \hc_reg[0]_2\ : in STD_LOGIC;
    \vc_reg[3]_2\ : in STD_LOGIC;
    \lane4_buff_reg[10]_0\ : in STD_LOGIC;
    \hc_reg[0]_3\ : in STD_LOGIC;
    \hc_reg[0]_4\ : in STD_LOGIC;
    \lane6_buff_reg[11]_0\ : in STD_LOGIC;
    \lane6_buff_reg[10]_1\ : in STD_LOGIC;
    \hc_reg[0]_5\ : in STD_LOGIC;
    \lane6_buff_reg[11]_1\ : in STD_LOGIC;
    \lane5_buff_reg[12]_0\ : in STD_LOGIC;
    \lane5_buff_reg[11]_0\ : in STD_LOGIC;
    \vc_reg[3]_3\ : in STD_LOGIC;
    \lane5_buff_reg[11]_1\ : in STD_LOGIC;
    \lane3_buff_reg[10]_0\ : in STD_LOGIC;
    \vc_reg[3]_4\ : in STD_LOGIC;
    \vc_reg[3]_5\ : in STD_LOGIC;
    \lane3_buff_reg[10]_1\ : in STD_LOGIC;
    \vc_reg[3]_6\ : in STD_LOGIC;
    \lane1_buff_reg[10]_1\ : in STD_LOGIC;
    \hc_reg[0]_6\ : in STD_LOGIC;
    \lane1_buff_reg[10]_2\ : in STD_LOGIC;
    \vc_reg[3]_7\ : in STD_LOGIC;
    \vc_reg[3]_8\ : in STD_LOGIC;
    \vc_reg[3]_9\ : in STD_LOGIC;
    \vc_reg[3]_10\ : in STD_LOGIC;
    \vc_reg[3]_11\ : in STD_LOGIC;
    \vc_reg[3]_12\ : in STD_LOGIC;
    \sel__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[3]_13\ : in STD_LOGIC;
    \vc_reg[3]_14\ : in STD_LOGIC;
    \vc_reg[3]_15\ : in STD_LOGIC;
    \vc_reg[3]_16\ : in STD_LOGIC;
    \sel__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[3]_17\ : in STD_LOGIC;
    \vc_reg[3]_18\ : in STD_LOGIC;
    \hc_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[3]_19\ : in STD_LOGIC;
    \sel__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[3]_20\ : in STD_LOGIC;
    \vc_reg[3]_21\ : in STD_LOGIC;
    \vc_reg[3]_22\ : in STD_LOGIC;
    \vc_reg[3]_23\ : in STD_LOGIC;
    \sel__3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[3]_24\ : in STD_LOGIC;
    \vc_reg[3]_25\ : in STD_LOGIC;
    \vc_reg[3]_26\ : in STD_LOGIC;
    \sel__4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[3]_27\ : in STD_LOGIC;
    \vc_reg[3]_28\ : in STD_LOGIC;
    \vc_reg[3]_29\ : in STD_LOGIC;
    \vc_reg[3]_30\ : in STD_LOGIC;
    \vc_reg[3]_31\ : in STD_LOGIC;
    \sel__5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[3]_32\ : in STD_LOGIC;
    \vc_reg[3]_33\ : in STD_LOGIC;
    \vc_reg[3]_34\ : in STD_LOGIC;
    \vc_reg[3]_35\ : in STD_LOGIC;
    vcountd : in STD_LOGIC_VECTOR ( 8 downto 0 );
    vcountd_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_36\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[0]_rep\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[5]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[5]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[5]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[3]_rep_0\ : in STD_LOGIC;
    \vc_reg[3]_37\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[3]_38\ : in STD_LOGIC;
    \vc_reg[3]_39\ : in STD_LOGIC;
    \slv_reg3_reg[26]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \vc_reg[2]\ : in STD_LOGIC;
    pclk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[4]_rep__9\ : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[0]_rep__3\ : in STD_LOGIC;
    \hc_reg[2]_rep__12\ : in STD_LOGIC;
    \hc_reg[1]_rep__10\ : in STD_LOGIC;
    \hc_reg[3]_rep__2\ : in STD_LOGIC;
    \hc_reg[0]_rep__4\ : in STD_LOGIC;
    \hc_reg[4]_rep__1\ : in STD_LOGIC;
    \hc_reg[4]_rep__10\ : in STD_LOGIC;
    \hc_reg[3]_rep__5\ : in STD_LOGIC;
    \hc_reg[0]_rep__6\ : in STD_LOGIC;
    \hc_reg[2]_rep__1\ : in STD_LOGIC;
    \hc_reg[4]_rep__0\ : in STD_LOGIC;
    \hc_reg[0]_rep\ : in STD_LOGIC;
    \hc_reg[3]_rep__0\ : in STD_LOGIC;
    \hc_reg[1]_rep__15\ : in STD_LOGIC;
    \hc_reg[2]_rep__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[3]_rep_1\ : in STD_LOGIC;
    \hc_reg[1]_rep__12\ : in STD_LOGIC;
    \hc_reg[4]_rep__4\ : in STD_LOGIC;
    \hc_reg[2]_rep__9\ : in STD_LOGIC;
    \hc_reg[0]_rep__12\ : in STD_LOGIC;
    \hc_reg[1]_rep__1\ : in STD_LOGIC;
    \hc_reg[3]_rep__12\ : in STD_LOGIC;
    \hc_reg[3]_rep__12_0\ : in STD_LOGIC;
    \hc_reg[2]_rep__13\ : in STD_LOGIC;
    \hc_reg[0]_rep__0\ : in STD_LOGIC;
    \hc_reg[1]_rep__14\ : in STD_LOGIC;
    \hc_reg[4]_rep__8\ : in STD_LOGIC;
    \hc_reg[3]_rep__8\ : in STD_LOGIC;
    \hc_reg[0]_rep__8\ : in STD_LOGIC;
    \hc_reg[2]_rep__4\ : in STD_LOGIC;
    \hc_reg[1]_rep__5\ : in STD_LOGIC;
    \hc_reg[0]_rep__9\ : in STD_LOGIC;
    \hc_reg[1]_rep__11\ : in STD_LOGIC;
    \hc_reg[4]_rep__11\ : in STD_LOGIC;
    \hc_reg[3]_rep__4\ : in STD_LOGIC;
    \hc_reg[1]_rep__8\ : in STD_LOGIC;
    \hc_reg[2]_rep__0\ : in STD_LOGIC;
    \hc_reg[0]_rep__2\ : in STD_LOGIC;
    \hc_reg[1]_rep__1_0\ : in STD_LOGIC;
    \vc_reg[2]_0\ : in STD_LOGIC;
    \hc_reg[2]_rep__4_0\ : in STD_LOGIC;
    \hc_reg[2]_rep__3\ : in STD_LOGIC;
    \hc_reg[1]_rep__6\ : in STD_LOGIC;
    \hc_reg[3]_rep__7\ : in STD_LOGIC;
    \hc_reg[0]_rep__13\ : in STD_LOGIC;
    \hc_reg[1]_rep__0\ : in STD_LOGIC;
    \hc_reg[3]_rep__13\ : in STD_LOGIC;
    \hc_reg[1]_rep__0_0\ : in STD_LOGIC;
    \vc_reg[2]_1\ : in STD_LOGIC;
    \hc_reg[2]_rep__3_0\ : in STD_LOGIC;
    \hc_reg[3]_rep__1\ : in STD_LOGIC;
    \hc_reg[4]_rep__2\ : in STD_LOGIC;
    \hc_reg[0]_rep__5\ : in STD_LOGIC;
    \hc_reg[1]_rep__0_1\ : in STD_LOGIC;
    \vc_reg[2]_2\ : in STD_LOGIC;
    \hc_reg[4]_rep__7\ : in STD_LOGIC;
    \hc_reg[3]_rep__9\ : in STD_LOGIC;
    \hc_reg[2]_rep__6\ : in STD_LOGIC;
    \hc_reg[1]_rep__4\ : in STD_LOGIC;
    \hc_reg[0]_rep__10\ : in STD_LOGIC;
    \hc_reg[2]_rep__5\ : in STD_LOGIC;
    \hc_reg[1]_rep__0_2\ : in STD_LOGIC;
    \vc_reg[2]_3\ : in STD_LOGIC;
    \hc_reg[4]_rep__6\ : in STD_LOGIC;
    \hc_reg[1]_rep__3\ : in STD_LOGIC;
    \hc_reg[3]_rep__10\ : in STD_LOGIC;
    \hc_reg[3]_rep__14\ : in STD_LOGIC;
    \hc_reg[0]_rep__14\ : in STD_LOGIC;
    \hc_reg[2]_rep__11\ : in STD_LOGIC;
    \hc_reg[1]_rep\ : in STD_LOGIC;
    \hc_reg[4]_rep__3\ : in STD_LOGIC;
    \hc_reg[4]_rep__5\ : in STD_LOGIC;
    \hc_reg[3]_rep__11\ : in STD_LOGIC;
    \hc_reg[0]_rep__11\ : in STD_LOGIC;
    \hc_reg[1]_rep__2\ : in STD_LOGIC;
    \hc_reg[2]_rep__8\ : in STD_LOGIC;
    \hc_reg[2]_rep__10\ : in STD_LOGIC;
    \hc_reg[1]_rep__0_3\ : in STD_LOGIC;
    \lane2_buff_reg[3]_0\ : in STD_LOGIC;
    \vc_reg[2]_4\ : in STD_LOGIC;
    \hc_reg[2]_rep__7\ : in STD_LOGIC;
    \hc_reg[1]_rep__0_4\ : in STD_LOGIC;
    \hc_reg[2]_rep__6_0\ : in STD_LOGIC;
    \hc_reg[1]_rep__1_1\ : in STD_LOGIC;
    \hc_reg[2]_rep__11_0\ : in STD_LOGIC;
    \hc_reg[2]_rep__7_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Background_drawer : entity is "Background_drawer";
end microblaze_Video_Controller_4regs_0_0_Background_drawer;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Background_drawer is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_rgb_out[11]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_28_n_0\ : STD_LOGIC;
  signal \^_rgb_out_reg[11]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^_rgb_pixel_reg[0]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^_rgb_pixel_reg[0]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^_rgb_pixel_reg[0]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^_rgb_pixel_reg[0]_4\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_7\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^_rgb_pixel_reg[11]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^_rgb_pixel_reg[1]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^_rgb_pixel_reg[1]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_2\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_4\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^_rgb_pixel_reg[2]_2\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^_rgb_pixel_reg[2]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^_rgb_pixel_reg[2]_6\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_7\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_8\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[3]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^_rgb_pixel_reg[3]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^_rgb_pixel_reg[4]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^_rgb_pixel_reg[4]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^_rgb_pixel_reg[4]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^_rgb_pixel_reg[4]_4\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal lane0 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \lane0[20]_i_1_n_0\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[12]\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \lane0_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal lane1 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \lane1[20]_i_1_n_0\ : STD_LOGIC;
  signal \lane1_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \lane1_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \lane1_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \lane1_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \lane1_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \lane1_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \lane1_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \lane1_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \lane1_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \lane1_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal lane2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \lane2[20]_i_1_n_0\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[12]\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \lane2_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal lane3 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \lane3[20]_i_1_n_0\ : STD_LOGIC;
  signal \lane3_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \lane3_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \lane3_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \lane3_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \lane3_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \lane3_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \lane3_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \lane3_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \lane3_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \lane3_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal lane4 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \lane4[20]_i_1_n_0\ : STD_LOGIC;
  signal \lane4_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \lane4_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \lane4_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \lane4_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \lane4_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \lane4_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \lane4_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \lane4_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \lane4_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \lane4_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal lane5 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \lane5[20]_i_1_n_0\ : STD_LOGIC;
  signal \lane5_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \lane5_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \lane5_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \lane5_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \lane5_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \lane5_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \lane5_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \lane5_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \lane5_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \lane5_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal lane6 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \lane6[20]_i_1_n_0\ : STD_LOGIC;
  signal \lane6_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \lane6_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \lane6_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \lane6_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \lane6_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \lane6_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \lane6_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \lane6_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal lane7 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \lane7[20]_i_1_n_0\ : STD_LOGIC;
  signal \lane7_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \lane7_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \lane7_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \lane7_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \lane7_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \lane7_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \lane7_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \lane7_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \lane7_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \lane7_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal nxt_pixel : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal nxt_pixel1 : STD_LOGIC;
  signal nxt_pixel111_in : STD_LOGIC;
  signal nxt_pixel114_in : STD_LOGIC;
  signal nxt_pixel117_in : STD_LOGIC;
  signal nxt_pixel120_in : STD_LOGIC;
  signal nxt_pixel15_in : STD_LOGIC;
  signal nxt_pixel18_in : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_16_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_17_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_22_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_16_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_17_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_18_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_19_n_1\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_22_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_23_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_23_n_1\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_23_n_2\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_23_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_24_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_27_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_27_n_1\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_27_n_2\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_27_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_31_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_32_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_33_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_37_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_39_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_40_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_41_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_42_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_43_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_44_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_48_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_49_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_50_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_51_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_52_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_53_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_54_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_55_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_56_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_60_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_64_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_65_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_66_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_67_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_68_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_68_n_1\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_68_n_2\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_68_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_71_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_72_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_72_n_1\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_72_n_2\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_72_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_75_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_76_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_77_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_81_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_82_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_83_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_84_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_85_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_89_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_90_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_91_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_92_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_45_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_124_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_18_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_35_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_36_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_18_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_19_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_104_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_10_n_1\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_10_n_2\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_14_n_1\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_14_n_2\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_14_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_17_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_20_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_21_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_22_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_23_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_25_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_26_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_28_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_38_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_42_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_43_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_44_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_45_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_46_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_50_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_51_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_52_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_53_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_54_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_57_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_58_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_593_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_594_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_60_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_619_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_61_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_62_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_66_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_69_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_15_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_30_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_31_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_36_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_224_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_225_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_226_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_227_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_228_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_229_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_230_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_326_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_327_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_328_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_329_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_330_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_331_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_332_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_333_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_334_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_335_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_336_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_337_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_338_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[0]_i_339_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[10]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[10]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[10]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[10]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[10]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_203_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_205_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_210_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[2]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[3]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_281_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_282_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_283_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_284_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_285_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_286_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_287_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_288_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_289_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_290_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_384_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_385_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_386_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_387_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_388_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_389_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_390_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[4]_i_391_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_219_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_220_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_221_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_222_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_223_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_224_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_225_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[5]_i_226_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_263_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_264_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_265_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_266_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_479_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_480_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_481_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_482_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_483_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_484_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_485_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_486_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_595_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_596_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_597_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_598_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_599_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_600_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_601_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_602_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_603_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_604_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_605_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_606_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_607_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_608_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_609_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[8]_i_610_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[9]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[9]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[9]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[9]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[9]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[9]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[9]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[9]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[9]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/nxt_pixel_reg[9]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[0]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[0]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[0]_i_231_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[4]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[4]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[4]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[4]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[4]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[4]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[4]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[4]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_267_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_268_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_269_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_270_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_271_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_272_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_273_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_274_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_487_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_488_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_489_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_490_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_491_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_492_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_493_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_494_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_495_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_496_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_497_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_498_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_499_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_500_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_501_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_502_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_503_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_504_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_611_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_612_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_613_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_614_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_615_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_616_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_617_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_618_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_620_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_621_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_622_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_623_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_624_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_625_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_626_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_627_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_628_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_629_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_630_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_631_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_632_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_633_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_634_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/nxt_pixel_reg[8]_i_635_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[0]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[0]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[0]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[1]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[2]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[4]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[4]_i_210_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[4]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[4]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[4]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[4]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[4]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[4]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[4]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[4]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_287_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_288_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_289_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_290_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_291_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_292_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_293_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_294_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_295_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_296_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_297_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_298_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_529_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_530_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_531_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_532_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_533_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_534_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_535_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_536_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/nxt_pixel_reg[8]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_284_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_285_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_286_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_287_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_288_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_289_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_290_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_291_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_292_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_293_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_294_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_295_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_296_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[0]_i_297_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[10]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[10]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[10]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[2]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_198_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_199_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[3]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_327_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_328_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_329_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_330_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_331_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_332_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_333_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_334_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[4]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[5]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_199_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_203_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_205_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_367_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_368_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_369_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_370_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_371_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_372_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_373_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_374_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_375_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_376_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_377_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_378_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_379_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_380_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_381_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_382_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[8]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_198_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/nxt_pixel_reg[9]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[0]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[2]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[4]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[4]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[4]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[4]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[4]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[4]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[4]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[4]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[4]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[4]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_210_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_217_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_218_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_383_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_384_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_385_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_386_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_387_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_388_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_389_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_390_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/nxt_pixel_reg[8]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[0]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[10]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[10]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[10]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_232_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_233_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_234_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_235_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_236_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_237_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_238_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_239_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[2]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_222_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_223_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_224_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_225_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_358_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_359_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_360_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_361_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_362_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_363_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_364_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_365_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_366_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_367_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_408_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_409_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_410_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_411_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_412_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_413_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_414_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_415_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[4]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[5]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_331_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_332_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_333_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_334_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_335_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_336_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_337_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_338_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_339_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_340_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_341_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_342_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_343_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_344_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_345_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_346_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[8]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__15/nxt_pixel_reg[9]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[0]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[0]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[1]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[1]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_217_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_343_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_344_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_346_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_347_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_348_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_349_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[4]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_347_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_348_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_349_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_350_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_351_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_352_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_353_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_354_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_355_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_356_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_357_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_358_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_569_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_570_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_571_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_572_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_573_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_574_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_575_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_576_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__16/nxt_pixel_reg[8]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_270_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_271_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_272_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_273_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_274_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_275_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_276_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_277_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_278_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_279_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_280_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_281_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_282_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[0]_i_283_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[10]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[10]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[10]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[2]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[3]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_233_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_234_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_235_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_236_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_237_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_238_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_239_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_240_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_241_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_242_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_368_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_369_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_370_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_371_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_372_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_373_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_374_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_375_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[4]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[5]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_324_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_325_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_326_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_327_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_328_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_329_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_330_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_553_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_554_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_555_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_556_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_557_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_558_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_559_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_560_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_561_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_562_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_563_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_564_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_565_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_566_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_567_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[8]_i_568_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__18/nxt_pixel_reg[9]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[1]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_226_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_227_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_229_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_230_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_231_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_232_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[4]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_311_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_312_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_313_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_314_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_315_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_316_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_317_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_318_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_319_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_320_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_321_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_322_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_545_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_546_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_547_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_548_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_549_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_550_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_551_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__19/nxt_pixel_reg[8]_i_552_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_256_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_257_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_258_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_259_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_260_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_261_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_262_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_263_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_264_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_265_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_266_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_267_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_268_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[0]_i_269_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[2]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_259_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_260_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_261_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_262_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_263_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_264_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_265_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_266_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_267_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_268_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_376_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_377_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_378_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_379_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_380_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_381_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_382_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[4]_i_383_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[5]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[8]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__21/nxt_pixel_reg[9]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_269_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_270_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_272_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[4]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_198_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__22/nxt_pixel_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_210_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_312_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_313_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_314_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_315_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_316_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_317_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_318_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_319_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_320_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_321_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_322_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_324_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[0]_i_325_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[10]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[10]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[10]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_217_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_218_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_219_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_220_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_221_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[2]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[3]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_299_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_300_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_301_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_302_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_303_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_304_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_305_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_306_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_307_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_308_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_392_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_393_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_394_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_395_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_396_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_397_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_398_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[4]_i_399_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_198_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_199_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_203_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_205_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_227_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_228_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_229_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_230_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_231_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_232_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_233_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_234_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[5]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_255_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_256_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_257_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_258_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_259_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_260_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_261_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_262_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_463_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_464_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_465_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_466_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_467_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_468_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_469_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_470_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_471_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_472_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_473_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_474_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_475_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_476_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_477_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[8]_i_478_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_210_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/nxt_pixel_reg[9]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[0]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[0]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[0]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[1]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[4]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_245_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_246_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_247_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_248_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_249_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_250_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_251_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_252_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_253_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_254_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_443_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_444_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_445_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_446_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_447_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_448_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_449_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_450_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_451_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_452_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_453_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_454_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_455_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_456_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_457_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_458_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_459_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_460_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_461_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/nxt_pixel_reg[8]_i_462_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_240_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_241_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_242_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_243_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_244_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_245_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_246_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_340_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_341_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_342_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_343_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_344_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_345_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_346_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_347_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_348_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_349_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_350_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_351_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_352_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[0]_i_353_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[10]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[10]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[10]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_222_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_223_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_224_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_225_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_226_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_227_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_228_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_229_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_230_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_231_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_203_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_205_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[3]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_317_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_318_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_319_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_320_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_321_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_322_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_324_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_325_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_326_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_400_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_401_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_402_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_403_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_404_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_405_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_406_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[4]_i_407_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_210_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_217_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_218_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_235_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_236_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_237_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_238_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_239_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_240_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_241_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_242_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[5]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_223_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_224_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_225_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_226_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_399_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_400_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_401_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_402_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_403_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_404_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_405_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_406_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_577_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_578_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_579_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_580_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_581_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_582_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_583_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_584_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_585_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_586_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_587_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_588_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_589_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_590_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_591_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[8]_i_592_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_217_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/nxt_pixel_reg[9]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[0]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[0]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[0]_i_255_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[1]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[1]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[2]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[2]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[4]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_227_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_228_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_229_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_230_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_231_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_232_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_233_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_234_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_235_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_236_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_407_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_408_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_409_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_410_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_411_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_412_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_413_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_414_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_415_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_416_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_417_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_418_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_419_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_420_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_421_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_422_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_423_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_424_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_425_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/nxt_pixel_reg[8]_i_426_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_203_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_205_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_298_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_299_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_300_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_301_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_302_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_303_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_304_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_305_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_306_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_307_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_308_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_309_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_310_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[0]_i_311_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[10]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[10]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[10]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_198_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_199_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[2]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[3]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_198_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_199_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_335_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_336_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_337_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_338_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_339_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_340_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_341_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_342_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[4]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[5]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_279_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_280_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_281_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_282_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_283_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_284_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_285_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_286_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_513_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_514_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_515_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_516_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_517_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_518_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_519_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_520_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_521_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_522_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_523_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_524_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_525_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_526_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_527_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_528_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[8]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_205_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/nxt_pixel_reg[9]_i_75_n_0\ : STD_LOGIC;
  signal \^sel_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_pixel_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_pixel_reg[11]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_pixel_reg[11]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_pixel_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_pixel_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[11]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_pixel_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[8]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[8]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_pixel_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_pixel_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \nxt_pixel_reg[0]_i_7\ : label is "soft_lutpair117";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[10]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[10]_i_5\ : label is "soft_lutpair111";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[11]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[11]_i_10\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[11]_i_16\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[11]_i_18\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[11]_i_41\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[11]_i_42\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[11]_i_7\ : label is "soft_lutpair123";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[1]_i_15\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[1]_i_31\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[1]_i_32\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[1]_i_43\ : label is "soft_lutpair123";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[2]_i_12\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[2]_i_13\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[2]_i_43\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[2]_i_45\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[2]_i_6\ : label is "soft_lutpair135";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[3]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[3]_i_10\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[3]_i_12\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[3]_i_26\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[3]_i_27\ : label is "soft_lutpair149";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[4]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[4]_i_11\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[4]_i_124\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[4]_i_14\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[4]_i_18\ : label is "soft_lutpair140";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[5]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[5]_i_20\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[5]_i_5\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[5]_i_9\ : label is "soft_lutpair135";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[6]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[6]_i_12\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[6]_i_14\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[6]_i_15\ : label is "soft_lutpair114";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[7]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[7]_i_11\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[7]_i_12\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[7]_i_8\ : label is "soft_lutpair116";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[8]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_23\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_25\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_26\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_57\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_58\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_593\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_594\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_61\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_619\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_66\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_69\ : label is "soft_lutpair146";
  attribute XILINX_LEGACY_PRIM of \nxt_pixel_reg[9]\ : label is "LD";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[9]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[9]_i_31\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[9]_i_36\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/nxt_pixel_reg[10]_i_55\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/nxt_pixel_reg[10]_i_56\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/nxt_pixel_reg[4]_i_209\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/nxt_pixel_reg[4]_i_213\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/nxt_pixel_reg[8]_i_135\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/nxt_pixel_reg[8]_i_137\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \p_0_out_inferred__12/nxt_pixel_reg[9]_i_198\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/nxt_pixel_reg[4]_i_184\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/nxt_pixel_reg[4]_i_188\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/nxt_pixel_reg[8]_i_110\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/nxt_pixel_reg[8]_i_112\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_0_out_inferred__15/nxt_pixel_reg[9]_i_190\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \p_0_out_inferred__16/nxt_pixel_reg[4]_i_344\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \p_0_out_inferred__16/nxt_pixel_reg[4]_i_347\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \p_0_out_inferred__16/nxt_pixel_reg[8]_i_160\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_0_out_inferred__16/nxt_pixel_reg[8]_i_162\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_0_out_inferred__18/nxt_pixel_reg[9]_i_194\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \p_0_out_inferred__19/nxt_pixel_reg[1]_i_81\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \p_0_out_inferred__19/nxt_pixel_reg[4]_i_226\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \p_0_out_inferred__19/nxt_pixel_reg[4]_i_227\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \p_0_out_inferred__19/nxt_pixel_reg[8]_i_144\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \p_0_out_inferred__19/nxt_pixel_reg[8]_i_146\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \p_0_out_inferred__21/nxt_pixel_reg[9]_i_95\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \p_0_out_inferred__22/nxt_pixel_reg[1]_i_44\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \p_0_out_inferred__22/nxt_pixel_reg[4]_i_269\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \p_0_out_inferred__22/nxt_pixel_reg[4]_i_270\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \p_0_out_inferred__22/nxt_pixel_reg[8]_i_35\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \p_0_out_inferred__22/nxt_pixel_reg[8]_i_37\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/nxt_pixel_reg[9]_i_210\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/nxt_pixel_reg[1]_i_84\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/nxt_pixel_reg[9]_i_214\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \p_0_out_inferred__7/nxt_pixel_reg[1]_i_97\ : label is "soft_lutpair120";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  SR(0) <= \^sr\(0);
  \_rgb_out_reg[11]\(11 downto 0) <= \^_rgb_out_reg[11]\(11 downto 0);
  \_rgb_pixel_reg[0]_0\(9 downto 0) <= \^_rgb_pixel_reg[0]_0\(9 downto 0);
  \_rgb_pixel_reg[0]_1\(10 downto 0) <= \^_rgb_pixel_reg[0]_1\(10 downto 0);
  \_rgb_pixel_reg[0]_2\(1 downto 0) <= \^_rgb_pixel_reg[0]_2\(1 downto 0);
  \_rgb_pixel_reg[0]_4\ <= \^_rgb_pixel_reg[0]_4\;
  \_rgb_pixel_reg[0]_7\ <= \^_rgb_pixel_reg[0]_7\;
  \_rgb_pixel_reg[10]_0\(1 downto 0) <= \^_rgb_pixel_reg[10]_0\(1 downto 0);
  \_rgb_pixel_reg[11]_0\(9 downto 0) <= \^_rgb_pixel_reg[11]_0\(9 downto 0);
  \_rgb_pixel_reg[1]_0\(10 downto 0) <= \^_rgb_pixel_reg[1]_0\(10 downto 0);
  \_rgb_pixel_reg[1]_1\ <= \^_rgb_pixel_reg[1]_1\;
  \_rgb_pixel_reg[1]_2\ <= \^_rgb_pixel_reg[1]_2\;
  \_rgb_pixel_reg[1]_3\ <= \^_rgb_pixel_reg[1]_3\;
  \_rgb_pixel_reg[1]_4\ <= \^_rgb_pixel_reg[1]_4\;
  \_rgb_pixel_reg[2]_0\ <= \^_rgb_pixel_reg[2]_0\;
  \_rgb_pixel_reg[2]_1\(10 downto 0) <= \^_rgb_pixel_reg[2]_1\(10 downto 0);
  \_rgb_pixel_reg[2]_2\ <= \^_rgb_pixel_reg[2]_2\;
  \_rgb_pixel_reg[2]_3\ <= \^_rgb_pixel_reg[2]_3\;
  \_rgb_pixel_reg[2]_4\(1 downto 0) <= \^_rgb_pixel_reg[2]_4\(1 downto 0);
  \_rgb_pixel_reg[2]_5\(1 downto 0) <= \^_rgb_pixel_reg[2]_5\(1 downto 0);
  \_rgb_pixel_reg[2]_6\ <= \^_rgb_pixel_reg[2]_6\;
  \_rgb_pixel_reg[2]_7\ <= \^_rgb_pixel_reg[2]_7\;
  \_rgb_pixel_reg[2]_8\ <= \^_rgb_pixel_reg[2]_8\;
  \_rgb_pixel_reg[3]_0\(10 downto 0) <= \^_rgb_pixel_reg[3]_0\(10 downto 0);
  \_rgb_pixel_reg[3]_1\(1 downto 0) <= \^_rgb_pixel_reg[3]_1\(1 downto 0);
  \_rgb_pixel_reg[4]_0\(10 downto 0) <= \^_rgb_pixel_reg[4]_0\(10 downto 0);
  \_rgb_pixel_reg[4]_1\ <= \^_rgb_pixel_reg[4]_1\;
  \_rgb_pixel_reg[4]_2\(1 downto 0) <= \^_rgb_pixel_reg[4]_2\(1 downto 0);
  \_rgb_pixel_reg[4]_3\(1 downto 0) <= \^_rgb_pixel_reg[4]_3\(1 downto 0);
  \_rgb_pixel_reg[4]_4\ <= \^_rgb_pixel_reg[4]_4\;
  sel_0(1 downto 0) <= \^sel_0\(1 downto 0);
\_rgb_out[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^sr\(0)
    );
\_rgb_out[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_rgb_out[11]_i_27_n_0\,
      I1 => \_rgb_out[11]_i_28_n_0\,
      O => sel0(0)
    );
\_rgb_out[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^_rgb_out_reg[11]\(3),
      I1 => \^_rgb_out_reg[11]\(8),
      I2 => \^_rgb_out_reg[11]\(9),
      I3 => \^_rgb_out_reg[11]\(2),
      I4 => \^_rgb_out_reg[11]\(0),
      I5 => \^_rgb_out_reg[11]\(1),
      O => \_rgb_out[11]_i_27_n_0\
    );
\_rgb_out[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^_rgb_out_reg[11]\(7),
      I1 => \^_rgb_out_reg[11]\(5),
      I2 => \^_rgb_out_reg[11]\(6),
      I3 => \^_rgb_out_reg[11]\(4),
      I4 => \^_rgb_out_reg[11]\(11),
      I5 => \^_rgb_out_reg[11]\(10),
      O => \_rgb_out[11]_i_28_n_0\
    );
\_rgb_pixel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(0),
      Q => \^_rgb_out_reg[11]\(0),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(10),
      Q => \^_rgb_out_reg[11]\(10),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(11),
      Q => \^_rgb_out_reg[11]\(11),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(1),
      Q => \^_rgb_out_reg[11]\(1),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(2),
      Q => \^_rgb_out_reg[11]\(2),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(3),
      Q => \^_rgb_out_reg[11]\(3),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(4),
      Q => \^_rgb_out_reg[11]\(4),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(5),
      Q => \^_rgb_out_reg[11]\(5),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(6),
      Q => \^_rgb_out_reg[11]\(6),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(7),
      Q => \^_rgb_out_reg[11]\(7),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(8),
      Q => \^_rgb_out_reg[11]\(8),
      R => \^sr\(0)
    );
\_rgb_pixel_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel(9),
      Q => \^_rgb_out_reg[11]\(9),
      R => \^sr\(0)
    );
\g0_b0__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[4]_4\
    );
\g0_b0__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[4]_3\(0)
    );
\g0_b0__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[1]_2\
    );
\g0_b0__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[2]_5\(0)
    );
\g0_b0__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[4]_1\
    );
\g0_b0__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[2]_8\
    );
\g0_b0__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[1]_3\
    );
g0_b0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[2]_6\
    );
\g0_b1__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[1]_1\
    );
\g0_b1__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[2]_7\
    );
\g0_b6__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[4]_2\(0)
    );
\g0_b6__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[3]_1\(0)
    );
\g0_b6__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[0]_2\(0)
    );
\g0_b6__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[2]_4\(0)
    );
\g0_b6__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^_rgb_pixel_reg[10]_0\(0)
    );
g0_b6_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \vc_reg[0]_rep\,
      O => \^sel_0\(0)
    );
\lane0[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \slv_reg3_reg[26]\(23),
      I1 => \slv_reg3_reg[26]\(21),
      I2 => \slv_reg3_reg[26]\(22),
      I3 => \slv_reg3_reg[26]\(26),
      I4 => \slv_reg3_reg[26]\(24),
      I5 => \slv_reg3_reg[26]\(25),
      O => \lane0[20]_i_1_n_0\
    );
\lane0_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(0),
      Q => \^_rgb_pixel_reg[11]_0\(0),
      R => '0'
    );
\lane0_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(10),
      Q => \^_rgb_pixel_reg[11]_0\(8),
      R => '0'
    );
\lane0_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(11),
      Q => \^_rgb_pixel_reg[11]_0\(9),
      R => '0'
    );
\lane0_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(12),
      Q => \lane0_buff_reg_n_0_[12]\,
      R => '0'
    );
\lane0_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(13),
      Q => \lane0_buff_reg_n_0_[13]\,
      R => '0'
    );
\lane0_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(14),
      Q => \lane0_buff_reg_n_0_[14]\,
      R => '0'
    );
\lane0_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(15),
      Q => \lane0_buff_reg_n_0_[15]\,
      R => '0'
    );
\lane0_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(16),
      Q => \lane0_buff_reg_n_0_[16]\,
      R => '0'
    );
\lane0_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(17),
      Q => \lane0_buff_reg_n_0_[17]\,
      R => '0'
    );
\lane0_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(18),
      Q => \lane0_buff_reg_n_0_[18]\,
      R => '0'
    );
\lane0_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(19),
      Q => \lane0_buff_reg_n_0_[19]\,
      R => '0'
    );
\lane0_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(1),
      Q => \^_rgb_pixel_reg[11]_0\(1),
      R => '0'
    );
\lane0_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(20),
      Q => \lane0_buff_reg_n_0_[20]\,
      R => '0'
    );
\lane0_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(2),
      Q => \^_rgb_pixel_reg[11]_0\(2),
      R => '0'
    );
\lane0_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(3),
      Q => \^_rgb_pixel_reg[11]_0\(3),
      R => '0'
    );
\lane0_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(4),
      Q => \^_rgb_pixel_reg[11]_0\(4),
      R => '0'
    );
\lane0_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(5),
      Q => \^_rgb_pixel_reg[11]_0\(5),
      R => '0'
    );
\lane0_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(6),
      Q => \lane0_buff_reg_n_0_[6]\,
      R => '0'
    );
\lane0_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(7),
      Q => \lane0_buff_reg_n_0_[7]\,
      R => '0'
    );
\lane0_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(8),
      Q => \^_rgb_pixel_reg[11]_0\(6),
      R => '0'
    );
\lane0_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane0(9),
      Q => \^_rgb_pixel_reg[11]_0\(7),
      R => '0'
    );
\lane0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(0),
      Q => lane0(0),
      R => '0'
    );
\lane0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(10),
      Q => lane0(10),
      R => '0'
    );
\lane0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(11),
      Q => lane0(11),
      R => '0'
    );
\lane0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(12),
      Q => lane0(12),
      R => '0'
    );
\lane0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(13),
      Q => lane0(13),
      R => '0'
    );
\lane0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(14),
      Q => lane0(14),
      R => '0'
    );
\lane0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(15),
      Q => lane0(15),
      R => '0'
    );
\lane0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(16),
      Q => lane0(16),
      R => '0'
    );
\lane0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(17),
      Q => lane0(17),
      R => '0'
    );
\lane0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(18),
      Q => lane0(18),
      R => '0'
    );
\lane0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(19),
      Q => lane0(19),
      R => '0'
    );
\lane0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(1),
      Q => lane0(1),
      R => '0'
    );
\lane0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(20),
      Q => lane0(20),
      R => '0'
    );
\lane0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(2),
      Q => lane0(2),
      R => '0'
    );
\lane0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(3),
      Q => lane0(3),
      R => '0'
    );
\lane0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(4),
      Q => lane0(4),
      R => '0'
    );
\lane0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(5),
      Q => lane0(5),
      R => '0'
    );
\lane0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(6),
      Q => lane0(6),
      R => '0'
    );
\lane0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(7),
      Q => lane0(7),
      R => '0'
    );
\lane0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(8),
      Q => lane0(8),
      R => '0'
    );
\lane0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane0[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(9),
      Q => lane0(9),
      R => '0'
    );
\lane1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \slv_reg3_reg[26]\(22),
      I1 => \slv_reg3_reg[26]\(23),
      I2 => \slv_reg3_reg[26]\(21),
      I3 => \slv_reg3_reg[26]\(26),
      I4 => \slv_reg3_reg[26]\(24),
      I5 => \slv_reg3_reg[26]\(25),
      O => \lane1[20]_i_1_n_0\
    );
\lane1_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(0),
      Q => \^_rgb_pixel_reg[0]_1\(0),
      R => '0'
    );
\lane1_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(10),
      Q => \^_rgb_pixel_reg[0]_1\(8),
      R => '0'
    );
\lane1_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(11),
      Q => \^_rgb_pixel_reg[0]_1\(9),
      R => '0'
    );
\lane1_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(12),
      Q => \^_rgb_pixel_reg[0]_1\(10),
      R => '0'
    );
\lane1_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(13),
      Q => \lane1_buff_reg_n_0_[13]\,
      R => '0'
    );
\lane1_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(14),
      Q => \lane1_buff_reg_n_0_[14]\,
      R => '0'
    );
\lane1_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(15),
      Q => \lane1_buff_reg_n_0_[15]\,
      R => '0'
    );
\lane1_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(16),
      Q => \lane1_buff_reg_n_0_[16]\,
      R => '0'
    );
\lane1_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(17),
      Q => \lane1_buff_reg_n_0_[17]\,
      R => '0'
    );
\lane1_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(18),
      Q => \lane1_buff_reg_n_0_[18]\,
      R => '0'
    );
\lane1_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(19),
      Q => \lane1_buff_reg_n_0_[19]\,
      R => '0'
    );
\lane1_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(1),
      Q => \^_rgb_pixel_reg[0]_1\(1),
      R => '0'
    );
\lane1_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(20),
      Q => \lane1_buff_reg_n_0_[20]\,
      R => '0'
    );
\lane1_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(2),
      Q => \^_rgb_pixel_reg[0]_1\(2),
      R => '0'
    );
\lane1_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(3),
      Q => \^_rgb_pixel_reg[0]_1\(3),
      R => '0'
    );
\lane1_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(4),
      Q => \^_rgb_pixel_reg[0]_1\(4),
      R => '0'
    );
\lane1_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(5),
      Q => \^_rgb_pixel_reg[0]_1\(5),
      R => '0'
    );
\lane1_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(6),
      Q => \lane1_buff_reg_n_0_[6]\,
      R => '0'
    );
\lane1_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(7),
      Q => \lane1_buff_reg_n_0_[7]\,
      R => '0'
    );
\lane1_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(8),
      Q => \^_rgb_pixel_reg[0]_1\(6),
      R => '0'
    );
\lane1_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane1(9),
      Q => \^_rgb_pixel_reg[0]_1\(7),
      R => '0'
    );
\lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(0),
      Q => lane1(0),
      R => '0'
    );
\lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(10),
      Q => lane1(10),
      R => '0'
    );
\lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(11),
      Q => lane1(11),
      R => '0'
    );
\lane1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(12),
      Q => lane1(12),
      R => '0'
    );
\lane1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(13),
      Q => lane1(13),
      R => '0'
    );
\lane1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(14),
      Q => lane1(14),
      R => '0'
    );
\lane1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(15),
      Q => lane1(15),
      R => '0'
    );
\lane1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(16),
      Q => lane1(16),
      R => '0'
    );
\lane1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(17),
      Q => lane1(17),
      R => '0'
    );
\lane1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(18),
      Q => lane1(18),
      R => '0'
    );
\lane1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(19),
      Q => lane1(19),
      R => '0'
    );
\lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(1),
      Q => lane1(1),
      R => '0'
    );
\lane1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(20),
      Q => lane1(20),
      R => '0'
    );
\lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(2),
      Q => lane1(2),
      R => '0'
    );
\lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(3),
      Q => lane1(3),
      R => '0'
    );
\lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(4),
      Q => lane1(4),
      R => '0'
    );
\lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(5),
      Q => lane1(5),
      R => '0'
    );
\lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(6),
      Q => lane1(6),
      R => '0'
    );
\lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(7),
      Q => lane1(7),
      R => '0'
    );
\lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(8),
      Q => lane1(8),
      R => '0'
    );
\lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane1[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(9),
      Q => lane1(9),
      R => '0'
    );
\lane2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \slv_reg3_reg[26]\(23),
      I1 => \slv_reg3_reg[26]\(21),
      I2 => \slv_reg3_reg[26]\(22),
      I3 => \slv_reg3_reg[26]\(26),
      I4 => \slv_reg3_reg[26]\(24),
      I5 => \slv_reg3_reg[26]\(25),
      O => \lane2[20]_i_1_n_0\
    );
\lane2_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(0),
      Q => \^_rgb_pixel_reg[0]_0\(0),
      R => '0'
    );
\lane2_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(10),
      Q => \^_rgb_pixel_reg[0]_0\(8),
      R => '0'
    );
\lane2_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(11),
      Q => \^_rgb_pixel_reg[0]_0\(9),
      R => '0'
    );
\lane2_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(12),
      Q => \lane2_buff_reg_n_0_[12]\,
      R => '0'
    );
\lane2_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(13),
      Q => \lane2_buff_reg_n_0_[13]\,
      R => '0'
    );
\lane2_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(14),
      Q => \lane2_buff_reg_n_0_[14]\,
      R => '0'
    );
\lane2_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(15),
      Q => \lane2_buff_reg_n_0_[15]\,
      R => '0'
    );
\lane2_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(16),
      Q => \lane2_buff_reg_n_0_[16]\,
      R => '0'
    );
\lane2_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(17),
      Q => \lane2_buff_reg_n_0_[17]\,
      R => '0'
    );
\lane2_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(18),
      Q => \lane2_buff_reg_n_0_[18]\,
      R => '0'
    );
\lane2_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(19),
      Q => \lane2_buff_reg_n_0_[19]\,
      R => '0'
    );
\lane2_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(1),
      Q => \^_rgb_pixel_reg[0]_0\(1),
      R => '0'
    );
\lane2_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(20),
      Q => \lane2_buff_reg_n_0_[20]\,
      R => '0'
    );
\lane2_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(2),
      Q => \^_rgb_pixel_reg[0]_0\(2),
      R => '0'
    );
\lane2_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(3),
      Q => \^_rgb_pixel_reg[0]_0\(3),
      R => '0'
    );
\lane2_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(4),
      Q => \^_rgb_pixel_reg[0]_0\(4),
      R => '0'
    );
\lane2_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(5),
      Q => \^_rgb_pixel_reg[0]_0\(5),
      R => '0'
    );
\lane2_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(6),
      Q => \lane2_buff_reg_n_0_[6]\,
      R => '0'
    );
\lane2_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(7),
      Q => \lane2_buff_reg_n_0_[7]\,
      R => '0'
    );
\lane2_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(8),
      Q => \^_rgb_pixel_reg[0]_0\(6),
      R => '0'
    );
\lane2_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane2(9),
      Q => \^_rgb_pixel_reg[0]_0\(7),
      R => '0'
    );
\lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(0),
      Q => lane2(0),
      R => '0'
    );
\lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(10),
      Q => lane2(10),
      R => '0'
    );
\lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(11),
      Q => lane2(11),
      R => '0'
    );
\lane2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(12),
      Q => lane2(12),
      R => '0'
    );
\lane2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(13),
      Q => lane2(13),
      R => '0'
    );
\lane2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(14),
      Q => lane2(14),
      R => '0'
    );
\lane2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(15),
      Q => lane2(15),
      R => '0'
    );
\lane2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(16),
      Q => lane2(16),
      R => '0'
    );
\lane2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(17),
      Q => lane2(17),
      R => '0'
    );
\lane2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(18),
      Q => lane2(18),
      R => '0'
    );
\lane2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(19),
      Q => lane2(19),
      R => '0'
    );
\lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(1),
      Q => lane2(1),
      R => '0'
    );
\lane2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(20),
      Q => lane2(20),
      R => '0'
    );
\lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(2),
      Q => lane2(2),
      R => '0'
    );
\lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(3),
      Q => lane2(3),
      R => '0'
    );
\lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(4),
      Q => lane2(4),
      R => '0'
    );
\lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(5),
      Q => lane2(5),
      R => '0'
    );
\lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(6),
      Q => lane2(6),
      R => '0'
    );
\lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(7),
      Q => lane2(7),
      R => '0'
    );
\lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(8),
      Q => lane2(8),
      R => '0'
    );
\lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane2[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(9),
      Q => lane2(9),
      R => '0'
    );
\lane3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \slv_reg3_reg[26]\(22),
      I1 => \slv_reg3_reg[26]\(21),
      I2 => \slv_reg3_reg[26]\(23),
      I3 => \slv_reg3_reg[26]\(26),
      I4 => \slv_reg3_reg[26]\(24),
      I5 => \slv_reg3_reg[26]\(25),
      O => \lane3[20]_i_1_n_0\
    );
\lane3_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(0),
      Q => \^_rgb_pixel_reg[1]_0\(0),
      R => '0'
    );
\lane3_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(10),
      Q => \^_rgb_pixel_reg[1]_0\(8),
      R => '0'
    );
\lane3_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(11),
      Q => \^_rgb_pixel_reg[1]_0\(9),
      R => '0'
    );
\lane3_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(12),
      Q => \^_rgb_pixel_reg[1]_0\(10),
      R => '0'
    );
\lane3_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(13),
      Q => \lane3_buff_reg_n_0_[13]\,
      R => '0'
    );
\lane3_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(14),
      Q => \lane3_buff_reg_n_0_[14]\,
      R => '0'
    );
\lane3_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(15),
      Q => \lane3_buff_reg_n_0_[15]\,
      R => '0'
    );
\lane3_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(16),
      Q => \lane3_buff_reg_n_0_[16]\,
      R => '0'
    );
\lane3_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(17),
      Q => \lane3_buff_reg_n_0_[17]\,
      R => '0'
    );
\lane3_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(18),
      Q => \lane3_buff_reg_n_0_[18]\,
      R => '0'
    );
\lane3_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(19),
      Q => \lane3_buff_reg_n_0_[19]\,
      R => '0'
    );
\lane3_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(1),
      Q => \^_rgb_pixel_reg[1]_0\(1),
      R => '0'
    );
\lane3_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(20),
      Q => \lane3_buff_reg_n_0_[20]\,
      R => '0'
    );
\lane3_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(2),
      Q => \^_rgb_pixel_reg[1]_0\(2),
      R => '0'
    );
\lane3_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(3),
      Q => \^_rgb_pixel_reg[1]_0\(3),
      R => '0'
    );
\lane3_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(4),
      Q => \^_rgb_pixel_reg[1]_0\(4),
      R => '0'
    );
\lane3_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(5),
      Q => \^_rgb_pixel_reg[1]_0\(5),
      R => '0'
    );
\lane3_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(6),
      Q => \lane3_buff_reg_n_0_[6]\,
      R => '0'
    );
\lane3_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(7),
      Q => \lane3_buff_reg_n_0_[7]\,
      R => '0'
    );
\lane3_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(8),
      Q => \^_rgb_pixel_reg[1]_0\(6),
      R => '0'
    );
\lane3_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane3(9),
      Q => \^_rgb_pixel_reg[1]_0\(7),
      R => '0'
    );
\lane3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(0),
      Q => lane3(0),
      R => '0'
    );
\lane3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(10),
      Q => lane3(10),
      R => '0'
    );
\lane3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(11),
      Q => lane3(11),
      R => '0'
    );
\lane3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(12),
      Q => lane3(12),
      R => '0'
    );
\lane3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(13),
      Q => lane3(13),
      R => '0'
    );
\lane3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(14),
      Q => lane3(14),
      R => '0'
    );
\lane3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(15),
      Q => lane3(15),
      R => '0'
    );
\lane3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(16),
      Q => lane3(16),
      R => '0'
    );
\lane3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(17),
      Q => lane3(17),
      R => '0'
    );
\lane3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(18),
      Q => lane3(18),
      R => '0'
    );
\lane3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(19),
      Q => lane3(19),
      R => '0'
    );
\lane3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(1),
      Q => lane3(1),
      R => '0'
    );
\lane3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(20),
      Q => lane3(20),
      R => '0'
    );
\lane3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(2),
      Q => lane3(2),
      R => '0'
    );
\lane3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(3),
      Q => lane3(3),
      R => '0'
    );
\lane3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(4),
      Q => lane3(4),
      R => '0'
    );
\lane3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(5),
      Q => lane3(5),
      R => '0'
    );
\lane3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(6),
      Q => lane3(6),
      R => '0'
    );
\lane3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(7),
      Q => lane3(7),
      R => '0'
    );
\lane3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(8),
      Q => lane3(8),
      R => '0'
    );
\lane3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane3[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(9),
      Q => lane3(9),
      R => '0'
    );
\lane4[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \slv_reg3_reg[26]\(22),
      I1 => \slv_reg3_reg[26]\(21),
      I2 => \slv_reg3_reg[26]\(23),
      I3 => \slv_reg3_reg[26]\(26),
      I4 => \slv_reg3_reg[26]\(24),
      I5 => \slv_reg3_reg[26]\(25),
      O => \lane4[20]_i_1_n_0\
    );
\lane4_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(0),
      Q => \^_rgb_pixel_reg[3]_0\(0),
      R => '0'
    );
\lane4_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(10),
      Q => \^_rgb_pixel_reg[3]_0\(8),
      R => '0'
    );
\lane4_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(11),
      Q => \^_rgb_pixel_reg[3]_0\(9),
      R => '0'
    );
\lane4_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(12),
      Q => \^_rgb_pixel_reg[3]_0\(10),
      R => '0'
    );
\lane4_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(13),
      Q => \lane4_buff_reg_n_0_[13]\,
      R => '0'
    );
\lane4_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(14),
      Q => \lane4_buff_reg_n_0_[14]\,
      R => '0'
    );
\lane4_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(15),
      Q => \lane4_buff_reg_n_0_[15]\,
      R => '0'
    );
\lane4_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(16),
      Q => \lane4_buff_reg_n_0_[16]\,
      R => '0'
    );
\lane4_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(17),
      Q => \lane4_buff_reg_n_0_[17]\,
      R => '0'
    );
\lane4_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(18),
      Q => \lane4_buff_reg_n_0_[18]\,
      R => '0'
    );
\lane4_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(19),
      Q => \lane4_buff_reg_n_0_[19]\,
      R => '0'
    );
\lane4_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(1),
      Q => \^_rgb_pixel_reg[3]_0\(1),
      R => '0'
    );
\lane4_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(20),
      Q => \lane4_buff_reg_n_0_[20]\,
      R => '0'
    );
\lane4_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(2),
      Q => \^_rgb_pixel_reg[3]_0\(2),
      R => '0'
    );
\lane4_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(3),
      Q => \^_rgb_pixel_reg[3]_0\(3),
      R => '0'
    );
\lane4_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(4),
      Q => \^_rgb_pixel_reg[3]_0\(4),
      R => '0'
    );
\lane4_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(5),
      Q => \^_rgb_pixel_reg[3]_0\(5),
      R => '0'
    );
\lane4_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(6),
      Q => \lane4_buff_reg_n_0_[6]\,
      R => '0'
    );
\lane4_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(7),
      Q => \lane4_buff_reg_n_0_[7]\,
      R => '0'
    );
\lane4_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(8),
      Q => \^_rgb_pixel_reg[3]_0\(6),
      R => '0'
    );
\lane4_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane4(9),
      Q => \^_rgb_pixel_reg[3]_0\(7),
      R => '0'
    );
\lane4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(0),
      Q => lane4(0),
      R => '0'
    );
\lane4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(10),
      Q => lane4(10),
      R => '0'
    );
\lane4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(11),
      Q => lane4(11),
      R => '0'
    );
\lane4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(12),
      Q => lane4(12),
      R => '0'
    );
\lane4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(13),
      Q => lane4(13),
      R => '0'
    );
\lane4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(14),
      Q => lane4(14),
      R => '0'
    );
\lane4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(15),
      Q => lane4(15),
      R => '0'
    );
\lane4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(16),
      Q => lane4(16),
      R => '0'
    );
\lane4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(17),
      Q => lane4(17),
      R => '0'
    );
\lane4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(18),
      Q => lane4(18),
      R => '0'
    );
\lane4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(19),
      Q => lane4(19),
      R => '0'
    );
\lane4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(1),
      Q => lane4(1),
      R => '0'
    );
\lane4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(20),
      Q => lane4(20),
      R => '0'
    );
\lane4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(2),
      Q => lane4(2),
      R => '0'
    );
\lane4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(3),
      Q => lane4(3),
      R => '0'
    );
\lane4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(4),
      Q => lane4(4),
      R => '0'
    );
\lane4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(5),
      Q => lane4(5),
      R => '0'
    );
\lane4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(6),
      Q => lane4(6),
      R => '0'
    );
\lane4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(7),
      Q => lane4(7),
      R => '0'
    );
\lane4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(8),
      Q => lane4(8),
      R => '0'
    );
\lane4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane4[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(9),
      Q => lane4(9),
      R => '0'
    );
\lane5[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \slv_reg3_reg[26]\(23),
      I1 => \slv_reg3_reg[26]\(21),
      I2 => \slv_reg3_reg[26]\(22),
      I3 => \slv_reg3_reg[26]\(26),
      I4 => \slv_reg3_reg[26]\(24),
      I5 => \slv_reg3_reg[26]\(25),
      O => \lane5[20]_i_1_n_0\
    );
\lane5_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(0),
      Q => \^_rgb_pixel_reg[4]_0\(0),
      R => '0'
    );
\lane5_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(10),
      Q => \^_rgb_pixel_reg[4]_0\(8),
      R => '0'
    );
\lane5_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(11),
      Q => \^_rgb_pixel_reg[4]_0\(9),
      R => '0'
    );
\lane5_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(12),
      Q => \^_rgb_pixel_reg[4]_0\(10),
      R => '0'
    );
\lane5_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(13),
      Q => \lane5_buff_reg_n_0_[13]\,
      R => '0'
    );
\lane5_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(14),
      Q => \lane5_buff_reg_n_0_[14]\,
      R => '0'
    );
\lane5_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(15),
      Q => \lane5_buff_reg_n_0_[15]\,
      R => '0'
    );
\lane5_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(16),
      Q => \lane5_buff_reg_n_0_[16]\,
      R => '0'
    );
\lane5_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(17),
      Q => \lane5_buff_reg_n_0_[17]\,
      R => '0'
    );
\lane5_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(18),
      Q => \lane5_buff_reg_n_0_[18]\,
      R => '0'
    );
\lane5_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(19),
      Q => \lane5_buff_reg_n_0_[19]\,
      R => '0'
    );
\lane5_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(1),
      Q => \^_rgb_pixel_reg[4]_0\(1),
      R => '0'
    );
\lane5_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(20),
      Q => \lane5_buff_reg_n_0_[20]\,
      R => '0'
    );
\lane5_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(2),
      Q => \^_rgb_pixel_reg[4]_0\(2),
      R => '0'
    );
\lane5_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(3),
      Q => \^_rgb_pixel_reg[4]_0\(3),
      R => '0'
    );
\lane5_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(4),
      Q => \^_rgb_pixel_reg[4]_0\(4),
      R => '0'
    );
\lane5_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(5),
      Q => \^_rgb_pixel_reg[4]_0\(5),
      R => '0'
    );
\lane5_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(6),
      Q => \lane5_buff_reg_n_0_[6]\,
      R => '0'
    );
\lane5_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(7),
      Q => \lane5_buff_reg_n_0_[7]\,
      R => '0'
    );
\lane5_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(8),
      Q => \^_rgb_pixel_reg[4]_0\(6),
      R => '0'
    );
\lane5_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane5(9),
      Q => \^_rgb_pixel_reg[4]_0\(7),
      R => '0'
    );
\lane5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(0),
      Q => lane5(0),
      R => '0'
    );
\lane5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(10),
      Q => lane5(10),
      R => '0'
    );
\lane5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(11),
      Q => lane5(11),
      R => '0'
    );
\lane5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(12),
      Q => lane5(12),
      R => '0'
    );
\lane5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(13),
      Q => lane5(13),
      R => '0'
    );
\lane5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(14),
      Q => lane5(14),
      R => '0'
    );
\lane5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(15),
      Q => lane5(15),
      R => '0'
    );
\lane5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(16),
      Q => lane5(16),
      R => '0'
    );
\lane5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(17),
      Q => lane5(17),
      R => '0'
    );
\lane5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(18),
      Q => lane5(18),
      R => '0'
    );
\lane5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(19),
      Q => lane5(19),
      R => '0'
    );
\lane5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(1),
      Q => lane5(1),
      R => '0'
    );
\lane5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(20),
      Q => lane5(20),
      R => '0'
    );
\lane5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(2),
      Q => lane5(2),
      R => '0'
    );
\lane5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(3),
      Q => lane5(3),
      R => '0'
    );
\lane5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(4),
      Q => lane5(4),
      R => '0'
    );
\lane5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(5),
      Q => lane5(5),
      R => '0'
    );
\lane5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(6),
      Q => lane5(6),
      R => '0'
    );
\lane5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(7),
      Q => lane5(7),
      R => '0'
    );
\lane5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(8),
      Q => lane5(8),
      R => '0'
    );
\lane5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane5[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(9),
      Q => lane5(9),
      R => '0'
    );
\lane6[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \slv_reg3_reg[26]\(22),
      I1 => \slv_reg3_reg[26]\(23),
      I2 => \slv_reg3_reg[26]\(21),
      I3 => \slv_reg3_reg[26]\(26),
      I4 => \slv_reg3_reg[26]\(24),
      I5 => \slv_reg3_reg[26]\(25),
      O => \lane6[20]_i_1_n_0\
    );
\lane6_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(0),
      Q => \^_rgb_pixel_reg[2]_1\(0),
      R => '0'
    );
\lane6_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(10),
      Q => \^_rgb_pixel_reg[2]_1\(8),
      R => '0'
    );
\lane6_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(11),
      Q => \^_rgb_pixel_reg[2]_1\(9),
      R => '0'
    );
\lane6_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(12),
      Q => \^_rgb_pixel_reg[2]_1\(10),
      R => '0'
    );
\lane6_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(13),
      Q => \lane6_buff_reg_n_0_[13]\,
      R => '0'
    );
\lane6_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(14),
      Q => \lane6_buff_reg_n_0_[14]\,
      R => '0'
    );
\lane6_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(15),
      Q => \lane6_buff_reg_n_0_[15]\,
      R => '0'
    );
\lane6_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(16),
      Q => \lane6_buff_reg_n_0_[16]\,
      R => '0'
    );
\lane6_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(17),
      Q => \lane6_buff_reg_n_0_[17]\,
      R => '0'
    );
\lane6_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(18),
      Q => \lane6_buff_reg_n_0_[18]\,
      R => '0'
    );
\lane6_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(19),
      Q => \lane6_buff_reg_n_0_[19]\,
      R => '0'
    );
\lane6_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(1),
      Q => \^_rgb_pixel_reg[2]_1\(1),
      R => '0'
    );
\lane6_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(20),
      Q => \lane6_buff_reg_n_0_[20]\,
      R => '0'
    );
\lane6_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(2),
      Q => \^_rgb_pixel_reg[2]_1\(2),
      R => '0'
    );
\lane6_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(3),
      Q => \^_rgb_pixel_reg[2]_1\(3),
      R => '0'
    );
\lane6_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(4),
      Q => \^_rgb_pixel_reg[2]_1\(4),
      R => '0'
    );
\lane6_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(5),
      Q => \^_rgb_pixel_reg[2]_1\(5),
      R => '0'
    );
\lane6_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(6),
      Q => p_0_in(6),
      R => '0'
    );
\lane6_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(7),
      Q => p_0_in(7),
      R => '0'
    );
\lane6_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(8),
      Q => \^_rgb_pixel_reg[2]_1\(6),
      R => '0'
    );
\lane6_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane6(9),
      Q => \^_rgb_pixel_reg[2]_1\(7),
      R => '0'
    );
\lane6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(0),
      Q => lane6(0),
      R => '0'
    );
\lane6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(10),
      Q => lane6(10),
      R => '0'
    );
\lane6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(11),
      Q => lane6(11),
      R => '0'
    );
\lane6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(12),
      Q => lane6(12),
      R => '0'
    );
\lane6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(13),
      Q => lane6(13),
      R => '0'
    );
\lane6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(14),
      Q => lane6(14),
      R => '0'
    );
\lane6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(15),
      Q => lane6(15),
      R => '0'
    );
\lane6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(16),
      Q => lane6(16),
      R => '0'
    );
\lane6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(17),
      Q => lane6(17),
      R => '0'
    );
\lane6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(18),
      Q => lane6(18),
      R => '0'
    );
\lane6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(19),
      Q => lane6(19),
      R => '0'
    );
\lane6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(1),
      Q => lane6(1),
      R => '0'
    );
\lane6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(20),
      Q => lane6(20),
      R => '0'
    );
\lane6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(2),
      Q => lane6(2),
      R => '0'
    );
\lane6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(3),
      Q => lane6(3),
      R => '0'
    );
\lane6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(4),
      Q => lane6(4),
      R => '0'
    );
\lane6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(5),
      Q => lane6(5),
      R => '0'
    );
\lane6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(6),
      Q => lane6(6),
      R => '0'
    );
\lane6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(7),
      Q => lane6(7),
      R => '0'
    );
\lane6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(8),
      Q => lane6(8),
      R => '0'
    );
\lane6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane6[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(9),
      Q => lane6(9),
      R => '0'
    );
\lane7[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \slv_reg3_reg[26]\(23),
      I1 => \slv_reg3_reg[26]\(21),
      I2 => \slv_reg3_reg[26]\(22),
      I3 => \slv_reg3_reg[26]\(26),
      I4 => \slv_reg3_reg[26]\(24),
      I5 => \slv_reg3_reg[26]\(25),
      O => \lane7[20]_i_1_n_0\
    );
\lane7_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(0),
      Q => \^q\(0),
      R => '0'
    );
\lane7_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(10),
      Q => \^q\(8),
      R => '0'
    );
\lane7_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(11),
      Q => \^q\(9),
      R => '0'
    );
\lane7_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(12),
      Q => \^q\(10),
      R => '0'
    );
\lane7_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(13),
      Q => \lane7_buff_reg_n_0_[13]\,
      R => '0'
    );
\lane7_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(14),
      Q => \lane7_buff_reg_n_0_[14]\,
      R => '0'
    );
\lane7_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(15),
      Q => \lane7_buff_reg_n_0_[15]\,
      R => '0'
    );
\lane7_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(16),
      Q => \lane7_buff_reg_n_0_[16]\,
      R => '0'
    );
\lane7_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(17),
      Q => \lane7_buff_reg_n_0_[17]\,
      R => '0'
    );
\lane7_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(18),
      Q => \lane7_buff_reg_n_0_[18]\,
      R => '0'
    );
\lane7_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(19),
      Q => \lane7_buff_reg_n_0_[19]\,
      R => '0'
    );
\lane7_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(1),
      Q => \^q\(1),
      R => '0'
    );
\lane7_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(20),
      Q => \lane7_buff_reg_n_0_[20]\,
      R => '0'
    );
\lane7_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(2),
      Q => \^q\(2),
      R => '0'
    );
\lane7_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(3),
      Q => \^q\(3),
      R => '0'
    );
\lane7_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(4),
      Q => \^q\(4),
      R => '0'
    );
\lane7_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(5),
      Q => \^q\(5),
      R => '0'
    );
\lane7_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(6),
      Q => \lane7_buff_reg_n_0_[6]\,
      R => '0'
    );
\lane7_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(7),
      Q => \lane7_buff_reg_n_0_[7]\,
      R => '0'
    );
\lane7_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(8),
      Q => \^q\(6),
      R => '0'
    );
\lane7_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => lane7(9),
      Q => \^q\(7),
      R => '0'
    );
\lane7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(0),
      Q => lane7(0),
      R => '0'
    );
\lane7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(10),
      Q => lane7(10),
      R => '0'
    );
\lane7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(11),
      Q => lane7(11),
      R => '0'
    );
\lane7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(12),
      Q => lane7(12),
      R => '0'
    );
\lane7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(13),
      Q => lane7(13),
      R => '0'
    );
\lane7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(14),
      Q => lane7(14),
      R => '0'
    );
\lane7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(15),
      Q => lane7(15),
      R => '0'
    );
\lane7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(16),
      Q => lane7(16),
      R => '0'
    );
\lane7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(17),
      Q => lane7(17),
      R => '0'
    );
\lane7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(18),
      Q => lane7(18),
      R => '0'
    );
\lane7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(19),
      Q => lane7(19),
      R => '0'
    );
\lane7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(1),
      Q => lane7(1),
      R => '0'
    );
\lane7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(20),
      Q => lane7(20),
      R => '0'
    );
\lane7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(2),
      Q => lane7(2),
      R => '0'
    );
\lane7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(3),
      Q => lane7(3),
      R => '0'
    );
\lane7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(4),
      Q => lane7(4),
      R => '0'
    );
\lane7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(5),
      Q => lane7(5),
      R => '0'
    );
\lane7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(6),
      Q => lane7(6),
      R => '0'
    );
\lane7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(7),
      Q => lane7(7),
      R => '0'
    );
\lane7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(8),
      Q => lane7(8),
      R => '0'
    );
\lane7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \lane7[20]_i_1_n_0\,
      D => \slv_reg3_reg[26]\(9),
      Q => lane7(9),
      R => '0'
    );
\nxt_pixel_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[0]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(0)
    );
\nxt_pixel_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBABA"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_2_n_0\,
      I1 => \nxt_pixel_reg[0]_i_3_n_0\,
      I2 => \nxt_pixel_reg[0]_i_4_n_0\,
      I3 => \nxt_pixel_reg[0]_i_5_n_0\,
      I4 => \nxt_pixel_reg[0]_i_6_n_0\,
      I5 => \nxt_pixel_reg[0]_i_7_n_0\,
      O => \nxt_pixel_reg[0]_i_1_n_0\
    );
\nxt_pixel_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFCFFFAFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[0]_i_36_n_0\,
      I1 => \vc_reg[3]_28\,
      I2 => \lane2_buff_reg_n_0_[12]\,
      I3 => nxt_pixel117_in,
      I4 => \^_rgb_pixel_reg[0]_0\(9),
      I5 => \^_rgb_pixel_reg[0]_0\(8),
      O => \nxt_pixel_reg[0]_i_13_n_0\
    );
\nxt_pixel_reg[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \lane2_buff_reg_n_0_[15]\,
      I1 => \lane2_buff_reg_n_0_[14]\,
      I2 => \lane2_buff_reg_n_0_[20]\,
      I3 => \lane2_buff_reg_n_0_[18]\,
      I4 => \nxt_pixel_reg[0]_i_38_n_0\,
      O => \nxt_pixel_reg[0]_i_14_n_0\
    );
\nxt_pixel_reg[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \lane6_buff_reg_n_0_[19]\,
      I1 => \lane6_buff_reg_n_0_[17]\,
      I2 => \lane6_buff_reg_n_0_[16]\,
      I3 => \lane6_buff_reg_n_0_[13]\,
      I4 => \nxt_pixel_reg[0]_i_45_n_0\,
      O => \nxt_pixel_reg[0]_i_17_n_0\
    );
\nxt_pixel_reg[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \lane7_buff_reg_n_0_[19]\,
      I1 => \lane7_buff_reg_n_0_[17]\,
      I2 => \lane7_buff_reg_n_0_[16]\,
      I3 => \lane7_buff_reg_n_0_[13]\,
      I4 => \nxt_pixel_reg[0]_i_49_n_0\,
      O => \nxt_pixel_reg[0]_i_19_n_0\
    );
\nxt_pixel_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA08AAAAAAAA"
    )
        port map (
      I0 => nxt_pixel120_in,
      I1 => \vc_reg[3]\,
      I2 => \^_rgb_pixel_reg[11]_0\(9),
      I3 => \lane0_buff_reg_n_0_[12]\,
      I4 => \lane0_buff_reg[10]_0\,
      I5 => \nxt_pixel_reg[11]_i_4_n_0\,
      O => \nxt_pixel_reg[0]_i_2_n_0\
    );
\nxt_pixel_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABBAB"
    )
        port map (
      I0 => nxt_pixel120_in,
      I1 => \nxt_pixel_reg[8]_i_23_n_0\,
      I2 => \vc_reg[3]_6\,
      I3 => \^_rgb_pixel_reg[0]_1\(9),
      I4 => \^_rgb_pixel_reg[0]_1\(10),
      I5 => \lane1_buff_reg[10]_1\,
      O => \nxt_pixel_reg[0]_i_3_n_0\
    );
\nxt_pixel_reg[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \lane2_buff_reg_n_0_[13]\,
      I1 => \lane2_buff_reg_n_0_[16]\,
      I2 => \lane2_buff_reg_n_0_[17]\,
      I3 => \lane2_buff_reg_n_0_[19]\,
      O => \nxt_pixel_reg[0]_i_38_n_0\
    );
\nxt_pixel_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555400055555555"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_7_n_0\,
      I1 => \^_rgb_pixel_reg[0]_0\(9),
      I2 => \^_rgb_pixel_reg[0]_0\(8),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_12_n_0\,
      I4 => \nxt_pixel_reg[0]_i_13_n_0\,
      I5 => \nxt_pixel_reg[0]_i_14_n_0\,
      O => \nxt_pixel_reg[0]_i_4_n_0\
    );
\nxt_pixel_reg[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \lane6_buff_reg_n_0_[18]\,
      I1 => \lane6_buff_reg_n_0_[20]\,
      I2 => \lane6_buff_reg_n_0_[14]\,
      I3 => \lane6_buff_reg_n_0_[15]\,
      O => \nxt_pixel_reg[0]_i_45_n_0\
    );
\nxt_pixel_reg[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \lane7_buff_reg_n_0_[18]\,
      I1 => \lane7_buff_reg_n_0_[20]\,
      I2 => \lane7_buff_reg_n_0_[14]\,
      I3 => \lane7_buff_reg_n_0_[15]\,
      O => \nxt_pixel_reg[0]_i_49_n_0\
    );
\nxt_pixel_reg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF2F2"
    )
        port map (
      I0 => \nxt_pixel_reg[2]_i_13_n_0\,
      I1 => \lane3_buff_reg[12]_0\,
      I2 => nxt_pixel114_in,
      I3 => \lane4_buff_reg[12]_0\,
      I4 => \nxt_pixel_reg[7]_i_11_n_0\,
      O => \nxt_pixel_reg[0]_i_5_n_0\
    );
\nxt_pixel_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEFFF0"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_17_n_0\,
      I1 => \lane6_buff_reg[10]_0\,
      I2 => \nxt_pixel_reg[0]_i_19_n_0\,
      I3 => \lane7_buff_reg[11]_0\,
      I4 => nxt_pixel1,
      I5 => nxt_pixel15_in,
      O => \nxt_pixel_reg[0]_i_6_n_0\
    );
\nxt_pixel_reg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEEEE"
    )
        port map (
      I0 => nxt_pixel111_in,
      I1 => nxt_pixel18_in,
      I2 => \nxt_pixel_reg[7]_i_6_n_0\,
      I3 => \lane5_buff_reg[12]_0\,
      I4 => nxt_pixel15_in,
      O => \nxt_pixel_reg[0]_i_7_n_0\
    );
\nxt_pixel_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[10]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(10)
    );
\nxt_pixel_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0FFFFAAAAAAAA"
    )
        port map (
      I0 => \nxt_pixel_reg[10]_i_2_n_0\,
      I1 => \sel__6\(2),
      I2 => \p_0_out_inferred__21/nxt_pixel_reg[10]_i_4_n_0\,
      I3 => \nxt_pixel_reg[10]_i_5_n_0\,
      I4 => \nxt_pixel_reg[11]_i_4_n_0\,
      I5 => nxt_pixel120_in,
      O => \nxt_pixel_reg[10]_i_1_n_0\
    );
\nxt_pixel_reg[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(1),
      I1 => \vc_reg[3]_36\(0),
      I2 => \^_rgb_pixel_reg[11]_0\(0),
      I3 => \vc_reg[0]_rep\,
      I4 => \vc_reg[3]_36\(1),
      I5 => \^_rgb_pixel_reg[11]_0\(2),
      O => \^_rgb_pixel_reg[10]_0\(1)
    );
\nxt_pixel_reg[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010001000"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_19_n_0\,
      I1 => \^q\(10),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \p_0_out_inferred__0/nxt_pixel_reg[10]_i_26_n_0\,
      I5 => \vc_reg[3]_37\(2),
      O => \nxt_pixel_reg[10]_i_15_n_0\
    );
\nxt_pixel_reg[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020002000"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_6_n_0\,
      I1 => \^_rgb_pixel_reg[4]_0\(10),
      I2 => \^_rgb_pixel_reg[4]_0\(8),
      I3 => \^_rgb_pixel_reg[4]_0\(9),
      I4 => \p_0_out_inferred__6/nxt_pixel_reg[10]_i_27_n_0\,
      I5 => \sel__1\(2),
      O => \nxt_pixel_reg[10]_i_16_n_0\
    );
\nxt_pixel_reg[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404040"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(10),
      I1 => \^_rgb_pixel_reg[2]_1\(8),
      I2 => \^_rgb_pixel_reg[2]_1\(9),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[10]_i_28_n_0\,
      I4 => \sel__0\(2),
      I5 => \nxt_pixel_reg[0]_i_17_n_0\,
      O => \nxt_pixel_reg[10]_i_17_n_0\
    );
\nxt_pixel_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555FF5D"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_7_n_0\,
      I1 => \nxt_pixel_reg[10]_i_6_n_0\,
      I2 => \nxt_pixel_reg[10]_i_7_n_0\,
      I3 => nxt_pixel111_in,
      I4 => \nxt_pixel_reg[10]_i_8_n_0\,
      I5 => \nxt_pixel_reg[10]_i_9_n_0\,
      O => \nxt_pixel_reg[10]_i_2_n_0\
    );
\nxt_pixel_reg[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404040"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(10),
      I1 => \^_rgb_pixel_reg[0]_1\(8),
      I2 => \^_rgb_pixel_reg[0]_1\(9),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[10]_i_38_n_0\,
      I4 => \sel__5\(2),
      I5 => \nxt_pixel_reg[8]_i_23_n_0\,
      O => \nxt_pixel_reg[10]_i_22_n_0\
    );
\nxt_pixel_reg[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(1),
      I1 => \vc_reg[3]_36\(0),
      I2 => \^_rgb_pixel_reg[3]_0\(0),
      I3 => \vc_reg[0]_rep\,
      I4 => \vc_reg[3]_36\(1),
      I5 => \^_rgb_pixel_reg[3]_0\(2),
      O => \^_rgb_pixel_reg[3]_1\(1)
    );
\nxt_pixel_reg[10]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(1),
      I1 => \vc_reg[3]_36\(0),
      I2 => \^_rgb_pixel_reg[1]_0\(0),
      I3 => \vc_reg[0]_rep\,
      I4 => \vc_reg[3]_36\(1),
      I5 => \^_rgb_pixel_reg[1]_0\(2),
      O => \^_rgb_pixel_reg[2]_5\(1)
    );
\nxt_pixel_reg[10]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => \vc_reg[3]_36\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(0),
      I3 => \vc_reg[0]_rep\,
      I4 => \vc_reg[3]_36\(1),
      I5 => \^_rgb_pixel_reg[0]_0\(2),
      O => \^_rgb_pixel_reg[0]_2\(1)
    );
\nxt_pixel_reg[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \lane0_buff_reg_n_0_[12]\,
      I1 => \^_rgb_pixel_reg[11]_0\(8),
      I2 => \^_rgb_pixel_reg[11]_0\(9),
      O => \nxt_pixel_reg[10]_i_5_n_0\
    );
\nxt_pixel_reg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFCCDFDCFFFCDFD"
    )
        port map (
      I0 => \nxt_pixel_reg[10]_i_15_n_0\,
      I1 => nxt_pixel18_in,
      I2 => nxt_pixel15_in,
      I3 => \nxt_pixel_reg[10]_i_16_n_0\,
      I4 => nxt_pixel1,
      I5 => \nxt_pixel_reg[10]_i_17_n_0\,
      O => \nxt_pixel_reg[10]_i_6_n_0\
    );
\nxt_pixel_reg[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020002000"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_12_n_0\,
      I1 => \^_rgb_pixel_reg[3]_0\(10),
      I2 => \^_rgb_pixel_reg[3]_0\(8),
      I3 => \^_rgb_pixel_reg[3]_0\(9),
      I4 => \p_0_out_inferred__9/nxt_pixel_reg[10]_i_18_n_0\,
      I5 => \sel__2\(2),
      O => \nxt_pixel_reg[10]_i_7_n_0\
    );
\nxt_pixel_reg[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020002000"
    )
        port map (
      I0 => \nxt_pixel_reg[2]_i_13_n_0\,
      I1 => \^_rgb_pixel_reg[1]_0\(10),
      I2 => \^_rgb_pixel_reg[1]_0\(8),
      I3 => \^_rgb_pixel_reg[1]_0\(9),
      I4 => \p_0_out_inferred__12/nxt_pixel_reg[10]_i_20_n_0\,
      I5 => \sel__3\(2),
      O => \nxt_pixel_reg[10]_i_8_n_0\
    );
\nxt_pixel_reg[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABFAAAAAAAA"
    )
        port map (
      I0 => \nxt_pixel_reg[10]_i_22_n_0\,
      I1 => \sel__4\(2),
      I2 => \p_0_out_inferred__15/nxt_pixel_reg[10]_i_24_n_0\,
      I3 => \nxt_pixel_reg[8]_i_26_n_0\,
      I4 => \lane2_buff_reg_n_0_[12]\,
      I5 => \nxt_pixel_reg[5]_i_9_n_0\,
      O => \nxt_pixel_reg[10]_i_9_n_0\
    );
\nxt_pixel_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[11]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(11)
    );
\nxt_pixel_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7F7F77F"
    )
        port map (
      I0 => nxt_pixel120_in,
      I1 => \nxt_pixel_reg[11]_i_4_n_0\,
      I2 => \lane0_buff_reg_n_0_[12]\,
      I3 => \^_rgb_pixel_reg[11]_0\(9),
      I4 => \^_rgb_pixel_reg[11]_0\(8),
      I5 => \nxt_pixel_reg[11]_i_5_n_0\,
      O => \nxt_pixel_reg[11]_i_1_n_0\
    );
\nxt_pixel_reg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nxt_pixel18_in,
      I1 => nxt_pixel111_in,
      O => \nxt_pixel_reg[11]_i_10_n_0\
    );
\nxt_pixel_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nxt_pixel_reg[11]_i_11_n_0\,
      CO(2) => \nxt_pixel_reg[11]_i_11_n_1\,
      CO(1) => \nxt_pixel_reg[11]_i_11_n_2\,
      CO(0) => \nxt_pixel_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \nxt_pixel_reg[11]_i_33_n_0\,
      DI(2 downto 0) => \vcountd_reg[5]_3\(2 downto 0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \nxt_pixel_reg[11]_i_37_n_0\,
      S(2) => \nxt_pixel_reg[11]_i_38_n_0\,
      S(1) => \nxt_pixel_reg[11]_i_39_n_0\,
      S(0) => \nxt_pixel_reg[11]_i_40_n_0\
    );
\nxt_pixel_reg[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[11]_0\(6),
      I3 => vcountd(7),
      O => \nxt_pixel_reg[11]_i_14_n_0\
    );
\nxt_pixel_reg[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \lane0_buff_reg_n_0_[13]\,
      I1 => \lane0_buff_reg_n_0_[16]\,
      I2 => \lane0_buff_reg_n_0_[17]\,
      I3 => \lane0_buff_reg_n_0_[19]\,
      O => \nxt_pixel_reg[11]_i_15_n_0\
    );
\nxt_pixel_reg[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_14_n_0\,
      I1 => \^_rgb_pixel_reg[0]_0\(9),
      I2 => \^_rgb_pixel_reg[0]_0\(8),
      I3 => \lane2_buff_reg_n_0_[12]\,
      O => \nxt_pixel_reg[11]_i_16_n_0\
    );
\nxt_pixel_reg[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEF"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_41_n_0\,
      I1 => \nxt_pixel_reg[11]_i_42_n_0\,
      I2 => \nxt_pixel_reg[3]_i_14_n_0\,
      I3 => nxt_pixel111_in,
      I4 => nxt_pixel18_in,
      I5 => \nxt_pixel_reg[3]_i_9_n_0\,
      O => \nxt_pixel_reg[11]_i_17_n_0\
    );
\nxt_pixel_reg[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0154"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_43_n_0\,
      I1 => \^_rgb_pixel_reg[0]_1\(9),
      I2 => \^_rgb_pixel_reg[0]_1\(8),
      I3 => \^_rgb_pixel_reg[0]_1\(10),
      O => \nxt_pixel_reg[11]_i_18_n_0\
    );
\nxt_pixel_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nxt_pixel_reg[11]_i_19_n_0\,
      CO(2) => \nxt_pixel_reg[11]_i_19_n_1\,
      CO(1) => \nxt_pixel_reg[11]_i_19_n_2\,
      CO(0) => \nxt_pixel_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \nxt_pixel_reg[11]_i_44_n_0\,
      DI(2 downto 0) => \vcountd_reg[5]_4\(2 downto 0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \nxt_pixel_reg[11]_i_48_n_0\,
      S(2) => \nxt_pixel_reg[11]_i_49_n_0\,
      S(1) => \nxt_pixel_reg[11]_i_50_n_0\,
      S(0) => \nxt_pixel_reg[11]_i_51_n_0\
    );
\nxt_pixel_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => nxt_pixel120_in,
      I1 => data0,
      I2 => \nxt_pixel_reg[11]_i_7_n_0\,
      I3 => nxt_pixel1,
      I4 => nxt_pixel15_in,
      I5 => \nxt_pixel_reg[11]_i_10_n_0\,
      O => \nxt_pixel_reg[11]_i_2_n_0\
    );
\nxt_pixel_reg[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => vcountd(8),
      I2 => \^q\(6),
      I3 => vcountd(7),
      O => \nxt_pixel_reg[11]_i_22_n_0\
    );
\nxt_pixel_reg[11]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nxt_pixel_reg[11]_i_23_n_0\,
      CO(2) => \nxt_pixel_reg[11]_i_23_n_1\,
      CO(1) => \nxt_pixel_reg[11]_i_23_n_2\,
      CO(0) => \nxt_pixel_reg[11]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \nxt_pixel_reg[11]_i_52_n_0\,
      DI(2) => \nxt_pixel_reg[11]_i_53_n_0\,
      DI(1) => \nxt_pixel_reg[11]_i_54_n_0\,
      DI(0) => \nxt_pixel_reg[11]_i_55_n_0\,
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \nxt_pixel_reg[11]_i_56_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
\nxt_pixel_reg[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[2]_1\(6),
      I3 => vcountd(7),
      O => \nxt_pixel_reg[11]_i_24_n_0\
    );
\nxt_pixel_reg[11]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nxt_pixel_reg[11]_i_27_n_0\,
      CO(2) => \nxt_pixel_reg[11]_i_27_n_1\,
      CO(1) => \nxt_pixel_reg[11]_i_27_n_2\,
      CO(0) => \nxt_pixel_reg[11]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \nxt_pixel_reg[11]_i_60_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \nxt_pixel_reg[11]_i_64_n_0\,
      S(2) => \nxt_pixel_reg[11]_i_65_n_0\,
      S(1) => \nxt_pixel_reg[11]_i_66_n_0\,
      S(0) => \nxt_pixel_reg[11]_i_67_n_0\
    );
\nxt_pixel_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_pixel_reg[11]_i_11_n_0\,
      CO(3 downto 2) => \NLW_nxt_pixel_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel120_in,
      CO(0) => \nxt_pixel_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_4\(0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_5\(0),
      S(0) => \nxt_pixel_reg[11]_i_14_n_0\
    );
\nxt_pixel_reg[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[4]_0\(6),
      I3 => vcountd(7),
      O => \nxt_pixel_reg[11]_i_30_n_0\
    );
\nxt_pixel_reg[11]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_pixel_reg[11]_i_68_n_0\,
      CO(3 downto 2) => \NLW_nxt_pixel_reg[11]_i_31_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel18_in,
      CO(0) => \nxt_pixel_reg[11]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_0\(0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_1\(0),
      S(0) => \nxt_pixel_reg[11]_i_71_n_0\
    );
\nxt_pixel_reg[11]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_pixel_reg[11]_i_72_n_0\,
      CO(3 downto 2) => \NLW_nxt_pixel_reg[11]_i_32_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel111_in,
      CO(0) => \nxt_pixel_reg[11]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_1\(0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_2\(0),
      S(0) => \nxt_pixel_reg[11]_i_75_n_0\
    );
\nxt_pixel_reg[11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \lane0_buff_reg_n_0_[7]\,
      I2 => \lane0_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_33_n_0\
    );
\nxt_pixel_reg[11]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \lane0_buff_reg_n_0_[7]\,
      I1 => vcountd(6),
      I2 => \lane0_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_37_n_0\
    );
\nxt_pixel_reg[11]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(5),
      I1 => vcountd(5),
      I2 => \^_rgb_pixel_reg[11]_0\(4),
      I3 => vcountd(4),
      O => \nxt_pixel_reg[11]_i_38_n_0\
    );
\nxt_pixel_reg[11]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(3),
      I1 => vcountd(3),
      I2 => \^_rgb_pixel_reg[11]_0\(2),
      I3 => vcountd(2),
      O => \nxt_pixel_reg[11]_i_39_n_0\
    );
\nxt_pixel_reg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \lane0_buff_reg_n_0_[15]\,
      I1 => \lane0_buff_reg_n_0_[14]\,
      I2 => \lane0_buff_reg_n_0_[20]\,
      I3 => \lane0_buff_reg_n_0_[18]\,
      I4 => \nxt_pixel_reg[11]_i_15_n_0\,
      O => \nxt_pixel_reg[11]_i_4_n_0\
    );
\nxt_pixel_reg[11]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(1),
      I1 => vcountd(1),
      I2 => \^_rgb_pixel_reg[11]_0\(0),
      I3 => vcountd(0),
      O => \nxt_pixel_reg[11]_i_40_n_0\
    );
\nxt_pixel_reg[11]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2228"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_11_n_0\,
      I1 => \^_rgb_pixel_reg[3]_0\(10),
      I2 => \^_rgb_pixel_reg[3]_0\(8),
      I3 => \^_rgb_pixel_reg[3]_0\(9),
      O => \nxt_pixel_reg[11]_i_41_n_0\
    );
\nxt_pixel_reg[11]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2228"
    )
        port map (
      I0 => \nxt_pixel_reg[2]_i_13_n_0\,
      I1 => \^_rgb_pixel_reg[1]_0\(10),
      I2 => \^_rgb_pixel_reg[1]_0\(8),
      I3 => \^_rgb_pixel_reg[1]_0\(9),
      O => \nxt_pixel_reg[11]_i_42_n_0\
    );
\nxt_pixel_reg[11]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \lane1_buff_reg_n_0_[15]\,
      I1 => \lane1_buff_reg_n_0_[14]\,
      I2 => \lane1_buff_reg_n_0_[20]\,
      I3 => \lane1_buff_reg_n_0_[18]\,
      I4 => \nxt_pixel_reg[11]_i_76_n_0\,
      O => \nxt_pixel_reg[11]_i_43_n_0\
    );
\nxt_pixel_reg[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \lane7_buff_reg_n_0_[7]\,
      I2 => \lane7_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_44_n_0\
    );
\nxt_pixel_reg[11]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \lane7_buff_reg_n_0_[7]\,
      I1 => vcountd(6),
      I2 => \lane7_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_48_n_0\
    );
\nxt_pixel_reg[11]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => vcountd(5),
      I2 => \^q\(4),
      I3 => vcountd(4),
      O => \nxt_pixel_reg[11]_i_49_n_0\
    );
\nxt_pixel_reg[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_16_n_0\,
      I1 => nxt_pixel114_in,
      I2 => \nxt_pixel_reg[11]_i_17_n_0\,
      I3 => nxt_pixel117_in,
      I4 => \nxt_pixel_reg[11]_i_18_n_0\,
      I5 => nxt_pixel120_in,
      O => \nxt_pixel_reg[11]_i_5_n_0\
    );
\nxt_pixel_reg[11]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => vcountd(3),
      I2 => \^q\(2),
      I3 => vcountd(2),
      O => \nxt_pixel_reg[11]_i_50_n_0\
    );
\nxt_pixel_reg[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => vcountd(1),
      I2 => \^q\(0),
      I3 => vcountd(0),
      O => \nxt_pixel_reg[11]_i_51_n_0\
    );
\nxt_pixel_reg[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_0_in(7),
      I1 => vcountd(6),
      I2 => p_0_in(6),
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_52_n_0\
    );
\nxt_pixel_reg[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(5),
      I1 => vcountd(5),
      I2 => \^_rgb_pixel_reg[2]_1\(4),
      I3 => vcountd(4),
      O => \nxt_pixel_reg[11]_i_53_n_0\
    );
\nxt_pixel_reg[11]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(3),
      I1 => vcountd(3),
      I2 => \^_rgb_pixel_reg[2]_1\(2),
      I3 => vcountd(2),
      O => \nxt_pixel_reg[11]_i_54_n_0\
    );
\nxt_pixel_reg[11]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(1),
      I1 => vcountd(1),
      I2 => \^_rgb_pixel_reg[2]_1\(0),
      I3 => vcountd(0),
      O => \nxt_pixel_reg[11]_i_55_n_0\
    );
\nxt_pixel_reg[11]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcountd(6),
      I1 => p_0_in(7),
      I2 => vcountd_1(0),
      I3 => p_0_in(6),
      O => \nxt_pixel_reg[11]_i_56_n_0\
    );
\nxt_pixel_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_pixel_reg[11]_i_19_n_0\,
      CO(3 downto 2) => \NLW_nxt_pixel_reg[11]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data0,
      CO(0) => \nxt_pixel_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_5\(0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_6\(0),
      S(0) => \nxt_pixel_reg[11]_i_22_n_0\
    );
\nxt_pixel_reg[11]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \lane5_buff_reg_n_0_[7]\,
      I2 => \lane5_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_60_n_0\
    );
\nxt_pixel_reg[11]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \lane5_buff_reg_n_0_[7]\,
      I1 => vcountd(6),
      I2 => \lane5_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_64_n_0\
    );
\nxt_pixel_reg[11]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(5),
      I1 => vcountd(5),
      I2 => \^_rgb_pixel_reg[4]_0\(4),
      I3 => vcountd(4),
      O => \nxt_pixel_reg[11]_i_65_n_0\
    );
\nxt_pixel_reg[11]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(3),
      I1 => vcountd(3),
      I2 => \^_rgb_pixel_reg[4]_0\(2),
      I3 => vcountd(2),
      O => \nxt_pixel_reg[11]_i_66_n_0\
    );
\nxt_pixel_reg[11]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(1),
      I1 => vcountd(1),
      I2 => \^_rgb_pixel_reg[4]_0\(0),
      I3 => vcountd(0),
      O => \nxt_pixel_reg[11]_i_67_n_0\
    );
\nxt_pixel_reg[11]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nxt_pixel_reg[11]_i_68_n_0\,
      CO(2) => \nxt_pixel_reg[11]_i_68_n_1\,
      CO(1) => \nxt_pixel_reg[11]_i_68_n_2\,
      CO(0) => \nxt_pixel_reg[11]_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \nxt_pixel_reg[11]_i_77_n_0\,
      DI(2 downto 0) => \vcountd_reg[5]\(2 downto 0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_68_O_UNCONNECTED\(3 downto 0),
      S(3) => \nxt_pixel_reg[11]_i_81_n_0\,
      S(2) => \nxt_pixel_reg[11]_i_82_n_0\,
      S(1) => \nxt_pixel_reg[11]_i_83_n_0\,
      S(0) => \nxt_pixel_reg[11]_i_84_n_0\
    );
\nxt_pixel_reg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nxt_pixel114_in,
      I1 => nxt_pixel117_in,
      O => \nxt_pixel_reg[11]_i_7_n_0\
    );
\nxt_pixel_reg[11]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[3]_0\(6),
      I3 => vcountd(7),
      O => \nxt_pixel_reg[11]_i_71_n_0\
    );
\nxt_pixel_reg[11]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nxt_pixel_reg[11]_i_72_n_0\,
      CO(2) => \nxt_pixel_reg[11]_i_72_n_1\,
      CO(1) => \nxt_pixel_reg[11]_i_72_n_2\,
      CO(0) => \nxt_pixel_reg[11]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \nxt_pixel_reg[11]_i_85_n_0\,
      DI(2 downto 0) => \vcountd_reg[5]_0\(2 downto 0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3) => \nxt_pixel_reg[11]_i_89_n_0\,
      S(2) => \nxt_pixel_reg[11]_i_90_n_0\,
      S(1) => \nxt_pixel_reg[11]_i_91_n_0\,
      S(0) => \nxt_pixel_reg[11]_i_92_n_0\
    );
\nxt_pixel_reg[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[1]_0\(6),
      I3 => vcountd(7),
      O => \nxt_pixel_reg[11]_i_75_n_0\
    );
\nxt_pixel_reg[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \lane1_buff_reg_n_0_[13]\,
      I1 => \lane1_buff_reg_n_0_[16]\,
      I2 => \lane1_buff_reg_n_0_[17]\,
      I3 => \lane1_buff_reg_n_0_[19]\,
      O => \nxt_pixel_reg[11]_i_76_n_0\
    );
\nxt_pixel_reg[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \lane4_buff_reg_n_0_[7]\,
      I2 => \lane4_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_77_n_0\
    );
\nxt_pixel_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_pixel_reg[11]_i_23_n_0\,
      CO(3 downto 2) => \NLW_nxt_pixel_reg[11]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel1,
      CO(0) => \nxt_pixel_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \nxt_pixel_reg[11]_i_24_n_0\,
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \vcountd_reg[10]\(1 downto 0)
    );
\nxt_pixel_reg[11]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \lane4_buff_reg_n_0_[7]\,
      I1 => vcountd(6),
      I2 => \lane4_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_81_n_0\
    );
\nxt_pixel_reg[11]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(5),
      I1 => vcountd(5),
      I2 => \^_rgb_pixel_reg[3]_0\(4),
      I3 => vcountd(4),
      O => \nxt_pixel_reg[11]_i_82_n_0\
    );
\nxt_pixel_reg[11]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(3),
      I1 => vcountd(3),
      I2 => \^_rgb_pixel_reg[3]_0\(2),
      I3 => vcountd(2),
      O => \nxt_pixel_reg[11]_i_83_n_0\
    );
\nxt_pixel_reg[11]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(1),
      I1 => vcountd(1),
      I2 => \^_rgb_pixel_reg[3]_0\(0),
      I3 => vcountd(0),
      O => \nxt_pixel_reg[11]_i_84_n_0\
    );
\nxt_pixel_reg[11]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \lane3_buff_reg_n_0_[7]\,
      I2 => \lane3_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_85_n_0\
    );
\nxt_pixel_reg[11]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \lane3_buff_reg_n_0_[7]\,
      I1 => vcountd(6),
      I2 => \lane3_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[11]_i_89_n_0\
    );
\nxt_pixel_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_pixel_reg[11]_i_27_n_0\,
      CO(3 downto 2) => \NLW_nxt_pixel_reg[11]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel15_in,
      CO(0) => \nxt_pixel_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]\(0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_0\(0),
      S(0) => \nxt_pixel_reg[11]_i_30_n_0\
    );
\nxt_pixel_reg[11]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(5),
      I1 => vcountd(5),
      I2 => \^_rgb_pixel_reg[1]_0\(4),
      I3 => vcountd(4),
      O => \nxt_pixel_reg[11]_i_90_n_0\
    );
\nxt_pixel_reg[11]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(3),
      I1 => vcountd(3),
      I2 => \^_rgb_pixel_reg[1]_0\(2),
      I3 => vcountd(2),
      O => \nxt_pixel_reg[11]_i_91_n_0\
    );
\nxt_pixel_reg[11]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(1),
      I1 => vcountd(1),
      I2 => \^_rgb_pixel_reg[1]_0\(0),
      I3 => vcountd(0),
      O => \nxt_pixel_reg[11]_i_92_n_0\
    );
\nxt_pixel_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[1]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(1)
    );
\nxt_pixel_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \nxt_pixel_reg[1]_i_2_n_0\,
      I1 => \nxt_pixel_reg[1]_i_3_n_0\,
      O => \nxt_pixel_reg[1]_i_1_n_0\,
      S => nxt_pixel120_in
    );
\nxt_pixel_reg[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015001555"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_17_n_0\,
      I1 => \^_rgb_pixel_reg[2]_1\(9),
      I2 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_41_n_0\,
      I3 => \^_rgb_pixel_reg[2]_1\(8),
      I4 => \hc_reg[0]_4\,
      I5 => \nxt_pixel_reg[1]_i_31_n_0\,
      O => \nxt_pixel_reg[1]_i_12_n_0\
    );
\nxt_pixel_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010001010100"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_19_n_0\,
      I1 => \nxt_pixel_reg[1]_i_32_n_0\,
      I2 => \hc_reg[3]_rep_0\,
      I3 => \^q\(9),
      I4 => \^q\(8),
      I5 => p_0_out(2),
      O => \nxt_pixel_reg[1]_i_13_n_0\
    );
\nxt_pixel_reg[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022000002220"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_6_n_0\,
      I1 => \^_rgb_pixel_reg[4]_0\(10),
      I2 => \^_rgb_pixel_reg[4]_0\(8),
      I3 => \^_rgb_pixel_reg[4]_0\(9),
      I4 => \nxt_pixel_reg[1]_i_34_n_0\,
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_44_n_0\,
      O => \nxt_pixel_reg[1]_i_14_n_0\
    );
\nxt_pixel_reg[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(10),
      I1 => \^_rgb_pixel_reg[3]_0\(9),
      I2 => \vc_reg[3]_21\,
      O => \nxt_pixel_reg[1]_i_15_n_0\
    );
\nxt_pixel_reg[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111311"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(9),
      I1 => \^_rgb_pixel_reg[3]_0\(8),
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \p_0_out_inferred__10/nxt_pixel_reg[1]_i_36_n_0\,
      I4 => \hc_reg[4]\(0),
      O => \nxt_pixel_reg[1]_i_16_n_0\
    );
\nxt_pixel_reg[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001111111"
    )
        port map (
      I0 => \nxt_pixel_reg[1]_i_42_n_0\,
      I1 => \nxt_pixel_reg[1]_i_43_n_0\,
      I2 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_46_n_0\,
      I3 => \^_rgb_pixel_reg[0]_0\(8),
      I4 => \^_rgb_pixel_reg[0]_0\(9),
      I5 => \nxt_pixel_reg[8]_i_25_n_0\,
      O => \nxt_pixel_reg[1]_i_19_n_0\
    );
\nxt_pixel_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5D5DFD5"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_7_n_0\,
      I1 => \nxt_pixel_reg[1]_i_4_n_0\,
      I2 => nxt_pixel111_in,
      I3 => \nxt_pixel_reg[1]_i_5_n_0\,
      I4 => \nxt_pixel_reg[1]_i_6_n_0\,
      I5 => \nxt_pixel_reg[1]_i_7_n_0\,
      O => \nxt_pixel_reg[1]_i_2_n_0\
    );
\nxt_pixel_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFDFD"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_4_n_0\,
      I1 => \lane0_buff_reg[10]_1\,
      I2 => \lane0_buff_reg_n_0_[12]\,
      I3 => \^_rgb_pixel_reg[11]_0\(9),
      I4 => \vc_reg[3]_0\,
      O => \nxt_pixel_reg[1]_i_3_n_0\
    );
\nxt_pixel_reg[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(10),
      I1 => \^_rgb_pixel_reg[2]_1\(9),
      I2 => \vc_reg[3]_15\,
      O => \nxt_pixel_reg[1]_i_31_n_0\
    );
\nxt_pixel_reg[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \vc_reg[3]_8\,
      O => \nxt_pixel_reg[1]_i_32_n_0\
    );
\nxt_pixel_reg[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(9),
      I1 => \vc_reg[3]_18\,
      I2 => \^_rgb_pixel_reg[4]_0\(8),
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \p_0_out_inferred__7/nxt_pixel_reg[1]_i_67_n_0\,
      I5 => \hc_reg[4]\(0),
      O => \nxt_pixel_reg[1]_i_34_n_0\
    );
\nxt_pixel_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_54_n_0\,
      I1 => \lane3_buff_reg[10]_0\,
      I2 => \^_rgb_pixel_reg[1]_0\(10),
      I3 => \^_rgb_pixel_reg[1]_0\(9),
      I4 => \vc_reg[3]_4\,
      O => \nxt_pixel_reg[1]_i_4_n_0\
    );
\nxt_pixel_reg[1]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105555"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[4]_1\,
      I2 => \p_0_out_inferred__16/nxt_pixel_reg[1]_i_82_n_0\,
      I3 => \hc_reg[4]\(0),
      I4 => \^_rgb_pixel_reg[0]_0\(9),
      O => \nxt_pixel_reg[1]_i_42_n_0\
    );
\nxt_pixel_reg[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => nxt_pixel117_in,
      I1 => \lane2_buff_reg_n_0_[12]\,
      I2 => \^_rgb_pixel_reg[0]_0\(9),
      I3 => \vc_reg[3]_29\,
      O => \nxt_pixel_reg[1]_i_43_n_0\
    );
\nxt_pixel_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCCCDCFFDFCFDFF"
    )
        port map (
      I0 => \nxt_pixel_reg[1]_i_12_n_0\,
      I1 => nxt_pixel18_in,
      I2 => nxt_pixel15_in,
      I3 => nxt_pixel1,
      I4 => \nxt_pixel_reg[1]_i_13_n_0\,
      I5 => \nxt_pixel_reg[1]_i_14_n_0\,
      O => \nxt_pixel_reg[1]_i_5_n_0\
    );
\nxt_pixel_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002020202020202"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_12_n_0\,
      I1 => \nxt_pixel_reg[1]_i_15_n_0\,
      I2 => \nxt_pixel_reg[1]_i_16_n_0\,
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_38_n_0\,
      I4 => \^_rgb_pixel_reg[3]_0\(8),
      I5 => \^_rgb_pixel_reg[3]_0\(9),
      O => \nxt_pixel_reg[1]_i_6_n_0\
    );
\nxt_pixel_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000051"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_23_n_0\,
      I1 => \vc_reg[3]_1\,
      I2 => \^_rgb_pixel_reg[0]_1\(9),
      I3 => \^_rgb_pixel_reg[0]_1\(10),
      I4 => \lane1_buff_reg[10]_0\,
      I5 => \nxt_pixel_reg[1]_i_19_n_0\,
      O => \nxt_pixel_reg[1]_i_7_n_0\
    );
\nxt_pixel_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[2]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(2)
    );
\nxt_pixel_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474744474444"
    )
        port map (
      I0 => \nxt_pixel_reg[2]_i_2_n_0\,
      I1 => nxt_pixel120_in,
      I2 => \nxt_pixel_reg[2]_i_3_n_0\,
      I3 => \nxt_pixel_reg[2]_i_4_n_0\,
      I4 => \nxt_pixel_reg[2]_i_5_n_0\,
      I5 => \nxt_pixel_reg[2]_i_6_n_0\,
      O => \nxt_pixel_reg[2]_i_1_n_0\
    );
\nxt_pixel_reg[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDCD"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(8),
      I1 => \^_rgb_pixel_reg[1]_0\(10),
      I2 => \^_rgb_pixel_reg[1]_0\(9),
      I3 => \p_0_out_inferred__13/nxt_pixel_reg[2]_i_35_n_0\,
      O => \nxt_pixel_reg[2]_i_12_n_0\
    );
\nxt_pixel_reg[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \lane3_buff_reg_n_0_[14]\,
      I1 => nxt_pixel111_in,
      I2 => \lane3_buff_reg_n_0_[20]\,
      I3 => \nxt_pixel_reg[2]_i_36_n_0\,
      O => \nxt_pixel_reg[2]_i_13_n_0\
    );
\nxt_pixel_reg[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008020808080A08"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_12_n_0\,
      I1 => \^_rgb_pixel_reg[3]_0\(8),
      I2 => \^_rgb_pixel_reg[3]_0\(10),
      I3 => \^_rgb_pixel_reg[3]_0\(9),
      I4 => \p_0_out_inferred__10/nxt_pixel_reg[2]_i_37_n_0\,
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_38_n_0\,
      O => \nxt_pixel_reg[2]_i_14_n_0\
    );
\nxt_pixel_reg[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002AAA"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_31_n_0\,
      I1 => \^q\(9),
      I2 => p_0_out(2),
      I3 => \^q\(8),
      I4 => \hc_reg[3]_rep\,
      I5 => \^q\(10),
      O => \nxt_pixel_reg[2]_i_15_n_0\
    );
\nxt_pixel_reg[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAFFEAAA"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_36_n_0\,
      I1 => \^_rgb_pixel_reg[2]_1\(9),
      I2 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_41_n_0\,
      I3 => \^_rgb_pixel_reg[2]_1\(8),
      I4 => \hc_reg[0]_3\,
      I5 => \^_rgb_pixel_reg[2]_1\(10),
      O => \nxt_pixel_reg[2]_i_16_n_0\
    );
\nxt_pixel_reg[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFBAAAAAAAA"
    )
        port map (
      I0 => nxt_pixel18_in,
      I1 => \nxt_pixel_reg[7]_i_6_n_0\,
      I2 => \nxt_pixel_reg[2]_i_43_n_0\,
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_44_n_0\,
      I4 => \nxt_pixel_reg[2]_i_45_n_0\,
      I5 => nxt_pixel15_in,
      O => \nxt_pixel_reg[2]_i_17_n_0\
    );
\nxt_pixel_reg[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002AAA"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_14_n_0\,
      I1 => \^_rgb_pixel_reg[0]_0\(9),
      I2 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_46_n_0\,
      I3 => \^_rgb_pixel_reg[0]_0\(8),
      I4 => \hc_reg[0]_0\,
      I5 => \lane2_buff_reg_n_0_[12]\,
      O => \nxt_pixel_reg[2]_i_18_n_0\
    );
\nxt_pixel_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A002AAA"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_4_n_0\,
      I1 => \^_rgb_pixel_reg[11]_0\(9),
      I2 => \^_rgb_pixel_reg[2]_0\,
      I3 => \^_rgb_pixel_reg[11]_0\(8),
      I4 => \hc_reg[0]\,
      I5 => \lane0_buff_reg_n_0_[12]\,
      O => \nxt_pixel_reg[2]_i_2_n_0\
    );
\nxt_pixel_reg[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(1),
      I1 => \vc_reg[3]_36\(0),
      I2 => \^_rgb_pixel_reg[0]_1\(0),
      I3 => \vc_reg[0]_rep\,
      I4 => \vc_reg[3]_36\(1),
      I5 => \^_rgb_pixel_reg[0]_1\(2),
      O => \^_rgb_pixel_reg[2]_4\(1)
    );
\nxt_pixel_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000707F"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(9),
      I1 => \^_rgb_pixel_reg[2]_3\,
      I2 => \^_rgb_pixel_reg[0]_1\(8),
      I3 => \hc_reg[0]_6\,
      I4 => \^_rgb_pixel_reg[0]_1\(10),
      I5 => \nxt_pixel_reg[8]_i_23_n_0\,
      O => \nxt_pixel_reg[2]_i_3_n_0\
    );
\nxt_pixel_reg[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \lane3_buff_reg_n_0_[18]\,
      I1 => \lane3_buff_reg_n_0_[13]\,
      I2 => \lane3_buff_reg_n_0_[15]\,
      I3 => \lane3_buff_reg_n_0_[17]\,
      I4 => \lane3_buff_reg_n_0_[16]\,
      I5 => \lane3_buff_reg_n_0_[19]\,
      O => \nxt_pixel_reg[2]_i_36_n_0\
    );
\nxt_pixel_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFFFAAAAAAAA"
    )
        port map (
      I0 => nxt_pixel114_in,
      I1 => \^_rgb_pixel_reg[1]_0\(9),
      I2 => \^_rgb_pixel_reg[1]_0\(8),
      I3 => \^_rgb_pixel_reg[2]_2\,
      I4 => \nxt_pixel_reg[2]_i_12_n_0\,
      I5 => \nxt_pixel_reg[2]_i_13_n_0\,
      O => \nxt_pixel_reg[2]_i_4_n_0\
    );
\nxt_pixel_reg[2]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFCD"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(9),
      I1 => \^_rgb_pixel_reg[4]_0\(10),
      I2 => \^_rgb_pixel_reg[4]_0\(8),
      I3 => \p_0_out_inferred__7/nxt_pixel_reg[2]_i_99_n_0\,
      O => \nxt_pixel_reg[2]_i_43_n_0\
    );
\nxt_pixel_reg[2]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(9),
      I1 => \^_rgb_pixel_reg[4]_0\(8),
      O => \nxt_pixel_reg[2]_i_45_n_0\
    );
\nxt_pixel_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBAAABAAAA"
    )
        port map (
      I0 => nxt_pixel111_in,
      I1 => \nxt_pixel_reg[2]_i_14_n_0\,
      I2 => nxt_pixel15_in,
      I3 => \nxt_pixel_reg[2]_i_15_n_0\,
      I4 => \nxt_pixel_reg[2]_i_16_n_0\,
      I5 => \nxt_pixel_reg[2]_i_17_n_0\,
      O => \nxt_pixel_reg[2]_i_5_n_0\
    );
\nxt_pixel_reg[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => nxt_pixel117_in,
      I1 => \nxt_pixel_reg[2]_i_18_n_0\,
      I2 => nxt_pixel114_in,
      O => \nxt_pixel_reg[2]_i_6_n_0\
    );
\nxt_pixel_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[3]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(3)
    );
\nxt_pixel_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA000088A8"
    )
        port map (
      I0 => \nxt_pixel_reg[3]_i_2_n_0\,
      I1 => \nxt_pixel_reg[3]_i_3_n_0\,
      I2 => \nxt_pixel_reg[3]_i_4_n_0\,
      I3 => \nxt_pixel_reg[3]_i_5_n_0\,
      I4 => \nxt_pixel_reg[3]_i_6_n_0\,
      I5 => nxt_pixel120_in,
      O => \nxt_pixel_reg[3]_i_1_n_0\
    );
\nxt_pixel_reg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \nxt_pixel_reg[3]_i_10_n_0\
    );
\nxt_pixel_reg[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nxt_pixel1,
      I1 => nxt_pixel15_in,
      O => \nxt_pixel_reg[3]_i_12_n_0\
    );
\nxt_pixel_reg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(9),
      I1 => \^_rgb_pixel_reg[2]_1\(8),
      I2 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_34_n_0\,
      I3 => nxt_pixel15_in,
      I4 => nxt_pixel1,
      I5 => \nxt_pixel_reg[3]_i_35_n_0\,
      O => \nxt_pixel_reg[3]_i_13_n_0\
    );
\nxt_pixel_reg[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFE100000000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(9),
      I1 => \^_rgb_pixel_reg[2]_1\(8),
      I2 => \^_rgb_pixel_reg[2]_1\(10),
      I3 => \nxt_pixel_reg[0]_i_17_n_0\,
      I4 => nxt_pixel15_in,
      I5 => nxt_pixel1,
      O => \nxt_pixel_reg[3]_i_14_n_0\
    );
\nxt_pixel_reg[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAAAABFFAAAAA"
    )
        port map (
      I0 => nxt_pixel114_in,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_36_n_0\,
      I2 => \^_rgb_pixel_reg[1]_0\(8),
      I3 => \^_rgb_pixel_reg[1]_0\(9),
      I4 => \nxt_pixel_reg[2]_i_13_n_0\,
      I5 => \^_rgb_pixel_reg[1]_0\(10),
      O => \nxt_pixel_reg[3]_i_15_n_0\
    );
\nxt_pixel_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7F77FF7F7F77F"
    )
        port map (
      I0 => nxt_pixel120_in,
      I1 => \nxt_pixel_reg[11]_i_4_n_0\,
      I2 => \lane0_buff_reg_n_0_[12]\,
      I3 => \^_rgb_pixel_reg[11]_0\(9),
      I4 => \^_rgb_pixel_reg[11]_0\(8),
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_7_n_0\,
      O => \nxt_pixel_reg[3]_i_2_n_0\
    );
\nxt_pixel_reg[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2228"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_6_n_0\,
      I1 => \^_rgb_pixel_reg[4]_0\(10),
      I2 => \^_rgb_pixel_reg[4]_0\(8),
      I3 => \^_rgb_pixel_reg[4]_0\(9),
      O => \nxt_pixel_reg[3]_i_26_n_0\
    );
\nxt_pixel_reg[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \nxt_pixel_reg[3]_i_27_n_0\
    );
\nxt_pixel_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCCCCCEEEEEEEE"
    )
        port map (
      I0 => nxt_pixel114_in,
      I1 => nxt_pixel117_in,
      I2 => \^_rgb_pixel_reg[0]_0\(9),
      I3 => \^_rgb_pixel_reg[0]_0\(8),
      I4 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_8_n_0\,
      I5 => \nxt_pixel_reg[11]_i_16_n_0\,
      O => \nxt_pixel_reg[3]_i_3_n_0\
    );
\nxt_pixel_reg[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => nxt_pixel111_in,
      I1 => nxt_pixel18_in,
      I2 => \^_rgb_pixel_reg[4]_0\(9),
      I3 => \^_rgb_pixel_reg[4]_0\(8),
      I4 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_82_n_0\,
      I5 => nxt_pixel15_in,
      O => \nxt_pixel_reg[3]_i_35_n_0\
    );
\nxt_pixel_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \nxt_pixel_reg[3]_i_9_n_0\,
      I1 => \nxt_pixel_reg[3]_i_10_n_0\,
      I2 => p_0_out(3),
      I3 => \nxt_pixel_reg[3]_i_12_n_0\,
      I4 => \nxt_pixel_reg[3]_i_13_n_0\,
      I5 => \nxt_pixel_reg[3]_i_14_n_0\,
      O => \nxt_pixel_reg[3]_i_4_n_0\
    );
\nxt_pixel_reg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAAAABFFAAAAA"
    )
        port map (
      I0 => \nxt_pixel_reg[3]_i_15_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_16_n_0\,
      I2 => \^_rgb_pixel_reg[3]_0\(8),
      I3 => \^_rgb_pixel_reg[3]_0\(9),
      I4 => \nxt_pixel_reg[7]_i_11_n_0\,
      I5 => \^_rgb_pixel_reg[3]_0\(10),
      O => \nxt_pixel_reg[3]_i_5_n_0\
    );
\nxt_pixel_reg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_18_n_0\,
      I1 => nxt_pixel117_in,
      I2 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_17_n_0\,
      I3 => \^_rgb_pixel_reg[0]_1\(8),
      I4 => \^_rgb_pixel_reg[0]_1\(9),
      O => \nxt_pixel_reg[3]_i_6_n_0\
    );
\nxt_pixel_reg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555550000FF3C"
    )
        port map (
      I0 => \nxt_pixel_reg[3]_i_26_n_0\,
      I1 => \^q\(10),
      I2 => \nxt_pixel_reg[3]_i_27_n_0\,
      I3 => \nxt_pixel_reg[0]_i_19_n_0\,
      I4 => nxt_pixel1,
      I5 => nxt_pixel15_in,
      O => \nxt_pixel_reg[3]_i_9_n_0\
    );
\nxt_pixel_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[4]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(4)
    );
\nxt_pixel_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFA2"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_7_n_0\,
      I1 => \nxt_pixel_reg[4]_i_2_n_0\,
      I2 => \nxt_pixel_reg[4]_i_3_n_0\,
      I3 => \nxt_pixel_reg[4]_i_4_n_0\,
      I4 => nxt_pixel120_in,
      I5 => \nxt_pixel_reg[4]_i_5_n_0\,
      O => \nxt_pixel_reg[4]_i_1_n_0\
    );
\nxt_pixel_reg[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(9),
      I1 => \^_rgb_pixel_reg[1]_0\(8),
      I2 => \^_rgb_pixel_reg[1]_0\(10),
      I3 => \nxt_pixel_reg[2]_i_13_n_0\,
      O => \nxt_pixel_reg[4]_i_11_n_0\
    );
\nxt_pixel_reg[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888AAA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(8),
      I1 => \^_rgb_pixel_reg[3]_0\(10),
      I2 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_31_n_0\,
      I3 => \^_rgb_pixel_reg[3]_0\(9),
      I4 => \vc_reg[3]_2\,
      O => \nxt_pixel_reg[4]_i_12_n_0\
    );
\nxt_pixel_reg[4]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \^sel_0\(0),
      I1 => \^q\(3),
      I2 => \vc_reg[3]_36\(2),
      I3 => \vc_reg[2]\,
      O => \nxt_pixel_reg[4]_i_124_n_0\
    );
\nxt_pixel_reg[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(9),
      I1 => \^_rgb_pixel_reg[3]_0\(8),
      I2 => \^_rgb_pixel_reg[3]_0\(10),
      I3 => \nxt_pixel_reg[7]_i_11_n_0\,
      O => \nxt_pixel_reg[4]_i_14_n_0\
    );
\nxt_pixel_reg[4]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \nxt_pixel_reg[4]_i_35_n_0\,
      I1 => \nxt_pixel_reg[4]_i_36_n_0\,
      O => \nxt_pixel_reg[4]_i_15_n_0\,
      S => \^_rgb_pixel_reg[0]_0\(8)
    );
\nxt_pixel_reg[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF8080000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_4\(0),
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_37_n_0\,
      I2 => \hc_reg[4]\(0),
      I3 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_38_n_0\,
      I4 => \^_rgb_pixel_reg[0]_1\(9),
      I5 => \^_rgb_pixel_reg[0]_1\(10),
      O => \nxt_pixel_reg[4]_i_16_n_0\
    );
\nxt_pixel_reg[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(10),
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_39_n_0\,
      I2 => \^_rgb_pixel_reg[0]_1\(9),
      I3 => \vc_reg[3]_39\,
      I4 => \^_rgb_pixel_reg[0]_1\(8),
      O => \nxt_pixel_reg[4]_i_17_n_0\
    );
\nxt_pixel_reg[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_4_n_0\,
      I1 => nxt_pixel120_in,
      O => \nxt_pixel_reg[4]_i_18_n_0\
    );
\nxt_pixel_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_10_n_0\,
      I1 => \nxt_pixel_reg[4]_i_6_n_0\,
      I2 => nxt_pixel1,
      I3 => \nxt_pixel_reg[4]_i_7_n_0\,
      I4 => nxt_pixel15_in,
      I5 => \nxt_pixel_reg[4]_i_8_n_0\,
      O => \nxt_pixel_reg[4]_i_2_n_0\
    );
\nxt_pixel_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_9_n_0\,
      I1 => \hc_reg[0]_1\,
      I2 => \nxt_pixel_reg[4]_i_11_n_0\,
      I3 => \nxt_pixel_reg[4]_i_12_n_0\,
      I4 => \hc_reg[0]_2\,
      I5 => \nxt_pixel_reg[4]_i_14_n_0\,
      O => \nxt_pixel_reg[4]_i_3_n_0\
    );
\nxt_pixel_reg[4]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000007F7FFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_89_n_0\,
      I2 => \hc_reg[4]\(0),
      I3 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_90_n_0\,
      I4 => \^_rgb_pixel_reg[0]_0\(9),
      I5 => \lane2_buff_reg_n_0_[12]\,
      O => \nxt_pixel_reg[4]_i_35_n_0\
    );
\nxt_pixel_reg[4]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \lane2_buff_reg_n_0_[12]\,
      I1 => \vc_reg[3]_38\,
      I2 => \^_rgb_pixel_reg[0]_0\(9),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_92_n_0\,
      O => \nxt_pixel_reg[4]_i_36_n_0\
    );
\nxt_pixel_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444444"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_15_n_0\,
      I1 => \nxt_pixel_reg[5]_i_9_n_0\,
      I2 => \nxt_pixel_reg[8]_i_23_n_0\,
      I3 => \nxt_pixel_reg[4]_i_16_n_0\,
      I4 => \^_rgb_pixel_reg[0]_1\(8),
      I5 => \nxt_pixel_reg[4]_i_17_n_0\,
      O => \nxt_pixel_reg[4]_i_4_n_0\
    );
\nxt_pixel_reg[4]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \vc_reg[3]_36\(0),
      I2 => \^q\(0),
      I3 => \vc_reg[0]_rep\,
      I4 => \vc_reg[3]_36\(1),
      I5 => \^q\(2),
      O => \^sel_0\(1)
    );
\nxt_pixel_reg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A02080028202820"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_18_n_0\,
      I1 => \^_rgb_pixel_reg[11]_0\(8),
      I2 => \lane0_buff_reg_n_0_[12]\,
      I3 => \lane0_buff_reg[11]_0\,
      I4 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_20_n_0\,
      I5 => \^_rgb_pixel_reg[11]_0\(9),
      O => \nxt_pixel_reg[4]_i_5_n_0\
    );
\nxt_pixel_reg[4]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(1),
      I1 => \vc_reg[3]_36\(0),
      I2 => \^_rgb_pixel_reg[2]_1\(0),
      I3 => \vc_reg[0]_rep\,
      I4 => \vc_reg[3]_36\(1),
      I5 => \^_rgb_pixel_reg[2]_1\(2),
      O => \^_rgb_pixel_reg[4]_2\(1)
    );
\nxt_pixel_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEBFBFFFFEBFB"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_19_n_0\,
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_21_n_0\,
      I4 => \^q\(8),
      I5 => \lane7_buff_reg[11]_1\,
      O => \nxt_pixel_reg[4]_i_6_n_0\
    );
\nxt_pixel_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEBFBFFFFEBFB"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_17_n_0\,
      I1 => \^_rgb_pixel_reg[2]_1\(10),
      I2 => \^_rgb_pixel_reg[2]_1\(9),
      I3 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_23_n_0\,
      I4 => \^_rgb_pixel_reg[2]_1\(8),
      I5 => \lane6_buff_reg[11]_0\,
      O => \nxt_pixel_reg[4]_i_7_n_0\
    );
\nxt_pixel_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9DFF9DFFFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(10),
      I1 => \^_rgb_pixel_reg[4]_0\(9),
      I2 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_25_n_0\,
      I3 => \^_rgb_pixel_reg[4]_0\(8),
      I4 => \lane5_buff_reg[11]_0\,
      I5 => \nxt_pixel_reg[7]_i_6_n_0\,
      O => \nxt_pixel_reg[4]_i_8_n_0\
    );
\nxt_pixel_reg[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888AAA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(8),
      I1 => \^_rgb_pixel_reg[1]_0\(10),
      I2 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_27_n_0\,
      I3 => \^_rgb_pixel_reg[1]_0\(9),
      I4 => \vc_reg[3]_5\,
      O => \nxt_pixel_reg[4]_i_9_n_0\
    );
\nxt_pixel_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[5]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(5)
    );
\nxt_pixel_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000FDFDFDFD"
    )
        port map (
      I0 => \nxt_pixel_reg[5]_i_2_n_0\,
      I1 => \nxt_pixel_reg[5]_i_3_n_0\,
      I2 => \nxt_pixel_reg[5]_i_4_n_0\,
      I3 => \nxt_pixel_reg[5]_i_5_n_0\,
      I4 => \nxt_pixel_reg[11]_i_4_n_0\,
      I5 => nxt_pixel120_in,
      O => \nxt_pixel_reg[5]_i_1_n_0\
    );
\nxt_pixel_reg[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD7FFDFFFD5DFDDD"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_31_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(10),
      I4 => p_0_out(5),
      I5 => \lane7_buff_reg[10]_0\,
      O => \nxt_pixel_reg[5]_i_18_n_0\
    );
\nxt_pixel_reg[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018101D15"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(9),
      I1 => \^_rgb_pixel_reg[2]_1\(8),
      I2 => \^_rgb_pixel_reg[2]_1\(10),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_51_n_0\,
      I4 => \lane6_buff_reg[10]_1\,
      I5 => \nxt_pixel_reg[9]_i_36_n_0\,
      O => \nxt_pixel_reg[5]_i_19_n_0\
    );
\nxt_pixel_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111110FFFFFFFF"
    )
        port map (
      I0 => \nxt_pixel_reg[5]_i_6_n_0\,
      I1 => \nxt_pixel_reg[5]_i_7_n_0\,
      I2 => nxt_pixel111_in,
      I3 => nxt_pixel18_in,
      I4 => \nxt_pixel_reg[5]_i_8_n_0\,
      I5 => \nxt_pixel_reg[11]_i_7_n_0\,
      O => \nxt_pixel_reg[5]_i_2_n_0\
    );
\nxt_pixel_reg[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFF30F"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_52_n_0\,
      I1 => \vc_reg[3]_3\,
      I2 => \^_rgb_pixel_reg[4]_0\(10),
      I3 => \^_rgb_pixel_reg[4]_0\(8),
      I4 => \^_rgb_pixel_reg[4]_0\(9),
      O => \nxt_pixel_reg[5]_i_20_n_0\
    );
\nxt_pixel_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A80A0800080A08"
    )
        port map (
      I0 => \nxt_pixel_reg[5]_i_9_n_0\,
      I1 => \lane2_buff_reg[10]_0\,
      I2 => \^_rgb_pixel_reg[0]_0\(9),
      I3 => \lane2_buff_reg_n_0_[12]\,
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_11_n_0\,
      O => \nxt_pixel_reg[5]_i_3_n_0\
    );
\nxt_pixel_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001D151810"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(9),
      I1 => \^_rgb_pixel_reg[0]_1\(8),
      I2 => \^_rgb_pixel_reg[0]_1\(10),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_12_n_0\,
      I4 => \lane1_buff_reg[10]_2\,
      I5 => \nxt_pixel_reg[8]_i_23_n_0\,
      O => \nxt_pixel_reg[5]_i_4_n_0\
    );
\nxt_pixel_reg[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF035F5"
    )
        port map (
      I0 => \lane0_buff_reg[10]_2\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_14_n_0\,
      I2 => \^_rgb_pixel_reg[11]_0\(9),
      I3 => \^_rgb_pixel_reg[11]_0\(8),
      I4 => \lane0_buff_reg_n_0_[12]\,
      O => \nxt_pixel_reg[5]_i_5_n_0\
    );
\nxt_pixel_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A002A20080008"
    )
        port map (
      I0 => \nxt_pixel_reg[2]_i_13_n_0\,
      I1 => \^_rgb_pixel_reg[1]_0\(10),
      I2 => \^_rgb_pixel_reg[1]_0\(8),
      I3 => \^_rgb_pixel_reg[1]_0\(9),
      I4 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_15_n_0\,
      I5 => \lane3_buff_reg[10]_1\,
      O => \nxt_pixel_reg[5]_i_6_n_0\
    );
\nxt_pixel_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000AA808000A0808"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_11_n_0\,
      I1 => \lane4_buff_reg[10]_0\,
      I2 => \^_rgb_pixel_reg[3]_0\(9),
      I3 => \^_rgb_pixel_reg[3]_0\(8),
      I4 => \^_rgb_pixel_reg[3]_0\(10),
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_17_n_0\,
      O => \nxt_pixel_reg[5]_i_7_n_0\
    );
\nxt_pixel_reg[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2222"
    )
        port map (
      I0 => \nxt_pixel_reg[5]_i_18_n_0\,
      I1 => \nxt_pixel_reg[5]_i_19_n_0\,
      I2 => \nxt_pixel_reg[5]_i_20_n_0\,
      I3 => \nxt_pixel_reg[7]_i_6_n_0\,
      I4 => nxt_pixel15_in,
      O => \nxt_pixel_reg[5]_i_8_n_0\
    );
\nxt_pixel_reg[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nxt_pixel117_in,
      I1 => \nxt_pixel_reg[8]_i_25_n_0\,
      O => \nxt_pixel_reg[5]_i_9_n_0\
    );
\nxt_pixel_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[6]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(6)
    );
\nxt_pixel_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \nxt_pixel_reg[6]_i_2_n_0\,
      I1 => \nxt_pixel_reg[6]_i_3_n_0\,
      O => \nxt_pixel_reg[6]_i_1_n_0\,
      S => nxt_pixel120_in
    );
\nxt_pixel_reg[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040408040004080"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(10),
      I1 => \nxt_pixel_reg[7]_i_6_n_0\,
      I2 => nxt_pixel15_in,
      I3 => \^_rgb_pixel_reg[4]_0\(9),
      I4 => \^_rgb_pixel_reg[4]_0\(8),
      I5 => \vc_reg[3]_3\,
      O => \nxt_pixel_reg[6]_i_10_n_0\
    );
\nxt_pixel_reg[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001F"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(9),
      I1 => \^_rgb_pixel_reg[2]_1\(8),
      I2 => \^_rgb_pixel_reg[2]_1\(10),
      I3 => \nxt_pixel_reg[0]_i_17_n_0\,
      O => \nxt_pixel_reg[6]_i_12_n_0\
    );
\nxt_pixel_reg[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22202A28"
    )
        port map (
      I0 => \nxt_pixel_reg[2]_i_13_n_0\,
      I1 => \^_rgb_pixel_reg[1]_0\(10),
      I2 => \^_rgb_pixel_reg[1]_0\(9),
      I3 => \lane3_buff_reg[10]_1\,
      I4 => \^_rgb_pixel_reg[1]_0\(8),
      O => \nxt_pixel_reg[6]_i_14_n_0\
    );
\nxt_pixel_reg[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22202A28"
    )
        port map (
      I0 => \nxt_pixel_reg[5]_i_9_n_0\,
      I1 => \lane2_buff_reg_n_0_[12]\,
      I2 => \^_rgb_pixel_reg[0]_0\(9),
      I3 => \lane2_buff_reg[10]_0\,
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \nxt_pixel_reg[6]_i_15_n_0\
    );
\nxt_pixel_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0D0000"
    )
        port map (
      I0 => \nxt_pixel_reg[6]_i_4_n_0\,
      I1 => \nxt_pixel_reg[6]_i_5_n_0\,
      I2 => \nxt_pixel_reg[11]_i_10_n_0\,
      I3 => \nxt_pixel_reg[6]_i_6_n_0\,
      I4 => \nxt_pixel_reg[11]_i_7_n_0\,
      I5 => \nxt_pixel_reg[6]_i_7_n_0\,
      O => \nxt_pixel_reg[6]_i_2_n_0\
    );
\nxt_pixel_reg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22202A28"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_4_n_0\,
      I1 => \lane0_buff_reg_n_0_[12]\,
      I2 => \^_rgb_pixel_reg[11]_0\(9),
      I3 => \lane0_buff_reg[10]_2\,
      I4 => \^_rgb_pixel_reg[11]_0\(8),
      O => \nxt_pixel_reg[6]_i_3_n_0\
    );
\nxt_pixel_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEFFCECFFFFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \nxt_pixel_reg[0]_i_19_n_0\,
      I2 => \^q\(10),
      I3 => \^q\(9),
      I4 => \lane7_buff_reg[10]_0\,
      I5 => \nxt_pixel_reg[3]_i_12_n_0\,
      O => \nxt_pixel_reg[6]_i_4_n_0\
    );
\nxt_pixel_reg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAAAAAAAAA"
    )
        port map (
      I0 => \nxt_pixel_reg[6]_i_10_n_0\,
      I1 => \lane6_buff_reg[10]_1\,
      I2 => \^_rgb_pixel_reg[2]_1\(9),
      I3 => \^_rgb_pixel_reg[2]_1\(10),
      I4 => \nxt_pixel_reg[8]_i_61_n_0\,
      I5 => \nxt_pixel_reg[6]_i_12_n_0\,
      O => \nxt_pixel_reg[6]_i_5_n_0\
    );
\nxt_pixel_reg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05FC0000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(8),
      I1 => \lane4_buff_reg[10]_0\,
      I2 => \^_rgb_pixel_reg[3]_0\(9),
      I3 => \^_rgb_pixel_reg[3]_0\(10),
      I4 => \nxt_pixel_reg[7]_i_11_n_0\,
      I5 => \nxt_pixel_reg[6]_i_14_n_0\,
      O => \nxt_pixel_reg[6]_i_6_n_0\
    );
\nxt_pixel_reg[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00115550"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_23_n_0\,
      I1 => \^_rgb_pixel_reg[0]_1\(8),
      I2 => \lane1_buff_reg[10]_2\,
      I3 => \^_rgb_pixel_reg[0]_1\(9),
      I4 => \^_rgb_pixel_reg[0]_1\(10),
      I5 => \nxt_pixel_reg[6]_i_15_n_0\,
      O => \nxt_pixel_reg[6]_i_7_n_0\
    );
\nxt_pixel_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[7]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(7)
    );
\nxt_pixel_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFA2"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_7_n_0\,
      I1 => \nxt_pixel_reg[7]_i_2_n_0\,
      I2 => \nxt_pixel_reg[7]_i_3_n_0\,
      I3 => \nxt_pixel_reg[7]_i_4_n_0\,
      I4 => nxt_pixel120_in,
      I5 => \nxt_pixel_reg[7]_i_5_n_0\,
      O => \nxt_pixel_reg[7]_i_1_n_0\
    );
\nxt_pixel_reg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_12_n_0\,
      I1 => nxt_pixel111_in,
      O => \nxt_pixel_reg[7]_i_11_n_0\
    );
\nxt_pixel_reg[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \nxt_pixel_reg[2]_i_13_n_0\,
      I1 => \^_rgb_pixel_reg[1]_0\(9),
      I2 => \^_rgb_pixel_reg[1]_0\(8),
      I3 => \^_rgb_pixel_reg[1]_0\(10),
      I4 => \vc_reg[3]_25\,
      O => \nxt_pixel_reg[7]_i_12_n_0\
    );
\nxt_pixel_reg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \vc_reg[3]_31\,
      I1 => \^_rgb_pixel_reg[0]_0\(9),
      I2 => \^_rgb_pixel_reg[0]_0\(8),
      I3 => \lane2_buff_reg_n_0_[12]\,
      I4 => nxt_pixel117_in,
      I5 => \nxt_pixel_reg[8]_i_25_n_0\,
      O => \nxt_pixel_reg[7]_i_13_n_0\
    );
\nxt_pixel_reg[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \lane5_buff_reg_n_0_[13]\,
      I1 => \lane5_buff_reg_n_0_[16]\,
      I2 => \lane5_buff_reg_n_0_[17]\,
      I3 => \lane5_buff_reg_n_0_[19]\,
      O => \nxt_pixel_reg[7]_i_16_n_0\
    );
\nxt_pixel_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFEEEEAEEE"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_10_n_0\,
      I1 => nxt_pixel15_in,
      I2 => \nxt_pixel_reg[7]_i_6_n_0\,
      I3 => \vc_reg[3]_9\,
      I4 => \nxt_pixel_reg[7]_i_8_n_0\,
      I5 => \nxt_pixel_reg[7]_i_9_n_0\,
      O => \nxt_pixel_reg[7]_i_2_n_0\
    );
\nxt_pixel_reg[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_19_n_0\,
      I1 => nxt_pixel1,
      I2 => \^q\(9),
      I3 => \vc_reg[3]_11\,
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \nxt_pixel_reg[7]_i_24_n_0\
    );
\nxt_pixel_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(8),
      I1 => \^_rgb_pixel_reg[3]_0\(10),
      I2 => \vc_reg[3]_22\,
      I3 => \^_rgb_pixel_reg[3]_0\(9),
      I4 => \nxt_pixel_reg[7]_i_11_n_0\,
      I5 => \nxt_pixel_reg[7]_i_12_n_0\,
      O => \nxt_pixel_reg[7]_i_3_n_0\
    );
\nxt_pixel_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_13_n_0\,
      I1 => \nxt_pixel_reg[8]_i_23_n_0\,
      I2 => \vc_reg[3]_30\,
      I3 => \^_rgb_pixel_reg[0]_1\(10),
      I4 => \^_rgb_pixel_reg[0]_1\(8),
      I5 => \^_rgb_pixel_reg[0]_1\(9),
      O => \nxt_pixel_reg[7]_i_4_n_0\
    );
\nxt_pixel_reg[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(1),
      I1 => \vc_reg[3]_36\(0),
      I2 => \^_rgb_pixel_reg[4]_0\(0),
      I3 => \vc_reg[0]_rep\,
      I4 => \vc_reg[3]_36\(1),
      I5 => \^_rgb_pixel_reg[4]_0\(2),
      O => \^_rgb_pixel_reg[4]_3\(1)
    );
\nxt_pixel_reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => nxt_pixel120_in,
      I1 => \nxt_pixel_reg[11]_i_4_n_0\,
      I2 => \^_rgb_pixel_reg[11]_0\(9),
      I3 => \^_rgb_pixel_reg[11]_0\(8),
      I4 => \lane0_buff_reg_n_0_[12]\,
      I5 => \vc_reg[3]_34\,
      O => \nxt_pixel_reg[7]_i_5_n_0\
    );
\nxt_pixel_reg[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \lane5_buff_reg_n_0_[15]\,
      I1 => \lane5_buff_reg_n_0_[14]\,
      I2 => \lane5_buff_reg_n_0_[20]\,
      I3 => \lane5_buff_reg_n_0_[18]\,
      I4 => \nxt_pixel_reg[7]_i_16_n_0\,
      O => \nxt_pixel_reg[7]_i_6_n_0\
    );
\nxt_pixel_reg[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(9),
      I1 => \^_rgb_pixel_reg[4]_0\(8),
      I2 => \^_rgb_pixel_reg[4]_0\(10),
      O => \nxt_pixel_reg[7]_i_8_n_0\
    );
\nxt_pixel_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFDF"
    )
        port map (
      I0 => \vc_reg[3]_10\,
      I1 => \^_rgb_pixel_reg[2]_1\(10),
      I2 => \^_rgb_pixel_reg[2]_1\(8),
      I3 => \^_rgb_pixel_reg[2]_1\(9),
      I4 => \nxt_pixel_reg[9]_i_36_n_0\,
      I5 => \nxt_pixel_reg[7]_i_24_n_0\,
      O => \nxt_pixel_reg[7]_i_9_n_0\
    );
\nxt_pixel_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[8]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(8)
    );
\nxt_pixel_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_2_n_0\,
      I1 => nxt_pixel120_in,
      I2 => nxt_pixel114_in,
      I3 => nxt_pixel117_in,
      I4 => \nxt_pixel_reg[8]_i_5_n_0\,
      I5 => \nxt_pixel_reg[8]_i_6_n_0\,
      O => \nxt_pixel_reg[8]_i_1_n_0\
    );
\nxt_pixel_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nxt_pixel_reg[8]_i_10_n_0\,
      CO(2) => \nxt_pixel_reg[8]_i_10_n_1\,
      CO(1) => \nxt_pixel_reg[8]_i_10_n_2\,
      CO(0) => \nxt_pixel_reg[8]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \nxt_pixel_reg[8]_i_38_n_0\,
      DI(2 downto 0) => \vcountd_reg[5]_1\(2 downto 0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[8]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \nxt_pixel_reg[8]_i_42_n_0\,
      S(2) => \nxt_pixel_reg[8]_i_43_n_0\,
      S(1) => \nxt_pixel_reg[8]_i_44_n_0\,
      S(0) => \nxt_pixel_reg[8]_i_45_n_0\
    );
\nxt_pixel_reg[8]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \lane3_buff_reg_n_0_[14]\,
      I1 => \lane3_buff_reg_n_0_[16]\,
      I2 => \lane3_buff_reg_n_0_[18]\,
      I3 => \lane3_buff_reg_n_0_[19]\,
      O => \nxt_pixel_reg[8]_i_104_n_0\
    );
\nxt_pixel_reg[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(7),
      O => \nxt_pixel_reg[8]_i_13_n_0\
    );
\nxt_pixel_reg[8]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nxt_pixel_reg[8]_i_14_n_0\,
      CO(2) => \nxt_pixel_reg[8]_i_14_n_1\,
      CO(1) => \nxt_pixel_reg[8]_i_14_n_2\,
      CO(0) => \nxt_pixel_reg[8]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \nxt_pixel_reg[8]_i_46_n_0\,
      DI(2 downto 0) => \vcountd_reg[5]_2\(2 downto 0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[8]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \nxt_pixel_reg[8]_i_50_n_0\,
      S(2) => \nxt_pixel_reg[8]_i_51_n_0\,
      S(1) => \nxt_pixel_reg[8]_i_52_n_0\,
      S(0) => \nxt_pixel_reg[8]_i_53_n_0\
    );
\nxt_pixel_reg[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[0]_1\(6),
      I3 => vcountd(7),
      O => \nxt_pixel_reg[8]_i_17_n_0\
    );
\nxt_pixel_reg[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEAAFAF"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_54_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_55_n_0\,
      I2 => \^_rgb_pixel_reg[1]_0\(8),
      I3 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_56_n_0\,
      I4 => \^_rgb_pixel_reg[1]_0\(9),
      I5 => \nxt_pixel_reg[8]_i_57_n_0\,
      O => \nxt_pixel_reg[8]_i_18_n_0\
    );
\nxt_pixel_reg[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA888AAAAAAAAA"
    )
        port map (
      I0 => nxt_pixel15_in,
      I1 => \nxt_pixel_reg[8]_i_58_n_0\,
      I2 => \^_rgb_pixel_reg[4]_0\(8),
      I3 => \lane5_buff_reg[11]_1\,
      I4 => \nxt_pixel_reg[8]_i_60_n_0\,
      I5 => \nxt_pixel_reg[7]_i_6_n_0\,
      O => \nxt_pixel_reg[8]_i_19_n_0\
    );
\nxt_pixel_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECECFFCFFFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_7_n_0\,
      I1 => \nxt_pixel_reg[8]_i_8_n_0\,
      I2 => \^_rgb_pixel_reg[11]_0\(9),
      I3 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_9_n_0\,
      I4 => \^_rgb_pixel_reg[11]_0\(8),
      I5 => \nxt_pixel_reg[11]_i_4_n_0\,
      O => \nxt_pixel_reg[8]_i_2_n_0\
    );
\nxt_pixel_reg[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA888A8"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_61_n_0\,
      I1 => \nxt_pixel_reg[8]_i_62_n_0\,
      I2 => \hc_reg[0]_5\,
      I3 => \^_rgb_pixel_reg[2]_1\(8),
      I4 => \lane6_buff_reg[11]_1\,
      I5 => \nxt_pixel_reg[0]_i_17_n_0\,
      O => \nxt_pixel_reg[8]_i_20_n_0\
    );
\nxt_pixel_reg[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFFE"
    )
        port map (
      I0 => nxt_pixel18_in,
      I1 => \nxt_pixel_reg[0]_i_19_n_0\,
      I2 => \lane7_buff_reg[10]_1\,
      I3 => \nxt_pixel_reg[8]_i_66_n_0\,
      I4 => nxt_pixel1,
      I5 => nxt_pixel15_in,
      O => \nxt_pixel_reg[8]_i_21_n_0\
    );
\nxt_pixel_reg[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000202AA0A0"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_12_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_67_n_0\,
      I2 => \^_rgb_pixel_reg[3]_0\(8),
      I3 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_68_n_0\,
      I4 => \^_rgb_pixel_reg[3]_0\(9),
      I5 => \nxt_pixel_reg[8]_i_69_n_0\,
      O => \nxt_pixel_reg[8]_i_22_n_0\
    );
\nxt_pixel_reg[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \nxt_pixel_reg[11]_i_43_n_0\,
      I1 => nxt_pixel117_in,
      O => \nxt_pixel_reg[8]_i_23_n_0\
    );
\nxt_pixel_reg[8]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => nxt_pixel114_in,
      I1 => \nxt_pixel_reg[0]_i_14_n_0\,
      O => \nxt_pixel_reg[8]_i_25_n_0\
    );
\nxt_pixel_reg[8]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(9),
      I1 => \^_rgb_pixel_reg[0]_0\(8),
      O => \nxt_pixel_reg[8]_i_26_n_0\
    );
\nxt_pixel_reg[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFF2FFFFFFF3"
    )
        port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_78_n_0\,
      I1 => \^_rgb_pixel_reg[0]_0\(8),
      I2 => \lane2_buff_reg_n_0_[12]\,
      I3 => nxt_pixel117_in,
      I4 => \vc_reg[3]_14\,
      I5 => \^_rgb_pixel_reg[0]_0\(9),
      O => \nxt_pixel_reg[8]_i_28_n_0\
    );
\nxt_pixel_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_pixel_reg[8]_i_10_n_0\,
      CO(3 downto 2) => \NLW_nxt_pixel_reg[8]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel114_in,
      CO(0) => \nxt_pixel_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_2\(0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_3\(0),
      S(0) => \nxt_pixel_reg[8]_i_13_n_0\
    );
\nxt_pixel_reg[8]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \lane2_buff_reg_n_0_[7]\,
      I2 => \lane2_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[8]_i_38_n_0\
    );
\nxt_pixel_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_pixel_reg[8]_i_14_n_0\,
      CO(3 downto 2) => \NLW_nxt_pixel_reg[8]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel117_in,
      CO(0) => \nxt_pixel_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_3\(0),
      O(3 downto 0) => \NLW_nxt_pixel_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_4\(0),
      S(0) => \nxt_pixel_reg[8]_i_17_n_0\
    );
\nxt_pixel_reg[8]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \lane2_buff_reg_n_0_[7]\,
      I1 => vcountd(6),
      I2 => \lane2_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[8]_i_42_n_0\
    );
\nxt_pixel_reg[8]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => vcountd(5),
      I2 => \^_rgb_pixel_reg[0]_0\(4),
      I3 => vcountd(4),
      O => \nxt_pixel_reg[8]_i_43_n_0\
    );
\nxt_pixel_reg[8]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(3),
      I1 => vcountd(3),
      I2 => \^_rgb_pixel_reg[0]_0\(2),
      I3 => vcountd(2),
      O => \nxt_pixel_reg[8]_i_44_n_0\
    );
\nxt_pixel_reg[8]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => vcountd(1),
      I2 => \^_rgb_pixel_reg[0]_0\(0),
      I3 => vcountd(0),
      O => \nxt_pixel_reg[8]_i_45_n_0\
    );
\nxt_pixel_reg[8]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \lane1_buff_reg_n_0_[7]\,
      I2 => \lane1_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[8]_i_46_n_0\
    );
\nxt_pixel_reg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_18_n_0\,
      I1 => nxt_pixel111_in,
      I2 => \nxt_pixel_reg[8]_i_19_n_0\,
      I3 => \nxt_pixel_reg[8]_i_20_n_0\,
      I4 => \nxt_pixel_reg[8]_i_21_n_0\,
      I5 => \nxt_pixel_reg[8]_i_22_n_0\,
      O => \nxt_pixel_reg[8]_i_5_n_0\
    );
\nxt_pixel_reg[8]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \lane1_buff_reg_n_0_[7]\,
      I1 => vcountd(6),
      I2 => \lane1_buff_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \nxt_pixel_reg[8]_i_50_n_0\
    );
\nxt_pixel_reg[8]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(5),
      I1 => vcountd(5),
      I2 => \^_rgb_pixel_reg[0]_1\(4),
      I3 => vcountd(4),
      O => \nxt_pixel_reg[8]_i_51_n_0\
    );
\nxt_pixel_reg[8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(3),
      I1 => vcountd(3),
      I2 => \^_rgb_pixel_reg[0]_1\(2),
      I3 => vcountd(2),
      O => \nxt_pixel_reg[8]_i_52_n_0\
    );
\nxt_pixel_reg[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(1),
      I1 => vcountd(1),
      I2 => \^_rgb_pixel_reg[0]_1\(0),
      I3 => vcountd(0),
      O => \nxt_pixel_reg[8]_i_53_n_0\
    );
\nxt_pixel_reg[8]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \lane3_buff_reg_n_0_[20]\,
      I1 => \lane3_buff_reg_n_0_[17]\,
      I2 => \lane3_buff_reg_n_0_[15]\,
      I3 => \lane3_buff_reg_n_0_[13]\,
      I4 => \nxt_pixel_reg[8]_i_104_n_0\,
      O => \nxt_pixel_reg[8]_i_54_n_0\
    );
\nxt_pixel_reg[8]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(10),
      I1 => \^_rgb_pixel_reg[1]_0\(9),
      I2 => \vc_reg[3]_26\,
      O => \nxt_pixel_reg[8]_i_57_n_0\
    );
\nxt_pixel_reg[8]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_114_n_0\,
      I1 => \^_rgb_pixel_reg[4]_0\(8),
      I2 => \^_rgb_pixel_reg[4]_0\(9),
      O => \nxt_pixel_reg[8]_i_58_n_0\
    );
\nxt_pixel_reg[8]_i_593\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(3),
      I1 => \vc_reg[3]_36\(2),
      O => \nxt_pixel_reg[8]_i_593_n_0\
    );
\nxt_pixel_reg[8]_i_594\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(3),
      I1 => \vc_reg[3]_36\(2),
      O => \nxt_pixel_reg[8]_i_594_n_0\
    );
\nxt_pixel_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444F4F"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_23_n_0\,
      I1 => \lane1_buff_reg[12]_0\,
      I2 => \nxt_pixel_reg[8]_i_25_n_0\,
      I3 => \nxt_pixel_reg[8]_i_26_n_0\,
      I4 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_27_n_0\,
      I5 => \nxt_pixel_reg[8]_i_28_n_0\,
      O => \nxt_pixel_reg[8]_i_6_n_0\
    );
\nxt_pixel_reg[8]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(10),
      I1 => \^_rgb_pixel_reg[4]_0\(9),
      I2 => \vc_reg[3]_19\,
      O => \nxt_pixel_reg[8]_i_60_n_0\
    );
\nxt_pixel_reg[8]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => nxt_pixel1,
      I1 => nxt_pixel15_in,
      O => \nxt_pixel_reg[8]_i_61_n_0\
    );
\nxt_pixel_reg[8]_i_619\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \vc_reg[3]_36\(2),
      O => \nxt_pixel_reg[8]_i_619_n_0\
    );
\nxt_pixel_reg[8]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(10),
      I1 => \^_rgb_pixel_reg[2]_1\(9),
      I2 => \vc_reg[3]_16\,
      O => \nxt_pixel_reg[8]_i_62_n_0\
    );
\nxt_pixel_reg[8]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \vc_reg[3]_12\,
      O => \nxt_pixel_reg[8]_i_66_n_0\
    );
\nxt_pixel_reg[8]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_0\(10),
      I1 => \^_rgb_pixel_reg[3]_0\(9),
      I2 => \vc_reg[3]_23\,
      O => \nxt_pixel_reg[8]_i_69_n_0\
    );
\nxt_pixel_reg[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \lane0_buff_reg_n_0_[12]\,
      I1 => \^_rgb_pixel_reg[11]_0\(9),
      I2 => \vc_reg[3]_35\,
      O => \nxt_pixel_reg[8]_i_8_n_0\
    );
\nxt_pixel_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \nxt_pixel_reg[9]_i_1_n_0\,
      G => \nxt_pixel_reg[11]_i_2_n_0\,
      GE => '1',
      Q => nxt_pixel(9)
    );
\nxt_pixel_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F44444F4F4F4F"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_2_n_0\,
      I1 => nxt_pixel120_in,
      I2 => \nxt_pixel_reg[9]_i_3_n_0\,
      I3 => \nxt_pixel_reg[9]_i_4_n_0\,
      I4 => \nxt_pixel_reg[9]_i_5_n_0\,
      I5 => \nxt_pixel_reg[11]_i_7_n_0\,
      O => \nxt_pixel_reg[9]_i_1_n_0\
    );
\nxt_pixel_reg[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008020808080A08"
    )
        port map (
      I0 => \nxt_pixel_reg[2]_i_13_n_0\,
      I1 => \^_rgb_pixel_reg[1]_0\(9),
      I2 => \^_rgb_pixel_reg[1]_0\(10),
      I3 => \^_rgb_pixel_reg[1]_0\(8),
      I4 => \vc_reg[3]_24\,
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_27_n_0\,
      O => \nxt_pixel_reg[9]_i_10_n_0\
    );
\nxt_pixel_reg[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCCCEEFF"
    )
        port map (
      I0 => \vc_reg[3]_20\,
      I1 => \^_rgb_pixel_reg[3]_0\(10),
      I2 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_29_n_0\,
      I3 => \^_rgb_pixel_reg[3]_0\(8),
      I4 => \^_rgb_pixel_reg[3]_0\(9),
      I5 => nxt_pixel111_in,
      O => \nxt_pixel_reg[9]_i_11_n_0\
    );
\nxt_pixel_reg[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \lane4_buff_reg_n_0_[18]\,
      I1 => nxt_pixel18_in,
      I2 => \lane4_buff_reg_n_0_[14]\,
      I3 => \nxt_pixel_reg[9]_i_30_n_0\,
      O => \nxt_pixel_reg[9]_i_12_n_0\
    );
\nxt_pixel_reg[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008020808080A08"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_31_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(10),
      I3 => \^q\(8),
      I4 => \vc_reg[3]_7\,
      I5 => p_0_out(9),
      O => \nxt_pixel_reg[9]_i_13_n_0\
    );
\nxt_pixel_reg[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDEDDDCD"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_1\(9),
      I1 => \^_rgb_pixel_reg[2]_1\(10),
      I2 => \^_rgb_pixel_reg[2]_1\(8),
      I3 => \vc_reg[3]_13\,
      I4 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_35_n_0\,
      I5 => \nxt_pixel_reg[9]_i_36_n_0\,
      O => \nxt_pixel_reg[9]_i_14_n_0\
    );
\nxt_pixel_reg[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBEBABFFFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_0\(10),
      I1 => \^_rgb_pixel_reg[4]_0\(9),
      I2 => \^_rgb_pixel_reg[4]_0\(8),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_37_n_0\,
      I4 => \vc_reg[3]_17\,
      I5 => \nxt_pixel_reg[7]_i_6_n_0\,
      O => \nxt_pixel_reg[9]_i_15_n_0\
    );
\nxt_pixel_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030303010100000"
    )
        port map (
      I0 => \vc_reg[3]_33\,
      I1 => \lane0_buff_reg_n_0_[12]\,
      I2 => \nxt_pixel_reg[11]_i_4_n_0\,
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_7_n_0\,
      I4 => \^_rgb_pixel_reg[11]_0\(8),
      I5 => \^_rgb_pixel_reg[11]_0\(9),
      O => \nxt_pixel_reg[9]_i_2_n_0\
    );
\nxt_pixel_reg[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_8_n_0\,
      I1 => \nxt_pixel_reg[9]_i_9_n_0\,
      I2 => nxt_pixel120_in,
      O => \nxt_pixel_reg[9]_i_3_n_0\
    );
\nxt_pixel_reg[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \lane4_buff_reg_n_0_[17]\,
      I1 => \lane4_buff_reg_n_0_[19]\,
      I2 => \lane4_buff_reg_n_0_[15]\,
      I3 => \lane4_buff_reg_n_0_[20]\,
      I4 => \lane4_buff_reg_n_0_[16]\,
      I5 => \lane4_buff_reg_n_0_[13]\,
      O => \nxt_pixel_reg[9]_i_30_n_0\
    );
\nxt_pixel_reg[9]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nxt_pixel1,
      I1 => \nxt_pixel_reg[0]_i_19_n_0\,
      O => \nxt_pixel_reg[9]_i_31_n_0\
    );
\nxt_pixel_reg[9]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_17_n_0\,
      I1 => nxt_pixel1,
      O => \nxt_pixel_reg[9]_i_36_n_0\
    );
\nxt_pixel_reg[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_10_n_0\,
      I1 => \nxt_pixel_reg[9]_i_11_n_0\,
      I2 => \nxt_pixel_reg[9]_i_12_n_0\,
      O => \nxt_pixel_reg[9]_i_4_n_0\
    );
\nxt_pixel_reg[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEEEEEFEE"
    )
        port map (
      I0 => nxt_pixel111_in,
      I1 => nxt_pixel18_in,
      I2 => \nxt_pixel_reg[9]_i_13_n_0\,
      I3 => \nxt_pixel_reg[9]_i_14_n_0\,
      I4 => nxt_pixel15_in,
      I5 => \nxt_pixel_reg[9]_i_15_n_0\,
      O => \nxt_pixel_reg[9]_i_5_n_0\
    );
\nxt_pixel_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002202020222020"
    )
        port map (
      I0 => \nxt_pixel_reg[5]_i_9_n_0\,
      I1 => \lane2_buff_reg_n_0_[12]\,
      I2 => \^_rgb_pixel_reg[0]_0\(9),
      I3 => \vc_reg[3]_27\,
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_23_n_0\,
      O => \nxt_pixel_reg[9]_i_8_n_0\
    );
\nxt_pixel_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002122232"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(9),
      I1 => \^_rgb_pixel_reg[0]_1\(10),
      I2 => \^_rgb_pixel_reg[0]_1\(8),
      I3 => \vc_reg[3]_32\,
      I4 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_25_n_0\,
      I5 => \nxt_pixel_reg[8]_i_23_n_0\,
      O => \nxt_pixel_reg[9]_i_9_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_154_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_224_n_0\,
      I2 => \vc_reg[3]_37\(1),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_225_n_0\,
      I4 => \^sel_0\(1),
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_226_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_120_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_227_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_228_n_0\,
      I2 => \vc_reg[3]_37\(1),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_229_n_0\,
      I4 => \^sel_0\(1),
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_230_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_121_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_224\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_326_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_327_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_224_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_225\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_328_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_329_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_225_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_226\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_330_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_331_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_226_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_227\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_332_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_333_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_227_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_228\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_334_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_335_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_228_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_229\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_336_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_337_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_229_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_230\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_338_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_339_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_230_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5DFFDD5F7D5D7C5"
    )
        port map (
      I0 => sel(2),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => \^_rgb_pixel_reg[2]_6\,
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_326_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"977FDDDCFEFFCDEF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => sel(1),
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_327_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5BEDDDFFFA0AA"
    )
        port map (
      I0 => sel(2),
      I1 => sel(0),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => \vc_reg[3]_37\(0),
      I4 => sel(1),
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_328_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF6700FFEFF369EF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(1),
      I5 => \^_rgb_pixel_reg[2]_6\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_329_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FAFDF6FDF5F5B5F"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(3),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => sel(1),
      I5 => sel(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_330_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5C09512FF7FFAF2"
    )
        port map (
      I0 => sel(2),
      I1 => \^_rgb_pixel_reg[2]_6\,
      I2 => \vc_reg[3]_37\(0),
      I3 => sel(0),
      I4 => sel(3),
      I5 => sel(1),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_331_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF45FFB85F9DFFF1"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(1),
      I5 => \^_rgb_pixel_reg[2]_6\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_332_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0DDA375FD5A54D2"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => sel(3),
      I4 => \^_rgb_pixel_reg[2]_6\,
      I5 => sel(1),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_333_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5E5FDF5FAA8A8A2"
    )
        port map (
      I0 => sel(2),
      I1 => sel(1),
      I2 => sel(3),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => \vc_reg[3]_37\(0),
      I5 => sel(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_334_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"357D15DDFFD357A7"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_335_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E78FEEBBFFFFFFF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => sel(1),
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_336_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF167F7F55FF77BF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_337_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57BB4E80EFE8FFFF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(1),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_338_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEDAE6FEFDBDDD"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => sel(1),
      I4 => \^_rgb_pixel_reg[2]_6\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_339_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_120_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[0]_i_121_n_0\,
      O => \_rgb_pixel_reg[8]_0\(0),
      S => \vc_reg[3]_37\(2)
    );
\p_0_out_inferred__0/nxt_pixel_reg[10]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[10]_i_43_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[10]_i_44_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[10]_i_26_n_0\,
      S => \vc_reg[3]_37\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[10]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \hc_reg[4]\(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \p_0_out_inferred__0/nxt_pixel_reg[10]_i_55_n_0\,
      I3 => \hc_reg[4]\(0),
      I4 => \hc_reg[2]_rep__15\(0),
      I5 => \^sel_0\(1),
      O => \p_0_out_inferred__0/nxt_pixel_reg[10]_i_43_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[10]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \hc_reg[4]\(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \p_0_out_inferred__0/nxt_pixel_reg[10]_i_56_n_0\,
      I3 => \hc_reg[4]\(0),
      I4 => \hc_reg[2]_rep__15\(0),
      I5 => \^sel_0\(1),
      O => \p_0_out_inferred__0/nxt_pixel_reg[10]_i_44_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[10]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \hc_reg[1]_rep__12\,
      I1 => \hc_reg[3]_rep_1\,
      I2 => \^sel_0\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[10]_i_55_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[10]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \hc_reg[1]_rep__12\,
      I2 => \^sel_0\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[10]_i_56_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_148\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_202_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_203_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_148_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_204_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_205_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_149_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF567F7F55FF77BF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_150_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E78AAABBFFFFFFF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => sel(1),
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_151_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAADAEAF8FDF5"
    )
        port map (
      I0 => sel(2),
      I1 => \^_rgb_pixel_reg[2]_6\,
      I2 => \vc_reg[3]_37\(0),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_152_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777AF80FFFFE8FF"
    )
        port map (
      I0 => sel(2),
      I1 => \^_rgb_pixel_reg[2]_6\,
      I2 => \vc_reg[3]_37\(0),
      I3 => sel(0),
      I4 => sel(3),
      I5 => sel(1),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_153_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_154\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_206_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_207_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_154_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFF5FF7FFFF0FF"
    )
        port map (
      I0 => sel(2),
      I1 => sel(0),
      I2 => \vc_reg[3]_37\(0),
      I3 => sel(3),
      I4 => sel(1),
      I5 => \^_rgb_pixel_reg[2]_6\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_155_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE98AAC4FFFFFFFF"
    )
        port map (
      I0 => sel(1),
      I1 => sel(3),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => sel(0),
      I4 => \vc_reg[3]_37\(0),
      I5 => sel(2),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_156_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_157\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_208_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_209_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_157_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_158\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_210_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_211_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_158_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAA5555"
    )
        port map (
      I0 => sel(2),
      I1 => \^_rgb_pixel_reg[2]_6\,
      I2 => \vc_reg[3]_37\(0),
      I3 => sel(0),
      I4 => sel(1),
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_202_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"355555DDFF5355AF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_203_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFEABFFFFFFFD5"
    )
        port map (
      I0 => sel(2),
      I1 => \^_rgb_pixel_reg[2]_6\,
      I2 => \vc_reg[3]_37\(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_204_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FD55D5755ADA"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => sel(1),
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_205_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3BCF3F3333FF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_6\,
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_206_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDBAFFFFFFBBFFFF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => sel(3),
      I4 => sel(1),
      I5 => sel(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_207_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAFDF4FDF5F5B5F"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(3),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => sel(1),
      I5 => sel(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_208_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB83FFFF3337FFFF"
    )
        port map (
      I0 => sel(0),
      I1 => sel(2),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => sel(3),
      I4 => sel(1),
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_209_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFF7FF3300"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_6\,
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(1),
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_210_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBB9989D"
    )
        port map (
      I0 => sel(1),
      I1 => sel(3),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => sel(0),
      I4 => \vc_reg[3]_37\(0),
      I5 => sel(2),
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_211_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_88_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_89_n_0\,
      I2 => \vc_reg[3]_37\(2),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_90_n_0\,
      I4 => \vc_reg[3]_37\(1),
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_91_n_0\,
      O => p_0_out(2)
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_148_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_149_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_88_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_150_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_151_n_0\,
      I2 => \^sel_0\(1),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_152_n_0\,
      I4 => \hc_reg[4]_rep__9\,
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_153_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_89_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_154_n_0\,
      I1 => \^sel_0\(1),
      I2 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_155_n_0\,
      I3 => \hc_reg[4]_rep__9\,
      I4 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_156_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_90_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[2]_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_157_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_158_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_91_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_28_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_29_n_0\,
      I2 => \vc_reg[3]_37\(2),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_31_n_0\,
      I4 => \vc_reg[3]_37\(1),
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_33_n_0\,
      O => p_0_out(3)
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001515155555AAAA"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[0]_rep__4\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_125_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAAAA2200ACAA50"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[1]_rep__10\,
      I4 => \hc_reg[3]_rep__2\,
      I5 => \hc_reg[0]_rep__4\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_126_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A1500400000002A"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[0]_rep__4\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_127_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC02AA2A8AA525"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep__4\,
      I3 => \^sel_0\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_128_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"105020B020A0A4A0"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[3]_rep__2\,
      I3 => \^sel_0\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[0]_rep__3\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_129_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04007C00CC00C800"
    )
        port map (
      I0 => \hc_reg[0]_rep__3\,
      I1 => \hc_reg[2]_rep__12\,
      I2 => \^sel_0\(0),
      I3 => \hc_reg[1]_rep__10\,
      I4 => \hc_reg[3]_rep__2\,
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_130_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003000800CCFF"
    )
        port map (
      I0 => \^sel_0\(0),
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[2]_rep__12\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_131_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022266764"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[1]_rep__10\,
      I2 => \^sel_0\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \vc_reg[3]_37\(0),
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_132_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_65_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_66_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_28_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_67_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_68_n_0\,
      I2 => \^sel_0\(1),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_69_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_70_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_29_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_72_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_73_n_0\,
      I2 => \^sel_0\(1),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_74_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_75_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_31_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_76_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_77_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_33_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_125_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_126_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_65_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_127_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_128_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_66_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080A980AA880040"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[0]_rep__4\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_67_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8187555440000000"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep__4\,
      I3 => \^sel_0\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_68_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001555251507020A"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[0]_rep__4\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_69_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8880000507F1700"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[0]_rep__4\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_70_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200450000004400"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[1]_rep__10\,
      I4 => \hc_reg[3]_rep__2\,
      I5 => \hc_reg[0]_rep__4\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_72_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004C430C0CCCC00"
    )
        port map (
      I0 => \^sel_0\(0),
      I1 => \hc_reg[2]_rep__12\,
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[1]_rep__10\,
      I4 => \hc_reg[3]_rep__2\,
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_73_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80A0000800F0000"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[1]_rep__10\,
      I4 => \hc_reg[3]_rep__2\,
      I5 => \^sel_0\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_74_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2167335D00000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[1]_rep__10\,
      I2 => \^sel_0\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \vc_reg[3]_37\(0),
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_75_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_129_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_130_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_76_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__0/nxt_pixel_reg[3]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_131_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_132_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_77_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_129\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_281_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_282_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_129_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_150_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_283_n_0\,
      I2 => \^sel_0\(1),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_284_n_0\,
      I4 => \hc_reg[4]_rep__0\,
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_285_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_130_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_286_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_287_n_0\,
      I2 => \^sel_0\(1),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_288_n_0\,
      I4 => \hc_reg[4]_rep__0\,
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[2]_i_156_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_131_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_289_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_290_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_132_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_384_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_385_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_281_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_386_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_387_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_282_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7670FAEBBBBFF7FF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => sel(1),
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_283_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFAA7E7EEBDFFFF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => sel(1),
      I5 => sel(3),
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_284_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFB8EF7FFFB1AF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => \^_rgb_pixel_reg[2]_6\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_285_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDBFAAFFFDFFAF7F"
    )
        port map (
      I0 => sel(2),
      I1 => \^_rgb_pixel_reg[2]_6\,
      I2 => \vc_reg[3]_37\(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_286_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3CFFCFB33FF33F"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_6\,
      I1 => sel(2),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_287_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7BFECFF6FFFDDFF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(1),
      I5 => \^_rgb_pixel_reg[2]_6\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_288_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_388_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_389_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_289_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_290\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_390_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_391_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_290_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBAEBFC5551"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[3]_rep__0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_384_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377DB7DDFFD355AF"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => \hc_reg[1]_rep__15\,
      I4 => \hc_reg[3]_rep__0\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_385_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5EBFFBBFFFFBFD5"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => \hc_reg[3]_rep__0\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_386_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0DDA375F952F4DA"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \hc_reg[3]_rep__0\,
      I4 => \^_rgb_pixel_reg[2]_6\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_387_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB56FFBFD5D5FFBB"
    )
        port map (
      I0 => sel(2),
      I1 => \vc_reg[3]_37\(0),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => \hc_reg[1]_rep__15\,
      I4 => \hc_reg[3]_rep__0\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_388_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9FFF5D5F5DFF7F"
    )
        port map (
      I0 => sel(2),
      I1 => \hc_reg[0]_rep\,
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[3]_rep__0\,
      I4 => \^_rgb_pixel_reg[2]_6\,
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_389_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FF5FFFFC822"
    )
        port map (
      I0 => sel(2),
      I1 => \^_rgb_pixel_reg[2]_6\,
      I2 => \hc_reg[0]_rep\,
      I3 => \vc_reg[3]_37\(0),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[3]_rep__0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_390_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF83C7DF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_6\,
      I1 => \hc_reg[1]_rep__15\,
      I2 => \hc_reg[3]_rep__0\,
      I3 => \hc_reg[0]_rep\,
      I4 => \vc_reg[3]_37\(0),
      I5 => sel(2),
      O => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_391_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[4]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_129_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_130_n_0\,
      I2 => \vc_reg[3]_37\(2),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_131_n_0\,
      I4 => \vc_reg[3]_37\(1),
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[4]_i_132_n_0\,
      O => \_rgb_pixel_reg[8]_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_135\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_187_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_188_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_135_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_67_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_189_n_0\,
      I2 => \^sel_0\(1),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_190_n_0\,
      I4 => \hc_reg[4]_rep__1\,
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_191_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_136_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_192_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_193_n_0\,
      I2 => \^sel_0\(1),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_194_n_0\,
      I4 => \hc_reg[4]_rep__1\,
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[3]_i_75_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_137_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_195_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_196_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_138_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_187\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_219_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_220_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_187_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_221_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_222_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_188_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"898F555444400800"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep__4\,
      I3 => \^sel_0\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_189_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001515075500A000"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[0]_rep__4\,
      I5 => \hc_reg[1]_rep__10\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_190_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8470010804E0050"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep__4\,
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \^sel_0\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_191_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0255400002500080"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[0]_rep__3\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_192_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0303004CC00CC0"
    )
        port map (
      I0 => \^sel_0\(0),
      I1 => \hc_reg[2]_rep__12\,
      I2 => \hc_reg[3]_rep__2\,
      I3 => \hc_reg[1]_rep__10\,
      I4 => \hc_reg[0]_rep__3\,
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_193_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8804000007F0000"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \^sel_0\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \vc_reg[3]_37\(0),
      I4 => \hc_reg[3]_rep__2\,
      I5 => \hc_reg[1]_rep__10\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_194_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_223_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_224_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_195_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_225_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_226_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_196_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010111555451AAAA"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep__4\,
      I3 => \^sel_0\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_219_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8AA082200ACAA50"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[1]_rep__10\,
      I4 => \hc_reg[3]_rep__2\,
      I5 => \hc_reg[0]_rep__4\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_220_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A1500500000402A"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[0]_rep__4\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_221_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC020A2A8AAD25"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep__4\,
      I3 => \^sel_0\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_222_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400AB402A002A44"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[0]_rep__4\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_223_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007C00C000C800"
    )
        port map (
      I0 => \hc_reg[0]_rep__4\,
      I1 => \hc_reg[2]_rep__12\,
      I2 => \^sel_0\(0),
      I3 => \hc_reg[1]_rep__10\,
      I4 => \hc_reg[3]_rep__2\,
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_224_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800A0000BFDD"
    )
        port map (
      I0 => \hc_reg[2]_rep__12\,
      I1 => \^sel_0\(0),
      I2 => \hc_reg[0]_rep__4\,
      I3 => \vc_reg[3]_37\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_225_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000226E6664"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[1]_rep__10\,
      I2 => \^sel_0\(0),
      I3 => \hc_reg[0]_rep__4\,
      I4 => \vc_reg[3]_37\(0),
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_226_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[5]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_135_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_136_n_0\,
      I2 => \vc_reg[3]_37\(2),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_137_n_0\,
      I4 => \vc_reg[3]_37\(1),
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[5]_i_138_n_0\,
      O => p_0_out(5)
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_263_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_264_n_0\,
      I2 => \vc_reg[3]_37\(2),
      I3 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_265_n_0\,
      I4 => \vc_reg[3]_37\(1),
      I5 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_266_n_0\,
      O => \_rgb_pixel_reg[8]_0\(2)
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_263\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_479_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_480_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_263_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_264\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_481_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_482_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_264_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_265\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_483_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_484_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_265_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_266\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_485_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_486_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_266_n_0\,
      S => \^sel_0\(1)
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_479\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_595_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_596_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_479_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_480\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_597_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_598_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_480_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_481\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_599_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_600_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_481_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_482\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_601_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_602_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_482_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_483\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_603_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_604_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_483_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_484\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_605_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_606_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_484_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_485\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_607_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_608_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_485_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_486\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_609_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_610_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_486_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005150015020082"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => sel(1),
      I5 => \hc_reg[3]_rep__5\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_595_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82A0022018E2A40"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => sel(1),
      I4 => \hc_reg[3]_rep__5\,
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_596_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15005000004020"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[3]_rep__5\,
      I4 => sel(1),
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_597_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF88004C04C8C4B3"
    )
        port map (
      I0 => \vc_reg[3]_37\(0),
      I1 => \hc_reg[2]_rep__1\,
      I2 => \^sel_0\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => sel(1),
      I5 => \hc_reg[3]_rep__5\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_598_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8847001000460010"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \hc_reg[3]_rep__5\,
      I4 => sel(1),
      I5 => \^sel_0\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_599_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540851130000"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => sel(1),
      I5 => \hc_reg[3]_rep__5\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_600_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C011450044400080"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => sel(1),
      I5 => \hc_reg[3]_rep__5\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_601_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028280020002440"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[0]_rep__6\,
      I2 => sel(1),
      I3 => \hc_reg[3]_rep__5\,
      I4 => \^sel_0\(0),
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_602_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0167775400000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => sel(1),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \vc_reg[3]_37\(0),
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_603_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_604\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E022000090330000"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => sel(1),
      I4 => \hc_reg[3]_rep__5\,
      I5 => \^sel_0\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_604_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004C43040CC8C00"
    )
        port map (
      I0 => \^sel_0\(0),
      I1 => \hc_reg[2]_rep__1\,
      I2 => \hc_reg[0]_rep__6\,
      I3 => sel(1),
      I4 => \hc_reg[3]_rep__5\,
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_605_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1144000030440080"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \hc_reg[3]_rep__5\,
      I4 => sel(1),
      I5 => \^sel_0\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_606_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020B402A000240"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[3]_rep__5\,
      I4 => sel(1),
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_607_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000400020006801"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => sel(1),
      I4 => \hc_reg[3]_rep__5\,
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_608_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BA55"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \^sel_0\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \vc_reg[3]_37\(0),
      I4 => sel(1),
      I5 => \hc_reg[3]_rep__5\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_609_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[8]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540413158800"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => sel(1),
      I5 => \hc_reg[3]_rep__5\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[8]_i_610_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \vc_reg[3]_37\(0),
      I1 => \^sel_0\(0),
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[3]_rep__12\,
      I4 => \hc_reg[0]_rep__12\,
      I5 => \hc_reg[2]_rep__9\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_159_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFBFBFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_206_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \vc_reg[3]_37\(0),
      I3 => \hc_reg[3]_rep__12_0\,
      I4 => \hc_reg[0]_rep__12\,
      I5 => \hc_reg[2]_rep__9\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_160_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \hc_reg[2]_rep__9\,
      I1 => \hc_reg[0]_rep__12\,
      I2 => \hc_reg[3]_rep__12_0\,
      I3 => \^sel_0\(0),
      I4 => \vc_reg[3]_37\(0),
      I5 => \hc_reg[4]_rep__4\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_161_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_208_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_209_n_0\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_162_n_0\,
      S => \hc_reg[4]_rep__4\
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFF7FF"
    )
        port map (
      I0 => \hc_reg[0]_rep__12\,
      I1 => \hc_reg[3]_rep__12\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \^sel_0\(0),
      I4 => \vc_reg[3]_37\(0),
      I5 => \hc_reg[2]_rep__9\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_163_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[1]_rep__1\,
      I2 => \^sel_0\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_206_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFDF"
    )
        port map (
      I0 => \hc_reg[2]_rep__9\,
      I1 => \hc_reg[0]_rep__12\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[3]_rep__12\,
      I4 => \^sel_0\(0),
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_208_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \vc_reg[3]_37\(0),
      I1 => \^sel_0\(0),
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[3]_rep__12\,
      I4 => \hc_reg[0]_rep__12\,
      I5 => \hc_reg[2]_rep__9\,
      O => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_209_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_80_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_81_n_0\,
      O => p_0_out(9),
      S => \vc_reg[3]_37\(2)
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBB00F0FFF0FF"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_159_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_160_n_0\,
      I3 => \vc_reg[3]_37\(1),
      I4 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_161_n_0\,
      I5 => \^sel_0\(1),
      O => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_80_n_0\
    );
\p_0_out_inferred__0/nxt_pixel_reg[9]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA0CFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_161_n_0\,
      I1 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_162_n_0\,
      I2 => \vc_reg[3]_37\(1),
      I3 => \hc_reg[4]_rep__4\,
      I4 => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_163_n_0\,
      I5 => \^sel_0\(1),
      O => \p_0_out_inferred__0/nxt_pixel_reg[9]_i_81_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[0]_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \vc_reg[3]_37\(1),
      I2 => \^_rgb_pixel_reg[2]_6\,
      I3 => \hc_reg[0]_rep\,
      I4 => sel(2),
      O => \p_0_out_inferred__1/nxt_pixel_reg[0]_i_122_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[0]_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => sel(2),
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[0]_i_231_n_0\,
      I2 => \hc_reg[4]_rep__9\,
      I3 => \vc_reg[3]_37\(0),
      I4 => \^_rgb_pixel_reg[0]_4\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[0]_i_123_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[0]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880800800000000"
    )
        port map (
      I0 => \hc_reg[0]_rep\,
      I1 => \^_rgb_pixel_reg[2]_6\,
      I2 => \^q\(3),
      I3 => \vc_reg[3]_36\(2),
      I4 => \vc_reg[2]\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[0]_i_231_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800F800000000000"
    )
        port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[0]_i_122_n_0\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \vc_reg[3]_37\(2),
      I3 => \^sel_0\(1),
      I4 => \p_0_out_inferred__1/nxt_pixel_reg[0]_i_123_n_0\,
      I5 => \hc_reg[3]_rep_1\,
      O => \_rgb_pixel_reg[0]_3\
    );
\p_0_out_inferred__1/nxt_pixel_reg[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sel(2),
      I1 => \hc_reg[0]_rep\,
      I2 => \vc_reg[3]_37\(1),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[4]_rep__9\,
      O => \^_rgb_pixel_reg[0]_4\
    );
\p_0_out_inferred__1/nxt_pixel_reg[2]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel(2),
      I1 => \hc_reg[0]_rep\,
      I2 => \vc_reg[3]_37\(1),
      I3 => \^_rgb_pixel_reg[2]_6\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[4]_rep__9\,
      O => \_rgb_pixel_reg[2]_9\
    );
\p_0_out_inferred__1/nxt_pixel_reg[4]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000300"
    )
        port map (
      I0 => \hc_reg[4]_rep__0\,
      I1 => \hc_reg[1]_rep__14\,
      I2 => \vc_reg[3]_37\(1),
      I3 => \^sel_0\(0),
      I4 => \hc_reg[0]_rep__0\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_119_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[4]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000040"
    )
        port map (
      I0 => \hc_reg[1]_rep__14\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[3]_37\(1),
      I3 => \hc_reg[0]_rep__0\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[4]_rep__0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_120_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[4]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000102000"
    )
        port map (
      I0 => \hc_reg[1]_rep__14\,
      I1 => \vc_reg[3]_37\(1),
      I2 => \^sel_0\(0),
      I3 => \hc_reg[0]_rep__0\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[4]_rep__0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_121_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[4]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00080000000000"
    )
        port map (
      I0 => \hc_reg[2]_rep__13\,
      I1 => \hc_reg[1]_rep__14\,
      I2 => \vc_reg[3]_37\(1),
      I3 => \^sel_0\(0),
      I4 => \hc_reg[0]_rep__0\,
      I5 => \hc_reg[4]_rep__0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_122_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[4]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \hc_reg[2]_rep__13\,
      I1 => \hc_reg[0]_rep__0\,
      I2 => \vc_reg[3]_37\(1),
      I3 => \^sel_0\(0),
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[4]_rep__0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_123_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_46_n_0\,
      I1 => \vc_reg[3]_37\(2),
      I2 => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_47_n_0\,
      I3 => \hc_reg[3]_rep__0\,
      I4 => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_48_n_0\,
      I5 => \^sel_0\(1),
      O => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_21_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[4]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80803000"
    )
        port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_119_n_0\,
      I1 => \hc_reg[3]_rep__0\,
      I2 => \vc_reg[3]_37\(0),
      I3 => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_120_n_0\,
      I4 => \^sel_0\(1),
      O => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_46_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[4]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_121_n_0\,
      I1 => \^sel_0\(1),
      I2 => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_122_n_0\,
      I3 => \vc_reg[3]_37\(0),
      I4 => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_123_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_47_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[4]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000208000000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__0\,
      I1 => \hc_reg[0]_rep__0\,
      I2 => \nxt_pixel_reg[4]_i_124_n_0\,
      I3 => \hc_reg[1]_rep__14\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \vc_reg[3]_37\(0),
      O => \p_0_out_inferred__1/nxt_pixel_reg[4]_i_48_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_267_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_268_n_0\,
      I2 => \hc_reg[3]_rep_1\,
      I3 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_269_n_0\,
      I4 => \^sel_0\(1),
      I5 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_270_n_0\,
      O => \_rgb_pixel_reg[8]_1\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_271_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_272_n_0\,
      I2 => \hc_reg[3]_rep_1\,
      I3 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_273_n_0\,
      I4 => \^sel_0\(1),
      I5 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_274_n_0\,
      O => \_rgb_pixel_reg[8]_2\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_267\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_487_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_488_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_267_n_0\,
      S => \vc_reg[3]_37\(0)
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_268\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_489_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_490_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_268_n_0\,
      S => \vc_reg[3]_37\(0)
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_269\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_491_n_0\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_492_n_0\,
      I3 => \hc_reg[4]_rep__10\,
      I4 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_493_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_269_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_270\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_494_n_0\,
      I1 => \vc_reg[3]_37\(0),
      I2 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_495_n_0\,
      I3 => \hc_reg[4]_rep__10\,
      I4 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_496_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_270_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_271\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_497_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_498_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_271_n_0\,
      S => \vc_reg[3]_37\(0)
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_272\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_499_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_500_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_272_n_0\,
      S => \vc_reg[3]_37\(0)
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_273\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_501_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_502_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_273_n_0\,
      S => \vc_reg[3]_37\(0)
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_274\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_503_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_504_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_274_n_0\,
      S => \vc_reg[3]_37\(0)
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_487\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_611_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_612_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_487_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_488\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_613_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_614_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_488_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_489\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_615_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_616_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_489_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_490\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_617_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_618_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_490_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F0000E000E01F00"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \hc_reg[0]_rep\,
      I2 => \hc_reg[2]_rep__1\,
      I3 => \^sel_0\(0),
      I4 => \nxt_pixel_reg[8]_i_619_n_0\,
      I5 => \vc_reg[2]\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_491_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22181822251A1A25"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \^sel_0\(0),
      I2 => \hc_reg[1]_rep__15\,
      I3 => \nxt_pixel_reg[8]_i_619_n_0\,
      I4 => \vc_reg[2]\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_492_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228000000000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \^q\(3),
      I2 => \vc_reg[3]_36\(2),
      I3 => \vc_reg[2]\,
      I4 => \hc_reg[0]_rep\,
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_493_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00A000000000110"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \nxt_pixel_reg[8]_i_619_n_0\,
      I3 => \vc_reg[2]\,
      I4 => \^sel_0\(0),
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_494_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044000000220"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \nxt_pixel_reg[8]_i_619_n_0\,
      I3 => \vc_reg[2]\,
      I4 => \^sel_0\(0),
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_495_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000822800000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \^q\(3),
      I2 => \vc_reg[3]_36\(2),
      I3 => \vc_reg[2]\,
      I4 => \^sel_0\(0),
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_496_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_497\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_620_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_621_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_497_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_498\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_622_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_623_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_498_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_499\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_624_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_625_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_499_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_500\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_626_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_627_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_500_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_501\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_628_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_629_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_501_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_502\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_630_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_631_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_502_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_503\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_632_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_633_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_503_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_504\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_634_n_0\,
      I1 => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_635_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_504_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A5A655A65655A"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \^sel_0\(0),
      I2 => \hc_reg[1]_rep__15\,
      I3 => \vc_reg[2]\,
      I4 => \vc_reg[3]_36\(2),
      I5 => \^q\(3),
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_611_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141412800000000"
    )
        port map (
      I0 => \^sel_0\(0),
      I1 => \vc_reg[2]\,
      I2 => \nxt_pixel_reg[8]_i_619_n_0\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_612_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C3008200000000"
    )
        port map (
      I0 => \hc_reg[0]_rep\,
      I1 => \nxt_pixel_reg[8]_i_619_n_0\,
      I2 => \vc_reg[2]\,
      I3 => \^sel_0\(0),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_613_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_614\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A00000B5B500"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \hc_reg[1]_rep__15\,
      I3 => \nxt_pixel_reg[8]_i_619_n_0\,
      I4 => \vc_reg[2]\,
      I5 => \^sel_0\(0),
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_614_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE000000AA00000"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \nxt_pixel_reg[8]_i_619_n_0\,
      I3 => \vc_reg[2]\,
      I4 => \^sel_0\(0),
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_615_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228000000000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \^q\(3),
      I2 => \vc_reg[3]_36\(2),
      I3 => \vc_reg[2]\,
      I4 => \^sel_0\(0),
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_616_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400A0A4000080800"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \^sel_0\(0),
      I3 => \nxt_pixel_reg[8]_i_619_n_0\,
      I4 => \vc_reg[2]\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_617_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF15AFAF15"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \hc_reg[1]_rep__15\,
      I3 => \nxt_pixel_reg[8]_i_619_n_0\,
      I4 => \vc_reg[2]\,
      I5 => \^sel_0\(0),
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_618_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008A00A00000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \hc_reg[0]_rep\,
      I2 => \nxt_pixel_reg[8]_i_619_n_0\,
      I3 => \vc_reg[2]\,
      I4 => \^sel_0\(0),
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_620_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_621\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002200000"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[2]\,
      I3 => \nxt_pixel_reg[8]_i_619_n_0\,
      I4 => \hc_reg[0]_rep\,
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_621_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_622\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \^sel_0\(0),
      I2 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_622_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_623\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00C080C0800F00"
    )
        port map (
      I0 => \hc_reg[0]_rep\,
      I1 => \hc_reg[1]_rep__15\,
      I2 => \hc_reg[2]_rep__1\,
      I3 => \^sel_0\(0),
      I4 => \nxt_pixel_reg[8]_i_619_n_0\,
      I5 => \vc_reg[2]\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_623_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DFF0DFF0000"
    )
        port map (
      I0 => \hc_reg[0]_rep\,
      I1 => \^sel_0\(0),
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[2]_rep__1\,
      I4 => \vc_reg[2]\,
      I5 => \nxt_pixel_reg[8]_i_619_n_0\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_624_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_625\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014141400000000"
    )
        port map (
      I0 => \^sel_0\(0),
      I1 => \vc_reg[2]\,
      I2 => \nxt_pixel_reg[8]_i_619_n_0\,
      I3 => \hc_reg[1]_rep__15\,
      I4 => \hc_reg[0]_rep\,
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_625_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_626\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D3C693C28282828"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \nxt_pixel_reg[8]_i_619_n_0\,
      I2 => \vc_reg[2]\,
      I3 => \^sel_0\(0),
      I4 => \hc_reg[0]_rep\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_626_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_627\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000600F999"
    )
        port map (
      I0 => \vc_reg[2]\,
      I1 => \nxt_pixel_reg[8]_i_619_n_0\,
      I2 => \hc_reg[0]_rep\,
      I3 => \^sel_0\(0),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_627_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_628\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AA00BB0"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \nxt_pixel_reg[8]_i_619_n_0\,
      I3 => \vc_reg[2]\,
      I4 => \^sel_0\(0),
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_628_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_629\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \^sel_0\(0),
      I2 => \vc_reg[2]\,
      I3 => \nxt_pixel_reg[8]_i_619_n_0\,
      I4 => \hc_reg[0]_rep\,
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_629_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055550000424200"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \hc_reg[1]_rep__15\,
      I3 => \nxt_pixel_reg[8]_i_619_n_0\,
      I4 => \vc_reg[2]\,
      I5 => \^sel_0\(0),
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_630_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882000000000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \vc_reg[2]\,
      I2 => \nxt_pixel_reg[8]_i_619_n_0\,
      I3 => \^sel_0\(0),
      I4 => \hc_reg[0]_rep\,
      I5 => \hc_reg[2]_rep__1\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_631_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E0A00000A0"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \^sel_0\(0),
      I3 => \nxt_pixel_reg[8]_i_619_n_0\,
      I4 => \vc_reg[2]\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_632_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03030C080404080"
    )
        port map (
      I0 => \hc_reg[0]_rep\,
      I1 => \hc_reg[2]_rep__1\,
      I2 => \^sel_0\(0),
      I3 => \vc_reg[2]\,
      I4 => \nxt_pixel_reg[8]_i_619_n_0\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_633_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04404004B44B4BB4"
    )
        port map (
      I0 => \^sel_0\(0),
      I1 => \hc_reg[2]_rep__1\,
      I2 => \^q\(3),
      I3 => \vc_reg[3]_36\(2),
      I4 => \vc_reg[2]\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_634_n_0\
    );
\p_0_out_inferred__1/nxt_pixel_reg[8]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A06060A08121208"
    )
        port map (
      I0 => \hc_reg[2]_rep__1\,
      I1 => \hc_reg[1]_rep__15\,
      I2 => \^sel_0\(0),
      I3 => \vc_reg[2]\,
      I4 => \nxt_pixel_reg[8]_i_619_n_0\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__1/nxt_pixel_reg[8]_i_635_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[0]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \sel__2\(2),
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_88_n_0\,
      I2 => \^_rgb_pixel_reg[3]_1\(1),
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \p_0_out_inferred__10/nxt_pixel_reg[1]_i_36_n_0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[0]_i_108_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_1\(1),
      I1 => \hc_reg[3]_rep__7\,
      I2 => \p_0_out_inferred__10/nxt_pixel_reg[0]_i_200_n_0\,
      I3 => \hc_reg[4]_rep__8\,
      I4 => \sel__2\(2),
      I5 => \^_rgb_pixel_reg[1]_2\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[0]_i_109_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[0]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880800800000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__6\,
      I1 => \hc_reg[2]_rep__3\,
      I2 => \^_rgb_pixel_reg[3]_0\(3),
      I3 => \vc_reg[3]_36\(2),
      I4 => \vc_reg[2]_2\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__10/nxt_pixel_reg[0]_i_200_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[0]_i_108_n_0\,
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[0]_i_109_n_0\,
      O => \_rgb_pixel_reg[0]_11\,
      S => \hc_reg[4]\(0)
    );
\p_0_out_inferred__10/nxt_pixel_reg[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \sel__2\(2),
      I1 => \hc_reg[4]_rep__8\,
      I2 => \p_0_out_inferred__10/nxt_pixel_reg[1]_i_72_n_0\,
      I3 => \sel__2\(0),
      I4 => \hc_reg[3]_rep__7\,
      I5 => \^_rgb_pixel_reg[3]_1\(1),
      O => \p_0_out_inferred__10/nxt_pixel_reg[1]_i_36_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[1]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001441"
    )
        port map (
      I0 => \hc_reg[2]_rep__4\,
      I1 => \vc_reg[2]_2\,
      I2 => \vc_reg[3]_36\(2),
      I3 => \^_rgb_pixel_reg[3]_0\(3),
      I4 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[1]_i_72_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[2]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_2\,
      I1 => \sel__2\(2),
      I2 => \p_0_out_inferred__10/nxt_pixel_reg[2]_i_83_n_0\,
      I3 => \^_rgb_pixel_reg[3]_1\(1),
      I4 => \hc_reg[4]\(0),
      O => \p_0_out_inferred__10/nxt_pixel_reg[2]_i_37_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[2]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[4]_rep__8\,
      I1 => \hc_reg[1]_rep__5\,
      I2 => \sel__2\(1),
      I3 => \hc_reg[2]_rep__4\,
      I4 => \sel__2\(0),
      I5 => \hc_reg[3]_rep__7\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[2]_i_83_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_209\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69000000"
    )
        port map (
      I0 => \vc_reg[2]_2\,
      I1 => \vc_reg[3]_36\(2),
      I2 => \^_rgb_pixel_reg[3]_0\(3),
      I3 => \hc_reg[2]_rep__4\,
      I4 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_209_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_210\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__2\(0),
      I1 => \hc_reg[2]_rep__4\,
      I2 => \sel__2\(1),
      I3 => \hc_reg[1]_rep__15\,
      I4 => \hc_reg[4]_rep__2\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_210_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000400020000"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \sel__2\(1),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[4]_rep__2\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_211_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080008000000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__2\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \sel__2\(1),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[3]_rep__0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_212_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004114"
    )
        port map (
      I0 => \hc_reg[2]_rep__4\,
      I1 => \vc_reg[2]_2\,
      I2 => \vc_reg[3]_36\(2),
      I3 => \^_rgb_pixel_reg[3]_0\(3),
      I4 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_213_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_84_n_0\,
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_85_n_0\,
      O => \_rgb_pixel_reg[4]_7\,
      S => \^_rgb_pixel_reg[1]_2\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_86_n_0\,
      I1 => \^_rgb_pixel_reg[3]_1\(1),
      I2 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_87_n_0\,
      I3 => \sel__2\(2),
      I4 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_88_n_0\,
      I5 => \^_rgb_pixel_reg[1]_2\,
      O => \_rgb_pixel_reg[4]_8\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \sel__2\(2),
      I1 => \hc_reg[4]_rep__2\,
      I2 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_209_n_0\,
      I3 => \sel__2\(0),
      I4 => \hc_reg[3]_rep__0\,
      I5 => \^_rgb_pixel_reg[3]_1\(1),
      O => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_84_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800F0FFF000"
    )
        port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_210_n_0\,
      I1 => \hc_reg[3]_rep__0\,
      I2 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_211_n_0\,
      I3 => \^_rgb_pixel_reg[3]_1\(1),
      I4 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_212_n_0\,
      I5 => \sel__2\(2),
      O => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_85_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000008080000"
    )
        port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_213_n_0\,
      I1 => \sel__2\(2),
      I2 => \hc_reg[4]_rep__2\,
      I3 => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_209_n_0\,
      I4 => \sel__2\(0),
      I5 => \hc_reg[3]_rep__7\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_86_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000020"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \sel__2\(1),
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[4]_rep__2\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_87_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[4]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__2\(0),
      I1 => \hc_reg[2]_rep__4\,
      I2 => \sel__2\(1),
      I3 => \hc_reg[1]_rep__5\,
      I4 => \hc_reg[3]_rep__7\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[4]_i_88_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_287_n_0\,
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_288_n_0\,
      I2 => \^_rgb_pixel_reg[3]_1\(1),
      I3 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_289_n_0\,
      I4 => \sel__2\(2),
      I5 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_290_n_0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_134_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_1\(1),
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_291_n_0\,
      I2 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_292_n_0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_135_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_293_n_0\,
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_294_n_0\,
      I2 => \^_rgb_pixel_reg[3]_1\(1),
      I3 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_295_n_0\,
      I4 => \sel__2\(2),
      I5 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_296_n_0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_136_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_1\(1),
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_297_n_0\,
      I2 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_298_n_0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_137_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0100280013000A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__2\(0),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \sel__2\(1),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_287_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000004414022220"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__2\(1),
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_288_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2032269205052180"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__2\(0),
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__2\(1),
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_289_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820282000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \sel__2\(0),
      I2 => \sel__2\(1),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_290_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_529_n_0\,
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_530_n_0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_291_n_0\,
      S => \sel__2\(2)
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_531_n_0\,
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_532_n_0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_292_n_0\,
      S => \sel__2\(2)
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800A000000721000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[1]_rep__8\,
      I2 => \sel__2\(1),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \sel__2\(0),
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_293_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8015300100000A28"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[1]_rep__8\,
      I2 => \hc_reg[2]_rep__0\,
      I3 => \sel__2\(1),
      I4 => \sel__2\(0),
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_294_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2306856200512800"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__2\(0),
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__2\(1),
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_295_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820002000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \sel__2\(0),
      I2 => \sel__2\(1),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_296_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_533_n_0\,
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_534_n_0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_297_n_0\,
      S => \sel__2\(2)
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_535_n_0\,
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_536_n_0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_298_n_0\,
      S => \sel__2\(2)
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00080810004000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__2\(1),
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_529_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2560651800208020"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__2\(1),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_530_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C422080030CE4220"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__2\(1),
      I4 => \hc_reg[2]_rep__1\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_531_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8018420001000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__2\(0),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \sel__2\(1),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_532_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8000C8814000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__2\(1),
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_533_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"252061188020A020"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__2\(1),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_534_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C808344120008228"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \sel__2\(1),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[1]_rep__8\,
      I4 => \sel__2\(0),
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_535_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002010150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[2]_rep__0\,
      I3 => \sel__2\(0),
      I4 => \sel__2\(1),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_536_n_0\
    );
\p_0_out_inferred__10/nxt_pixel_reg[8]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_134_n_0\,
      I1 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_135_n_0\,
      I2 => \hc_reg[4]\(0),
      I3 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_136_n_0\,
      I4 => \^_rgb_pixel_reg[3]_1\(0),
      I5 => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_137_n_0\,
      O => \p_0_out_inferred__10/nxt_pixel_reg[8]_i_68_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_77_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_185_n_0\,
      I2 => \sel__3\(1),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_186_n_0\,
      I4 => \^_rgb_pixel_reg[2]_5\(1),
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_187_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_102_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_188_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_189_n_0\,
      I2 => \sel__3\(1),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_190_n_0\,
      I4 => \^_rgb_pixel_reg[2]_5\(1),
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_191_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_103_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_185\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_284_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_285_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_185_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_186\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_286_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_287_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_186_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_187\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_288_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_289_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_187_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_290_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_291_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_188_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_292_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_293_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_189_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_294_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_295_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_190_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_296_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_297_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_191_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF84682FFFEFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__9\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_284_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7FF7FFF7F1AFB1D"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \^_rgb_pixel_reg[2]_7\,
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__4\,
      I4 => \hc_reg[0]_rep__9\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_285_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5F5FADDFFFF28AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[0]_rep__9\,
      I2 => \^_rgb_pixel_reg[2]_7\,
      I3 => \sel__3\(0),
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_286_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC55FD7CBF55BBD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__4\,
      I4 => \^_rgb_pixel_reg[2]_7\,
      I5 => \hc_reg[0]_rep__9\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_287_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FDED75FD75FD7D7"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[0]_rep__9\,
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__4\,
      I4 => \^_rgb_pixel_reg[2]_7\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_288_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF86BE8E8F1F7E4E"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[1]_rep__4\,
      I3 => \hc_reg[0]_rep__9\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \^_rgb_pixel_reg[2]_7\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_289_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFE4EFAEFBABFFB"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[1]_rep__4\,
      I4 => \^_rgb_pixel_reg[2]_7\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_290_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557A4D1FFA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_7\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__4\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_291_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAEF8F0AEABF870"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__4\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_292_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A6D3FFA0BC3FFF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[1]_rep__4\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \^_rgb_pixel_reg[2]_7\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_293_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF7FDDFFDDDFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[1]_rep__4\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \^_rgb_pixel_reg[2]_7\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_294_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[2]_rep__6\,
      I2 => \hc_reg[1]_rep__4\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_295_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B48A8FCEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \hc_reg[1]_rep__4\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_296_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEDEE6FC5DB5DD"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[1]_rep__4\,
      I4 => \^_rgb_pixel_reg[2]_7\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_297_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_102_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[0]_i_103_n_0\,
      O => \_rgb_pixel_reg[0]_12\,
      S => \sel__3\(2)
    );
\p_0_out_inferred__12/nxt_pixel_reg[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000200020"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[10]_i_34_n_0\,
      I1 => \hc_reg[3]_rep_1\,
      I2 => \sel__3\(1),
      I3 => \hc_reg[4]\(2),
      I4 => \p_0_out_inferred__12/nxt_pixel_reg[10]_i_35_n_0\,
      I5 => \^_rgb_pixel_reg[2]_5\(1),
      O => \p_0_out_inferred__12/nxt_pixel_reg[10]_i_20_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[10]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \hc_reg[0]_rep__2\,
      I1 => \hc_reg[2]_rep__15\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[10]_i_34_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[10]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \sel__3\(0),
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \hc_reg[2]_rep__15\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[10]_i_35_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_30_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_31_n_0\,
      I2 => \sel__3\(2),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_32_n_0\,
      I4 => \sel__3\(1),
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_34_n_0\,
      O => \^_rgb_pixel_reg[2]_2\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800FF0088FF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_7\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[3]_rep__9\,
      I4 => \hc_reg[2]_rep__5\,
      I5 => \hc_reg[1]_rep__4\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_129_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A45477FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_130_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEAFFBFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \^_rgb_pixel_reg[2]_7\,
      I2 => \sel__3\(0),
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_131_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41025557A4D5FFAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_7\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[2]_rep__5\,
      I5 => \hc_reg[1]_rep__4\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_132_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA22FD55FFFFBBFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \^_rgb_pixel_reg[2]_7\,
      I3 => \sel__3\(0),
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_133_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDBAFFFFFFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_7\,
      I3 => \hc_reg[2]_rep__5\,
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[0]_rep__10\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_134_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDED75FD75FD757"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[2]_rep__5\,
      I3 => \hc_reg[1]_rep__4\,
      I4 => \^_rgb_pixel_reg[2]_7\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_135_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8BBFFFF81FFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[2]_rep__5\,
      I4 => \hc_reg[1]_rep__4\,
      I5 => \^_rgb_pixel_reg[2]_7\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_136_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAADDFFFFAAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[0]_rep__9\,
      I2 => \^_rgb_pixel_reg[2]_7\,
      I3 => \sel__3\(0),
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_137_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAFFFF5457"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_7\,
      I3 => \hc_reg[0]_rep__9\,
      I4 => \hc_reg[2]_rep__5\,
      I5 => \hc_reg[1]_rep__4\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_138_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_71_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_72_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_30_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_73_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_74_n_0\,
      I2 => \^_rgb_pixel_reg[2]_5\(1),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_75_n_0\,
      I4 => \hc_reg[4]_rep__7\,
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_76_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_31_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_77_n_0\,
      I1 => \^_rgb_pixel_reg[2]_5\(1),
      I2 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_78_n_0\,
      I3 => \hc_reg[4]_rep__7\,
      I4 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_79_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_32_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_80_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_81_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_34_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_129_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_130_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_71_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_131_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_132_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_72_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[2]_rep__6\,
      I2 => \hc_reg[1]_rep__4\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_73_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB57FD5FFD5DFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[1]_rep__4\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \^_rgb_pixel_reg[2]_7\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_74_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE6ECA45D5D"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_75_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B4AAAFEEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \hc_reg[1]_rep__4\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_76_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_133_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_134_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_77_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577F2EAEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[1]_rep__4\,
      I1 => \^_rgb_pixel_reg[2]_7\,
      I2 => \hc_reg[2]_rep__5\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \sel__3\(0),
      I5 => \hc_reg[3]_rep__9\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_78_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60A84AFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \^_rgb_pixel_reg[2]_7\,
      I2 => \sel__3\(0),
      I3 => \hc_reg[1]_rep__4\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_79_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_135_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_136_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_80_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[2]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_137_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_138_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_81_n_0\,
      S => \hc_reg[4]_rep__7\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_193_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_194_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_149_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_150\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_195_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_196_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_150_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"840A820A020A2208"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[1]_rep__12\,
      I4 => \^_rgb_pixel_reg[2]_5\(0),
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_151_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010119135BA2A2"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_152_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A484B55501150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[2]_rep__12\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[1]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_153_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200450000004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_5\(0),
      I3 => \hc_reg[1]_rep__12\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[0]_rep__2\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_154_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45DD02AA00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \^_rgb_pixel_reg[2]_5\(0),
      I3 => \sel__3\(0),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_155_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880D15100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__12\,
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[0]_rep__2\,
      I4 => \sel__3\(0),
      I5 => \hc_reg[3]_rep__1\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_156_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_157\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_197_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_198_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_157_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_158\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_199_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_200_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_158_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF00FF7700"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_5\(0),
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \hc_reg[3]_rep__1\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_193_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5F5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_194_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000154000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \sel__3\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_195_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA85B2A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_5\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_196_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002128A028A028A8"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[1]_rep__12\,
      I4 => \^_rgb_pixel_reg[2]_5\(0),
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_197_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"374400007E000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \hc_reg[2]_rep__12\,
      I4 => \hc_reg[1]_rep__12\,
      I5 => \^_rgb_pixel_reg[2]_5\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_198_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000552200005555"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \^_rgb_pixel_reg[2]_5\(0),
      I3 => \sel__3\(0),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_199_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001115ABA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_5\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_200_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_83_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_84_n_0\,
      I2 => \sel__3\(2),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_85_n_0\,
      I4 => \sel__3\(1),
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_86_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_36_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_149_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_150_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_83_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_107_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_151_n_0\,
      I2 => \^_rgb_pixel_reg[2]_5\(1),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_152_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_153_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_84_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_154_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_155_n_0\,
      I2 => \^_rgb_pixel_reg[2]_5\(1),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_156_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_114_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_85_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[3]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_157_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_158_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[3]_i_86_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_166\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_327_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_328_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_166_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_329_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_330_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_167_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AFF59B5FFFDD5F7"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \^_rgb_pixel_reg[2]_7\,
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__4\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_168_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF7F7ECB55FDF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_169_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"567AFFFFBABBEFAF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_170_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFAA7FFDBFAFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \^_rgb_pixel_reg[2]_7\,
      I2 => \sel__3\(0),
      I3 => \hc_reg[1]_rep__4\,
      I4 => \hc_reg[2]_rep__5\,
      I5 => \hc_reg[0]_rep__10\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_171_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8CFF33FCFFCFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_7\,
      I1 => \hc_reg[3]_rep__9\,
      I2 => \hc_reg[0]_rep__10\,
      I3 => \sel__3\(0),
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_172_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBF7FFF7DF5F57F"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[1]_rep__4\,
      I3 => \hc_reg[2]_rep__5\,
      I4 => \^_rgb_pixel_reg[2]_7\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_173_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_174\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_331_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_332_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_174_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_333_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_334_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_175_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_63_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_64_n_0\,
      I2 => \sel__3\(2),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_65_n_0\,
      I4 => \sel__3\(1),
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_66_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_27_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAE9FCFD71"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_327_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A3A6DC73FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_328_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEBFFBB7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_7\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_329_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557AE95FF28"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_7\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__5\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_330_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FED776F777FD77"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \hc_reg[2]_rep__5\,
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[0]_rep\,
      I4 => \^_rgb_pixel_reg[2]_7\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_331_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8EBFFFAFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__5\,
      I5 => \^_rgb_pixel_reg[2]_7\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_332_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF78ADFFFFEAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \hc_reg[0]_rep\,
      I2 => \sel__3\(0),
      I3 => \^_rgb_pixel_reg[2]_7\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_333_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF5DFFB3FF57"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_7\,
      I3 => \hc_reg[2]_rep__5\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_334_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_166_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_167_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_63_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_73_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_168_n_0\,
      I2 => \^_rgb_pixel_reg[2]_5\(1),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_169_n_0\,
      I4 => \hc_reg[4]_rep__2\,
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_170_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_64_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_171_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_172_n_0\,
      I2 => \^_rgb_pixel_reg[2]_5\(1),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_173_n_0\,
      I4 => \hc_reg[4]_rep__2\,
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[2]_i_79_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_65_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[4]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_174_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_175_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[4]_i_66_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_171_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_172_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_105_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_173_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_174_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_106_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C08C1C008028080"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[2]_rep__12\,
      I2 => \hc_reg[1]_rep__12\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_107_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A50AA64A000A2A08"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[1]_rep__12\,
      I4 => \hc_reg[0]_rep__2\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_108_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013015B08A008A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \hc_reg[2]_rep__12\,
      I4 => \^_rgb_pixel_reg[2]_5\(0),
      I5 => \hc_reg[1]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_109_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A985000045441050"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_110_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0255008002504000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \sel__3\(0),
      I3 => \hc_reg[2]_rep__12\,
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[0]_rep__2\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_111_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"307300CC03003000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_5\(0),
      I1 => \hc_reg[3]_rep__1\,
      I2 => \hc_reg[0]_rep__2\,
      I3 => \sel__3\(0),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_112_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4008000802A00AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[1]_rep__12\,
      I4 => \^_rgb_pixel_reg[2]_5\(0),
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_113_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009F57B500000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \sel__3\(0),
      I3 => \hc_reg[1]_rep__12\,
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_114_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_175_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_176_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_115_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_177_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_178_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_116_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_39_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_40_n_0\,
      I2 => \sel__3\(2),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_41_n_0\,
      I4 => \sel__3\(1),
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_42_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_15_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005653555522AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_171_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85C5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_172_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000155080"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \sel__3\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_173_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA8516A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_5\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_174_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0901288908880A88"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[2]_rep__12\,
      I2 => \hc_reg[1]_rep__12\,
      I3 => \hc_reg[0]_rep__2\,
      I4 => \^_rgb_pixel_reg[2]_5\(0),
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_175_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3744000054000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \hc_reg[2]_rep__12\,
      I4 => \hc_reg[1]_rep__12\,
      I5 => \^_rgb_pixel_reg[2]_5\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_176_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D75200001555"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \sel__3\(0),
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_177_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000733CCC8"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_5\(0),
      I1 => \hc_reg[3]_rep__1\,
      I2 => \hc_reg[0]_rep__2\,
      I3 => \sel__3\(0),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_178_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_105_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_106_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_39_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_107_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_108_n_0\,
      I2 => \^_rgb_pixel_reg[2]_5\(1),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_109_n_0\,
      I4 => \hc_reg[4]_rep__1\,
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_110_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_40_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_111_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_112_n_0\,
      I2 => \^_rgb_pixel_reg[2]_5\(1),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_113_n_0\,
      I4 => \hc_reg[4]_rep__1\,
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_114_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_41_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[5]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_115_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_116_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[5]_i_42_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_105\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_199_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_200_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_105_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_201_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_202_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_106_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_203_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_204_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_107_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_108\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_205_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_206_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_108_n_0\,
      S => \^_rgb_pixel_reg[2]_5\(1)
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_199\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_367_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_368_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_199_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_200\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_369_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_370_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_200_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_201\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_371_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_372_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_201_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_202\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_373_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_374_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_202_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_203\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_375_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_376_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_203_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_377_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_378_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_204_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_379_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_380_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_205_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_381_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_382_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_206_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004122000115A20"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[1]_rep__8\,
      I3 => \hc_reg[0]_rep__5\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \^_rgb_pixel_reg[2]_5\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_367_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0152FA280020060"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \sel__3\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_368_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15005000001080"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \sel__3\(0),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[0]_rep__5\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_369_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADBC561A00A00505"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_370_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8901000045441010"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_371_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051011100A00880"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \hc_reg[2]_rep__0\,
      I4 => \^_rgb_pixel_reg[2]_5\(0),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_372_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D0A044000020A00"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[0]_rep__6\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_373_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004801026A000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_5\(0),
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_374_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515397C00000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[0]_rep__5\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_375_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800D35100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__8\,
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[0]_rep__5\,
      I4 => \sel__3\(0),
      I5 => \hc_reg[3]_rep__4\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_376_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5615222A00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_5\(0),
      I3 => \hc_reg[0]_rep__5\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_377_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101014102020A000"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \hc_reg[2]_rep__0\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \hc_reg[0]_rep__5\,
      I4 => \^_rgb_pixel_reg[2]_5\(0),
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_378_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010A00422A020040"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_5\(0),
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_379_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000034004001"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[1]_rep__8\,
      I4 => \^_rgb_pixel_reg[2]_5\(0),
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_380_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021213121"
    )
        port map (
      I0 => \hc_reg[2]_rep__0\,
      I1 => \hc_reg[1]_rep__8\,
      I2 => \sel__3\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \^_rgb_pixel_reg[2]_5\(0),
      I5 => \hc_reg[3]_rep__4\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_381_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010044001115A808"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__3\(0),
      I2 => \^_rgb_pixel_reg[2]_5\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_382_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_105_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_106_n_0\,
      I2 => \sel__3\(2),
      I3 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_107_n_0\,
      I4 => \sel__3\(1),
      I5 => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_108_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[8]_i_55_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \sel__3\(0),
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_133_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFCFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_198_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \sel__3\(0),
      I3 => \hc_reg[1]_rep__0_2\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_134_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__13\,
      I1 => \hc_reg[0]_rep__13\,
      I2 => \hc_reg[1]_rep__0_2\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \sel__3\(0),
      I5 => \hc_reg[4]_rep__4\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_135_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_200_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_201_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_136_n_0\,
      S => \hc_reg[4]_rep__4\
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[0]_rep__13\,
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \sel__3\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_137_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_5\(0),
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[0]_rep__13\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_198_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFBF"
    )
        port map (
      I0 => \hc_reg[0]_rep__13\,
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \sel__3\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_200_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \sel__3\(0),
      I1 => \^_rgb_pixel_reg[2]_5\(0),
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_201_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_68_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_69_n_0\,
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_27_n_0\,
      S => \sel__3\(2)
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBB00F0FFF0FF"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_133_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_134_n_0\,
      I3 => \sel__3\(1),
      I4 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_135_n_0\,
      I5 => \^_rgb_pixel_reg[2]_5\(1),
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_68_n_0\
    );
\p_0_out_inferred__12/nxt_pixel_reg[9]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA0CFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_135_n_0\,
      I1 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_136_n_0\,
      I2 => \sel__3\(1),
      I3 => \hc_reg[4]_rep__4\,
      I4 => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_137_n_0\,
      I5 => \^_rgb_pixel_reg[2]_5\(1),
      O => \p_0_out_inferred__12/nxt_pixel_reg[9]_i_69_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[0]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \sel__3\(2),
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_75_n_0\,
      I2 => \^_rgb_pixel_reg[2]_5\(1),
      I3 => \^_rgb_pixel_reg[2]_5\(0),
      I4 => \^_rgb_pixel_reg[1]_4\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[0]_i_100_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_5\(1),
      I1 => \hc_reg[3]_rep__9\,
      I2 => \p_0_out_inferred__13/nxt_pixel_reg[0]_i_184_n_0\,
      I3 => \hc_reg[4]_rep__7\,
      I4 => \sel__3\(2),
      I5 => \^_rgb_pixel_reg[2]_5\(0),
      O => \p_0_out_inferred__13/nxt_pixel_reg[0]_i_101_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[0]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880800800000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__4\,
      I1 => \hc_reg[2]_rep__5\,
      I2 => \^_rgb_pixel_reg[1]_0\(3),
      I3 => \vc_reg[3]_36\(2),
      I4 => \vc_reg[2]_3\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__13/nxt_pixel_reg[0]_i_184_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[0]_i_100_n_0\,
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[0]_i_101_n_0\,
      O => \_rgb_pixel_reg[0]_13\,
      S => \hc_reg[4]\(0)
    );
\p_0_out_inferred__13/nxt_pixel_reg[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \sel__3\(2),
      I1 => \hc_reg[4]_rep__7\,
      I2 => \p_0_out_inferred__13/nxt_pixel_reg[1]_i_53_n_0\,
      I3 => \sel__3\(0),
      I4 => \hc_reg[3]_rep__9\,
      I5 => \^_rgb_pixel_reg[2]_5\(1),
      O => \^_rgb_pixel_reg[1]_4\
    );
\p_0_out_inferred__13/nxt_pixel_reg[1]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001441"
    )
        port map (
      I0 => \hc_reg[2]_rep__5\,
      I1 => \vc_reg[2]_3\,
      I2 => \vc_reg[3]_36\(2),
      I3 => \^_rgb_pixel_reg[1]_0\(3),
      I4 => \hc_reg[1]_rep__4\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[1]_i_53_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[2]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_7\,
      I1 => \sel__3\(2),
      I2 => \p_0_out_inferred__13/nxt_pixel_reg[2]_i_82_n_0\,
      I3 => \^_rgb_pixel_reg[2]_5\(1),
      I4 => \hc_reg[4]\(0),
      O => \p_0_out_inferred__13/nxt_pixel_reg[2]_i_35_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[2]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[4]_rep__7\,
      I1 => \hc_reg[1]_rep__4\,
      I2 => \sel__3\(1),
      I3 => \hc_reg[2]_rep__6\,
      I4 => \sel__3\(0),
      I5 => \hc_reg[3]_rep__9\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[2]_i_82_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69000000"
    )
        port map (
      I0 => \vc_reg[2]_3\,
      I1 => \vc_reg[3]_36\(2),
      I2 => \^_rgb_pixel_reg[1]_0\(3),
      I3 => \hc_reg[2]_rep__5\,
      I4 => \hc_reg[1]_rep__4\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_184_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__3\(0),
      I1 => \hc_reg[2]_rep__5\,
      I2 => \sel__3\(1),
      I3 => \hc_reg[1]_rep__15\,
      I4 => \hc_reg[4]_rep__2\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_185_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000400020000"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[2]_rep__5\,
      I3 => \sel__3\(1),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[4]_rep__2\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_186_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080008000000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__2\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[2]_rep__5\,
      I3 => \sel__3\(1),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[3]_rep__0\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_187_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_188\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004114"
    )
        port map (
      I0 => \hc_reg[2]_rep__5\,
      I1 => \vc_reg[2]_3\,
      I2 => \vc_reg[3]_36\(2),
      I3 => \^_rgb_pixel_reg[1]_0\(3),
      I4 => \hc_reg[1]_rep__4\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_188_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_71_n_0\,
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_72_n_0\,
      O => \_rgb_pixel_reg[4]_9\,
      S => \^_rgb_pixel_reg[2]_5\(0)
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_73_n_0\,
      I1 => \^_rgb_pixel_reg[2]_5\(1),
      I2 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_74_n_0\,
      I3 => \sel__3\(2),
      I4 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_75_n_0\,
      I5 => \^_rgb_pixel_reg[2]_5\(0),
      O => \_rgb_pixel_reg[4]_10\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \sel__3\(2),
      I1 => \hc_reg[4]_rep__2\,
      I2 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_184_n_0\,
      I3 => \sel__3\(0),
      I4 => \hc_reg[3]_rep__0\,
      I5 => \^_rgb_pixel_reg[2]_5\(1),
      O => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_71_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800F0FFF000"
    )
        port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_185_n_0\,
      I1 => \hc_reg[3]_rep__0\,
      I2 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_186_n_0\,
      I3 => \^_rgb_pixel_reg[2]_5\(1),
      I4 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_187_n_0\,
      I5 => \sel__3\(2),
      O => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_72_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000008080000"
    )
        port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_188_n_0\,
      I1 => \sel__3\(2),
      I2 => \hc_reg[4]_rep__2\,
      I3 => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_184_n_0\,
      I4 => \sel__3\(0),
      I5 => \hc_reg[3]_rep__9\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_73_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000020"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__3\(0),
      I2 => \hc_reg[2]_rep__5\,
      I3 => \sel__3\(1),
      I4 => \hc_reg[1]_rep__4\,
      I5 => \hc_reg[4]_rep__2\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_74_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[4]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__3\(0),
      I1 => \hc_reg[2]_rep__5\,
      I2 => \sel__3\(1),
      I3 => \hc_reg[1]_rep__4\,
      I4 => \hc_reg[3]_rep__9\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[4]_i_75_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_207_n_0\,
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_208_n_0\,
      I2 => \^_rgb_pixel_reg[2]_5\(1),
      I3 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_209_n_0\,
      I4 => \sel__3\(2),
      I5 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_210_n_0\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_109_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_5\(1),
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_211_n_0\,
      I2 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_212_n_0\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_110_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_213_n_0\,
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_214_n_0\,
      I2 => \^_rgb_pixel_reg[2]_5\(1),
      I3 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_215_n_0\,
      I4 => \sel__3\(2),
      I5 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_216_n_0\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_111_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_5\(1),
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_217_n_0\,
      I2 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_218_n_0\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_112_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0100280013000A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__3\(0),
      I3 => \hc_reg[2]_rep__1\,
      I4 => \sel__3\(1),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_207_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000004414022220"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__3\(1),
      I4 => \hc_reg[2]_rep__1\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_208_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2032269205052180"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__3\(0),
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[2]_rep__1\,
      I5 => \sel__3\(1),
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_209_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820282000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \sel__3\(0),
      I2 => \sel__3\(1),
      I3 => \hc_reg[2]_rep__1\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_210_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_211\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_383_n_0\,
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_384_n_0\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_211_n_0\,
      S => \sel__3\(2)
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_212\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_385_n_0\,
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_386_n_0\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_212_n_0\,
      S => \sel__3\(2)
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800A000000721000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[1]_rep__8\,
      I2 => \sel__3\(1),
      I3 => \hc_reg[2]_rep__1\,
      I4 => \sel__3\(0),
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_213_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8015300100000A28"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[1]_rep__8\,
      I2 => \hc_reg[2]_rep__1\,
      I3 => \sel__3\(1),
      I4 => \sel__3\(0),
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_214_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2306856200512800"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__3\(0),
      I4 => \hc_reg[2]_rep__1\,
      I5 => \sel__3\(1),
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_215_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820002000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \sel__3\(0),
      I2 => \sel__3\(1),
      I3 => \hc_reg[2]_rep__1\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_216_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_217\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_387_n_0\,
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_388_n_0\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_217_n_0\,
      S => \sel__3\(2)
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_218\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_389_n_0\,
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_390_n_0\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_218_n_0\,
      S => \sel__3\(2)
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00080810004000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__3\(1),
      I4 => \hc_reg[2]_rep__1\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_383_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2560651800208020"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__3\(1),
      I3 => \hc_reg[2]_rep__1\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_384_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C422080030CE4220"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__3\(1),
      I4 => \hc_reg[2]_rep__1\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_385_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8018420001000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__3\(0),
      I3 => \hc_reg[2]_rep__1\,
      I4 => \sel__3\(1),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_386_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8000C8814000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__3\(1),
      I4 => \hc_reg[2]_rep__1\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_387_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"252061188020A020"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__3\(1),
      I3 => \hc_reg[2]_rep__1\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \sel__3\(0),
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_388_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C808344120008228"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \sel__3\(1),
      I2 => \hc_reg[2]_rep__1\,
      I3 => \hc_reg[1]_rep__8\,
      I4 => \sel__3\(0),
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_389_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002010150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[2]_rep__1\,
      I3 => \sel__3\(0),
      I4 => \sel__3\(1),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_390_n_0\
    );
\p_0_out_inferred__13/nxt_pixel_reg[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_109_n_0\,
      I1 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_110_n_0\,
      I2 => \hc_reg[4]\(0),
      I3 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_111_n_0\,
      I4 => \^_rgb_pixel_reg[2]_5\(0),
      I5 => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_112_n_0\,
      O => \p_0_out_inferred__13/nxt_pixel_reg[8]_i_56_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_34_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_35_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_12_n_0\,
      S => \sel__4\(2)
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA22FD55FFFFBBFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => \sel__4\(0),
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_150_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDBAFFFFFFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[0]_rep__10\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_151_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF84682FFFEFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_152_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7FF7FFF7F1AFB1D"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[4]_1\,
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_153_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5F5FADDFFFF28AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => \sel__4\(0),
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_154_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC55FD7CBF55BBD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[4]_1\,
      I5 => \hc_reg[0]_rep__10\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_155_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FDED75FD75FD7D7"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[4]_1\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_156_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF86BE8E8F1F7E4E"
    )
        port map (
      I0 => \hc_reg[3]_rep__9\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[1]_rep__3\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \^_rgb_pixel_reg[4]_1\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_157_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFE4EFAEFBABFFB"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[4]_1\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_158_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557A4D1FFA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_159_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAEF8F0AEABF870"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_160_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A6D3FFA0BC3FFF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \^_rgb_pixel_reg[4]_1\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_161_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF7FDDFFDDDFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \^_rgb_pixel_reg[4]_1\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_162_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[2]_rep__6\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_163_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B48A8FCEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_164_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEDEE6FC5DB5DD"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[4]_1\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_165_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_82_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_83_n_0\,
      I2 => \sel__4\(1),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_84_n_0\,
      I4 => \^_rgb_pixel_reg[0]_2\(1),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_85_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_34_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_86_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_87_n_0\,
      I2 => \sel__4\(1),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_88_n_0\,
      I4 => \^_rgb_pixel_reg[0]_2\(1),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_89_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_35_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_150_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_151_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_82_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_152_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_153_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_83_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_154_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_155_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_84_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_156_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_157_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_85_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_158_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_159_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_86_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_160_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_161_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_87_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_162_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_163_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_88_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[0]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_164_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_165_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_89_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000200020"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[10]_i_40_n_0\,
      I1 => \hc_reg[3]_rep_1\,
      I2 => \sel__4\(1),
      I3 => \hc_reg[4]\(2),
      I4 => \p_0_out_inferred__15/nxt_pixel_reg[10]_i_41_n_0\,
      I5 => \^_rgb_pixel_reg[0]_2\(1),
      O => \p_0_out_inferred__15/nxt_pixel_reg[10]_i_24_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[10]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \hc_reg[0]_rep__2\,
      I1 => \hc_reg[2]_rep__15\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[10]_i_40_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[10]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \sel__4\(0),
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \hc_reg[2]_rep__15\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[10]_i_41_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_182_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_183_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_104_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_184_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_185_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(1),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_186_n_0\,
      I4 => \hc_reg[4]_rep__6\,
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_187_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_105_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[0]_i_82_n_0\,
      I1 => \^_rgb_pixel_reg[0]_2\(1),
      I2 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_188_n_0\,
      I3 => \hc_reg[4]_rep__6\,
      I4 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_189_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_106_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_190_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_191_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_107_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_182\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_232_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_233_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_182_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_234_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_235_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_183_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[2]_rep__6\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_184_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB57FD5FFD5DFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \^_rgb_pixel_reg[4]_1\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_185_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE6ECA45D5D"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_186_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B4AAAFEEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_187_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577F2EAEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[1]_rep__3\,
      I1 => \^_rgb_pixel_reg[4]_1\,
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \sel__4\(0),
      I5 => \hc_reg[3]_rep__10\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_188_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60A84AFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[4]_1\,
      I2 => \sel__4\(0),
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_189_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_236_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_237_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_190_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_238_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_239_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_191_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800FF0088FF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[3]_rep__10\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_232_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A45477FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_233_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEAFFBFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[4]_1\,
      I2 => \sel__4\(0),
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_234_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41025557A4D5FFAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_235_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDED75FD75FD757"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[4]_1\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_236_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8BBFFFF81FFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \^_rgb_pixel_reg[4]_1\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_237_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAADDFFFFAAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => \sel__4\(0),
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_238_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAFFFF5457"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_239_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[2]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_104_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_105_n_0\,
      I2 => \sel__4\(2),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_106_n_0\,
      I4 => \sel__4\(1),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_107_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_46_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF00FF7700"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(0),
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[2]_rep__11\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_117_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5F5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_118_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000154000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \sel__4\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__11\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_119_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA85B2A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[0]_2\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__11\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_120_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002128A028A028A8"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \hc_reg[2]_rep__11\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \^_rgb_pixel_reg[0]_2\(0),
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_121_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"374400007E000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[2]_rep__11\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \^_rgb_pixel_reg[0]_2\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_122_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000552200005555"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \^_rgb_pixel_reg[0]_2\(0),
      I3 => \sel__4\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_123_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001115ABA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[0]_2\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_124_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_55_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_56_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_22_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_63_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_57_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(1),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_58_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_59_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_23_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_60_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_61_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(1),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_62_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_70_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_24_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_63_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_64_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_25_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_117_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_118_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_55_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_119_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_120_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_56_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"840A820A020A2208"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \hc_reg[2]_rep__11\,
      I3 => \hc_reg[1]_rep\,
      I4 => \^_rgb_pixel_reg[0]_2\(0),
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_57_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010119135BA2A2"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_58_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A484B55501150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[2]_rep__11\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[0]_rep__14\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_59_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200450000004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[0]_2\(0),
      I3 => \hc_reg[1]_rep\,
      I4 => \hc_reg[2]_rep__11\,
      I5 => \hc_reg[0]_rep__14\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_60_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45DD02AA00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \^_rgb_pixel_reg[0]_2\(0),
      I3 => \sel__4\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_61_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880D15100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep\,
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \hc_reg[2]_rep__11\,
      I3 => \hc_reg[0]_rep__14\,
      I4 => \sel__4\(0),
      I5 => \hc_reg[3]_rep__14\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_62_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_121_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_122_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_63_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_123_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_124_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_64_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__15/nxt_pixel_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_22_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_23_n_0\,
      I2 => \sel__4\(2),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_24_n_0\,
      I4 => \sel__4\(1),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_25_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[3]_i_8_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_222\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_358_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_359_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_222_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_184_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_360_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(1),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_361_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_362_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_223_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_363_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_364_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(1),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_365_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[2]_i_189_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_224_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_225\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_366_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_367_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_225_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_358\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_408_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_409_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_358_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_359\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_410_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_411_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_359_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AFF59B5FFFDD5F7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[4]_1\,
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_360_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF7F7ECB55FDF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_361_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"567AFFFFBABBEFAF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_362_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFAA7FFDBFAFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[4]_1\,
      I2 => \sel__4\(0),
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[0]_rep__10\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_363_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8CFF33FCFFCFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\,
      I1 => \hc_reg[3]_rep__10\,
      I2 => \hc_reg[0]_rep__10\,
      I3 => \sel__4\(0),
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_364_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBF7FFF7DF5F57F"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \^_rgb_pixel_reg[4]_1\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_365_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_366\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_412_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_413_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_366_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_367\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_414_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_415_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_367_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAE9FCFD71"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_408_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A3A6DC73FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_409_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEBFFBB7F"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_410_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557AE95FF28"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__14\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_411_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FED776F777FD77"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \hc_reg[2]_rep__6\,
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[0]_rep\,
      I4 => \^_rgb_pixel_reg[4]_1\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_412_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8EBFFFAFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \^_rgb_pixel_reg[4]_1\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_413_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF78ADFFFFEAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \sel__4\(0),
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_414_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF5DFFB3FF57"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_415_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[4]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_222_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_223_n_0\,
      I2 => \sel__4\(2),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_224_n_0\,
      I4 => \sel__4\(1),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_225_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[4]_i_92_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_24_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_25_n_0\,
      I2 => \sel__4\(2),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_26_n_0\,
      I4 => \sel__4\(1),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_27_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_11_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005653555522AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[2]_rep__11\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_147_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85C5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_148_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000155080"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \sel__4\(0),
      I3 => \hc_reg[0]_rep__14\,
      I4 => \hc_reg[2]_rep__11\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_149_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA8516A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[0]_2\(0),
      I3 => \hc_reg[0]_rep__14\,
      I4 => \hc_reg[2]_rep__11\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_150_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0901288908880A88"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[2]_rep__11\,
      I2 => \hc_reg[1]_rep\,
      I3 => \hc_reg[0]_rep__14\,
      I4 => \^_rgb_pixel_reg[0]_2\(0),
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_151_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3744000054000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \hc_reg[2]_rep__11\,
      I4 => \hc_reg[1]_rep\,
      I5 => \^_rgb_pixel_reg[0]_2\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_152_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D75200001555"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \sel__4\(0),
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_153_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000733CCC8"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(0),
      I1 => \hc_reg[3]_rep__14\,
      I2 => \hc_reg[0]_rep__14\,
      I3 => \sel__4\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_154_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_61_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_62_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_24_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_63_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_64_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(1),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_65_n_0\,
      I4 => \hc_reg[4]_rep__3\,
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_66_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_25_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_67_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_68_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(1),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_69_n_0\,
      I4 => \hc_reg[4]_rep__3\,
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_70_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_26_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_71_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_72_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_27_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_147_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_148_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_61_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_149_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_150_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_62_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C08C1C008028080"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[2]_rep__11\,
      I2 => \hc_reg[1]_rep\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[0]_rep__14\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_63_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A50AA64A000A2A08"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \hc_reg[2]_rep__11\,
      I3 => \hc_reg[1]_rep\,
      I4 => \hc_reg[0]_rep__14\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_64_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013015B08A008A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \hc_reg[2]_rep__11\,
      I4 => \^_rgb_pixel_reg[0]_2\(0),
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_65_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A985000045441050"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_66_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0255008002504000"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \sel__4\(0),
      I3 => \hc_reg[2]_rep__11\,
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[0]_rep__14\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_67_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"307300CC03003000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(0),
      I1 => \hc_reg[3]_rep__14\,
      I2 => \hc_reg[0]_rep__14\,
      I3 => \sel__4\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_68_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4008000802A00AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \hc_reg[2]_rep__11\,
      I3 => \hc_reg[1]_rep\,
      I4 => \^_rgb_pixel_reg[0]_2\(0),
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_69_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009F57B500000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \sel__4\(0),
      I3 => \hc_reg[1]_rep\,
      I4 => \hc_reg[0]_rep__14\,
      I5 => \hc_reg[2]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_70_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_151_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_152_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_71_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__15/nxt_pixel_reg[5]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_153_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_154_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[5]_i_72_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_151\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_331_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_332_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_151_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_152\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_333_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_334_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_152_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_153\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_335_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_336_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_153_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_154\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_337_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_338_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_154_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_155\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_339_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_340_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_155_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_156\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_341_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_342_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_156_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_157\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_343_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_344_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_157_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_158\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_345_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_346_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_158_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_73_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_74_n_0\,
      I2 => \sel__4\(2),
      I3 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_75_n_0\,
      I4 => \sel__4\(1),
      I5 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_77_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_27_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004122000115A20"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[1]_rep__2\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[2]_rep__8\,
      I5 => \^_rgb_pixel_reg[0]_2\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_331_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0152FA280020060"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \sel__4\(0),
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_332_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15005000001080"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \sel__4\(0),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_333_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADBC561A00A00505"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_334_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8901000045441010"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_335_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051011100A00880"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \hc_reg[2]_rep__8\,
      I4 => \^_rgb_pixel_reg[0]_2\(0),
      I5 => \hc_reg[1]_rep__2\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_336_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D0A044000020A00"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \hc_reg[2]_rep__8\,
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[0]_rep__11\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_337_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004801026A000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[0]_2\(0),
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[2]_rep__8\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_338_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515397C00000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_339_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800D35100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__2\,
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \hc_reg[2]_rep__8\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \sel__4\(0),
      I5 => \hc_reg[3]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_340_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5615222A00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[0]_2\(0),
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_341_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101014102020A000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[2]_rep__8\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \^_rgb_pixel_reg[0]_2\(0),
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_342_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010A00422A020040"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[0]_2\(0),
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[2]_rep__8\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_343_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000034004001"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[2]_rep__8\,
      I3 => \hc_reg[1]_rep__2\,
      I4 => \^_rgb_pixel_reg[0]_2\(0),
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_344_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021213121"
    )
        port map (
      I0 => \hc_reg[2]_rep__8\,
      I1 => \hc_reg[1]_rep__2\,
      I2 => \sel__4\(0),
      I3 => \hc_reg[0]_rep__11\,
      I4 => \^_rgb_pixel_reg[0]_2\(0),
      I5 => \hc_reg[3]_rep__11\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_345_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010044001115A808"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \^_rgb_pixel_reg[0]_2\(0),
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_346_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_151_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_152_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_73_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_153_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_154_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_74_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_155_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_156_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_75_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[8]_i_77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_157_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_158_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[8]_i_77_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \sel__4\(0),
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[2]_rep__10\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_107_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFCFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_190_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \sel__4\(0),
      I3 => \hc_reg[1]_rep__0_3\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_108_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__13\,
      I1 => \hc_reg[0]_rep__13\,
      I2 => \hc_reg[1]_rep__0_3\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \sel__4\(0),
      I5 => \hc_reg[4]_rep__4\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_109_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_192_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_193_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_110_n_0\,
      S => \hc_reg[4]_rep__4\
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[0]_rep__13\,
      I1 => \hc_reg[2]_rep__10\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \sel__4\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_111_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(0),
      I1 => \hc_reg[2]_rep__10\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[0]_rep__13\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_190_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFBF"
    )
        port map (
      I0 => \hc_reg[0]_rep__13\,
      I1 => \hc_reg[2]_rep__10\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[0]_2\(0),
      I4 => \sel__4\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_192_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \sel__4\(0),
      I1 => \^_rgb_pixel_reg[0]_2\(0),
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[2]_rep__10\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_193_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_56_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_57_n_0\,
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_23_n_0\,
      S => \sel__4\(2)
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBB00F0FFF0FF"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_107_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_108_n_0\,
      I3 => \sel__4\(1),
      I4 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_109_n_0\,
      I5 => \^_rgb_pixel_reg[0]_2\(1),
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_56_n_0\
    );
\p_0_out_inferred__15/nxt_pixel_reg[9]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA0CFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_109_n_0\,
      I1 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_110_n_0\,
      I2 => \sel__4\(1),
      I3 => \hc_reg[4]_rep__4\,
      I4 => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_111_n_0\,
      I5 => \^_rgb_pixel_reg[0]_2\(1),
      O => \p_0_out_inferred__15/nxt_pixel_reg[9]_i_57_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[0]_i_166\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__4\(0),
      I1 => \hc_reg[2]_rep__6\,
      I2 => \sel__4\(1),
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[3]_rep__10\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[0]_i_166_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[0]_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \sel__4\(0),
      I1 => \sel__4\(1),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__15\,
      I4 => \hc_reg[4]_rep__6\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[0]_i_167_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[0]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[0]_i_90_n_0\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[0]_i_91_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[0]_i_36_n_0\,
      S => \hc_reg[4]\(0)
    );
\p_0_out_inferred__16/nxt_pixel_reg[0]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \sel__4\(2),
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[0]_i_166_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(1),
      I3 => \^_rgb_pixel_reg[4]_1\,
      I4 => \p_0_out_inferred__16/nxt_pixel_reg[1]_i_82_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[0]_i_90_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[0]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(1),
      I1 => \hc_reg[3]_rep_1\,
      I2 => \p_0_out_inferred__16/nxt_pixel_reg[0]_i_167_n_0\,
      I3 => \sel__4\(2),
      I4 => \^_rgb_pixel_reg[4]_1\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[0]_i_91_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[1]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001441"
    )
        port map (
      I0 => \hc_reg[2]_rep__6\,
      I1 => \vc_reg[2]_4\,
      I2 => \vc_reg[3]_36\(2),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      I4 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[1]_i_106_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[1]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \sel__4\(2),
      I1 => \hc_reg[4]_rep__6\,
      I2 => \p_0_out_inferred__16/nxt_pixel_reg[1]_i_106_n_0\,
      I3 => \sel__4\(0),
      I4 => \hc_reg[3]_rep__10\,
      I5 => \^_rgb_pixel_reg[0]_2\(1),
      O => \p_0_out_inferred__16/nxt_pixel_reg[1]_i_82_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[2]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[4]_rep__6\,
      I1 => \hc_reg[1]_rep__3\,
      I2 => \sel__4\(1),
      I3 => \hc_reg[2]_rep__6\,
      I4 => \sel__4\(0),
      I5 => \hc_reg[3]_rep__10\,
      O => \_rgb_pixel_reg[2]_11\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000008080000"
    )
        port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_343_n_0\,
      I1 => \sel__4\(2),
      I2 => \hc_reg[4]\(2),
      I3 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_344_n_0\,
      I4 => \sel__4\(0),
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_214_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => \sel__4\(0),
      I1 => \lane2_buff_reg[3]_0\,
      I2 => \hc_reg[1]_rep__12\,
      I3 => \hc_reg[3]_rep_1\,
      I4 => \sel__4\(2),
      I5 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_346_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_215_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \sel__4\(2),
      I1 => \hc_reg[4]\(2),
      I2 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_344_n_0\,
      I3 => \sel__4\(0),
      I4 => \hc_reg[3]_rep_1\,
      I5 => \^_rgb_pixel_reg[0]_2\(1),
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_216_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800F0FFF000"
    )
        port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_347_n_0\,
      I1 => \hc_reg[3]_rep_1\,
      I2 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_348_n_0\,
      I3 => \^_rgb_pixel_reg[0]_2\(1),
      I4 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_349_n_0\,
      I5 => \sel__4\(2),
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_217_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_343\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \hc_reg[2]_rep__15\(0),
      I1 => \sel__4\(1),
      I2 => \hc_reg[1]_rep__12\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_343_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_344\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \sel__4\(1),
      I1 => \hc_reg[2]_rep__15\(0),
      I2 => \hc_reg[1]_rep__12\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_344_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000020"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[2]_rep__15\(0),
      I3 => \sel__4\(1),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[4]\(2),
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_346_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_347\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__4\(0),
      I1 => \hc_reg[2]_rep__15\(0),
      I2 => \sel__4\(1),
      I3 => \hc_reg[1]_rep__12\,
      I4 => \hc_reg[4]\(2),
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_347_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000400020000"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__4\(0),
      I2 => \hc_reg[2]_rep__15\(0),
      I3 => \sel__4\(1),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[4]\(2),
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_348_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080008000000000"
    )
        port map (
      I0 => \hc_reg[4]\(2),
      I1 => \sel__4\(0),
      I2 => \hc_reg[2]_rep__15\(0),
      I3 => \sel__4\(1),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_349_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_214_n_0\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_215_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_89_n_0\,
      S => \^_rgb_pixel_reg[0]_2\(1)
    );
\p_0_out_inferred__16/nxt_pixel_reg[4]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_216_n_0\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_217_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[4]_i_90_n_0\,
      S => \^_rgb_pixel_reg[4]_1\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_347_n_0\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_348_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(1),
      I3 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_349_n_0\,
      I4 => \sel__4\(2),
      I5 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_350_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_159_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(1),
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_351_n_0\,
      I2 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_352_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_160_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_353_n_0\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_354_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(1),
      I3 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_355_n_0\,
      I4 => \sel__4\(2),
      I5 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_356_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_161_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(1),
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_357_n_0\,
      I2 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_358_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_162_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0100280013000A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__4\(0),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \sel__4\(1),
      I5 => \hc_reg[1]_rep__1\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_347_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000004414022220"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \sel__4\(1),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_348_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2032269205052180"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__4\(0),
      I3 => \hc_reg[1]_rep__1\,
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__4\(1),
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_349_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820282000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \sel__4\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_350_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_569_n_0\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_570_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_351_n_0\,
      S => \sel__4\(2)
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_352\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_571_n_0\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_572_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_352_n_0\,
      S => \sel__4\(2)
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800A000000721000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[1]_rep__1\,
      I2 => \sel__4\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \sel__4\(0),
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_353_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8015300100000A28"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[1]_rep__2\,
      I2 => \hc_reg[2]_rep__8\,
      I3 => \sel__4\(1),
      I4 => \sel__4\(0),
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_354_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2306856200512800"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \sel__4\(0),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__4\(1),
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_355_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820002000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__4\(0),
      I2 => \sel__4\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_356_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_357\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_573_n_0\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_574_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_357_n_0\,
      S => \sel__4\(2)
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_358\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_575_n_0\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_576_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_358_n_0\,
      S => \sel__4\(2)
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00080810004000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \sel__4\(1),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_569_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2560651800208020"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__4\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_570_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C422080030CE4220"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \sel__4\(1),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_571_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8018420001000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__4\(0),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \sel__4\(1),
      I5 => \hc_reg[1]_rep__1\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_572_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8000C8814000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \sel__4\(1),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_573_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"252061188020A020"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__4\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \sel__4\(0),
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_574_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C808344120008228"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__4\(1),
      I2 => \hc_reg[2]_rep__8\,
      I3 => \hc_reg[1]_rep__1\,
      I4 => \sel__4\(0),
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_575_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002010150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[2]_rep__8\,
      I3 => \sel__4\(0),
      I4 => \sel__4\(1),
      I5 => \hc_reg[1]_rep__1\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_576_n_0\
    );
\p_0_out_inferred__16/nxt_pixel_reg[8]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_159_n_0\,
      I1 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_160_n_0\,
      I2 => \hc_reg[4]\(0),
      I3 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_161_n_0\,
      I4 => \^_rgb_pixel_reg[0]_2\(0),
      I5 => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_162_n_0\,
      O => \p_0_out_inferred__16/nxt_pixel_reg[8]_i_78_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_270_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_271_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_143_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_272_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_273_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_144_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_274_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_275_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_145_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_276_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_277_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_146_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_147\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_278_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_279_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_147_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_148\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_280_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_281_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_148_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_282_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_283_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_149_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF84682FFFEFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_270_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7FF7FFF7F1AFB1D"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[2]_8\,
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_271_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5F5FADDFFFF28AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \^_rgb_pixel_reg[2]_8\,
      I3 => \sel__5\(0),
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_272_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC55FD7CBF55BBD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[2]_8\,
      I5 => \hc_reg[0]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_273_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FDED75FD75FD7D7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[2]_8\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_274_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF86BE8E8F1F7E4E"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[1]_rep__3\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \^_rgb_pixel_reg[2]_8\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_275_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B48A8FCEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_276_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEDEE6FC5DB5DD"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[2]_8\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_277_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF7FDDFFDDDFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \^_rgb_pixel_reg[2]_8\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_278_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[2]_rep__6\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_279_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAEF8F0AEABF870"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_280_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A6D3FFA0BC3FFF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \^_rgb_pixel_reg[2]_8\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_281_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFE4EFAEFBABFFB"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[2]_8\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_282_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557A4D1FFA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_8\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_283_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_65_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_143_n_0\,
      I2 => \sel__5\(1),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_144_n_0\,
      I4 => \^_rgb_pixel_reg[2]_4\(1),
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_145_n_0\,
      O => \_rgb_pixel_reg[0]_14\
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_80\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_146_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_147_n_0\,
      O => \_rgb_pixel_reg[0]_15\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[0]_i_81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_148_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[0]_i_149_n_0\,
      O => \_rgb_pixel_reg[0]_16\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[10]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000200020"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[10]_i_52_n_0\,
      I1 => \hc_reg[3]_rep_1\,
      I2 => \sel__5\(1),
      I3 => \hc_reg[4]\(2),
      I4 => \p_0_out_inferred__18/nxt_pixel_reg[10]_i_53_n_0\,
      I5 => \^_rgb_pixel_reg[2]_4\(1),
      O => \p_0_out_inferred__18/nxt_pixel_reg[10]_i_38_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[10]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \hc_reg[0]_rep__2\,
      I1 => \hc_reg[2]_rep__15\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[10]_i_52_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[10]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \sel__5\(0),
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \hc_reg[2]_rep__15\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[10]_i_53_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800FF0088FF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_8\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \hc_reg[3]_rep__10\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_119_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A45477FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_120_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEAFFBFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[2]_8\,
      I2 => \sel__5\(0),
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_121_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41025557A4D5FFAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_8\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_122_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA22FD55FFFFBBFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__11\,
      I2 => \^_rgb_pixel_reg[2]_8\,
      I3 => \sel__5\(0),
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_123_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDBAFFFFFFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_8\,
      I3 => \hc_reg[2]_rep__7\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_124_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDED75FD75FD757"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[2]_rep__6\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[2]_8\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_125_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8BBFFFF81FFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \^_rgb_pixel_reg[2]_8\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_126_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAADDFFFFAAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \^_rgb_pixel_reg[2]_8\,
      I3 => \sel__5\(0),
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_127_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAFFFF5457"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_8\,
      I3 => \hc_reg[0]_rep__10\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_128_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_59_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_60_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_24_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_61_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_62_n_0\,
      I2 => \^_rgb_pixel_reg[2]_4\(1),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_63_n_0\,
      I4 => \hc_reg[4]_rep__6\,
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_64_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_25_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_65_n_0\,
      I1 => \^_rgb_pixel_reg[2]_4\(1),
      I2 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_66_n_0\,
      I3 => \hc_reg[4]_rep__6\,
      I4 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_67_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_26_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_68_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_69_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_27_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_119_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_120_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_59_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_121_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_122_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_60_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[2]_rep__7\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_61_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB57FD5FFD5DFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__10\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \hc_reg[2]_rep__7\,
      I4 => \^_rgb_pixel_reg[2]_8\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_62_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE6ECA45D5D"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_63_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B4AAAFEEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[2]_rep__7\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_64_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_123_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_124_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_65_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577F2EAEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[1]_rep__3\,
      I1 => \^_rgb_pixel_reg[2]_8\,
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \sel__5\(0),
      I5 => \hc_reg[3]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_66_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60A84AFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[2]_8\,
      I2 => \sel__5\(0),
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[0]_rep__11\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_67_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_125_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_126_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_68_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_127_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_128_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_69_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__18/nxt_pixel_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_24_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_25_n_0\,
      I2 => \sel__5\(2),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_26_n_0\,
      I4 => \sel__5\(1),
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_27_n_0\,
      O => \^_rgb_pixel_reg[2]_3\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_169_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_170_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_100_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"840A820A020A2208"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \hc_reg[2]_rep__10\,
      I3 => \hc_reg[1]_rep__0\,
      I4 => \^_rgb_pixel_reg[2]_4\(0),
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_101_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010119135BA2A2"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_102_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A484B55501150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[2]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[0]_rep__14\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_103_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200450000004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__13\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_4\(0),
      I3 => \hc_reg[1]_rep__0\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[0]_rep__13\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_104_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45DD02AA00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__13\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \^_rgb_pixel_reg[2]_4\(0),
      I3 => \sel__5\(0),
      I4 => \hc_reg[1]_rep__0\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_105_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880D15100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__0\,
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \hc_reg[2]_rep__10\,
      I3 => \hc_reg[0]_rep__13\,
      I4 => \sel__5\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_106_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_171_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_172_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_107_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_173_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_174_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_108_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF00FF7700"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_4\(0),
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_167_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5F5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_168_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000154000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \sel__5\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_169_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_41_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_42_n_0\,
      I2 => \sel__5\(2),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_43_n_0\,
      I4 => \sel__5\(1),
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_44_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_17_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA85B2A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_4\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_170_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002128A028A028A8"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \hc_reg[2]_rep__10\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \^_rgb_pixel_reg[2]_4\(0),
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_171_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"374400007E000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[2]_rep__10\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \^_rgb_pixel_reg[2]_4\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_172_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000552200005555"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \^_rgb_pixel_reg[2]_4\(0),
      I3 => \sel__5\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_173_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001115ABA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_4\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_174_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_99_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_100_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_41_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_75_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_101_n_0\,
      I2 => \^_rgb_pixel_reg[2]_4\(1),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_102_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_103_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_42_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_104_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_105_n_0\,
      I2 => \^_rgb_pixel_reg[2]_4\(1),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_106_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_82_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_43_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_107_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_108_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_44_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[3]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_167_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_168_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[3]_i_99_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_100\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_241_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_242_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_100_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_233\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_368_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_369_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_233_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_234\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_370_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_371_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_234_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AFF59B5FFFDD5F7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[2]_8\,
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[0]_rep__10\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_235_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF7F7ECB55FDF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_236_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"567AFFFFBABBEFAF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__10\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_237_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFAA7FFDBFAFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[2]_8\,
      I2 => \sel__5\(0),
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_238_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8CFF33FCFFCFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_8\,
      I1 => \hc_reg[3]_rep__10\,
      I2 => \hc_reg[0]_rep__11\,
      I3 => \sel__5\(0),
      I4 => \hc_reg[1]_rep__3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_239_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBF7FFF7DF5F57F"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__11\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \hc_reg[2]_rep__7\,
      I4 => \^_rgb_pixel_reg[2]_8\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_240_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_372_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_373_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_241_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_374_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_375_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_242_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAE9FCFD71"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_368_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A3A6DC73FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_369_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEBFFBB7F"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_8\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_370_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557AE95FF28"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_8\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[1]_rep__14\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_371_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FED776F777FD77"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \hc_reg[2]_rep__7\,
      I2 => \hc_reg[1]_rep__14\,
      I3 => \hc_reg[0]_rep\,
      I4 => \^_rgb_pixel_reg[2]_8\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_372_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8EBFFFAFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[1]_rep__14\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__6\,
      I5 => \^_rgb_pixel_reg[2]_8\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_373_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF78ADFFFFEAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \hc_reg[0]_rep\,
      I2 => \sel__5\(0),
      I3 => \^_rgb_pixel_reg[2]_8\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__6\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_374_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF5DFFB3FF57"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_8\,
      I3 => \hc_reg[2]_rep__6\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_375_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_97_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_98_n_0\,
      I2 => \sel__5\(2),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_99_n_0\,
      I4 => \sel__5\(1),
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_100_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_39_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_97\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_233_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_234_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_97_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_61_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_235_n_0\,
      I2 => \^_rgb_pixel_reg[2]_4\(1),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_236_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_237_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_98_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[4]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_238_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_239_n_0\,
      I2 => \^_rgb_pixel_reg[2]_4\(1),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_240_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[2]_i_67_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[4]_i_99_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_28_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_29_n_0\,
      I2 => \sel__5\(2),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_30_n_0\,
      I4 => \sel__5\(1),
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_31_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_12_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005653555522AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_155_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85C5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_156_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000155080"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \sel__5\(0),
      I3 => \hc_reg[0]_rep__14\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_157_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA8516A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_4\(0),
      I3 => \hc_reg[0]_rep__14\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_158_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0901288908880A88"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[2]_rep__10\,
      I2 => \hc_reg[1]_rep\,
      I3 => \hc_reg[0]_rep__14\,
      I4 => \^_rgb_pixel_reg[2]_4\(0),
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_159_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3744000054000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \hc_reg[2]_rep__10\,
      I4 => \hc_reg[1]_rep\,
      I5 => \^_rgb_pixel_reg[2]_4\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_160_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D75200001555"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \sel__5\(0),
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_161_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000733CCC8"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_4\(0),
      I1 => \hc_reg[3]_rep__14\,
      I2 => \hc_reg[0]_rep__14\,
      I3 => \sel__5\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_162_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_73_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_74_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_28_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_75_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_76_n_0\,
      I2 => \^_rgb_pixel_reg[2]_4\(1),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_77_n_0\,
      I4 => \hc_reg[4]_rep__3\,
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_78_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_29_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_79_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_80_n_0\,
      I2 => \^_rgb_pixel_reg[2]_4\(1),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_81_n_0\,
      I4 => \hc_reg[4]_rep__3\,
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_82_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_30_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_83_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_84_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_31_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_155_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_156_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_73_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_157_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_158_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_74_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C08C1C008028080"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[2]_rep__10\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[0]_rep__14\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_75_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A50AA64A000A2A08"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \hc_reg[2]_rep__10\,
      I3 => \hc_reg[1]_rep__0\,
      I4 => \hc_reg[0]_rep__14\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_76_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013015B08A008A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \hc_reg[2]_rep__10\,
      I4 => \^_rgb_pixel_reg[2]_4\(0),
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_77_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A985000045441050"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_78_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0255008002504000"
    )
        port map (
      I0 => \hc_reg[3]_rep__13\,
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \sel__5\(0),
      I3 => \hc_reg[2]_rep__10\,
      I4 => \hc_reg[1]_rep__0\,
      I5 => \hc_reg[0]_rep__14\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_79_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"307300CC03003000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_4\(0),
      I1 => \hc_reg[3]_rep__14\,
      I2 => \hc_reg[0]_rep__14\,
      I3 => \sel__5\(0),
      I4 => \hc_reg[1]_rep__0\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_80_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4008000802A00AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \hc_reg[2]_rep__10\,
      I3 => \hc_reg[1]_rep__0\,
      I4 => \^_rgb_pixel_reg[2]_4\(0),
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_81_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009F57B500000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__13\,
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \sel__5\(0),
      I3 => \hc_reg[1]_rep__0\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_82_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_159_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_160_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_83_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__18/nxt_pixel_reg[5]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_161_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_162_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[5]_i_84_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_147\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_323_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_324_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_147_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_325_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_326_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_148_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_149\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_327_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_328_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_149_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_150\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_329_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_330_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_150_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_553_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_554_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_323_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_324\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_555_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_556_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_324_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_325\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_557_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_558_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_325_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_326\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_559_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_560_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_326_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_327\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_561_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_562_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_327_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_328\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_563_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_564_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_328_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_565_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_566_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_329_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_330\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_567_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_568_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_330_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004122000115A20"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[0]_rep__12\,
      I4 => \hc_reg[2]_rep__8\,
      I5 => \^_rgb_pixel_reg[2]_4\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_553_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0152FA280020060"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \sel__5\(0),
      I3 => \hc_reg[0]_rep__12\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_554_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15005000001080"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \sel__5\(0),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \hc_reg[0]_rep__12\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_555_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADBC561A00A00505"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__12\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[1]_rep__1\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_556_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8901000045441010"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__12\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[1]_rep__1\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_557_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051011100A00880"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__12\,
      I3 => \hc_reg[2]_rep__8\,
      I4 => \^_rgb_pixel_reg[2]_4\(0),
      I5 => \hc_reg[1]_rep__1\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_558_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D0A044000020A00"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \hc_reg[2]_rep__8\,
      I3 => \hc_reg[1]_rep__1\,
      I4 => \hc_reg[0]_rep__12\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_559_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004801026A000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_4\(0),
      I3 => \hc_reg[1]_rep__1\,
      I4 => \hc_reg[2]_rep__8\,
      I5 => \hc_reg[0]_rep__12\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_560_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515397C00000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[0]_rep__12\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \hc_reg[1]_rep__1\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_561_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800D35100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__1\,
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \hc_reg[2]_rep__8\,
      I3 => \hc_reg[0]_rep__12\,
      I4 => \sel__5\(0),
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_562_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5615222A00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_4\(0),
      I3 => \hc_reg[0]_rep__12\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_563_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101014102020A000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[2]_rep__8\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[0]_rep__12\,
      I4 => \^_rgb_pixel_reg[2]_4\(0),
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_564_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010A00422A020040"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_4\(0),
      I3 => \hc_reg[1]_rep__1\,
      I4 => \hc_reg[2]_rep__8\,
      I5 => \hc_reg[0]_rep__12\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_565_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000034004001"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[2]_rep__8\,
      I3 => \hc_reg[1]_rep__1\,
      I4 => \^_rgb_pixel_reg[2]_4\(0),
      I5 => \hc_reg[0]_rep__12\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_566_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021213121"
    )
        port map (
      I0 => \hc_reg[2]_rep__8\,
      I1 => \hc_reg[1]_rep__1\,
      I2 => \sel__5\(0),
      I3 => \hc_reg[0]_rep__12\,
      I4 => \^_rgb_pixel_reg[2]_4\(0),
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_567_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010044001115A808"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \^_rgb_pixel_reg[2]_4\(0),
      I3 => \hc_reg[0]_rep__12\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_568_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[8]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_147_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_148_n_0\,
      I2 => \sel__5\(2),
      I3 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_149_n_0\,
      I4 => \sel__5\(1),
      I5 => \p_0_out_inferred__18/nxt_pixel_reg[8]_i_150_n_0\,
      O => \_rgb_pixel_reg[8]_12\
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \sel__5\(0),
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[2]_rep__10\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_120_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFCFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_194_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \sel__5\(0),
      I3 => \hc_reg[1]_rep__0_4\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_121_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__13\,
      I1 => \hc_reg[0]_rep__13\,
      I2 => \hc_reg[1]_rep__0_4\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \sel__5\(0),
      I5 => \hc_reg[4]_rep__4\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_122_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_196_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_197_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_123_n_0\,
      S => \hc_reg[4]_rep__4\
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[0]_rep__13\,
      I1 => \hc_reg[2]_rep__10\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \sel__5\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_124_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_4\(0),
      I1 => \hc_reg[2]_rep__10\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[0]_rep__13\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_194_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFBF"
    )
        port map (
      I0 => \hc_reg[0]_rep__13\,
      I1 => \hc_reg[2]_rep__10\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[2]_4\(0),
      I4 => \sel__5\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_196_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \sel__5\(0),
      I1 => \^_rgb_pixel_reg[2]_4\(0),
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[2]_rep__10\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_197_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_62_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_63_n_0\,
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_25_n_0\,
      S => \sel__5\(2)
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBB00F0FFF0FF"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_120_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_121_n_0\,
      I3 => \sel__5\(1),
      I4 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_122_n_0\,
      I5 => \^_rgb_pixel_reg[2]_4\(1),
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_62_n_0\
    );
\p_0_out_inferred__18/nxt_pixel_reg[9]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA0CFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_122_n_0\,
      I1 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_123_n_0\,
      I2 => \sel__5\(1),
      I3 => \hc_reg[4]_rep__4\,
      I4 => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_124_n_0\,
      I5 => \^_rgb_pixel_reg[2]_4\(1),
      O => \p_0_out_inferred__18/nxt_pixel_reg[9]_i_63_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \sel__5\(2),
      I1 => \sel__5\(0),
      I2 => \hc_reg[2]_rep__6_0\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[3]_rep__10\,
      I5 => \^_rgb_pixel_reg[2]_4\(1),
      O => \_rgb_pixel_reg[0]_18\
    );
\p_0_out_inferred__19/nxt_pixel_reg[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \sel__5\(2),
      I1 => \hc_reg[4]_rep__6\,
      I2 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_227_n_0\,
      I3 => \sel__5\(0),
      I4 => \hc_reg[3]_rep__10\,
      I5 => \^_rgb_pixel_reg[2]_4\(1),
      O => \_rgb_pixel_reg[0]_17\
    );
\p_0_out_inferred__19/nxt_pixel_reg[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \sel__5\(2),
      I1 => \hc_reg[4]_rep__6\,
      I2 => \p_0_out_inferred__19/nxt_pixel_reg[1]_i_81_n_0\,
      I3 => \sel__5\(0),
      I4 => \hc_reg[3]_rep__10\,
      I5 => \^_rgb_pixel_reg[2]_4\(1),
      O => \_rgb_pixel_reg[1]_5\
    );
\p_0_out_inferred__19/nxt_pixel_reg[1]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \hc_reg[2]_rep__6\,
      I1 => \sel__5\(1),
      I2 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[1]_i_81_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[4]_rep__6\,
      I1 => \hc_reg[1]_rep__3\,
      I2 => \sel__5\(1),
      I3 => \hc_reg[2]_rep__7\,
      I4 => \sel__5\(0),
      I5 => \hc_reg[3]_rep__10\,
      O => \_rgb_pixel_reg[2]_12\
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \hc_reg[2]_rep__6\,
      I1 => \sel__5\(1),
      I2 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_226_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \sel__5\(1),
      I1 => \hc_reg[2]_rep__6\,
      I2 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_227_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000020"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \sel__5\(1),
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[4]\(2),
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_229_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_230\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__5\(0),
      I1 => \hc_reg[2]_rep__6\,
      I2 => \sel__5\(1),
      I3 => \hc_reg[1]_rep__14\,
      I4 => \hc_reg[4]\(2),
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_230_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000400020000"
    )
        port map (
      I0 => \hc_reg[3]_rep_1\,
      I1 => \sel__5\(0),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \sel__5\(1),
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[4]\(2),
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_231_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080008000000000"
    )
        port map (
      I0 => \hc_reg[4]\(2),
      I1 => \sel__5\(0),
      I2 => \hc_reg[2]_rep__6\,
      I3 => \sel__5\(1),
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_232_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_93_n_0\,
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_94_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_37_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(1)
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_95_n_0\,
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_96_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_38_n_0\,
      S => \^_rgb_pixel_reg[2]_4\(0)
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000008080000"
    )
        port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_226_n_0\,
      I1 => \sel__5\(2),
      I2 => \hc_reg[4]\(2),
      I3 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_227_n_0\,
      I4 => \sel__5\(0),
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_93_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => \sel__5\(0),
      I1 => \hc_reg[2]_rep__6_0\,
      I2 => \hc_reg[1]_rep__14\,
      I3 => \hc_reg[3]_rep_1\,
      I4 => \sel__5\(2),
      I5 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_229_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_94_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \sel__5\(2),
      I1 => \hc_reg[4]\(2),
      I2 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_227_n_0\,
      I3 => \sel__5\(0),
      I4 => \hc_reg[3]_rep_1\,
      I5 => \^_rgb_pixel_reg[2]_4\(1),
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_95_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[4]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800F0FFF000"
    )
        port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_230_n_0\,
      I1 => \hc_reg[3]_rep_1\,
      I2 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_231_n_0\,
      I3 => \^_rgb_pixel_reg[2]_4\(1),
      I4 => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_232_n_0\,
      I5 => \sel__5\(2),
      O => \p_0_out_inferred__19/nxt_pixel_reg[4]_i_96_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_311_n_0\,
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_312_n_0\,
      I2 => \^_rgb_pixel_reg[2]_4\(1),
      I3 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_313_n_0\,
      I4 => \sel__5\(2),
      I5 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_314_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_143_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_4\(1),
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_315_n_0\,
      I2 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_316_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_144_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_317_n_0\,
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_318_n_0\,
      I2 => \^_rgb_pixel_reg[2]_4\(1),
      I3 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_319_n_0\,
      I4 => \sel__5\(2),
      I5 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_320_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_145_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_4\(1),
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_321_n_0\,
      I2 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_322_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_146_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0100280013000A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__5\(0),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \sel__5\(1),
      I5 => \hc_reg[1]_rep__1\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_311_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000004414022220"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \sel__5\(1),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_312_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2032269205052180"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__5\(0),
      I3 => \hc_reg[1]_rep__1\,
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__5\(1),
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_313_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820282000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \sel__5\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_314_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_315\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_545_n_0\,
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_546_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_315_n_0\,
      S => \sel__5\(2)
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_316\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_547_n_0\,
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_548_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_316_n_0\,
      S => \sel__5\(2)
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800A000000721000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[1]_rep__1\,
      I2 => \sel__5\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \sel__5\(0),
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_317_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8015300100000A28"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[1]_rep__1\,
      I2 => \hc_reg[2]_rep__8\,
      I3 => \sel__5\(1),
      I4 => \sel__5\(0),
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_318_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2306856200512800"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \sel__5\(0),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__5\(1),
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_319_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820002000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(0),
      I2 => \sel__5\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_320_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_321\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_549_n_0\,
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_550_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_321_n_0\,
      S => \sel__5\(2)
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_322\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_551_n_0\,
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_552_n_0\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_322_n_0\,
      S => \sel__5\(2)
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00080810004000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \sel__5\(1),
      I4 => \hc_reg[2]_rep__9\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_545_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2560651800208020"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__5\(1),
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_546_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C422080030CE4220"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \sel__5\(1),
      I4 => \hc_reg[2]_rep__9\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_547_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8018420001000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__5\(0),
      I3 => \hc_reg[2]_rep__9\,
      I4 => \sel__5\(1),
      I5 => \hc_reg[1]_rep__1\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_548_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8000C8814000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \sel__5\(1),
      I4 => \hc_reg[2]_rep__9\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_549_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"252061188020A020"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__5\(1),
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[1]_rep__1\,
      I5 => \sel__5\(0),
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_550_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C808344120008228"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \sel__5\(1),
      I2 => \hc_reg[2]_rep__9\,
      I3 => \hc_reg[1]_rep__1\,
      I4 => \sel__5\(0),
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_551_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002010150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[2]_rep__9\,
      I3 => \sel__5\(0),
      I4 => \sel__5\(1),
      I5 => \hc_reg[1]_rep__1\,
      O => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_552_n_0\
    );
\p_0_out_inferred__19/nxt_pixel_reg[8]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_143_n_0\,
      I1 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_144_n_0\,
      I2 => \hc_reg[4]\(0),
      I3 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_145_n_0\,
      I4 => \^_rgb_pixel_reg[2]_4\(0),
      I5 => \p_0_out_inferred__19/nxt_pixel_reg[8]_i_146_n_0\,
      O => \_rgb_pixel_reg[8]_13\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_256_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_257_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_136_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_258_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_259_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_137_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_260_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_261_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_138_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_262_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_263_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_139_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_264_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_265_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_140_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_266_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_267_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_141_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_268_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_269_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_142_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF84682FFFEFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_256_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7FF7FFF7F1AFB1D"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[1]_3\,
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[0]_rep__11\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_257_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5F5FADDFFFF28AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__11\,
      I2 => \^_rgb_pixel_reg[1]_3\,
      I3 => \sel__6\(0),
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_258_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC55FD7CBF55BBD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__2\,
      I4 => \^_rgb_pixel_reg[1]_3\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_259_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FDED75FD75FD7D7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__11\,
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[1]_3\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_260_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF86BE8E8F1F7E4E"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[1]_rep__3\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \^_rgb_pixel_reg[1]_3\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_261_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B48A8FCEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[2]_rep__7\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[0]_rep__11\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_262_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEDEE6FC5DB5DD"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[1]_3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_263_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF7FDDFFDDDFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__11\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \hc_reg[2]_rep__7\,
      I4 => \^_rgb_pixel_reg[1]_3\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_264_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[2]_rep__7\,
      I2 => \hc_reg[1]_rep__3\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[0]_rep__11\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_265_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAEF8F0AEABF870"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_266_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A6D3FFA0BC3FFF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \^_rgb_pixel_reg[1]_3\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_267_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFE4EFAEFBABFFB"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \^_rgb_pixel_reg[1]_3\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_268_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557A4D1FFA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[1]_3\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_269_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_54_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_136_n_0\,
      I2 => \sel__6\(1),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_137_n_0\,
      I4 => \^_rgb_pixel_reg[10]_0\(1),
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_138_n_0\,
      O => \_rgb_pixel_reg[0]_19\
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_139_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_140_n_0\,
      O => \_rgb_pixel_reg[0]_20\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[0]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_141_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[0]_i_142_n_0\,
      O => \_rgb_pixel_reg[0]_21\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \hc_reg[0]_rep__2\,
      I1 => \hc_reg[2]_rep__15\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[10]_i_11_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \sel__6\(0),
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \hc_reg[2]_rep__15\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[10]_i_13_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000200020"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[10]_i_11_n_0\,
      I1 => \hc_reg[3]_rep_1\,
      I2 => \sel__6\(1),
      I3 => \hc_reg[4]\(2),
      I4 => \p_0_out_inferred__21/nxt_pixel_reg[10]_i_13_n_0\,
      I5 => \^_rgb_pixel_reg[10]_0\(1),
      O => \p_0_out_inferred__21/nxt_pixel_reg[10]_i_4_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800FF0088FF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_3\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \hc_reg[3]_rep__11\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[1]_rep__2\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_109_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A45477FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_110_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEAFFBFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \^_rgb_pixel_reg[1]_3\,
      I2 => \sel__6\(0),
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_111_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41025557A4D5FFAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[1]_3\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[1]_rep__2\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_112_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA22FD55FFFFBBFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[0]_rep__11\,
      I2 => \^_rgb_pixel_reg[1]_3\,
      I3 => \sel__6\(0),
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_113_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDBAFFFFFFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[1]_3\,
      I3 => \hc_reg[2]_rep__7\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_114_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDED75FD75FD757"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__11\,
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__2\,
      I4 => \^_rgb_pixel_reg[1]_3\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_115_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8BBFFFF81FFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \hc_reg[2]_rep__7\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \^_rgb_pixel_reg[1]_3\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_116_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAADDFFFFAAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__11\,
      I2 => \^_rgb_pixel_reg[1]_3\,
      I3 => \sel__6\(0),
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_117_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAFFFF5457"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[1]_3\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[1]_rep__2\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_118_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_48_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_49_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_19_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_50_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_51_n_0\,
      I2 => \^_rgb_pixel_reg[10]_0\(1),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_52_n_0\,
      I4 => \hc_reg[4]_rep__6\,
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_53_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_20_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_54_n_0\,
      I1 => \^_rgb_pixel_reg[10]_0\(1),
      I2 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_55_n_0\,
      I3 => \hc_reg[4]_rep__6\,
      I4 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_56_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_21_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_57_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_58_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_22_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_109_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_110_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_48_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_111_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_112_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_49_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[2]_rep__7\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[0]_rep__11\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_50_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB57FD5FFD5DFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \hc_reg[0]_rep__11\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \hc_reg[2]_rep__7\,
      I4 => \^_rgb_pixel_reg[1]_3\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_51_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE6ECA45D5D"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_52_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B4AAAFEEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[2]_rep__7\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[0]_rep__11\,
      I5 => \hc_reg[1]_rep__2\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_53_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_113_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_114_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_54_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577F2EAEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[1]_rep__2\,
      I1 => \^_rgb_pixel_reg[1]_3\,
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \sel__6\(0),
      I5 => \hc_reg[3]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_55_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60A84AFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \^_rgb_pixel_reg[1]_3\,
      I2 => \sel__6\(0),
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[0]_rep__11\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_56_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_115_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_116_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_57_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_117_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_118_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_58_n_0\,
      S => \hc_reg[4]_rep__6\
    );
\p_0_out_inferred__21/nxt_pixel_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_19_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_20_n_0\,
      I2 => \sel__6\(2),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_21_n_0\,
      I4 => \sel__6\(1),
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_22_n_0\,
      O => \^_rgb_pixel_reg[2]_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF00FF7700"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(0),
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_109_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5F5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_110_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000154000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \sel__6\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_111_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA85B2A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[10]_0\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_112_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002128A028A028A8"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \hc_reg[2]_rep__10\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \^_rgb_pixel_reg[10]_0\(0),
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_113_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"374400007E000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \hc_reg[2]_rep__10\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \^_rgb_pixel_reg[10]_0\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_114_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000552200005555"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \^_rgb_pixel_reg[10]_0\(0),
      I3 => \sel__6\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_115_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001115ABA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[10]_0\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_116_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_45_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_46_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_18_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_95_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_47_n_0\,
      I2 => \^_rgb_pixel_reg[10]_0\(1),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_48_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_49_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_19_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_50_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_51_n_0\,
      I2 => \^_rgb_pixel_reg[10]_0\(1),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_52_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_102_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_20_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_53_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_54_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_21_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_109_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_110_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_45_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_111_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_112_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_46_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"840A820A020A2208"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \hc_reg[2]_rep__10\,
      I3 => \hc_reg[1]_rep\,
      I4 => \^_rgb_pixel_reg[10]_0\(0),
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_47_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010119135BA2A2"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_48_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A484B55501150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[2]_rep__10\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[0]_rep__14\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_49_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200450000004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[10]_0\(0),
      I3 => \hc_reg[1]_rep\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[0]_rep__14\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_50_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45DD02AA00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \^_rgb_pixel_reg[10]_0\(0),
      I3 => \sel__6\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_51_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880D15100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep\,
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \hc_reg[2]_rep__10\,
      I3 => \hc_reg[0]_rep__14\,
      I4 => \sel__6\(0),
      I5 => \hc_reg[3]_rep__14\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_52_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_113_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_114_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_53_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_115_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_116_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_54_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__21/nxt_pixel_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_18_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_19_n_0\,
      I2 => \sel__6\(2),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_20_n_0\,
      I4 => \sel__6\(1),
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_21_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[3]_i_7_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_259_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_260_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_109_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_50_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_261_n_0\,
      I2 => \^_rgb_pixel_reg[10]_0\(1),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_262_n_0\,
      I4 => \hc_reg[4]_rep__2\,
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_263_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_110_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_264_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_265_n_0\,
      I2 => \^_rgb_pixel_reg[10]_0\(1),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_266_n_0\,
      I4 => \hc_reg[4]_rep__2\,
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[2]_i_56_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_111_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_267_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_268_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_112_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_259\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_376_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_377_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_259_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_260\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_378_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_379_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_260_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AFF59B5FFFDD5F7"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \^_rgb_pixel_reg[1]_3\,
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[0]_rep__11\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_261_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF7F7ECB55FDF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_262_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"567AFFFFBABBEFAF"
    )
        port map (
      I0 => \hc_reg[3]_rep__10\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_263_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFAA7FFDBFAFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \^_rgb_pixel_reg[1]_3\,
      I2 => \sel__6\(0),
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_264_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8CFF33FCFFCFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_3\,
      I1 => \hc_reg[3]_rep__11\,
      I2 => \hc_reg[0]_rep__11\,
      I3 => \sel__6\(0),
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_265_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBF7FFF7DF5F57F"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[0]_rep__11\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \hc_reg[2]_rep__7\,
      I4 => \^_rgb_pixel_reg[1]_3\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_266_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_267\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_380_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_381_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_267_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_268\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_382_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_383_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_268_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAE9FCFD71"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_376_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A3A6DC73FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_377_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEBFFBB7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[1]_3\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_378_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557AE95FF28"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[1]_3\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[1]_rep__14\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_379_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FED776F777FD77"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \hc_reg[2]_rep__7\,
      I2 => \hc_reg[1]_rep__14\,
      I3 => \hc_reg[0]_rep\,
      I4 => \^_rgb_pixel_reg[1]_3\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_380_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8EBFFFAFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[1]_rep__14\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \^_rgb_pixel_reg[1]_3\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_381_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF78ADFFFFEAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \hc_reg[0]_rep\,
      I2 => \sel__6\(0),
      I3 => \^_rgb_pixel_reg[1]_3\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_382_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF5DFFB3FF57"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[1]_3\,
      I3 => \hc_reg[2]_rep__7\,
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_383_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[4]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_109_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_110_n_0\,
      I2 => \sel__6\(2),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_111_n_0\,
      I4 => \sel__6\(1),
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[4]_i_112_n_0\,
      O => \_rgb_pixel_reg[4]_11\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"307300CC03003000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(0),
      I1 => \hc_reg[3]_rep__14\,
      I2 => \hc_reg[0]_rep__14\,
      I3 => \sel__6\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_100_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4008000802A00AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \hc_reg[2]_rep__10\,
      I3 => \hc_reg[1]_rep\,
      I4 => \^_rgb_pixel_reg[10]_0\(0),
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_101_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009F57B500000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \sel__6\(0),
      I3 => \hc_reg[1]_rep\,
      I4 => \hc_reg[0]_rep__14\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_102_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_167_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_168_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_103_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_169_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_170_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_104_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_35_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_36_n_0\,
      I2 => \sel__6\(2),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_37_n_0\,
      I4 => \sel__6\(1),
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_38_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_14_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005653555522AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_163_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85C5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_164_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000155080"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \sel__6\(0),
      I3 => \hc_reg[0]_rep__14\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_165_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA8516A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[10]_0\(0),
      I3 => \hc_reg[0]_rep__14\,
      I4 => \hc_reg[2]_rep__10\,
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_166_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0901288908880A88"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[2]_rep__10\,
      I2 => \hc_reg[1]_rep\,
      I3 => \hc_reg[0]_rep__14\,
      I4 => \^_rgb_pixel_reg[10]_0\(0),
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_167_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3744000054000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \hc_reg[2]_rep__10\,
      I4 => \hc_reg[1]_rep\,
      I5 => \^_rgb_pixel_reg[10]_0\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_168_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D75200001555"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[0]_rep__14\,
      I2 => \sel__6\(0),
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_169_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000733CCC8"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(0),
      I1 => \hc_reg[3]_rep__14\,
      I2 => \hc_reg[0]_rep__14\,
      I3 => \sel__6\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_170_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_93_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_94_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_35_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_95_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_96_n_0\,
      I2 => \^_rgb_pixel_reg[10]_0\(1),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_97_n_0\,
      I4 => \hc_reg[4]_rep__3\,
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_98_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_36_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_99_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_100_n_0\,
      I2 => \^_rgb_pixel_reg[10]_0\(1),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_101_n_0\,
      I4 => \hc_reg[4]_rep__3\,
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_102_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_37_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_103_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_104_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_38_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_163_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_164_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_93_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_165_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_166_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_94_n_0\,
      S => \hc_reg[4]_rep__3\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C08C1C008028080"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \hc_reg[2]_rep__10\,
      I2 => \hc_reg[1]_rep\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[0]_rep__14\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_95_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A50AA64A000A2A08"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \hc_reg[2]_rep__10\,
      I3 => \hc_reg[1]_rep\,
      I4 => \hc_reg[0]_rep__14\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_96_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013015B08A008A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \hc_reg[2]_rep__10\,
      I4 => \^_rgb_pixel_reg[10]_0\(0),
      I5 => \hc_reg[1]_rep\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_97_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A985000045441050"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__14\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[2]_rep__10\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_98_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[5]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0255008002504000"
    )
        port map (
      I0 => \hc_reg[3]_rep__14\,
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \sel__6\(0),
      I3 => \hc_reg[2]_rep__10\,
      I4 => \hc_reg[1]_rep\,
      I5 => \hc_reg[0]_rep__14\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[5]_i_99_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004122000115A20"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[1]_rep__2\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[2]_rep__8\,
      I5 => \^_rgb_pixel_reg[10]_0\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_167_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0152FA280020060"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \sel__6\(0),
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_168_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15005000001080"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \sel__6\(0),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_169_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADBC561A00A00505"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__8\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_170_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8901000045441010"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_171_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051011100A00880"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \hc_reg[2]_rep__7\,
      I4 => \^_rgb_pixel_reg[10]_0\(0),
      I5 => \hc_reg[1]_rep__2\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_172_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D0A044000020A00"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[0]_rep__11\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_173_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004801026A000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[10]_0\(0),
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_174_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515397C00000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[0]_rep__11\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_175_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800D35100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__2\,
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \sel__6\(0),
      I5 => \hc_reg[3]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_176_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5615222A00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[10]_0\(0),
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_177_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101014102020A000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[2]_rep__7\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \hc_reg[0]_rep__11\,
      I4 => \^_rgb_pixel_reg[10]_0\(0),
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_178_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010A00422A020040"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[10]_0\(0),
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[2]_rep__7\,
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_179_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000034004001"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[2]_rep__7\,
      I3 => \hc_reg[1]_rep__2\,
      I4 => \^_rgb_pixel_reg[10]_0\(0),
      I5 => \hc_reg[0]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_180_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021213121"
    )
        port map (
      I0 => \hc_reg[2]_rep__7\,
      I1 => \hc_reg[1]_rep__2\,
      I2 => \sel__6\(0),
      I3 => \hc_reg[0]_rep__11\,
      I4 => \^_rgb_pixel_reg[10]_0\(0),
      I5 => \hc_reg[3]_rep__11\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_181_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010044001115A808"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \^_rgb_pixel_reg[10]_0\(0),
      I3 => \hc_reg[0]_rep__11\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[2]_rep__7\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_182_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_80_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_81_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_29_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_82_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_83_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_30_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_84_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_85_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_31_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_86_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_87_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_32_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_29_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_30_n_0\,
      I2 => \sel__6\(2),
      I3 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_31_n_0\,
      I4 => \sel__6\(1),
      I5 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_32_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_7_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_167_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_168_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_80_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_169_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_170_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_81_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_171_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_172_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_82_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_173_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_174_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_83_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_175_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_176_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_84_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_177_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_178_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_85_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_179_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_180_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_86_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__21/nxt_pixel_reg[8]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_181_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_182_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[8]_i_87_n_0\,
      S => \hc_reg[4]_rep__5\
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBB00F0FFF0FF"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_47_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_48_n_0\,
      I3 => \sel__6\(1),
      I4 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_49_n_0\,
      I5 => \^_rgb_pixel_reg[10]_0\(1),
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_20_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA0CFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_49_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_50_n_0\,
      I2 => \sel__6\(1),
      I3 => \hc_reg[4]_rep__4\,
      I4 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_51_n_0\,
      I5 => \^_rgb_pixel_reg[10]_0\(1),
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_21_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \sel__6\(0),
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[0]_rep__12\,
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_47_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFCFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_95_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \sel__6\(0),
      I3 => \hc_reg[1]_rep__1_1\,
      I4 => \hc_reg[0]_rep__12\,
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_48_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[0]_rep__12\,
      I2 => \hc_reg[1]_rep__1_1\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \sel__6\(0),
      I5 => \hc_reg[4]_rep__4\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_49_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_97_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_98_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_50_n_0\,
      S => \hc_reg[4]_rep__4\
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[0]_rep__12\,
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \sel__6\(0),
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_51_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_20_n_0\,
      I1 => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_21_n_0\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_7_n_0\,
      S => \sel__6\(2)
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(0),
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[0]_rep__12\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_95_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFBF"
    )
        port map (
      I0 => \hc_reg[0]_rep__12\,
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \^_rgb_pixel_reg[10]_0\(0),
      I4 => \sel__6\(0),
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_97_n_0\
    );
\p_0_out_inferred__21/nxt_pixel_reg[9]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \sel__6\(0),
      I1 => \^_rgb_pixel_reg[10]_0\(0),
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[0]_rep__12\,
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__21/nxt_pixel_reg[9]_i_98_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \sel__6\(2),
      I1 => \sel__6\(0),
      I2 => \hc_reg[2]_rep__7_0\,
      I3 => \hc_reg[1]_rep__3\,
      I4 => \hc_reg[3]_rep__10\,
      I5 => \^_rgb_pixel_reg[10]_0\(1),
      O => \_rgb_pixel_reg[0]_23\
    );
\p_0_out_inferred__22/nxt_pixel_reg[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \sel__6\(2),
      I1 => \hc_reg[4]_rep__6\,
      I2 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_270_n_0\,
      I3 => \sel__6\(0),
      I4 => \hc_reg[3]_rep__10\,
      I5 => \^_rgb_pixel_reg[10]_0\(1),
      O => \_rgb_pixel_reg[0]_22\
    );
\p_0_out_inferred__22/nxt_pixel_reg[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \sel__6\(2),
      I1 => \hc_reg[4]_rep__6\,
      I2 => \p_0_out_inferred__22/nxt_pixel_reg[1]_i_44_n_0\,
      I3 => \sel__6\(0),
      I4 => \hc_reg[3]_rep__10\,
      I5 => \^_rgb_pixel_reg[10]_0\(1),
      O => \_rgb_pixel_reg[1]_6\
    );
\p_0_out_inferred__22/nxt_pixel_reg[1]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \hc_reg[2]_rep__7\,
      I1 => \sel__6\(1),
      I2 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[1]_i_44_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[4]_rep__6\,
      I1 => \hc_reg[1]_rep__2\,
      I2 => \sel__6\(1),
      I3 => \hc_reg[2]_rep__7\,
      I4 => \sel__6\(0),
      I5 => \hc_reg[3]_rep__11\,
      O => \_rgb_pixel_reg[2]_13\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__6\(0),
      I1 => \hc_reg[2]_rep__11\,
      I2 => \sel__6\(1),
      I3 => \hc_reg[1]_rep__14\,
      I4 => \hc_reg[4]_rep__2\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_113_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000400020000"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[2]_rep__11\,
      I3 => \sel__6\(1),
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[4]_rep__2\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_114_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080008000000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__2\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[2]_rep__11\,
      I3 => \sel__6\(1),
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[3]_rep__0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_115_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000008080000"
    )
        port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_269_n_0\,
      I1 => \sel__6\(2),
      I2 => \hc_reg[4]_rep__2\,
      I3 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_270_n_0\,
      I4 => \sel__6\(0),
      I5 => \hc_reg[3]_rep__0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_117_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => \sel__6\(0),
      I1 => \hc_reg[2]_rep__7_0\,
      I2 => \hc_reg[1]_rep__14\,
      I3 => \hc_reg[3]_rep__0\,
      I4 => \sel__6\(2),
      I5 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_272_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_118_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA000C000C00"
    )
        port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_43_n_0\,
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_44_n_0\,
      I2 => \^_rgb_pixel_reg[10]_0\(1),
      I3 => \hc_reg[4]\(0),
      I4 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_45_n_0\,
      I5 => \^_rgb_pixel_reg[10]_0\(0),
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_20_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \hc_reg[2]_rep__7\,
      I1 => \sel__6\(1),
      I2 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_269_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \sel__6\(1),
      I1 => \hc_reg[2]_rep__7\,
      I2 => \hc_reg[1]_rep__3\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_270_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000020"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[2]_rep__7\,
      I3 => \sel__6\(1),
      I4 => \hc_reg[1]_rep__14\,
      I5 => \hc_reg[4]_rep__2\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_272_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800F0FFF000"
    )
        port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_113_n_0\,
      I1 => \hc_reg[3]_rep__0\,
      I2 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_114_n_0\,
      I3 => \^_rgb_pixel_reg[10]_0\(1),
      I4 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_115_n_0\,
      I5 => \sel__6\(2),
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_43_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__6\(0),
      I2 => \hc_reg[2]_rep__11_0\,
      I3 => \hc_reg[4]\(1),
      I4 => \hc_reg[4]_rep__2\,
      I5 => \sel__6\(2),
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_44_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[4]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_117_n_0\,
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_118_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[4]_i_45_n_0\,
      S => \^_rgb_pixel_reg[10]_0\(1)
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2306856200512800"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \sel__6\(0),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__6\(1),
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_100_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820002000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \sel__6\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_101_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_195_n_0\,
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_196_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_102_n_0\,
      S => \sel__6\(2)
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_197_n_0\,
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_198_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_103_n_0\,
      S => \sel__6\(2)
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00080810004000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \sel__6\(1),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_191_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2560651800208020"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__6\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_192_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C422080030CE4220"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \sel__6\(1),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_193_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8018420001000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__6\(0),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \sel__6\(1),
      I5 => \hc_reg[1]_rep__2\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_194_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8000C8814000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \sel__6\(1),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_195_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"252061188020A020"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__6\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_196_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C808344120008228"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(1),
      I2 => \hc_reg[2]_rep__8\,
      I3 => \hc_reg[1]_rep__2\,
      I4 => \sel__6\(0),
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_197_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002010150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[2]_rep__8\,
      I3 => \sel__6\(0),
      I4 => \sel__6\(1),
      I5 => \hc_reg[1]_rep__2\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_198_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_92_n_0\,
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_93_n_0\,
      I2 => \^_rgb_pixel_reg[10]_0\(1),
      I3 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_94_n_0\,
      I4 => \sel__6\(2),
      I5 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_95_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_34_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(1),
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_96_n_0\,
      I2 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_97_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_35_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_98_n_0\,
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_99_n_0\,
      I2 => \^_rgb_pixel_reg[10]_0\(1),
      I3 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_100_n_0\,
      I4 => \sel__6\(2),
      I5 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_101_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_36_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(1),
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_102_n_0\,
      I2 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_103_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_37_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_34_n_0\,
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_35_n_0\,
      I2 => \hc_reg[4]\(0),
      I3 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_36_n_0\,
      I4 => \^_rgb_pixel_reg[10]_0\(0),
      I5 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_37_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_9_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0100280013000A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__6\(0),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \sel__6\(1),
      I5 => \hc_reg[1]_rep__2\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_92_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000004414022220"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \hc_reg[1]_rep__2\,
      I3 => \sel__6\(1),
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__6\(0),
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_93_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2032269205052180"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[4]_rep__5\,
      I2 => \sel__6\(0),
      I3 => \hc_reg[1]_rep__2\,
      I4 => \hc_reg[2]_rep__8\,
      I5 => \sel__6\(1),
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_94_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820282000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \sel__6\(0),
      I2 => \sel__6\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \hc_reg[1]_rep__2\,
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_95_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_191_n_0\,
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_192_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_96_n_0\,
      S => \sel__6\(2)
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_193_n_0\,
      I1 => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_194_n_0\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_97_n_0\,
      S => \sel__6\(2)
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800A000000721000"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[1]_rep__2\,
      I2 => \sel__6\(1),
      I3 => \hc_reg[2]_rep__8\,
      I4 => \sel__6\(0),
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_98_n_0\
    );
\p_0_out_inferred__22/nxt_pixel_reg[8]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8015300100000A28"
    )
        port map (
      I0 => \hc_reg[3]_rep__11\,
      I1 => \hc_reg[1]_rep__2\,
      I2 => \hc_reg[2]_rep__8\,
      I3 => \sel__6\(1),
      I4 => \sel__6\(0),
      I5 => \hc_reg[4]_rep__5\,
      O => \p_0_out_inferred__22/nxt_pixel_reg[8]_i_99_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_165_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_208_n_0\,
      I2 => \sel__0\(1),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_209_n_0\,
      I4 => \^_rgb_pixel_reg[4]_2\(1),
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_210_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_112_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_211_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_212_n_0\,
      I2 => \sel__0\(1),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_213_n_0\,
      I4 => \^_rgb_pixel_reg[4]_2\(1),
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_214_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_113_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_312_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_313_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_208_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_209\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_314_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_315_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_209_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_210\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_316_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_317_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_210_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_211\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_318_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_319_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_211_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_212\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_320_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_321_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_212_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_213\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_322_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_323_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_213_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_214\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_324_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_325_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_214_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF84682FFFEFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_312_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7FF7FFF7F1AFB1D"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \^_rgb_pixel_reg[4]_4\,
      I2 => \hc_reg[2]_rep__4\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_313_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5F5FADDFFFF28AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \^_rgb_pixel_reg[4]_4\,
      I3 => \sel__0\(0),
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_314_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC55FD7CBF55BBD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \^_rgb_pixel_reg[4]_4\,
      I5 => \hc_reg[0]_rep__8\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_315_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FDED75FD75FD7D7"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \hc_reg[2]_rep__4\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \^_rgb_pixel_reg[4]_4\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_316_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF86BE8E8F1F7E4E"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[1]_rep__5\,
      I3 => \hc_reg[0]_rep__8\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \^_rgb_pixel_reg[4]_4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_317_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFE4EFAEFBABFFB"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__9\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \^_rgb_pixel_reg[4]_4\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_318_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557A4D1FFA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_4\,
      I3 => \hc_reg[0]_rep__9\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_319_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAEF8F0AEABF870"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__9\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_320_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A6D3FFA0BC3FFF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__9\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \^_rgb_pixel_reg[4]_4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_321_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF7FDDFFDDDFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \hc_reg[0]_rep__9\,
      I2 => \hc_reg[1]_rep__5\,
      I3 => \hc_reg[2]_rep__4\,
      I4 => \^_rgb_pixel_reg[4]_4\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_322_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \hc_reg[2]_rep__4\,
      I2 => \hc_reg[1]_rep__5\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[0]_rep__9\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_323_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B48A8FCEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[0]_rep__9\,
      I5 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_324_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEDEE6FC5DB5DD"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__9\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \^_rgb_pixel_reg[4]_4\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_325_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[0]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_112_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[0]_i_113_n_0\,
      O => \_rgb_pixel_reg[0]_5\,
      S => \sel__0\(2)
    );
\p_0_out_inferred__3/nxt_pixel_reg[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000200020"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[10]_i_47_n_0\,
      I1 => \hc_reg[3]_rep_1\,
      I2 => \sel__0\(1),
      I3 => \hc_reg[4]\(2),
      I4 => \p_0_out_inferred__3/nxt_pixel_reg[10]_i_48_n_0\,
      I5 => \^_rgb_pixel_reg[4]_2\(1),
      O => \p_0_out_inferred__3/nxt_pixel_reg[10]_i_28_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[10]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \hc_reg[0]_rep__2\,
      I1 => \hc_reg[2]_rep__15\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[10]_i_47_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[10]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \sel__0\(0),
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \hc_reg[2]_rep__15\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[10]_i_48_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_159\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_212_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_213_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_159_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_160\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_214_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_215_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_160_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \hc_reg[2]_rep__4\,
      I2 => \hc_reg[1]_rep__5\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_161_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB57FD5FFD5DFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \hc_reg[1]_rep__5\,
      I3 => \hc_reg[2]_rep__4\,
      I4 => \^_rgb_pixel_reg[4]_4\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_162_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE6ECA45D5D"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_163_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B4AAAFEEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_164_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_165\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_216_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_217_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_165_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577F2EAEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[1]_rep__5\,
      I1 => \^_rgb_pixel_reg[4]_4\,
      I2 => \hc_reg[2]_rep__4\,
      I3 => \hc_reg[0]_rep__9\,
      I4 => \sel__0\(0),
      I5 => \hc_reg[3]_rep__8\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_166_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60A84AFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \^_rgb_pixel_reg[4]_4\,
      I2 => \sel__0\(0),
      I3 => \hc_reg[1]_rep__5\,
      I4 => \hc_reg[0]_rep__9\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_167_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_218_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_219_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_168_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_169\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_220_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_221_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_169_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800FF0088FF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_4\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \hc_reg[3]_rep__8\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_212_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A45477FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_213_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEAFFBFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \^_rgb_pixel_reg[4]_4\,
      I2 => \sel__0\(0),
      I3 => \hc_reg[0]_rep__8\,
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_214_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41025557A4D5FFAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_4\,
      I3 => \hc_reg[0]_rep__8\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_215_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA22FD55FFFFBBFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \hc_reg[0]_rep__9\,
      I2 => \^_rgb_pixel_reg[4]_4\,
      I3 => \sel__0\(0),
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_216_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDBAFFFFFFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_4\,
      I3 => \hc_reg[2]_rep__4\,
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[0]_rep__9\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_217_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDED75FD75FD757"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \hc_reg[2]_rep__4\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \^_rgb_pixel_reg[4]_4\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_218_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8BBFFFF81FFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \hc_reg[2]_rep__4\,
      I4 => \hc_reg[1]_rep__5\,
      I5 => \^_rgb_pixel_reg[4]_4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_219_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAADDFFFFAAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \^_rgb_pixel_reg[4]_4\,
      I3 => \sel__0\(0),
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_220_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAFFFF5457"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_4\,
      I3 => \hc_reg[0]_rep__8\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_221_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_94_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_95_n_0\,
      I2 => \sel__0\(2),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_96_n_0\,
      I4 => \sel__0\(1),
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_97_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_41_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_159_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_160_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_94_n_0\,
      S => \^_rgb_pixel_reg[4]_2\(1)
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_161_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_162_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_163_n_0\,
      I4 => \hc_reg[4]_rep__8\,
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_164_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_95_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_165_n_0\,
      I1 => \^_rgb_pixel_reg[4]_2\(1),
      I2 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_166_n_0\,
      I3 => \hc_reg[4]_rep__8\,
      I4 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_167_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_96_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[2]_i_97\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_168_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_169_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_97_n_0\,
      S => \^_rgb_pixel_reg[4]_2\(1)
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_175_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_176_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_133_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_177_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_178_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_134_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C08C1C008028080"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[2]_rep__13\,
      I2 => \hc_reg[1]_rep__10\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[0]_rep__3\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_135_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"840A820A020A2208"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \hc_reg[2]_rep__13\,
      I3 => \hc_reg[1]_rep__10\,
      I4 => \^_rgb_pixel_reg[4]_2\(0),
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_136_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010119135BA2A2"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_137_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A484B55501150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__13\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[0]_rep__3\,
      I5 => \hc_reg[1]_rep__10\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_138_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200450000004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \hc_reg[1]_rep__11\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[0]_rep__3\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_139_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45DD02AA00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \sel__0\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_140_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880D15100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__11\,
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[0]_rep__3\,
      I4 => \sel__0\(0),
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_141_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009F57B500000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \sel__0\(0),
      I3 => \hc_reg[1]_rep__11\,
      I4 => \hc_reg[0]_rep__3\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_142_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_179_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_180_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_143_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_181_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_182_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_144_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF00FF7700"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_2\(0),
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__10\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_175_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5F5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_176_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000154000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \sel__0\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__10\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_177_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA85B2A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__10\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_178_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002128A028A028A8"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \^_rgb_pixel_reg[4]_2\(0),
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_179_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"374400007E000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[2]_rep__12\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \^_rgb_pixel_reg[4]_2\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_180_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000552200005555"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \sel__0\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_181_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001115ABA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_182_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_78_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_79_n_0\,
      I2 => \sel__0\(2),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_80_n_0\,
      I4 => \sel__0\(1),
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_81_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_34_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_133_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_134_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_78_n_0\,
      S => \^_rgb_pixel_reg[4]_2\(1)
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_135_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_136_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_137_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_138_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_79_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_139_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_140_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_141_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_142_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_80_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[3]_i_81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_143_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_144_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_81_n_0\,
      S => \^_rgb_pixel_reg[4]_2\(1)
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_146\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_299_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_300_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_146_n_0\,
      S => \^_rgb_pixel_reg[4]_2\(1)
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_161_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_301_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_302_n_0\,
      I4 => \hc_reg[4]_rep__0\,
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_303_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_147_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_304_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_305_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_306_n_0\,
      I4 => \hc_reg[4]_rep__0\,
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[2]_i_167_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_148_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_149\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_307_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_308_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_149_n_0\,
      S => \^_rgb_pixel_reg[4]_2\(1)
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_392_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_393_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_299_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_394_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_395_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_300_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AFF59B5FFFDD5F7"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \^_rgb_pixel_reg[4]_4\,
      I2 => \hc_reg[2]_rep__4\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_301_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF7F7ECB55FDF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_302_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"567AFFFFBABBEFAF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_303_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFAA7FFDBFAFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \^_rgb_pixel_reg[4]_4\,
      I2 => \sel__0\(0),
      I3 => \hc_reg[1]_rep__5\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \hc_reg[0]_rep__9\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_304_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8CFF33FCFFCFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_4\,
      I1 => \hc_reg[3]_rep__8\,
      I2 => \hc_reg[0]_rep__9\,
      I3 => \sel__0\(0),
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_305_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBF7FFF7DF5F57F"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \hc_reg[0]_rep__9\,
      I2 => \hc_reg[1]_rep__5\,
      I3 => \hc_reg[2]_rep__4\,
      I4 => \^_rgb_pixel_reg[4]_4\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_306_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_396_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_397_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_307_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_398_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_399_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_308_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAE9FCFD71"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_392_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A3A6DC73FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_393_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEBFFBB7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_4\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_394_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557AE95FF28"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_4\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_395_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FED776F777FD77"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \hc_reg[2]_rep__4\,
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[0]_rep\,
      I4 => \^_rgb_pixel_reg[4]_4\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_396_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8EBFFFAFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \^_rgb_pixel_reg[4]_4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_397_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF78ADFFFFEAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \hc_reg[0]_rep\,
      I2 => \sel__0\(0),
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_398_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF5DFFB3FF57"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_4\,
      I3 => \hc_reg[2]_rep__4\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_399_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[4]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_146_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_147_n_0\,
      I2 => \sel__0\(2),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_148_n_0\,
      I4 => \sel__0\(1),
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[4]_i_149_n_0\,
      O => \_rgb_pixel_reg[4]_5\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_197_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_198_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_139_n_0\,
      S => \^_rgb_pixel_reg[4]_2\(1)
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_135_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_199_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_200_n_0\,
      I4 => \hc_reg[4]_rep__1\,
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_201_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_140_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_202_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_203_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_204_n_0\,
      I4 => \hc_reg[4]_rep__1\,
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[3]_i_142_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_141_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_142\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_205_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_206_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_142_n_0\,
      S => \^_rgb_pixel_reg[4]_2\(1)
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_197\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_227_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_228_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_197_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_198\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_229_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_230_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_198_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A50AA64A000A2A08"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \hc_reg[2]_rep__13\,
      I3 => \hc_reg[1]_rep__10\,
      I4 => \hc_reg[0]_rep__3\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_199_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013015B08A008A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[2]_rep__13\,
      I4 => \^_rgb_pixel_reg[4]_2\(0),
      I5 => \hc_reg[1]_rep__10\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_200_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A985000045441050"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_201_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0255008002504000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \sel__0\(0),
      I3 => \hc_reg[2]_rep__12\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[0]_rep__3\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_202_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"307300CC03003000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_2\(0),
      I1 => \hc_reg[3]_rep__2\,
      I2 => \hc_reg[0]_rep__3\,
      I3 => \sel__0\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_203_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4008000802A00AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \^_rgb_pixel_reg[4]_2\(0),
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_204_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_231_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_232_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_205_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_233_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_234_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_206_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005653555522AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__10\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_227_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85C5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[1]_rep__10\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_228_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000155080"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \sel__0\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__10\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_229_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA8516A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__10\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_230_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0901288908880A88"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[2]_rep__12\,
      I2 => \hc_reg[1]_rep__11\,
      I3 => \hc_reg[0]_rep__3\,
      I4 => \^_rgb_pixel_reg[4]_2\(0),
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_231_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3744000054000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[2]_rep__12\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \^_rgb_pixel_reg[4]_2\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_232_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D75200001555"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \sel__0\(0),
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_233_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000733CCC8"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_2\(0),
      I1 => \hc_reg[3]_rep__2\,
      I2 => \hc_reg[0]_rep__3\,
      I3 => \sel__0\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_234_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[5]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_139_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_140_n_0\,
      I2 => \sel__0\(2),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_141_n_0\,
      I4 => \sel__0\(1),
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_142_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[5]_i_51_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_255_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_256_n_0\,
      I2 => \sel__0\(1),
      I3 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_257_n_0\,
      I4 => \^_rgb_pixel_reg[4]_2\(1),
      I5 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_258_n_0\,
      O => \_rgb_pixel_reg[8]_3\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_124\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_259_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_260_n_0\,
      O => \_rgb_pixel_reg[8]_5\,
      S => \^_rgb_pixel_reg[4]_2\(1)
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_261_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_262_n_0\,
      O => \_rgb_pixel_reg[8]_4\,
      S => \^_rgb_pixel_reg[4]_2\(1)
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_255\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_463_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_464_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_255_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_256\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_465_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_466_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_256_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_257\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_467_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_468_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_257_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_258\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_469_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_470_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_258_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_259\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_471_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_472_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_259_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_260\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_473_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_474_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_260_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_261\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_475_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_476_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_261_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_262\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_477_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_478_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_262_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5615222A00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_463_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101014102020A000"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \hc_reg[2]_rep__0\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \hc_reg[0]_rep__6\,
      I4 => \^_rgb_pixel_reg[4]_2\(0),
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_464_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515397C00000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_465_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800D35100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__8\,
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[0]_rep__6\,
      I4 => \sel__0\(0),
      I5 => \hc_reg[3]_rep__5\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_466_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021213121"
    )
        port map (
      I0 => \hc_reg[2]_rep__0\,
      I1 => \hc_reg[1]_rep__8\,
      I2 => \sel__0\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \^_rgb_pixel_reg[4]_2\(0),
      I5 => \hc_reg[3]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_467_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010044001115A808"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_468_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010A00422A020040"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_469_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000034004001"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[1]_rep__8\,
      I4 => \^_rgb_pixel_reg[4]_2\(0),
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_470_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8901000045441010"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_471_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051011100A00880"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \hc_reg[2]_rep__0\,
      I4 => \^_rgb_pixel_reg[4]_2\(0),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_472_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D0A044000020A00"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[0]_rep__6\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_473_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004801026A000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__0\(0),
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_474_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004122000115A20"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[1]_rep__8\,
      I3 => \hc_reg[0]_rep__6\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \^_rgb_pixel_reg[4]_2\(0),
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_475_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0152FA280020060"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \sel__0\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_476_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15005000001080"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \sel__0\(0),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_477_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[8]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADBC561A00A00505"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[8]_i_478_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \sel__0\(0),
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[0]_rep__12\,
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_172_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFCFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_210_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \sel__0\(0),
      I3 => \hc_reg[1]_rep__1_0\,
      I4 => \hc_reg[0]_rep__12\,
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_173_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__12\,
      I1 => \hc_reg[0]_rep__12\,
      I2 => \hc_reg[1]_rep__1_0\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \sel__0\(0),
      I5 => \hc_reg[4]_rep__4\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_174_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_212_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_213_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_175_n_0\,
      S => \hc_reg[4]_rep__4\
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[0]_rep__12\,
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \sel__0\(0),
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_176_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_2\(0),
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[0]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_210_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFBF"
    )
        port map (
      I0 => \hc_reg[0]_rep__12\,
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__1\,
      I3 => \^_rgb_pixel_reg[4]_2\(0),
      I4 => \sel__0\(0),
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_212_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \sel__0\(0),
      I1 => \^_rgb_pixel_reg[4]_2\(0),
      I2 => \hc_reg[1]_rep__1\,
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[0]_rep__12\,
      I5 => \hc_reg[3]_rep__12\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_213_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_87_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_88_n_0\,
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_35_n_0\,
      S => \sel__0\(2)
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBB00F0FFF0FF"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_172_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_173_n_0\,
      I3 => \sel__0\(1),
      I4 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_174_n_0\,
      I5 => \^_rgb_pixel_reg[4]_2\(1),
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_87_n_0\
    );
\p_0_out_inferred__3/nxt_pixel_reg[9]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA0CFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_174_n_0\,
      I1 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_175_n_0\,
      I2 => \sel__0\(1),
      I3 => \hc_reg[4]_rep__4\,
      I4 => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_176_n_0\,
      I5 => \^_rgb_pixel_reg[4]_2\(1),
      O => \p_0_out_inferred__3/nxt_pixel_reg[9]_i_88_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[0]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \sel__0\(2),
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_138_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \^_rgb_pixel_reg[0]_7\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[0]_i_114_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_2\(1),
      I1 => \hc_reg[3]_rep__8\,
      I2 => \p_0_out_inferred__4/nxt_pixel_reg[0]_i_215_n_0\,
      I3 => \hc_reg[4]_rep__8\,
      I4 => \sel__0\(2),
      I5 => \^_rgb_pixel_reg[4]_4\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[0]_i_115_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[0]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880800800000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__5\,
      I1 => \hc_reg[2]_rep__4\,
      I2 => \^_rgb_pixel_reg[2]_1\(3),
      I3 => \vc_reg[3]_36\(2),
      I4 => \vc_reg[2]_0\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[0]_i_215_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[0]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[0]_i_114_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[0]_i_115_n_0\,
      O => \_rgb_pixel_reg[0]_6\,
      S => \hc_reg[4]\(0)
    );
\p_0_out_inferred__4/nxt_pixel_reg[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \sel__0\(2),
      I1 => \hc_reg[4]_rep__8\,
      I2 => \p_0_out_inferred__4/nxt_pixel_reg[1]_i_84_n_0\,
      I3 => \sel__0\(0),
      I4 => \hc_reg[3]_rep__8\,
      I5 => \^_rgb_pixel_reg[4]_2\(1),
      O => \^_rgb_pixel_reg[0]_7\
    );
\p_0_out_inferred__4/nxt_pixel_reg[1]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001441"
    )
        port map (
      I0 => \hc_reg[2]_rep__4\,
      I1 => \vc_reg[2]_0\,
      I2 => \vc_reg[3]_36\(2),
      I3 => \^_rgb_pixel_reg[2]_1\(3),
      I4 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[1]_i_84_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[2]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[4]_rep__8\,
      I1 => \hc_reg[1]_rep__5\,
      I2 => \sel__0\(1),
      I3 => \hc_reg[2]_rep__4\,
      I4 => \sel__0\(0),
      I5 => \hc_reg[3]_rep__8\,
      O => \_rgb_pixel_reg[2]_10\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__0\(0),
      I1 => \hc_reg[2]_rep__4\,
      I2 => \sel__0\(1),
      I3 => \hc_reg[1]_rep__15\,
      I4 => \hc_reg[4]_rep__0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_133_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000400020000"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \sel__0\(1),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[4]_rep__0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_134_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080008000000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__0\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \sel__0\(1),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[3]_rep__0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_135_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_138\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__0\(0),
      I1 => \hc_reg[2]_rep__4\,
      I2 => \sel__0\(1),
      I3 => \hc_reg[1]_rep__5\,
      I4 => \hc_reg[3]_rep__8\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_138_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000020"
    )
        port map (
      I0 => \hc_reg[3]_rep__8\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \sel__0\(1),
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[4]_rep__0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_139_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \hc_reg[4]_rep__0\,
      I1 => \hc_reg[1]_rep__5\,
      I2 => \sel__0\(1),
      I3 => \hc_reg[2]_rep__4\,
      I4 => \sel__0\(0),
      I5 => \hc_reg[3]_rep__8\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_140_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__0\,
      I1 => \hc_reg[1]_rep__5\,
      I2 => \hc_reg[2]_rep__4\,
      I3 => \sel__0\(1),
      I4 => \sel__0\(0),
      I5 => \hc_reg[3]_rep__8\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_141_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA000C000C00"
    )
        port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_52_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_53_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \hc_reg[4]\(0),
      I4 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_55_n_0\,
      I5 => \^_rgb_pixel_reg[4]_4\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_23_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800F0FFF000"
    )
        port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_133_n_0\,
      I1 => \hc_reg[3]_rep__0\,
      I2 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_134_n_0\,
      I3 => \^_rgb_pixel_reg[4]_2\(1),
      I4 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_135_n_0\,
      I5 => \sel__0\(2),
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_52_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__4_0\,
      I3 => \hc_reg[4]\(1),
      I4 => \hc_reg[4]_rep__0\,
      I5 => \sel__0\(2),
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_53_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_138_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_139_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_140_n_0\,
      I4 => \sel__0\(2),
      I5 => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_141_n_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[4]_i_55_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_245_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_246_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(0),
      I3 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_247_n_0\,
      I4 => \^_rgb_pixel_reg[4]_2\(1),
      I5 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_248_n_0\,
      O => \_rgb_pixel_reg[8]_6\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_2\(1),
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_249_n_0\,
      I2 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_250_n_0\,
      O => \_rgb_pixel_reg[8]_8\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_251_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_252_n_0\,
      I2 => \^_rgb_pixel_reg[4]_2\(1),
      I3 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_253_n_0\,
      I4 => \sel__0\(2),
      I5 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_254_n_0\,
      O => \_rgb_pixel_reg[8]_7\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_443_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_444_n_0\,
      I2 => \sel__0\(2),
      I3 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_445_n_0\,
      I4 => \hc_reg[3]_rep_1\,
      I5 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_446_n_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_245_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_447_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_448_n_0\,
      I2 => \sel__0\(2),
      I3 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_449_n_0\,
      I4 => \hc_reg[3]_rep_1\,
      I5 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_450_n_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_246_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_451_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_452_n_0\,
      I2 => \sel__0\(2),
      I3 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_453_n_0\,
      I4 => \hc_reg[3]_rep_1\,
      I5 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_454_n_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_247_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_455_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_456_n_0\,
      I2 => \sel__0\(2),
      I3 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_457_n_0\,
      I4 => \hc_reg[3]_rep_1\,
      I5 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_458_n_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_248_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_249\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_459_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_460_n_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_249_n_0\,
      S => \sel__0\(2)
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_250\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_461_n_0\,
      I1 => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_462_n_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_250_n_0\,
      S => \sel__0\(2)
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0100280013000A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__0\(0),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \sel__0\(1),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_251_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000004414022220"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__0\(1),
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_252_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2032269205052180"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__0\(0),
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__0\(1),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_253_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820282000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \sel__0\(0),
      I2 => \sel__0\(1),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_254_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_443\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000909F00000000"
    )
        port map (
      I0 => \vc_reg[2]_0\,
      I1 => \nxt_pixel_reg[8]_i_594_n_0\,
      I2 => \hc_reg[4]_rep__11\,
      I3 => \hc_reg[1]_rep__15\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_443_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003C1400"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \nxt_pixel_reg[8]_i_594_n_0\,
      I2 => \vc_reg[2]_0\,
      I3 => \hc_reg[2]_rep__0\,
      I4 => \sel__0\(0),
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_444_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800000000556914"
    )
        port map (
      I0 => \hc_reg[4]_rep__11\,
      I1 => \nxt_pixel_reg[8]_i_594_n_0\,
      I2 => \vc_reg[2]_0\,
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_445_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7007144100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \hc_reg[2]_rep__0\,
      I2 => \nxt_pixel_reg[8]_i_594_n_0\,
      I3 => \vc_reg[2]_0\,
      I4 => \sel__0\(0),
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_446_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0408495149510408"
    )
        port map (
      I0 => \hc_reg[4]_rep__11\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[1]_rep__15\,
      I4 => \vc_reg[2]_0\,
      I5 => \nxt_pixel_reg[8]_i_594_n_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_447_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00123812380D00"
    )
        port map (
      I0 => \hc_reg[4]_rep__11\,
      I1 => \hc_reg[1]_rep__15\,
      I2 => \sel__0\(0),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \nxt_pixel_reg[8]_i_594_n_0\,
      I5 => \vc_reg[2]_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_448_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0000CC00B0B000"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[2]_rep__0\,
      I3 => \vc_reg[2]_0\,
      I4 => \nxt_pixel_reg[8]_i_594_n_0\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_449_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => \sel__0\(0),
      I1 => \vc_reg[2]_0\,
      I2 => \nxt_pixel_reg[8]_i_594_n_0\,
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_450_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000000"
    )
        port map (
      I0 => \sel__0\(0),
      I1 => \vc_reg[2]_0\,
      I2 => \nxt_pixel_reg[8]_i_594_n_0\,
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_451_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000474700"
    )
        port map (
      I0 => \hc_reg[4]_rep__11\,
      I1 => \hc_reg[2]_rep__0\,
      I2 => \sel__0\(0),
      I3 => \nxt_pixel_reg[8]_i_594_n_0\,
      I4 => \vc_reg[2]_0\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_452_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6110908990896110"
    )
        port map (
      I0 => \hc_reg[4]_rep__11\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[2]_rep__0\,
      I4 => \vc_reg[2]_0\,
      I5 => \nxt_pixel_reg[8]_i_594_n_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_453_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000966900000000"
    )
        port map (
      I0 => \vc_reg[2]_0\,
      I1 => \nxt_pixel_reg[8]_i_594_n_0\,
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[1]_rep__15\,
      I4 => \sel__0\(0),
      I5 => \hc_reg[4]_rep__11\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_454_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008657165710008"
    )
        port map (
      I0 => \hc_reg[4]_rep__11\,
      I1 => \sel__0\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[1]_rep__15\,
      I4 => \vc_reg[2]_0\,
      I5 => \nxt_pixel_reg[8]_i_594_n_0\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_455_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C300691400000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__11\,
      I1 => \nxt_pixel_reg[8]_i_594_n_0\,
      I2 => \vc_reg[2]_0\,
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_456_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE0A22A00000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__11\,
      I1 => \hc_reg[1]_rep__15\,
      I2 => \nxt_pixel_reg[8]_i_594_n_0\,
      I3 => \vc_reg[2]_0\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_457_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022006600000"
    )
        port map (
      I0 => \hc_reg[4]_rep__11\,
      I1 => \hc_reg[1]_rep__15\,
      I2 => \nxt_pixel_reg[8]_i_594_n_0\,
      I3 => \vc_reg[2]_0\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_458_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00080810004000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__0\(1),
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_459_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2560651800208020"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__0\(1),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_460_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C422080030CE4220"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \sel__0\(1),
      I4 => \hc_reg[2]_rep__0\,
      I5 => \sel__0\(0),
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_461_n_0\
    );
\p_0_out_inferred__4/nxt_pixel_reg[8]_i_462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8018420001000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__5\,
      I1 => \hc_reg[4]_rep__11\,
      I2 => \sel__0\(0),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \sel__0\(1),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__4/nxt_pixel_reg[8]_i_462_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_177_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_240_n_0\,
      I2 => \sel__1\(1),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_241_n_0\,
      I4 => \^_rgb_pixel_reg[4]_3\(1),
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_242_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_128_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_243_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_244_n_0\,
      I2 => \sel__1\(1),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_245_n_0\,
      I4 => \^_rgb_pixel_reg[4]_3\(1),
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_246_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_129_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_340_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_341_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_240_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_342_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_343_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_241_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_344_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_345_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_242_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_346_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_347_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_243_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_348_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_349_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_244_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_350_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_351_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_245_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_246\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_352_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_353_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_246_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF84682FFFEFFFF"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_340_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7FF7FFF7F1AFB1D"
    )
        port map (
      I0 => sel(3),
      I1 => \^_rgb_pixel_reg[1]_1\,
      I2 => \hc_reg[2]_rep__3\,
      I3 => \hc_reg[1]_rep__6\,
      I4 => sel(0),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_341_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5F5FADDFFFF28AA"
    )
        port map (
      I0 => sel(3),
      I1 => sel(0),
      I2 => \^_rgb_pixel_reg[1]_1\,
      I3 => \sel__1\(0),
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_342_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC55FD7CBF55BBD7"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => \hc_reg[2]_rep__3\,
      I3 => \hc_reg[1]_rep__6\,
      I4 => \^_rgb_pixel_reg[1]_1\,
      I5 => sel(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_343_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FDED75FD75FD7D7"
    )
        port map (
      I0 => sel(3),
      I1 => sel(0),
      I2 => \hc_reg[2]_rep__3\,
      I3 => \hc_reg[1]_rep__6\,
      I4 => \^_rgb_pixel_reg[1]_1\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_344_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF86BE8E8F1F7E4E"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => \hc_reg[1]_rep__6\,
      I3 => sel(0),
      I4 => \hc_reg[2]_rep__3\,
      I5 => \^_rgb_pixel_reg[1]_1\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_345_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFE4EFAEFBABFFB"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \hc_reg[1]_rep__6\,
      I4 => \^_rgb_pixel_reg[1]_1\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_346_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557A4D1FFA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[1]_1\,
      I3 => sel(0),
      I4 => \hc_reg[2]_rep__3\,
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_347_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAEF8F0AEABF870"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_348_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A6D3FFA0BC3FFF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \hc_reg[1]_rep__6\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => \^_rgb_pixel_reg[1]_1\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_349_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF7FDDFFDDDFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \hc_reg[1]_rep__6\,
      I3 => \hc_reg[2]_rep__3\,
      I4 => \^_rgb_pixel_reg[1]_1\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_350_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[2]_rep__3\,
      I2 => \hc_reg[1]_rep__6\,
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_351_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B48A8FCEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[2]_rep__3\,
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => sel(0),
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_352_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEDEE6FC5DB5DD"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \hc_reg[1]_rep__6\,
      I4 => \^_rgb_pixel_reg[1]_1\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_353_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_128_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[0]_i_129_n_0\,
      O => \_rgb_pixel_reg[0]_8\,
      S => \sel__1\(2)
    );
\p_0_out_inferred__6/nxt_pixel_reg[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000200020"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[10]_i_45_n_0\,
      I1 => \hc_reg[3]_rep_1\,
      I2 => \sel__1\(1),
      I3 => \hc_reg[4]\(2),
      I4 => \p_0_out_inferred__6/nxt_pixel_reg[10]_i_46_n_0\,
      I5 => \^_rgb_pixel_reg[4]_3\(1),
      O => \p_0_out_inferred__6/nxt_pixel_reg[10]_i_27_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[10]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \hc_reg[0]_rep__2\,
      I1 => \hc_reg[2]_rep__15\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[10]_i_45_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[10]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \sel__1\(0),
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \hc_reg[2]_rep__15\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[10]_i_46_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_100\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_171_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_172_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_100_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_173_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_174_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_175_n_0\,
      I4 => \hc_reg[4]_rep__9\,
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_176_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_101_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_177_n_0\,
      I1 => \^_rgb_pixel_reg[4]_3\(1),
      I2 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_178_n_0\,
      I3 => \hc_reg[4]_rep__9\,
      I4 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_179_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_102_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_103\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_180_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_181_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_103_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_171\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_222_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_223_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_171_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_172\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_224_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_225_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_172_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[2]_rep__3\,
      I2 => \hc_reg[1]_rep__6\,
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => sel(0),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_173_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB57FD5FFD5DFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => sel(0),
      I2 => \hc_reg[1]_rep__6\,
      I3 => \hc_reg[2]_rep__3\,
      I4 => \^_rgb_pixel_reg[1]_1\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_174_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE6ECA45D5D"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_175_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B4AAAFEEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[2]_rep__3\,
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => sel(0),
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_176_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_177\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_226_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_227_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_177_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577F2EAEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[1]_rep__6\,
      I1 => \^_rgb_pixel_reg[1]_1\,
      I2 => \hc_reg[2]_rep__3\,
      I3 => sel(0),
      I4 => \sel__1\(0),
      I5 => \hc_reg[3]_rep__7\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_178_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60A84AFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \^_rgb_pixel_reg[1]_1\,
      I2 => \sel__1\(0),
      I3 => \hc_reg[1]_rep__6\,
      I4 => sel(0),
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_179_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_228_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_229_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_180_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_181\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_230_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_231_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_181_n_0\,
      S => \hc_reg[4]_rep__9\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800FF0088FF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_1\,
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \hc_reg[3]_rep__7\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_222_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A45477FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_223_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEAFFBFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \^_rgb_pixel_reg[1]_1\,
      I2 => \sel__1\(0),
      I3 => sel(0),
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_224_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41025557A4D5FFAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[1]_1\,
      I3 => sel(0),
      I4 => \hc_reg[2]_rep__3\,
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_225_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA22FD55FFFFBBFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => sel(0),
      I2 => \^_rgb_pixel_reg[1]_1\,
      I3 => \sel__1\(0),
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_226_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDBAFFFFFFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[1]_1\,
      I3 => \hc_reg[2]_rep__3\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => sel(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_227_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDED75FD75FD757"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => sel(0),
      I2 => \hc_reg[2]_rep__3\,
      I3 => \hc_reg[1]_rep__6\,
      I4 => \^_rgb_pixel_reg[1]_1\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_228_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8BBFFFF81FFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \hc_reg[2]_rep__3\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \^_rgb_pixel_reg[1]_1\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_229_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAADDFFFFAAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => sel(0),
      I2 => \^_rgb_pixel_reg[1]_1\,
      I3 => \sel__1\(0),
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_230_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAFFFF5457"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[1]_1\,
      I3 => sel(0),
      I4 => \hc_reg[2]_rep__3\,
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_231_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_100_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_101_n_0\,
      I2 => \sel__1\(2),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_102_n_0\,
      I4 => \sel__1\(1),
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_103_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_44_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_145\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_183_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_184_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_145_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_209_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_185_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_186_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_187_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_146_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_188_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_189_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_190_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_216_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_147_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_191_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_192_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_148_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_201_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_202_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_183_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_184\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_203_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_204_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_184_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"840A820A020A2208"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \hc_reg[2]_rep__13\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \^_rgb_pixel_reg[4]_3\(0),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_185_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010119135BA2A2"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_186_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A484B55501150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[2]_rep__13\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \hc_reg[0]_rep__3\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_187_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200450000004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => \hc_reg[1]_rep__11\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[0]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_188_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45DD02AA00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => \sel__1\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_189_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880D15100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__11\,
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \hc_reg[2]_rep__13\,
      I3 => \hc_reg[0]_rep__3\,
      I4 => \sel__1\(0),
      I5 => \hc_reg[3]_rep__2\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_190_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_205_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_206_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_191_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_207_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_208_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_192_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF00FF7700"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_3\(0),
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[3]_rep__2\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_201_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5F5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_202_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000154000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \sel__1\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_203_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA85B2A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_204_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002128A028A028A8"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \hc_reg[2]_rep__13\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \^_rgb_pixel_reg[4]_3\(0),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_205_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"374400007E000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[2]_rep__13\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \^_rgb_pixel_reg[4]_3\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_206_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000552200005555"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => \sel__1\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_207_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001115ABA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_208_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_145_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_146_n_0\,
      I2 => \sel__1\(2),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_147_n_0\,
      I4 => \sel__1\(1),
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_148_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[3]_i_82_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_162\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_317_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_318_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_162_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_173_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_319_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_320_n_0\,
      I4 => \hc_reg[4]_rep__0\,
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_321_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_163_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_322_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_323_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_324_n_0\,
      I4 => \hc_reg[4]_rep__0\,
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[2]_i_179_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_164_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_165\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_325_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_326_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_165_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_400_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_401_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_317_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_318\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_402_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_403_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_318_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AFF59B5FFFDD5F7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \^_rgb_pixel_reg[1]_1\,
      I2 => \hc_reg[2]_rep__3\,
      I3 => \hc_reg[1]_rep__6\,
      I4 => sel(0),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_319_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF7F7ECB55FDF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_320_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"567AFFFFBABBEFAF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_321_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFAA7FFDBFAFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \^_rgb_pixel_reg[1]_1\,
      I2 => \sel__1\(0),
      I3 => \hc_reg[1]_rep__6\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => sel(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_322_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8CFF33FCFFCFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_1\,
      I1 => \hc_reg[3]_rep__7\,
      I2 => sel(0),
      I3 => \sel__1\(0),
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_323_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBF7FFF7DF5F57F"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => sel(0),
      I2 => \hc_reg[1]_rep__6\,
      I3 => \hc_reg[2]_rep__3\,
      I4 => \^_rgb_pixel_reg[1]_1\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_324_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_325\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_404_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_405_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_325_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_326\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_406_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_407_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_326_n_0\,
      S => \hc_reg[4]_rep__0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAE9FCFD71"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_400_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A3A6DC73FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_401_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEBFFBB7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[1]_1\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_402_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557AE95FF28"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[1]_1\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_403_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FED776F777FD77"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \hc_reg[2]_rep__3\,
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[0]_rep\,
      I4 => \^_rgb_pixel_reg[1]_1\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_404_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8EBFFFAFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => \^_rgb_pixel_reg[1]_1\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_405_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF78ADFFFFEAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \hc_reg[0]_rep\,
      I2 => \sel__1\(0),
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_406_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF5DFFB3FF57"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[1]_1\,
      I3 => \hc_reg[2]_rep__3\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_407_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[4]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_162_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_163_n_0\,
      I2 => \sel__1\(2),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_164_n_0\,
      I4 => \sel__1\(1),
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[4]_i_165_n_0\,
      O => \_rgb_pixel_reg[4]_6\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_143\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_207_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_208_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_143_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_209_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_210_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_211_n_0\,
      I4 => \hc_reg[4]_rep__1\,
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_212_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_144_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_213_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_214_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_215_n_0\,
      I4 => \hc_reg[4]_rep__1\,
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_216_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_145_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_146\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_217_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_218_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_146_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_235_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_236_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_207_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_237_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_238_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_208_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C08C1C008028080"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[2]_rep__13\,
      I2 => \hc_reg[1]_rep__11\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \hc_reg[0]_rep__3\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_209_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A50AA64A000A2A08"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \hc_reg[2]_rep__13\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \hc_reg[0]_rep__3\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_210_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013015B08A008A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[2]_rep__13\,
      I4 => \^_rgb_pixel_reg[4]_3\(0),
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_211_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A985000045441050"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_212_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0255008002504000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \sel__1\(0),
      I3 => \hc_reg[2]_rep__13\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[0]_rep__3\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_213_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"307300CC03003000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_3\(0),
      I1 => \hc_reg[3]_rep__2\,
      I2 => \hc_reg[0]_rep__3\,
      I3 => \sel__1\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_214_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4008000802A00AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \hc_reg[2]_rep__13\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \^_rgb_pixel_reg[4]_3\(0),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_215_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009F57B500000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \sel__1\(0),
      I3 => \hc_reg[1]_rep__11\,
      I4 => \hc_reg[0]_rep__3\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_216_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_217\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_239_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_240_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_217_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_218\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_241_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_242_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_218_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005653555522AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_235_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85C5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_236_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000155080"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \sel__1\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_237_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA8516A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => \hc_reg[0]_rep__3\,
      I4 => \hc_reg[2]_rep__13\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_238_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0901288908880A88"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[2]_rep__13\,
      I2 => \hc_reg[1]_rep__11\,
      I3 => \hc_reg[0]_rep__3\,
      I4 => \^_rgb_pixel_reg[4]_3\(0),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_239_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3744000054000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__3\,
      I3 => \hc_reg[2]_rep__13\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \^_rgb_pixel_reg[4]_3\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_240_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D75200001555"
    )
        port map (
      I0 => \hc_reg[3]_rep__2\,
      I1 => \hc_reg[0]_rep__3\,
      I2 => \sel__1\(0),
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_241_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000733CCC8"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_3\(0),
      I1 => \hc_reg[3]_rep__2\,
      I2 => \hc_reg[0]_rep__3\,
      I3 => \sel__1\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_242_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[5]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_143_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_144_n_0\,
      I2 => \sel__1\(2),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_145_n_0\,
      I4 => \sel__1\(1),
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_146_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[5]_i_52_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_223_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_224_n_0\,
      I2 => \sel__1\(2),
      I3 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_225_n_0\,
      I4 => \sel__1\(1),
      I5 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_226_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_114_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_223\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_399_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_400_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_223_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_224\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_401_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_402_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_224_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_225\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_403_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_404_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_225_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_226\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_405_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_406_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_226_n_0\,
      S => \^_rgb_pixel_reg[4]_3\(1)
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_399\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_577_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_578_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_399_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_400\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_579_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_580_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_400_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_401\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_581_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_582_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_401_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_402\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_583_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_584_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_402_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_403\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_585_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_586_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_403_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_404\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_587_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_588_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_404_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_405\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_589_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_590_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_405_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_406\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_591_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_592_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_406_n_0\,
      S => \hc_reg[4]_rep__10\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004122000115A20"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => sel(1),
      I3 => \hc_reg[0]_rep__6\,
      I4 => sel(2),
      I5 => \^_rgb_pixel_reg[4]_3\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_577_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0152FA280020060"
    )
        port map (
      I0 => sel(3),
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \sel__1\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => sel(1),
      I5 => sel(2),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_578_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15005000001080"
    )
        port map (
      I0 => sel(3),
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \sel__1\(0),
      I3 => sel(2),
      I4 => sel(1),
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_579_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADBC561A00A00505"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_580_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8901000045441010"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_581_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051011100A00880"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => sel(0),
      I3 => sel(2),
      I4 => \^_rgb_pixel_reg[4]_3\(0),
      I5 => sel(1),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_582_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D0A044000020A00"
    )
        port map (
      I0 => sel(3),
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_583_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004801026A000000"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_584_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515397C00000000"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => \hc_reg[0]_rep__6\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => sel(1),
      I5 => sel(2),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_585_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800D35100000000"
    )
        port map (
      I0 => sel(1),
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => sel(2),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \sel__1\(0),
      I5 => sel(3),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_586_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5615222A00004400"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => sel(1),
      I5 => sel(2),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_587_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101014102020A000"
    )
        port map (
      I0 => sel(3),
      I1 => sel(2),
      I2 => sel(1),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \^_rgb_pixel_reg[4]_3\(0),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_588_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010A00422A020040"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_589_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000034004001"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => sel(2),
      I3 => sel(1),
      I4 => \^_rgb_pixel_reg[4]_3\(0),
      I5 => \hc_reg[0]_rep__6\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_590_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021213121"
    )
        port map (
      I0 => sel(2),
      I1 => sel(1),
      I2 => \sel__1\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => \^_rgb_pixel_reg[4]_3\(0),
      I5 => sel(3),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_591_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[8]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010044001115A808"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => \hc_reg[0]_rep__6\,
      I4 => sel(1),
      I5 => sel(2),
      O => \p_0_out_inferred__6/nxt_pixel_reg[8]_i_592_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \sel__1\(0),
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_177_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFCFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_214_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \sel__1\(0),
      I3 => \hc_reg[1]_rep__0_0\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_178_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__13\,
      I1 => \hc_reg[0]_rep__13\,
      I2 => \hc_reg[1]_rep__0_0\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \sel__1\(0),
      I5 => \hc_reg[4]_rep__4\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_179_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_216_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_217_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_180_n_0\,
      S => \hc_reg[4]_rep__4\
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[0]_rep__13\,
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \sel__1\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_181_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_3\(0),
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[0]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_214_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFBF"
    )
        port map (
      I0 => \hc_reg[0]_rep__13\,
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \sel__1\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_216_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \sel__1\(0),
      I1 => \^_rgb_pixel_reg[4]_3\(0),
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_217_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_89_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_90_n_0\,
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_37_n_0\,
      S => \sel__1\(2)
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBB00F0FFF0FF"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_177_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_178_n_0\,
      I3 => \sel__1\(1),
      I4 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_179_n_0\,
      I5 => \^_rgb_pixel_reg[4]_3\(1),
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_89_n_0\
    );
\p_0_out_inferred__6/nxt_pixel_reg[9]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA0CFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_179_n_0\,
      I1 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_180_n_0\,
      I2 => \sel__1\(1),
      I3 => \hc_reg[4]_rep__4\,
      I4 => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_181_n_0\,
      I5 => \^_rgb_pixel_reg[4]_3\(1),
      O => \p_0_out_inferred__6/nxt_pixel_reg[9]_i_90_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[0]_i_134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \sel__1\(2),
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_154_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \^_rgb_pixel_reg[4]_3\(0),
      I4 => \p_0_out_inferred__7/nxt_pixel_reg[1]_i_67_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[0]_i_134_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[0]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_3\(1),
      I1 => sel(3),
      I2 => \p_0_out_inferred__7/nxt_pixel_reg[0]_i_255_n_0\,
      I3 => \hc_reg[4]_rep__9\,
      I4 => \sel__1\(2),
      I5 => \^_rgb_pixel_reg[4]_3\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[0]_i_135_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[0]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880800800000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__6\,
      I1 => \hc_reg[2]_rep__3\,
      I2 => \^_rgb_pixel_reg[4]_0\(3),
      I3 => \vc_reg[3]_36\(2),
      I4 => \vc_reg[2]_1\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[0]_i_255_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[0]_i_134_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[0]_i_135_n_0\,
      O => \_rgb_pixel_reg[0]_9\,
      S => \hc_reg[4]\(0)
    );
\p_0_out_inferred__7/nxt_pixel_reg[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \sel__1\(2),
      I1 => \hc_reg[4]_rep__9\,
      I2 => \p_0_out_inferred__7/nxt_pixel_reg[1]_i_97_n_0\,
      I3 => \sel__1\(0),
      I4 => \hc_reg[3]_rep__7\,
      I5 => \^_rgb_pixel_reg[4]_3\(1),
      O => \p_0_out_inferred__7/nxt_pixel_reg[1]_i_67_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[1]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001441"
    )
        port map (
      I0 => \hc_reg[2]_rep__3\,
      I1 => \vc_reg[2]_1\,
      I2 => \vc_reg[3]_36\(2),
      I3 => \^_rgb_pixel_reg[4]_0\(3),
      I4 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[1]_i_97_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[2]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[4]_rep__9\,
      I1 => \hc_reg[1]_rep__6\,
      I2 => \sel__1\(1),
      I3 => \hc_reg[2]_rep__3\,
      I4 => \sel__1\(0),
      I5 => \hc_reg[3]_rep__7\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[2]_i_170_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[2]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_1\,
      I1 => \sel__1\(2),
      I2 => \p_0_out_inferred__7/nxt_pixel_reg[2]_i_170_n_0\,
      I3 => \^_rgb_pixel_reg[4]_3\(1),
      I4 => \hc_reg[4]\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[2]_i_99_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__1\(0),
      I1 => \hc_reg[2]_rep__3\,
      I2 => \sel__1\(1),
      I3 => \hc_reg[1]_rep__15\,
      I4 => \hc_reg[4]_rep__0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_150_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000400020000"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[2]_rep__3\,
      I3 => \sel__1\(1),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[4]_rep__0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_151_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080008000000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__0\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[2]_rep__3\,
      I3 => \sel__1\(1),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[3]_rep__0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_152_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sel__1\(0),
      I1 => \hc_reg[2]_rep__3\,
      I2 => \sel__1\(1),
      I3 => \hc_reg[1]_rep__6\,
      I4 => \hc_reg[3]_rep__7\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_154_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000020"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[2]_rep__3\,
      I3 => \sel__1\(1),
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[4]_rep__0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_155_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \hc_reg[4]_rep__0\,
      I1 => \hc_reg[1]_rep__6\,
      I2 => \sel__1\(1),
      I3 => \hc_reg[2]_rep__3\,
      I4 => \sel__1\(0),
      I5 => \hc_reg[3]_rep__7\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_156_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__0\,
      I1 => \hc_reg[1]_rep__6\,
      I2 => \hc_reg[2]_rep__3\,
      I3 => \sel__1\(1),
      I4 => \sel__1\(0),
      I5 => \hc_reg[3]_rep__7\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_157_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA000C000C00"
    )
        port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_58_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_59_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \hc_reg[4]\(0),
      I4 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_60_n_0\,
      I5 => \^_rgb_pixel_reg[4]_3\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_25_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800F0FFF000"
    )
        port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_150_n_0\,
      I1 => \hc_reg[3]_rep__0\,
      I2 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_151_n_0\,
      I3 => \^_rgb_pixel_reg[4]_3\(1),
      I4 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_152_n_0\,
      I5 => \sel__1\(2),
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_58_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[2]_rep__3_0\,
      I3 => \hc_reg[4]\(1),
      I4 => \hc_reg[4]_rep__0\,
      I5 => \sel__1\(2),
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_59_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[4]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_154_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_155_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_156_n_0\,
      I4 => \sel__1\(2),
      I5 => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_157_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[4]_i_60_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_227_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_228_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(0),
      I3 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_229_n_0\,
      I4 => \^_rgb_pixel_reg[4]_3\(1),
      I5 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_230_n_0\,
      O => \_rgb_pixel_reg[8]_9\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_3\(1),
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_231_n_0\,
      I2 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_232_n_0\,
      O => \_rgb_pixel_reg[8]_11\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_233_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_234_n_0\,
      I2 => \^_rgb_pixel_reg[4]_3\(1),
      I3 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_235_n_0\,
      I4 => \sel__1\(2),
      I5 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_236_n_0\,
      O => \_rgb_pixel_reg[8]_10\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_407_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_408_n_0\,
      I2 => \sel__1\(2),
      I3 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_409_n_0\,
      I4 => \hc_reg[3]_rep_1\,
      I5 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_410_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_227_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_411_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_412_n_0\,
      I2 => \sel__1\(2),
      I3 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_413_n_0\,
      I4 => \hc_reg[3]_rep_1\,
      I5 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_414_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_228_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_415_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_416_n_0\,
      I2 => \sel__1\(2),
      I3 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_417_n_0\,
      I4 => \hc_reg[3]_rep_1\,
      I5 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_418_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_229_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_419_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_420_n_0\,
      I2 => \sel__1\(2),
      I3 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_421_n_0\,
      I4 => \hc_reg[3]_rep_1\,
      I5 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_422_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_230_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_231\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_423_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_424_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_231_n_0\,
      S => \sel__1\(2)
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_232\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_425_n_0\,
      I1 => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_426_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_232_n_0\,
      S => \sel__1\(2)
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0100280013000A0"
    )
        port map (
      I0 => sel(3),
      I1 => \hc_reg[4]_rep__10\,
      I2 => \sel__1\(0),
      I3 => sel(2),
      I4 => \sel__1\(1),
      I5 => sel(1),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_233_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000004414022220"
    )
        port map (
      I0 => sel(3),
      I1 => \hc_reg[4]_rep__10\,
      I2 => sel(1),
      I3 => \sel__1\(1),
      I4 => sel(2),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_234_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2032269205052180"
    )
        port map (
      I0 => sel(3),
      I1 => \hc_reg[4]_rep__10\,
      I2 => \sel__1\(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => \sel__1\(1),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_235_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C08080820282000"
    )
        port map (
      I0 => sel(3),
      I1 => \sel__1\(0),
      I2 => \sel__1\(1),
      I3 => sel(2),
      I4 => sel(1),
      I5 => \hc_reg[4]_rep__10\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_236_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000909F00000000"
    )
        port map (
      I0 => \vc_reg[2]_1\,
      I1 => \nxt_pixel_reg[8]_i_593_n_0\,
      I2 => \hc_reg[4]_rep__10\,
      I3 => \hc_reg[1]_rep__15\,
      I4 => sel(2),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_407_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003C1400"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \nxt_pixel_reg[8]_i_593_n_0\,
      I2 => \vc_reg[2]_1\,
      I3 => sel(2),
      I4 => \sel__1\(0),
      I5 => \hc_reg[4]_rep__10\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_408_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800000000556914"
    )
        port map (
      I0 => \hc_reg[4]_rep__10\,
      I1 => \nxt_pixel_reg[8]_i_593_n_0\,
      I2 => \vc_reg[2]_1\,
      I3 => sel(2),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_409_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7007144100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => sel(2),
      I2 => \nxt_pixel_reg[8]_i_593_n_0\,
      I3 => \vc_reg[2]_1\,
      I4 => \sel__1\(0),
      I5 => \hc_reg[4]_rep__10\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_410_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0408495149510408"
    )
        port map (
      I0 => \hc_reg[4]_rep__10\,
      I1 => \sel__1\(0),
      I2 => sel(2),
      I3 => \hc_reg[1]_rep__15\,
      I4 => \vc_reg[2]_1\,
      I5 => \nxt_pixel_reg[8]_i_593_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_411_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00123812380D00"
    )
        port map (
      I0 => \hc_reg[4]_rep__10\,
      I1 => \hc_reg[1]_rep__15\,
      I2 => \sel__1\(0),
      I3 => sel(2),
      I4 => \nxt_pixel_reg[8]_i_593_n_0\,
      I5 => \vc_reg[2]_1\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_412_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0000CC00B0B000"
    )
        port map (
      I0 => \hc_reg[1]_rep__15\,
      I1 => \hc_reg[4]_rep__10\,
      I2 => sel(2),
      I3 => \vc_reg[2]_1\,
      I4 => \nxt_pixel_reg[8]_i_593_n_0\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_413_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => \sel__1\(0),
      I1 => \vc_reg[2]_1\,
      I2 => \nxt_pixel_reg[8]_i_593_n_0\,
      I3 => sel(2),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[4]_rep__10\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_414_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000000"
    )
        port map (
      I0 => \sel__1\(0),
      I1 => \vc_reg[2]_1\,
      I2 => \nxt_pixel_reg[8]_i_593_n_0\,
      I3 => sel(2),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[4]_rep__10\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_415_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000474700"
    )
        port map (
      I0 => \hc_reg[4]_rep__10\,
      I1 => sel(2),
      I2 => \sel__1\(0),
      I3 => \nxt_pixel_reg[8]_i_593_n_0\,
      I4 => \vc_reg[2]_1\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_416_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6110908990896110"
    )
        port map (
      I0 => \hc_reg[4]_rep__10\,
      I1 => \sel__1\(0),
      I2 => \hc_reg[1]_rep__15\,
      I3 => sel(2),
      I4 => \vc_reg[2]_1\,
      I5 => \nxt_pixel_reg[8]_i_593_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_417_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000966900000000"
    )
        port map (
      I0 => \vc_reg[2]_1\,
      I1 => \nxt_pixel_reg[8]_i_593_n_0\,
      I2 => sel(2),
      I3 => \hc_reg[1]_rep__15\,
      I4 => \sel__1\(0),
      I5 => \hc_reg[4]_rep__10\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_418_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008657165710008"
    )
        port map (
      I0 => \hc_reg[4]_rep__10\,
      I1 => \sel__1\(0),
      I2 => sel(2),
      I3 => \hc_reg[1]_rep__15\,
      I4 => \vc_reg[2]_1\,
      I5 => \nxt_pixel_reg[8]_i_593_n_0\,
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_419_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C300691400000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__10\,
      I1 => \nxt_pixel_reg[8]_i_593_n_0\,
      I2 => \vc_reg[2]_1\,
      I3 => sel(2),
      I4 => \hc_reg[1]_rep__15\,
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_420_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE0A22A00000000"
    )
        port map (
      I0 => \hc_reg[4]_rep__10\,
      I1 => \hc_reg[1]_rep__15\,
      I2 => \nxt_pixel_reg[8]_i_593_n_0\,
      I3 => \vc_reg[2]_1\,
      I4 => sel(2),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_421_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022006600000"
    )
        port map (
      I0 => \hc_reg[4]_rep__10\,
      I1 => \hc_reg[1]_rep__15\,
      I2 => \nxt_pixel_reg[8]_i_593_n_0\,
      I3 => \vc_reg[2]_1\,
      I4 => sel(2),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_422_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00080810004000"
    )
        port map (
      I0 => sel(3),
      I1 => \hc_reg[4]_rep__10\,
      I2 => sel(1),
      I3 => \sel__1\(1),
      I4 => sel(2),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_423_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2560651800208020"
    )
        port map (
      I0 => sel(3),
      I1 => \hc_reg[4]_rep__10\,
      I2 => \sel__1\(1),
      I3 => sel(2),
      I4 => sel(1),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_424_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C422080030CE4220"
    )
        port map (
      I0 => sel(3),
      I1 => \hc_reg[4]_rep__10\,
      I2 => sel(1),
      I3 => \sel__1\(1),
      I4 => sel(2),
      I5 => \sel__1\(0),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_425_n_0\
    );
\p_0_out_inferred__7/nxt_pixel_reg[8]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8018420001000000"
    )
        port map (
      I0 => sel(3),
      I1 => \hc_reg[4]_rep__10\,
      I2 => \sel__1\(0),
      I3 => sel(2),
      I4 => \sel__1\(1),
      I5 => sel(1),
      O => \p_0_out_inferred__7/nxt_pixel_reg[8]_i_426_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_144_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_201_n_0\,
      I2 => \sel__2\(1),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_202_n_0\,
      I4 => \^_rgb_pixel_reg[3]_1\(1),
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_203_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_110_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_204_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_205_n_0\,
      I2 => \sel__2\(1),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_206_n_0\,
      I4 => \^_rgb_pixel_reg[3]_1\(1),
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_207_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_111_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_201\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_298_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_299_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_201_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_202\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_300_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_301_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_202_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_203\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_302_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_303_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_203_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_304_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_305_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_204_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_306_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_307_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_205_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_308_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_309_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_206_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_310_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_311_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_207_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF84682FFFEFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_298_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7FF7FFF7F1AFB1D"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \^_rgb_pixel_reg[1]_2\,
      I2 => \hc_reg[2]_rep__4\,
      I3 => \hc_reg[1]_rep__6\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_299_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5F5FADDFFFF28AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \sel__2\(0),
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_300_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC55FD7CBF55BBD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \hc_reg[1]_rep__6\,
      I4 => \^_rgb_pixel_reg[1]_2\,
      I5 => \hc_reg[0]_rep__8\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_301_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FDED75FD75FD7D7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \hc_reg[2]_rep__4\,
      I3 => \hc_reg[1]_rep__6\,
      I4 => \^_rgb_pixel_reg[1]_2\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_302_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF86BE8E8F1F7E4E"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[1]_rep__6\,
      I3 => \hc_reg[0]_rep__8\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \^_rgb_pixel_reg[1]_2\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_303_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFE4EFAEFBABFFB"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \^_rgb_pixel_reg[1]_2\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_304_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557A4D1FFA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \hc_reg[0]_rep__8\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_305_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAEF8F0AEABF870"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_306_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A6D3FFA0BC3FFF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \^_rgb_pixel_reg[1]_2\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_307_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF7FDDFFDDDFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \hc_reg[1]_rep__5\,
      I3 => \hc_reg[2]_rep__4\,
      I4 => \^_rgb_pixel_reg[1]_2\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_308_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[2]_rep__4\,
      I2 => \hc_reg[1]_rep__5\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_309_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B48A8FCEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \hc_reg[1]_rep__5\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_310_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEDEE6FC5DB5DD"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \hc_reg[1]_rep__5\,
      I4 => \^_rgb_pixel_reg[1]_2\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_311_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[0]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_110_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[0]_i_111_n_0\,
      O => \_rgb_pixel_reg[0]_10\,
      S => \sel__2\(2)
    );
\p_0_out_inferred__9/nxt_pixel_reg[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000200020"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[10]_i_30_n_0\,
      I1 => \hc_reg[3]_rep_1\,
      I2 => \sel__2\(1),
      I3 => \hc_reg[4]\(2),
      I4 => \p_0_out_inferred__9/nxt_pixel_reg[10]_i_31_n_0\,
      I5 => \^_rgb_pixel_reg[3]_1\(1),
      O => \p_0_out_inferred__9/nxt_pixel_reg[10]_i_18_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[10]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \hc_reg[0]_rep__2\,
      I1 => \hc_reg[2]_rep__15\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[10]_i_30_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \sel__2\(0),
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \hc_reg[1]_rep__12\,
      I3 => \hc_reg[2]_rep__15\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[3]_rep_1\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[10]_i_31_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_192_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_193_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_139_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_194_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_195_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_140_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB57FD5FFD5DFD7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \hc_reg[1]_rep__6\,
      I3 => \hc_reg[2]_rep__4\,
      I4 => \^_rgb_pixel_reg[1]_2\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_141_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE6ECA45D5D"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_142_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7B4AAAFEEAFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[2]_rep__4\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_143_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_196_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_197_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_144_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577F2EAEFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[1]_rep__5\,
      I1 => \^_rgb_pixel_reg[1]_2\,
      I2 => \hc_reg[2]_rep__3\,
      I3 => \hc_reg[0]_rep__8\,
      I4 => \sel__2\(0),
      I5 => \hc_reg[3]_rep__7\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_145_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_198_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_199_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_146_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_147\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_200_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_201_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_147_n_0\,
      S => \hc_reg[4]_rep__8\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800FF0088FF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_2\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \hc_reg[3]_rep__7\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_192_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A45477FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_193_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEAFFBFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \^_rgb_pixel_reg[1]_2\,
      I2 => \sel__2\(0),
      I3 => \hc_reg[0]_rep__8\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_194_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41025557A4D5FFAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \hc_reg[0]_rep__8\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_195_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA22FD55FFFFBBFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \sel__2\(0),
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_196_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDBAFFFFFFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \hc_reg[2]_rep__3\,
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[0]_rep__8\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_197_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDED75FD75FD757"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \hc_reg[2]_rep__3\,
      I3 => \hc_reg[1]_rep__6\,
      I4 => \^_rgb_pixel_reg[1]_2\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_198_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8BBFFFF81FFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \hc_reg[2]_rep__3\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \^_rgb_pixel_reg[1]_2\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_199_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAADDFFFFAAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \sel__2\(0),
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_200_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAFFFF5457"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \hc_reg[0]_rep__8\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => \hc_reg[1]_rep__6\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_201_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_84_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_85_n_0\,
      I2 => \sel__2\(2),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_86_n_0\,
      I4 => \sel__2\(1),
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_87_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_38_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_139_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_140_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_84_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_191_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_141_n_0\,
      I2 => \^_rgb_pixel_reg[3]_1\(1),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_142_n_0\,
      I4 => \hc_reg[4]_rep__8\,
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_143_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_85_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_144_n_0\,
      I1 => \^_rgb_pixel_reg[3]_1\(1),
      I2 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_145_n_0\,
      I3 => \hc_reg[4]_rep__8\,
      I4 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_198_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_86_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[2]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_146_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_147_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[2]_i_87_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF00FF7700"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_1\(0),
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \hc_reg[3]_rep__1\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_159_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_37_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_38_n_0\,
      I2 => \sel__2\(2),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_39_n_0\,
      I4 => \sel__2\(1),
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_40_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_16_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5F5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_160_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000154000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \sel__2\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_161_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA85B2A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[3]_1\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_162_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002128A028A028A8"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \^_rgb_pixel_reg[3]_1\(0),
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_163_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"374400007E000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \hc_reg[2]_rep__12\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \^_rgb_pixel_reg[3]_1\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_164_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000552200005555"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \^_rgb_pixel_reg[3]_1\(0),
      I3 => \sel__2\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_165_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001115ABA8"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[3]_1\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_166_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_87_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_88_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_37_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_89_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_90_n_0\,
      I2 => \^_rgb_pixel_reg[3]_1\(1),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_91_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_92_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_38_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_93_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_94_n_0\,
      I2 => \^_rgb_pixel_reg[3]_1\(1),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_95_n_0\,
      I4 => \hc_reg[4]\(2),
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_96_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_39_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_97_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_98_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_40_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_159_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_160_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_87_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_161_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_162_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_88_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C08C1C008028080"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[2]_rep__12\,
      I2 => \hc_reg[1]_rep__11\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_89_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"840A820A020A2208"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \^_rgb_pixel_reg[3]_1\(0),
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_90_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010119135BA2A2"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_91_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A484B55501150000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[2]_rep__12\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_92_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200450000004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[3]_1\(0),
      I3 => \hc_reg[1]_rep__11\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[0]_rep__2\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_93_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45DD02AA00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \^_rgb_pixel_reg[3]_1\(0),
      I3 => \sel__2\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_94_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880D15100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__11\,
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[0]_rep__2\,
      I4 => \sel__2\(0),
      I5 => \hc_reg[3]_rep__1\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_95_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009F57B500000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \sel__2\(0),
      I3 => \hc_reg[1]_rep__11\,
      I4 => \hc_reg[0]_rep__2\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_96_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_163_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_164_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_97_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__9/nxt_pixel_reg[3]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_165_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_166_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_98_n_0\,
      S => \hc_reg[4]\(2)
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_335_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_336_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_189_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_337_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_338_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_190_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F73E3FF7FD7F7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[2]_rep__4\,
      I2 => \hc_reg[1]_rep__6\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_191_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AFF59B5FFFDD5F7"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \^_rgb_pixel_reg[1]_2\,
      I2 => \hc_reg[2]_rep__4\,
      I3 => \hc_reg[1]_rep__6\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_192_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF7F7ECB55FDF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_193_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"567AFFFFBABBEFAF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__8\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[1]_rep__6\,
      I5 => \hc_reg[2]_rep__4\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_194_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFAA7FFDBFAFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \^_rgb_pixel_reg[1]_2\,
      I2 => \sel__2\(0),
      I3 => \hc_reg[1]_rep__5\,
      I4 => \hc_reg[2]_rep__4\,
      I5 => \hc_reg[0]_rep__8\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_195_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8CFF33FCFFCFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_2\,
      I1 => \hc_reg[3]_rep__7\,
      I2 => \hc_reg[0]_rep__8\,
      I3 => \sel__2\(0),
      I4 => \hc_reg[1]_rep__5\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_196_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBF7FFF7DF5F57F"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \hc_reg[0]_rep__8\,
      I2 => \hc_reg[1]_rep__6\,
      I3 => \hc_reg[2]_rep__4\,
      I4 => \^_rgb_pixel_reg[1]_2\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_197_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60A84AFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__7\,
      I1 => \^_rgb_pixel_reg[1]_2\,
      I2 => \sel__2\(0),
      I3 => \hc_reg[1]_rep__5\,
      I4 => \hc_reg[0]_rep__8\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_198_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_199\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_339_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_340_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_199_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_200\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_341_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_342_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_200_n_0\,
      S => \hc_reg[4]_rep__2\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_76_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_77_n_0\,
      I2 => \sel__2\(2),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_78_n_0\,
      I4 => \sel__2\(1),
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_79_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_31_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAE9FCFD71"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_335_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A3A6DC73FFFFAF7"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_336_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFEAEBFFBB7F"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_337_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB425557AE95FF28"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => \hc_reg[1]_rep__15\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_338_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FED776F777FD77"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \hc_reg[2]_rep__3\,
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[0]_rep\,
      I4 => \^_rgb_pixel_reg[1]_2\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_339_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8EBFFFAFBBFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[1]_rep__15\,
      I3 => \hc_reg[0]_rep\,
      I4 => \hc_reg[2]_rep__3\,
      I5 => \^_rgb_pixel_reg[1]_2\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_340_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF78ADFFFFEAAA"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \hc_reg[0]_rep\,
      I2 => \sel__2\(0),
      I3 => \^_rgb_pixel_reg[1]_2\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[2]_rep__3\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_341_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF5DFFB3FF57"
    )
        port map (
      I0 => \hc_reg[3]_rep__0\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \hc_reg[2]_rep__3\,
      I4 => \hc_reg[1]_rep__15\,
      I5 => \hc_reg[0]_rep\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_342_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_76\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_189_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_190_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_76_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_191_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_192_n_0\,
      I2 => \^_rgb_pixel_reg[3]_1\(1),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_193_n_0\,
      I4 => \hc_reg[4]_rep__2\,
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_194_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_77_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_195_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_196_n_0\,
      I2 => \^_rgb_pixel_reg[3]_1\(1),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_197_n_0\,
      I4 => \hc_reg[4]_rep__2\,
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_198_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_78_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[4]_i_79\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_199_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_200_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[4]_i_79_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_179_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_180_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_125_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_181_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_182_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_126_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A50AA64A000A2A08"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[1]_rep__11\,
      I4 => \hc_reg[0]_rep__2\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_127_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013015B08A008A0"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \hc_reg[2]_rep__12\,
      I4 => \^_rgb_pixel_reg[3]_1\(0),
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_128_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A985000045441050"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_129_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0255008002504000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \sel__2\(0),
      I3 => \hc_reg[2]_rep__12\,
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[0]_rep__2\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_130_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"307300CC03003000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_1\(0),
      I1 => \hc_reg[3]_rep__1\,
      I2 => \hc_reg[0]_rep__2\,
      I3 => \sel__2\(0),
      I4 => \hc_reg[1]_rep__12\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_131_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4008000802A00AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \hc_reg[2]_rep__12\,
      I3 => \hc_reg[1]_rep__12\,
      I4 => \^_rgb_pixel_reg[3]_1\(0),
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_132_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_183_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_184_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_133_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_185_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_186_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_134_n_0\,
      S => \hc_reg[4]_rep__1\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_46_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_47_n_0\,
      I2 => \sel__2\(2),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_48_n_0\,
      I4 => \sel__2\(1),
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_49_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_17_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005653555522AA"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_179_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85C5BAB880000508"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_180_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00150000155080"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \sel__2\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_181_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFDAAA8516A0055"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[3]_1\(0),
      I3 => \hc_reg[0]_rep__2\,
      I4 => \hc_reg[2]_rep__12\,
      I5 => \hc_reg[1]_rep__11\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_182_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0901288908880A88"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[2]_rep__12\,
      I2 => \hc_reg[1]_rep__11\,
      I3 => \hc_reg[0]_rep__2\,
      I4 => \^_rgb_pixel_reg[3]_1\(0),
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_183_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3744000054000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__2\,
      I3 => \hc_reg[2]_rep__12\,
      I4 => \hc_reg[1]_rep__11\,
      I5 => \^_rgb_pixel_reg[3]_1\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_184_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D75200001555"
    )
        port map (
      I0 => \hc_reg[3]_rep__1\,
      I1 => \hc_reg[0]_rep__2\,
      I2 => \sel__2\(0),
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_185_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000733CCC8"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_1\(0),
      I1 => \hc_reg[3]_rep__1\,
      I2 => \hc_reg[0]_rep__2\,
      I3 => \sel__2\(0),
      I4 => \hc_reg[1]_rep__11\,
      I5 => \hc_reg[2]_rep__12\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_186_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_125_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_126_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_46_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_89_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_127_n_0\,
      I2 => \^_rgb_pixel_reg[3]_1\(1),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_128_n_0\,
      I4 => \hc_reg[4]_rep__1\,
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_129_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_47_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_130_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_131_n_0\,
      I2 => \^_rgb_pixel_reg[3]_1\(1),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_132_n_0\,
      I4 => \hc_reg[4]_rep__1\,
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[3]_i_96_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_48_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[5]_i_49\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_133_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_134_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[5]_i_49_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_279_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_280_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_130_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_281_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_282_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_131_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_283_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_284_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_132_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_133\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_285_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_286_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_133_n_0\,
      S => \^_rgb_pixel_reg[3]_1\(1)
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_513_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_514_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_279_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_515_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_516_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_280_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_517_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_518_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_281_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_519_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_520_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_282_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_521_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_522_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_283_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_523_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_524_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_284_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_285\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_525_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_526_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_285_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_286\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_527_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_528_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_286_n_0\,
      S => \hc_reg[4]_rep__11\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004122000115A20"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[1]_rep__8\,
      I3 => \hc_reg[0]_rep__5\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \^_rgb_pixel_reg[3]_1\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_513_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0152FA280020060"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \sel__2\(0),
      I3 => \hc_reg[0]_rep__5\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_514_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15005000001080"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \sel__2\(0),
      I3 => \hc_reg[2]_rep__0\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[0]_rep__5\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_515_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADBC561A00A00505"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__5\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_516_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8901000045441010"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__5\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_517_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051011100A00880"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__5\,
      I3 => \hc_reg[2]_rep__0\,
      I4 => \^_rgb_pixel_reg[3]_1\(0),
      I5 => \hc_reg[1]_rep__8\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_518_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D0A044000020A00"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[0]_rep__5\,
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_519_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004801026A000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[3]_1\(0),
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \hc_reg[0]_rep__5\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_520_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515397C00000000"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[0]_rep__5\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_521_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800D35100000000"
    )
        port map (
      I0 => \hc_reg[1]_rep__8\,
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[0]_rep__5\,
      I4 => \sel__2\(0),
      I5 => \hc_reg[3]_rep__4\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_522_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5615222A00004400"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[3]_1\(0),
      I3 => \hc_reg[0]_rep__5\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_523_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101014102020A000"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \hc_reg[2]_rep__0\,
      I2 => \hc_reg[1]_rep__8\,
      I3 => \hc_reg[0]_rep__5\,
      I4 => \^_rgb_pixel_reg[3]_1\(0),
      I5 => \sel__2\(0),
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_524_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010A00422A020040"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[3]_1\(0),
      I3 => \hc_reg[1]_rep__8\,
      I4 => \hc_reg[2]_rep__0\,
      I5 => \hc_reg[0]_rep__5\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_525_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000034004001"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__2\(0),
      I2 => \hc_reg[2]_rep__0\,
      I3 => \hc_reg[1]_rep__8\,
      I4 => \^_rgb_pixel_reg[3]_1\(0),
      I5 => \hc_reg[0]_rep__5\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_526_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021213121"
    )
        port map (
      I0 => \hc_reg[2]_rep__0\,
      I1 => \hc_reg[1]_rep__8\,
      I2 => \sel__2\(0),
      I3 => \hc_reg[0]_rep__5\,
      I4 => \^_rgb_pixel_reg[3]_1\(0),
      I5 => \hc_reg[3]_rep__4\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_527_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010044001115A808"
    )
        port map (
      I0 => \hc_reg[3]_rep__4\,
      I1 => \sel__2\(0),
      I2 => \^_rgb_pixel_reg[3]_1\(0),
      I3 => \hc_reg[0]_rep__5\,
      I4 => \hc_reg[1]_rep__8\,
      I5 => \hc_reg[2]_rep__0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_528_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[8]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_130_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_131_n_0\,
      I2 => \sel__2\(2),
      I3 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_132_n_0\,
      I4 => \sel__2\(1),
      I5 => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_133_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[8]_i_67_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \sel__2\(0),
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_146_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFCFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_202_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \sel__2\(0),
      I3 => \hc_reg[1]_rep__0_1\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_147_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep__13\,
      I1 => \hc_reg[0]_rep__13\,
      I2 => \hc_reg[1]_rep__0_1\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \sel__2\(0),
      I5 => \hc_reg[4]_rep__4\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_148_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_204_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_205_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_149_n_0\,
      S => \hc_reg[4]_rep__4\
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \hc_reg[0]_rep__13\,
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \sel__2\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_150_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_1\(0),
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[0]_rep__13\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_202_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFBF"
    )
        port map (
      I0 => \hc_reg[0]_rep__13\,
      I1 => \hc_reg[2]_rep__9\,
      I2 => \hc_reg[1]_rep__0\,
      I3 => \^_rgb_pixel_reg[3]_1\(0),
      I4 => \sel__2\(0),
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_204_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \sel__2\(0),
      I1 => \^_rgb_pixel_reg[3]_1\(0),
      I2 => \hc_reg[1]_rep__0\,
      I3 => \hc_reg[2]_rep__9\,
      I4 => \hc_reg[0]_rep__13\,
      I5 => \hc_reg[3]_rep__13\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_205_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_74_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_75_n_0\,
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_29_n_0\,
      S => \sel__2\(2)
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBB00F0FFF0FF"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_146_n_0\,
      I1 => \hc_reg[4]_rep__4\,
      I2 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_147_n_0\,
      I3 => \sel__2\(1),
      I4 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_148_n_0\,
      I5 => \^_rgb_pixel_reg[3]_1\(1),
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_74_n_0\
    );
\p_0_out_inferred__9/nxt_pixel_reg[9]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA0CFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_148_n_0\,
      I1 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_149_n_0\,
      I2 => \sel__2\(1),
      I3 => \hc_reg[4]_rep__4\,
      I4 => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_150_n_0\,
      I5 => \^_rgb_pixel_reg[3]_1\(1),
      O => \p_0_out_inferred__9/nxt_pixel_reg[9]_i_75_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Car_drawer is
  port (
    hcountd_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_rgb_pixel_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[9]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_rgb_pixel_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_1\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_rgb_pixel_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_rgb_pixel_reg[2]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_3\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_rgb_pixel_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_5\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_rgb_pixel_reg[10]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_rgb_pixel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_6\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_rgb_pixel_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_rgb_pixel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_rgb_pixel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_out_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \_rgb_pixel_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_out__1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[8]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_21\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_22\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_23\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_24\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_25\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_18\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_26\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_27\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_28\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_19\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_29\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_30\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_20\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_31\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_21\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_32\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_22\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_23\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_22\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_24\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_25\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_23\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_18\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_26\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_19\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_27\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_28\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_29\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_30\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_31\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_32\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_33\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_34\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_24\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_35\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_17\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[21]_0\ : in STD_LOGIC;
    hcountd : in STD_LOGIC_VECTOR ( 9 downto 0 );
    vcountd_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    vcountd : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \hcountd_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    address3031_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address5023_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address6019_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vc_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[4]_rep__13\ : in STD_LOGIC;
    \hc_reg[4]_rep__12\ : in STD_LOGIC;
    \hc_reg[3]_rep__14\ : in STD_LOGIC;
    \hc_reg[3]_rep\ : in STD_LOGIC;
    \hc_reg[3]_rep__3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \obj_buff1_reg[21]_0\ : in STD_LOGIC;
    \obj_buff4_reg[21]_0\ : in STD_LOGIC;
    \obj_buff1_reg[21]_1\ : in STD_LOGIC;
    \vcountd_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[21]_1\ : in STD_LOGIC;
    \vc_reg[4]\ : in STD_LOGIC;
    \obj_buff10_reg[21]_0\ : in STD_LOGIC;
    \obj_buff9_reg[21]_1\ : in STD_LOGIC;
    \obj_buff3_reg[21]_0\ : in STD_LOGIC;
    \obj_buff7_reg[21]_0\ : in STD_LOGIC;
    \obj_buff4_reg[21]_2\ : in STD_LOGIC;
    \obj_buff7_reg[21]_1\ : in STD_LOGIC;
    \obj_buff6_reg[21]_0\ : in STD_LOGIC;
    \obj_buff10_reg[21]_1\ : in STD_LOGIC;
    \obj_buff8_reg[21]_0\ : in STD_LOGIC;
    \obj_buff7_reg[21]_2\ : in STD_LOGIC;
    \obj_buff4_reg[21]_3\ : in STD_LOGIC;
    \vc_reg[4]_0\ : in STD_LOGIC;
    \obj_buff9_reg[21]_2\ : in STD_LOGIC;
    \hcountd_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[21]_3\ : in STD_LOGIC;
    \vcountd_reg[9]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[4]_1\ : in STD_LOGIC;
    \vc_reg[4]_2\ : in STD_LOGIC;
    \hcountd_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[21]_4\ : in STD_LOGIC;
    \hcountd_reg[10]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[21]_5\ : in STD_LOGIC;
    \hcountd_reg[10]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[21]_0\ : in STD_LOGIC;
    \obj_buff3_reg[21]_1\ : in STD_LOGIC;
    \vc_reg[4]_3\ : in STD_LOGIC;
    \vc_reg[4]_4\ : in STD_LOGIC;
    \vcountd_reg[9]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[4]_5\ : in STD_LOGIC;
    \vc_reg[4]_6\ : in STD_LOGIC;
    \hcountd_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcountd_reg[10]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vcountd_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hcountd_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcountd_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcountd_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[4]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcountd_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[4]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[4]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcountd_reg[9]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[4]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[4]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[4]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[4]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcountd_reg[9]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[4]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[9]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[4]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcountd_reg[9]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[4]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[4]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcountd_reg[9]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[4]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[4]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcountd_reg[9]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[4]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vcountd_reg[9]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    address4027_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address1003_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address907_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address8011_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address7015_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address2035_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address1039_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \obj_buff1_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    address1037_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address809_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address1001_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address905_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address7013_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address5021_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address4025_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address2033_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[21]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    address3029_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address6017_out : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Car_drawer : entity is "Car_drawer";
end microblaze_Video_Controller_4regs_0_0_Car_drawer;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Car_drawer is
  signal \_rgb_out[11]_i_25_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_26_n_0\ : STD_LOGIC;
  signal \^_rgb_out_reg[11]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \_rgb_pixel[0]_i_100_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_101_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_102_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_104_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_108_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_109_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_110_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_111_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_112_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_113_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_114_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_118_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_126_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_128_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_138_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_142_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_156_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_163_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_176_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_177_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_178_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_179_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_181_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_189_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_202_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_203_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_204_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_205_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_206_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_207_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_208_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_209_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_210_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_211_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_212_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_219_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_221_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_227_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_229_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_41_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_48_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_67_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_76_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_80_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_81_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_82_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_84_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_88_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_89_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_90_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_91_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_102_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_106_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_112_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_113_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_118_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_119_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_126_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_128_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_131_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_144_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_151__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_166_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_168_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_170_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_171_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_172_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_174_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_175_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_176_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_177_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_178_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_179_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_180_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_181_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_182_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_183_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_184_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_185_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_186_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_198__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_202_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_203_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_204_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_205_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_206_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_227_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_259_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_262_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_266_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_274_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_276_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_284_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_285_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_286_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_287_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_288_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_289__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_290_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_305_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_308_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_312_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_33_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_348_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_34_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_351_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_355_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_359_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_361_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_366_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_376_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_380_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_381_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_382_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_383_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_38_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_392_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_393_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_394_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_395_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_396_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_400_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_401_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_402_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_403_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_404_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_405_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_406_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_407_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_408_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_410_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_415_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_416_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_417_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_418_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_419_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_41_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_420_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_435_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_439_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_451_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_452_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_453_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_454_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_455_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_459_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_460_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_461_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_462_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_463_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_464_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_465_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_466_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_467_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_46_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_471_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_472_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_473_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_474_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_47_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_483_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_485_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_48_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_493_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_494_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_495_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_496_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_497_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_498_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_499_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_503_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_504_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_505_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_506_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_515_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_516_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_517_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_518_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_519_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_523_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_524_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_525_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_526_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_527_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_528_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_529_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_52_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_530_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_53_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_540_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_553_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_555_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_556_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_557_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_558_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_559_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_560_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_561_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_563_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_572_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_573_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_574_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_575_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_576_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_577_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_578_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_580_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_59_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_64_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_68_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_70_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_71_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_80_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_81_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_82_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_83_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_84_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_88_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_89_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_90_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_91_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_92_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_93_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_94_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_95_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_100_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_102_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_104__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_105__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_106__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_107__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_108__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_109__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_123_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_16_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_22_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_26_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_47_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_52_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_53_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_55__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_72__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_76_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_77_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_78_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_79_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_80_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_81_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_82_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_83_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_84_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_85_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_86_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_87_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_88_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_89_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_90_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_91_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_92_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_100_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_101_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_102_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_104_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_105_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_106_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_107_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_108_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_109_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_110_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_111_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_112_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_113_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_114_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_116_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_24_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_55_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_72_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_74_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_77_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_78_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_80_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_96_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_16_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_19_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_101_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_102_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_104_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_113_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_114_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_116_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_117_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_121_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_122_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_123_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_124_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_125_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_126_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_127_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_128_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_129_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_133_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_134_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_135_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_136_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_145_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_146_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_147_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_148_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_149_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_153_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_154_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_155_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_156_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_157_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_158_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_159_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_160_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_24_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_29_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_40_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_45_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_46_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_47_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_64_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_67_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_71_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_83_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_86_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_90_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_97_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_16_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_29_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_31_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_38_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_22_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_24_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_29_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_31_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_32_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_34_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_37_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_39_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_43_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_45_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_47_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_48_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_7_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_1\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^_rgb_pixel_reg[0]_10\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_11\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_12\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_2\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^_rgb_pixel_reg[0]_3\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^_rgb_pixel_reg[0]_4\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_5\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_6\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_131_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_131_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_131_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_131_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_132_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_153_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_154_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_154_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_154_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_154_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_161_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_162_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_162_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_162_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_162_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_30_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_30_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_30_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_40_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_40_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_40_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_45_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_45_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_45_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^_rgb_pixel_reg[10]_2\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_4\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_123_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_123_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_123_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_123_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_127_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_127_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_127_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_127_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_137_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_137_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_137_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_163_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_164_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_217_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_218_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_218_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_218_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_218_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_223_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_224_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_22_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_22_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_22_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_236_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_237_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_248_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_248_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_248_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_258_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_258_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_258_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_258_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_263_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_263_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_263_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_263_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_270_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_270_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_270_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_270_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_271_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_304_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_304_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_304_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_304_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_309_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_309_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_309_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_309_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_313_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_313_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_313_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_32_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_32_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_32_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_32_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_335_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_335_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_335_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_335_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_336_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_337_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_337_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_337_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_347_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_347_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_347_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_347_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_352_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_352_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_352_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_352_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_37_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_37_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_37_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_37_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_431_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_431_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_431_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_431_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_432_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_531_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_532_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_532_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_532_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_532_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_98_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_99_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_9_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[11]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[11]_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_43_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_43_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_43_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_43_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_48_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_48_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_48_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_48_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_58_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_59_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_59_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_59_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_59_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_4\ : STD_LOGIC;
  signal \_rgb_pixel_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_13\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_14\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_15\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_16\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_17\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_18\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_19\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_8\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_34_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_34_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_35_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_64_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_64_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_64_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_69_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_69_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_69_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_73_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_73_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_73_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_73_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_1\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^_rgb_pixel_reg[4]_14\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_16\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_17\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_4\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_5\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_6\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[5]_0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^_rgb_pixel_reg[5]_10\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[5]_12\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[5]_14\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[5]_2\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[5]_3\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^_rgb_pixel_reg[5]_5\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^_rgb_pixel_reg[5]_6\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^_rgb_pixel_reg[5]_8\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[5]_9\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_17\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_24\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_5\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_6\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_7\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_8\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_27_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_28_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_32_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_33_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_53_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_53_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_53_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_63_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_63_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_63_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_63_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_68_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_68_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_68_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_68_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_72_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_72_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_72_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_82_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_82_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_82_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_82_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_87_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_87_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_87_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_87_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[7]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[7]_2\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[7]_4\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[8]_2\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[8]_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[8]_4\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[8]_5\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[8]_6\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[9]_0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^_rgb_pixel_reg[9]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[9]_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_14_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_14_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_14_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_15_n_3\ : STD_LOGIC;
  signal address10b_00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address1b_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address2b_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address3b_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address4b_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address5b_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address6b_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address7b_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address8b_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address9b_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^hcountd_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal nxt_pixel214_in : STD_LOGIC;
  signal nxt_pixel219_in : STD_LOGIC;
  signal nxt_pixel224_in : STD_LOGIC;
  signal nxt_pixel229_in : STD_LOGIC;
  signal nxt_pixel234_in : STD_LOGIC;
  signal nxt_pixel239_in : STD_LOGIC;
  signal nxt_pixel244_in : STD_LOGIC;
  signal nxt_pixel24_in : STD_LOGIC;
  signal nxt_pixel29_in : STD_LOGIC;
  signal nxt_pixel30_out : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal nxt_pixel4 : STD_LOGIC;
  signal nxt_pixel412_in : STD_LOGIC;
  signal nxt_pixel417_in : STD_LOGIC;
  signal nxt_pixel422_in : STD_LOGIC;
  signal nxt_pixel427_in : STD_LOGIC;
  signal nxt_pixel42_in : STD_LOGIC;
  signal nxt_pixel432_in : STD_LOGIC;
  signal nxt_pixel437_in : STD_LOGIC;
  signal nxt_pixel442_in : STD_LOGIC;
  signal nxt_pixel47_in : STD_LOGIC;
  signal \obj_buff10_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff10_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[16]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff2_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff2_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff3_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff3_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff4_reg_n_0_[16]\ : STD_LOGIC;
  signal \obj_buff4_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff4_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff4_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff5_reg_n_0_[16]\ : STD_LOGIC;
  signal \obj_buff5_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff5_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff5_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff6_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff6_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff7_reg_n_0_[16]\ : STD_LOGIC;
  signal \obj_buff7_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff7_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff7_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff8_reg_n_0_[16]\ : STD_LOGIC;
  signal \obj_buff8_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff8_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff8_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff9_reg_n_0_[16]\ : STD_LOGIC;
  signal \obj_buff9_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff9_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff9_reg_n_0_[7]\ : STD_LOGIC;
  signal obj_reg1 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg10 : STD_LOGIC;
  signal obj_reg100 : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[0]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[10]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[11]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[12]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[13]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[14]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[15]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[16]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[18]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[19]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[1]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[20]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[21]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[2]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[3]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[4]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[5]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_reg1[21]_i_2_n_0\ : STD_LOGIC;
  signal obj_reg2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg20 : STD_LOGIC;
  signal obj_reg3 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg30 : STD_LOGIC;
  signal obj_reg4 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg40 : STD_LOGIC;
  signal obj_reg5 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg50 : STD_LOGIC;
  signal obj_reg6 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg60 : STD_LOGIC;
  signal obj_reg7 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg70 : STD_LOGIC;
  signal obj_reg8 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg80 : STD_LOGIC;
  signal obj_reg9 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg90 : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal p_0_in28_in : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal p_0_in32_in : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_199_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_230_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_356_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_357_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_358_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_360_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_362_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_364_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_365_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_367_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_533_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_534_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_539_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_579_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[0]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[0]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[0]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[0]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[0]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[0]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[0]_i_222_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[0]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[0]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[0]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[6]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[6]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[8]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[8]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__10/_rgb_pixel[8]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[0]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[0]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[0]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[0]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[0]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[0]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[0]_i_220_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[0]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[0]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[0]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[6]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[6]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[8]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[8]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__11/_rgb_pixel[8]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[0]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[0]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[11]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[11]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[11]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[11]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[8]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[8]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[8]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[9]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[9]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[9]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[9]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__12/_rgb_pixel[9]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[0]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[0]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[0]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[11]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[11]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[11]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[11]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[8]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[8]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[8]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[9]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[9]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[9]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[9]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[9]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__13/_rgb_pixel[9]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_275_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_368_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_369_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_370_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_371_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_372_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_373_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_374_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_375_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_543_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_544_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_545_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_587_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[11]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[11]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[0]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[0]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_283_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_291_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_293_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_425_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_426_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_433_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_434_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_436_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_437_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_438_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_440_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_554_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_562_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[11]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[11]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[11]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[2]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[2]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[2]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[4]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[4]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[4]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[4]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[4]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[4]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[4]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_302_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_303_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_441_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_442_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_443_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_444_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_445_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_446_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_447_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_448_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_564_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_565_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[2]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[2]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[2]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[10]_i_232_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[10]_i_233_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[10]_i_333_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[10]_i_334_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[10]_i_492_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[3]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[3]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[7]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[7]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[7]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[7]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[7]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[8]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[8]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[8]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[10]_i_228_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[10]_i_231_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[10]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[10]_i_324_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[10]_i_484_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[3]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[3]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[7]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[7]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[7]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[7]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[7]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[8]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[8]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[8]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[0]_i_223_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[0]_i_224_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[10]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[10]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[10]_i_267_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[10]_i_268_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[10]_i_409_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[2]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[2]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[2]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[7]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[7]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__7/_rgb_pixel[7]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[0]_i_225_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[0]_i_226_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[10]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[10]_i_272_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[10]_i_273_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[10]_i_423_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[10]_i_424_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[10]_i_552_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[2]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[2]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[2]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[7]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[7]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__8/_rgb_pixel[7]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[0]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[0]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[0]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[0]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[0]_i_228_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[0]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[0]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[0]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[2]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[2]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[2]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[7]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[7]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[7]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__9/_rgb_pixel[7]_i_20_n_0\ : STD_LOGIC;
  signal \NLW__rgb_pixel_reg[0]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[0]_i_132_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[0]_i_132_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[0]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[0]_i_153_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[0]_i_153_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[0]_i_161_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[0]_i_161_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[0]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[0]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[0]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_123_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_127_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_137_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_163_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_163_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_164_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_164_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_217_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_223_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_223_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_224_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_224_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_236_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_236_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_237_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_237_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_248_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_258_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_263_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_271_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_271_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_304_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_309_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_313_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_336_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_336_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_337_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_347_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_352_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_432_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_432_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_531_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_531_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_98_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_98_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_99_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_99_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_58_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[11]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[2]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[2]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[2]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[2]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[2]_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[2]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[2]_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_87_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[9]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[9]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_118\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_126\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_138\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_142\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_156\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_189\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_221\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_229\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_50\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_67\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_81\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_112\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_119\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_151__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_160\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_166\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_170\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_172\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_274\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_276\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_359\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_366\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_408\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_410\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_43\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_435\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_439\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_48\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_483\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_485\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_50\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_52\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_540\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_555\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_563\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_578\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_580\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_59\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_100\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_102\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_123\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_18\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_21\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_26\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_15__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_24\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_44\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_7__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_80\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \_rgb_pixel[3]_i_16\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \_rgb_pixel[3]_i_19\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \_rgb_pixel[3]_i_5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \_rgb_pixel[4]_i_15\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_12\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_40\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_42\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_45\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_46\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_47\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_52\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_15\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_18\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_37\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_42\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_49\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_11\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_13\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_14\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_15\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_16\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_20\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_31\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_50\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_19\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_22\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_24\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_39\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_43\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_45\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_47\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_78\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_120\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_54\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_55\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_56\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_57\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_58\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[11]_i_17\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[11]_i_99\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_41\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_43\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_44\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_7\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_38\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_41\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_152\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_199\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_73\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_238\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_242\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_358\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_362\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_364\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_533\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_25\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_26\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_27\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_28\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_85\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_86\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_87\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[7]_i_22\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[7]_i_24\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/_rgb_pixel[0]_i_130\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/_rgb_pixel[0]_i_133\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/_rgb_pixel[0]_i_174\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/_rgb_pixel[0]_i_58\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/_rgb_pixel[8]_i_39\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/_rgb_pixel[8]_i_40\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/_rgb_pixel[8]_i_41\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \p_0_out_inferred__11/_rgb_pixel[0]_i_117\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_0_out_inferred__11/_rgb_pixel[0]_i_125\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p_0_out_inferred__11/_rgb_pixel[0]_i_166\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p_0_out_inferred__11/_rgb_pixel[0]_i_52\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p_0_out_inferred__11/_rgb_pixel[8]_i_35\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \p_0_out_inferred__11/_rgb_pixel[8]_i_36\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p_0_out_inferred__11/_rgb_pixel[8]_i_37\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \p_0_out_inferred__12/_rgb_pixel[11]_i_30\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_0_out_inferred__12/_rgb_pixel[8]_i_17\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_0_out_inferred__12/_rgb_pixel[8]_i_18\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_0_out_inferred__12/_rgb_pixel[8]_i_19\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_0_out_inferred__12/_rgb_pixel[9]_i_11\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_0_out_inferred__12/_rgb_pixel[9]_i_4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_0_out_inferred__12/_rgb_pixel[9]_i_6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/_rgb_pixel[11]_i_25\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/_rgb_pixel[8]_i_21\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/_rgb_pixel[8]_i_22\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/_rgb_pixel[8]_i_23\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/_rgb_pixel[9]_i_16\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/_rgb_pixel[9]_i_17\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/_rgb_pixel[9]_i_35\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p_0_out_inferred__13/_rgb_pixel[9]_i_8\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_145\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_147\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_207\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_243\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_247\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_370\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_372\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_373\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_543\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[11]_i_125\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_79\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_81\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_82\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[4]_i_16\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[4]_i_18\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[4]_i_19\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[10]_i_149\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[10]_i_150\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[10]_i_215\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[10]_i_291\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[10]_i_293\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[10]_i_425\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[10]_i_434\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[11]_i_122\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[2]_i_56\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[2]_i_57\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[2]_i_58\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[4]_i_21\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[4]_i_22\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[4]_i_23\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[4]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[10]_i_302\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[10]_i_303\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[10]_i_442\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[10]_i_447\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[2]_i_52\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[2]_i_53\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[2]_i_54\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[10]_i_232\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[10]_i_233\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[10]_i_333\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[7]_i_53\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[8]_i_47\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[8]_i_48\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[8]_i_49\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[10]_i_228\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[10]_i_231\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[10]_i_323\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[7]_i_48\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[8]_i_51\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[8]_i_52\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[8]_i_53\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_0_out_inferred__7/_rgb_pixel[10]_i_165\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_0_out_inferred__7/_rgb_pixel[10]_i_167\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p_0_out_inferred__7/_rgb_pixel[10]_i_267\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p_0_out_inferred__7/_rgb_pixel[2]_i_41\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \p_0_out_inferred__7/_rgb_pixel[2]_i_42\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p_0_out_inferred__7/_rgb_pixel[2]_i_43\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \p_0_out_inferred__7/_rgb_pixel[7]_i_44\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p_0_out_inferred__8/_rgb_pixel[10]_i_169\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p_0_out_inferred__8/_rgb_pixel[10]_i_272\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p_0_out_inferred__8/_rgb_pixel[10]_i_273\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \p_0_out_inferred__8/_rgb_pixel[10]_i_423\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p_0_out_inferred__8/_rgb_pixel[2]_i_45\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p_0_out_inferred__8/_rgb_pixel[2]_i_46\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p_0_out_inferred__8/_rgb_pixel[2]_i_47\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p_0_out_inferred__8/_rgb_pixel[7]_i_40\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p_0_out_inferred__9/_rgb_pixel[0]_i_141\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_0_out_inferred__9/_rgb_pixel[0]_i_191\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \p_0_out_inferred__9/_rgb_pixel[0]_i_70\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p_0_out_inferred__9/_rgb_pixel[2]_i_21\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_0_out_inferred__9/_rgb_pixel[2]_i_22\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p_0_out_inferred__9/_rgb_pixel[2]_i_23\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_0_out_inferred__9/_rgb_pixel[7]_i_17\ : label is "soft_lutpair41";
begin
  \_rgb_out_reg[11]\(11 downto 0) <= \^_rgb_out_reg[11]\(11 downto 0);
  \_rgb_pixel_reg[0]_1\(17 downto 0) <= \^_rgb_pixel_reg[0]_1\(17 downto 0);
  \_rgb_pixel_reg[0]_10\ <= \^_rgb_pixel_reg[0]_10\;
  \_rgb_pixel_reg[0]_11\ <= \^_rgb_pixel_reg[0]_11\;
  \_rgb_pixel_reg[0]_12\ <= \^_rgb_pixel_reg[0]_12\;
  \_rgb_pixel_reg[0]_2\(17 downto 0) <= \^_rgb_pixel_reg[0]_2\(17 downto 0);
  \_rgb_pixel_reg[0]_3\(17 downto 0) <= \^_rgb_pixel_reg[0]_3\(17 downto 0);
  \_rgb_pixel_reg[0]_4\ <= \^_rgb_pixel_reg[0]_4\;
  \_rgb_pixel_reg[0]_5\ <= \^_rgb_pixel_reg[0]_5\;
  \_rgb_pixel_reg[0]_6\ <= \^_rgb_pixel_reg[0]_6\;
  \_rgb_pixel_reg[10]_0\(17 downto 0) <= \^_rgb_pixel_reg[10]_0\(17 downto 0);
  \_rgb_pixel_reg[10]_2\ <= \^_rgb_pixel_reg[10]_2\;
  \_rgb_pixel_reg[10]_4\ <= \^_rgb_pixel_reg[10]_4\;
  \_rgb_pixel_reg[11]_1\ <= \^_rgb_pixel_reg[11]_1\;
  \_rgb_pixel_reg[11]_2\ <= \^_rgb_pixel_reg[11]_2\;
  \_rgb_pixel_reg[1]_1\ <= \^_rgb_pixel_reg[1]_1\;
  \_rgb_pixel_reg[1]_3\ <= \^_rgb_pixel_reg[1]_3\;
  \_rgb_pixel_reg[1]_4\ <= \^_rgb_pixel_reg[1]_4\;
  \_rgb_pixel_reg[2]_13\ <= \^_rgb_pixel_reg[2]_13\;
  \_rgb_pixel_reg[2]_14\ <= \^_rgb_pixel_reg[2]_14\;
  \_rgb_pixel_reg[2]_15\ <= \^_rgb_pixel_reg[2]_15\;
  \_rgb_pixel_reg[2]_16\ <= \^_rgb_pixel_reg[2]_16\;
  \_rgb_pixel_reg[2]_17\ <= \^_rgb_pixel_reg[2]_17\;
  \_rgb_pixel_reg[2]_18\ <= \^_rgb_pixel_reg[2]_18\;
  \_rgb_pixel_reg[2]_19\ <= \^_rgb_pixel_reg[2]_19\;
  \_rgb_pixel_reg[2]_8\ <= \^_rgb_pixel_reg[2]_8\;
  \_rgb_pixel_reg[4]_1\(17 downto 0) <= \^_rgb_pixel_reg[4]_1\(17 downto 0);
  \_rgb_pixel_reg[4]_14\ <= \^_rgb_pixel_reg[4]_14\;
  \_rgb_pixel_reg[4]_16\ <= \^_rgb_pixel_reg[4]_16\;
  \_rgb_pixel_reg[4]_17\ <= \^_rgb_pixel_reg[4]_17\;
  \_rgb_pixel_reg[4]_3\ <= \^_rgb_pixel_reg[4]_3\;
  \_rgb_pixel_reg[4]_4\ <= \^_rgb_pixel_reg[4]_4\;
  \_rgb_pixel_reg[4]_5\ <= \^_rgb_pixel_reg[4]_5\;
  \_rgb_pixel_reg[4]_6\ <= \^_rgb_pixel_reg[4]_6\;
  \_rgb_pixel_reg[5]_0\(17 downto 0) <= \^_rgb_pixel_reg[5]_0\(17 downto 0);
  \_rgb_pixel_reg[5]_10\ <= \^_rgb_pixel_reg[5]_10\;
  \_rgb_pixel_reg[5]_12\ <= \^_rgb_pixel_reg[5]_12\;
  \_rgb_pixel_reg[5]_14\ <= \^_rgb_pixel_reg[5]_14\;
  \_rgb_pixel_reg[5]_2\ <= \^_rgb_pixel_reg[5]_2\;
  \_rgb_pixel_reg[5]_3\(17 downto 0) <= \^_rgb_pixel_reg[5]_3\(17 downto 0);
  \_rgb_pixel_reg[5]_5\(17 downto 0) <= \^_rgb_pixel_reg[5]_5\(17 downto 0);
  \_rgb_pixel_reg[5]_6\(17 downto 0) <= \^_rgb_pixel_reg[5]_6\(17 downto 0);
  \_rgb_pixel_reg[5]_8\ <= \^_rgb_pixel_reg[5]_8\;
  \_rgb_pixel_reg[5]_9\ <= \^_rgb_pixel_reg[5]_9\;
  \_rgb_pixel_reg[6]_0\ <= \^_rgb_pixel_reg[6]_0\;
  \_rgb_pixel_reg[6]_17\ <= \^_rgb_pixel_reg[6]_17\;
  \_rgb_pixel_reg[6]_24\ <= \^_rgb_pixel_reg[6]_24\;
  \_rgb_pixel_reg[6]_5\ <= \^_rgb_pixel_reg[6]_5\;
  \_rgb_pixel_reg[6]_6\ <= \^_rgb_pixel_reg[6]_6\;
  \_rgb_pixel_reg[6]_7\ <= \^_rgb_pixel_reg[6]_7\;
  \_rgb_pixel_reg[6]_8\ <= \^_rgb_pixel_reg[6]_8\;
  \_rgb_pixel_reg[7]_1\ <= \^_rgb_pixel_reg[7]_1\;
  \_rgb_pixel_reg[7]_2\ <= \^_rgb_pixel_reg[7]_2\;
  \_rgb_pixel_reg[7]_4\ <= \^_rgb_pixel_reg[7]_4\;
  \_rgb_pixel_reg[8]_2\ <= \^_rgb_pixel_reg[8]_2\;
  \_rgb_pixel_reg[8]_3\ <= \^_rgb_pixel_reg[8]_3\;
  \_rgb_pixel_reg[8]_4\ <= \^_rgb_pixel_reg[8]_4\;
  \_rgb_pixel_reg[8]_5\ <= \^_rgb_pixel_reg[8]_5\;
  \_rgb_pixel_reg[8]_6\ <= \^_rgb_pixel_reg[8]_6\;
  \_rgb_pixel_reg[9]_0\(17 downto 0) <= \^_rgb_pixel_reg[9]_0\(17 downto 0);
  \_rgb_pixel_reg[9]_1\ <= \^_rgb_pixel_reg[9]_1\;
  \_rgb_pixel_reg[9]_3\ <= \^_rgb_pixel_reg[9]_3\;
  hcountd_0(0) <= \^hcountd_0\(0);
\_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => \obj_buff1_reg[16]_0\(0),
      O => \_rgb_pixel_reg[0]_14\(0)
    );
\_rgb_out[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_rgb_out[11]_i_25_n_0\,
      I1 => \_rgb_out[11]_i_26_n_0\,
      O => sel0(0)
    );
\_rgb_out[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^_rgb_out_reg[11]\(7),
      I1 => \^_rgb_out_reg[11]\(8),
      I2 => \^_rgb_out_reg[11]\(9),
      I3 => \^_rgb_out_reg[11]\(5),
      I4 => \^_rgb_out_reg[11]\(2),
      I5 => \^_rgb_out_reg[11]\(3),
      O => \_rgb_out[11]_i_25_n_0\
    );
\_rgb_out[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^_rgb_out_reg[11]\(6),
      I1 => \^_rgb_out_reg[11]\(1),
      I2 => \^_rgb_out_reg[11]\(4),
      I3 => \^_rgb_out_reg[11]\(0),
      I4 => \^_rgb_out_reg[11]\(11),
      I5 => \^_rgb_out_reg[11]\(10),
      O => \_rgb_out[11]_i_26_n_0\
    );
\_rgb_pixel[0]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => hcountd(6),
      I1 => p_0_in28_in(7),
      I2 => p_0_in28_in(6),
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[0]_i_100_n_0\
    );
\_rgb_pixel[0]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_1\(13),
      O => \_rgb_pixel[0]_i_101_n_0\
    );
\_rgb_pixel[0]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_1\(11),
      O => \_rgb_pixel[0]_i_102_n_0\
    );
\_rgb_pixel[0]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_1\(9),
      O => \_rgb_pixel[0]_i_103_n_0\
    );
\_rgb_pixel[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in28_in(7),
      I1 => hcountd(6),
      I2 => p_0_in28_in(6),
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[0]_i_104_n_0\
    );
\_rgb_pixel[0]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff3_reg_n_0_[7]\,
      I2 => \obj_buff3_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[0]_i_108_n_0\
    );
\_rgb_pixel[0]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[0]_1\(5),
      O => \_rgb_pixel[0]_i_109_n_0\
    );
\_rgb_pixel[0]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[0]_1\(3),
      O => \_rgb_pixel[0]_i_110_n_0\
    );
\_rgb_pixel[0]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[0]_1\(1),
      O => \_rgb_pixel[0]_i_111_n_0\
    );
\_rgb_pixel[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff3_reg_n_0_[6]\,
      I1 => vcountd_1(0),
      I2 => \obj_buff3_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[0]_i_112_n_0\
    );
\_rgb_pixel[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[0]_1\(5),
      O => \_rgb_pixel[0]_i_113_n_0\
    );
\_rgb_pixel[0]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[0]_1\(3),
      O => \_rgb_pixel[0]_i_114_n_0\
    );
\_rgb_pixel[0]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[0]_1\(1),
      O => \_rgb_pixel[0]_i_115_n_0\
    );
\_rgb_pixel[0]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => address4027_out(2),
      I1 => address4027_out(4),
      I2 => address4027_out(5),
      O => \_rgb_pixel[0]_i_118_n_0\
    );
\_rgb_pixel[0]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => address4027_out(3),
      I1 => address4027_out(2),
      I2 => address4027_out(4),
      O => \_rgb_pixel[0]_i_126_n_0\
    );
\_rgb_pixel[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808001010103"
    )
        port map (
      I0 => address4027_out(3),
      I1 => address4027_out(4),
      I2 => address4027_out(2),
      I3 => address4027_out(1),
      I4 => address4027_out(0),
      I5 => address4027_out(5),
      O => \_rgb_pixel[0]_i_128_n_0\
    );
\_rgb_pixel[0]_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => address6019_out(4),
      I1 => address6019_out(2),
      O => \_rgb_pixel[0]_i_138_n_0\
    );
\_rgb_pixel[0]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => address5023_out(2),
      I1 => address5023_out(4),
      I2 => address5023_out(5),
      O => \_rgb_pixel[0]_i_142_n_0\
    );
\_rgb_pixel[0]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => address3031_out(2),
      I1 => address3031_out(4),
      I2 => address3031_out(5),
      O => \_rgb_pixel[0]_i_156_n_0\
    );
\_rgb_pixel[0]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address3031_out(4),
      I1 => address3031_out(5),
      I2 => \_rgb_pixel[0]_i_82_n_0\,
      I3 => address3031_out(3),
      I4 => address3031_out(2),
      I5 => \_rgb_pixel[0]_i_81_n_0\,
      O => \_rgb_pixel[0]_i_163_n_0\
    );
\_rgb_pixel[0]_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(11),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[0]_i_176_n_0\
    );
\_rgb_pixel[0]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(10),
      I1 => Q(2),
      O => \_rgb_pixel[0]_i_177_n_0\
    );
\_rgb_pixel[0]_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(9),
      I1 => Q(1),
      O => \_rgb_pixel[0]_i_178_n_0\
    );
\_rgb_pixel[0]_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(8),
      I1 => Q(0),
      O => \_rgb_pixel[0]_i_179_n_0\
    );
\_rgb_pixel[0]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(12),
      I1 => \hc_reg[4]_rep__12\,
      O => \_rgb_pixel[0]_i_181_n_0\
    );
\_rgb_pixel[0]_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => address6019_out(2),
      I1 => address6019_out(4),
      I2 => address6019_out(5),
      O => \_rgb_pixel[0]_i_189_n_0\
    );
\_rgb_pixel[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \vcountd_reg[9]_3\(0),
      I1 => \hcountd_reg[10]_2\(0),
      I2 => nxt_pixel422_in,
      I3 => nxt_pixel224_in,
      O => \^_rgb_pixel_reg[0]_5\
    );
\_rgb_pixel[0]_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(12),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[0]_i_202_n_0\
    );
\_rgb_pixel[0]_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(11),
      I1 => \hc_reg[3]_rep\,
      O => \_rgb_pixel[0]_i_203_n_0\
    );
\_rgb_pixel[0]_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(10),
      I1 => Q(2),
      O => \_rgb_pixel[0]_i_204_n_0\
    );
\_rgb_pixel[0]_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(9),
      I1 => Q(1),
      O => \_rgb_pixel[0]_i_205_n_0\
    );
\_rgb_pixel[0]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(8),
      I1 => Q(0),
      O => \_rgb_pixel[0]_i_206_n_0\
    );
\_rgb_pixel[0]_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(13),
      I1 => Q(3),
      O => \_rgb_pixel[0]_i_207_n_0\
    );
\_rgb_pixel[0]_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(12),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[0]_i_208_n_0\
    );
\_rgb_pixel[0]_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(11),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[0]_i_209_n_0\
    );
\_rgb_pixel[0]_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(10),
      I1 => Q(2),
      O => \_rgb_pixel[0]_i_210_n_0\
    );
\_rgb_pixel[0]_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(9),
      I1 => Q(1),
      O => \_rgb_pixel[0]_i_211_n_0\
    );
\_rgb_pixel[0]_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(8),
      I1 => Q(0),
      O => \_rgb_pixel[0]_i_212_n_0\
    );
\_rgb_pixel[0]_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => address4027_out(5),
      I1 => address4027_out(4),
      I2 => address4027_out(2),
      O => \_rgb_pixel[0]_i_219_n_0\
    );
\_rgb_pixel[0]_i_221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => address4027_out(5),
      I1 => address4027_out(4),
      I2 => address4027_out(2),
      O => \_rgb_pixel[0]_i_221_n_0\
    );
\_rgb_pixel[0]_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => address5023_out(5),
      I1 => address5023_out(4),
      I2 => address5023_out(2),
      O => \_rgb_pixel[0]_i_227_n_0\
    );
\_rgb_pixel[0]_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => address5023_out(5),
      I1 => address5023_out(4),
      I2 => address5023_out(2),
      O => \_rgb_pixel[0]_i_229_n_0\
    );
\_rgb_pixel[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_80_n_0\,
      I1 => \_rgb_pixel[0]_i_76_n_0\,
      I2 => address3031_out(5),
      I3 => address3031_out(3),
      I4 => \_rgb_pixel[0]_i_81_n_0\,
      I5 => \_rgb_pixel[0]_i_82_n_0\,
      O => \^_rgb_pixel_reg[0]_10\
    );
\_rgb_pixel[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => address2035_out(4),
      I1 => address2035_out(2),
      O => \_rgb_pixel[0]_i_28_n_0\
    );
\_rgb_pixel[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \vcountd_reg[9]_5\(0),
      I1 => \hcountd_reg[10]_4\(0),
      I2 => nxt_pixel432_in,
      I3 => nxt_pixel234_in,
      O => \^_rgb_pixel_reg[0]_4\
    );
\_rgb_pixel[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(15),
      I1 => hcountd(7),
      I2 => hcountd(6),
      I3 => \^hcountd_0\(0),
      I4 => hcountd(8),
      I5 => \^_rgb_pixel_reg[0]_1\(14),
      O => \_rgb_pixel_reg[0]_7\(0)
    );
\_rgb_pixel[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(16),
      I1 => hcountd(9),
      O => \_rgb_pixel[0]_i_41_n_0\
    );
\_rgb_pixel[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(15),
      I1 => hcountd(8),
      I2 => \^_rgb_pixel_reg[0]_1\(14),
      I3 => hcountd(7),
      O => \_rgb_pixel[0]_i_44_n_0\
    );
\_rgb_pixel[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[0]_1\(6),
      I3 => vcountd(7),
      O => \_rgb_pixel[0]_i_48_n_0\
    );
\_rgb_pixel[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => address4027_out(4),
      I1 => address4027_out(2),
      O => \_rgb_pixel[0]_i_50_n_0\
    );
\_rgb_pixel[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_4\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_23_n_0\,
      I2 => \^_rgb_pixel_reg[0]_1\(17),
      I3 => \^_rgb_pixel_reg[0]_10\,
      I4 => \^_rgb_pixel_reg[0]_4\,
      O => \_rgb_pixel_reg[0]_9\
    );
\_rgb_pixel[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => address5023_out(4),
      I1 => address5023_out(2),
      O => \_rgb_pixel[0]_i_67_n_0\
    );
\_rgb_pixel[0]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => address3031_out(4),
      I1 => address3031_out(2),
      O => \_rgb_pixel[0]_i_76_n_0\
    );
\_rgb_pixel[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_163_n_0\,
      I1 => \_rgb_pixel[9]_i_39_n_0\,
      I2 => address3031_out(3),
      I3 => address3031_out(1),
      I4 => address3031_out(0),
      I5 => \_rgb_pixel[0]_i_156_n_0\,
      O => \_rgb_pixel[0]_i_80_n_0\
    );
\_rgb_pixel[0]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address3029_out(5),
      I1 => address3029_out(3),
      I2 => address3029_out(4),
      I3 => address3029_out(1),
      I4 => address3029_out(2),
      O => \_rgb_pixel[0]_i_81_n_0\
    );
\_rgb_pixel[0]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118080EAEA"
    )
        port map (
      I0 => address3029_out(3),
      I1 => address3029_out(2),
      I2 => address3029_out(1),
      I3 => address3029_out(0),
      I4 => address3029_out(5),
      I5 => address3029_out(4),
      O => \_rgb_pixel[0]_i_82_n_0\
    );
\_rgb_pixel[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff3_reg_n_0_[6]\,
      I2 => \obj_buff3_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[0]_i_84_n_0\
    );
\_rgb_pixel[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff3_reg_n_0_[7]\,
      I2 => \obj_buff3_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[0]_i_88_n_0\
    );
\_rgb_pixel[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[0]_1\(5),
      O => \_rgb_pixel[0]_i_89_n_0\
    );
\_rgb_pixel[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[0]_1\(3),
      O => \_rgb_pixel[0]_i_90_n_0\
    );
\_rgb_pixel[0]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[0]_1\(1),
      O => \_rgb_pixel[0]_i_91_n_0\
    );
\_rgb_pixel[0]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => p_0_in28_in(6),
      I2 => p_0_in28_in(7),
      I3 => hcountd(6),
      O => \_rgb_pixel_reg[0]_0\(0)
    );
\_rgb_pixel[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => p_0_in28_in(6),
      I1 => \^hcountd_0\(0),
      I2 => hcountd(6),
      I3 => p_0_in28_in(7),
      O => \_rgb_pixel_reg[0]_8\(0)
    );
\_rgb_pixel[10]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB000000FB00FB00"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(17),
      I1 => \^_rgb_pixel_reg[5]_14\,
      I2 => \vc_reg[4]_1\,
      I3 => \^_rgb_pixel_reg[0]_5\,
      I4 => \_rgb_pixel[7]_i_11_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_143_n_0\,
      O => \_rgb_pixel[10]_i_102_n_0\
    );
\_rgb_pixel[10]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[11]_i_96_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[4]_i_4_n_0\,
      I2 => \p_0_out_inferred__3/_rgb_pixel[10]_i_105_n_0\,
      I3 => \^_rgb_pixel_reg[0]_12\,
      I4 => \_rgb_pixel[10]_i_151__0_n_0\,
      O => \_rgb_pixel[10]_i_106_n_0\
    );
\_rgb_pixel[10]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \vcountd_reg[9]_2\(0),
      I1 => \hcountd_reg[10]_1\(0),
      I2 => nxt_pixel412_in,
      I3 => nxt_pixel214_in,
      O => \^_rgb_pixel_reg[5]_10\
    );
\_rgb_pixel[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_41_n_0\,
      I1 => \obj_buff3_reg[21]_0\,
      I2 => \^_rgb_pixel_reg[5]_9\,
      I3 => \_rgb_pixel[10]_i_44_n_0\,
      I4 => \obj_buff9_reg[21]_1\,
      I5 => \_rgb_pixel[10]_i_46_n_0\,
      O => \_rgb_pixel[10]_i_11_n_0\
    );
\_rgb_pixel[10]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFFFEA00"
    )
        port map (
      I0 => \p_0_out_inferred__7/_rgb_pixel[10]_i_165_n_0\,
      I1 => \_rgb_pixel[10]_i_166_n_0\,
      I2 => \p_0_out_inferred__7/_rgb_pixel[10]_i_167_n_0\,
      I3 => \^_rgb_pixel_reg[5]_6\(17),
      I4 => \_rgb_pixel[10]_i_168_n_0\,
      I5 => \p_0_out_inferred__8/_rgb_pixel[10]_i_169_n_0\,
      O => \_rgb_pixel_reg[5]_13\
    );
\_rgb_pixel[10]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address1037_out(2),
      I1 => address1037_out(1),
      I2 => address1037_out(4),
      I3 => address1037_out(5),
      I4 => address1037_out(3),
      O => \_rgb_pixel[10]_i_112_n_0\
    );
\_rgb_pixel[10]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_170_n_0\,
      I1 => \_rgb_pixel[10]_i_112_n_0\,
      I2 => address1039_out(1),
      I3 => address1039_out(3),
      I4 => \_rgb_pixel[10]_i_171_n_0\,
      I5 => \_rgb_pixel[10]_i_172_n_0\,
      O => \_rgb_pixel[10]_i_113_n_0\
    );
\_rgb_pixel[10]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address1039_out(4),
      I1 => address1039_out(5),
      I2 => \_rgb_pixel[10]_i_53_n_0\,
      I3 => address1039_out(3),
      I4 => address1039_out(2),
      I5 => \_rgb_pixel[10]_i_50_n_0\,
      O => \_rgb_pixel[10]_i_118_n_0\
    );
\_rgb_pixel[10]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => address1039_out(2),
      I1 => address1039_out(4),
      I2 => address1039_out(5),
      O => \_rgb_pixel[10]_i_119_n_0\
    );
\_rgb_pixel[10]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[0]_3\(6),
      I3 => vcountd(7),
      O => \_rgb_pixel[10]_i_126_n_0\
    );
\_rgb_pixel[10]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(16),
      I1 => hcountd(9),
      O => \_rgb_pixel[10]_i_128_n_0\
    );
\_rgb_pixel[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_47_n_0\,
      I1 => \_rgb_pixel[10]_i_48_n_0\,
      I2 => address1039_out(5),
      I3 => address1039_out(4),
      I4 => address1039_out(2),
      I5 => \_rgb_pixel[10]_i_50_n_0\,
      O => \p_0_out__1\(3)
    );
\_rgb_pixel[10]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(15),
      I1 => hcountd(8),
      I2 => \^_rgb_pixel_reg[0]_3\(14),
      I3 => hcountd(7),
      O => \_rgb_pixel[10]_i_131_n_0\
    );
\_rgb_pixel[10]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(15),
      I1 => hcountd(7),
      I2 => hcountd(6),
      I3 => \^hcountd_0\(0),
      I4 => hcountd(8),
      I5 => \^_rgb_pixel_reg[0]_3\(14),
      O => \_rgb_pixel_reg[5]_16\(0)
    );
\_rgb_pixel[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address1039_out(4),
      I1 => \_rgb_pixel[11]_i_20_n_0\,
      I2 => \_rgb_pixel[11]_i_22_n_0\,
      I3 => \^_rgb_pixel_reg[8]_2\,
      I4 => address1039_out(5),
      O => \p_0_out__1\(1)
    );
\_rgb_pixel[10]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808001010103"
    )
        port map (
      I0 => address6019_out(3),
      I1 => address6019_out(4),
      I2 => address6019_out(2),
      I3 => address6019_out(1),
      I4 => address6019_out(0),
      I5 => address6019_out(5),
      O => \_rgb_pixel[10]_i_144_n_0\
    );
\_rgb_pixel[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_51_n_0\,
      I1 => \_rgb_pixel[10]_i_52_n_0\,
      I2 => address1039_out(5),
      I3 => address1039_out(3),
      I4 => \_rgb_pixel[10]_i_50_n_0\,
      I5 => \_rgb_pixel[10]_i_53_n_0\,
      O => \p_0_out__1\(0)
    );
\_rgb_pixel[10]_i_151__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[4]_i_11_n_0\,
      I1 => address6019_out(5),
      I2 => address6019_out(4),
      O => \_rgb_pixel[10]_i_151__0_n_0\
    );
\_rgb_pixel[10]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => nxt_pixel42_in,
      I1 => nxt_pixel24_in,
      I2 => \vcountd_reg[9]\(0),
      I3 => CO(0),
      O => \^_rgb_pixel_reg[5]_2\
    );
\_rgb_pixel[10]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \vcountd_reg[9]_8\(0),
      I1 => \hcountd_reg[10]_7\(0),
      I2 => nxt_pixel47_in,
      I3 => nxt_pixel29_in,
      O => \^_rgb_pixel_reg[6]_5\
    );
\_rgb_pixel[10]_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(17),
      I1 => \^_rgb_pixel_reg[5]_12\,
      O => \_rgb_pixel_reg[5]_11\
    );
\_rgb_pixel[10]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => address7015_out(2),
      I1 => address7015_out(4),
      I2 => address7015_out(5),
      O => \_rgb_pixel[10]_i_166_n_0\
    );
\_rgb_pixel[10]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808001010103"
    )
        port map (
      I0 => address7015_out(3),
      I1 => address7015_out(4),
      I2 => address7015_out(2),
      I3 => address7015_out(1),
      I4 => address7015_out(0),
      I5 => address7015_out(5),
      O => \_rgb_pixel[10]_i_168_n_0\
    );
\_rgb_pixel[10]_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => address1039_out(5),
      I1 => address1039_out(4),
      I2 => address1039_out(2),
      O => \_rgb_pixel[10]_i_170_n_0\
    );
\_rgb_pixel[10]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address1037_out(0),
      I1 => address1037_out(1),
      I2 => address1037_out(2),
      I3 => address1037_out(3),
      I4 => address1037_out(4),
      I5 => address1037_out(5),
      O => \_rgb_pixel[10]_i_171_n_0\
    );
\_rgb_pixel[10]_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => address1039_out(5),
      I1 => address1039_out(4),
      I2 => address1039_out(2),
      O => \_rgb_pixel[10]_i_172_n_0\
    );
\_rgb_pixel[10]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff4_reg_n_0_[7]\,
      I2 => \obj_buff4_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[10]_i_174_n_0\
    );
\_rgb_pixel[10]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[0]_3\(5),
      O => \_rgb_pixel[10]_i_175_n_0\
    );
\_rgb_pixel[10]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[0]_3\(3),
      O => \_rgb_pixel[10]_i_176_n_0\
    );
\_rgb_pixel[10]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[0]_3\(1),
      O => \_rgb_pixel[10]_i_177_n_0\
    );
\_rgb_pixel[10]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[6]\,
      I1 => vcountd_1(0),
      I2 => \obj_buff4_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[10]_i_178_n_0\
    );
\_rgb_pixel[10]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[0]_3\(5),
      O => \_rgb_pixel[10]_i_179_n_0\
    );
\_rgb_pixel[10]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[0]_3\(3),
      O => \_rgb_pixel[10]_i_180_n_0\
    );
\_rgb_pixel[10]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[0]_3\(1),
      O => \_rgb_pixel[10]_i_181_n_0\
    );
\_rgb_pixel[10]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => hcountd(6),
      I1 => \obj_buff4_reg_n_0_[17]\,
      I2 => \obj_buff4_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[10]_i_182_n_0\
    );
\_rgb_pixel[10]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_3\(13),
      O => \_rgb_pixel[10]_i_183_n_0\
    );
\_rgb_pixel[10]_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_3\(11),
      O => \_rgb_pixel[10]_i_184_n_0\
    );
\_rgb_pixel[10]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_3\(9),
      O => \_rgb_pixel[10]_i_185_n_0\
    );
\_rgb_pixel[10]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[17]\,
      I1 => hcountd(6),
      I2 => \obj_buff4_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[10]_i_186_n_0\
    );
\_rgb_pixel[10]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => \obj_buff4_reg_n_0_[16]\,
      I2 => \obj_buff4_reg_n_0_[17]\,
      I3 => hcountd(6),
      O => \_rgb_pixel_reg[5]_1\(0)
    );
\_rgb_pixel[10]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[16]\,
      I1 => \^hcountd_0\(0),
      I2 => hcountd(6),
      I3 => \obj_buff4_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[5]_18\(0)
    );
\_rgb_pixel[10]_i_198__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff4_reg_n_0_[6]\,
      I2 => \obj_buff4_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[10]_i_198__0_n_0\
    );
\_rgb_pixel[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \obj_buff1_reg[21]_1\,
      I1 => \vcountd_reg[9]_1\(0),
      I2 => \hcountd_reg[10]_0\(0),
      I3 => nxt_pixel442_in,
      I4 => nxt_pixel244_in,
      I5 => \_rgb_pixel[10]_i_11_n_0\,
      O => nxt_pixel30_out(10)
    );
\_rgb_pixel[10]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff4_reg_n_0_[7]\,
      I2 => \obj_buff4_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[10]_i_202_n_0\
    );
\_rgb_pixel[10]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[0]_3\(5),
      O => \_rgb_pixel[10]_i_203_n_0\
    );
\_rgb_pixel[10]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[0]_3\(3),
      O => \_rgb_pixel[10]_i_204_n_0\
    );
\_rgb_pixel[10]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[0]_3\(1),
      O => \_rgb_pixel[10]_i_205_n_0\
    );
\_rgb_pixel[10]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808001010103"
    )
        port map (
      I0 => address5023_out(3),
      I1 => address5023_out(4),
      I2 => address5023_out(2),
      I3 => address5023_out(1),
      I4 => address5023_out(0),
      I5 => address5023_out(5),
      O => \_rgb_pixel[10]_i_206_n_0\
    );
\_rgb_pixel[10]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808001010103"
    )
        port map (
      I0 => address907_out(3),
      I1 => address907_out(4),
      I2 => address907_out(2),
      I3 => address907_out(1),
      I4 => address907_out(0),
      I5 => address907_out(5),
      O => \_rgb_pixel[10]_i_227_n_0\
    );
\_rgb_pixel[10]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(15),
      I1 => hcountd(7),
      I2 => hcountd(6),
      I3 => \^hcountd_0\(0),
      I4 => hcountd(8),
      I5 => \^_rgb_pixel_reg[5]_6\(14),
      O => \_rgb_pixel_reg[6]_10\(0)
    );
\_rgb_pixel[10]_i_259\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(16),
      I1 => hcountd(9),
      O => \_rgb_pixel[10]_i_259_n_0\
    );
\_rgb_pixel[10]_i_262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(15),
      I1 => hcountd(8),
      I2 => \^_rgb_pixel_reg[5]_6\(14),
      I3 => hcountd(7),
      O => \_rgb_pixel[10]_i_262_n_0\
    );
\_rgb_pixel[10]_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[5]_6\(6),
      I3 => vcountd(7),
      O => \_rgb_pixel[10]_i_266_n_0\
    );
\_rgb_pixel[10]_i_274\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => address6019_out(5),
      I1 => address6019_out(4),
      I2 => address6019_out(2),
      O => \_rgb_pixel[10]_i_274_n_0\
    );
\_rgb_pixel[10]_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => address6019_out(5),
      I1 => address6019_out(4),
      I2 => address6019_out(2),
      O => \_rgb_pixel[10]_i_276_n_0\
    );
\_rgb_pixel[10]_i_284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(13),
      I1 => Q(3),
      O => \_rgb_pixel[10]_i_284_n_0\
    );
\_rgb_pixel[10]_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(12),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[10]_i_285_n_0\
    );
\_rgb_pixel[10]_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(11),
      I1 => \hc_reg[3]_rep\,
      O => \_rgb_pixel[10]_i_286_n_0\
    );
\_rgb_pixel[10]_i_287\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(10),
      I1 => Q(2),
      O => \_rgb_pixel[10]_i_287_n_0\
    );
\_rgb_pixel[10]_i_288\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(9),
      I1 => Q(1),
      O => \_rgb_pixel[10]_i_288_n_0\
    );
\_rgb_pixel[10]_i_289__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(8),
      I1 => Q(0),
      O => \_rgb_pixel[10]_i_289__0_n_0\
    );
\_rgb_pixel[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(15),
      I1 => hcountd(7),
      I2 => hcountd(6),
      I3 => \^hcountd_0\(0),
      I4 => hcountd(8),
      I5 => \^_rgb_pixel_reg[10]_0\(14),
      O => \_rgb_pixel_reg[5]_17\(0)
    );
\_rgb_pixel[10]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808001010103"
    )
        port map (
      I0 => address1003_out(3),
      I1 => address1003_out(4),
      I2 => address1003_out(2),
      I3 => address1003_out(1),
      I4 => address1003_out(0),
      I5 => address1003_out(5),
      O => \_rgb_pixel[10]_i_290_n_0\
    );
\_rgb_pixel[10]_i_305\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(16),
      I1 => hcountd(9),
      O => \_rgb_pixel[10]_i_305_n_0\
    );
\_rgb_pixel[10]_i_308\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(15),
      I1 => hcountd(8),
      I2 => \^_rgb_pixel_reg[5]_3\(14),
      I3 => hcountd(7),
      O => \_rgb_pixel[10]_i_308_n_0\
    );
\_rgb_pixel[10]_i_312\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[5]_3\(6),
      I3 => vcountd(7),
      O => \_rgb_pixel[10]_i_312_n_0\
    );
\_rgb_pixel[10]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(15),
      I1 => hcountd(7),
      I2 => hcountd(6),
      I3 => \^hcountd_0\(0),
      I4 => hcountd(8),
      I5 => \^_rgb_pixel_reg[5]_3\(14),
      O => \_rgb_pixel_reg[6]_11\(0)
    );
\_rgb_pixel[10]_i_325\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(5),
      I1 => \vc_reg[5]\(0),
      O => \_rgb_pixel_reg[5]_7\(0)
    );
\_rgb_pixel[10]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(16),
      I1 => hcountd(9),
      O => \_rgb_pixel[10]_i_33_n_0\
    );
\_rgb_pixel[10]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(15),
      I1 => hcountd(8),
      I2 => \^_rgb_pixel_reg[10]_0\(14),
      I3 => hcountd(7),
      O => \_rgb_pixel[10]_i_34_n_0\
    );
\_rgb_pixel[10]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(15),
      I1 => hcountd(7),
      I2 => hcountd(6),
      I3 => \^hcountd_0\(0),
      I4 => hcountd(8),
      I5 => \^_rgb_pixel_reg[5]_5\(14),
      O => \_rgb_pixel_reg[6]_12\(0)
    );
\_rgb_pixel[10]_i_348\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(16),
      I1 => hcountd(9),
      O => \_rgb_pixel[10]_i_348_n_0\
    );
\_rgb_pixel[10]_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(15),
      I1 => hcountd(8),
      I2 => \^_rgb_pixel_reg[5]_5\(14),
      I3 => hcountd(7),
      O => \_rgb_pixel[10]_i_351_n_0\
    );
\_rgb_pixel[10]_i_355\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[5]_5\(6),
      I3 => vcountd(7),
      O => \_rgb_pixel[10]_i_355_n_0\
    );
\_rgb_pixel[10]_i_359\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => address8011_out(3),
      I1 => address8011_out(2),
      I2 => address8011_out(4),
      O => \_rgb_pixel[10]_i_359_n_0\
    );
\_rgb_pixel[10]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808001010103"
    )
        port map (
      I0 => address8011_out(3),
      I1 => address8011_out(4),
      I2 => address8011_out(2),
      I3 => address8011_out(1),
      I4 => address8011_out(0),
      I5 => address8011_out(5),
      O => \_rgb_pixel[10]_i_361_n_0\
    );
\_rgb_pixel[10]_i_366\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => address8011_out(4),
      I1 => address8011_out(2),
      O => \_rgb_pixel[10]_i_366_n_0\
    );
\_rgb_pixel[10]_i_376\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff7_reg_n_0_[6]\,
      I2 => \obj_buff7_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[10]_i_376_n_0\
    );
\_rgb_pixel[10]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[10]_0\(6),
      I3 => vcountd(7),
      O => \_rgb_pixel[10]_i_38_n_0\
    );
\_rgb_pixel[10]_i_380\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff7_reg_n_0_[7]\,
      I2 => \obj_buff7_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[10]_i_380_n_0\
    );
\_rgb_pixel[10]_i_381\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_6\(5),
      O => \_rgb_pixel[10]_i_381_n_0\
    );
\_rgb_pixel[10]_i_382\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_6\(3),
      O => \_rgb_pixel[10]_i_382_n_0\
    );
\_rgb_pixel[10]_i_383\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_6\(1),
      O => \_rgb_pixel[10]_i_383_n_0\
    );
\_rgb_pixel[10]_i_384\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => \obj_buff7_reg_n_0_[16]\,
      I2 => \obj_buff7_reg_n_0_[17]\,
      I3 => hcountd(6),
      O => \_rgb_pixel_reg[6]_4\(0)
    );
\_rgb_pixel[10]_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[16]\,
      I1 => \^hcountd_0\(0),
      I2 => hcountd(6),
      I3 => \obj_buff7_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[6]_13\(0)
    );
\_rgb_pixel[10]_i_392\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => hcountd(6),
      I1 => \obj_buff7_reg_n_0_[17]\,
      I2 => \obj_buff7_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[10]_i_392_n_0\
    );
\_rgb_pixel[10]_i_393\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[5]_6\(13),
      O => \_rgb_pixel[10]_i_393_n_0\
    );
\_rgb_pixel[10]_i_394\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[5]_6\(11),
      O => \_rgb_pixel[10]_i_394_n_0\
    );
\_rgb_pixel[10]_i_395\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[5]_6\(9),
      O => \_rgb_pixel[10]_i_395_n_0\
    );
\_rgb_pixel[10]_i_396\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[17]\,
      I1 => hcountd(6),
      I2 => \obj_buff7_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[10]_i_396_n_0\
    );
\_rgb_pixel[10]_i_400\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff7_reg_n_0_[7]\,
      I2 => \obj_buff7_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[10]_i_400_n_0\
    );
\_rgb_pixel[10]_i_401\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_6\(5),
      O => \_rgb_pixel[10]_i_401_n_0\
    );
\_rgb_pixel[10]_i_402\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_6\(3),
      O => \_rgb_pixel[10]_i_402_n_0\
    );
\_rgb_pixel[10]_i_403\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_6\(1),
      O => \_rgb_pixel[10]_i_403_n_0\
    );
\_rgb_pixel[10]_i_404\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[6]\,
      I1 => vcountd_1(0),
      I2 => \obj_buff7_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[10]_i_404_n_0\
    );
\_rgb_pixel[10]_i_405\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_6\(5),
      O => \_rgb_pixel[10]_i_405_n_0\
    );
\_rgb_pixel[10]_i_406\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_6\(3),
      O => \_rgb_pixel[10]_i_406_n_0\
    );
\_rgb_pixel[10]_i_407\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_6\(1),
      O => \_rgb_pixel[10]_i_407_n_0\
    );
\_rgb_pixel[10]_i_408\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => address7015_out(5),
      I1 => address7015_out(4),
      I2 => address7015_out(2),
      O => \_rgb_pixel[10]_i_408_n_0\
    );
\_rgb_pixel[10]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => nxt_pixel239_in,
      I1 => nxt_pixel437_in,
      I2 => \hcountd_reg[10]_5\(0),
      I3 => \vcountd_reg[9]_6\(0),
      I4 => \^_rgb_pixel_reg[9]_1\,
      O => \_rgb_pixel[10]_i_41_n_0\
    );
\_rgb_pixel[10]_i_410\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => address7015_out(5),
      I1 => address7015_out(4),
      I2 => address7015_out(2),
      O => \_rgb_pixel[10]_i_410_n_0\
    );
\_rgb_pixel[10]_i_415\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(11),
      I1 => \hc_reg[3]_rep\,
      O => \_rgb_pixel[10]_i_415_n_0\
    );
\_rgb_pixel[10]_i_416\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(10),
      I1 => Q(2),
      O => \_rgb_pixel[10]_i_416_n_0\
    );
\_rgb_pixel[10]_i_417\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(9),
      I1 => Q(1),
      O => \_rgb_pixel[10]_i_417_n_0\
    );
\_rgb_pixel[10]_i_418\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(8),
      I1 => Q(0),
      O => \_rgb_pixel[10]_i_418_n_0\
    );
\_rgb_pixel[10]_i_419\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(13),
      I1 => Q(3),
      O => \_rgb_pixel[10]_i_419_n_0\
    );
\_rgb_pixel[10]_i_420\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(12),
      I1 => \hc_reg[4]_rep__12\,
      O => \_rgb_pixel[10]_i_420_n_0\
    );
\_rgb_pixel[10]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => nxt_pixel229_in,
      I1 => nxt_pixel427_in,
      I2 => \hcountd_reg[10]_3\(0),
      I3 => \vcountd_reg[9]_4\(0),
      I4 => \_rgb_pixel[10]_i_102_n_0\,
      O => \^_rgb_pixel_reg[5]_9\
    );
\_rgb_pixel[10]_i_435\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => address1003_out(3),
      I1 => address1003_out(2),
      I2 => address1003_out(4),
      O => \_rgb_pixel[10]_i_435_n_0\
    );
\_rgb_pixel[10]_i_439\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => address1003_out(4),
      I1 => address1003_out(2),
      O => \_rgb_pixel[10]_i_439_n_0\
    );
\_rgb_pixel[10]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008AA080008"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_4\,
      I1 => \^_rgb_pixel_reg[10]_2\,
      I2 => \vc_reg[4]_4\,
      I3 => \^_rgb_pixel_reg[4]_1\(17),
      I4 => \p_0_out_inferred__3/_rgb_pixel[10]_i_105_n_0\,
      I5 => \_rgb_pixel[10]_i_106_n_0\,
      O => \_rgb_pixel[10]_i_44_n_0\
    );
\_rgb_pixel[10]_i_451\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => hcountd(6),
      I1 => \obj_buff9_reg_n_0_[17]\,
      I2 => \obj_buff9_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[10]_i_451_n_0\
    );
\_rgb_pixel[10]_i_452\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[5]_3\(13),
      O => \_rgb_pixel[10]_i_452_n_0\
    );
\_rgb_pixel[10]_i_453\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[5]_3\(11),
      O => \_rgb_pixel[10]_i_453_n_0\
    );
\_rgb_pixel[10]_i_454\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[5]_3\(9),
      O => \_rgb_pixel[10]_i_454_n_0\
    );
\_rgb_pixel[10]_i_455\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[17]\,
      I1 => hcountd(6),
      I2 => \obj_buff9_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[10]_i_455_n_0\
    );
\_rgb_pixel[10]_i_459\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff9_reg_n_0_[7]\,
      I2 => \obj_buff9_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[10]_i_459_n_0\
    );
\_rgb_pixel[10]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => nxt_pixel234_in,
      I1 => nxt_pixel432_in,
      I2 => \hcountd_reg[10]_4\(0),
      I3 => \vcountd_reg[9]_5\(0),
      I4 => \obj_buff4_reg[21]_5\,
      O => \_rgb_pixel[10]_i_46_n_0\
    );
\_rgb_pixel[10]_i_460\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_3\(5),
      O => \_rgb_pixel[10]_i_460_n_0\
    );
\_rgb_pixel[10]_i_461\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_3\(3),
      O => \_rgb_pixel[10]_i_461_n_0\
    );
\_rgb_pixel[10]_i_462\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_3\(1),
      O => \_rgb_pixel[10]_i_462_n_0\
    );
\_rgb_pixel[10]_i_463\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[6]\,
      I1 => vcountd_1(0),
      I2 => \obj_buff9_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[10]_i_463_n_0\
    );
\_rgb_pixel[10]_i_464\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_3\(5),
      O => \_rgb_pixel[10]_i_464_n_0\
    );
\_rgb_pixel[10]_i_465\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_3\(3),
      O => \_rgb_pixel[10]_i_465_n_0\
    );
\_rgb_pixel[10]_i_466\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_3\(1),
      O => \_rgb_pixel[10]_i_466_n_0\
    );
\_rgb_pixel[10]_i_467\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff9_reg_n_0_[6]\,
      I2 => \obj_buff9_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[10]_i_467_n_0\
    );
\_rgb_pixel[10]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808001010103"
    )
        port map (
      I0 => address1039_out(3),
      I1 => address1039_out(4),
      I2 => address1039_out(2),
      I3 => address1039_out(1),
      I4 => address1039_out(0),
      I5 => address1039_out(5),
      O => \_rgb_pixel[10]_i_47_n_0\
    );
\_rgb_pixel[10]_i_471\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff9_reg_n_0_[7]\,
      I2 => \obj_buff9_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[10]_i_471_n_0\
    );
\_rgb_pixel[10]_i_472\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_3\(5),
      O => \_rgb_pixel[10]_i_472_n_0\
    );
\_rgb_pixel[10]_i_473\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_3\(3),
      O => \_rgb_pixel[10]_i_473_n_0\
    );
\_rgb_pixel[10]_i_474\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_3\(1),
      O => \_rgb_pixel[10]_i_474_n_0\
    );
\_rgb_pixel[10]_i_475\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => \obj_buff9_reg_n_0_[16]\,
      I2 => \obj_buff9_reg_n_0_[17]\,
      I3 => hcountd(6),
      O => \_rgb_pixel_reg[6]_3\(0)
    );
\_rgb_pixel[10]_i_479\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[16]\,
      I1 => \^hcountd_0\(0),
      I2 => hcountd(6),
      I3 => \obj_buff9_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[6]_14\(0)
    );
\_rgb_pixel[10]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_112_n_0\,
      I1 => address1039_out(5),
      I2 => address1039_out(4),
      I3 => \_rgb_pixel[10]_i_113_n_0\,
      O => \_rgb_pixel[10]_i_48_n_0\
    );
\_rgb_pixel[10]_i_483\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => address907_out(5),
      I1 => address907_out(4),
      I2 => address907_out(2),
      O => \_rgb_pixel[10]_i_483_n_0\
    );
\_rgb_pixel[10]_i_485\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => address907_out(5),
      I1 => address907_out(4),
      I2 => address907_out(2),
      O => \_rgb_pixel[10]_i_485_n_0\
    );
\_rgb_pixel[10]_i_490\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(13),
      I1 => Q(3),
      O => S(0)
    );
\_rgb_pixel[10]_i_493\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(11),
      I1 => \hc_reg[3]_rep\,
      O => \_rgb_pixel[10]_i_493_n_0\
    );
\_rgb_pixel[10]_i_494\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(10),
      I1 => Q(2),
      O => \_rgb_pixel[10]_i_494_n_0\
    );
\_rgb_pixel[10]_i_495\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(9),
      I1 => Q(1),
      O => \_rgb_pixel[10]_i_495_n_0\
    );
\_rgb_pixel[10]_i_496\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(8),
      I1 => Q(0),
      O => \_rgb_pixel[10]_i_496_n_0\
    );
\_rgb_pixel[10]_i_497\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(13),
      I1 => Q(3),
      O => \_rgb_pixel[10]_i_497_n_0\
    );
\_rgb_pixel[10]_i_498\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(12),
      I1 => \hc_reg[4]_rep__12\,
      O => \_rgb_pixel[10]_i_498_n_0\
    );
\_rgb_pixel[10]_i_499\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff8_reg_n_0_[6]\,
      I2 => \obj_buff8_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[10]_i_499_n_0\
    );
\_rgb_pixel[10]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address1037_out(3),
      I1 => address1037_out(5),
      I2 => address1037_out(4),
      I3 => address1037_out(1),
      I4 => address1037_out(2),
      O => \_rgb_pixel[10]_i_50_n_0\
    );
\_rgb_pixel[10]_i_503\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff8_reg_n_0_[7]\,
      I2 => \obj_buff8_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[10]_i_503_n_0\
    );
\_rgb_pixel[10]_i_504\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_5\(5),
      O => \_rgb_pixel[10]_i_504_n_0\
    );
\_rgb_pixel[10]_i_505\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_5\(3),
      O => \_rgb_pixel[10]_i_505_n_0\
    );
\_rgb_pixel[10]_i_506\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_5\(1),
      O => \_rgb_pixel[10]_i_506_n_0\
    );
\_rgb_pixel[10]_i_507\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => \obj_buff8_reg_n_0_[16]\,
      I2 => \obj_buff8_reg_n_0_[17]\,
      I3 => hcountd(6),
      O => \_rgb_pixel_reg[6]_2\(0)
    );
\_rgb_pixel[10]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_118_n_0\,
      I1 => \_rgb_pixel[10]_i_48_n_0\,
      I2 => address1039_out(3),
      I3 => address1039_out(0),
      I4 => address1039_out(1),
      I5 => \_rgb_pixel[10]_i_119_n_0\,
      O => \_rgb_pixel[10]_i_51_n_0\
    );
\_rgb_pixel[10]_i_511\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[16]\,
      I1 => \^hcountd_0\(0),
      I2 => hcountd(6),
      I3 => \obj_buff8_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[6]_15\(0)
    );
\_rgb_pixel[10]_i_515\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => hcountd(6),
      I1 => \obj_buff8_reg_n_0_[17]\,
      I2 => \obj_buff8_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[10]_i_515_n_0\
    );
\_rgb_pixel[10]_i_516\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[5]_5\(13),
      O => \_rgb_pixel[10]_i_516_n_0\
    );
\_rgb_pixel[10]_i_517\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[5]_5\(11),
      O => \_rgb_pixel[10]_i_517_n_0\
    );
\_rgb_pixel[10]_i_518\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[5]_5\(9),
      O => \_rgb_pixel[10]_i_518_n_0\
    );
\_rgb_pixel[10]_i_519\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[17]\,
      I1 => hcountd(6),
      I2 => \obj_buff8_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[10]_i_519_n_0\
    );
\_rgb_pixel[10]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => address1039_out(4),
      I1 => address1039_out(2),
      O => \_rgb_pixel[10]_i_52_n_0\
    );
\_rgb_pixel[10]_i_523\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff8_reg_n_0_[7]\,
      I2 => \obj_buff8_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[10]_i_523_n_0\
    );
\_rgb_pixel[10]_i_524\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_5\(5),
      O => \_rgb_pixel[10]_i_524_n_0\
    );
\_rgb_pixel[10]_i_525\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_5\(3),
      O => \_rgb_pixel[10]_i_525_n_0\
    );
\_rgb_pixel[10]_i_526\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_5\(1),
      O => \_rgb_pixel[10]_i_526_n_0\
    );
\_rgb_pixel[10]_i_527\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[6]\,
      I1 => vcountd_1(0),
      I2 => \obj_buff8_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[10]_i_527_n_0\
    );
\_rgb_pixel[10]_i_528\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_5\(5),
      O => \_rgb_pixel[10]_i_528_n_0\
    );
\_rgb_pixel[10]_i_529\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_5\(3),
      O => \_rgb_pixel[10]_i_529_n_0\
    );
\_rgb_pixel[10]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address1037_out(3),
      I1 => address1037_out(2),
      I2 => address1037_out(0),
      I3 => address1037_out(1),
      I4 => address1037_out(5),
      I5 => address1037_out(4),
      O => \_rgb_pixel[10]_i_53_n_0\
    );
\_rgb_pixel[10]_i_530\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_5\(1),
      O => \_rgb_pixel[10]_i_530_n_0\
    );
\_rgb_pixel[10]_i_540\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => address8011_out(2),
      I1 => address8011_out(4),
      I2 => address8011_out(5),
      O => \_rgb_pixel[10]_i_540_n_0\
    );
\_rgb_pixel[10]_i_550\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(13),
      I1 => Q(3),
      O => \_rgb_pixel_reg[2]_6\(0)
    );
\_rgb_pixel[10]_i_553\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => address1003_out(5),
      I1 => address1003_out(4),
      I2 => address1003_out(2),
      O => \_rgb_pixel[10]_i_553_n_0\
    );
\_rgb_pixel[10]_i_555\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => address1003_out(5),
      I1 => address1003_out(4),
      I2 => address1003_out(2),
      O => \_rgb_pixel[10]_i_555_n_0\
    );
\_rgb_pixel[10]_i_556\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(11),
      I1 => \hc_reg[3]_rep\,
      O => \_rgb_pixel[10]_i_556_n_0\
    );
\_rgb_pixel[10]_i_557\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(10),
      I1 => Q(2),
      O => \_rgb_pixel[10]_i_557_n_0\
    );
\_rgb_pixel[10]_i_558\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(9),
      I1 => Q(1),
      O => \_rgb_pixel[10]_i_558_n_0\
    );
\_rgb_pixel[10]_i_559\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(8),
      I1 => Q(0),
      O => \_rgb_pixel[10]_i_559_n_0\
    );
\_rgb_pixel[10]_i_560\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(13),
      I1 => Q(3),
      O => \_rgb_pixel[10]_i_560_n_0\
    );
\_rgb_pixel[10]_i_561\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(12),
      I1 => \hc_reg[4]_rep__12\,
      O => \_rgb_pixel[10]_i_561_n_0\
    );
\_rgb_pixel[10]_i_563\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => address1003_out(2),
      I1 => address1003_out(4),
      I2 => address1003_out(5),
      O => \_rgb_pixel[10]_i_563_n_0\
    );
\_rgb_pixel[10]_i_570\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(13),
      I1 => Q(3),
      O => \_rgb_pixel_reg[2]_5\(0)
    );
\_rgb_pixel[10]_i_572\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(13),
      I1 => Q(3),
      O => \_rgb_pixel[10]_i_572_n_0\
    );
\_rgb_pixel[10]_i_573\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(12),
      I1 => \hc_reg[4]_rep__12\,
      O => \_rgb_pixel[10]_i_573_n_0\
    );
\_rgb_pixel[10]_i_574\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(11),
      I1 => \hc_reg[3]_rep\,
      O => \_rgb_pixel[10]_i_574_n_0\
    );
\_rgb_pixel[10]_i_575\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(10),
      I1 => Q(2),
      O => \_rgb_pixel[10]_i_575_n_0\
    );
\_rgb_pixel[10]_i_576\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(9),
      I1 => Q(1),
      O => \_rgb_pixel[10]_i_576_n_0\
    );
\_rgb_pixel[10]_i_577\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(8),
      I1 => Q(0),
      O => \_rgb_pixel[10]_i_577_n_0\
    );
\_rgb_pixel[10]_i_578\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => address8011_out(5),
      I1 => address8011_out(4),
      I2 => address8011_out(2),
      O => \_rgb_pixel[10]_i_578_n_0\
    );
\_rgb_pixel[10]_i_580\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => address8011_out(5),
      I1 => address8011_out(4),
      I2 => address8011_out(2),
      O => \_rgb_pixel[10]_i_580_n_0\
    );
\_rgb_pixel[10]_i_581\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(13),
      I1 => Q(3),
      O => \_rgb_pixel_reg[5]_4\(0)
    );
\_rgb_pixel[10]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => address1039_out(1),
      I1 => address1039_out(0),
      I2 => address1039_out(3),
      O => \_rgb_pixel[10]_i_59_n_0\
    );
\_rgb_pixel[10]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(5),
      I1 => \vc_reg[5]\(0),
      O => \_rgb_pixel_reg[8]_0\(0)
    );
\_rgb_pixel[10]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"105B"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff1_reg_n_0_[6]\,
      I2 => vcountd(6),
      I3 => \obj_buff1_reg_n_0_[7]\,
      O => \_rgb_pixel[10]_i_64_n_0\
    );
\_rgb_pixel[10]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff1_reg_n_0_[7]\,
      I2 => vcountd_1(0),
      I3 => \obj_buff1_reg_n_0_[6]\,
      O => \_rgb_pixel[10]_i_68_n_0\
    );
\_rgb_pixel[10]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_69_n_0\
    );
\_rgb_pixel[10]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_70_n_0\
    );
\_rgb_pixel[10]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_71_n_0\
    );
\_rgb_pixel[10]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"105B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => \obj_buff1_reg_n_0_[16]\,
      I2 => hcountd(6),
      I3 => \obj_buff1_reg_n_0_[17]\,
      O => DI(0)
    );
\_rgb_pixel[10]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[16]\,
      I1 => \^hcountd_0\(0),
      I2 => hcountd(6),
      I3 => \obj_buff1_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[5]_15\(0)
    );
\_rgb_pixel[10]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[17]\,
      I1 => hcountd(6),
      I2 => \obj_buff1_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[10]_i_80_n_0\
    );
\_rgb_pixel[10]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[10]_0\(13),
      O => \_rgb_pixel[10]_i_81_n_0\
    );
\_rgb_pixel[10]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[10]_0\(11),
      O => \_rgb_pixel[10]_i_82_n_0\
    );
\_rgb_pixel[10]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[10]_0\(9),
      O => \_rgb_pixel[10]_i_83_n_0\
    );
\_rgb_pixel[10]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcountd(6),
      I1 => \obj_buff1_reg_n_0_[17]\,
      I2 => \^hcountd_0\(0),
      I3 => \obj_buff1_reg_n_0_[16]\,
      O => \_rgb_pixel[10]_i_84_n_0\
    );
\_rgb_pixel[10]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[7]\,
      I1 => vcountd(6),
      I2 => \obj_buff1_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[10]_i_88_n_0\
    );
\_rgb_pixel[10]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_89_n_0\
    );
\_rgb_pixel[10]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_90_n_0\
    );
\_rgb_pixel[10]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_91_n_0\
    );
\_rgb_pixel[10]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff1_reg_n_0_[6]\,
      I2 => vcountd(6),
      I3 => \obj_buff1_reg_n_0_[7]\,
      O => \_rgb_pixel[10]_i_92_n_0\
    );
\_rgb_pixel[10]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_93_n_0\
    );
\_rgb_pixel[10]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_94_n_0\
    );
\_rgb_pixel[10]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_95_n_0\
    );
\_rgb_pixel[10]_i_97__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFFFFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_7_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_23_n_0\,
      I2 => \_rgb_pixel[8]_i_31_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel[11]_i_54_n_0\,
      I4 => \^_rgb_pixel_reg[0]_1\(17),
      I5 => \p_0_out_inferred__0/_rgb_pixel[9]_i_20_n_0\,
      O => \^_rgb_pixel_reg[5]_8\
    );
\_rgb_pixel[11]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => address3031_out(3),
      I1 => address3031_out(2),
      I2 => address3031_out(4),
      O => \_rgb_pixel[11]_i_100_n_0\
    );
\_rgb_pixel[11]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address3029_out(4),
      I1 => address3029_out(3),
      I2 => address3029_out(5),
      I3 => address3029_out(1),
      I4 => address3029_out(2),
      O => \_rgb_pixel[11]_i_102_n_0\
    );
\_rgb_pixel[11]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address3031_out(3),
      I1 => address3031_out(2),
      I2 => \^_rgb_pixel_reg[6]_24\,
      I3 => address3031_out(5),
      I4 => address3031_out(4),
      I5 => \_rgb_pixel[11]_i_102_n_0\,
      O => \_rgb_pixel[11]_i_103_n_0\
    );
\_rgb_pixel[11]_i_104__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(13),
      I1 => Q(3),
      O => \_rgb_pixel[11]_i_104__0_n_0\
    );
\_rgb_pixel[11]_i_105__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(12),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[11]_i_105__0_n_0\
    );
\_rgb_pixel[11]_i_106__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(11),
      I1 => \hc_reg[3]_rep\,
      O => \_rgb_pixel[11]_i_106__0_n_0\
    );
\_rgb_pixel[11]_i_107__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(10),
      I1 => Q(2),
      O => \_rgb_pixel[11]_i_107__0_n_0\
    );
\_rgb_pixel[11]_i_108__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(9),
      I1 => Q(1),
      O => \_rgb_pixel[11]_i_108__0_n_0\
    );
\_rgb_pixel[11]_i_109__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(8),
      I1 => Q(0),
      O => \_rgb_pixel[11]_i_109__0_n_0\
    );
\_rgb_pixel[11]_i_110__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(13),
      I1 => Q(3),
      O => \_rgb_pixel_reg[10]_1\(0)
    );
\_rgb_pixel[11]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => address6019_out(3),
      I1 => address6019_out(2),
      I2 => address6019_out(4),
      O => \_rgb_pixel[11]_i_123_n_0\
    );
\_rgb_pixel[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_1\,
      I1 => \_rgb_pixel[11]_i_52_n_0\,
      I2 => \^_rgb_pixel_reg[0]_5\,
      I3 => \_rgb_pixel[11]_i_53_n_0\,
      I4 => \_rgb_pixel[7]_i_4_n_0\,
      O => \_rgb_pixel[11]_i_15_n_0\
    );
\_rgb_pixel[11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_54_n_0\,
      I1 => \_rgb_pixel[11]_i_55__0_n_0\,
      I2 => \^_rgb_pixel_reg[0]_1\(17),
      I3 => \^_rgb_pixel_reg[11]_2\,
      I4 => \vc_reg[4]_3\,
      O => \_rgb_pixel[11]_i_16_n_0\
    );
\_rgb_pixel[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => address1039_out(3),
      I1 => address1039_out(2),
      I2 => address1039_out(4),
      O => \_rgb_pixel[11]_i_18_n_0\
    );
\_rgb_pixel[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_53_n_0\,
      I1 => address1039_out(4),
      I2 => address1039_out(2),
      I3 => address1039_out(3),
      I4 => address1039_out(0),
      I5 => address1039_out(1),
      O => \_rgb_pixel[11]_i_20_n_0\
    );
\_rgb_pixel[11]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address1037_out(4),
      I1 => address1037_out(5),
      I2 => address1037_out(3),
      I3 => address1037_out(1),
      I4 => address1037_out(2),
      O => \_rgb_pixel[11]_i_21_n_0\
    );
\_rgb_pixel[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address1039_out(4),
      I1 => address1039_out(0),
      I2 => address1039_out(1),
      I3 => \_rgb_pixel[10]_i_53_n_0\,
      I4 => address1039_out(2),
      I5 => address1039_out(3),
      O => \_rgb_pixel[11]_i_22_n_0\
    );
\_rgb_pixel[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address1039_out(3),
      I1 => address1039_out(2),
      I2 => \^_rgb_pixel_reg[8]_2\,
      I3 => address1039_out(5),
      I4 => address1039_out(4),
      I5 => \_rgb_pixel[11]_i_21_n_0\,
      O => \_rgb_pixel[11]_i_23_n_0\
    );
\_rgb_pixel[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => address2035_out(3),
      I1 => address2035_out(2),
      I2 => address2035_out(4),
      O => \_rgb_pixel[11]_i_26_n_0\
    );
\_rgb_pixel[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \vcountd_reg[9]_1\(0),
      I1 => \hcountd_reg[10]_0\(0),
      I2 => nxt_pixel442_in,
      I3 => nxt_pixel244_in,
      O => \^_rgb_pixel_reg[4]_3\
    );
\_rgb_pixel[11]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(15),
      I1 => hcountd(7),
      I2 => hcountd(6),
      I3 => \^hcountd_0\(0),
      I4 => hcountd(8),
      I5 => \^_rgb_pixel_reg[9]_0\(14),
      O => \_rgb_pixel_reg[6]_9\(0)
    );
\_rgb_pixel[11]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(16),
      I1 => hcountd(9),
      O => \_rgb_pixel[11]_i_44_n_0\
    );
\_rgb_pixel[11]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(15),
      I1 => hcountd(8),
      I2 => \^_rgb_pixel_reg[9]_0\(14),
      I3 => hcountd(7),
      O => \_rgb_pixel[11]_i_47_n_0\
    );
\_rgb_pixel[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \vcountd_reg[9]_6\(0),
      I1 => \hcountd_reg[10]_5\(0),
      I2 => nxt_pixel437_in,
      I3 => nxt_pixel239_in,
      O => \^_rgb_pixel_reg[1]_4\
    );
\_rgb_pixel[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[9]_0\(6),
      I3 => vcountd(7),
      O => \_rgb_pixel[11]_i_51_n_0\
    );
\_rgb_pixel[11]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[7]_i_12_n_0\,
      I1 => \^_rgb_pixel_reg[0]_2\(17),
      I2 => \^_rgb_pixel_reg[7]_1\,
      O => \_rgb_pixel[11]_i_52_n_0\
    );
\_rgb_pixel[11]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[11]_i_96_n_0\,
      I1 => \^_rgb_pixel_reg[4]_1\(17),
      I2 => \^_rgb_pixel_reg[11]_1\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \obj_buff7_reg[21]_0\,
      O => \_rgb_pixel[11]_i_53_n_0\
    );
\_rgb_pixel[11]_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_7_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_23_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_20_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel[11]_i_54_n_0\,
      I4 => \_rgb_pixel[8]_i_31_n_0\,
      O => \_rgb_pixel[11]_i_55__0_n_0\
    );
\_rgb_pixel[11]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address3031_out(5),
      I1 => \_rgb_pixel[6]_i_20_n_0\,
      I2 => \_rgb_pixel[11]_i_102_n_0\,
      I3 => \_rgb_pixel[11]_i_100_n_0\,
      I4 => \_rgb_pixel[6]_i_21_n_0\,
      I5 => \_rgb_pixel[11]_i_103_n_0\,
      O => \^_rgb_pixel_reg[11]_2\
    );
\_rgb_pixel[11]_i_64__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff2_reg_n_0_[6]\,
      I2 => \obj_buff2_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel_reg[6]_1\(0)
    );
\_rgb_pixel[11]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff2_reg_n_0_[6]\,
      I1 => vcountd_1(0),
      I2 => vcountd(6),
      I3 => \obj_buff2_reg_n_0_[7]\,
      O => \_rgb_pixel_reg[6]_16\(0)
    );
\_rgb_pixel[11]_i_72__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => p_0_in32_in(6),
      I2 => p_0_in32_in(7),
      I3 => hcountd(6),
      O => \_rgb_pixel[11]_i_72__0_n_0\
    );
\_rgb_pixel[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => hcountd(6),
      I1 => p_0_in32_in(7),
      I2 => p_0_in32_in(6),
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[11]_i_76_n_0\
    );
\_rgb_pixel[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[9]_0\(13),
      O => \_rgb_pixel[11]_i_77_n_0\
    );
\_rgb_pixel[11]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[9]_0\(11),
      O => \_rgb_pixel[11]_i_78_n_0\
    );
\_rgb_pixel[11]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[9]_0\(9),
      O => \_rgb_pixel[11]_i_79_n_0\
    );
\_rgb_pixel[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address1039_out(5),
      I1 => \_rgb_pixel[11]_i_20_n_0\,
      I2 => \_rgb_pixel[11]_i_21_n_0\,
      I3 => \_rgb_pixel[11]_i_18_n_0\,
      I4 => \_rgb_pixel[11]_i_22_n_0\,
      I5 => \_rgb_pixel[11]_i_23_n_0\,
      O => \p_0_out__1\(2)
    );
\_rgb_pixel[11]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => hcountd(6),
      I1 => p_0_in32_in(7),
      I2 => p_0_in32_in(6),
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[11]_i_80_n_0\
    );
\_rgb_pixel[11]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[9]_0\(13),
      O => \_rgb_pixel[11]_i_81_n_0\
    );
\_rgb_pixel[11]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[9]_0\(11),
      O => \_rgb_pixel[11]_i_82_n_0\
    );
\_rgb_pixel[11]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[9]_0\(9),
      O => \_rgb_pixel[11]_i_83_n_0\
    );
\_rgb_pixel[11]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in32_in(6),
      I1 => \^hcountd_0\(0),
      I2 => p_0_in32_in(7),
      I3 => hcountd(6),
      O => \_rgb_pixel[11]_i_84_n_0\
    );
\_rgb_pixel[11]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[9]_0\(13),
      O => \_rgb_pixel[11]_i_85_n_0\
    );
\_rgb_pixel[11]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[9]_0\(11),
      O => \_rgb_pixel[11]_i_86_n_0\
    );
\_rgb_pixel[11]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[9]_0\(9),
      O => \_rgb_pixel[11]_i_87_n_0\
    );
\_rgb_pixel[11]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff2_reg_n_0_[7]\,
      I2 => \obj_buff2_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[11]_i_88_n_0\
    );
\_rgb_pixel[11]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[9]_0\(5),
      O => \_rgb_pixel[11]_i_89_n_0\
    );
\_rgb_pixel[11]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[9]_0\(3),
      O => \_rgb_pixel[11]_i_90_n_0\
    );
\_rgb_pixel[11]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[9]_0\(1),
      O => \_rgb_pixel[11]_i_91_n_0\
    );
\_rgb_pixel[11]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff2_reg_n_0_[7]\,
      I1 => vcountd(6),
      I2 => \obj_buff2_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[11]_i_92_n_0\
    );
\_rgb_pixel[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[7]_i_22_n_0\,
      I1 => \^_rgb_pixel_reg[0]_2\(17),
      I2 => \^_rgb_pixel_reg[4]_6\,
      O => \_rgb_pixel[1]_i_10_n_0\
    );
\_rgb_pixel[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[1]_i_6_n_0\,
      I1 => \^_rgb_pixel_reg[0]_4\,
      I2 => \obj_buff4_reg[21]_1\,
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \_rgb_pixel_reg[1]_i_8_n_0\,
      O => \_rgb_pixel_reg[1]_0\
    );
\_rgb_pixel[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_7_n_0\,
      I1 => \_rgb_pixel[11]_i_55__0_n_0\,
      I2 => \^_rgb_pixel_reg[0]_1\(17),
      I3 => \^_rgb_pixel_reg[6]_17\,
      I4 => \vc_reg[4]_3\,
      O => \_rgb_pixel[1]_i_6_n_0\
    );
\_rgb_pixel[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35FF350035FF35FF"
    )
        port map (
      I0 => \vc_reg[4]\,
      I1 => \_rgb_pixel[6]_i_12_n_0\,
      I2 => \^_rgb_pixel_reg[4]_1\(17),
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \obj_buff10_reg[21]_0\,
      I5 => \_rgb_pixel[6]_i_23_n_0\,
      O => \_rgb_pixel[1]_i_9_n_0\
    );
\_rgb_pixel[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_106_n_0\,
      I1 => \_rgb_pixel[10]_i_151__0_n_0\,
      I2 => \^_rgb_pixel_reg[4]_1\(17),
      I3 => \vc_reg[4]_4\,
      I4 => \vc_reg[4]_0\,
      O => \_rgb_pixel_reg[2]_11\
    );
\_rgb_pixel[2]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff10_reg_n_0_[7]\,
      I2 => \obj_buff10_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[2]_i_100_n_0\
    );
\_rgb_pixel[2]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_0\(5),
      O => \_rgb_pixel[2]_i_101_n_0\
    );
\_rgb_pixel[2]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_0\(3),
      O => \_rgb_pixel[2]_i_102_n_0\
    );
\_rgb_pixel[2]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_0\(1),
      O => \_rgb_pixel[2]_i_103_n_0\
    );
\_rgb_pixel[2]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff10_reg_n_0_[7]\,
      I2 => \obj_buff10_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[2]_i_104_n_0\
    );
\_rgb_pixel[2]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_0\(5),
      O => \_rgb_pixel[2]_i_105_n_0\
    );
\_rgb_pixel[2]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_0\(3),
      O => \_rgb_pixel[2]_i_106_n_0\
    );
\_rgb_pixel[2]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_0\(1),
      O => \_rgb_pixel[2]_i_107_n_0\
    );
\_rgb_pixel[2]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff10_reg_n_0_[6]\,
      I1 => vcountd_1(0),
      I2 => \obj_buff10_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[2]_i_108_n_0\
    );
\_rgb_pixel[2]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[5]_0\(5),
      O => \_rgb_pixel[2]_i_109_n_0\
    );
\_rgb_pixel[2]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[5]_0\(3),
      O => \_rgb_pixel[2]_i_110_n_0\
    );
\_rgb_pixel[2]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[5]_0\(1),
      O => \_rgb_pixel[2]_i_111_n_0\
    );
\_rgb_pixel[2]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => hcountd(6),
      I1 => p_0_in1_in(7),
      I2 => p_0_in1_in(6),
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[2]_i_112_n_0\
    );
\_rgb_pixel[2]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[5]_0\(13),
      O => \_rgb_pixel[2]_i_113_n_0\
    );
\_rgb_pixel[2]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[5]_0\(11),
      O => \_rgb_pixel[2]_i_114_n_0\
    );
\_rgb_pixel[2]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[5]_0\(9),
      O => \_rgb_pixel[2]_i_115_n_0\
    );
\_rgb_pixel[2]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => hcountd(6),
      I2 => p_0_in1_in(6),
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[2]_i_116_n_0\
    );
\_rgb_pixel[2]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \hcountd_reg[10]\(0),
      I1 => \vcountd_reg[9]_0\(0),
      I2 => \_rgb_pixel_reg[2]_i_34_n_2\,
      I3 => nxt_pixel4,
      I4 => \^_rgb_pixel_reg[5]_2\,
      O => \_rgb_pixel_reg[2]_1\
    );
\_rgb_pixel[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB8B888B88"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_8\,
      I1 => \^_rgb_pixel_reg[0]_4\,
      I2 => \_rgb_pixel[2]_i_3_n_0\,
      I3 => \obj_buff7_reg[21]_2\,
      I4 => \obj_buff4_reg[21]_3\,
      I5 => \^_rgb_pixel_reg[1]_1\,
      O => \_rgb_pixel_reg[2]_7\
    );
\_rgb_pixel[2]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => address5023_out(1),
      I1 => address5023_out(0),
      I2 => address5023_out(3),
      O => \_rgb_pixel[2]_i_24_n_0\
    );
\_rgb_pixel[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\,
      I1 => \vc_reg[4]_2\,
      I2 => \^_rgb_pixel_reg[0]_2\(17),
      I3 => \_rgb_pixel[2]_i_7__0_n_0\,
      O => \_rgb_pixel[2]_i_3_n_0\
    );
\_rgb_pixel[2]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => address7015_out(1),
      I1 => address7015_out(0),
      I2 => address7015_out(3),
      O => \_rgb_pixel[2]_i_44_n_0\
    );
\_rgb_pixel[2]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_6\(5),
      I1 => \vc_reg[5]\(0),
      O => \_rgb_pixel_reg[2]_2\(0)
    );
\_rgb_pixel[2]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(5),
      I1 => \vc_reg[5]\(0),
      O => \_rgb_pixel_reg[2]_3\(0)
    );
\_rgb_pixel[2]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => address1003_out(1),
      I1 => address1003_out(0),
      I2 => address1003_out(3),
      O => \_rgb_pixel[2]_i_55_n_0\
    );
\_rgb_pixel[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(15),
      I1 => hcountd(7),
      I2 => hcountd(6),
      I3 => \^hcountd_0\(0),
      I4 => hcountd(8),
      I5 => \^_rgb_pixel_reg[5]_0\(14),
      O => \_rgb_pixel_reg[2]_9\(0)
    );
\_rgb_pixel[2]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[5]_0\(6),
      I3 => vcountd(7),
      O => \_rgb_pixel[2]_i_72_n_0\
    );
\_rgb_pixel[2]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(16),
      I1 => hcountd(9),
      O => \_rgb_pixel[2]_i_74_n_0\
    );
\_rgb_pixel[2]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(15),
      I1 => hcountd(8),
      I2 => \^_rgb_pixel_reg[5]_0\(14),
      I3 => hcountd(7),
      O => \_rgb_pixel[2]_i_77_n_0\
    );
\_rgb_pixel[2]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => address8011_out(1),
      I1 => address8011_out(0),
      I2 => address8011_out(3),
      O => \_rgb_pixel[2]_i_78_n_0\
    );
\_rgb_pixel[2]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[2]_i_12_n_0\,
      I1 => address5023_out(5),
      I2 => address5023_out(4),
      O => \_rgb_pixel[2]_i_7__0_n_0\
    );
\_rgb_pixel[2]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => address8011_out(3),
      I1 => address8011_out(1),
      O => \_rgb_pixel[2]_i_80_n_0\
    );
\_rgb_pixel[2]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(5),
      I1 => \vc_reg[5]\(0),
      O => \_rgb_pixel_reg[2]_4\(0)
    );
\_rgb_pixel[2]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => p_0_in1_in(6),
      I2 => p_0_in1_in(7),
      I3 => hcountd(6),
      O => \_rgb_pixel_reg[2]_0\(0)
    );
\_rgb_pixel[2]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \^hcountd_0\(0),
      I2 => hcountd(6),
      I3 => p_0_in1_in(7),
      O => \_rgb_pixel_reg[2]_10\(0)
    );
\_rgb_pixel[2]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff10_reg_n_0_[6]\,
      I2 => \obj_buff10_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[2]_i_96_n_0\
    );
\_rgb_pixel[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => address907_out(4),
      I1 => address907_out(2),
      O => \_rgb_pixel[3]_i_16_n_0\
    );
\_rgb_pixel[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => address907_out(2),
      I1 => address907_out(4),
      I2 => address907_out(5),
      O => \_rgb_pixel[3]_i_19_n_0\
    );
\_rgb_pixel[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BBB8B8"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_3_n_0\,
      I1 => \^_rgb_pixel_reg[0]_4\,
      I2 => \_rgb_pixel[3]_i_3_n_0\,
      I3 => \obj_buff4_reg[21]_2\,
      I4 => \^_rgb_pixel_reg[1]_1\,
      O => \_rgb_pixel_reg[3]_0\
    );
\_rgb_pixel[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_52_n_0\,
      I1 => \^_rgb_pixel_reg[0]_5\,
      I2 => \_rgb_pixel[3]_i_5_n_0\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \obj_buff7_reg[21]_1\,
      O => \_rgb_pixel[3]_i_3_n_0\
    );
\_rgb_pixel[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_4\,
      I1 => \^_rgb_pixel_reg[4]_1\(17),
      I2 => \vc_reg[4]_5\,
      O => \_rgb_pixel[3]_i_5_n_0\
    );
\_rgb_pixel[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB8B8"
    )
        port map (
      I0 => \obj_buff1_reg[21]_0\,
      I1 => \^_rgb_pixel_reg[4]_3\,
      I2 => \_rgb_pixel[6]_i_3_n_0\,
      I3 => \_rgb_pixel[6]_i_4_n_0\,
      I4 => \obj_buff4_reg[21]_0\,
      I5 => \_rgb_pixel[4]_i_2_n_0\,
      O => nxt_pixel30_out(4)
    );
\_rgb_pixel[4]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => address6019_out(1),
      I1 => address6019_out(0),
      I2 => address6019_out(3),
      O => \_rgb_pixel[4]_i_15_n_0\
    );
\_rgb_pixel[4]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => address6019_out(3),
      I1 => address6019_out(1),
      O => \_rgb_pixel[4]_i_17_n_0\
    );
\_rgb_pixel[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA808"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_4\,
      I1 => \^_rgb_pixel_reg[4]_5\,
      I2 => \^_rgb_pixel_reg[4]_1\(17),
      I3 => \p_0_out_inferred__3/_rgb_pixel[4]_i_4_n_0\,
      I4 => \_rgb_pixel[6]_i_9_n_0\,
      I5 => \_rgb_pixel[6]_i_13_n_0\,
      O => \_rgb_pixel[4]_i_2_n_0\
    );
\_rgb_pixel[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \obj_buff1_reg[21]_1\,
      I1 => \vcountd_reg[9]_1\(0),
      I2 => \hcountd_reg[10]_0\(0),
      I3 => nxt_pixel442_in,
      I4 => nxt_pixel244_in,
      I5 => \_rgb_pixel[5]_i_2_n_0\,
      O => nxt_pixel30_out(5)
    );
\_rgb_pixel[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBABA"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_41_n_0\,
      I1 => \_rgb_pixel[5]_i_3_n_0\,
      I2 => \_rgb_pixel[10]_i_46_n_0\,
      I3 => \^_rgb_pixel_reg[5]_9\,
      I4 => \obj_buff9_reg[21]_1\,
      I5 => \_rgb_pixel[10]_i_44_n_0\,
      O => \_rgb_pixel[5]_i_2_n_0\
    );
\_rgb_pixel[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_4\,
      I1 => \^_rgb_pixel_reg[5]_8\,
      I2 => \^_rgb_pixel_reg[0]_4\,
      I3 => \obj_buff3_reg[21]_1\,
      O => \_rgb_pixel[5]_i_3_n_0\
    );
\_rgb_pixel[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB8B8"
    )
        port map (
      I0 => \obj_buff1_reg[21]_0\,
      I1 => \^_rgb_pixel_reg[4]_3\,
      I2 => \_rgb_pixel[6]_i_3_n_0\,
      I3 => \_rgb_pixel[6]_i_4_n_0\,
      I4 => \_rgb_pixel[6]_i_5_n_0\,
      I5 => \obj_buff4_reg[21]_0\,
      O => nxt_pixel30_out(6)
    );
\_rgb_pixel[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \vcountd_reg[9]_7\(0),
      I1 => \hcountd_reg[10]_6\(0),
      I2 => nxt_pixel417_in,
      I3 => nxt_pixel219_in,
      O => \^_rgb_pixel_reg[4]_4\
    );
\_rgb_pixel[6]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff6_reg_n_0_[7]\,
      I2 => \obj_buff6_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[6]_i_101_n_0\
    );
\_rgb_pixel[6]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[4]_1\(5),
      O => \_rgb_pixel[6]_i_102_n_0\
    );
\_rgb_pixel[6]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[4]_1\(3),
      O => \_rgb_pixel[6]_i_103_n_0\
    );
\_rgb_pixel[6]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[4]_1\(1),
      O => \_rgb_pixel[6]_i_104_n_0\
    );
\_rgb_pixel[6]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => p_0_in16_in(6),
      I2 => p_0_in16_in(7),
      I3 => hcountd(6),
      O => \_rgb_pixel_reg[4]_0\(0)
    );
\_rgb_pixel[6]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => p_0_in16_in(6),
      I1 => \^hcountd_0\(0),
      I2 => hcountd(6),
      I3 => p_0_in16_in(7),
      O => \_rgb_pixel_reg[4]_10\(0)
    );
\_rgb_pixel[6]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => hcountd(6),
      I1 => p_0_in16_in(7),
      I2 => p_0_in16_in(6),
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[6]_i_113_n_0\
    );
\_rgb_pixel[6]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[4]_1\(13),
      O => \_rgb_pixel[6]_i_114_n_0\
    );
\_rgb_pixel[6]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[4]_1\(11),
      O => \_rgb_pixel[6]_i_115_n_0\
    );
\_rgb_pixel[6]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[4]_1\(9),
      O => \_rgb_pixel[6]_i_116_n_0\
    );
\_rgb_pixel[6]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in16_in(7),
      I1 => hcountd(6),
      I2 => p_0_in16_in(6),
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[6]_i_117_n_0\
    );
\_rgb_pixel[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_106_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[4]_i_4_n_0\,
      O => \_rgb_pixel[6]_i_12_n_0\
    );
\_rgb_pixel[6]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff6_reg_n_0_[7]\,
      I2 => \obj_buff6_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[6]_i_121_n_0\
    );
\_rgb_pixel[6]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[4]_1\(5),
      O => \_rgb_pixel[6]_i_122_n_0\
    );
\_rgb_pixel[6]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[4]_1\(3),
      O => \_rgb_pixel[6]_i_123_n_0\
    );
\_rgb_pixel[6]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[4]_1\(1),
      O => \_rgb_pixel[6]_i_124_n_0\
    );
\_rgb_pixel[6]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff6_reg_n_0_[6]\,
      I1 => vcountd_1(0),
      I2 => \obj_buff6_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[6]_i_125_n_0\
    );
\_rgb_pixel[6]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[4]_1\(5),
      O => \_rgb_pixel[6]_i_126_n_0\
    );
\_rgb_pixel[6]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[4]_1\(3),
      O => \_rgb_pixel[6]_i_127_n_0\
    );
\_rgb_pixel[6]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[4]_1\(1),
      O => \_rgb_pixel[6]_i_128_n_0\
    );
\_rgb_pixel[6]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff5_reg_n_0_[6]\,
      I2 => \obj_buff5_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[6]_i_129_n_0\
    );
\_rgb_pixel[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_1\,
      I1 => \_rgb_pixel[6]_i_29_n_0\,
      I2 => \vcountd_reg[9]_3\(0),
      I3 => \hcountd_reg[10]_2\(0),
      I4 => nxt_pixel422_in,
      I5 => nxt_pixel224_in,
      O => \_rgb_pixel[6]_i_13_n_0\
    );
\_rgb_pixel[6]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff5_reg_n_0_[7]\,
      I2 => \obj_buff5_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[6]_i_133_n_0\
    );
\_rgb_pixel[6]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[0]_2\(5),
      O => \_rgb_pixel[6]_i_134_n_0\
    );
\_rgb_pixel[6]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[0]_2\(3),
      O => \_rgb_pixel[6]_i_135_n_0\
    );
\_rgb_pixel[6]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[0]_2\(1),
      O => \_rgb_pixel[6]_i_136_n_0\
    );
\_rgb_pixel[6]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => \^hcountd_0\(0),
      I1 => \obj_buff5_reg_n_0_[16]\,
      I2 => \obj_buff5_reg_n_0_[17]\,
      I3 => hcountd(6),
      O => \_rgb_pixel_reg[4]_2\(0)
    );
\_rgb_pixel[6]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[16]\,
      I1 => \^hcountd_0\(0),
      I2 => hcountd(6),
      I3 => \obj_buff5_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[4]_9\(0)
    );
\_rgb_pixel[6]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => hcountd(6),
      I1 => \obj_buff5_reg_n_0_[17]\,
      I2 => \obj_buff5_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[6]_i_145_n_0\
    );
\_rgb_pixel[6]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(12),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_2\(13),
      O => \_rgb_pixel[6]_i_146_n_0\
    );
\_rgb_pixel[6]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(10),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_2\(11),
      O => \_rgb_pixel[6]_i_147_n_0\
    );
\_rgb_pixel[6]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(8),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_2\(9),
      O => \_rgb_pixel[6]_i_148_n_0\
    );
\_rgb_pixel[6]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[17]\,
      I1 => hcountd(6),
      I2 => \obj_buff5_reg_n_0_[16]\,
      I3 => \^hcountd_0\(0),
      O => \_rgb_pixel[6]_i_149_n_0\
    );
\_rgb_pixel[6]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => vcountd(6),
      I1 => \obj_buff5_reg_n_0_[7]\,
      I2 => \obj_buff5_reg_n_0_[6]\,
      I3 => vcountd_1(0),
      O => \_rgb_pixel[6]_i_153_n_0\
    );
\_rgb_pixel[6]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[0]_2\(5),
      O => \_rgb_pixel[6]_i_154_n_0\
    );
\_rgb_pixel[6]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[0]_2\(3),
      O => \_rgb_pixel[6]_i_155_n_0\
    );
\_rgb_pixel[6]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[0]_2\(1),
      O => \_rgb_pixel[6]_i_156_n_0\
    );
\_rgb_pixel[6]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[6]\,
      I1 => vcountd_1(0),
      I2 => \obj_buff5_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[6]_i_157_n_0\
    );
\_rgb_pixel[6]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(4),
      I1 => vcountd(4),
      I2 => vcountd(5),
      I3 => \^_rgb_pixel_reg[0]_2\(5),
      O => \_rgb_pixel[6]_i_158_n_0\
    );
\_rgb_pixel[6]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(2),
      I1 => vcountd(2),
      I2 => vcountd(3),
      I3 => \^_rgb_pixel_reg[0]_2\(3),
      O => \_rgb_pixel[6]_i_159_n_0\
    );
\_rgb_pixel[6]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(0),
      I1 => vcountd(0),
      I2 => vcountd(1),
      I3 => \^_rgb_pixel_reg[0]_2\(1),
      O => \_rgb_pixel[6]_i_160_n_0\
    );
\_rgb_pixel[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_82_n_0\,
      I1 => address3031_out(4),
      I2 => address3031_out(2),
      I3 => address3031_out(3),
      I4 => address3031_out(0),
      I5 => address3031_out(1),
      O => \_rgb_pixel[6]_i_20_n_0\
    );
\_rgb_pixel[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address3031_out(4),
      I1 => address3031_out(0),
      I2 => address3031_out(1),
      I3 => \_rgb_pixel[0]_i_82_n_0\,
      I4 => address3031_out(2),
      I5 => address3031_out(3),
      O => \_rgb_pixel[6]_i_21_n_0\
    );
\_rgb_pixel[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFFFDDCCFDFF"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_40_n_0\,
      I1 => \_rgb_pixel[6]_i_45_n_0\,
      I2 => \_rgb_pixel[6]_i_42_n_0\,
      I3 => address3031_out(2),
      I4 => \_rgb_pixel[6]_i_46_n_0\,
      I5 => \_rgb_pixel[6]_i_47_n_0\,
      O => \^_rgb_pixel_reg[6]_24\
    );
\_rgb_pixel[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => nxt_pixel214_in,
      I1 => nxt_pixel412_in,
      I2 => \hcountd_reg[10]_1\(0),
      I3 => \vcountd_reg[9]_2\(0),
      I4 => \obj_buff7_reg[21]_3\,
      O => \_rgb_pixel[6]_i_23_n_0\
    );
\_rgb_pixel[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0F0E0F0E0F0E0"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_49_n_0\,
      I1 => \obj_buff10_reg[21]_1\,
      I2 => \^_rgb_pixel_reg[5]_10\,
      I3 => \^_rgb_pixel_reg[6]_5\,
      I4 => \obj_buff8_reg[21]_0\,
      I5 => \^_rgb_pixel_reg[6]_6\,
      O => \_rgb_pixel[6]_i_24_n_0\
    );
\_rgb_pixel[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD0DD"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[7]_i_22_n_0\,
      I1 => \_rgb_pixel[7]_i_11_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\(17),
      I3 => \^_rgb_pixel_reg[4]_6\,
      I4 => \vc_reg[4]_1\,
      O => \_rgb_pixel[6]_i_29_n_0\
    );
\_rgb_pixel[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => nxt_pixel239_in,
      I1 => nxt_pixel437_in,
      I2 => \hcountd_reg[10]_5\(0),
      I3 => \vcountd_reg[9]_6\(0),
      I4 => \obj_buff2_reg[21]_0\,
      O => \_rgb_pixel[6]_i_3_n_0\
    );
\_rgb_pixel[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_4\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_7_n_0\,
      I2 => \^_rgb_pixel_reg[0]_1\(17),
      I3 => \^_rgb_pixel_reg[6]_17\,
      I4 => \^_rgb_pixel_reg[0]_4\,
      O => \_rgb_pixel[6]_i_4_n_0\
    );
\_rgb_pixel[6]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => address3031_out(1),
      I1 => address3031_out(0),
      I2 => address3031_out(3),
      O => \_rgb_pixel[6]_i_40_n_0\
    );
\_rgb_pixel[6]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => address3031_out(3),
      I1 => address3031_out(1),
      O => \_rgb_pixel[6]_i_42_n_0\
    );
\_rgb_pixel[6]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address3029_out(2),
      I1 => address3029_out(1),
      I2 => address3029_out(5),
      I3 => address3029_out(3),
      I4 => address3029_out(4),
      O => \_rgb_pixel[6]_i_45_n_0\
    );
\_rgb_pixel[6]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address3029_out(0),
      I1 => address3029_out(2),
      I2 => address3029_out(1),
      I3 => address3029_out(3),
      I4 => address3029_out(5),
      O => \_rgb_pixel[6]_i_46_n_0\
    );
\_rgb_pixel[6]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address3029_out(2),
      I1 => address3029_out(1),
      I2 => address3029_out(3),
      I3 => address3029_out(5),
      O => \_rgb_pixel[6]_i_47_n_0\
    );
\_rgb_pixel[6]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => CO(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => nxt_pixel24_in,
      I3 => nxt_pixel42_in,
      I4 => \obj_buff9_reg[21]_0\,
      I5 => \^_rgb_pixel_reg[6]_0\,
      O => \_rgb_pixel[6]_i_49_n_0\
    );
\_rgb_pixel[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEEEAE"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_9_n_0\,
      I1 => \^_rgb_pixel_reg[4]_4\,
      I2 => \vc_reg[4]\,
      I3 => \^_rgb_pixel_reg[4]_1\(17),
      I4 => \_rgb_pixel[6]_i_12_n_0\,
      I5 => \_rgb_pixel[6]_i_13_n_0\,
      O => \_rgb_pixel[6]_i_5_n_0\
    );
\_rgb_pixel[6]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_5\(17),
      I1 => \^_rgb_pixel_reg[6]_7\,
      O => \^_rgb_pixel_reg[6]_6\
    );
\_rgb_pixel[6]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(15),
      I1 => hcountd(7),
      I2 => hcountd(6),
      I3 => \^hcountd_0\(0),
      I4 => hcountd(8),
      I5 => \^_rgb_pixel_reg[4]_1\(14),
      O => \_rgb_pixel_reg[4]_8\(0)
    );
\_rgb_pixel[6]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(16),
      I1 => hcountd(9),
      O => \_rgb_pixel[6]_i_64_n_0\
    );
\_rgb_pixel[6]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(15),
      I1 => hcountd(8),
      I2 => \^_rgb_pixel_reg[4]_1\(14),
      I3 => hcountd(7),
      O => \_rgb_pixel[6]_i_67_n_0\
    );
\_rgb_pixel[6]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_1\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[4]_1\(6),
      I3 => vcountd(7),
      O => \_rgb_pixel[6]_i_71_n_0\
    );
\_rgb_pixel[6]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(15),
      I1 => hcountd(7),
      I2 => hcountd(6),
      I3 => \^hcountd_0\(0),
      I4 => hcountd(8),
      I5 => \^_rgb_pixel_reg[0]_2\(14),
      O => \_rgb_pixel_reg[4]_7\(0)
    );
\_rgb_pixel[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address3031_out(4),
      I1 => \_rgb_pixel[6]_i_20_n_0\,
      I2 => \_rgb_pixel[6]_i_21_n_0\,
      I3 => \^_rgb_pixel_reg[6]_24\,
      I4 => address3031_out(5),
      O => \^_rgb_pixel_reg[6]_17\
    );
\_rgb_pixel[6]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(16),
      I1 => hcountd(9),
      O => \_rgb_pixel[6]_i_83_n_0\
    );
\_rgb_pixel[6]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(15),
      I1 => hcountd(8),
      I2 => \^_rgb_pixel_reg[0]_2\(14),
      I3 => hcountd(7),
      O => \_rgb_pixel[6]_i_86_n_0\
    );
\_rgb_pixel[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\,
      I1 => \_rgb_pixel[6]_i_23_n_0\,
      I2 => \_rgb_pixel[6]_i_24_n_0\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      O => \_rgb_pixel[6]_i_9_n_0\
    );
\_rgb_pixel[6]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(7),
      I1 => vcountd(8),
      I2 => \^_rgb_pixel_reg[0]_2\(6),
      I3 => vcountd(7),
      O => \_rgb_pixel[6]_i_90_n_0\
    );
\_rgb_pixel[6]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_3\(17),
      I1 => \^_rgb_pixel_reg[6]_8\,
      O => \^_rgb_pixel_reg[6]_0\
    );
\_rgb_pixel[6]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(17),
      I1 => \^_rgb_pixel_reg[1]_3\,
      O => \_rgb_pixel_reg[1]_2\
    );
\_rgb_pixel[6]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"150B"
    )
        port map (
      I0 => vcountd_1(0),
      I1 => \obj_buff6_reg_n_0_[6]\,
      I2 => \obj_buff6_reg_n_0_[7]\,
      I3 => vcountd(6),
      O => \_rgb_pixel[6]_i_97_n_0\
    );
\_rgb_pixel[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555555555555"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\(17),
      I1 => \p_0_out_inferred__1/_rgb_pixel[7]_i_22_n_0\,
      I2 => \_rgb_pixel[2]_i_7__0_n_0\,
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_143_n_0\,
      I4 => \p_0_out_inferred__1/_rgb_pixel[7]_i_12_n_0\,
      I5 => \^_rgb_pixel_reg[0]_11\,
      O => \_rgb_pixel[7]_i_11_n_0\
    );
\_rgb_pixel[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_106_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[11]_i_96_n_0\,
      O => \^_rgb_pixel_reg[7]_4\
    );
\_rgb_pixel[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => address5023_out(3),
      I1 => address5023_out(2),
      I2 => address5023_out(4),
      O => \_rgb_pixel[7]_i_18_n_0\
    );
\_rgb_pixel[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_3_n_0\,
      I1 => \^_rgb_pixel_reg[0]_4\,
      I2 => \_rgb_pixel[7]_i_4_n_0\,
      I3 => \^_rgb_pixel_reg[1]_1\,
      I4 => \_rgb_pixel[7]_i_5_n_0\,
      I5 => \obj_buff6_reg[21]_0\,
      O => \_rgb_pixel_reg[7]_0\
    );
\_rgb_pixel[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_54_n_0\,
      I1 => \^_rgb_pixel_reg[0]_1\(17),
      I2 => \^_rgb_pixel_reg[11]_2\,
      O => \_rgb_pixel[7]_i_3_n_0\
    );
\_rgb_pixel[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => nxt_pixel4,
      I1 => \_rgb_pixel_reg[2]_i_34_n_2\,
      I2 => \vcountd_reg[9]_0\(0),
      I3 => \hcountd_reg[10]\(0),
      O => \_rgb_pixel_reg[7]_3\
    );
\_rgb_pixel[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => nxt_pixel229_in,
      I1 => nxt_pixel427_in,
      I2 => \hcountd_reg[10]_3\(0),
      I3 => \vcountd_reg[9]_4\(0),
      I4 => \obj_buff4_reg[21]_4\,
      I5 => \^_rgb_pixel_reg[7]_2\,
      O => \_rgb_pixel[7]_i_4_n_0\
    );
\_rgb_pixel[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => address7015_out(2),
      I1 => address7015_out(3),
      O => \_rgb_pixel[7]_i_42_n_0\
    );
\_rgb_pixel[7]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => address907_out(3),
      I1 => address907_out(2),
      I2 => address907_out(4),
      O => \_rgb_pixel[7]_i_49_n_0\
    );
\_rgb_pixel[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A0000AA8AAA8A"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\,
      I1 => \^_rgb_pixel_reg[0]_2\(17),
      I2 => \^_rgb_pixel_reg[7]_1\,
      I3 => \vc_reg[4]_1\,
      I4 => \_rgb_pixel[7]_i_11_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[7]_i_12_n_0\,
      O => \_rgb_pixel[7]_i_5_n_0\
    );
\_rgb_pixel[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_3\(17),
      I1 => \^_rgb_pixel_reg[0]_6\,
      O => \^_rgb_pixel_reg[7]_2\
    );
\_rgb_pixel[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \vcountd_reg[9]_4\(0),
      I1 => \hcountd_reg[10]_3\(0),
      I2 => nxt_pixel427_in,
      I3 => nxt_pixel229_in,
      O => \^_rgb_pixel_reg[1]_1\
    );
\_rgb_pixel[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_31_n_0\,
      I1 => \^_rgb_pixel_reg[0]_1\(17),
      I2 => \vc_reg[4]_6\,
      O => \^_rgb_pixel_reg[2]_8\
    );
\_rgb_pixel[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address1037_out(2),
      I1 => address1037_out(1),
      I2 => address1037_out(5),
      I3 => address1037_out(3),
      O => \_rgb_pixel[8]_i_14_n_0\
    );
\_rgb_pixel[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address1037_out(2),
      I1 => address1037_out(1),
      I2 => address1037_out(3),
      I3 => address1037_out(5),
      I4 => address1037_out(4),
      O => \_rgb_pixel[8]_i_15_n_0\
    );
\_rgb_pixel[8]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address1037_out(0),
      I1 => address1037_out(2),
      I2 => address1037_out(1),
      I3 => address1037_out(5),
      I4 => address1037_out(3),
      O => \_rgb_pixel[8]_i_16_n_0\
    );
\_rgb_pixel[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => address2035_out(1),
      I1 => address2035_out(0),
      I2 => address2035_out(3),
      O => \_rgb_pixel[8]_i_20_n_0\
    );
\_rgb_pixel[8]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_151__0_n_0\,
      I1 => \^_rgb_pixel_reg[4]_1\(17),
      I2 => \vc_reg[4]_0\,
      I3 => \^_rgb_pixel_reg[4]_4\,
      I4 => \obj_buff9_reg[21]_2\,
      O => \_rgb_pixel[8]_i_29_n_0\
    );
\_rgb_pixel[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0404FF04"
    )
        port map (
      I0 => \vc_reg[4]_1\,
      I1 => \vc_reg[4]_2\,
      I2 => \^_rgb_pixel_reg[0]_2\(17),
      I3 => \_rgb_pixel[2]_i_7__0_n_0\,
      I4 => \_rgb_pixel[7]_i_11_n_0\,
      O => \_rgb_pixel[8]_i_30_n_0\
    );
\_rgb_pixel[8]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_19_n_0\,
      I1 => address3031_out(5),
      I2 => address3031_out(4),
      O => \_rgb_pixel[8]_i_31_n_0\
    );
\_rgb_pixel[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => address4027_out(1),
      I1 => address4027_out(0),
      I2 => address4027_out(3),
      O => \_rgb_pixel[8]_i_38_n_0\
    );
\_rgb_pixel[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_14_n_0\,
      I1 => \_rgb_pixel[8]_i_15_n_0\,
      I2 => \_rgb_pixel[8]_i_16_n_0\,
      I3 => address1039_out(1),
      I4 => address1039_out(2),
      I5 => \_rgb_pixel[10]_i_59_n_0\,
      O => \^_rgb_pixel_reg[8]_2\
    );
\_rgb_pixel[8]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => address907_out(1),
      I1 => address907_out(0),
      I2 => address907_out(3),
      O => \_rgb_pixel[8]_i_50_n_0\
    );
\_rgb_pixel[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_20_n_0\,
      I1 => \^_rgb_pixel_reg[0]_1\(17),
      I2 => \^_rgb_pixel_reg[9]_3\,
      O => \_rgb_pixel_reg[9]_2\
    );
\_rgb_pixel[9]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[10]_i_105_n_0\,
      I1 => \^_rgb_pixel_reg[4]_1\(17),
      I2 => \^_rgb_pixel_reg[10]_2\,
      O => \_rgb_pixel_reg[9]_4\
    );
\_rgb_pixel[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFFFEA00"
    )
        port map (
      I0 => \p_0_out_inferred__12/_rgb_pixel[9]_i_4_n_0\,
      I1 => \_rgb_pixel[9]_i_5_n_0\,
      I2 => \p_0_out_inferred__12/_rgb_pixel[9]_i_6_n_0\,
      I3 => \^_rgb_pixel_reg[9]_0\(17),
      I4 => \_rgb_pixel[9]_i_7_n_0\,
      I5 => \p_0_out_inferred__13/_rgb_pixel[9]_i_8_n_0\,
      O => \^_rgb_pixel_reg[9]_1\
    );
\_rgb_pixel[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_37_n_0\,
      I1 => \_rgb_pixel[9]_i_39_n_0\,
      I2 => address3031_out(5),
      I3 => address3031_out(4),
      I4 => address3031_out(2),
      I5 => \_rgb_pixel[0]_i_81_n_0\,
      O => \^_rgb_pixel_reg[9]_3\
    );
\_rgb_pixel[9]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => address2035_out(5),
      I1 => address2035_out(4),
      I2 => address2035_out(2),
      O => \_rgb_pixel[9]_i_22_n_0\
    );
\_rgb_pixel[9]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => address2035_out(5),
      I1 => address2035_out(4),
      I2 => address2035_out(2),
      O => \_rgb_pixel[9]_i_24_n_0\
    );
\_rgb_pixel[9]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(11),
      I1 => \hc_reg[3]_rep__3\,
      O => \_rgb_pixel[9]_i_29_n_0\
    );
\_rgb_pixel[9]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(10),
      I1 => Q(2),
      O => \_rgb_pixel[9]_i_30_n_0\
    );
\_rgb_pixel[9]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(9),
      I1 => Q(1),
      O => \_rgb_pixel[9]_i_31_n_0\
    );
\_rgb_pixel[9]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(8),
      I1 => Q(0),
      O => \_rgb_pixel[9]_i_32_n_0\
    );
\_rgb_pixel[9]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\(12),
      I1 => \hc_reg[4]_rep__12\,
      O => \_rgb_pixel[9]_i_34_n_0\
    );
\_rgb_pixel[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808001010103"
    )
        port map (
      I0 => address3031_out(3),
      I1 => address3031_out(4),
      I2 => address3031_out(2),
      I3 => address3031_out(1),
      I4 => address3031_out(0),
      I5 => address3031_out(5),
      O => \_rgb_pixel[9]_i_37_n_0\
    );
\_rgb_pixel[9]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_43_n_0\,
      I1 => address3031_out(5),
      I2 => address3031_out(4),
      I3 => \_rgb_pixel[9]_i_44_n_0\,
      O => \_rgb_pixel[9]_i_39_n_0\
    );
\_rgb_pixel[9]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF0F7"
    )
        port map (
      I0 => address3029_out(2),
      I1 => address3029_out(1),
      I2 => address3029_out(4),
      I3 => address3029_out(3),
      I4 => address3029_out(5),
      O => \_rgb_pixel[9]_i_43_n_0\
    );
\_rgb_pixel[9]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_45_n_0\,
      I1 => \_rgb_pixel[9]_i_43_n_0\,
      I2 => address3031_out(1),
      I3 => address3031_out(3),
      I4 => \_rgb_pixel[9]_i_48_n_0\,
      I5 => \_rgb_pixel[9]_i_47_n_0\,
      O => \_rgb_pixel[9]_i_44_n_0\
    );
\_rgb_pixel[9]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => address3031_out(5),
      I1 => address3031_out(4),
      I2 => address3031_out(2),
      O => \_rgb_pixel[9]_i_45_n_0\
    );
\_rgb_pixel[9]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => address3031_out(5),
      I1 => address3031_out(4),
      I2 => address3031_out(2),
      O => \_rgb_pixel[9]_i_47_n_0\
    );
\_rgb_pixel[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address3029_out(1),
      I1 => address3029_out(0),
      I2 => address3029_out(2),
      I3 => address3029_out(3),
      I4 => address3029_out(4),
      I5 => address3029_out(5),
      O => \_rgb_pixel[9]_i_48_n_0\
    );
\_rgb_pixel[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => address2035_out(2),
      I1 => address2035_out(4),
      I2 => address2035_out(5),
      O => \_rgb_pixel[9]_i_5_n_0\
    );
\_rgb_pixel[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808001010103"
    )
        port map (
      I0 => address2035_out(3),
      I1 => address2035_out(4),
      I2 => address2035_out(2),
      I3 => address2035_out(1),
      I4 => address2035_out(0),
      I5 => address2035_out(5),
      O => \_rgb_pixel[9]_i_7_n_0\
    );
\_rgb_pixel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(0),
      Q => \^_rgb_out_reg[11]\(0),
      R => SR(0)
    );
\_rgb_pixel_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_40_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel432_in,
      CO(0) => \_rgb_pixel_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[0]_i_41_n_0\,
      DI(0) => \hcountd_reg[9]_7\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_17\(0),
      S(0) => \_rgb_pixel[0]_i_44_n_0\
    );
\_rgb_pixel_reg[0]_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_131_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_131_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_131_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_131_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_3\(11 downto 8),
      O(3 downto 0) => address4b_0(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_176_n_0\,
      S(2) => \_rgb_pixel[0]_i_177_n_0\,
      S(1) => \_rgb_pixel[0]_i_178_n_0\,
      S(0) => \_rgb_pixel[0]_i_179_n_0\
    );
\_rgb_pixel_reg[0]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_131_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[0]_i_132_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[0]_i_132_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_pixel_reg[0]_3\(12),
      O(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_132_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address4b_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \hc_reg[5]\(0),
      S(0) => \_rgb_pixel[0]_i_181_n_0\
    );
\_rgb_pixel_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_45_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel234_in,
      CO(0) => \_rgb_pixel_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_17\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_8\(0),
      S(0) => \_rgb_pixel[0]_i_48_n_0\
    );
\_rgb_pixel_reg[0]_i_153\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_154_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[0]_i_153_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[0]_i_153_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_pixel_reg[0]_2\(12),
      O(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_153_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address5b_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \hc_reg[5]_1\(0),
      S(0) => \_rgb_pixel[0]_i_202_n_0\
    );
\_rgb_pixel_reg[0]_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_154_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_154_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_154_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_154_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_2\(11 downto 8),
      O(3 downto 0) => address5b_0(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_203_n_0\,
      S(2) => \_rgb_pixel[0]_i_204_n_0\,
      S(1) => \_rgb_pixel[0]_i_205_n_0\,
      S(0) => \_rgb_pixel[0]_i_206_n_0\
    );
\_rgb_pixel_reg[0]_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_162_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[0]_i_161_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[0]_i_161_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_pixel_reg[0]_1\(12),
      O(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_161_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address3b_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[0]_i_207_n_0\,
      S(0) => \_rgb_pixel[0]_i_208_n_0\
    );
\_rgb_pixel_reg[0]_i_162\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_162_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_162_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_162_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_162_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_1\(11 downto 8),
      O(3 downto 0) => address3b_0(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_209_n_0\,
      S(2) => \_rgb_pixel[0]_i_210_n_0\,
      S(1) => \_rgb_pixel[0]_i_211_n_0\,
      S(0) => \_rgb_pixel[0]_i_212_n_0\
    );
\_rgb_pixel_reg[0]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_13\(0),
      CO(2) => \_rgb_pixel_reg[0]_i_30_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_30_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_30_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[0]_i_84_n_0\,
      DI(2 downto 0) => \vcountd_reg[4]_8\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[0]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_88_n_0\,
      S(2) => \_rgb_pixel[0]_i_89_n_0\,
      S(1) => \_rgb_pixel[0]_i_90_n_0\,
      S(0) => \_rgb_pixel[0]_i_91_n_0\
    );
\_rgb_pixel_reg[0]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_40_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_40_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_40_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[0]_i_100_n_0\,
      DI(2) => \_rgb_pixel[0]_i_101_n_0\,
      DI(1) => \_rgb_pixel[0]_i_102_n_0\,
      DI(0) => \_rgb_pixel[0]_i_103_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[0]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_104_n_0\,
      S(2 downto 0) => \hcountd_reg[4]_8\(2 downto 0)
    );
\_rgb_pixel_reg[0]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_45_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_45_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_45_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[0]_i_108_n_0\,
      DI(2) => \_rgb_pixel[0]_i_109_n_0\,
      DI(1) => \_rgb_pixel[0]_i_110_n_0\,
      DI(0) => \_rgb_pixel[0]_i_111_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[0]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_112_n_0\,
      S(2) => \_rgb_pixel[0]_i_113_n_0\,
      S(1) => \_rgb_pixel[0]_i_114_n_0\,
      S(0) => \_rgb_pixel[0]_i_115_n_0\
    );
\_rgb_pixel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(10),
      Q => \^_rgb_out_reg[11]\(10),
      R => \obj_buff1_reg[21]_2\(0)
    );
\_rgb_pixel_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_37_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel244_in,
      CO(0) => \_rgb_pixel_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[10]_i_38_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \vcountd_reg[10]\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_123_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_123_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_123_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_123_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_174_n_0\,
      DI(2) => \_rgb_pixel[10]_i_175_n_0\,
      DI(1) => \_rgb_pixel[10]_i_176_n_0\,
      DI(0) => \_rgb_pixel[10]_i_177_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_123_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_178_n_0\,
      S(2) => \_rgb_pixel[10]_i_179_n_0\,
      S(1) => \_rgb_pixel[10]_i_180_n_0\,
      S(0) => \_rgb_pixel[10]_i_181_n_0\
    );
\_rgb_pixel_reg[10]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_127_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_127_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_127_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_127_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_182_n_0\,
      DI(2) => \_rgb_pixel[10]_i_183_n_0\,
      DI(1) => \_rgb_pixel[10]_i_184_n_0\,
      DI(0) => \_rgb_pixel[10]_i_185_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_127_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_186_n_0\,
      S(2 downto 0) => \hcountd_reg[4]_7\(2 downto 0)
    );
\_rgb_pixel_reg[10]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_20\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_137_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_137_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_137_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_198__0_n_0\,
      DI(2 downto 0) => \vcountd_reg[4]_7\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_137_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_202_n_0\,
      S(2) => \_rgb_pixel[10]_i_203_n_0\,
      S(1) => \_rgb_pixel[10]_i_204_n_0\,
      S(0) => \_rgb_pixel[10]_i_205_n_0\
    );
\_rgb_pixel_reg[10]_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_258_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_163_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel412_in,
      CO(0) => \_rgb_pixel_reg[10]_i_163_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_259_n_0\,
      DI(0) => \hcountd_reg[9]_2\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_163_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_12\(0),
      S(0) => \_rgb_pixel[10]_i_262_n_0\
    );
\_rgb_pixel_reg[10]_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_263_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_164_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel214_in,
      CO(0) => \_rgb_pixel_reg[10]_i_164_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_12\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_164_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_3\(0),
      S(0) => \_rgb_pixel[10]_i_266_n_0\
    );
\_rgb_pixel_reg[10]_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_218_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_217_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_217_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_pixel_reg[4]_1\(12),
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_217_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address6b_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_284_n_0\,
      S(0) => \_rgb_pixel[10]_i_285_n_0\
    );
\_rgb_pixel_reg[10]_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_218_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_218_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_218_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_218_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[4]_1\(11 downto 8),
      O(3 downto 0) => address6b_0(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_286_n_0\,
      S(2) => \_rgb_pixel[10]_i_287_n_0\,
      S(1) => \_rgb_pixel[10]_i_288_n_0\,
      S(0) => \_rgb_pixel[10]_i_289__0_n_0\
    );
\_rgb_pixel_reg[10]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_19\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_22_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_22_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_22_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_64_n_0\,
      DI(2 downto 0) => \vcountd_reg[4]\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_68_n_0\,
      S(2) => \_rgb_pixel[10]_i_69_n_0\,
      S(1) => \_rgb_pixel[10]_i_70_n_0\,
      S(0) => \_rgb_pixel[10]_i_71_n_0\
    );
\_rgb_pixel_reg[10]_i_223\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_304_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_223_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel42_in,
      CO(0) => \_rgb_pixel_reg[10]_i_223_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_305_n_0\,
      DI(0) => \hcountd_reg[9]_1\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_223_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_11\(0),
      S(0) => \_rgb_pixel[10]_i_308_n_0\
    );
\_rgb_pixel_reg[10]_i_224\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_309_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_224_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel24_in,
      CO(0) => \_rgb_pixel_reg[10]_i_224_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_11\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_224_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_2\(0),
      S(0) => \_rgb_pixel[10]_i_312_n_0\
    );
\_rgb_pixel_reg[10]_i_236\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_347_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_236_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel47_in,
      CO(0) => \_rgb_pixel_reg[10]_i_236_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_348_n_0\,
      DI(0) => \hcountd_reg[9]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_236_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_9\(0),
      S(0) => \_rgb_pixel[10]_i_351_n_0\
    );
\_rgb_pixel_reg[10]_i_237\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_352_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_237_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel29_in,
      CO(0) => \_rgb_pixel_reg[10]_i_237_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_9\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_237_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_0\(0),
      S(0) => \_rgb_pixel[10]_i_355_n_0\
    );
\_rgb_pixel_reg[10]_i_248\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_20\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_248_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_248_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_248_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_376_n_0\,
      DI(2 downto 0) => \vcountd_reg[4]_3\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_248_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_380_n_0\,
      S(2) => \_rgb_pixel[10]_i_381_n_0\,
      S(1) => \_rgb_pixel[10]_i_382_n_0\,
      S(0) => \_rgb_pixel[10]_i_383_n_0\
    );
\_rgb_pixel_reg[10]_i_258\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_258_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_258_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_258_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_258_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_392_n_0\,
      DI(2) => \_rgb_pixel[10]_i_393_n_0\,
      DI(1) => \_rgb_pixel[10]_i_394_n_0\,
      DI(0) => \_rgb_pixel[10]_i_395_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_258_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_396_n_0\,
      S(2 downto 0) => \hcountd_reg[4]_3\(2 downto 0)
    );
\_rgb_pixel_reg[10]_i_263\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_263_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_263_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_263_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_263_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_400_n_0\,
      DI(2) => \_rgb_pixel[10]_i_401_n_0\,
      DI(1) => \_rgb_pixel[10]_i_402_n_0\,
      DI(0) => \_rgb_pixel[10]_i_403_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_263_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_404_n_0\,
      S(2) => \_rgb_pixel[10]_i_405_n_0\,
      S(1) => \_rgb_pixel[10]_i_406_n_0\,
      S(0) => \_rgb_pixel[10]_i_407_n_0\
    );
\_rgb_pixel_reg[10]_i_270\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_270_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_270_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_270_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_270_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[5]_6\(11 downto 8),
      O(3 downto 0) => address7b_0(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_415_n_0\,
      S(2) => \_rgb_pixel[10]_i_416_n_0\,
      S(1) => \_rgb_pixel[10]_i_417_n_0\,
      S(0) => \_rgb_pixel[10]_i_418_n_0\
    );
\_rgb_pixel_reg[10]_i_271\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_270_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_271_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_271_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_pixel_reg[5]_6\(12),
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_271_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address7b_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_419_n_0\,
      S(0) => \_rgb_pixel[10]_i_420_n_0\
    );
\_rgb_pixel_reg[10]_i_304\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_304_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_304_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_304_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_304_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_451_n_0\,
      DI(2) => \_rgb_pixel[10]_i_452_n_0\,
      DI(1) => \_rgb_pixel[10]_i_453_n_0\,
      DI(0) => \_rgb_pixel[10]_i_454_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_304_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_455_n_0\,
      S(2 downto 0) => \hcountd_reg[4]_2\(2 downto 0)
    );
\_rgb_pixel_reg[10]_i_309\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_309_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_309_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_309_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_309_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_459_n_0\,
      DI(2) => \_rgb_pixel[10]_i_460_n_0\,
      DI(1) => \_rgb_pixel[10]_i_461_n_0\,
      DI(0) => \_rgb_pixel[10]_i_462_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_309_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_463_n_0\,
      S(2) => \_rgb_pixel[10]_i_464_n_0\,
      S(1) => \_rgb_pixel[10]_i_465_n_0\,
      S(0) => \_rgb_pixel[10]_i_466_n_0\
    );
\_rgb_pixel_reg[10]_i_313\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_19\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_313_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_313_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_313_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_467_n_0\,
      DI(2 downto 0) => \vcountd_reg[4]_2\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_313_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_471_n_0\,
      S(2) => \_rgb_pixel[10]_i_472_n_0\,
      S(1) => \_rgb_pixel[10]_i_473_n_0\,
      S(0) => \_rgb_pixel[10]_i_474_n_0\
    );
\_rgb_pixel_reg[10]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_32_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_32_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_32_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_80_n_0\,
      DI(2) => \_rgb_pixel[10]_i_81_n_0\,
      DI(1) => \_rgb_pixel[10]_i_82_n_0\,
      DI(0) => \_rgb_pixel[10]_i_83_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_84_n_0\,
      S(2 downto 0) => \hcountd_reg[4]\(2 downto 0)
    );
\_rgb_pixel_reg[10]_i_335\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_335_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_335_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_335_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_335_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[5]_3\(11 downto 8),
      O(3 downto 0) => address9b_0(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_493_n_0\,
      S(2) => \_rgb_pixel[10]_i_494_n_0\,
      S(1) => \_rgb_pixel[10]_i_495_n_0\,
      S(0) => \_rgb_pixel[10]_i_496_n_0\
    );
\_rgb_pixel_reg[10]_i_336\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_335_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_336_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_336_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_pixel_reg[5]_3\(12),
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_336_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address9b_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_497_n_0\,
      S(0) => \_rgb_pixel[10]_i_498_n_0\
    );
\_rgb_pixel_reg[10]_i_337\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_18\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_337_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_337_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_337_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_499_n_0\,
      DI(2 downto 0) => \vcountd_reg[4]_0\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_337_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_503_n_0\,
      S(2) => \_rgb_pixel[10]_i_504_n_0\,
      S(1) => \_rgb_pixel[10]_i_505_n_0\,
      S(0) => \_rgb_pixel[10]_i_506_n_0\
    );
\_rgb_pixel_reg[10]_i_347\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_347_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_347_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_347_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_347_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_515_n_0\,
      DI(2) => \_rgb_pixel[10]_i_516_n_0\,
      DI(1) => \_rgb_pixel[10]_i_517_n_0\,
      DI(0) => \_rgb_pixel[10]_i_518_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_347_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_519_n_0\,
      S(2 downto 0) => \hcountd_reg[4]_0\(2 downto 0)
    );
\_rgb_pixel_reg[10]_i_352\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_352_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_352_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_352_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_352_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_523_n_0\,
      DI(2) => \_rgb_pixel[10]_i_524_n_0\,
      DI(1) => \_rgb_pixel[10]_i_525_n_0\,
      DI(0) => \_rgb_pixel[10]_i_526_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_352_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_527_n_0\,
      S(2) => \_rgb_pixel[10]_i_528_n_0\,
      S(1) => \_rgb_pixel[10]_i_529_n_0\,
      S(0) => \_rgb_pixel[10]_i_530_n_0\
    );
\_rgb_pixel_reg[10]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_37_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_37_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_37_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_88_n_0\,
      DI(2) => \_rgb_pixel[10]_i_89_n_0\,
      DI(1) => \_rgb_pixel[10]_i_90_n_0\,
      DI(0) => \_rgb_pixel[10]_i_91_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_92_n_0\,
      S(2) => \_rgb_pixel[10]_i_93_n_0\,
      S(1) => \_rgb_pixel[10]_i_94_n_0\,
      S(0) => \_rgb_pixel[10]_i_95_n_0\
    );
\_rgb_pixel_reg[10]_i_431\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_431_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_431_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_431_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_431_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[5]_0\(11 downto 8),
      O(3 downto 0) => address10b_00_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_556_n_0\,
      S(2) => \_rgb_pixel[10]_i_557_n_0\,
      S(1) => \_rgb_pixel[10]_i_558_n_0\,
      S(0) => \_rgb_pixel[10]_i_559_n_0\
    );
\_rgb_pixel_reg[10]_i_432\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_431_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_432_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_432_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_pixel_reg[5]_0\(12),
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_432_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address10b_00_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_560_n_0\,
      S(0) => \_rgb_pixel[10]_i_561_n_0\
    );
\_rgb_pixel_reg[10]_i_531\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_532_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_531_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_531_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_pixel_reg[5]_5\(12),
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_531_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address8b_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_572_n_0\,
      S(0) => \_rgb_pixel[10]_i_573_n_0\
    );
\_rgb_pixel_reg[10]_i_532\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_532_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_532_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_532_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_532_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[5]_5\(11 downto 8),
      O(3 downto 0) => address8b_0(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_574_n_0\,
      S(2) => \_rgb_pixel[10]_i_575_n_0\,
      S(1) => \_rgb_pixel[10]_i_576_n_0\,
      S(0) => \_rgb_pixel[10]_i_577_n_0\
    );
\_rgb_pixel_reg[10]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_32_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel442_in,
      CO(0) => \_rgb_pixel_reg[10]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_33_n_0\,
      DI(0) => \_rgb_pixel[10]_i_34_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \hcountd_reg[10]_8\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_123_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_98_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel229_in,
      CO(0) => \_rgb_pixel_reg[10]_i_98_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_16\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_98_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_7\(0),
      S(0) => \_rgb_pixel[10]_i_126_n_0\
    );
\_rgb_pixel_reg[10]_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_127_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_99_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel427_in,
      CO(0) => \_rgb_pixel_reg[10]_i_99_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_128_n_0\,
      DI(0) => \hcountd_reg[9]_6\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_99_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_16\(0),
      S(0) => \_rgb_pixel[10]_i_131_n_0\
    );
\_rgb_pixel_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(7),
      Q => \^_rgb_out_reg[11]\(11),
      R => SR(0)
    );
\_rgb_pixel_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_43_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel437_in,
      CO(0) => \_rgb_pixel_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_44_n_0\,
      DI(0) => \hcountd_reg[9]_4\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_14\(0),
      S(0) => \_rgb_pixel[11]_i_47_n_0\
    );
\_rgb_pixel_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_48_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel239_in,
      CO(0) => \_rgb_pixel_reg[11]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_13\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_4\(0),
      S(0) => \_rgb_pixel[11]_i_51_n_0\
    );
\_rgb_pixel_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_21\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_38_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_38_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_38_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_72__0_n_0\,
      DI(2 downto 0) => \hcountd_reg[4]_4\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_76_n_0\,
      S(2) => \_rgb_pixel[11]_i_77_n_0\,
      S(1) => \_rgb_pixel[11]_i_78_n_0\,
      S(0) => \_rgb_pixel[11]_i_79_n_0\
    );
\_rgb_pixel_reg[11]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_43_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_43_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_43_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[11]_i_80_n_0\,
      DI(2) => \_rgb_pixel[11]_i_81_n_0\,
      DI(1) => \_rgb_pixel[11]_i_82_n_0\,
      DI(0) => \_rgb_pixel[11]_i_83_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_84_n_0\,
      S(2) => \_rgb_pixel[11]_i_85_n_0\,
      S(1) => \_rgb_pixel[11]_i_86_n_0\,
      S(0) => \_rgb_pixel[11]_i_87_n_0\
    );
\_rgb_pixel_reg[11]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_48_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_48_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_48_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[11]_i_88_n_0\,
      DI(2) => \_rgb_pixel[11]_i_89_n_0\,
      DI(1) => \_rgb_pixel[11]_i_90_n_0\,
      DI(0) => \_rgb_pixel[11]_i_91_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_92_n_0\,
      S(2 downto 0) => \vcountd_reg[4]_4\(2 downto 0)
    );
\_rgb_pixel_reg[11]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_59_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[11]_i_58_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[11]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_pixel_reg[10]_0\(12),
      O(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_58_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address1b_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_104__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_105__0_n_0\
    );
\_rgb_pixel_reg[11]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_59_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_59_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_59_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_59_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[10]_0\(11 downto 8),
      O(3 downto 0) => address1b_0(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_106__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_107__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_108__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_109__0_n_0\
    );
\_rgb_pixel_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[11]_i_15_n_0\,
      I1 => \_rgb_pixel[11]_i_16_n_0\,
      O => \_rgb_pixel_reg[11]_0\,
      S => \^_rgb_pixel_reg[0]_4\
    );
\_rgb_pixel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(1),
      Q => \^_rgb_out_reg[11]\(1),
      R => \obj_buff1_reg[21]_2\(0)
    );
\_rgb_pixel_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[1]_i_9_n_0\,
      I1 => \_rgb_pixel[1]_i_10_n_0\,
      O => \_rgb_pixel_reg[1]_i_8_n_0\,
      S => \^_rgb_pixel_reg[0]_5\
    );
\_rgb_pixel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(2),
      Q => \^_rgb_out_reg[11]\(2),
      R => \obj_buff1_reg[21]_2\(0)
    );
\_rgb_pixel_reg[2]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[2]_i_69_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[2]_i_34_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[2]_i_34_n_2\,
      CO(0) => \_rgb_pixel_reg[2]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_10\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[2]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_1\(0),
      S(0) => \_rgb_pixel[2]_i_72_n_0\
    );
\_rgb_pixel_reg[2]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[2]_i_73_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[2]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel4,
      CO(0) => \_rgb_pixel_reg[2]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[2]_i_74_n_0\,
      DI(0) => \hcountd_reg[9]_0\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[2]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_10\(0),
      S(0) => \_rgb_pixel[2]_i_77_n_0\
    );
\_rgb_pixel_reg[2]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[2]_12\(0),
      CO(2) => \_rgb_pixel_reg[2]_i_64_n_1\,
      CO(1) => \_rgb_pixel_reg[2]_i_64_n_2\,
      CO(0) => \_rgb_pixel_reg[2]_i_64_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[2]_i_96_n_0\,
      DI(2 downto 0) => \vcountd_reg[4]_1\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[2]_i_64_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[2]_i_100_n_0\,
      S(2) => \_rgb_pixel[2]_i_101_n_0\,
      S(1) => \_rgb_pixel[2]_i_102_n_0\,
      S(0) => \_rgb_pixel[2]_i_103_n_0\
    );
\_rgb_pixel_reg[2]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[2]_i_69_n_0\,
      CO(2) => \_rgb_pixel_reg[2]_i_69_n_1\,
      CO(1) => \_rgb_pixel_reg[2]_i_69_n_2\,
      CO(0) => \_rgb_pixel_reg[2]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[2]_i_104_n_0\,
      DI(2) => \_rgb_pixel[2]_i_105_n_0\,
      DI(1) => \_rgb_pixel[2]_i_106_n_0\,
      DI(0) => \_rgb_pixel[2]_i_107_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[2]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[2]_i_108_n_0\,
      S(2) => \_rgb_pixel[2]_i_109_n_0\,
      S(1) => \_rgb_pixel[2]_i_110_n_0\,
      S(0) => \_rgb_pixel[2]_i_111_n_0\
    );
\_rgb_pixel_reg[2]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[2]_i_73_n_0\,
      CO(2) => \_rgb_pixel_reg[2]_i_73_n_1\,
      CO(1) => \_rgb_pixel_reg[2]_i_73_n_2\,
      CO(0) => \_rgb_pixel_reg[2]_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[2]_i_112_n_0\,
      DI(2) => \_rgb_pixel[2]_i_113_n_0\,
      DI(1) => \_rgb_pixel[2]_i_114_n_0\,
      DI(0) => \_rgb_pixel[2]_i_115_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[2]_i_73_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[2]_i_116_n_0\,
      S(2 downto 0) => \hcountd_reg[4]_1\(2 downto 0)
    );
\_rgb_pixel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(3),
      Q => \^_rgb_out_reg[11]\(3),
      R => \obj_buff1_reg[21]_2\(0)
    );
\_rgb_pixel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(4),
      Q => \^_rgb_out_reg[11]\(4),
      R => SR(0)
    );
\_rgb_pixel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(5),
      Q => \^_rgb_out_reg[11]\(5),
      R => \obj_buff1_reg[21]_2\(0)
    );
\_rgb_pixel_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(6),
      Q => \^_rgb_out_reg[11]\(6),
      R => \obj_buff1_reg[21]_2\(0)
    );
\_rgb_pixel_reg[6]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[6]_i_63_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_27_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel417_in,
      CO(0) => \_rgb_pixel_reg[6]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[6]_i_64_n_0\,
      DI(0) => \hcountd_reg[9]_3\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_13\(0),
      S(0) => \_rgb_pixel[6]_i_67_n_0\
    );
\_rgb_pixel_reg[6]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[6]_i_68_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_28_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel219_in,
      CO(0) => \_rgb_pixel_reg[6]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_14\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_5\(0),
      S(0) => \_rgb_pixel[6]_i_71_n_0\
    );
\_rgb_pixel_reg[6]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[6]_i_82_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_32_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel422_in,
      CO(0) => \_rgb_pixel_reg[6]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[6]_i_83_n_0\,
      DI(0) => \hcountd_reg[9]_5\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_15\(0),
      S(0) => \_rgb_pixel[6]_i_86_n_0\
    );
\_rgb_pixel_reg[6]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[6]_i_87_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_33_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel224_in,
      CO(0) => \_rgb_pixel_reg[6]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vcountd_reg[9]_15\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_6\(0),
      S(0) => \_rgb_pixel[6]_i_90_n_0\
    );
\_rgb_pixel_reg[6]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[4]_11\(0),
      CO(2) => \_rgb_pixel_reg[6]_i_53_n_1\,
      CO(1) => \_rgb_pixel_reg[6]_i_53_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_53_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[6]_i_97_n_0\,
      DI(2 downto 0) => \vcountd_reg[4]_5\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[6]_i_101_n_0\,
      S(2) => \_rgb_pixel[6]_i_102_n_0\,
      S(1) => \_rgb_pixel[6]_i_103_n_0\,
      S(0) => \_rgb_pixel[6]_i_104_n_0\
    );
\_rgb_pixel_reg[6]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_i_63_n_0\,
      CO(2) => \_rgb_pixel_reg[6]_i_63_n_1\,
      CO(1) => \_rgb_pixel_reg[6]_i_63_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_63_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[6]_i_113_n_0\,
      DI(2) => \_rgb_pixel[6]_i_114_n_0\,
      DI(1) => \_rgb_pixel[6]_i_115_n_0\,
      DI(0) => \_rgb_pixel[6]_i_116_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[6]_i_117_n_0\,
      S(2 downto 0) => \hcountd_reg[4]_5\(2 downto 0)
    );
\_rgb_pixel_reg[6]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_i_68_n_0\,
      CO(2) => \_rgb_pixel_reg[6]_i_68_n_1\,
      CO(1) => \_rgb_pixel_reg[6]_i_68_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[6]_i_121_n_0\,
      DI(2) => \_rgb_pixel[6]_i_122_n_0\,
      DI(1) => \_rgb_pixel[6]_i_123_n_0\,
      DI(0) => \_rgb_pixel[6]_i_124_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_68_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[6]_i_125_n_0\,
      S(2) => \_rgb_pixel[6]_i_126_n_0\,
      S(1) => \_rgb_pixel[6]_i_127_n_0\,
      S(0) => \_rgb_pixel[6]_i_128_n_0\
    );
\_rgb_pixel_reg[6]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[4]_12\(0),
      CO(2) => \_rgb_pixel_reg[6]_i_72_n_1\,
      CO(1) => \_rgb_pixel_reg[6]_i_72_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_72_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[6]_i_129_n_0\,
      DI(2 downto 0) => \vcountd_reg[4]_6\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[6]_i_133_n_0\,
      S(2) => \_rgb_pixel[6]_i_134_n_0\,
      S(1) => \_rgb_pixel[6]_i_135_n_0\,
      S(0) => \_rgb_pixel[6]_i_136_n_0\
    );
\_rgb_pixel_reg[6]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_i_82_n_0\,
      CO(2) => \_rgb_pixel_reg[6]_i_82_n_1\,
      CO(1) => \_rgb_pixel_reg[6]_i_82_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[6]_i_145_n_0\,
      DI(2) => \_rgb_pixel[6]_i_146_n_0\,
      DI(1) => \_rgb_pixel[6]_i_147_n_0\,
      DI(0) => \_rgb_pixel[6]_i_148_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_82_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[6]_i_149_n_0\,
      S(2 downto 0) => \hcountd_reg[4]_6\(2 downto 0)
    );
\_rgb_pixel_reg[6]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_i_87_n_0\,
      CO(2) => \_rgb_pixel_reg[6]_i_87_n_1\,
      CO(1) => \_rgb_pixel_reg[6]_i_87_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_87_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[6]_i_153_n_0\,
      DI(2) => \_rgb_pixel[6]_i_154_n_0\,
      DI(1) => \_rgb_pixel[6]_i_155_n_0\,
      DI(0) => \_rgb_pixel[6]_i_156_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_87_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[6]_i_157_n_0\,
      S(2) => \_rgb_pixel[6]_i_158_n_0\,
      S(1) => \_rgb_pixel[6]_i_159_n_0\,
      S(0) => \_rgb_pixel[6]_i_160_n_0\
    );
\_rgb_pixel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(4),
      Q => \^_rgb_out_reg[11]\(7),
      R => \obj_buff1_reg[21]_2\(0)
    );
\_rgb_pixel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(5),
      Q => \^_rgb_out_reg[11]\(8),
      R => SR(0)
    );
\_rgb_pixel_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[8]_i_29_n_0\,
      I1 => \_rgb_pixel[8]_i_30_n_0\,
      O => \_rgb_pixel_reg[8]_1\,
      S => \^_rgb_pixel_reg[0]_5\
    );
\_rgb_pixel_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(6),
      Q => \^_rgb_out_reg[11]\(9),
      R => SR(0)
    );
\_rgb_pixel_reg[9]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_14_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_14_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_14_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_14_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[9]_0\(11 downto 8),
      O(3 downto 0) => address2b_0(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_29_n_0\,
      S(2) => \_rgb_pixel[9]_i_30_n_0\,
      S(1) => \_rgb_pixel[9]_i_31_n_0\,
      S(0) => \_rgb_pixel[9]_i_32_n_0\
    );
\_rgb_pixel_reg[9]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_14_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[9]_i_15_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[9]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_pixel_reg[9]_0\(12),
      O(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_15_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address2b_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \hc_reg[5]_0\(0),
      S(0) => \_rgb_pixel[9]_i_34_n_0\
    );
\hcountd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(4),
      Q => \^hcountd_0\(0),
      R => '0'
    );
\obj_buff10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[0]\,
      Q => \^_rgb_pixel_reg[5]_0\(0),
      R => '0'
    );
\obj_buff10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[10]\,
      Q => \^_rgb_pixel_reg[5]_0\(8),
      R => '0'
    );
\obj_buff10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[11]\,
      Q => \^_rgb_pixel_reg[5]_0\(9),
      R => '0'
    );
\obj_buff10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[12]\,
      Q => \^_rgb_pixel_reg[5]_0\(10),
      R => '0'
    );
\obj_buff10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[13]\,
      Q => \^_rgb_pixel_reg[5]_0\(11),
      R => '0'
    );
\obj_buff10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[14]\,
      Q => \^_rgb_pixel_reg[5]_0\(12),
      R => '0'
    );
\obj_buff10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[15]\,
      Q => \^_rgb_pixel_reg[5]_0\(13),
      R => '0'
    );
\obj_buff10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[16]\,
      Q => p_0_in1_in(6),
      R => '0'
    );
\obj_buff10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[17]\,
      Q => p_0_in1_in(7),
      R => '0'
    );
\obj_buff10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[18]\,
      Q => \^_rgb_pixel_reg[5]_0\(14),
      R => '0'
    );
\obj_buff10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[19]\,
      Q => \^_rgb_pixel_reg[5]_0\(15),
      R => '0'
    );
\obj_buff10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[1]\,
      Q => \^_rgb_pixel_reg[5]_0\(1),
      R => '0'
    );
\obj_buff10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[20]\,
      Q => \^_rgb_pixel_reg[5]_0\(16),
      R => '0'
    );
\obj_buff10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[21]\,
      Q => \^_rgb_pixel_reg[5]_0\(17),
      R => '0'
    );
\obj_buff10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[2]\,
      Q => \^_rgb_pixel_reg[5]_0\(2),
      R => '0'
    );
\obj_buff10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[3]\,
      Q => \^_rgb_pixel_reg[5]_0\(3),
      R => '0'
    );
\obj_buff10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[4]\,
      Q => \^_rgb_pixel_reg[5]_0\(4),
      R => '0'
    );
\obj_buff10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[5]\,
      Q => \^_rgb_pixel_reg[5]_0\(5),
      R => '0'
    );
\obj_buff10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[6]\,
      Q => \obj_buff10_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[7]\,
      Q => \obj_buff10_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[8]\,
      Q => \^_rgb_pixel_reg[5]_0\(6),
      R => '0'
    );
\obj_buff10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => \obj_reg10_reg_n_0_[9]\,
      Q => \^_rgb_pixel_reg[5]_0\(7),
      R => '0'
    );
\obj_buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(0),
      Q => \^_rgb_pixel_reg[10]_0\(0),
      R => '0'
    );
\obj_buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(10),
      Q => \^_rgb_pixel_reg[10]_0\(8),
      R => '0'
    );
\obj_buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(11),
      Q => \^_rgb_pixel_reg[10]_0\(9),
      R => '0'
    );
\obj_buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(12),
      Q => \^_rgb_pixel_reg[10]_0\(10),
      R => '0'
    );
\obj_buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(13),
      Q => \^_rgb_pixel_reg[10]_0\(11),
      R => '0'
    );
\obj_buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(14),
      Q => \^_rgb_pixel_reg[10]_0\(12),
      R => '0'
    );
\obj_buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(15),
      Q => \^_rgb_pixel_reg[10]_0\(13),
      R => '0'
    );
\obj_buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(16),
      Q => \obj_buff1_reg_n_0_[16]\,
      R => '0'
    );
\obj_buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(17),
      Q => \obj_buff1_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(18),
      Q => \^_rgb_pixel_reg[10]_0\(14),
      R => '0'
    );
\obj_buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(19),
      Q => \^_rgb_pixel_reg[10]_0\(15),
      R => '0'
    );
\obj_buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(1),
      Q => \^_rgb_pixel_reg[10]_0\(1),
      R => '0'
    );
\obj_buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(20),
      Q => \^_rgb_pixel_reg[10]_0\(16),
      R => '0'
    );
\obj_buff1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(21),
      Q => \^_rgb_pixel_reg[10]_0\(17),
      R => '0'
    );
\obj_buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(2),
      Q => \^_rgb_pixel_reg[10]_0\(2),
      R => '0'
    );
\obj_buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(3),
      Q => \^_rgb_pixel_reg[10]_0\(3),
      R => '0'
    );
\obj_buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(4),
      Q => \^_rgb_pixel_reg[10]_0\(4),
      R => '0'
    );
\obj_buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(5),
      Q => \^_rgb_pixel_reg[10]_0\(5),
      R => '0'
    );
\obj_buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(6),
      Q => \obj_buff1_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(7),
      Q => \obj_buff1_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(8),
      Q => \^_rgb_pixel_reg[10]_0\(6),
      R => '0'
    );
\obj_buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(9),
      Q => \^_rgb_pixel_reg[10]_0\(7),
      R => '0'
    );
\obj_buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(0),
      Q => \^_rgb_pixel_reg[9]_0\(0),
      R => '0'
    );
\obj_buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(10),
      Q => \^_rgb_pixel_reg[9]_0\(8),
      R => '0'
    );
\obj_buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(11),
      Q => \^_rgb_pixel_reg[9]_0\(9),
      R => '0'
    );
\obj_buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(12),
      Q => \^_rgb_pixel_reg[9]_0\(10),
      R => '0'
    );
\obj_buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(13),
      Q => \^_rgb_pixel_reg[9]_0\(11),
      R => '0'
    );
\obj_buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(14),
      Q => \^_rgb_pixel_reg[9]_0\(12),
      R => '0'
    );
\obj_buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(15),
      Q => \^_rgb_pixel_reg[9]_0\(13),
      R => '0'
    );
\obj_buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(16),
      Q => p_0_in32_in(6),
      R => '0'
    );
\obj_buff2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(17),
      Q => p_0_in32_in(7),
      R => '0'
    );
\obj_buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(18),
      Q => \^_rgb_pixel_reg[9]_0\(14),
      R => '0'
    );
\obj_buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(19),
      Q => \^_rgb_pixel_reg[9]_0\(15),
      R => '0'
    );
\obj_buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(1),
      Q => \^_rgb_pixel_reg[9]_0\(1),
      R => '0'
    );
\obj_buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(20),
      Q => \^_rgb_pixel_reg[9]_0\(16),
      R => '0'
    );
\obj_buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(21),
      Q => \^_rgb_pixel_reg[9]_0\(17),
      R => '0'
    );
\obj_buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(2),
      Q => \^_rgb_pixel_reg[9]_0\(2),
      R => '0'
    );
\obj_buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(3),
      Q => \^_rgb_pixel_reg[9]_0\(3),
      R => '0'
    );
\obj_buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(4),
      Q => \^_rgb_pixel_reg[9]_0\(4),
      R => '0'
    );
\obj_buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(5),
      Q => \^_rgb_pixel_reg[9]_0\(5),
      R => '0'
    );
\obj_buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(6),
      Q => \obj_buff2_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(7),
      Q => \obj_buff2_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(8),
      Q => \^_rgb_pixel_reg[9]_0\(6),
      R => '0'
    );
\obj_buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(9),
      Q => \^_rgb_pixel_reg[9]_0\(7),
      R => '0'
    );
\obj_buff3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(0),
      Q => \^_rgb_pixel_reg[0]_1\(0),
      R => '0'
    );
\obj_buff3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(10),
      Q => \^_rgb_pixel_reg[0]_1\(8),
      R => '0'
    );
\obj_buff3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(11),
      Q => \^_rgb_pixel_reg[0]_1\(9),
      R => '0'
    );
\obj_buff3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(12),
      Q => \^_rgb_pixel_reg[0]_1\(10),
      R => '0'
    );
\obj_buff3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(13),
      Q => \^_rgb_pixel_reg[0]_1\(11),
      R => '0'
    );
\obj_buff3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(14),
      Q => \^_rgb_pixel_reg[0]_1\(12),
      R => '0'
    );
\obj_buff3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(15),
      Q => \^_rgb_pixel_reg[0]_1\(13),
      R => '0'
    );
\obj_buff3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(16),
      Q => p_0_in28_in(6),
      R => '0'
    );
\obj_buff3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(17),
      Q => p_0_in28_in(7),
      R => '0'
    );
\obj_buff3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(18),
      Q => \^_rgb_pixel_reg[0]_1\(14),
      R => '0'
    );
\obj_buff3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(19),
      Q => \^_rgb_pixel_reg[0]_1\(15),
      R => '0'
    );
\obj_buff3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(1),
      Q => \^_rgb_pixel_reg[0]_1\(1),
      R => '0'
    );
\obj_buff3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(20),
      Q => \^_rgb_pixel_reg[0]_1\(16),
      R => '0'
    );
\obj_buff3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(21),
      Q => \^_rgb_pixel_reg[0]_1\(17),
      R => '0'
    );
\obj_buff3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(2),
      Q => \^_rgb_pixel_reg[0]_1\(2),
      R => '0'
    );
\obj_buff3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(3),
      Q => \^_rgb_pixel_reg[0]_1\(3),
      R => '0'
    );
\obj_buff3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(4),
      Q => \^_rgb_pixel_reg[0]_1\(4),
      R => '0'
    );
\obj_buff3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(5),
      Q => \^_rgb_pixel_reg[0]_1\(5),
      R => '0'
    );
\obj_buff3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(6),
      Q => \obj_buff3_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(7),
      Q => \obj_buff3_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(8),
      Q => \^_rgb_pixel_reg[0]_1\(6),
      R => '0'
    );
\obj_buff3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(9),
      Q => \^_rgb_pixel_reg[0]_1\(7),
      R => '0'
    );
\obj_buff4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(0),
      Q => \^_rgb_pixel_reg[0]_3\(0),
      R => '0'
    );
\obj_buff4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(10),
      Q => \^_rgb_pixel_reg[0]_3\(8),
      R => '0'
    );
\obj_buff4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(11),
      Q => \^_rgb_pixel_reg[0]_3\(9),
      R => '0'
    );
\obj_buff4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(12),
      Q => \^_rgb_pixel_reg[0]_3\(10),
      R => '0'
    );
\obj_buff4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(13),
      Q => \^_rgb_pixel_reg[0]_3\(11),
      R => '0'
    );
\obj_buff4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(14),
      Q => \^_rgb_pixel_reg[0]_3\(12),
      R => '0'
    );
\obj_buff4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(15),
      Q => \^_rgb_pixel_reg[0]_3\(13),
      R => '0'
    );
\obj_buff4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(16),
      Q => \obj_buff4_reg_n_0_[16]\,
      R => '0'
    );
\obj_buff4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(17),
      Q => \obj_buff4_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(18),
      Q => \^_rgb_pixel_reg[0]_3\(14),
      R => '0'
    );
\obj_buff4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(19),
      Q => \^_rgb_pixel_reg[0]_3\(15),
      R => '0'
    );
\obj_buff4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(1),
      Q => \^_rgb_pixel_reg[0]_3\(1),
      R => '0'
    );
\obj_buff4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(20),
      Q => \^_rgb_pixel_reg[0]_3\(16),
      R => '0'
    );
\obj_buff4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(21),
      Q => \^_rgb_pixel_reg[0]_3\(17),
      R => '0'
    );
\obj_buff4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(2),
      Q => \^_rgb_pixel_reg[0]_3\(2),
      R => '0'
    );
\obj_buff4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(3),
      Q => \^_rgb_pixel_reg[0]_3\(3),
      R => '0'
    );
\obj_buff4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(4),
      Q => \^_rgb_pixel_reg[0]_3\(4),
      R => '0'
    );
\obj_buff4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(5),
      Q => \^_rgb_pixel_reg[0]_3\(5),
      R => '0'
    );
\obj_buff4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(6),
      Q => \obj_buff4_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(7),
      Q => \obj_buff4_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(8),
      Q => \^_rgb_pixel_reg[0]_3\(6),
      R => '0'
    );
\obj_buff4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(9),
      Q => \^_rgb_pixel_reg[0]_3\(7),
      R => '0'
    );
\obj_buff5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(0),
      Q => \^_rgb_pixel_reg[0]_2\(0),
      R => '0'
    );
\obj_buff5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(10),
      Q => \^_rgb_pixel_reg[0]_2\(8),
      R => '0'
    );
\obj_buff5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(11),
      Q => \^_rgb_pixel_reg[0]_2\(9),
      R => '0'
    );
\obj_buff5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(12),
      Q => \^_rgb_pixel_reg[0]_2\(10),
      R => '0'
    );
\obj_buff5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(13),
      Q => \^_rgb_pixel_reg[0]_2\(11),
      R => '0'
    );
\obj_buff5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(14),
      Q => \^_rgb_pixel_reg[0]_2\(12),
      R => '0'
    );
\obj_buff5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(15),
      Q => \^_rgb_pixel_reg[0]_2\(13),
      R => '0'
    );
\obj_buff5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(16),
      Q => \obj_buff5_reg_n_0_[16]\,
      R => '0'
    );
\obj_buff5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(17),
      Q => \obj_buff5_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(18),
      Q => \^_rgb_pixel_reg[0]_2\(14),
      R => '0'
    );
\obj_buff5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(19),
      Q => \^_rgb_pixel_reg[0]_2\(15),
      R => '0'
    );
\obj_buff5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(1),
      Q => \^_rgb_pixel_reg[0]_2\(1),
      R => '0'
    );
\obj_buff5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(20),
      Q => \^_rgb_pixel_reg[0]_2\(16),
      R => '0'
    );
\obj_buff5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(21),
      Q => \^_rgb_pixel_reg[0]_2\(17),
      R => '0'
    );
\obj_buff5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(2),
      Q => \^_rgb_pixel_reg[0]_2\(2),
      R => '0'
    );
\obj_buff5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(3),
      Q => \^_rgb_pixel_reg[0]_2\(3),
      R => '0'
    );
\obj_buff5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(4),
      Q => \^_rgb_pixel_reg[0]_2\(4),
      R => '0'
    );
\obj_buff5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(5),
      Q => \^_rgb_pixel_reg[0]_2\(5),
      R => '0'
    );
\obj_buff5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(6),
      Q => \obj_buff5_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(7),
      Q => \obj_buff5_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(8),
      Q => \^_rgb_pixel_reg[0]_2\(6),
      R => '0'
    );
\obj_buff5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(9),
      Q => \^_rgb_pixel_reg[0]_2\(7),
      R => '0'
    );
\obj_buff6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(0),
      Q => \^_rgb_pixel_reg[4]_1\(0),
      R => '0'
    );
\obj_buff6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(10),
      Q => \^_rgb_pixel_reg[4]_1\(8),
      R => '0'
    );
\obj_buff6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(11),
      Q => \^_rgb_pixel_reg[4]_1\(9),
      R => '0'
    );
\obj_buff6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(12),
      Q => \^_rgb_pixel_reg[4]_1\(10),
      R => '0'
    );
\obj_buff6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(13),
      Q => \^_rgb_pixel_reg[4]_1\(11),
      R => '0'
    );
\obj_buff6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(14),
      Q => \^_rgb_pixel_reg[4]_1\(12),
      R => '0'
    );
\obj_buff6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(15),
      Q => \^_rgb_pixel_reg[4]_1\(13),
      R => '0'
    );
\obj_buff6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(16),
      Q => p_0_in16_in(6),
      R => '0'
    );
\obj_buff6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(17),
      Q => p_0_in16_in(7),
      R => '0'
    );
\obj_buff6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(18),
      Q => \^_rgb_pixel_reg[4]_1\(14),
      R => '0'
    );
\obj_buff6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(19),
      Q => \^_rgb_pixel_reg[4]_1\(15),
      R => '0'
    );
\obj_buff6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(1),
      Q => \^_rgb_pixel_reg[4]_1\(1),
      R => '0'
    );
\obj_buff6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(20),
      Q => \^_rgb_pixel_reg[4]_1\(16),
      R => '0'
    );
\obj_buff6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(21),
      Q => \^_rgb_pixel_reg[4]_1\(17),
      R => '0'
    );
\obj_buff6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(2),
      Q => \^_rgb_pixel_reg[4]_1\(2),
      R => '0'
    );
\obj_buff6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(3),
      Q => \^_rgb_pixel_reg[4]_1\(3),
      R => '0'
    );
\obj_buff6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(4),
      Q => \^_rgb_pixel_reg[4]_1\(4),
      R => '0'
    );
\obj_buff6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(5),
      Q => \^_rgb_pixel_reg[4]_1\(5),
      R => '0'
    );
\obj_buff6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(6),
      Q => \obj_buff6_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(7),
      Q => \obj_buff6_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(8),
      Q => \^_rgb_pixel_reg[4]_1\(6),
      R => '0'
    );
\obj_buff6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(9),
      Q => \^_rgb_pixel_reg[4]_1\(7),
      R => '0'
    );
\obj_buff7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(0),
      Q => \^_rgb_pixel_reg[5]_6\(0),
      R => '0'
    );
\obj_buff7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(10),
      Q => \^_rgb_pixel_reg[5]_6\(8),
      R => '0'
    );
\obj_buff7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(11),
      Q => \^_rgb_pixel_reg[5]_6\(9),
      R => '0'
    );
\obj_buff7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(12),
      Q => \^_rgb_pixel_reg[5]_6\(10),
      R => '0'
    );
\obj_buff7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(13),
      Q => \^_rgb_pixel_reg[5]_6\(11),
      R => '0'
    );
\obj_buff7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(14),
      Q => \^_rgb_pixel_reg[5]_6\(12),
      R => '0'
    );
\obj_buff7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(15),
      Q => \^_rgb_pixel_reg[5]_6\(13),
      R => '0'
    );
\obj_buff7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(16),
      Q => \obj_buff7_reg_n_0_[16]\,
      R => '0'
    );
\obj_buff7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(17),
      Q => \obj_buff7_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(18),
      Q => \^_rgb_pixel_reg[5]_6\(14),
      R => '0'
    );
\obj_buff7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(19),
      Q => \^_rgb_pixel_reg[5]_6\(15),
      R => '0'
    );
\obj_buff7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(1),
      Q => \^_rgb_pixel_reg[5]_6\(1),
      R => '0'
    );
\obj_buff7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(20),
      Q => \^_rgb_pixel_reg[5]_6\(16),
      R => '0'
    );
\obj_buff7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(21),
      Q => \^_rgb_pixel_reg[5]_6\(17),
      R => '0'
    );
\obj_buff7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(2),
      Q => \^_rgb_pixel_reg[5]_6\(2),
      R => '0'
    );
\obj_buff7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(3),
      Q => \^_rgb_pixel_reg[5]_6\(3),
      R => '0'
    );
\obj_buff7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(4),
      Q => \^_rgb_pixel_reg[5]_6\(4),
      R => '0'
    );
\obj_buff7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(5),
      Q => \^_rgb_pixel_reg[5]_6\(5),
      R => '0'
    );
\obj_buff7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(6),
      Q => \obj_buff7_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(7),
      Q => \obj_buff7_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(8),
      Q => \^_rgb_pixel_reg[5]_6\(6),
      R => '0'
    );
\obj_buff7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(9),
      Q => \^_rgb_pixel_reg[5]_6\(7),
      R => '0'
    );
\obj_buff8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(0),
      Q => \^_rgb_pixel_reg[5]_5\(0),
      R => '0'
    );
\obj_buff8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(10),
      Q => \^_rgb_pixel_reg[5]_5\(8),
      R => '0'
    );
\obj_buff8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(11),
      Q => \^_rgb_pixel_reg[5]_5\(9),
      R => '0'
    );
\obj_buff8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(12),
      Q => \^_rgb_pixel_reg[5]_5\(10),
      R => '0'
    );
\obj_buff8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(13),
      Q => \^_rgb_pixel_reg[5]_5\(11),
      R => '0'
    );
\obj_buff8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(14),
      Q => \^_rgb_pixel_reg[5]_5\(12),
      R => '0'
    );
\obj_buff8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(15),
      Q => \^_rgb_pixel_reg[5]_5\(13),
      R => '0'
    );
\obj_buff8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(16),
      Q => \obj_buff8_reg_n_0_[16]\,
      R => '0'
    );
\obj_buff8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(17),
      Q => \obj_buff8_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(18),
      Q => \^_rgb_pixel_reg[5]_5\(14),
      R => '0'
    );
\obj_buff8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(19),
      Q => \^_rgb_pixel_reg[5]_5\(15),
      R => '0'
    );
\obj_buff8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(1),
      Q => \^_rgb_pixel_reg[5]_5\(1),
      R => '0'
    );
\obj_buff8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(20),
      Q => \^_rgb_pixel_reg[5]_5\(16),
      R => '0'
    );
\obj_buff8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(21),
      Q => \^_rgb_pixel_reg[5]_5\(17),
      R => '0'
    );
\obj_buff8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(2),
      Q => \^_rgb_pixel_reg[5]_5\(2),
      R => '0'
    );
\obj_buff8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(3),
      Q => \^_rgb_pixel_reg[5]_5\(3),
      R => '0'
    );
\obj_buff8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(4),
      Q => \^_rgb_pixel_reg[5]_5\(4),
      R => '0'
    );
\obj_buff8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(5),
      Q => \^_rgb_pixel_reg[5]_5\(5),
      R => '0'
    );
\obj_buff8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(6),
      Q => \obj_buff8_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(7),
      Q => \obj_buff8_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(8),
      Q => \^_rgb_pixel_reg[5]_5\(6),
      R => '0'
    );
\obj_buff8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(9),
      Q => \^_rgb_pixel_reg[5]_5\(7),
      R => '0'
    );
\obj_buff9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(0),
      Q => \^_rgb_pixel_reg[5]_3\(0),
      R => '0'
    );
\obj_buff9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(10),
      Q => \^_rgb_pixel_reg[5]_3\(8),
      R => '0'
    );
\obj_buff9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(11),
      Q => \^_rgb_pixel_reg[5]_3\(9),
      R => '0'
    );
\obj_buff9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(12),
      Q => \^_rgb_pixel_reg[5]_3\(10),
      R => '0'
    );
\obj_buff9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(13),
      Q => \^_rgb_pixel_reg[5]_3\(11),
      R => '0'
    );
\obj_buff9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(14),
      Q => \^_rgb_pixel_reg[5]_3\(12),
      R => '0'
    );
\obj_buff9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(15),
      Q => \^_rgb_pixel_reg[5]_3\(13),
      R => '0'
    );
\obj_buff9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(16),
      Q => \obj_buff9_reg_n_0_[16]\,
      R => '0'
    );
\obj_buff9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(17),
      Q => \obj_buff9_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(18),
      Q => \^_rgb_pixel_reg[5]_3\(14),
      R => '0'
    );
\obj_buff9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(19),
      Q => \^_rgb_pixel_reg[5]_3\(15),
      R => '0'
    );
\obj_buff9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(1),
      Q => \^_rgb_pixel_reg[5]_3\(1),
      R => '0'
    );
\obj_buff9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(20),
      Q => \^_rgb_pixel_reg[5]_3\(16),
      R => '0'
    );
\obj_buff9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(21),
      Q => \^_rgb_pixel_reg[5]_3\(17),
      R => '0'
    );
\obj_buff9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(2),
      Q => \^_rgb_pixel_reg[5]_3\(2),
      R => '0'
    );
\obj_buff9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(3),
      Q => \^_rgb_pixel_reg[5]_3\(3),
      R => '0'
    );
\obj_buff9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(4),
      Q => \^_rgb_pixel_reg[5]_3\(4),
      R => '0'
    );
\obj_buff9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(5),
      Q => \^_rgb_pixel_reg[5]_3\(5),
      R => '0'
    );
\obj_buff9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(6),
      Q => \obj_buff9_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(7),
      Q => \obj_buff9_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(8),
      Q => \^_rgb_pixel_reg[5]_3\(6),
      R => '0'
    );
\obj_buff9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(9),
      Q => \^_rgb_pixel_reg[5]_3\(7),
      R => '0'
    );
\obj_reg10[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(24),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \slv_reg2_reg[31]\(22),
      I3 => \slv_reg2_reg[31]\(21),
      I4 => \obj_reg1[21]_i_2_n_0\,
      O => obj_reg100
    );
\obj_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(0),
      Q => \obj_reg10_reg_n_0_[0]\,
      R => '0'
    );
\obj_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(10),
      Q => \obj_reg10_reg_n_0_[10]\,
      R => '0'
    );
\obj_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(11),
      Q => \obj_reg10_reg_n_0_[11]\,
      R => '0'
    );
\obj_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(12),
      Q => \obj_reg10_reg_n_0_[12]\,
      R => '0'
    );
\obj_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(13),
      Q => \obj_reg10_reg_n_0_[13]\,
      R => '0'
    );
\obj_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(14),
      Q => \obj_reg10_reg_n_0_[14]\,
      R => '0'
    );
\obj_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(15),
      Q => \obj_reg10_reg_n_0_[15]\,
      R => '0'
    );
\obj_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(16),
      Q => \obj_reg10_reg_n_0_[16]\,
      R => '0'
    );
\obj_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(17),
      Q => \obj_reg10_reg_n_0_[17]\,
      R => '0'
    );
\obj_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(18),
      Q => \obj_reg10_reg_n_0_[18]\,
      R => '0'
    );
\obj_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(19),
      Q => \obj_reg10_reg_n_0_[19]\,
      R => '0'
    );
\obj_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(1),
      Q => \obj_reg10_reg_n_0_[1]\,
      R => '0'
    );
\obj_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(20),
      Q => \obj_reg10_reg_n_0_[20]\,
      R => '0'
    );
\obj_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(31),
      Q => \obj_reg10_reg_n_0_[21]\,
      R => '0'
    );
\obj_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(2),
      Q => \obj_reg10_reg_n_0_[2]\,
      R => '0'
    );
\obj_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(3),
      Q => \obj_reg10_reg_n_0_[3]\,
      R => '0'
    );
\obj_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(4),
      Q => \obj_reg10_reg_n_0_[4]\,
      R => '0'
    );
\obj_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(5),
      Q => \obj_reg10_reg_n_0_[5]\,
      R => '0'
    );
\obj_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(6),
      Q => \obj_reg10_reg_n_0_[6]\,
      R => '0'
    );
\obj_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(7),
      Q => \obj_reg10_reg_n_0_[7]\,
      R => '0'
    );
\obj_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(8),
      Q => \obj_reg10_reg_n_0_[8]\,
      R => '0'
    );
\obj_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(9),
      Q => \obj_reg10_reg_n_0_[9]\,
      R => '0'
    );
\obj_reg1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(23),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \obj_reg1[21]_i_2_n_0\,
      I4 => \slv_reg2_reg[31]\(24),
      O => obj_reg10
    );
\obj_reg1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(28),
      I1 => \slv_reg2_reg[31]\(27),
      I2 => \slv_reg2_reg[31]\(29),
      I3 => \slv_reg2_reg[31]\(30),
      I4 => \slv_reg2_reg[31]\(26),
      I5 => \slv_reg2_reg[31]\(25),
      O => \obj_reg1[21]_i_2_n_0\
    );
\obj_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg1(0),
      R => '0'
    );
\obj_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg1(10),
      R => '0'
    );
\obj_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg1(11),
      R => '0'
    );
\obj_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg1(12),
      R => '0'
    );
\obj_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg1(13),
      R => '0'
    );
\obj_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg1(14),
      R => '0'
    );
\obj_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg1(15),
      R => '0'
    );
\obj_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg1(16),
      R => '0'
    );
\obj_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg1(17),
      R => '0'
    );
\obj_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg1(18),
      R => '0'
    );
\obj_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg1(19),
      R => '0'
    );
\obj_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg1(1),
      R => '0'
    );
\obj_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg1(20),
      R => '0'
    );
\obj_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(31),
      Q => obj_reg1(21),
      R => '0'
    );
\obj_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg1(2),
      R => '0'
    );
\obj_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg1(3),
      R => '0'
    );
\obj_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg1(4),
      R => '0'
    );
\obj_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg1(5),
      R => '0'
    );
\obj_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg1(6),
      R => '0'
    );
\obj_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg1(7),
      R => '0'
    );
\obj_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg1(8),
      R => '0'
    );
\obj_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg1(9),
      R => '0'
    );
\obj_reg2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \slv_reg2_reg[31]\(23),
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \obj_reg1[21]_i_2_n_0\,
      O => obj_reg20
    );
\obj_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg2(0),
      R => '0'
    );
\obj_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg2(10),
      R => '0'
    );
\obj_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg2(11),
      R => '0'
    );
\obj_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg2(12),
      R => '0'
    );
\obj_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg2(13),
      R => '0'
    );
\obj_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg2(14),
      R => '0'
    );
\obj_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg2(15),
      R => '0'
    );
\obj_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg2(16),
      R => '0'
    );
\obj_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg2(17),
      R => '0'
    );
\obj_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg2(18),
      R => '0'
    );
\obj_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg2(19),
      R => '0'
    );
\obj_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg2(1),
      R => '0'
    );
\obj_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg2(20),
      R => '0'
    );
\obj_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(31),
      Q => obj_reg2(21),
      R => '0'
    );
\obj_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg2(2),
      R => '0'
    );
\obj_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg2(3),
      R => '0'
    );
\obj_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg2(4),
      R => '0'
    );
\obj_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg2(5),
      R => '0'
    );
\obj_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg2(6),
      R => '0'
    );
\obj_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg2(7),
      R => '0'
    );
\obj_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg2(8),
      R => '0'
    );
\obj_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg2(9),
      R => '0'
    );
\obj_reg3[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(23),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \obj_reg1[21]_i_2_n_0\,
      I4 => \slv_reg2_reg[31]\(24),
      O => obj_reg30
    );
\obj_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg3(0),
      R => '0'
    );
\obj_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg3(10),
      R => '0'
    );
\obj_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg3(11),
      R => '0'
    );
\obj_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg3(12),
      R => '0'
    );
\obj_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg3(13),
      R => '0'
    );
\obj_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg3(14),
      R => '0'
    );
\obj_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg3(15),
      R => '0'
    );
\obj_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg3(16),
      R => '0'
    );
\obj_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg3(17),
      R => '0'
    );
\obj_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg3(18),
      R => '0'
    );
\obj_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg3(19),
      R => '0'
    );
\obj_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg3(1),
      R => '0'
    );
\obj_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg3(20),
      R => '0'
    );
\obj_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(31),
      Q => obj_reg3(21),
      R => '0'
    );
\obj_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg3(2),
      R => '0'
    );
\obj_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg3(3),
      R => '0'
    );
\obj_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg3(4),
      R => '0'
    );
\obj_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg3(5),
      R => '0'
    );
\obj_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg3(6),
      R => '0'
    );
\obj_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg3(7),
      R => '0'
    );
\obj_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg3(8),
      R => '0'
    );
\obj_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg3(9),
      R => '0'
    );
\obj_reg4[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \slv_reg2_reg[31]\(22),
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \obj_reg1[21]_i_2_n_0\,
      O => obj_reg40
    );
\obj_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg4(0),
      R => '0'
    );
\obj_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg4(10),
      R => '0'
    );
\obj_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg4(11),
      R => '0'
    );
\obj_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg4(12),
      R => '0'
    );
\obj_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg4(13),
      R => '0'
    );
\obj_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg4(14),
      R => '0'
    );
\obj_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg4(15),
      R => '0'
    );
\obj_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg4(16),
      R => '0'
    );
\obj_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg4(17),
      R => '0'
    );
\obj_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg4(18),
      R => '0'
    );
\obj_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg4(19),
      R => '0'
    );
\obj_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg4(1),
      R => '0'
    );
\obj_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg4(20),
      R => '0'
    );
\obj_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(31),
      Q => obj_reg4(21),
      R => '0'
    );
\obj_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg4(2),
      R => '0'
    );
\obj_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg4(3),
      R => '0'
    );
\obj_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg4(4),
      R => '0'
    );
\obj_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg4(5),
      R => '0'
    );
\obj_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg4(6),
      R => '0'
    );
\obj_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg4(7),
      R => '0'
    );
\obj_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg4(8),
      R => '0'
    );
\obj_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg4(9),
      R => '0'
    );
\obj_reg5[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(22),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \obj_reg1[21]_i_2_n_0\,
      I4 => \slv_reg2_reg[31]\(24),
      O => obj_reg50
    );
\obj_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg5(0),
      R => '0'
    );
\obj_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg5(10),
      R => '0'
    );
\obj_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg5(11),
      R => '0'
    );
\obj_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg5(12),
      R => '0'
    );
\obj_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg5(13),
      R => '0'
    );
\obj_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg5(14),
      R => '0'
    );
\obj_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg5(15),
      R => '0'
    );
\obj_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg5(16),
      R => '0'
    );
\obj_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg5(17),
      R => '0'
    );
\obj_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg5(18),
      R => '0'
    );
\obj_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg5(19),
      R => '0'
    );
\obj_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg5(1),
      R => '0'
    );
\obj_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg5(20),
      R => '0'
    );
\obj_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(31),
      Q => obj_reg5(21),
      R => '0'
    );
\obj_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg5(2),
      R => '0'
    );
\obj_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg5(3),
      R => '0'
    );
\obj_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg5(4),
      R => '0'
    );
\obj_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg5(5),
      R => '0'
    );
\obj_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg5(6),
      R => '0'
    );
\obj_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg5(7),
      R => '0'
    );
\obj_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg5(8),
      R => '0'
    );
\obj_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg5(9),
      R => '0'
    );
\obj_reg6[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \slv_reg2_reg[31]\(23),
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \obj_reg1[21]_i_2_n_0\,
      O => obj_reg60
    );
\obj_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg6(0),
      R => '0'
    );
\obj_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg6(10),
      R => '0'
    );
\obj_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg6(11),
      R => '0'
    );
\obj_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg6(12),
      R => '0'
    );
\obj_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg6(13),
      R => '0'
    );
\obj_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg6(14),
      R => '0'
    );
\obj_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg6(15),
      R => '0'
    );
\obj_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg6(16),
      R => '0'
    );
\obj_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg6(17),
      R => '0'
    );
\obj_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg6(18),
      R => '0'
    );
\obj_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg6(19),
      R => '0'
    );
\obj_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg6(1),
      R => '0'
    );
\obj_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg6(20),
      R => '0'
    );
\obj_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(31),
      Q => obj_reg6(21),
      R => '0'
    );
\obj_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg6(2),
      R => '0'
    );
\obj_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg6(3),
      R => '0'
    );
\obj_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg6(4),
      R => '0'
    );
\obj_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg6(5),
      R => '0'
    );
\obj_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg6(6),
      R => '0'
    );
\obj_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg6(7),
      R => '0'
    );
\obj_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg6(8),
      R => '0'
    );
\obj_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg6(9),
      R => '0'
    );
\obj_reg7[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(23),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \obj_reg1[21]_i_2_n_0\,
      I4 => \slv_reg2_reg[31]\(24),
      O => obj_reg70
    );
\obj_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg7(0),
      R => '0'
    );
\obj_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg7(10),
      R => '0'
    );
\obj_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg7(11),
      R => '0'
    );
\obj_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg7(12),
      R => '0'
    );
\obj_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg7(13),
      R => '0'
    );
\obj_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg7(14),
      R => '0'
    );
\obj_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg7(15),
      R => '0'
    );
\obj_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg7(16),
      R => '0'
    );
\obj_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg7(17),
      R => '0'
    );
\obj_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg7(18),
      R => '0'
    );
\obj_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg7(19),
      R => '0'
    );
\obj_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg7(1),
      R => '0'
    );
\obj_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg7(20),
      R => '0'
    );
\obj_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(31),
      Q => obj_reg7(21),
      R => '0'
    );
\obj_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg7(2),
      R => '0'
    );
\obj_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg7(3),
      R => '0'
    );
\obj_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg7(4),
      R => '0'
    );
\obj_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg7(5),
      R => '0'
    );
\obj_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg7(6),
      R => '0'
    );
\obj_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg7(7),
      R => '0'
    );
\obj_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg7(8),
      R => '0'
    );
\obj_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg7(9),
      R => '0'
    );
\obj_reg8[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(24),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \slv_reg2_reg[31]\(22),
      I4 => \obj_reg1[21]_i_2_n_0\,
      O => obj_reg80
    );
\obj_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg8(0),
      R => '0'
    );
\obj_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg8(10),
      R => '0'
    );
\obj_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg8(11),
      R => '0'
    );
\obj_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg8(12),
      R => '0'
    );
\obj_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg8(13),
      R => '0'
    );
\obj_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg8(14),
      R => '0'
    );
\obj_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg8(15),
      R => '0'
    );
\obj_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg8(16),
      R => '0'
    );
\obj_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg8(17),
      R => '0'
    );
\obj_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg8(18),
      R => '0'
    );
\obj_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg8(19),
      R => '0'
    );
\obj_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg8(1),
      R => '0'
    );
\obj_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg8(20),
      R => '0'
    );
\obj_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(31),
      Q => obj_reg8(21),
      R => '0'
    );
\obj_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg8(2),
      R => '0'
    );
\obj_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg8(3),
      R => '0'
    );
\obj_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg8(4),
      R => '0'
    );
\obj_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg8(5),
      R => '0'
    );
\obj_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg8(6),
      R => '0'
    );
\obj_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg8(7),
      R => '0'
    );
\obj_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg8(8),
      R => '0'
    );
\obj_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg8(9),
      R => '0'
    );
\obj_reg9[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(24),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \slv_reg2_reg[31]\(22),
      I4 => \obj_reg1[21]_i_2_n_0\,
      O => obj_reg90
    );
\obj_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg9(0),
      R => '0'
    );
\obj_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg9(10),
      R => '0'
    );
\obj_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg9(11),
      R => '0'
    );
\obj_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg9(12),
      R => '0'
    );
\obj_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg9(13),
      R => '0'
    );
\obj_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg9(14),
      R => '0'
    );
\obj_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg9(15),
      R => '0'
    );
\obj_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg9(16),
      R => '0'
    );
\obj_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg9(17),
      R => '0'
    );
\obj_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg9(18),
      R => '0'
    );
\obj_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg9(19),
      R => '0'
    );
\obj_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg9(1),
      R => '0'
    );
\obj_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg9(20),
      R => '0'
    );
\obj_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(31),
      Q => obj_reg9(21),
      R => '0'
    );
\obj_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg9(2),
      R => '0'
    );
\obj_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg9(3),
      R => '0'
    );
\obj_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg9(4),
      R => '0'
    );
\obj_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg9(5),
      R => '0'
    );
\obj_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg9(6),
      R => '0'
    );
\obj_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg9(7),
      R => '0'
    );
\obj_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg9(8),
      R => '0'
    );
\obj_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg9(9),
      R => '0'
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address3031_out(4),
      I1 => address3031_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_79_n_0\,
      I3 => address3031_out(3),
      I4 => address3031_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_78_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_155_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_75_n_0\,
      I1 => \_rgb_pixel[0]_i_76_n_0\,
      I2 => address3031_out(5),
      I3 => address3031_out(3),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_78_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_79_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_23_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_155_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_38_n_0\,
      I2 => address3031_out(3),
      I3 => address3031_out(1),
      I4 => address3031_out(0),
      I5 => \_rgb_pixel[0]_i_156_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_75_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address3b_0(5),
      I1 => address3b_0(3),
      I2 => address3b_0(4),
      I3 => address3b_0(1),
      I4 => address3b_0(2),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_78_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118080EAEA"
    )
        port map (
      I0 => address3b_0(3),
      I1 => address3b_0(2),
      I2 => address3b_0(1),
      I3 => address3b_0(0),
      I4 => address3b_0(5),
      I5 => address3b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_79_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address1b_0(2),
      I1 => address1b_0(1),
      I2 => address1b_0(4),
      I3 => address1b_0(5),
      I4 => address1b_0(3),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_120_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_170_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_120_n_0\,
      I2 => address1039_out(1),
      I3 => address1039_out(3),
      I4 => \p_0_out_inferred__0/_rgb_pixel[10]_i_173_n_0\,
      I5 => \_rgb_pixel[10]_i_172_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_121_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address1039_out(4),
      I1 => address1039_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_63_n_0\,
      I3 => address1039_out(3),
      I4 => address1039_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_55_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_122_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_47_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_54_n_0\,
      I2 => address1039_out(5),
      I3 => address1039_out(4),
      I4 => address1039_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_55_n_0\,
      O => \_rgb_pixel_reg[9]_5\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_56_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_57_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_58_n_0\,
      I3 => address1039_out(1),
      I4 => address1039_out(2),
      I5 => \_rgb_pixel[10]_i_59_n_0\,
      O => \^_rgb_pixel_reg[10]_4\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address1b_0(0),
      I1 => address1b_0(1),
      I2 => address1b_0(2),
      I3 => address1b_0(3),
      I4 => address1b_0(4),
      I5 => address1b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_173_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_62_n_0\,
      I1 => \_rgb_pixel[10]_i_52_n_0\,
      I2 => address1039_out(5),
      I3 => address1039_out(3),
      I4 => \p_0_out_inferred__0/_rgb_pixel[10]_i_55_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_63_n_0\,
      O => \_rgb_pixel_reg[0]_15\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_63_n_0\,
      I1 => address1039_out(4),
      I2 => address1039_out(2),
      I3 => address1039_out(3),
      I4 => address1039_out(0),
      I5 => address1039_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_20_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address1039_out(4),
      I1 => address1039_out(0),
      I2 => address1039_out(1),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_63_n_0\,
      I4 => address1039_out(2),
      I5 => address1039_out(3),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_21_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address1039_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_20_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_21_n_0\,
      I3 => \^_rgb_pixel_reg[10]_4\,
      I4 => address1039_out(5),
      O => \_rgb_pixel_reg[10]_3\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_120_n_0\,
      I1 => address1039_out(5),
      I2 => address1039_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_121_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_54_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address1b_0(3),
      I1 => address1b_0(5),
      I2 => address1b_0(4),
      I3 => address1b_0(1),
      I4 => address1b_0(2),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_55_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address1b_0(2),
      I1 => address1b_0(1),
      I2 => address1b_0(5),
      I3 => address1b_0(3),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_56_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address1b_0(2),
      I1 => address1b_0(1),
      I2 => address1b_0(3),
      I3 => address1b_0(5),
      I4 => address1b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_57_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address1b_0(0),
      I1 => address1b_0(2),
      I2 => address1b_0(1),
      I3 => address1b_0(5),
      I4 => address1b_0(3),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_58_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_122_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_54_n_0\,
      I2 => address1039_out(3),
      I3 => address1039_out(0),
      I4 => address1039_out(1),
      I5 => \_rgb_pixel[10]_i_119_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_62_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address1b_0(3),
      I1 => address1b_0(2),
      I2 => address1b_0(0),
      I3 => address1b_0(1),
      I4 => address1b_0(5),
      I5 => address1b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_63_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address3031_out(3),
      I1 => address3031_out(2),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_19_n_0\,
      I3 => address3031_out(5),
      I4 => address3031_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[11]_i_99_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_101_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address1b_0(4),
      I1 => address1b_0(5),
      I2 => address1b_0(3),
      I3 => address1b_0(1),
      I4 => address1b_0(2),
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_17_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address1039_out(3),
      I1 => address1039_out(2),
      I2 => \^_rgb_pixel_reg[10]_4\,
      I3 => address1039_out(5),
      I4 => address1039_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[11]_i_17_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_19_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address3031_out(5),
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_17_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[11]_i_99_n_0\,
      I3 => \_rgb_pixel[11]_i_100_n_0\,
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_18_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[11]_i_101_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_54_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address1039_out(5),
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_20_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[11]_i_17_n_0\,
      I3 => \_rgb_pixel[11]_i_18_n_0\,
      I4 => \p_0_out_inferred__0/_rgb_pixel[10]_i_21_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[11]_i_19_n_0\,
      O => \_rgb_pixel_reg[11]_3\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address3b_0(4),
      I1 => address3b_0(3),
      I2 => address3b_0(5),
      I3 => address3b_0(1),
      I4 => address3b_0(2),
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_99_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_79_n_0\,
      I1 => address3031_out(4),
      I2 => address3031_out(2),
      I3 => address3031_out(3),
      I4 => address3031_out(0),
      I5 => address3031_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_17_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address3031_out(4),
      I1 => address3031_out(0),
      I2 => address3031_out(1),
      I3 => \p_0_out_inferred__0/_rgb_pixel[0]_i_79_n_0\,
      I4 => address3031_out(2),
      I5 => address3031_out(3),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_18_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFFFDDCCFDFF"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_40_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_41_n_0\,
      I2 => \_rgb_pixel[6]_i_42_n_0\,
      I3 => address3031_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_43_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[6]_i_44_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_19_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address3b_0(2),
      I1 => address3b_0(1),
      I2 => address3b_0(5),
      I3 => address3b_0(3),
      I4 => address3b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_41_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address3b_0(0),
      I1 => address3b_0(2),
      I2 => address3b_0(1),
      I3 => address3b_0(3),
      I4 => address3b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_43_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address3b_0(2),
      I1 => address3b_0(1),
      I2 => address3b_0(3),
      I3 => address3b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_44_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address3031_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_17_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_18_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel[6]_i_19_n_0\,
      I4 => address3031_out(5),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_7_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_37_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_38_n_0\,
      I2 => address3031_out(5),
      I3 => address3031_out(4),
      I4 => address3031_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_78_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_20_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_41_n_0\,
      I1 => address3031_out(5),
      I2 => address3031_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[9]_i_42_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_38_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF0F7"
    )
        port map (
      I0 => address3b_0(2),
      I1 => address3b_0(1),
      I2 => address3b_0(4),
      I3 => address3b_0(3),
      I4 => address3b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_41_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_45_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_41_n_0\,
      I2 => address3031_out(1),
      I3 => address3031_out(3),
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_46_n_0\,
      I5 => \_rgb_pixel[9]_i_47_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_42_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address3b_0(1),
      I1 => address3b_0(0),
      I2 => address3b_0(2),
      I3 => address3b_0(3),
      I4 => address3b_0(4),
      I5 => address3b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_46_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address5023_out(4),
      I1 => address5023_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_74_n_0\,
      I3 => address5023_out(3),
      I4 => address5023_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_73_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_151_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_199_n_0\,
      I1 => address5023_out(5),
      I2 => address5023_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[0]_i_200_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_152_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_199\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF0F7"
    )
        port map (
      I0 => address5b_0(2),
      I1 => address5b_0(1),
      I2 => address5b_0(4),
      I3 => address5b_0(3),
      I4 => address5b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_199_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_227_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[0]_i_199_n_0\,
      I2 => address5023_out(1),
      I3 => address5023_out(3),
      I4 => \p_0_out_inferred__1/_rgb_pixel[0]_i_230_n_0\,
      I5 => \_rgb_pixel[0]_i_229_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_200_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_72_n_0\,
      I1 => \_rgb_pixel[0]_i_67_n_0\,
      I2 => address5023_out(5),
      I3 => address5023_out(3),
      I4 => \p_0_out_inferred__1/_rgb_pixel[0]_i_73_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_74_n_0\,
      O => \^_rgb_pixel_reg[0]_11\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address5b_0(1),
      I1 => address5b_0(0),
      I2 => address5b_0(2),
      I3 => address5b_0(3),
      I4 => address5b_0(4),
      I5 => address5b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_230_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_151_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[0]_i_152_n_0\,
      I2 => address5023_out(3),
      I3 => address5023_out(1),
      I4 => address5023_out(0),
      I5 => \_rgb_pixel[0]_i_142_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_72_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address5b_0(5),
      I1 => address5b_0(3),
      I2 => address5b_0(4),
      I3 => address5b_0(1),
      I4 => address5b_0(2),
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_73_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118080EAEA"
    )
        port map (
      I0 => address5b_0(3),
      I1 => address5b_0(2),
      I2 => address5b_0(1),
      I3 => address5b_0(0),
      I4 => address5b_0(5),
      I5 => address5b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_74_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_206_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[0]_i_152_n_0\,
      I2 => address5023_out(5),
      I3 => address5023_out(4),
      I4 => address5023_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_73_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_143_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_238\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address8011_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_356_n_0\,
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_357_n_0\,
      I3 => \^_rgb_pixel_reg[2]_13\,
      I4 => address8011_out(5),
      O => \_rgb_pixel_reg[5]_23\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address8011_out(5),
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_356_n_0\,
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_358_n_0\,
      I3 => \_rgb_pixel[10]_i_359_n_0\,
      I4 => \p_0_out_inferred__1/_rgb_pixel[10]_i_357_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_360_n_0\,
      O => \_rgb_pixel_reg[5]_22\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_361_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_362_n_0\,
      I2 => address8011_out(5),
      I3 => address8011_out(4),
      I4 => address8011_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_364_n_0\,
      O => \_rgb_pixel_reg[5]_21\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_365_n_0\,
      I1 => \_rgb_pixel[10]_i_366_n_0\,
      I2 => address8011_out(5),
      I3 => address8011_out(3),
      I4 => \p_0_out_inferred__1/_rgb_pixel[10]_i_364_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_367_n_0\,
      O => \_rgb_pixel_reg[0]_16\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => address8011_out(4),
      I1 => address8011_out(5),
      I2 => \^_rgb_pixel_reg[2]_13\,
      O => \_rgb_pixel_reg[5]_24\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_367_n_0\,
      I1 => address8011_out(4),
      I2 => address8011_out(2),
      I3 => address8011_out(3),
      I4 => address8011_out(0),
      I5 => address8011_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_356_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address8011_out(4),
      I1 => address8011_out(0),
      I2 => address8011_out(1),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_367_n_0\,
      I4 => address8011_out(2),
      I5 => address8011_out(3),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_357_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_358\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address8b_0(4),
      I1 => address8b_0(3),
      I2 => address8b_0(5),
      I3 => address8b_0(1),
      I4 => address8b_0(2),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_358_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700FF00F0000000"
    )
        port map (
      I0 => address8011_out(3),
      I1 => address8011_out(2),
      I2 => \^_rgb_pixel_reg[2]_13\,
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_358_n_0\,
      I4 => address8011_out(4),
      I5 => address8011_out(5),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_360_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_533_n_0\,
      I1 => address8011_out(5),
      I2 => address8011_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_534_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_362_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_364\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address8b_0(5),
      I1 => address8b_0(3),
      I2 => address8b_0(4),
      I3 => address8b_0(1),
      I4 => address8b_0(2),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_364_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_539_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_362_n_0\,
      I2 => address8011_out(3),
      I3 => address8011_out(1),
      I4 => address8011_out(0),
      I5 => \_rgb_pixel[10]_i_540_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_365_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118080EAEA"
    )
        port map (
      I0 => address8b_0(3),
      I1 => address8b_0(2),
      I2 => address8b_0(1),
      I3 => address8b_0(0),
      I4 => address8b_0(5),
      I5 => address8b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_367_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_533\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF0F7"
    )
        port map (
      I0 => address8b_0(2),
      I1 => address8b_0(1),
      I2 => address8b_0(4),
      I3 => address8b_0(3),
      I4 => address8b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_533_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_578_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_533_n_0\,
      I2 => address8011_out(1),
      I3 => address8011_out(3),
      I4 => \p_0_out_inferred__1/_rgb_pixel[10]_i_579_n_0\,
      I5 => \_rgb_pixel[10]_i_580_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_534_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address8011_out(4),
      I1 => address8011_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_367_n_0\,
      I3 => address8011_out(3),
      I4 => address8011_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_364_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_539_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address8b_0(1),
      I1 => address8b_0(0),
      I2 => address8b_0(2),
      I3 => address8b_0(3),
      I4 => address8b_0(4),
      I5 => address8b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_579_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFFFDDCCFDFF"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_24_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[2]_i_25_n_0\,
      I2 => \p_0_out_inferred__1/_rgb_pixel[2]_i_26_n_0\,
      I3 => address5023_out(2),
      I4 => \p_0_out_inferred__1/_rgb_pixel[2]_i_27_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[2]_i_28_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_12_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address5b_0(2),
      I1 => address5b_0(1),
      I2 => address5b_0(5),
      I3 => address5b_0(3),
      I4 => address5b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_25_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => address5023_out(3),
      I1 => address5023_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_26_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address5b_0(0),
      I1 => address5b_0(2),
      I2 => address5b_0(1),
      I3 => address5b_0(3),
      I4 => address5b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_27_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address5b_0(2),
      I1 => address5b_0(1),
      I2 => address5b_0(3),
      I3 => address5b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_28_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFFFDDCCFDFF"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_78_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[2]_i_85_n_0\,
      I2 => \_rgb_pixel[2]_i_80_n_0\,
      I3 => address8011_out(2),
      I4 => \p_0_out_inferred__1/_rgb_pixel[2]_i_86_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[2]_i_87_n_0\,
      O => \^_rgb_pixel_reg[2]_13\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address8b_0(2),
      I1 => address8b_0(1),
      I2 => address8b_0(5),
      I3 => address8b_0(3),
      I4 => address8b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_85_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address8b_0(0),
      I1 => address8b_0(2),
      I2 => address8b_0(1),
      I3 => address8b_0(3),
      I4 => address8b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_86_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address8b_0(2),
      I1 => address8b_0(1),
      I2 => address8b_0(3),
      I3 => address8b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_87_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address5023_out(5),
      I1 => \p_0_out_inferred__1/_rgb_pixel[7]_i_23_n_0\,
      I2 => \p_0_out_inferred__1/_rgb_pixel[7]_i_24_n_0\,
      I3 => \_rgb_pixel[7]_i_18_n_0\,
      I4 => \p_0_out_inferred__1/_rgb_pixel[7]_i_25_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[7]_i_26_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_12_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address5023_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[7]_i_23_n_0\,
      I2 => \p_0_out_inferred__1/_rgb_pixel[7]_i_25_n_0\,
      I3 => \p_0_out_inferred__1/_rgb_pixel[2]_i_12_n_0\,
      I4 => address5023_out(5),
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_22_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_74_n_0\,
      I1 => address5023_out(4),
      I2 => address5023_out(2),
      I3 => address5023_out(3),
      I4 => address5023_out(0),
      I5 => address5023_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_23_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address5b_0(4),
      I1 => address5b_0(3),
      I2 => address5b_0(5),
      I3 => address5b_0(1),
      I4 => address5b_0(2),
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_24_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address5023_out(4),
      I1 => address5023_out(0),
      I2 => address5023_out(1),
      I3 => \p_0_out_inferred__1/_rgb_pixel[0]_i_74_n_0\,
      I4 => address5023_out(2),
      I5 => address5023_out(3),
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_25_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address5023_out(3),
      I1 => address5023_out(2),
      I2 => \p_0_out_inferred__1/_rgb_pixel[2]_i_12_n_0\,
      I3 => address5023_out(5),
      I4 => address5023_out(4),
      I5 => \p_0_out_inferred__1/_rgb_pixel[7]_i_24_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_26_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address4027_out(4),
      I1 => address4027_out(5),
      I2 => \p_0_out_inferred__10/_rgb_pixel[0]_i_59_n_0\,
      I3 => address4027_out(3),
      I4 => address4027_out(2),
      I5 => \p_0_out_inferred__10/_rgb_pixel[0]_i_58_n_0\,
      O => \p_0_out_inferred__10/_rgb_pixel[0]_i_129_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__10/_rgb_pixel[0]_i_174_n_0\,
      I1 => address4027_out(5),
      I2 => address4027_out(4),
      I3 => \p_0_out_inferred__10/_rgb_pixel[0]_i_175_n_0\,
      O => \p_0_out_inferred__10/_rgb_pixel[0]_i_130_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address4b_0(4),
      I1 => address4b_0(5),
      I2 => address4b_0(3),
      I3 => address4b_0(1),
      I4 => address4b_0(2),
      O => \p_0_out_inferred__10/_rgb_pixel[0]_i_133_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address4027_out(3),
      I1 => address4027_out(2),
      I2 => \^_rgb_pixel_reg[4]_14\,
      I3 => address4027_out(5),
      I4 => address4027_out(4),
      I5 => \p_0_out_inferred__10/_rgb_pixel[0]_i_133_n_0\,
      O => \p_0_out_inferred__10/_rgb_pixel[0]_i_134_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__10/_rgb_pixel[0]_i_57_n_0\,
      I1 => \_rgb_pixel[0]_i_50_n_0\,
      I2 => address4027_out(5),
      I3 => address4027_out(3),
      I4 => \p_0_out_inferred__10/_rgb_pixel[0]_i_58_n_0\,
      I5 => \p_0_out_inferred__10/_rgb_pixel[0]_i_59_n_0\,
      O => \_rgb_pixel_reg[0]_27\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address4b_0(2),
      I1 => address4b_0(1),
      I2 => address4b_0(4),
      I3 => address4b_0(5),
      I4 => address4b_0(3),
      O => \p_0_out_inferred__10/_rgb_pixel[0]_i_174_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_219_n_0\,
      I1 => \p_0_out_inferred__10/_rgb_pixel[0]_i_174_n_0\,
      I2 => address4027_out(1),
      I3 => address4027_out(3),
      I4 => \p_0_out_inferred__10/_rgb_pixel[0]_i_222_n_0\,
      I5 => \_rgb_pixel[0]_i_221_n_0\,
      O => \p_0_out_inferred__10/_rgb_pixel[0]_i_175_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address4b_0(0),
      I1 => address4b_0(1),
      I2 => address4b_0(2),
      I3 => address4b_0(3),
      I4 => address4b_0(4),
      I5 => address4b_0(5),
      O => \p_0_out_inferred__10/_rgb_pixel[0]_i_222_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__10/_rgb_pixel[0]_i_129_n_0\,
      I1 => \p_0_out_inferred__10/_rgb_pixel[0]_i_130_n_0\,
      I2 => address4027_out(3),
      I3 => address4027_out(0),
      I4 => address4027_out(1),
      I5 => \_rgb_pixel[0]_i_118_n_0\,
      O => \p_0_out_inferred__10/_rgb_pixel[0]_i_57_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address4b_0(3),
      I1 => address4b_0(5),
      I2 => address4b_0(4),
      I3 => address4b_0(1),
      I4 => address4b_0(2),
      O => \p_0_out_inferred__10/_rgb_pixel[0]_i_58_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address4b_0(3),
      I1 => address4b_0(2),
      I2 => address4b_0(0),
      I3 => address4b_0(1),
      I4 => address4b_0(5),
      I5 => address4b_0(4),
      O => \p_0_out_inferred__10/_rgb_pixel[0]_i_59_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address4027_out(5),
      I1 => \p_0_out_inferred__10/_rgb_pixel[6]_i_36_n_0\,
      I2 => \p_0_out_inferred__10/_rgb_pixel[0]_i_133_n_0\,
      I3 => \_rgb_pixel[0]_i_126_n_0\,
      I4 => \p_0_out_inferred__10/_rgb_pixel[6]_i_37_n_0\,
      I5 => \p_0_out_inferred__10/_rgb_pixel[0]_i_134_n_0\,
      O => \_rgb_pixel_reg[0]_28\
    );
\p_0_out_inferred__10/_rgb_pixel[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_128_n_0\,
      I1 => \p_0_out_inferred__10/_rgb_pixel[0]_i_130_n_0\,
      I2 => address4027_out(5),
      I3 => address4027_out(4),
      I4 => address4027_out(2),
      I5 => \p_0_out_inferred__10/_rgb_pixel[0]_i_58_n_0\,
      O => \_rgb_pixel_reg[0]_29\
    );
\p_0_out_inferred__10/_rgb_pixel[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address4027_out(4),
      I1 => \p_0_out_inferred__10/_rgb_pixel[6]_i_36_n_0\,
      I2 => \p_0_out_inferred__10/_rgb_pixel[6]_i_37_n_0\,
      I3 => \^_rgb_pixel_reg[4]_14\,
      I4 => address4027_out(5),
      O => \_rgb_pixel_reg[4]_13\
    );
\p_0_out_inferred__10/_rgb_pixel[6]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__10/_rgb_pixel[0]_i_59_n_0\,
      I1 => address4027_out(4),
      I2 => address4027_out(2),
      I3 => address4027_out(3),
      I4 => address4027_out(0),
      I5 => address4027_out(1),
      O => \p_0_out_inferred__10/_rgb_pixel[6]_i_36_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[6]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address4027_out(4),
      I1 => address4027_out(0),
      I2 => address4027_out(1),
      I3 => \p_0_out_inferred__10/_rgb_pixel[0]_i_59_n_0\,
      I4 => address4027_out(2),
      I5 => address4027_out(3),
      O => \p_0_out_inferred__10/_rgb_pixel[6]_i_37_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__10/_rgb_pixel[8]_i_39_n_0\,
      I1 => \p_0_out_inferred__10/_rgb_pixel[8]_i_40_n_0\,
      I2 => \p_0_out_inferred__10/_rgb_pixel[8]_i_41_n_0\,
      I3 => address4027_out(1),
      I4 => address4027_out(2),
      I5 => \_rgb_pixel[8]_i_38_n_0\,
      O => \^_rgb_pixel_reg[4]_14\
    );
\p_0_out_inferred__10/_rgb_pixel[8]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address4b_0(2),
      I1 => address4b_0(1),
      I2 => address4b_0(5),
      I3 => address4b_0(3),
      O => \p_0_out_inferred__10/_rgb_pixel[8]_i_39_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address4b_0(2),
      I1 => address4b_0(1),
      I2 => address4b_0(3),
      I3 => address4b_0(5),
      I4 => address4b_0(4),
      O => \p_0_out_inferred__10/_rgb_pixel[8]_i_40_n_0\
    );
\p_0_out_inferred__10/_rgb_pixel[8]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address4b_0(0),
      I1 => address4b_0(2),
      I2 => address4b_0(1),
      I3 => address4b_0(5),
      I4 => address4b_0(3),
      O => \p_0_out_inferred__10/_rgb_pixel[8]_i_41_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address4027_out(4),
      I1 => address4027_out(5),
      I2 => \p_0_out_inferred__11/_rgb_pixel[0]_i_53_n_0\,
      I3 => address4027_out(3),
      I4 => address4027_out(2),
      I5 => \p_0_out_inferred__11/_rgb_pixel[0]_i_52_n_0\,
      O => \p_0_out_inferred__11/_rgb_pixel[0]_i_116_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__11/_rgb_pixel[0]_i_166_n_0\,
      I1 => address4027_out(5),
      I2 => address4027_out(4),
      I3 => \p_0_out_inferred__11/_rgb_pixel[0]_i_167_n_0\,
      O => \p_0_out_inferred__11/_rgb_pixel[0]_i_117_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address4025_out(4),
      I1 => address4025_out(5),
      I2 => address4025_out(3),
      I3 => address4025_out(1),
      I4 => address4025_out(2),
      O => \p_0_out_inferred__11/_rgb_pixel[0]_i_125_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address4027_out(3),
      I1 => address4027_out(2),
      I2 => \^_rgb_pixel_reg[4]_16\,
      I3 => address4027_out(5),
      I4 => address4027_out(4),
      I5 => \p_0_out_inferred__11/_rgb_pixel[0]_i_125_n_0\,
      O => \p_0_out_inferred__11/_rgb_pixel[0]_i_127_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__11/_rgb_pixel[0]_i_49_n_0\,
      I1 => \_rgb_pixel[0]_i_50_n_0\,
      I2 => address4027_out(5),
      I3 => address4027_out(3),
      I4 => \p_0_out_inferred__11/_rgb_pixel[0]_i_52_n_0\,
      I5 => \p_0_out_inferred__11/_rgb_pixel[0]_i_53_n_0\,
      O => \_rgb_pixel_reg[0]_30\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_166\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address4025_out(2),
      I1 => address4025_out(1),
      I2 => address4025_out(4),
      I3 => address4025_out(5),
      I4 => address4025_out(3),
      O => \p_0_out_inferred__11/_rgb_pixel[0]_i_166_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_219_n_0\,
      I1 => \p_0_out_inferred__11/_rgb_pixel[0]_i_166_n_0\,
      I2 => address4027_out(1),
      I3 => address4027_out(3),
      I4 => \p_0_out_inferred__11/_rgb_pixel[0]_i_220_n_0\,
      I5 => \_rgb_pixel[0]_i_221_n_0\,
      O => \p_0_out_inferred__11/_rgb_pixel[0]_i_167_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address4025_out(0),
      I1 => address4025_out(1),
      I2 => address4025_out(2),
      I3 => address4025_out(3),
      I4 => address4025_out(4),
      I5 => address4025_out(5),
      O => \p_0_out_inferred__11/_rgb_pixel[0]_i_220_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__11/_rgb_pixel[0]_i_116_n_0\,
      I1 => \p_0_out_inferred__11/_rgb_pixel[0]_i_117_n_0\,
      I2 => address4027_out(3),
      I3 => address4027_out(0),
      I4 => address4027_out(1),
      I5 => \_rgb_pixel[0]_i_118_n_0\,
      O => \p_0_out_inferred__11/_rgb_pixel[0]_i_49_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address4025_out(3),
      I1 => address4025_out(5),
      I2 => address4025_out(4),
      I3 => address4025_out(1),
      I4 => address4025_out(2),
      O => \p_0_out_inferred__11/_rgb_pixel[0]_i_52_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address4025_out(3),
      I1 => address4025_out(2),
      I2 => address4025_out(0),
      I3 => address4025_out(1),
      I4 => address4025_out(5),
      I5 => address4025_out(4),
      O => \p_0_out_inferred__11/_rgb_pixel[0]_i_53_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address4027_out(5),
      I1 => \p_0_out_inferred__11/_rgb_pixel[6]_i_34_n_0\,
      I2 => \p_0_out_inferred__11/_rgb_pixel[0]_i_125_n_0\,
      I3 => \_rgb_pixel[0]_i_126_n_0\,
      I4 => \p_0_out_inferred__11/_rgb_pixel[6]_i_35_n_0\,
      I5 => \p_0_out_inferred__11/_rgb_pixel[0]_i_127_n_0\,
      O => \^_rgb_pixel_reg[0]_6\
    );
\p_0_out_inferred__11/_rgb_pixel[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_128_n_0\,
      I1 => \p_0_out_inferred__11/_rgb_pixel[0]_i_117_n_0\,
      I2 => address4027_out(5),
      I3 => address4027_out(4),
      I4 => address4027_out(2),
      I5 => \p_0_out_inferred__11/_rgb_pixel[0]_i_52_n_0\,
      O => \_rgb_pixel_reg[0]_31\
    );
\p_0_out_inferred__11/_rgb_pixel[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address4027_out(4),
      I1 => \p_0_out_inferred__11/_rgb_pixel[6]_i_34_n_0\,
      I2 => \p_0_out_inferred__11/_rgb_pixel[6]_i_35_n_0\,
      I3 => \^_rgb_pixel_reg[4]_16\,
      I4 => address4027_out(5),
      O => \_rgb_pixel_reg[4]_15\
    );
\p_0_out_inferred__11/_rgb_pixel[6]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__11/_rgb_pixel[0]_i_53_n_0\,
      I1 => address4027_out(4),
      I2 => address4027_out(2),
      I3 => address4027_out(3),
      I4 => address4027_out(0),
      I5 => address4027_out(1),
      O => \p_0_out_inferred__11/_rgb_pixel[6]_i_34_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[6]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address4027_out(4),
      I1 => address4027_out(0),
      I2 => address4027_out(1),
      I3 => \p_0_out_inferred__11/_rgb_pixel[0]_i_53_n_0\,
      I4 => address4027_out(2),
      I5 => address4027_out(3),
      O => \p_0_out_inferred__11/_rgb_pixel[6]_i_35_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__11/_rgb_pixel[8]_i_35_n_0\,
      I1 => \p_0_out_inferred__11/_rgb_pixel[8]_i_36_n_0\,
      I2 => \p_0_out_inferred__11/_rgb_pixel[8]_i_37_n_0\,
      I3 => address4027_out(1),
      I4 => address4027_out(2),
      I5 => \_rgb_pixel[8]_i_38_n_0\,
      O => \^_rgb_pixel_reg[4]_16\
    );
\p_0_out_inferred__11/_rgb_pixel[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address4025_out(2),
      I1 => address4025_out(1),
      I2 => address4025_out(5),
      I3 => address4025_out(3),
      O => \p_0_out_inferred__11/_rgb_pixel[8]_i_35_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[8]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address4025_out(2),
      I1 => address4025_out(1),
      I2 => address4025_out(3),
      I3 => address4025_out(5),
      I4 => address4025_out(4),
      O => \p_0_out_inferred__11/_rgb_pixel[8]_i_36_n_0\
    );
\p_0_out_inferred__11/_rgb_pixel[8]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address4025_out(0),
      I1 => address4025_out(2),
      I2 => address4025_out(1),
      I3 => address4025_out(5),
      I4 => address4025_out(3),
      O => \p_0_out_inferred__11/_rgb_pixel[8]_i_37_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address2035_out(4),
      I1 => address2035_out(5),
      I2 => \p_0_out_inferred__12/_rgb_pixel[0]_i_26_n_0\,
      I3 => address2035_out(3),
      I4 => address2035_out(2),
      I5 => \p_0_out_inferred__12/_rgb_pixel[9]_i_6_n_0\,
      O => \p_0_out_inferred__12/_rgb_pixel[0]_i_25_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address2b_0(3),
      I1 => address2b_0(2),
      I2 => address2b_0(0),
      I3 => address2b_0(1),
      I4 => address2b_0(5),
      I5 => address2b_0(4),
      O => \p_0_out_inferred__12/_rgb_pixel[0]_i_26_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__12/_rgb_pixel[0]_i_25_n_0\,
      I1 => \p_0_out_inferred__12/_rgb_pixel[9]_i_4_n_0\,
      I2 => address2035_out(3),
      I3 => address2035_out(0),
      I4 => address2035_out(1),
      I5 => \_rgb_pixel[9]_i_5_n_0\,
      O => \_rgb_pixel_reg[0]_32\
    );
\p_0_out_inferred__12/_rgb_pixel[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00000000000000"
    )
        port map (
      I0 => \p_0_out_inferred__12/_rgb_pixel[0]_i_26_n_0\,
      I1 => \p_0_out_inferred__12/_rgb_pixel[9]_i_6_n_0\,
      I2 => address2035_out(3),
      I3 => address2035_out(5),
      I4 => address2035_out(2),
      I5 => address2035_out(4),
      O => \_rgb_pixel_reg[0]_33\
    );
\p_0_out_inferred__12/_rgb_pixel[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address2035_out(5),
      I1 => \p_0_out_inferred__12/_rgb_pixel[11]_i_29_n_0\,
      I2 => \p_0_out_inferred__12/_rgb_pixel[11]_i_30_n_0\,
      I3 => \_rgb_pixel[11]_i_26_n_0\,
      I4 => \p_0_out_inferred__12/_rgb_pixel[11]_i_31_n_0\,
      I5 => \p_0_out_inferred__12/_rgb_pixel[11]_i_32_n_0\,
      O => \_rgb_pixel_reg[11]_4\
    );
\p_0_out_inferred__12/_rgb_pixel[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__12/_rgb_pixel[0]_i_26_n_0\,
      I1 => address2035_out(4),
      I2 => address2035_out(2),
      I3 => address2035_out(3),
      I4 => address2035_out(0),
      I5 => address2035_out(1),
      O => \p_0_out_inferred__12/_rgb_pixel[11]_i_29_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[11]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address2b_0(4),
      I1 => address2b_0(5),
      I2 => address2b_0(3),
      I3 => address2b_0(1),
      I4 => address2b_0(2),
      O => \p_0_out_inferred__12/_rgb_pixel[11]_i_30_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address2035_out(4),
      I1 => address2035_out(0),
      I2 => address2035_out(1),
      I3 => \p_0_out_inferred__12/_rgb_pixel[0]_i_26_n_0\,
      I4 => address2035_out(2),
      I5 => address2035_out(3),
      O => \p_0_out_inferred__12/_rgb_pixel[11]_i_31_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address2035_out(3),
      I1 => address2035_out(2),
      I2 => \^_rgb_pixel_reg[8]_5\,
      I3 => address2035_out(5),
      I4 => address2035_out(4),
      I5 => \p_0_out_inferred__12/_rgb_pixel[11]_i_30_n_0\,
      O => \p_0_out_inferred__12/_rgb_pixel[11]_i_32_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address2035_out(4),
      I1 => \p_0_out_inferred__12/_rgb_pixel[11]_i_29_n_0\,
      I2 => \p_0_out_inferred__12/_rgb_pixel[11]_i_31_n_0\,
      I3 => \^_rgb_pixel_reg[8]_5\,
      I4 => address2035_out(5),
      O => \_rgb_pixel_reg[1]_5\
    );
\p_0_out_inferred__12/_rgb_pixel[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address2b_0(2),
      I1 => address2b_0(1),
      I2 => address2b_0(5),
      I3 => address2b_0(3),
      O => \p_0_out_inferred__12/_rgb_pixel[8]_i_17_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address2b_0(2),
      I1 => address2b_0(1),
      I2 => address2b_0(3),
      I3 => address2b_0(5),
      I4 => address2b_0(4),
      O => \p_0_out_inferred__12/_rgb_pixel[8]_i_18_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[8]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address2b_0(0),
      I1 => address2b_0(2),
      I2 => address2b_0(1),
      I3 => address2b_0(5),
      I4 => address2b_0(3),
      O => \p_0_out_inferred__12/_rgb_pixel[8]_i_19_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__12/_rgb_pixel[8]_i_17_n_0\,
      I1 => \p_0_out_inferred__12/_rgb_pixel[8]_i_18_n_0\,
      I2 => \p_0_out_inferred__12/_rgb_pixel[8]_i_19_n_0\,
      I3 => address2035_out(1),
      I4 => address2035_out(2),
      I5 => \_rgb_pixel[8]_i_20_n_0\,
      O => \^_rgb_pixel_reg[8]_5\
    );
\p_0_out_inferred__12/_rgb_pixel[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address2b_0(2),
      I1 => address2b_0(1),
      I2 => address2b_0(4),
      I3 => address2b_0(5),
      I4 => address2b_0(3),
      O => \p_0_out_inferred__12/_rgb_pixel[9]_i_11_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_22_n_0\,
      I1 => \p_0_out_inferred__12/_rgb_pixel[9]_i_11_n_0\,
      I2 => address2035_out(1),
      I3 => address2035_out(3),
      I4 => \p_0_out_inferred__12/_rgb_pixel[9]_i_23_n_0\,
      I5 => \_rgb_pixel[9]_i_24_n_0\,
      O => \p_0_out_inferred__12/_rgb_pixel[9]_i_12_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address2b_0(0),
      I1 => address2b_0(1),
      I2 => address2b_0(2),
      I3 => address2b_0(3),
      I4 => address2b_0(4),
      I5 => address2b_0(5),
      O => \p_0_out_inferred__12/_rgb_pixel[9]_i_23_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__12/_rgb_pixel[9]_i_11_n_0\,
      I1 => address2035_out(5),
      I2 => address2035_out(4),
      I3 => \p_0_out_inferred__12/_rgb_pixel[9]_i_12_n_0\,
      O => \p_0_out_inferred__12/_rgb_pixel[9]_i_4_n_0\
    );
\p_0_out_inferred__12/_rgb_pixel[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address2b_0(3),
      I1 => address2b_0(5),
      I2 => address2b_0(4),
      I3 => address2b_0(1),
      I4 => address2b_0(2),
      O => \p_0_out_inferred__12/_rgb_pixel[9]_i_6_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__13/_rgb_pixel[0]_i_27_n_0\,
      I1 => \_rgb_pixel[0]_i_28_n_0\,
      I2 => address2035_out(5),
      I3 => address2035_out(3),
      I4 => \p_0_out_inferred__13/_rgb_pixel[9]_i_16_n_0\,
      I5 => \p_0_out_inferred__13/_rgb_pixel[0]_i_29_n_0\,
      O => \_rgb_pixel_reg[0]_34\
    );
\p_0_out_inferred__13/_rgb_pixel[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__13/_rgb_pixel[0]_i_83_n_0\,
      I1 => \p_0_out_inferred__13/_rgb_pixel[9]_i_17_n_0\,
      I2 => address2035_out(3),
      I3 => address2035_out(0),
      I4 => address2035_out(1),
      I5 => \_rgb_pixel[9]_i_5_n_0\,
      O => \p_0_out_inferred__13/_rgb_pixel[0]_i_27_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address2033_out(3),
      I1 => address2033_out(2),
      I2 => address2033_out(0),
      I3 => address2033_out(1),
      I4 => address2033_out(5),
      I5 => address2033_out(4),
      O => \p_0_out_inferred__13/_rgb_pixel[0]_i_29_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address2035_out(4),
      I1 => address2035_out(5),
      I2 => \p_0_out_inferred__13/_rgb_pixel[0]_i_29_n_0\,
      I3 => address2035_out(3),
      I4 => address2035_out(2),
      I5 => \p_0_out_inferred__13/_rgb_pixel[9]_i_16_n_0\,
      O => \p_0_out_inferred__13/_rgb_pixel[0]_i_83_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__13/_rgb_pixel[0]_i_29_n_0\,
      I1 => address2035_out(4),
      I2 => address2035_out(2),
      I3 => address2035_out(3),
      I4 => address2035_out(0),
      I5 => address2035_out(1),
      O => \p_0_out_inferred__13/_rgb_pixel[11]_i_24_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[11]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address2033_out(4),
      I1 => address2033_out(5),
      I2 => address2033_out(3),
      I3 => address2033_out(1),
      I4 => address2033_out(2),
      O => \p_0_out_inferred__13/_rgb_pixel[11]_i_25_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address2035_out(4),
      I1 => address2035_out(0),
      I2 => address2035_out(1),
      I3 => \p_0_out_inferred__13/_rgb_pixel[0]_i_29_n_0\,
      I4 => address2035_out(2),
      I5 => address2035_out(3),
      O => \p_0_out_inferred__13/_rgb_pixel[11]_i_27_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address2035_out(3),
      I1 => address2035_out(2),
      I2 => \^_rgb_pixel_reg[8]_6\,
      I3 => address2035_out(5),
      I4 => address2035_out(4),
      I5 => \p_0_out_inferred__13/_rgb_pixel[11]_i_25_n_0\,
      O => \p_0_out_inferred__13/_rgb_pixel[11]_i_28_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address2035_out(5),
      I1 => \p_0_out_inferred__13/_rgb_pixel[11]_i_24_n_0\,
      I2 => \p_0_out_inferred__13/_rgb_pixel[11]_i_25_n_0\,
      I3 => \_rgb_pixel[11]_i_26_n_0\,
      I4 => \p_0_out_inferred__13/_rgb_pixel[11]_i_27_n_0\,
      I5 => \p_0_out_inferred__13/_rgb_pixel[11]_i_28_n_0\,
      O => \_rgb_pixel_reg[11]_5\
    );
\p_0_out_inferred__13/_rgb_pixel[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address2035_out(4),
      I1 => \p_0_out_inferred__13/_rgb_pixel[11]_i_24_n_0\,
      I2 => \p_0_out_inferred__13/_rgb_pixel[11]_i_27_n_0\,
      I3 => \^_rgb_pixel_reg[8]_6\,
      I4 => address2035_out(5),
      O => \_rgb_pixel_reg[1]_6\
    );
\p_0_out_inferred__13/_rgb_pixel[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address2033_out(2),
      I1 => address2033_out(1),
      I2 => address2033_out(5),
      I3 => address2033_out(3),
      O => \p_0_out_inferred__13/_rgb_pixel[8]_i_21_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address2033_out(2),
      I1 => address2033_out(1),
      I2 => address2033_out(3),
      I3 => address2033_out(5),
      I4 => address2033_out(4),
      O => \p_0_out_inferred__13/_rgb_pixel[8]_i_22_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address2033_out(0),
      I1 => address2033_out(2),
      I2 => address2033_out(1),
      I3 => address2033_out(5),
      I4 => address2033_out(3),
      O => \p_0_out_inferred__13/_rgb_pixel[8]_i_23_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__13/_rgb_pixel[8]_i_21_n_0\,
      I1 => \p_0_out_inferred__13/_rgb_pixel[8]_i_22_n_0\,
      I2 => \p_0_out_inferred__13/_rgb_pixel[8]_i_23_n_0\,
      I3 => address2035_out(1),
      I4 => address2035_out(2),
      I5 => \_rgb_pixel[8]_i_20_n_0\,
      O => \^_rgb_pixel_reg[8]_6\
    );
\p_0_out_inferred__13/_rgb_pixel[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address2033_out(3),
      I1 => address2033_out(5),
      I2 => address2033_out(4),
      I3 => address2033_out(1),
      I4 => address2033_out(2),
      O => \p_0_out_inferred__13/_rgb_pixel[9]_i_16_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__13/_rgb_pixel[9]_i_35_n_0\,
      I1 => address2035_out(5),
      I2 => address2035_out(4),
      I3 => \p_0_out_inferred__13/_rgb_pixel[9]_i_36_n_0\,
      O => \p_0_out_inferred__13/_rgb_pixel[9]_i_17_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[9]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address2033_out(2),
      I1 => address2033_out(1),
      I2 => address2033_out(4),
      I3 => address2033_out(5),
      I4 => address2033_out(3),
      O => \p_0_out_inferred__13/_rgb_pixel[9]_i_35_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[9]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_22_n_0\,
      I1 => \p_0_out_inferred__13/_rgb_pixel[9]_i_35_n_0\,
      I2 => address2035_out(1),
      I3 => address2035_out(3),
      I4 => \p_0_out_inferred__13/_rgb_pixel[9]_i_40_n_0\,
      I5 => \_rgb_pixel[9]_i_24_n_0\,
      O => \p_0_out_inferred__13/_rgb_pixel[9]_i_36_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[9]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address2033_out(0),
      I1 => address2033_out(1),
      I2 => address2033_out(2),
      I3 => address2033_out(3),
      I4 => address2033_out(4),
      I5 => address2033_out(5),
      O => \p_0_out_inferred__13/_rgb_pixel[9]_i_40_n_0\
    );
\p_0_out_inferred__13/_rgb_pixel[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8002"
    )
        port map (
      I0 => \p_0_out_inferred__13/_rgb_pixel[9]_i_16_n_0\,
      I1 => address2035_out(2),
      I2 => address2035_out(4),
      I3 => address2035_out(5),
      I4 => \p_0_out_inferred__13/_rgb_pixel[9]_i_17_n_0\,
      O => \p_0_out_inferred__13/_rgb_pixel[9]_i_8_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_190_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_145_n_0\,
      I2 => address6019_out(3),
      I3 => address6019_out(1),
      I4 => address6019_out(0),
      I5 => \_rgb_pixel[0]_i_189_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_139_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address6019_out(4),
      I1 => address6019_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[4]_i_14_n_0\,
      I3 => address6019_out(3),
      I4 => address6019_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_147_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_190_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_139_n_0\,
      I1 => \_rgb_pixel[0]_i_138_n_0\,
      I2 => address6019_out(5),
      I3 => address6019_out(3),
      I4 => \p_0_out_inferred__2/_rgb_pixel[10]_i_147_n_0\,
      I5 => \p_0_out_inferred__2/_rgb_pixel[4]_i_14_n_0\,
      O => \_rgb_pixel_reg[0]_35\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_144_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_145_n_0\,
      I2 => address6019_out(5),
      I3 => address6019_out(4),
      I4 => address6019_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_147_n_0\,
      O => \^_rgb_pixel_reg[10]_2\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_207_n_0\,
      I1 => address6019_out(5),
      I2 => address6019_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_208_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_145_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address6017_out(5),
      I1 => address6017_out(3),
      I2 => address6017_out(4),
      I3 => address6017_out(1),
      I4 => address6017_out(2),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_147_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_207\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF0F7"
    )
        port map (
      I0 => address6017_out(2),
      I1 => address6017_out(1),
      I2 => address6017_out(4),
      I3 => address6017_out(3),
      I4 => address6017_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_207_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_274_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_207_n_0\,
      I2 => address6019_out(1),
      I3 => address6019_out(3),
      I4 => \p_0_out_inferred__2/_rgb_pixel[10]_i_275_n_0\,
      I5 => \_rgb_pixel[10]_i_276_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_208_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_243\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address8011_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_368_n_0\,
      I2 => \p_0_out_inferred__2/_rgb_pixel[10]_i_369_n_0\,
      I3 => \^_rgb_pixel_reg[2]_14\,
      I4 => address8011_out(5),
      O => \^_rgb_pixel_reg[6]_7\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address8011_out(5),
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_368_n_0\,
      I2 => \p_0_out_inferred__2/_rgb_pixel[10]_i_370_n_0\,
      I3 => \_rgb_pixel[10]_i_359_n_0\,
      I4 => \p_0_out_inferred__2/_rgb_pixel[10]_i_369_n_0\,
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_371_n_0\,
      O => \_rgb_pixel_reg[7]_5\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_361_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_372_n_0\,
      I2 => address8011_out(5),
      I3 => address8011_out(4),
      I4 => address8011_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_373_n_0\,
      O => \^_rgb_pixel_reg[5]_12\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_374_n_0\,
      I1 => \_rgb_pixel[10]_i_366_n_0\,
      I2 => address8011_out(5),
      I3 => address8011_out(3),
      I4 => \p_0_out_inferred__2/_rgb_pixel[10]_i_373_n_0\,
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_375_n_0\,
      O => \_rgb_pixel_reg[0]_17\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_247\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => address8011_out(4),
      I1 => address8011_out(5),
      I2 => \^_rgb_pixel_reg[2]_14\,
      O => \_rgb_pixel_reg[5]_25\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address6017_out(1),
      I1 => address6017_out(0),
      I2 => address6017_out(2),
      I3 => address6017_out(3),
      I4 => address6017_out(4),
      I5 => address6017_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_275_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_375_n_0\,
      I1 => address8011_out(4),
      I2 => address8011_out(2),
      I3 => address8011_out(3),
      I4 => address8011_out(0),
      I5 => address8011_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_368_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address8011_out(4),
      I1 => address8011_out(0),
      I2 => address8011_out(1),
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_375_n_0\,
      I4 => address8011_out(2),
      I5 => address8011_out(3),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_369_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_370\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address809_out(4),
      I1 => address809_out(3),
      I2 => address809_out(5),
      I3 => address809_out(1),
      I4 => address809_out(2),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_370_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700FF00F0000000"
    )
        port map (
      I0 => address8011_out(3),
      I1 => address8011_out(2),
      I2 => \^_rgb_pixel_reg[2]_14\,
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_370_n_0\,
      I4 => address8011_out(4),
      I5 => address8011_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_371_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_372\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_543_n_0\,
      I1 => address8011_out(5),
      I2 => address8011_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_544_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_372_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_373\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address809_out(5),
      I1 => address809_out(3),
      I2 => address809_out(4),
      I3 => address809_out(1),
      I4 => address809_out(2),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_373_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_545_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_372_n_0\,
      I2 => address8011_out(3),
      I3 => address8011_out(1),
      I4 => address8011_out(0),
      I5 => \_rgb_pixel[10]_i_540_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_374_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118080EAEA"
    )
        port map (
      I0 => address809_out(3),
      I1 => address809_out(2),
      I2 => address809_out(1),
      I3 => address809_out(0),
      I4 => address809_out(5),
      I5 => address809_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_375_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_543\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF0F7"
    )
        port map (
      I0 => address809_out(2),
      I1 => address809_out(1),
      I2 => address809_out(4),
      I3 => address809_out(3),
      I4 => address809_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_543_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_578_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_543_n_0\,
      I2 => address8011_out(1),
      I3 => address8011_out(3),
      I4 => \p_0_out_inferred__2/_rgb_pixel[10]_i_587_n_0\,
      I5 => \_rgb_pixel[10]_i_580_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_544_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address8011_out(4),
      I1 => address8011_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[10]_i_375_n_0\,
      I3 => address8011_out(3),
      I4 => address8011_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_373_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_545_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address809_out(1),
      I1 => address809_out(0),
      I2 => address809_out(2),
      I3 => address809_out(3),
      I4 => address809_out(4),
      I5 => address809_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_587_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[11]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address6017_out(4),
      I1 => address6017_out(3),
      I2 => address6017_out(5),
      I3 => address6017_out(1),
      I4 => address6017_out(2),
      O => \p_0_out_inferred__2/_rgb_pixel[11]_i_125_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[11]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address6019_out(3),
      I1 => address6019_out(2),
      I2 => \^_rgb_pixel_reg[4]_17\,
      I3 => address6019_out(5),
      I4 => address6019_out(4),
      I5 => \p_0_out_inferred__2/_rgb_pixel[11]_i_125_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[11]_i_126_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[11]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address6019_out(5),
      I1 => \p_0_out_inferred__2/_rgb_pixel[4]_i_6_n_0\,
      I2 => \p_0_out_inferred__2/_rgb_pixel[11]_i_125_n_0\,
      I3 => \_rgb_pixel[11]_i_123_n_0\,
      I4 => \p_0_out_inferred__2/_rgb_pixel[4]_i_7_n_0\,
      I5 => \p_0_out_inferred__2/_rgb_pixel[11]_i_126_n_0\,
      O => \^_rgb_pixel_reg[11]_1\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFFFDDCCFDFF"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_78_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[2]_i_79_n_0\,
      I2 => \_rgb_pixel[2]_i_80_n_0\,
      I3 => address8011_out(2),
      I4 => \p_0_out_inferred__2/_rgb_pixel[2]_i_81_n_0\,
      I5 => \p_0_out_inferred__2/_rgb_pixel[2]_i_82_n_0\,
      O => \^_rgb_pixel_reg[2]_14\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address809_out(2),
      I1 => address809_out(1),
      I2 => address809_out(5),
      I3 => address809_out(3),
      I4 => address809_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_79_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address809_out(0),
      I1 => address809_out(2),
      I2 => address809_out(1),
      I3 => address809_out(3),
      I4 => address809_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_81_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address809_out(2),
      I1 => address809_out(1),
      I2 => address809_out(3),
      I3 => address809_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_82_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118080EAEA"
    )
        port map (
      I0 => address6017_out(3),
      I1 => address6017_out(2),
      I2 => address6017_out(1),
      I3 => address6017_out(0),
      I4 => address6017_out(5),
      I5 => address6017_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_14_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address6017_out(2),
      I1 => address6017_out(1),
      I2 => address6017_out(5),
      I3 => address6017_out(3),
      I4 => address6017_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_16_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address6017_out(0),
      I1 => address6017_out(2),
      I2 => address6017_out(1),
      I3 => address6017_out(3),
      I4 => address6017_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_18_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address6017_out(2),
      I1 => address6017_out(1),
      I2 => address6017_out(3),
      I3 => address6017_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_19_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address6019_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[4]_i_6_n_0\,
      I2 => \p_0_out_inferred__2/_rgb_pixel[4]_i_7_n_0\,
      I3 => \^_rgb_pixel_reg[4]_17\,
      I4 => address6019_out(5),
      O => \^_rgb_pixel_reg[4]_5\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[4]_i_14_n_0\,
      I1 => address6019_out(4),
      I2 => address6019_out(2),
      I3 => address6019_out(3),
      I4 => address6019_out(0),
      I5 => address6019_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_6_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address6019_out(4),
      I1 => address6019_out(0),
      I2 => address6019_out(1),
      I3 => \p_0_out_inferred__2/_rgb_pixel[4]_i_14_n_0\,
      I4 => address6019_out(2),
      I5 => address6019_out(3),
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_7_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFFFDDCCFDFF"
    )
        port map (
      I0 => \_rgb_pixel[4]_i_15_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[4]_i_16_n_0\,
      I2 => \_rgb_pixel[4]_i_17_n_0\,
      I3 => address6019_out(2),
      I4 => \p_0_out_inferred__2/_rgb_pixel[4]_i_18_n_0\,
      I5 => \p_0_out_inferred__2/_rgb_pixel[4]_i_19_n_0\,
      O => \^_rgb_pixel_reg[4]_17\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[0]_i_188_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[10]_i_149_n_0\,
      I2 => address6019_out(3),
      I3 => address6019_out(1),
      I4 => address6019_out(0),
      I5 => \_rgb_pixel[0]_i_189_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[0]_i_137_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address6019_out(4),
      I1 => address6019_out(5),
      I2 => \p_0_out_inferred__3/_rgb_pixel[4]_i_20_n_0\,
      I3 => address6019_out(3),
      I4 => address6019_out(2),
      I5 => \p_0_out_inferred__3/_rgb_pixel[10]_i_150_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[0]_i_188_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[0]_i_137_n_0\,
      I1 => \_rgb_pixel[0]_i_138_n_0\,
      I2 => address6019_out(5),
      I3 => address6019_out(3),
      I4 => \p_0_out_inferred__3/_rgb_pixel[10]_i_150_n_0\,
      I5 => \p_0_out_inferred__3/_rgb_pixel[4]_i_20_n_0\,
      O => \^_rgb_pixel_reg[0]_12\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_144_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[10]_i_149_n_0\,
      I2 => address6019_out(5),
      I3 => address6019_out(4),
      I4 => address6019_out(2),
      I5 => \p_0_out_inferred__3/_rgb_pixel[10]_i_150_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_105_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[10]_i_215_n_0\,
      I1 => address6019_out(5),
      I2 => address6019_out(4),
      I3 => \p_0_out_inferred__3/_rgb_pixel[10]_i_216_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_149_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address6b_0(5),
      I1 => address6b_0(3),
      I2 => address6b_0(4),
      I3 => address6b_0(1),
      I4 => address6b_0(2),
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_150_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_215\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF0F7"
    )
        port map (
      I0 => address6b_0(2),
      I1 => address6b_0(1),
      I2 => address6b_0(4),
      I3 => address6b_0(3),
      I4 => address6b_0(5),
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_215_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_274_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[10]_i_215_n_0\,
      I2 => address6019_out(1),
      I3 => address6019_out(3),
      I4 => \p_0_out_inferred__3/_rgb_pixel[10]_i_283_n_0\,
      I5 => \_rgb_pixel[10]_i_276_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_216_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_290_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[10]_i_291_n_0\,
      I2 => address1003_out(5),
      I3 => address1003_out(4),
      I4 => address1003_out(2),
      I5 => \p_0_out_inferred__3/_rgb_pixel[10]_i_293_n_0\,
      O => \_rgb_pixel_reg[5]_28\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address6b_0(1),
      I1 => address6b_0(0),
      I2 => address6b_0(2),
      I3 => address6b_0(3),
      I4 => address6b_0(4),
      I5 => address6b_0(5),
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_283_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[10]_i_425_n_0\,
      I1 => address1003_out(5),
      I2 => address1003_out(4),
      I3 => \p_0_out_inferred__3/_rgb_pixel[10]_i_426_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_291_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_293\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address10b_00_out(3),
      I1 => address10b_00_out(5),
      I2 => address10b_00_out(4),
      I3 => address10b_00_out(1),
      I4 => address10b_00_out(2),
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_293_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address1003_out(5),
      I1 => \p_0_out_inferred__3/_rgb_pixel[10]_i_433_n_0\,
      I2 => \p_0_out_inferred__3/_rgb_pixel[10]_i_434_n_0\,
      I3 => \_rgb_pixel[10]_i_435_n_0\,
      I4 => \p_0_out_inferred__3/_rgb_pixel[10]_i_436_n_0\,
      I5 => \p_0_out_inferred__3/_rgb_pixel[10]_i_437_n_0\,
      O => \_rgb_pixel_reg[5]_27\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[10]_i_438_n_0\,
      I1 => \_rgb_pixel[10]_i_439_n_0\,
      I2 => address1003_out(5),
      I3 => address1003_out(3),
      I4 => \p_0_out_inferred__3/_rgb_pixel[10]_i_293_n_0\,
      I5 => \p_0_out_inferred__3/_rgb_pixel[10]_i_440_n_0\,
      O => \_rgb_pixel_reg[0]_18\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address1003_out(4),
      I1 => \p_0_out_inferred__3/_rgb_pixel[10]_i_433_n_0\,
      I2 => \p_0_out_inferred__3/_rgb_pixel[10]_i_436_n_0\,
      I3 => \^_rgb_pixel_reg[2]_15\,
      I4 => address1003_out(5),
      O => \_rgb_pixel_reg[5]_26\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_425\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address10b_00_out(2),
      I1 => address10b_00_out(1),
      I2 => address10b_00_out(4),
      I3 => address10b_00_out(5),
      I4 => address10b_00_out(3),
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_425_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_553_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[10]_i_425_n_0\,
      I2 => address1003_out(1),
      I3 => address1003_out(3),
      I4 => \p_0_out_inferred__3/_rgb_pixel[10]_i_554_n_0\,
      I5 => \_rgb_pixel[10]_i_555_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_426_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[10]_i_440_n_0\,
      I1 => address1003_out(4),
      I2 => address1003_out(2),
      I3 => address1003_out(3),
      I4 => address1003_out(0),
      I5 => address1003_out(1),
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_433_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_434\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address10b_00_out(4),
      I1 => address10b_00_out(5),
      I2 => address10b_00_out(3),
      I3 => address10b_00_out(1),
      I4 => address10b_00_out(2),
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_434_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address1003_out(4),
      I1 => address1003_out(0),
      I2 => address1003_out(1),
      I3 => \p_0_out_inferred__3/_rgb_pixel[10]_i_440_n_0\,
      I4 => address1003_out(2),
      I5 => address1003_out(3),
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_436_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address1003_out(3),
      I1 => address1003_out(2),
      I2 => \^_rgb_pixel_reg[2]_15\,
      I3 => address1003_out(5),
      I4 => address1003_out(4),
      I5 => \p_0_out_inferred__3/_rgb_pixel[10]_i_434_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_437_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[10]_i_562_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[10]_i_291_n_0\,
      I2 => address1003_out(3),
      I3 => address1003_out(0),
      I4 => address1003_out(1),
      I5 => \_rgb_pixel[10]_i_563_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_438_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address10b_00_out(3),
      I1 => address10b_00_out(2),
      I2 => address10b_00_out(0),
      I3 => address10b_00_out(1),
      I4 => address10b_00_out(5),
      I5 => address10b_00_out(4),
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_440_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address10b_00_out(0),
      I1 => address10b_00_out(1),
      I2 => address10b_00_out(2),
      I3 => address10b_00_out(3),
      I4 => address10b_00_out(4),
      I5 => address10b_00_out(5),
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_554_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address1003_out(4),
      I1 => address1003_out(5),
      I2 => \p_0_out_inferred__3/_rgb_pixel[10]_i_440_n_0\,
      I3 => address1003_out(3),
      I4 => address1003_out(2),
      I5 => \p_0_out_inferred__3/_rgb_pixel[10]_i_293_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_562_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[11]_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address6b_0(4),
      I1 => address6b_0(3),
      I2 => address6b_0(5),
      I3 => address6b_0(1),
      I4 => address6b_0(2),
      O => \p_0_out_inferred__3/_rgb_pixel[11]_i_122_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[11]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address6019_out(3),
      I1 => address6019_out(2),
      I2 => \p_0_out_inferred__3/_rgb_pixel[4]_i_11_n_0\,
      I3 => address6019_out(5),
      I4 => address6019_out(4),
      I5 => \p_0_out_inferred__3/_rgb_pixel[11]_i_122_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[11]_i_124_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[11]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address6019_out(5),
      I1 => \p_0_out_inferred__3/_rgb_pixel[4]_i_9_n_0\,
      I2 => \p_0_out_inferred__3/_rgb_pixel[11]_i_122_n_0\,
      I3 => \_rgb_pixel[11]_i_123_n_0\,
      I4 => \p_0_out_inferred__3/_rgb_pixel[4]_i_10_n_0\,
      I5 => \p_0_out_inferred__3/_rgb_pixel[11]_i_124_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[11]_i_96_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[2]_i_56_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[2]_i_57_n_0\,
      I2 => \p_0_out_inferred__3/_rgb_pixel[2]_i_58_n_0\,
      I3 => address1003_out(1),
      I4 => address1003_out(2),
      I5 => \_rgb_pixel[2]_i_55_n_0\,
      O => \^_rgb_pixel_reg[2]_15\
    );
\p_0_out_inferred__3/_rgb_pixel[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address10b_00_out(2),
      I1 => address10b_00_out(1),
      I2 => address10b_00_out(5),
      I3 => address10b_00_out(3),
      O => \p_0_out_inferred__3/_rgb_pixel[2]_i_56_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[2]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address10b_00_out(2),
      I1 => address10b_00_out(1),
      I2 => address10b_00_out(3),
      I3 => address10b_00_out(5),
      I4 => address10b_00_out(4),
      O => \p_0_out_inferred__3/_rgb_pixel[2]_i_57_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[2]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address10b_00_out(0),
      I1 => address10b_00_out(2),
      I2 => address10b_00_out(1),
      I3 => address10b_00_out(5),
      I4 => address10b_00_out(3),
      O => \p_0_out_inferred__3/_rgb_pixel[2]_i_58_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address6019_out(4),
      I1 => address6019_out(0),
      I2 => address6019_out(1),
      I3 => \p_0_out_inferred__3/_rgb_pixel[4]_i_20_n_0\,
      I4 => address6019_out(2),
      I5 => address6019_out(3),
      O => \p_0_out_inferred__3/_rgb_pixel[4]_i_10_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFFFDDCCFDFF"
    )
        port map (
      I0 => \_rgb_pixel[4]_i_15_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[4]_i_21_n_0\,
      I2 => \_rgb_pixel[4]_i_17_n_0\,
      I3 => address6019_out(2),
      I4 => \p_0_out_inferred__3/_rgb_pixel[4]_i_22_n_0\,
      I5 => \p_0_out_inferred__3/_rgb_pixel[4]_i_23_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[4]_i_11_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118080EAEA"
    )
        port map (
      I0 => address6b_0(3),
      I1 => address6b_0(2),
      I2 => address6b_0(1),
      I3 => address6b_0(0),
      I4 => address6b_0(5),
      I5 => address6b_0(4),
      O => \p_0_out_inferred__3/_rgb_pixel[4]_i_20_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address6b_0(2),
      I1 => address6b_0(1),
      I2 => address6b_0(5),
      I3 => address6b_0(3),
      I4 => address6b_0(4),
      O => \p_0_out_inferred__3/_rgb_pixel[4]_i_21_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[4]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address6b_0(0),
      I1 => address6b_0(2),
      I2 => address6b_0(1),
      I3 => address6b_0(3),
      I4 => address6b_0(5),
      O => \p_0_out_inferred__3/_rgb_pixel[4]_i_22_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[4]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address6b_0(2),
      I1 => address6b_0(1),
      I2 => address6b_0(3),
      I3 => address6b_0(5),
      O => \p_0_out_inferred__3/_rgb_pixel[4]_i_23_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address6019_out(4),
      I1 => \p_0_out_inferred__3/_rgb_pixel[4]_i_9_n_0\,
      I2 => \p_0_out_inferred__3/_rgb_pixel[4]_i_10_n_0\,
      I3 => \p_0_out_inferred__3/_rgb_pixel[4]_i_11_n_0\,
      I4 => address6019_out(5),
      O => \p_0_out_inferred__3/_rgb_pixel[4]_i_4_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[4]_i_20_n_0\,
      I1 => address6019_out(4),
      I2 => address6019_out(2),
      I3 => address6019_out(3),
      I4 => address6019_out(0),
      I5 => address6019_out(1),
      O => \p_0_out_inferred__3/_rgb_pixel[4]_i_9_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_290_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[10]_i_302_n_0\,
      I2 => address1003_out(5),
      I3 => address1003_out(4),
      I4 => address1003_out(2),
      I5 => \p_0_out_inferred__4/_rgb_pixel[10]_i_303_n_0\,
      O => \_rgb_pixel_reg[5]_30\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address1003_out(5),
      I1 => \p_0_out_inferred__4/_rgb_pixel[10]_i_441_n_0\,
      I2 => \p_0_out_inferred__4/_rgb_pixel[10]_i_442_n_0\,
      I3 => \_rgb_pixel[10]_i_435_n_0\,
      I4 => \p_0_out_inferred__4/_rgb_pixel[10]_i_443_n_0\,
      I5 => \p_0_out_inferred__4/_rgb_pixel[10]_i_444_n_0\,
      O => \_rgb_pixel_reg[5]_29\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[10]_i_445_n_0\,
      I1 => \_rgb_pixel[10]_i_439_n_0\,
      I2 => address1003_out(5),
      I3 => address1003_out(3),
      I4 => \p_0_out_inferred__4/_rgb_pixel[10]_i_303_n_0\,
      I5 => \p_0_out_inferred__4/_rgb_pixel[10]_i_446_n_0\,
      O => \_rgb_pixel_reg[0]_19\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_301\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address1003_out(4),
      I1 => \p_0_out_inferred__4/_rgb_pixel[10]_i_441_n_0\,
      I2 => \p_0_out_inferred__4/_rgb_pixel[10]_i_443_n_0\,
      I3 => \^_rgb_pixel_reg[2]_16\,
      I4 => address1003_out(5),
      O => \^_rgb_pixel_reg[1]_3\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_302\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[10]_i_447_n_0\,
      I1 => address1003_out(5),
      I2 => address1003_out(4),
      I3 => \p_0_out_inferred__4/_rgb_pixel[10]_i_448_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_302_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_303\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address1001_out(3),
      I1 => address1001_out(5),
      I2 => address1001_out(4),
      I3 => address1001_out(1),
      I4 => address1001_out(2),
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_303_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[10]_i_446_n_0\,
      I1 => address1003_out(4),
      I2 => address1003_out(2),
      I3 => address1003_out(3),
      I4 => address1003_out(0),
      I5 => address1003_out(1),
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_441_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_442\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address1001_out(4),
      I1 => address1001_out(5),
      I2 => address1001_out(3),
      I3 => address1001_out(1),
      I4 => address1001_out(2),
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_442_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_443\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address1003_out(4),
      I1 => address1003_out(0),
      I2 => address1003_out(1),
      I3 => \p_0_out_inferred__4/_rgb_pixel[10]_i_446_n_0\,
      I4 => address1003_out(2),
      I5 => address1003_out(3),
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_443_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address1003_out(3),
      I1 => address1003_out(2),
      I2 => \^_rgb_pixel_reg[2]_16\,
      I3 => address1003_out(5),
      I4 => address1003_out(4),
      I5 => \p_0_out_inferred__4/_rgb_pixel[10]_i_442_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_444_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[10]_i_564_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[10]_i_302_n_0\,
      I2 => address1003_out(3),
      I3 => address1003_out(0),
      I4 => address1003_out(1),
      I5 => \_rgb_pixel[10]_i_563_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_445_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address1001_out(3),
      I1 => address1001_out(2),
      I2 => address1001_out(0),
      I3 => address1001_out(1),
      I4 => address1001_out(5),
      I5 => address1001_out(4),
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_446_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_447\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address1001_out(2),
      I1 => address1001_out(1),
      I2 => address1001_out(4),
      I3 => address1001_out(5),
      I4 => address1001_out(3),
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_447_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_553_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[10]_i_447_n_0\,
      I2 => address1003_out(1),
      I3 => address1003_out(3),
      I4 => \p_0_out_inferred__4/_rgb_pixel[10]_i_565_n_0\,
      I5 => \_rgb_pixel[10]_i_555_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_448_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address1003_out(4),
      I1 => address1003_out(5),
      I2 => \p_0_out_inferred__4/_rgb_pixel[10]_i_446_n_0\,
      I3 => address1003_out(3),
      I4 => address1003_out(2),
      I5 => \p_0_out_inferred__4/_rgb_pixel[10]_i_303_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_564_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address1001_out(0),
      I1 => address1001_out(1),
      I2 => address1001_out(2),
      I3 => address1001_out(3),
      I4 => address1001_out(4),
      I5 => address1001_out(5),
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_565_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[2]_i_52_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[2]_i_53_n_0\,
      I2 => \p_0_out_inferred__4/_rgb_pixel[2]_i_54_n_0\,
      I3 => address1003_out(1),
      I4 => address1003_out(2),
      I5 => \_rgb_pixel[2]_i_55_n_0\,
      O => \^_rgb_pixel_reg[2]_16\
    );
\p_0_out_inferred__4/_rgb_pixel[2]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address1001_out(2),
      I1 => address1001_out(1),
      I2 => address1001_out(5),
      I3 => address1001_out(3),
      O => \p_0_out_inferred__4/_rgb_pixel[2]_i_52_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[2]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address1001_out(2),
      I1 => address1001_out(1),
      I2 => address1001_out(3),
      I3 => address1001_out(5),
      I4 => address1001_out(4),
      O => \p_0_out_inferred__4/_rgb_pixel[2]_i_53_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[2]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address1001_out(0),
      I1 => address1001_out(2),
      I2 => address1001_out(1),
      I3 => address1001_out(5),
      I4 => address1001_out(3),
      O => \p_0_out_inferred__4/_rgb_pixel[2]_i_54_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[10]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_227_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[10]_i_232_n_0\,
      I2 => address907_out(5),
      I3 => address907_out(4),
      I4 => address907_out(2),
      I5 => \p_0_out_inferred__5/_rgb_pixel[10]_i_233_n_0\,
      O => \_rgb_pixel_reg[5]_31\
    );
\p_0_out_inferred__5/_rgb_pixel[10]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[10]_i_333_n_0\,
      I1 => address907_out(5),
      I2 => address907_out(4),
      I3 => \p_0_out_inferred__5/_rgb_pixel[10]_i_334_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[10]_i_232_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[10]_i_233\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address9b_0(3),
      I1 => address9b_0(5),
      I2 => address9b_0(4),
      I3 => address9b_0(1),
      I4 => address9b_0(2),
      O => \p_0_out_inferred__5/_rgb_pixel[10]_i_233_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[10]_i_333\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address9b_0(2),
      I1 => address9b_0(1),
      I2 => address9b_0(4),
      I3 => address9b_0(5),
      I4 => address9b_0(3),
      O => \p_0_out_inferred__5/_rgb_pixel[10]_i_333_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[10]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_483_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[10]_i_333_n_0\,
      I2 => address907_out(1),
      I3 => address907_out(3),
      I4 => \p_0_out_inferred__5/_rgb_pixel[10]_i_492_n_0\,
      I5 => \_rgb_pixel[10]_i_485_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[10]_i_334_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[10]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address9b_0(0),
      I1 => address9b_0(1),
      I2 => address9b_0(2),
      I3 => address9b_0(3),
      I4 => address9b_0(4),
      I5 => address9b_0(5),
      O => \p_0_out_inferred__5/_rgb_pixel[10]_i_492_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[3]_i_15_n_0\,
      I1 => \_rgb_pixel[3]_i_16_n_0\,
      I2 => address907_out(5),
      I3 => address907_out(3),
      I4 => \p_0_out_inferred__5/_rgb_pixel[10]_i_233_n_0\,
      I5 => \p_0_out_inferred__5/_rgb_pixel[7]_i_57_n_0\,
      O => \_rgb_pixel_reg[0]_20\
    );
\p_0_out_inferred__5/_rgb_pixel[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[3]_i_18_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[10]_i_232_n_0\,
      I2 => address907_out(3),
      I3 => address907_out(0),
      I4 => address907_out(1),
      I5 => \_rgb_pixel[3]_i_19_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[3]_i_15_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address907_out(4),
      I1 => address907_out(5),
      I2 => \p_0_out_inferred__5/_rgb_pixel[7]_i_57_n_0\,
      I3 => address907_out(3),
      I4 => address907_out(2),
      I5 => \p_0_out_inferred__5/_rgb_pixel[10]_i_233_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[3]_i_18_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[6]_i_161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address907_out(4),
      I1 => \p_0_out_inferred__5/_rgb_pixel[7]_i_52_n_0\,
      I2 => \p_0_out_inferred__5/_rgb_pixel[7]_i_54_n_0\,
      I3 => \^_rgb_pixel_reg[8]_3\,
      I4 => address907_out(5),
      O => \_rgb_pixel_reg[3]_1\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address907_out(5),
      I1 => \p_0_out_inferred__5/_rgb_pixel[7]_i_52_n_0\,
      I2 => \p_0_out_inferred__5/_rgb_pixel[7]_i_53_n_0\,
      I3 => \_rgb_pixel[7]_i_49_n_0\,
      I4 => \p_0_out_inferred__5/_rgb_pixel[7]_i_54_n_0\,
      I5 => \p_0_out_inferred__5/_rgb_pixel[7]_i_55_n_0\,
      O => \_rgb_pixel_reg[3]_2\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[7]_i_57_n_0\,
      I1 => address907_out(4),
      I2 => address907_out(2),
      I3 => address907_out(3),
      I4 => address907_out(0),
      I5 => address907_out(1),
      O => \p_0_out_inferred__5/_rgb_pixel[7]_i_52_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address9b_0(4),
      I1 => address9b_0(5),
      I2 => address9b_0(3),
      I3 => address9b_0(1),
      I4 => address9b_0(2),
      O => \p_0_out_inferred__5/_rgb_pixel[7]_i_53_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address907_out(4),
      I1 => address907_out(0),
      I2 => address907_out(1),
      I3 => \p_0_out_inferred__5/_rgb_pixel[7]_i_57_n_0\,
      I4 => address907_out(2),
      I5 => address907_out(3),
      O => \p_0_out_inferred__5/_rgb_pixel[7]_i_54_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address907_out(3),
      I1 => address907_out(2),
      I2 => \^_rgb_pixel_reg[8]_3\,
      I3 => address907_out(5),
      I4 => address907_out(4),
      I5 => \p_0_out_inferred__5/_rgb_pixel[7]_i_53_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[7]_i_55_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address9b_0(3),
      I1 => address9b_0(2),
      I2 => address9b_0(0),
      I3 => address9b_0(1),
      I4 => address9b_0(5),
      I5 => address9b_0(4),
      O => \p_0_out_inferred__5/_rgb_pixel[7]_i_57_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[8]_i_47_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[8]_i_48_n_0\,
      I2 => \p_0_out_inferred__5/_rgb_pixel[8]_i_49_n_0\,
      I3 => address907_out(1),
      I4 => address907_out(2),
      I5 => \_rgb_pixel[8]_i_50_n_0\,
      O => \^_rgb_pixel_reg[8]_3\
    );
\p_0_out_inferred__5/_rgb_pixel[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address9b_0(2),
      I1 => address9b_0(1),
      I2 => address9b_0(5),
      I3 => address9b_0(3),
      O => \p_0_out_inferred__5/_rgb_pixel[8]_i_47_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[8]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address9b_0(2),
      I1 => address9b_0(1),
      I2 => address9b_0(3),
      I3 => address9b_0(5),
      I4 => address9b_0(4),
      O => \p_0_out_inferred__5/_rgb_pixel[8]_i_48_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[8]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address9b_0(0),
      I1 => address9b_0(2),
      I2 => address9b_0(1),
      I3 => address9b_0(5),
      I4 => address9b_0(3),
      O => \p_0_out_inferred__5/_rgb_pixel[8]_i_49_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[10]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_227_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[10]_i_228_n_0\,
      I2 => address907_out(5),
      I3 => address907_out(4),
      I4 => address907_out(2),
      I5 => \p_0_out_inferred__6/_rgb_pixel[10]_i_231_n_0\,
      O => \_rgb_pixel_reg[5]_32\
    );
\p_0_out_inferred__6/_rgb_pixel[10]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[10]_i_323_n_0\,
      I1 => address907_out(5),
      I2 => address907_out(4),
      I3 => \p_0_out_inferred__6/_rgb_pixel[10]_i_324_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[10]_i_228_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[10]_i_231\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address905_out(3),
      I1 => address905_out(5),
      I2 => address905_out(4),
      I3 => address905_out(1),
      I4 => address905_out(2),
      O => \p_0_out_inferred__6/_rgb_pixel[10]_i_231_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[10]_i_323\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address905_out(2),
      I1 => address905_out(1),
      I2 => address905_out(4),
      I3 => address905_out(5),
      I4 => address905_out(3),
      O => \p_0_out_inferred__6/_rgb_pixel[10]_i_323_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[10]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_483_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[10]_i_323_n_0\,
      I2 => address907_out(1),
      I3 => address907_out(3),
      I4 => \p_0_out_inferred__6/_rgb_pixel[10]_i_484_n_0\,
      I5 => \_rgb_pixel[10]_i_485_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[10]_i_324_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[10]_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address905_out(0),
      I1 => address905_out(1),
      I2 => address905_out(2),
      I3 => address905_out(3),
      I4 => address905_out(4),
      I5 => address905_out(5),
      O => \p_0_out_inferred__6/_rgb_pixel[10]_i_484_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[3]_i_17_n_0\,
      I1 => \_rgb_pixel[3]_i_16_n_0\,
      I2 => address907_out(5),
      I3 => address907_out(3),
      I4 => \p_0_out_inferred__6/_rgb_pixel[10]_i_231_n_0\,
      I5 => \p_0_out_inferred__6/_rgb_pixel[7]_i_56_n_0\,
      O => \_rgb_pixel_reg[0]_21\
    );
\p_0_out_inferred__6/_rgb_pixel[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[3]_i_20_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[10]_i_228_n_0\,
      I2 => address907_out(3),
      I3 => address907_out(0),
      I4 => address907_out(1),
      I5 => \_rgb_pixel[3]_i_19_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[3]_i_17_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address907_out(4),
      I1 => address907_out(5),
      I2 => \p_0_out_inferred__6/_rgb_pixel[7]_i_56_n_0\,
      I3 => address907_out(3),
      I4 => address907_out(2),
      I5 => \p_0_out_inferred__6/_rgb_pixel[10]_i_231_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[3]_i_20_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[6]_i_162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address907_out(4),
      I1 => \p_0_out_inferred__6/_rgb_pixel[7]_i_47_n_0\,
      I2 => \p_0_out_inferred__6/_rgb_pixel[7]_i_50_n_0\,
      I3 => \^_rgb_pixel_reg[8]_4\,
      I4 => address907_out(5),
      O => \^_rgb_pixel_reg[6]_8\
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address907_out(5),
      I1 => \p_0_out_inferred__6/_rgb_pixel[7]_i_47_n_0\,
      I2 => \p_0_out_inferred__6/_rgb_pixel[7]_i_48_n_0\,
      I3 => \_rgb_pixel[7]_i_49_n_0\,
      I4 => \p_0_out_inferred__6/_rgb_pixel[7]_i_50_n_0\,
      I5 => \p_0_out_inferred__6/_rgb_pixel[7]_i_51_n_0\,
      O => \_rgb_pixel_reg[3]_3\
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[7]_i_56_n_0\,
      I1 => address907_out(4),
      I2 => address907_out(2),
      I3 => address907_out(3),
      I4 => address907_out(0),
      I5 => address907_out(1),
      O => \p_0_out_inferred__6/_rgb_pixel[7]_i_47_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address905_out(4),
      I1 => address905_out(5),
      I2 => address905_out(3),
      I3 => address905_out(1),
      I4 => address905_out(2),
      O => \p_0_out_inferred__6/_rgb_pixel[7]_i_48_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address907_out(4),
      I1 => address907_out(0),
      I2 => address907_out(1),
      I3 => \p_0_out_inferred__6/_rgb_pixel[7]_i_56_n_0\,
      I4 => address907_out(2),
      I5 => address907_out(3),
      O => \p_0_out_inferred__6/_rgb_pixel[7]_i_50_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address907_out(3),
      I1 => address907_out(2),
      I2 => \^_rgb_pixel_reg[8]_4\,
      I3 => address907_out(5),
      I4 => address907_out(4),
      I5 => \p_0_out_inferred__6/_rgb_pixel[7]_i_48_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[7]_i_51_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address905_out(3),
      I1 => address905_out(2),
      I2 => address905_out(0),
      I3 => address905_out(1),
      I4 => address905_out(5),
      I5 => address905_out(4),
      O => \p_0_out_inferred__6/_rgb_pixel[7]_i_56_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[8]_i_51_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[8]_i_52_n_0\,
      I2 => \p_0_out_inferred__6/_rgb_pixel[8]_i_53_n_0\,
      I3 => address907_out(1),
      I4 => address907_out(2),
      I5 => \_rgb_pixel[8]_i_50_n_0\,
      O => \^_rgb_pixel_reg[8]_4\
    );
\p_0_out_inferred__6/_rgb_pixel[8]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address905_out(2),
      I1 => address905_out(1),
      I2 => address905_out(5),
      I3 => address905_out(3),
      O => \p_0_out_inferred__6/_rgb_pixel[8]_i_51_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[8]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address905_out(2),
      I1 => address905_out(1),
      I2 => address905_out(3),
      I3 => address905_out(5),
      I4 => address905_out(4),
      O => \p_0_out_inferred__6/_rgb_pixel[8]_i_52_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[8]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address905_out(0),
      I1 => address905_out(2),
      I2 => address905_out(1),
      I3 => address905_out(5),
      I4 => address905_out(3),
      O => \p_0_out_inferred__6/_rgb_pixel[8]_i_53_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[0]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__7/_rgb_pixel[0]_i_223_n_0\,
      I1 => \p_0_out_inferred__7/_rgb_pixel[10]_i_165_n_0\,
      I2 => address7015_out(3),
      I3 => address7015_out(0),
      I4 => address7015_out(1),
      I5 => \_rgb_pixel[10]_i_166_n_0\,
      O => \_rgb_pixel_reg[0]_22\
    );
\p_0_out_inferred__7/_rgb_pixel[0]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00000000000000"
    )
        port map (
      I0 => \p_0_out_inferred__7/_rgb_pixel[0]_i_224_n_0\,
      I1 => \p_0_out_inferred__7/_rgb_pixel[10]_i_167_n_0\,
      I2 => address7015_out(3),
      I3 => address7015_out(5),
      I4 => address7015_out(2),
      I5 => address7015_out(4),
      O => \_rgb_pixel_reg[0]_23\
    );
\p_0_out_inferred__7/_rgb_pixel[0]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address7015_out(4),
      I1 => address7015_out(5),
      I2 => \p_0_out_inferred__7/_rgb_pixel[0]_i_224_n_0\,
      I3 => address7015_out(3),
      I4 => address7015_out(2),
      I5 => \p_0_out_inferred__7/_rgb_pixel[10]_i_167_n_0\,
      O => \p_0_out_inferred__7/_rgb_pixel[0]_i_223_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[0]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address7b_0(3),
      I1 => address7b_0(2),
      I2 => address7b_0(0),
      I3 => address7b_0(1),
      I4 => address7b_0(5),
      I5 => address7b_0(4),
      O => \p_0_out_inferred__7/_rgb_pixel[0]_i_224_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[10]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__7/_rgb_pixel[10]_i_267_n_0\,
      I1 => address7015_out(5),
      I2 => address7015_out(4),
      I3 => \p_0_out_inferred__7/_rgb_pixel[10]_i_268_n_0\,
      O => \p_0_out_inferred__7/_rgb_pixel[10]_i_165_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[10]_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address7b_0(3),
      I1 => address7b_0(5),
      I2 => address7b_0(4),
      I3 => address7b_0(1),
      I4 => address7b_0(2),
      O => \p_0_out_inferred__7/_rgb_pixel[10]_i_167_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[10]_i_267\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address7b_0(2),
      I1 => address7b_0(1),
      I2 => address7b_0(4),
      I3 => address7b_0(5),
      I4 => address7b_0(3),
      O => \p_0_out_inferred__7/_rgb_pixel[10]_i_267_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[10]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_408_n_0\,
      I1 => \p_0_out_inferred__7/_rgb_pixel[10]_i_267_n_0\,
      I2 => address7015_out(1),
      I3 => address7015_out(3),
      I4 => \p_0_out_inferred__7/_rgb_pixel[10]_i_409_n_0\,
      I5 => \_rgb_pixel[10]_i_410_n_0\,
      O => \p_0_out_inferred__7/_rgb_pixel[10]_i_268_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[10]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address7b_0(0),
      I1 => address7b_0(1),
      I2 => address7b_0(2),
      I3 => address7b_0(3),
      I4 => address7b_0(4),
      I5 => address7b_0(5),
      O => \p_0_out_inferred__7/_rgb_pixel[10]_i_409_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__7/_rgb_pixel[2]_i_41_n_0\,
      I1 => \p_0_out_inferred__7/_rgb_pixel[2]_i_42_n_0\,
      I2 => \p_0_out_inferred__7/_rgb_pixel[2]_i_43_n_0\,
      I3 => address7015_out(1),
      I4 => address7015_out(2),
      I5 => \_rgb_pixel[2]_i_44_n_0\,
      O => \^_rgb_pixel_reg[2]_17\
    );
\p_0_out_inferred__7/_rgb_pixel[2]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address7b_0(2),
      I1 => address7b_0(1),
      I2 => address7b_0(5),
      I3 => address7b_0(3),
      O => \p_0_out_inferred__7/_rgb_pixel[2]_i_41_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[2]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address7b_0(2),
      I1 => address7b_0(1),
      I2 => address7b_0(3),
      I3 => address7b_0(5),
      I4 => address7b_0(4),
      O => \p_0_out_inferred__7/_rgb_pixel[2]_i_42_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[2]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address7b_0(0),
      I1 => address7b_0(2),
      I2 => address7b_0(1),
      I3 => address7b_0(5),
      I4 => address7b_0(3),
      O => \p_0_out_inferred__7/_rgb_pixel[2]_i_43_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[6]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address7015_out(4),
      I1 => \p_0_out_inferred__7/_rgb_pixel[7]_i_46_n_0\,
      I2 => \p_0_out_inferred__7/_rgb_pixel[7]_i_45_n_0\,
      I3 => \^_rgb_pixel_reg[2]_17\,
      I4 => address7015_out(5),
      O => \_rgb_pixel_reg[6]_22\
    );
\p_0_out_inferred__7/_rgb_pixel[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address7015_out(3),
      I1 => address7015_out(2),
      I2 => \^_rgb_pixel_reg[2]_17\,
      I3 => address7015_out(5),
      I4 => address7015_out(4),
      I5 => \p_0_out_inferred__7/_rgb_pixel[7]_i_44_n_0\,
      O => \_rgb_pixel_reg[7]_7\
    );
\p_0_out_inferred__7/_rgb_pixel[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000FFFF75557555"
    )
        port map (
      I0 => \p_0_out_inferred__7/_rgb_pixel[7]_i_45_n_0\,
      I1 => address7015_out(4),
      I2 => \_rgb_pixel[7]_i_42_n_0\,
      I3 => \p_0_out_inferred__7/_rgb_pixel[7]_i_44_n_0\,
      I4 => \p_0_out_inferred__7/_rgb_pixel[7]_i_46_n_0\,
      I5 => address7015_out(5),
      O => \_rgb_pixel_reg[7]_6\
    );
\p_0_out_inferred__7/_rgb_pixel[7]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address7b_0(4),
      I1 => address7b_0(5),
      I2 => address7b_0(3),
      I3 => address7b_0(1),
      I4 => address7b_0(2),
      O => \p_0_out_inferred__7/_rgb_pixel[7]_i_44_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address7015_out(4),
      I1 => address7015_out(0),
      I2 => address7015_out(1),
      I3 => \p_0_out_inferred__7/_rgb_pixel[0]_i_224_n_0\,
      I4 => address7015_out(2),
      I5 => address7015_out(3),
      O => \p_0_out_inferred__7/_rgb_pixel[7]_i_45_n_0\
    );
\p_0_out_inferred__7/_rgb_pixel[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__7/_rgb_pixel[0]_i_224_n_0\,
      I1 => address7015_out(4),
      I2 => address7015_out(2),
      I3 => address7015_out(3),
      I4 => address7015_out(0),
      I5 => address7015_out(1),
      O => \p_0_out_inferred__7/_rgb_pixel[7]_i_46_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[0]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__8/_rgb_pixel[0]_i_225_n_0\,
      I1 => \p_0_out_inferred__8/_rgb_pixel[10]_i_273_n_0\,
      I2 => address7015_out(3),
      I3 => address7015_out(0),
      I4 => address7015_out(1),
      I5 => \_rgb_pixel[10]_i_166_n_0\,
      O => \_rgb_pixel_reg[0]_24\
    );
\p_0_out_inferred__8/_rgb_pixel[0]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00000000000000"
    )
        port map (
      I0 => \p_0_out_inferred__8/_rgb_pixel[0]_i_226_n_0\,
      I1 => \p_0_out_inferred__8/_rgb_pixel[10]_i_272_n_0\,
      I2 => address7015_out(3),
      I3 => address7015_out(5),
      I4 => address7015_out(2),
      I5 => address7015_out(4),
      O => \_rgb_pixel_reg[0]_25\
    );
\p_0_out_inferred__8/_rgb_pixel[0]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address7015_out(4),
      I1 => address7015_out(5),
      I2 => \p_0_out_inferred__8/_rgb_pixel[0]_i_226_n_0\,
      I3 => address7015_out(3),
      I4 => address7015_out(2),
      I5 => \p_0_out_inferred__8/_rgb_pixel[10]_i_272_n_0\,
      O => \p_0_out_inferred__8/_rgb_pixel[0]_i_225_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[0]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address7013_out(3),
      I1 => address7013_out(2),
      I2 => address7013_out(0),
      I3 => address7013_out(1),
      I4 => address7013_out(5),
      I5 => address7013_out(4),
      O => \p_0_out_inferred__8/_rgb_pixel[0]_i_226_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[10]_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8002"
    )
        port map (
      I0 => \p_0_out_inferred__8/_rgb_pixel[10]_i_272_n_0\,
      I1 => address7015_out(2),
      I2 => address7015_out(4),
      I3 => address7015_out(5),
      I4 => \p_0_out_inferred__8/_rgb_pixel[10]_i_273_n_0\,
      O => \p_0_out_inferred__8/_rgb_pixel[10]_i_169_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[10]_i_272\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address7013_out(3),
      I1 => address7013_out(5),
      I2 => address7013_out(4),
      I3 => address7013_out(1),
      I4 => address7013_out(2),
      O => \p_0_out_inferred__8/_rgb_pixel[10]_i_272_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[10]_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__8/_rgb_pixel[10]_i_423_n_0\,
      I1 => address7015_out(5),
      I2 => address7015_out(4),
      I3 => \p_0_out_inferred__8/_rgb_pixel[10]_i_424_n_0\,
      O => \p_0_out_inferred__8/_rgb_pixel[10]_i_273_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[10]_i_423\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address7013_out(2),
      I1 => address7013_out(1),
      I2 => address7013_out(4),
      I3 => address7013_out(5),
      I4 => address7013_out(3),
      O => \p_0_out_inferred__8/_rgb_pixel[10]_i_423_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[10]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_408_n_0\,
      I1 => \p_0_out_inferred__8/_rgb_pixel[10]_i_423_n_0\,
      I2 => address7015_out(1),
      I3 => address7015_out(3),
      I4 => \p_0_out_inferred__8/_rgb_pixel[10]_i_552_n_0\,
      I5 => \_rgb_pixel[10]_i_410_n_0\,
      O => \p_0_out_inferred__8/_rgb_pixel[10]_i_424_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[10]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address7013_out(0),
      I1 => address7013_out(1),
      I2 => address7013_out(2),
      I3 => address7013_out(3),
      I4 => address7013_out(4),
      I5 => address7013_out(5),
      O => \p_0_out_inferred__8/_rgb_pixel[10]_i_552_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__8/_rgb_pixel[2]_i_45_n_0\,
      I1 => \p_0_out_inferred__8/_rgb_pixel[2]_i_46_n_0\,
      I2 => \p_0_out_inferred__8/_rgb_pixel[2]_i_47_n_0\,
      I3 => address7015_out(1),
      I4 => address7015_out(2),
      I5 => \_rgb_pixel[2]_i_44_n_0\,
      O => \^_rgb_pixel_reg[2]_18\
    );
\p_0_out_inferred__8/_rgb_pixel[2]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address7013_out(2),
      I1 => address7013_out(1),
      I2 => address7013_out(5),
      I3 => address7013_out(3),
      O => \p_0_out_inferred__8/_rgb_pixel[2]_i_45_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[2]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address7013_out(2),
      I1 => address7013_out(1),
      I2 => address7013_out(3),
      I3 => address7013_out(5),
      I4 => address7013_out(4),
      O => \p_0_out_inferred__8/_rgb_pixel[2]_i_46_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[2]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address7013_out(0),
      I1 => address7013_out(2),
      I2 => address7013_out(1),
      I3 => address7013_out(5),
      I4 => address7013_out(3),
      O => \p_0_out_inferred__8/_rgb_pixel[2]_i_47_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[6]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address7015_out(4),
      I1 => \p_0_out_inferred__8/_rgb_pixel[7]_i_43_n_0\,
      I2 => \p_0_out_inferred__8/_rgb_pixel[7]_i_41_n_0\,
      I3 => \^_rgb_pixel_reg[2]_18\,
      I4 => address7015_out(5),
      O => \_rgb_pixel_reg[6]_23\
    );
\p_0_out_inferred__8/_rgb_pixel[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address7015_out(3),
      I1 => address7015_out(2),
      I2 => \^_rgb_pixel_reg[2]_18\,
      I3 => address7015_out(5),
      I4 => address7015_out(4),
      I5 => \p_0_out_inferred__8/_rgb_pixel[7]_i_40_n_0\,
      O => \_rgb_pixel_reg[7]_9\
    );
\p_0_out_inferred__8/_rgb_pixel[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000FFFF75557555"
    )
        port map (
      I0 => \p_0_out_inferred__8/_rgb_pixel[7]_i_41_n_0\,
      I1 => address7015_out(4),
      I2 => \_rgb_pixel[7]_i_42_n_0\,
      I3 => \p_0_out_inferred__8/_rgb_pixel[7]_i_40_n_0\,
      I4 => \p_0_out_inferred__8/_rgb_pixel[7]_i_43_n_0\,
      I5 => address7015_out(5),
      O => \_rgb_pixel_reg[7]_8\
    );
\p_0_out_inferred__8/_rgb_pixel[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address7013_out(4),
      I1 => address7013_out(5),
      I2 => address7013_out(3),
      I3 => address7013_out(1),
      I4 => address7013_out(2),
      O => \p_0_out_inferred__8/_rgb_pixel[7]_i_40_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address7015_out(4),
      I1 => address7015_out(0),
      I2 => address7015_out(1),
      I3 => \p_0_out_inferred__8/_rgb_pixel[0]_i_226_n_0\,
      I4 => address7015_out(2),
      I5 => address7015_out(3),
      O => \p_0_out_inferred__8/_rgb_pixel[7]_i_41_n_0\
    );
\p_0_out_inferred__8/_rgb_pixel[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__8/_rgb_pixel[0]_i_226_n_0\,
      I1 => address7015_out(4),
      I2 => address7015_out(2),
      I3 => address7015_out(3),
      I4 => address7015_out(0),
      I5 => address7015_out(1),
      O => \p_0_out_inferred__8/_rgb_pixel[7]_i_43_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000010"
    )
        port map (
      I0 => address5023_out(4),
      I1 => address5023_out(5),
      I2 => \p_0_out_inferred__9/_rgb_pixel[0]_i_71_n_0\,
      I3 => address5023_out(3),
      I4 => address5023_out(2),
      I5 => \p_0_out_inferred__9/_rgb_pixel[0]_i_70_n_0\,
      O => \p_0_out_inferred__9/_rgb_pixel[0]_i_140_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF28"
    )
        port map (
      I0 => \p_0_out_inferred__9/_rgb_pixel[0]_i_191_n_0\,
      I1 => address5023_out(5),
      I2 => address5023_out(4),
      I3 => \p_0_out_inferred__9/_rgb_pixel[0]_i_192_n_0\,
      O => \p_0_out_inferred__9/_rgb_pixel[0]_i_141_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[0]_i_191\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0FFF7"
    )
        port map (
      I0 => address5021_out(2),
      I1 => address5021_out(1),
      I2 => address5021_out(4),
      I3 => address5021_out(5),
      I4 => address5021_out(3),
      O => \p_0_out_inferred__9/_rgb_pixel[0]_i_191_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[0]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF8CE88AA880A"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_227_n_0\,
      I1 => \p_0_out_inferred__9/_rgb_pixel[0]_i_191_n_0\,
      I2 => address5023_out(1),
      I3 => address5023_out(3),
      I4 => \p_0_out_inferred__9/_rgb_pixel[0]_i_228_n_0\,
      I5 => \_rgb_pixel[0]_i_229_n_0\,
      O => \p_0_out_inferred__9/_rgb_pixel[0]_i_192_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAABAAAAA"
    )
        port map (
      I0 => \p_0_out_inferred__9/_rgb_pixel[0]_i_66_n_0\,
      I1 => \_rgb_pixel[0]_i_67_n_0\,
      I2 => address5023_out(5),
      I3 => address5023_out(3),
      I4 => \p_0_out_inferred__9/_rgb_pixel[0]_i_70_n_0\,
      I5 => \p_0_out_inferred__9/_rgb_pixel[0]_i_71_n_0\,
      O => \_rgb_pixel_reg[0]_26\
    );
\p_0_out_inferred__9/_rgb_pixel[0]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F80007FF"
    )
        port map (
      I0 => address5021_out(0),
      I1 => address5021_out(1),
      I2 => address5021_out(2),
      I3 => address5021_out(3),
      I4 => address5021_out(4),
      I5 => address5021_out(5),
      O => \p_0_out_inferred__9/_rgb_pixel[0]_i_228_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \p_0_out_inferred__9/_rgb_pixel[0]_i_140_n_0\,
      I1 => \p_0_out_inferred__9/_rgb_pixel[0]_i_141_n_0\,
      I2 => address5023_out(3),
      I3 => address5023_out(0),
      I4 => address5023_out(1),
      I5 => \_rgb_pixel[0]_i_142_n_0\,
      O => \p_0_out_inferred__9/_rgb_pixel[0]_i_66_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[0]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F7F7"
    )
        port map (
      I0 => address5021_out(3),
      I1 => address5021_out(5),
      I2 => address5021_out(4),
      I3 => address5021_out(1),
      I4 => address5021_out(2),
      O => \p_0_out_inferred__9/_rgb_pixel[0]_i_70_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577701118800EEAA"
    )
        port map (
      I0 => address5021_out(3),
      I1 => address5021_out(2),
      I2 => address5021_out(0),
      I3 => address5021_out(1),
      I4 => address5021_out(5),
      I5 => address5021_out(4),
      O => \p_0_out_inferred__9/_rgb_pixel[0]_i_71_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[10]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_206_n_0\,
      I1 => \p_0_out_inferred__9/_rgb_pixel[0]_i_141_n_0\,
      I2 => address5023_out(5),
      I3 => address5023_out(4),
      I4 => address5023_out(2),
      I5 => \p_0_out_inferred__9/_rgb_pixel[0]_i_70_n_0\,
      O => \^_rgb_pixel_reg[5]_14\
    );
\p_0_out_inferred__9/_rgb_pixel[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECFCFCFFFFFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__9/_rgb_pixel[2]_i_21_n_0\,
      I1 => \p_0_out_inferred__9/_rgb_pixel[2]_i_22_n_0\,
      I2 => \p_0_out_inferred__9/_rgb_pixel[2]_i_23_n_0\,
      I3 => address5023_out(1),
      I4 => address5023_out(2),
      I5 => \_rgb_pixel[2]_i_24_n_0\,
      O => \^_rgb_pixel_reg[2]_19\
    );
\p_0_out_inferred__9/_rgb_pixel[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => address5021_out(2),
      I1 => address5021_out(1),
      I2 => address5021_out(5),
      I3 => address5021_out(3),
      O => \p_0_out_inferred__9/_rgb_pixel[2]_i_21_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => address5021_out(2),
      I1 => address5021_out(1),
      I2 => address5021_out(3),
      I3 => address5021_out(5),
      I4 => address5021_out(4),
      O => \p_0_out_inferred__9/_rgb_pixel[2]_i_22_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => address5021_out(0),
      I1 => address5021_out(2),
      I2 => address5021_out(1),
      I3 => address5021_out(5),
      I4 => address5021_out(3),
      O => \p_0_out_inferred__9/_rgb_pixel[2]_i_23_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__9/_rgb_pixel[0]_i_71_n_0\,
      I1 => address5023_out(4),
      I2 => address5023_out(2),
      I3 => address5023_out(3),
      I4 => address5023_out(0),
      I5 => address5023_out(1),
      O => \p_0_out_inferred__9/_rgb_pixel[7]_i_16_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => address5021_out(4),
      I1 => address5021_out(5),
      I2 => address5021_out(3),
      I3 => address5021_out(1),
      I4 => address5021_out(2),
      O => \p_0_out_inferred__9/_rgb_pixel[7]_i_17_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => address5023_out(4),
      I1 => address5023_out(0),
      I2 => address5023_out(1),
      I3 => \p_0_out_inferred__9/_rgb_pixel[0]_i_71_n_0\,
      I4 => address5023_out(2),
      I5 => address5023_out(3),
      O => \p_0_out_inferred__9/_rgb_pixel[7]_i_19_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0FF0000000000"
    )
        port map (
      I0 => address5023_out(3),
      I1 => address5023_out(2),
      I2 => \^_rgb_pixel_reg[2]_19\,
      I3 => address5023_out(5),
      I4 => address5023_out(4),
      I5 => \p_0_out_inferred__9/_rgb_pixel[7]_i_17_n_0\,
      O => \p_0_out_inferred__9/_rgb_pixel[7]_i_20_n_0\
    );
\p_0_out_inferred__9/_rgb_pixel[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCF050"
    )
        port map (
      I0 => address5023_out(4),
      I1 => \p_0_out_inferred__9/_rgb_pixel[7]_i_16_n_0\,
      I2 => \p_0_out_inferred__9/_rgb_pixel[7]_i_19_n_0\,
      I3 => \^_rgb_pixel_reg[2]_19\,
      I4 => address5023_out(5),
      O => \^_rgb_pixel_reg[4]_6\
    );
\p_0_out_inferred__9/_rgb_pixel[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222F777"
    )
        port map (
      I0 => address5023_out(5),
      I1 => \p_0_out_inferred__9/_rgb_pixel[7]_i_16_n_0\,
      I2 => \p_0_out_inferred__9/_rgb_pixel[7]_i_17_n_0\,
      I3 => \_rgb_pixel[7]_i_18_n_0\,
      I4 => \p_0_out_inferred__9/_rgb_pixel[7]_i_19_n_0\,
      I5 => \p_0_out_inferred__9/_rgb_pixel[7]_i_20_n_0\,
      O => \^_rgb_pixel_reg[7]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Frog_drawer is
  port (
    hcountd : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \_rgb_pixel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \_rgb_pixel_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[6]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[4]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_12\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    address00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    address02_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[0]_23\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \_rgb_pixel_reg[9]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_3\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nxt_pixel1__2\ : out STD_LOGIC;
    \_rgb_out_reg[11]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \_rgb_pixel_reg[6]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[0]_rep\ : in STD_LOGIC;
    pclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \hc_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hc_reg[3]_rep__3\ : in STD_LOGIC;
    \hc_reg[4]_rep__12\ : in STD_LOGIC;
    hcountd_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[20]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \obj_buff4_reg[20]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \obj_buff5_reg[20]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \obj_buff6_reg[20]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \obj_buff2_reg[20]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \obj_buff7_reg[20]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \obj_buff9_reg[20]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \obj_buff10_reg[20]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \obj_buff8_reg[20]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \obj_buff1_reg[20]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \obj_buff1_reg[20]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \obj_buff5_reg[20]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \obj_buff6_reg[20]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \obj_buff7_reg[20]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \obj_buff9_reg[20]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \obj_buff3_reg[20]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \obj_buff10_reg[20]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \obj_buff2_reg[20]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \obj_buff4_reg[20]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \obj_buff8_reg[20]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    vcountd : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[6]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[6]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[6]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[6]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[6]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[6]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[6]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[6]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lane6_buff_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lane5_buff_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lane4_buff_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lane3_buff_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lane2_buff_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lane1_buff_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lane0_buff_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lane7_buff_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vc_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[0]_rep\ : in STD_LOGIC;
    \vc_reg[0]_rep_1\ : in STD_LOGIC;
    \hc_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[10]_0\ : in STD_LOGIC;
    \hc_reg[3]_rep__4\ : in STD_LOGIC;
    \vc_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \obj_buff1_reg[3]_0\ : in STD_LOGIC;
    \obj_buff1_reg[13]_0\ : in STD_LOGIC;
    \hc_reg[2]\ : in STD_LOGIC;
    \hc_reg[0]_rep_1\ : in STD_LOGIC;
    \vc_reg[0]_rep_2\ : in STD_LOGIC;
    \vc_reg[0]_rep_3\ : in STD_LOGIC;
    \hc_reg[3]_rep__4_0\ : in STD_LOGIC;
    \hc_reg[0]_rep_2\ : in STD_LOGIC;
    \hc_reg[0]_rep_3\ : in STD_LOGIC;
    \hc_reg[1]_rep__15\ : in STD_LOGIC;
    hblank_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    \_rgb_pixel_reg[3]_4\ : in STD_LOGIC;
    nxt_rgb1 : in STD_LOGIC;
    \_rgb_pixel_reg[7]_0\ : in STD_LOGIC;
    \hc_reg[3]_rep__4_1\ : in STD_LOGIC;
    \hc_reg[2]_rep__0\ : in STD_LOGIC;
    \hc_reg[0]_rep__5\ : in STD_LOGIC;
    \hc_reg[1]_rep__9\ : in STD_LOGIC;
    \vc_reg[0]_rep__0\ : in STD_LOGIC;
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \obj_buff1_reg[13]_1\ : in STD_LOGIC;
    \hc_reg[3]_rep__4_2\ : in STD_LOGIC;
    \obj_buff1_reg[3]_1\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[3]_2\ : in STD_LOGIC;
    \obj_buff1_reg[3]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Frog_drawer : entity is "Frog_drawer";
end microblaze_Video_Controller_4regs_0_0_Frog_drawer;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Frog_drawer is
  signal \_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry_i_1_n_0\ : STD_LOGIC;
  signal \_carry_i_2_n_0\ : STD_LOGIC;
  signal \_carry_i_3_n_0\ : STD_LOGIC;
  signal \_carry_i_4_n_0\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \_rgb_out[11]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_14_n_0\ : STD_LOGIC;
  signal \^_rgb_out_reg[11]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \_rgb_pixel[0]_i_31_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_32_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_33_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_34_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_38_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_39_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_93_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_94_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_95_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_97_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_98_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_99_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_133_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_135__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_136__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_136_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_137_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_138__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_138_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_139_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_140__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_140_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_141__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_141_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_142_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_144__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_145_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_146_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_148__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_149_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_150_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_176__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_178__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_181__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_182__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_183__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_184__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_191_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_192_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_193_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_195_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_196_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_197_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_219_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_220__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_221__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_223_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_224_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_225_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_227__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_228_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_229_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_231_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_232_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_233_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_249_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_24_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_250_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_251_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_252_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_254_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_256_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_257_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_25_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_26_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_306__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_308__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_311_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_312__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_313_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_314__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_314_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_315_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_316__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_317_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_319_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_31_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_321_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_322_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_338__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_338_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_339_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_340__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_340_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_341_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_343__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_343_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_344__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_345__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_345_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_346__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_346_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_385_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_386_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_387__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_387_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_388__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_389__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_389_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_390_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_391__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_391_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_392__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_393__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_395__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_396__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_397__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_399__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_400__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_401__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_441_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_442_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_443_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_445_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_446_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_447_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_449_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_450_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_451__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_453__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_454__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_455__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_476_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_477_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_478_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_480_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_481_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_482_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_508_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_509_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_510_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_512_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_513_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_514_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_73_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_74_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_75_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_77_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_78_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_79_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_86__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_88__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_91__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_92__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_93__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_94__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_105_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_106_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_107_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_109_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_110_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_111_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_113_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_114_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_117_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_118_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_119_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_22_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_24_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_29_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_34_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_35_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_36__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_37_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_39_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_41__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_41_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_43_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_46__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_47__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_48_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_49__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_65_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_66_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_67_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_70_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_71_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_73__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_74__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_75__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_77__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_78__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_79__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_81__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_82__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_83__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_85__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_86__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_87__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_60_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_62_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_63_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_65_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_66_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_67_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_68_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_89_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_90_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_91_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_93_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_94_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_95_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_26_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_29_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_45_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_46_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_47_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_53_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_54_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_55_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_58_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_59_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_106_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_107_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_108_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_110_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_111_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_112_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_138_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_139_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_140_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_142_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_143_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_144_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_54_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_55_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_56_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_59_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_61_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_62_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_73_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_74_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_75_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_76_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_78_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_80_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_81_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_113_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_114_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_117_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_118_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_119_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_121_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_122_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_123_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_125_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_126_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_127_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_162_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_164_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_167_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_168_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_169_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_170_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_230_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_231_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_232_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_234_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_235_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_236_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_238_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_239_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_240_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_242_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_243_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_244_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_325_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_327_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_330_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_331_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_332_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_333_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_389_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_390_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_391_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_393_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_394_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_395_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_397_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_398_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_399_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_401_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_402_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_403_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_59_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_62_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_63_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_64_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_65_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^_rgb_pixel_reg[0]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_rgb_pixel_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_35_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_35_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_35_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_100_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_101_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_106_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_107_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_132_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_132_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_132_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_132_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_161_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_162_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_175_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_175_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_175_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_175_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_180_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_180_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_180_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_180_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_225_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_226_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_234_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_235_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_253_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_253_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_253_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_253_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_260_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_261_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_268_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_269__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_27_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_27_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_27_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_305_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_305_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_305_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_305_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_310_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_310_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_310_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_310_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_318_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_318_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_318_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_318_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_337__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_337__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_337__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_337__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_342__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_342__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_342__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_342__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_342_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_342_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_342_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_342_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_48_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_49__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_7_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_85_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_85_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_85_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_85_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_8_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_90_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_90_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_90_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_90_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_11__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_26_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_26_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_26_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_26_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_33_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_33_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_33_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_33_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_45_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_45_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_45_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_45_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_6__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_32_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_33_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_59_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_59_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_59_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_59_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_20_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_20_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_20_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_25_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_25_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_25_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_25_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_26_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_30_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_31_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_58_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_58_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_58_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_58_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_77_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_77_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_77_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_77_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_161_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_161_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_161_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_161_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_166_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_166_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_166_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_166_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_24_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_25_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_260_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_261_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_324_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_324_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_324_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_324_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_329_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_329_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_329_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_329_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_56_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_56_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_56_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_56_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_61_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_61_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_61_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_61_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_77_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_78_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg_n_0_[3]\ : STD_LOGIC;
  signal \_rgb_pixel_reg_n_0_[7]\ : STD_LOGIC;
  signal \^address00_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^address02_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^hcountd\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \^nxt_pixel1__2\ : STD_LOGIC;
  signal \nxt_pixel3__34\ : STD_LOGIC;
  signal \nxt_pixel3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel3_carry__0_n_3\ : STD_LOGIC;
  signal nxt_pixel3_carry_i_1_n_0 : STD_LOGIC;
  signal nxt_pixel3_carry_i_2_n_0 : STD_LOGIC;
  signal nxt_pixel3_carry_i_3_n_0 : STD_LOGIC;
  signal nxt_pixel3_carry_i_4_n_0 : STD_LOGIC;
  signal nxt_pixel3_carry_i_5_n_0 : STD_LOGIC;
  signal nxt_pixel3_carry_i_6_n_0 : STD_LOGIC;
  signal nxt_pixel3_carry_i_7_n_0 : STD_LOGIC;
  signal nxt_pixel3_carry_i_8_n_0 : STD_LOGIC;
  signal nxt_pixel3_carry_n_0 : STD_LOGIC;
  signal nxt_pixel3_carry_n_1 : STD_LOGIC;
  signal nxt_pixel3_carry_n_2 : STD_LOGIC;
  signal nxt_pixel3_carry_n_3 : STD_LOGIC;
  signal nxt_pixel41_in : STD_LOGIC;
  signal \nxt_pixel4_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nxt_pixel4_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nxt_pixel4_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel4_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nxt_pixel4_carry__0_n_3\ : STD_LOGIC;
  signal nxt_pixel4_carry_i_1_n_0 : STD_LOGIC;
  signal nxt_pixel4_carry_i_2_n_0 : STD_LOGIC;
  signal nxt_pixel4_carry_i_3_n_0 : STD_LOGIC;
  signal nxt_pixel4_carry_i_4_n_0 : STD_LOGIC;
  signal nxt_pixel4_carry_i_5_n_0 : STD_LOGIC;
  signal nxt_pixel4_carry_i_6_n_0 : STD_LOGIC;
  signal nxt_pixel4_carry_i_7_n_0 : STD_LOGIC;
  signal nxt_pixel4_carry_i_8_n_0 : STD_LOGIC;
  signal nxt_pixel4_carry_n_0 : STD_LOGIC;
  signal nxt_pixel4_carry_n_1 : STD_LOGIC;
  signal nxt_pixel4_carry_n_2 : STD_LOGIC;
  signal nxt_pixel4_carry_n_3 : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[13]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[14]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[15]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[18]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[19]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[20]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[3]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[4]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[5]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[9]\ : STD_LOGIC;
  signal obj_reg1 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg10 : STD_LOGIC;
  signal \obj_reg1[20]_i_2_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \vcountd__0\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[0]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[0]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[0]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_100_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_100_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_101_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_101_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_106_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_106_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_107_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_107_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_132_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_161_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_161_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_162_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_162_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_175_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_180_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_225_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_225_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_226_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_226_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_234_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_234_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_235_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_235_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_253_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_260_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_260_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_261_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_261_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_268_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_268_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_269__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_269__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_305_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_310_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_318_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_337__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_342_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_342__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_48_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_49__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_49__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_90_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_11__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_11__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_6__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[2]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[2]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[2]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[2]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[2]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[3]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[3]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[3]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[3]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[3]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_161_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_166_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_260_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_260_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_261_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_261_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_324_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_329_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_61_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_78_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_nxt_pixel3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel3_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_pixel3_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_nxt_pixel4_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_pixel4_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_pixel4_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_5__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_1__1\ : label is "soft_lutpair191";
begin
  \_rgb_out_reg[11]\(9 downto 0) <= \^_rgb_out_reg[11]\(9 downto 0);
  \_rgb_pixel_reg[0]_0\(8 downto 0) <= \^_rgb_pixel_reg[0]_0\(8 downto 0);
  \_rgb_pixel_reg[0]_23\(7 downto 0) <= \^_rgb_pixel_reg[0]_23\(7 downto 0);
  address00_out(2 downto 0) <= \^address00_out\(2 downto 0);
  address02_out(2 downto 0) <= \^address02_out\(2 downto 0);
  hcountd(9 downto 0) <= \^hcountd\(9 downto 0);
  \nxt_pixel1__2\ <= \^nxt_pixel1__2\;
  sel0(0) <= \^sel0\(0);
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hcountd\(3 downto 0),
      O(3 downto 0) => \NLW__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_carry_i_1_n_0\,
      S(2) => \_carry_i_2_n_0\,
      S(1) => \_carry_i_3_n_0\,
      S(0) => \_carry_i_4_n_0\
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hcountd_reg[6]\(0),
      DI(2) => \_carry__0_i_2_n_0\,
      DI(1) => \obj_buff1_reg_n_0_[15]\,
      DI(0) => \^hcountd\(4),
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_carry__0_i_3_n_0\,
      S(2) => \_carry__0_i_4_n_0\,
      S(1) => \_carry__0_i_5_n_0\,
      S(0) => \_carry__0_i_6_n_0\
    );
\_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(7),
      I1 => hcountd_0(0),
      O => \_carry__0_i_2_n_0\
    );
\_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(7),
      I1 => hcountd_0(0),
      I2 => \obj_buff1_reg_n_0_[17]\,
      I3 => \^hcountd\(6),
      O => \_carry__0_i_3_n_0\
    );
\_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(7),
      I1 => hcountd_0(0),
      I2 => \obj_buff1_reg_n_0_[15]\,
      O => \_carry__0_i_4_n_0\
    );
\_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^hcountd\(5),
      I1 => \obj_buff1_reg_n_0_[15]\,
      O => \_carry__0_i_5_n_0\
    );
\_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff1_reg_n_0_[14]\,
      O => \_carry__0_i_6_n_0\
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \_carry__1_i_1_n_0\,
      DI(1) => \_carry__1_i_2_n_0\,
      DI(0) => \_carry__1_i_3_n_0\,
      O(3 downto 0) => \NLW__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \_carry__1_i_4_n_0\,
      S(2) => \_carry__1_i_5_n_0\,
      S(1) => \_carry__1_i_6_n_0\,
      S(0) => \_carry__1_i_7_n_0\
    );
\_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff1_reg_n_0_[19]\,
      O => \_carry__1_i_1_n_0\
    );
\_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hcountd\(7),
      I1 => \obj_buff1_reg_n_0_[18]\,
      O => \_carry__1_i_2_n_0\
    );
\_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hcountd\(6),
      I1 => \obj_buff1_reg_n_0_[17]\,
      O => \_carry__1_i_3_n_0\
    );
\_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff1_reg_n_0_[20]\,
      O => \_carry__1_i_4_n_0\
    );
\_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[19]\,
      I1 => \^hcountd\(8),
      I2 => \obj_buff1_reg_n_0_[20]\,
      I3 => \^hcountd\(9),
      O => \_carry__1_i_5_n_0\
    );
\_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[18]\,
      I1 => \^hcountd\(7),
      I2 => \obj_buff1_reg_n_0_[19]\,
      I3 => \^hcountd\(8),
      O => \_carry__1_i_6_n_0\
    );
\_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[17]\,
      I1 => \^hcountd\(6),
      I2 => \obj_buff1_reg_n_0_[18]\,
      I3 => \^hcountd\(7),
      O => \_carry__1_i_7_n_0\
    );
\_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(3),
      I1 => \obj_buff1_reg_n_0_[13]\,
      O => \_carry_i_1_n_0\
    );
\_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \^_rgb_pixel_reg[0]_23\(6),
      O => \_carry_i_2_n_0\
    );
\_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(1),
      I1 => \^_rgb_pixel_reg[0]_23\(5),
      O => \_carry_i_3_n_0\
    );
\_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \^_rgb_pixel_reg[0]_23\(4),
      O => \_carry_i_4_n_0\
    );
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_0\(3 downto 0),
      O(3 downto 0) => \NLW__inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \obj_buff1_reg_n_0_[5]\,
      DI(0) => \^_rgb_pixel_reg[0]_0\(4),
      O(3 downto 0) => \NLW__inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_3_n_0\,
      S(2) => \i__carry__0_i_4_n_0\,
      S(1) => \i__carry__0_i_5_n_0\,
      S(0) => \i__carry__0_i_6_n_0\
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW__inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \vcountd__0\(10),
      DI(1) => \i__carry__1_i_1_n_0\,
      DI(0) => \i__carry__1_i_2_n_0\,
      O(3 downto 0) => \NLW__inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_3_n_0\,
      S(1) => \i__carry__1_i_4_n_0\,
      S(0) => \i__carry__1_i_5_n_0\
    );
\_rgb_out[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_rgb_pixel_reg_n_0_[7]\,
      I1 => \^_rgb_out_reg[11]\(6),
      I2 => \^_rgb_out_reg[11]\(7),
      I3 => \^_rgb_out_reg[11]\(4),
      I4 => \^_rgb_out_reg[11]\(2),
      I5 => \_rgb_pixel_reg_n_0_[3]\,
      O => \_rgb_out[11]_i_13_n_0\
    );
\_rgb_out[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^_rgb_out_reg[11]\(5),
      I1 => \^_rgb_out_reg[11]\(1),
      I2 => \^_rgb_out_reg[11]\(3),
      I3 => \^_rgb_out_reg[11]\(0),
      I4 => \^_rgb_out_reg[11]\(9),
      I5 => \^_rgb_out_reg[11]\(8),
      O => \_rgb_out[11]_i_14_n_0\
    );
\_rgb_out[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_rgb_out[11]_i_13_n_0\,
      I1 => \_rgb_out[11]_i_14_n_0\,
      O => \^sel0\(0)
    );
\_rgb_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => \_rgb_pixel_reg[3]_4\,
      I3 => \^sel0\(0),
      I4 => \_rgb_pixel_reg_n_0_[3]\,
      I5 => nxt_rgb1,
      O => D(0)
    );
\_rgb_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => \_rgb_pixel_reg[7]_0\,
      I3 => \^sel0\(0),
      I4 => \_rgb_pixel_reg_n_0_[7]\,
      I5 => nxt_rgb1,
      O => D(1)
    );
\_rgb_pixel[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff3_reg[20]\(12),
      I2 => \obj_buff3_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel_reg[0]_7\(2)
    );
\_rgb_pixel[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff3_reg[20]\(10),
      I2 => \obj_buff3_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel_reg[0]_7\(1)
    );
\_rgb_pixel[0]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff3_reg[20]\(8),
      I2 => \obj_buff3_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel_reg[0]_7\(0)
    );
\_rgb_pixel[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[0]_i_31_n_0\
    );
\_rgb_pixel[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \obj_buff3_reg[20]\(7),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \obj_buff3_reg[20]\(6),
      O => \_rgb_pixel[0]_i_32_n_0\
    );
\_rgb_pixel[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \vcountd__0\(10),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \_rgb_pixel[0]_i_33_n_0\
    );
\_rgb_pixel[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff3_reg[20]\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      I4 => vcountd(0),
      I5 => \obj_buff3_reg[20]\(6),
      O => \_rgb_pixel[0]_i_34_n_0\
    );
\_rgb_pixel[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff3_reg[20]\(16),
      O => \_rgb_pixel[0]_i_36_n_0\
    );
\_rgb_pixel[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA15555555"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff3_reg[20]\(16),
      O => \_rgb_pixel[0]_i_38_n_0\
    );
\_rgb_pixel[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff3_reg[20]\(15),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(6),
      I4 => hcountd_0(0),
      I5 => \obj_buff3_reg[20]\(14),
      O => \_rgb_pixel[0]_i_39_n_0\
    );
\_rgb_pixel[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff3_reg[20]\(15),
      I2 => \obj_buff3_reg[20]\(14),
      I3 => \^hcountd\(7),
      O => \_rgb_pixel_reg[0]_3\(0)
    );
\_rgb_pixel[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff3_reg[20]\(16),
      O => \_rgb_pixel_reg[0]_11\(0)
    );
\_rgb_pixel[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff3_reg[20]\(7),
      I2 => \obj_buff3_reg[20]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[0]_5\(0)
    );
\_rgb_pixel[0]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[0]_25\(0)
    );
\_rgb_pixel[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff3_reg[20]\(4),
      I2 => \obj_buff3_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel_reg[0]_4\(2)
    );
\_rgb_pixel[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff3_reg[20]\(2),
      I2 => \obj_buff3_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel_reg[0]_4\(1)
    );
\_rgb_pixel[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff3_reg[20]\(0),
      I2 => \obj_buff3_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel_reg[0]_4\(0)
    );
\_rgb_pixel[0]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff3_reg[20]\(12),
      I2 => \obj_buff3_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[0]_i_93_n_0\
    );
\_rgb_pixel[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff3_reg[20]\(10),
      I2 => \obj_buff3_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[0]_i_94_n_0\
    );
\_rgb_pixel[0]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff3_reg[20]\(8),
      I2 => \obj_buff3_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[0]_i_95_n_0\
    );
\_rgb_pixel[0]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff3_reg[20]\(12),
      I2 => \obj_buff3_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[0]_i_97_n_0\
    );
\_rgb_pixel[0]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff3_reg[20]\(10),
      I2 => \obj_buff3_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[0]_i_98_n_0\
    );
\_rgb_pixel[0]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff3_reg[20]\(8),
      I2 => \obj_buff3_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[0]_i_99_n_0\
    );
\_rgb_pixel[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E2FFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_2__1_n_0\,
      I1 => \^address02_out\(2),
      I2 => \obj_buff1_reg[13]_1\,
      I3 => \^address02_out\(1),
      I4 => \hc_reg[3]_rep__4_2\,
      I5 => \^nxt_pixel1__2\,
      O => \_rgb_pixel[10]_i_1_n_0\
    );
\_rgb_pixel[10]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff4_reg[20]\(7),
      I2 => \obj_buff4_reg[20]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[1]_3\(0)
    );
\_rgb_pixel[10]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[1]_9\(0)
    );
\_rgb_pixel[10]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff4_reg[20]\(15),
      I2 => \obj_buff4_reg[20]\(14),
      I3 => \^hcountd\(7),
      O => \_rgb_pixel_reg[1]_2\(0)
    );
\_rgb_pixel[10]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff4_reg[20]\(16),
      O => \_rgb_pixel_reg[1]_7\(0)
    );
\_rgb_pixel[10]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff4_reg[20]\(16),
      O => \_rgb_pixel[10]_i_133_n_0\
    );
\_rgb_pixel[10]_i_135__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA15555555"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff4_reg[20]\(16),
      O => \_rgb_pixel[10]_i_135__0_n_0\
    );
\_rgb_pixel[10]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff4_reg[20]\(15),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(6),
      I4 => hcountd_0(0),
      I5 => \obj_buff4_reg[20]\(14),
      O => \_rgb_pixel[10]_i_136_n_0\
    );
\_rgb_pixel[10]_i_136__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff3_reg[20]_0\(4),
      I2 => \obj_buff3_reg[20]_0\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[10]_i_136__0_n_0\
    );
\_rgb_pixel[10]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff3_reg[20]_0\(2),
      I2 => \obj_buff3_reg[20]_0\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[10]_i_137_n_0\
    );
\_rgb_pixel[10]_i_138\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_138_n_0\
    );
\_rgb_pixel[10]_i_138__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff3_reg[20]_0\(0),
      I2 => \obj_buff3_reg[20]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[10]_i_138__0_n_0\
    );
\_rgb_pixel[10]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \obj_buff4_reg[20]\(7),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \obj_buff4_reg[20]\(6),
      O => \_rgb_pixel[10]_i_139_n_0\
    );
\_rgb_pixel[10]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff3_reg[20]_0\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff3_reg[20]_0\(5),
      O => \_rgb_pixel[10]_i_140_n_0\
    );
\_rgb_pixel[10]_i_140__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \vcountd__0\(10),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \_rgb_pixel[10]_i_140__0_n_0\
    );
\_rgb_pixel[10]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff4_reg[20]\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      I4 => vcountd(0),
      I5 => \obj_buff4_reg[20]\(6),
      O => \_rgb_pixel[10]_i_141_n_0\
    );
\_rgb_pixel[10]_i_141__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff3_reg[20]_0\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff3_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_141__0_n_0\
    );
\_rgb_pixel[10]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff3_reg[20]_0\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \obj_buff3_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_142_n_0\
    );
\_rgb_pixel[10]_i_144__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff3_reg[20]_0\(10),
      I2 => \obj_buff3_reg[20]_0\(11),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_144__0_n_0\
    );
\_rgb_pixel[10]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff3_reg[20]_0\(8),
      I2 => \obj_buff3_reg[20]_0\(9),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_145_n_0\
    );
\_rgb_pixel[10]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff3_reg[20]_0\(6),
      I2 => \obj_buff3_reg[20]_0\(7),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_146_n_0\
    );
\_rgb_pixel[10]_i_148__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff3_reg[20]_0\(10),
      I2 => \^hcountd\(5),
      I3 => \obj_buff3_reg[20]_0\(11),
      O => \_rgb_pixel[10]_i_148__0_n_0\
    );
\_rgb_pixel[10]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff3_reg[20]_0\(8),
      I2 => \^hcountd\(3),
      I3 => \obj_buff3_reg[20]_0\(9),
      O => \_rgb_pixel[10]_i_149_n_0\
    );
\_rgb_pixel[10]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff3_reg[20]_0\(6),
      I2 => \^hcountd\(1),
      I3 => \obj_buff3_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_150_n_0\
    );
\_rgb_pixel[10]_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff5_reg[20]_0\(14),
      O => \_rgb_pixel_reg[5]_19\(0)
    );
\_rgb_pixel[10]_i_176__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_176__0_n_0\
    );
\_rgb_pixel[10]_i_178__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_178__0_n_0\
    );
\_rgb_pixel[10]_i_181__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5554000"
    )
        port map (
      I0 => \obj_buff5_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[10]_i_181__0_n_0\
    );
\_rgb_pixel[10]_i_182__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \obj_buff5_reg[20]_0\(12),
      I1 => \obj_buff5_reg[20]_0\(13),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(8),
      O => \_rgb_pixel[10]_i_182__0_n_0\
    );
\_rgb_pixel[10]_i_183__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA9555"
    )
        port map (
      I0 => \obj_buff5_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[10]_i_183__0_n_0\
    );
\_rgb_pixel[10]_i_184__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \obj_buff5_reg[20]_0\(12),
      I1 => \^hcountd\(6),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(8),
      I4 => \obj_buff5_reg[20]_0\(13),
      O => \_rgb_pixel[10]_i_184__0_n_0\
    );
\_rgb_pixel[10]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff4_reg[20]\(12),
      I2 => \obj_buff4_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel_reg[1]_5\(2)
    );
\_rgb_pixel[10]_i_187__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[5]_23\(0)
    );
\_rgb_pixel[10]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff4_reg[20]\(10),
      I2 => \obj_buff4_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel_reg[1]_5\(1)
    );
\_rgb_pixel[10]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff4_reg[20]\(8),
      I2 => \obj_buff4_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel_reg[1]_5\(0)
    );
\_rgb_pixel[10]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff4_reg[20]\(12),
      I2 => \obj_buff4_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_191_n_0\
    );
\_rgb_pixel[10]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff4_reg[20]\(10),
      I2 => \obj_buff4_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_192_n_0\
    );
\_rgb_pixel[10]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff4_reg[20]\(8),
      I2 => \obj_buff4_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_193_n_0\
    );
\_rgb_pixel[10]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff4_reg[20]\(12),
      I2 => \obj_buff4_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_195_n_0\
    );
\_rgb_pixel[10]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff4_reg[20]\(10),
      I2 => \obj_buff4_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_196_n_0\
    );
\_rgb_pixel[10]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff4_reg[20]\(8),
      I2 => \obj_buff4_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_197_n_0\
    );
\_rgb_pixel[10]_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff4_reg[20]\(4),
      I2 => \obj_buff4_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel_reg[5]_5\(2)
    );
\_rgb_pixel[10]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff4_reg[20]\(2),
      I2 => \obj_buff4_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel_reg[5]_5\(1)
    );
\_rgb_pixel[10]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff4_reg[20]\(0),
      I2 => \obj_buff4_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel_reg[5]_5\(0)
    );
\_rgb_pixel[10]_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff5_reg[20]_0\(4),
      I2 => \obj_buff5_reg[20]_0\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[10]_i_219_n_0\
    );
\_rgb_pixel[10]_i_220__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff5_reg[20]_0\(2),
      I2 => \obj_buff5_reg[20]_0\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[10]_i_220__0_n_0\
    );
\_rgb_pixel[10]_i_221__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff5_reg[20]_0\(0),
      I2 => \obj_buff5_reg[20]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[10]_i_221__0_n_0\
    );
\_rgb_pixel[10]_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff5_reg[20]_0\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff5_reg[20]_0\(5),
      O => \_rgb_pixel[10]_i_223_n_0\
    );
\_rgb_pixel[10]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff5_reg[20]_0\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff5_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_224_n_0\
    );
\_rgb_pixel[10]_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff5_reg[20]_0\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \obj_buff5_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_225_n_0\
    );
\_rgb_pixel[10]_i_227__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff5_reg[20]_0\(10),
      I2 => \obj_buff5_reg[20]_0\(11),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_227__0_n_0\
    );
\_rgb_pixel[10]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff5_reg[20]_0\(8),
      I2 => \obj_buff5_reg[20]_0\(9),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_228_n_0\
    );
\_rgb_pixel[10]_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff5_reg[20]_0\(6),
      I2 => \obj_buff5_reg[20]_0\(7),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_229_n_0\
    );
\_rgb_pixel[10]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_23_n_0\
    );
\_rgb_pixel[10]_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff5_reg[20]_0\(10),
      I2 => \^hcountd\(5),
      I3 => \obj_buff5_reg[20]_0\(11),
      O => \_rgb_pixel[10]_i_231_n_0\
    );
\_rgb_pixel[10]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff5_reg[20]_0\(8),
      I2 => \^hcountd\(3),
      I3 => \obj_buff5_reg[20]_0\(9),
      O => \_rgb_pixel[10]_i_232_n_0\
    );
\_rgb_pixel[10]_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff5_reg[20]_0\(6),
      I2 => \^hcountd\(1),
      I3 => \obj_buff5_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_233_n_0\
    );
\_rgb_pixel[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \obj_buff1_reg[20]_0\(7),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \obj_buff1_reg[20]_0\(6),
      O => \_rgb_pixel[10]_i_24_n_0\
    );
\_rgb_pixel[10]_i_249\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_249_n_0\
    );
\_rgb_pixel[10]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \vcountd__0\(10),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \_rgb_pixel[10]_i_25_n_0\
    );
\_rgb_pixel[10]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \obj_buff7_reg[20]\(7),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \obj_buff7_reg[20]\(6),
      O => \_rgb_pixel[10]_i_250_n_0\
    );
\_rgb_pixel[10]_i_251\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \vcountd__0\(10),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \_rgb_pixel[10]_i_251_n_0\
    );
\_rgb_pixel[10]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff7_reg[20]\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      I4 => vcountd(0),
      I5 => \obj_buff7_reg[20]\(6),
      O => \_rgb_pixel[10]_i_252_n_0\
    );
\_rgb_pixel[10]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff7_reg[20]\(16),
      O => \_rgb_pixel[10]_i_254_n_0\
    );
\_rgb_pixel[10]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA15555555"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff7_reg[20]\(16),
      O => \_rgb_pixel[10]_i_256_n_0\
    );
\_rgb_pixel[10]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff7_reg[20]\(15),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(6),
      I4 => hcountd_0(0),
      I5 => \obj_buff7_reg[20]\(14),
      O => \_rgb_pixel[10]_i_257_n_0\
    );
\_rgb_pixel[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff1_reg[20]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      I4 => vcountd(0),
      I5 => \obj_buff1_reg[20]_0\(6),
      O => \_rgb_pixel[10]_i_26_n_0\
    );
\_rgb_pixel[10]_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff7_reg[20]\(15),
      I2 => \obj_buff7_reg[20]\(14),
      I3 => \^hcountd\(7),
      O => \_rgb_pixel_reg[5]_3\(0)
    );
\_rgb_pixel[10]_i_261\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff7_reg[20]\(16),
      O => \_rgb_pixel_reg[5]_13\(0)
    );
\_rgb_pixel[10]_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff7_reg[20]\(7),
      I2 => \obj_buff7_reg[20]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[5]_4\(0)
    );
\_rgb_pixel[10]_i_265\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[5]_21\(0)
    );
\_rgb_pixel[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff1_reg[20]_0\(16),
      O => \_rgb_pixel[10]_i_28_n_0\
    );
\_rgb_pixel[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA15555555"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff1_reg[20]_0\(16),
      O => \_rgb_pixel[10]_i_30_n_0\
    );
\_rgb_pixel[10]_i_303\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff8_reg[20]_0\(14),
      O => \_rgb_pixel_reg[6]_19\(0)
    );
\_rgb_pixel[10]_i_306\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff9_reg[20]\(15),
      I2 => \obj_buff9_reg[20]\(14),
      I3 => \^hcountd\(7),
      O => \_rgb_pixel_reg[5]_1\(0)
    );
\_rgb_pixel[10]_i_306__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_306__0_n_0\
    );
\_rgb_pixel[10]_i_307\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff9_reg[20]\(16),
      O => \_rgb_pixel_reg[5]_12\(0)
    );
\_rgb_pixel[10]_i_308__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_308__0_n_0\
    );
\_rgb_pixel[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff1_reg[20]_0\(15),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(6),
      I4 => hcountd_0(0),
      I5 => \obj_buff1_reg[20]_0\(14),
      O => \_rgb_pixel[10]_i_31_n_0\
    );
\_rgb_pixel[10]_i_310\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff9_reg[20]\(7),
      I2 => \obj_buff9_reg[20]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[5]_2\(0)
    );
\_rgb_pixel[10]_i_311\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5554000"
    )
        port map (
      I0 => \obj_buff8_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[10]_i_311_n_0\
    );
\_rgb_pixel[10]_i_311__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[5]_20\(0)
    );
\_rgb_pixel[10]_i_312__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \obj_buff8_reg[20]_0\(12),
      I1 => \obj_buff8_reg[20]_0\(13),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(8),
      O => \_rgb_pixel[10]_i_312__0_n_0\
    );
\_rgb_pixel[10]_i_313\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA9555"
    )
        port map (
      I0 => \obj_buff8_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[10]_i_313_n_0\
    );
\_rgb_pixel[10]_i_314\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_314_n_0\
    );
\_rgb_pixel[10]_i_314__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \obj_buff8_reg[20]_0\(12),
      I1 => \^hcountd\(6),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(8),
      I4 => \obj_buff8_reg[20]_0\(13),
      O => \_rgb_pixel[10]_i_314__0_n_0\
    );
\_rgb_pixel[10]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \obj_buff9_reg[20]\(7),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \obj_buff9_reg[20]\(6),
      O => \_rgb_pixel[10]_i_315_n_0\
    );
\_rgb_pixel[10]_i_316__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \vcountd__0\(10),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \_rgb_pixel[10]_i_316__0_n_0\
    );
\_rgb_pixel[10]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff9_reg[20]\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      I4 => vcountd(0),
      I5 => \obj_buff9_reg[20]\(6),
      O => \_rgb_pixel[10]_i_317_n_0\
    );
\_rgb_pixel[10]_i_317__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[6]_22\(0)
    );
\_rgb_pixel[10]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff9_reg[20]\(16),
      O => \_rgb_pixel[10]_i_319_n_0\
    );
\_rgb_pixel[10]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA15555555"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff9_reg[20]\(16),
      O => \_rgb_pixel[10]_i_321_n_0\
    );
\_rgb_pixel[10]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff9_reg[20]\(15),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(6),
      I4 => hcountd_0(0),
      I5 => \obj_buff9_reg[20]\(14),
      O => \_rgb_pixel[10]_i_322_n_0\
    );
\_rgb_pixel[10]_i_335\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff9_reg[20]_0\(14),
      O => \_rgb_pixel_reg[6]_20\(0)
    );
\_rgb_pixel[10]_i_338\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_338_n_0\
    );
\_rgb_pixel[10]_i_338__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_338__0_n_0\
    );
\_rgb_pixel[10]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \obj_buff8_reg[20]\(7),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \obj_buff8_reg[20]\(6),
      O => \_rgb_pixel[10]_i_339_n_0\
    );
\_rgb_pixel[10]_i_340\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \vcountd__0\(10),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \_rgb_pixel[10]_i_340_n_0\
    );
\_rgb_pixel[10]_i_340__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_340__0_n_0\
    );
\_rgb_pixel[10]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff8_reg[20]\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      I4 => vcountd(0),
      I5 => \obj_buff8_reg[20]\(6),
      O => \_rgb_pixel[10]_i_341_n_0\
    );
\_rgb_pixel[10]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff8_reg[20]\(16),
      O => \_rgb_pixel[10]_i_343_n_0\
    );
\_rgb_pixel[10]_i_343__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5554000"
    )
        port map (
      I0 => \obj_buff9_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[10]_i_343__0_n_0\
    );
\_rgb_pixel[10]_i_344__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \obj_buff9_reg[20]_0\(12),
      I1 => \obj_buff9_reg[20]_0\(13),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(8),
      O => \_rgb_pixel[10]_i_344__0_n_0\
    );
\_rgb_pixel[10]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA15555555"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff8_reg[20]\(16),
      O => \_rgb_pixel[10]_i_345_n_0\
    );
\_rgb_pixel[10]_i_345__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA9555"
    )
        port map (
      I0 => \obj_buff9_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[10]_i_345__0_n_0\
    );
\_rgb_pixel[10]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff8_reg[20]\(15),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(6),
      I4 => hcountd_0(0),
      I5 => \obj_buff8_reg[20]\(14),
      O => \_rgb_pixel[10]_i_346_n_0\
    );
\_rgb_pixel[10]_i_346__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \obj_buff9_reg[20]_0\(12),
      I1 => \^hcountd\(6),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(8),
      I4 => \obj_buff9_reg[20]_0\(13),
      O => \_rgb_pixel[10]_i_346__0_n_0\
    );
\_rgb_pixel[10]_i_349\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff8_reg[20]\(15),
      I2 => \obj_buff8_reg[20]\(14),
      I3 => \^hcountd\(7),
      O => \_rgb_pixel_reg[6]_0\(0)
    );
\_rgb_pixel[10]_i_349__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[6]_23\(0)
    );
\_rgb_pixel[10]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff1_reg[20]_0\(16),
      O => \_rgb_pixel_reg[10]_0\(1)
    );
\_rgb_pixel[10]_i_350\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff8_reg[20]\(16),
      O => \_rgb_pixel_reg[6]_14\(0)
    );
\_rgb_pixel[10]_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff8_reg[20]\(7),
      I2 => \obj_buff8_reg[20]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[6]_2\(0)
    );
\_rgb_pixel[10]_i_354__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[6]_21\(0)
    );
\_rgb_pixel[10]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff1_reg[20]_0\(15),
      I2 => \^hcountd\(7),
      I3 => \obj_buff1_reg[20]_0\(14),
      O => \_rgb_pixel_reg[10]_0\(0)
    );
\_rgb_pixel[10]_i_377\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff7_reg[20]\(4),
      I2 => \obj_buff7_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel_reg[6]_4\(2)
    );
\_rgb_pixel[10]_i_378\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff7_reg[20]\(2),
      I2 => \obj_buff7_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel_reg[6]_4\(1)
    );
\_rgb_pixel[10]_i_379\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff7_reg[20]\(0),
      I2 => \obj_buff7_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel_reg[6]_4\(0)
    );
\_rgb_pixel[10]_i_385\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff7_reg[20]\(12),
      I2 => \obj_buff7_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_385_n_0\
    );
\_rgb_pixel[10]_i_386\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff7_reg[20]\(10),
      I2 => \obj_buff7_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_386_n_0\
    );
\_rgb_pixel[10]_i_387\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff7_reg[20]\(8),
      I2 => \obj_buff7_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_387_n_0\
    );
\_rgb_pixel[10]_i_387__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff8_reg[20]_0\(4),
      I2 => \obj_buff8_reg[20]_0\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[10]_i_387__0_n_0\
    );
\_rgb_pixel[10]_i_388__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff8_reg[20]_0\(2),
      I2 => \obj_buff8_reg[20]_0\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[10]_i_388__0_n_0\
    );
\_rgb_pixel[10]_i_389\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff7_reg[20]\(12),
      I2 => \obj_buff7_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_389_n_0\
    );
\_rgb_pixel[10]_i_389__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff8_reg[20]_0\(0),
      I2 => \obj_buff8_reg[20]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[10]_i_389__0_n_0\
    );
\_rgb_pixel[10]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[10]_1\(1)
    );
\_rgb_pixel[10]_i_390\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff7_reg[20]\(10),
      I2 => \obj_buff7_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_390_n_0\
    );
\_rgb_pixel[10]_i_391\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff7_reg[20]\(8),
      I2 => \obj_buff7_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_391_n_0\
    );
\_rgb_pixel[10]_i_391__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff8_reg[20]_0\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff8_reg[20]_0\(5),
      O => \_rgb_pixel[10]_i_391__0_n_0\
    );
\_rgb_pixel[10]_i_392__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff8_reg[20]_0\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff8_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_392__0_n_0\
    );
\_rgb_pixel[10]_i_393__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff8_reg[20]_0\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \obj_buff8_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_393__0_n_0\
    );
\_rgb_pixel[10]_i_395__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff8_reg[20]_0\(10),
      I2 => \obj_buff8_reg[20]_0\(11),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_395__0_n_0\
    );
\_rgb_pixel[10]_i_396__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff8_reg[20]_0\(8),
      I2 => \obj_buff8_reg[20]_0\(9),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_396__0_n_0\
    );
\_rgb_pixel[10]_i_397\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff7_reg[20]\(12),
      I2 => \obj_buff7_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel_reg[5]_7\(2)
    );
\_rgb_pixel[10]_i_397__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff8_reg[20]_0\(6),
      I2 => \obj_buff8_reg[20]_0\(7),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_397__0_n_0\
    );
\_rgb_pixel[10]_i_398\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff7_reg[20]\(10),
      I2 => \obj_buff7_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel_reg[5]_7\(1)
    );
\_rgb_pixel[10]_i_399\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff7_reg[20]\(8),
      I2 => \obj_buff7_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel_reg[5]_7\(0)
    );
\_rgb_pixel[10]_i_399__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff8_reg[20]_0\(10),
      I2 => \^hcountd\(5),
      I3 => \obj_buff8_reg[20]_0\(11),
      O => \_rgb_pixel[10]_i_399__0_n_0\
    );
\_rgb_pixel[10]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_8_n_0\,
      I1 => \obj_buff1_reg_n_0_[3]\,
      I2 => Q(2),
      O => \^address02_out\(1)
    );
\_rgb_pixel[10]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff1_reg[20]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \obj_buff1_reg[20]_0\(6),
      O => \_rgb_pixel_reg[10]_1\(0)
    );
\_rgb_pixel[10]_i_400__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff8_reg[20]_0\(8),
      I2 => \^hcountd\(3),
      I3 => \obj_buff8_reg[20]_0\(9),
      O => \_rgb_pixel[10]_i_400__0_n_0\
    );
\_rgb_pixel[10]_i_401__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff8_reg[20]_0\(6),
      I2 => \^hcountd\(1),
      I3 => \obj_buff8_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_401__0_n_0\
    );
\_rgb_pixel[10]_i_441\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff9_reg[20]_0\(4),
      I2 => \obj_buff9_reg[20]_0\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[10]_i_441_n_0\
    );
\_rgb_pixel[10]_i_442\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff9_reg[20]_0\(2),
      I2 => \obj_buff9_reg[20]_0\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[10]_i_442_n_0\
    );
\_rgb_pixel[10]_i_443\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff9_reg[20]_0\(0),
      I2 => \obj_buff9_reg[20]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[10]_i_443_n_0\
    );
\_rgb_pixel[10]_i_445\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff9_reg[20]_0\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff9_reg[20]_0\(5),
      O => \_rgb_pixel[10]_i_445_n_0\
    );
\_rgb_pixel[10]_i_446\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff9_reg[20]_0\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff9_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_446_n_0\
    );
\_rgb_pixel[10]_i_447\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff9_reg[20]_0\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \obj_buff9_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_447_n_0\
    );
\_rgb_pixel[10]_i_449\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff9_reg[20]_0\(10),
      I2 => \obj_buff9_reg[20]_0\(11),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_449_n_0\
    );
\_rgb_pixel[10]_i_450\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff9_reg[20]_0\(8),
      I2 => \obj_buff9_reg[20]_0\(9),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_450_n_0\
    );
\_rgb_pixel[10]_i_451__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff9_reg[20]_0\(6),
      I2 => \obj_buff9_reg[20]_0\(7),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_451__0_n_0\
    );
\_rgb_pixel[10]_i_453__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff9_reg[20]_0\(10),
      I2 => \^hcountd\(5),
      I3 => \obj_buff9_reg[20]_0\(11),
      O => \_rgb_pixel[10]_i_453__0_n_0\
    );
\_rgb_pixel[10]_i_454__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff9_reg[20]_0\(8),
      I2 => \^hcountd\(3),
      I3 => \obj_buff9_reg[20]_0\(9),
      O => \_rgb_pixel[10]_i_454__0_n_0\
    );
\_rgb_pixel[10]_i_455__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff9_reg[20]_0\(6),
      I2 => \^hcountd\(1),
      I3 => \obj_buff9_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_455__0_n_0\
    );
\_rgb_pixel[10]_i_456\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff9_reg[20]\(12),
      I2 => \obj_buff9_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel_reg[5]_6\(2)
    );
\_rgb_pixel[10]_i_457\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff9_reg[20]\(10),
      I2 => \obj_buff9_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel_reg[5]_6\(1)
    );
\_rgb_pixel[10]_i_458\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff9_reg[20]\(8),
      I2 => \obj_buff9_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel_reg[5]_6\(0)
    );
\_rgb_pixel[10]_i_468\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff9_reg[20]\(4),
      I2 => \obj_buff9_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel_reg[6]_3\(2)
    );
\_rgb_pixel[10]_i_469\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff9_reg[20]\(2),
      I2 => \obj_buff9_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel_reg[6]_3\(1)
    );
\_rgb_pixel[10]_i_470\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff9_reg[20]\(0),
      I2 => \obj_buff9_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel_reg[6]_3\(0)
    );
\_rgb_pixel[10]_i_476\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff9_reg[20]\(12),
      I2 => \obj_buff9_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_476_n_0\
    );
\_rgb_pixel[10]_i_477\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff9_reg[20]\(10),
      I2 => \obj_buff9_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_477_n_0\
    );
\_rgb_pixel[10]_i_478\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff9_reg[20]\(8),
      I2 => \obj_buff9_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_478_n_0\
    );
\_rgb_pixel[10]_i_480\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff9_reg[20]\(12),
      I2 => \obj_buff9_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_480_n_0\
    );
\_rgb_pixel[10]_i_481\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff9_reg[20]\(10),
      I2 => \obj_buff9_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_481_n_0\
    );
\_rgb_pixel[10]_i_482\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff9_reg[20]\(8),
      I2 => \obj_buff9_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_482_n_0\
    );
\_rgb_pixel[10]_i_500\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff8_reg[20]\(4),
      I2 => \obj_buff8_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel_reg[6]_1\(2)
    );
\_rgb_pixel[10]_i_501\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff8_reg[20]\(2),
      I2 => \obj_buff8_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel_reg[6]_1\(1)
    );
\_rgb_pixel[10]_i_502\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff8_reg[20]\(0),
      I2 => \obj_buff8_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel_reg[6]_1\(0)
    );
\_rgb_pixel[10]_i_508\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff8_reg[20]\(12),
      I2 => \obj_buff8_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_508_n_0\
    );
\_rgb_pixel[10]_i_509\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff8_reg[20]\(10),
      I2 => \obj_buff8_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_509_n_0\
    );
\_rgb_pixel[10]_i_510\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff8_reg[20]\(8),
      I2 => \obj_buff8_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_510_n_0\
    );
\_rgb_pixel[10]_i_512\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff8_reg[20]\(12),
      I2 => \obj_buff8_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_512_n_0\
    );
\_rgb_pixel[10]_i_513\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff8_reg[20]\(10),
      I2 => \obj_buff8_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_513_n_0\
    );
\_rgb_pixel[10]_i_514\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff8_reg[20]\(8),
      I2 => \obj_buff8_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_514_n_0\
    );
\_rgb_pixel[10]_i_520\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff8_reg[20]\(12),
      I2 => \obj_buff8_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel_reg[6]_6\(2)
    );
\_rgb_pixel[10]_i_521\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff8_reg[20]\(10),
      I2 => \obj_buff8_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel_reg[6]_6\(1)
    );
\_rgb_pixel[10]_i_522\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff8_reg[20]\(8),
      I2 => \obj_buff8_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel_reg[6]_6\(0)
    );
\_rgb_pixel[10]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff1_reg[20]_0\(4),
      I2 => \obj_buff1_reg[20]_0\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel_reg[5]_0\(2)
    );
\_rgb_pixel[10]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff1_reg[20]_0\(2),
      I2 => \obj_buff1_reg[20]_0\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel_reg[5]_0\(1)
    );
\_rgb_pixel[10]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff1_reg[20]_0\(0),
      I2 => \obj_buff1_reg[20]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel_reg[5]_0\(0)
    );
\_rgb_pixel[10]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(4),
      I1 => \hc_reg[0]_rep\,
      I2 => \^_rgb_pixel_reg[0]_23\(5),
      I3 => \hc_reg[1]_rep__15\,
      I4 => \hc_reg[0]_rep_0\(0),
      I5 => \^address02_out\(0),
      O => \_rgb_pixel_reg[10]_3\
    );
\_rgb_pixel[10]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff1_reg[20]_0\(12),
      I2 => \obj_buff1_reg[20]_0\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_73_n_0\
    );
\_rgb_pixel[10]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff1_reg[20]_0\(10),
      I2 => \obj_buff1_reg[20]_0\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_74_n_0\
    );
\_rgb_pixel[10]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff1_reg[20]_0\(8),
      I2 => \obj_buff1_reg[20]_0\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_75_n_0\
    );
\_rgb_pixel[10]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff1_reg[20]_0\(12),
      I2 => \obj_buff1_reg[20]_0\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[10]_i_77_n_0\
    );
\_rgb_pixel[10]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff1_reg[20]_0\(10),
      I2 => \obj_buff1_reg[20]_0\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[10]_i_78_n_0\
    );
\_rgb_pixel[10]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff1_reg[20]_0\(8),
      I2 => \obj_buff1_reg[20]_0\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[10]_i_79_n_0\
    );
\_rgb_pixel[10]_i_83__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff3_reg[20]_0\(14),
      O => \_rgb_pixel_reg[5]_18\(0)
    );
\_rgb_pixel[10]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff1_reg[20]_0\(12),
      I2 => \obj_buff1_reg[20]_0\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel_reg[10]_2\(2)
    );
\_rgb_pixel[10]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff1_reg[20]_0\(10),
      I2 => \obj_buff1_reg[20]_0\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel_reg[10]_2\(1)
    );
\_rgb_pixel[10]_i_86__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_86__0_n_0\
    );
\_rgb_pixel[10]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff1_reg[20]_0\(8),
      I2 => \obj_buff1_reg[20]_0\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel_reg[10]_2\(0)
    );
\_rgb_pixel[10]_i_88__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[10]_i_88__0_n_0\
    );
\_rgb_pixel[10]_i_91__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5554000"
    )
        port map (
      I0 => \obj_buff3_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[10]_i_91__0_n_0\
    );
\_rgb_pixel[10]_i_92__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \obj_buff3_reg[20]_0\(12),
      I1 => \obj_buff3_reg[20]_0\(13),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(8),
      O => \_rgb_pixel[10]_i_92__0_n_0\
    );
\_rgb_pixel[10]_i_93__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA9555"
    )
        port map (
      I0 => \obj_buff3_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[10]_i_93__0_n_0\
    );
\_rgb_pixel[10]_i_94__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \obj_buff3_reg[20]_0\(12),
      I1 => \^hcountd\(6),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(8),
      I4 => \obj_buff3_reg[20]_0\(13),
      O => \_rgb_pixel[10]_i_94__0_n_0\
    );
\_rgb_pixel[10]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[5]_22\(0)
    );
\_rgb_pixel[11]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff2_reg[20]_0\(4),
      I2 => \obj_buff2_reg[20]_0\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[11]_i_105_n_0\
    );
\_rgb_pixel[11]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff2_reg[20]_0\(2),
      I2 => \obj_buff2_reg[20]_0\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[11]_i_106_n_0\
    );
\_rgb_pixel[11]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff2_reg[20]_0\(0),
      I2 => \obj_buff2_reg[20]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[11]_i_107_n_0\
    );
\_rgb_pixel[11]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff2_reg[20]_0\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff2_reg[20]_0\(5),
      O => \_rgb_pixel[11]_i_109_n_0\
    );
\_rgb_pixel[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CFCF3014555514"
    )
        port map (
      I0 => \^address02_out\(0),
      I1 => \hc_reg[0]_rep\,
      I2 => \^_rgb_pixel_reg[0]_23\(4),
      I3 => \hc_reg[10]\(1),
      I4 => \^_rgb_pixel_reg[0]_23\(5),
      I5 => \hc_reg[0]_rep_0\(0),
      O => \_rgb_pixel[11]_i_11_n_0\
    );
\_rgb_pixel[11]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff2_reg[20]_0\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff2_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_110_n_0\
    );
\_rgb_pixel[11]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff2_reg[20]_0\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \obj_buff2_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_111_n_0\
    );
\_rgb_pixel[11]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff2_reg[20]_0\(10),
      I2 => \obj_buff2_reg[20]_0\(11),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[11]_i_113_n_0\
    );
\_rgb_pixel[11]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff2_reg[20]_0\(8),
      I2 => \obj_buff2_reg[20]_0\(9),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[11]_i_114_n_0\
    );
\_rgb_pixel[11]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff2_reg[20]_0\(6),
      I2 => \obj_buff2_reg[20]_0\(7),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[11]_i_115_n_0\
    );
\_rgb_pixel[11]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff2_reg[20]_0\(10),
      I2 => \^hcountd\(5),
      I3 => \obj_buff2_reg[20]_0\(11),
      O => \_rgb_pixel[11]_i_117_n_0\
    );
\_rgb_pixel[11]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff2_reg[20]_0\(8),
      I2 => \^hcountd\(3),
      I3 => \obj_buff2_reg[20]_0\(9),
      O => \_rgb_pixel[11]_i_118_n_0\
    );
\_rgb_pixel[11]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff2_reg[20]_0\(6),
      I2 => \^hcountd\(1),
      I3 => \obj_buff2_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_119_n_0\
    );
\_rgb_pixel[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff1_reg[20]_1\(14),
      O => \_rgb_pixel_reg[0]_18\(0)
    );
\_rgb_pixel[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_2__1_n_0\,
      I1 => \^address02_out\(2),
      I2 => \obj_buff1_reg[3]_1\,
      I3 => \^nxt_pixel1__2\,
      O => \_rgb_pixel[11]_i_1__0_n_0\
    );
\_rgb_pixel[11]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[11]_i_22_n_0\
    );
\_rgb_pixel[11]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[11]_i_24_n_0\
    );
\_rgb_pixel[11]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5554000"
    )
        port map (
      I0 => \obj_buff1_reg[20]_1\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[11]_i_27_n_0\
    );
\_rgb_pixel[11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \obj_buff1_reg[20]_1\(12),
      I1 => \obj_buff1_reg[20]_1\(13),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(8),
      O => \_rgb_pixel[11]_i_28_n_0\
    );
\_rgb_pixel[11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA9555"
    )
        port map (
      I0 => \obj_buff1_reg[20]_1\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[11]_i_29_n_0\
    );
\_rgb_pixel[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_6_n_0\,
      I1 => \^address00_out\(2),
      I2 => \obj_buff1_reg[10]_0\,
      I3 => \^address02_out\(1),
      I4 => \hc_reg[3]_rep__4\,
      O => \_rgb_pixel[11]_i_2__1_n_0\
    );
\_rgb_pixel[11]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \obj_buff1_reg[20]_1\(12),
      I1 => \^hcountd\(6),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(8),
      I4 => \obj_buff1_reg[20]_1\(13),
      O => \_rgb_pixel[11]_i_30_n_0\
    );
\_rgb_pixel[11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[0]_26\(0)
    );
\_rgb_pixel[11]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[11]_i_34_n_0\
    );
\_rgb_pixel[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \obj_buff2_reg[20]\(7),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \obj_buff2_reg[20]\(6),
      O => \_rgb_pixel[11]_i_35_n_0\
    );
\_rgb_pixel[11]_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \vcountd__0\(10),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \_rgb_pixel[11]_i_36__0_n_0\
    );
\_rgb_pixel[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff2_reg[20]\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      I4 => vcountd(0),
      I5 => \obj_buff2_reg[20]\(6),
      O => \_rgb_pixel[11]_i_37_n_0\
    );
\_rgb_pixel[11]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff2_reg[20]_0\(14),
      O => \_rgb_pixel_reg[0]_21\(0)
    );
\_rgb_pixel[11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff2_reg[20]\(16),
      O => \_rgb_pixel[11]_i_39_n_0\
    );
\_rgb_pixel[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_8_n_0\,
      I1 => Q(2),
      I2 => \obj_buff1_reg_n_0_[3]\,
      I3 => \obj_buff1_reg_n_0_[4]\,
      I4 => Q(3),
      O => \^address02_out\(2)
    );
\_rgb_pixel[11]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[11]_i_41_n_0\
    );
\_rgb_pixel[11]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA15555555"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff2_reg[20]\(16),
      O => \_rgb_pixel[11]_i_41__0_n_0\
    );
\_rgb_pixel[11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff2_reg[20]\(15),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(6),
      I4 => hcountd_0(0),
      I5 => \obj_buff2_reg[20]\(14),
      O => \_rgb_pixel[11]_i_42_n_0\
    );
\_rgb_pixel[11]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[11]_i_43_n_0\
    );
\_rgb_pixel[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff2_reg[20]\(15),
      I2 => \obj_buff2_reg[20]\(14),
      I3 => \^hcountd\(7),
      O => \_rgb_pixel_reg[1]_1\(0)
    );
\_rgb_pixel[11]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff2_reg[20]\(16),
      O => \_rgb_pixel_reg[1]_6\(0)
    );
\_rgb_pixel[11]_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5554000"
    )
        port map (
      I0 => \obj_buff2_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[11]_i_46__0_n_0\
    );
\_rgb_pixel[11]_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \obj_buff2_reg[20]_0\(12),
      I1 => \obj_buff2_reg[20]_0\(13),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(8),
      O => \_rgb_pixel[11]_i_47__0_n_0\
    );
\_rgb_pixel[11]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA9555"
    )
        port map (
      I0 => \obj_buff2_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[11]_i_48_n_0\
    );
\_rgb_pixel[11]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff2_reg[20]\(7),
      I2 => \obj_buff2_reg[20]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[1]_0\(0)
    );
\_rgb_pixel[11]_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \obj_buff2_reg[20]_0\(12),
      I1 => \^hcountd\(6),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(8),
      I4 => \obj_buff2_reg[20]_0\(13),
      O => \_rgb_pixel[11]_i_49__0_n_0\
    );
\_rgb_pixel[11]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[1]_8\(0)
    );
\_rgb_pixel[11]_i_52__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[0]_29\(0)
    );
\_rgb_pixel[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \nxt_pixel3__34\,
      I1 => \_carry__1_n_0\,
      I2 => nxt_pixel41_in,
      I3 => \_inferred__0/i__carry__1_n_1\,
      O => \^nxt_pixel1__2\
    );
\_rgb_pixel[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_11_n_0\,
      I1 => \vc_reg[0]_rep_0\(0),
      I2 => \hc_reg[0]_rep_2\,
      I3 => \^address02_out\(0),
      I4 => \hc_reg[0]_rep_3\,
      I5 => \^address00_out\(1),
      O => \_rgb_pixel[11]_i_6_n_0\
    );
\_rgb_pixel[11]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff2_reg[20]\(4),
      I2 => \obj_buff2_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[11]_i_65_n_0\
    );
\_rgb_pixel[11]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff2_reg[20]\(2),
      I2 => \obj_buff2_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[11]_i_66_n_0\
    );
\_rgb_pixel[11]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff2_reg[20]\(0),
      I2 => \obj_buff2_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[11]_i_67_n_0\
    );
\_rgb_pixel[11]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff2_reg[20]\(4),
      I2 => \obj_buff2_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[11]_i_69_n_0\
    );
\_rgb_pixel[11]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff2_reg[20]\(2),
      I2 => \obj_buff2_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[11]_i_70_n_0\
    );
\_rgb_pixel[11]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff2_reg[20]\(0),
      I2 => \obj_buff2_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[11]_i_71_n_0\
    );
\_rgb_pixel[11]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff2_reg[20]\(12),
      I2 => \obj_buff2_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel_reg[6]_5\(2)
    );
\_rgb_pixel[11]_i_73__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff1_reg[20]_1\(4),
      I2 => \obj_buff1_reg[20]_1\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[11]_i_73__0_n_0\
    );
\_rgb_pixel[11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff2_reg[20]\(10),
      I2 => \obj_buff2_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel_reg[6]_5\(1)
    );
\_rgb_pixel[11]_i_74__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff1_reg[20]_1\(2),
      I2 => \obj_buff1_reg[20]_1\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[11]_i_74__0_n_0\
    );
\_rgb_pixel[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff2_reg[20]\(8),
      I2 => \obj_buff2_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel_reg[6]_5\(0)
    );
\_rgb_pixel[11]_i_75__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff1_reg[20]_1\(0),
      I2 => \obj_buff1_reg[20]_1\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[11]_i_75__0_n_0\
    );
\_rgb_pixel[11]_i_77__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff1_reg[20]_1\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff1_reg[20]_1\(5),
      O => \_rgb_pixel[11]_i_77__0_n_0\
    );
\_rgb_pixel[11]_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff1_reg[20]_1\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff1_reg[20]_1\(3),
      O => \_rgb_pixel[11]_i_78__0_n_0\
    );
\_rgb_pixel[11]_i_79__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff1_reg[20]_1\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \obj_buff1_reg[20]_1\(1),
      O => \_rgb_pixel[11]_i_79__0_n_0\
    );
\_rgb_pixel[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(2),
      I1 => Q(1),
      I2 => \vc_reg[0]_rep__0\,
      I3 => \^_rgb_pixel_reg[0]_23\(0),
      I4 => Q(0),
      I5 => \^_rgb_pixel_reg[0]_23\(1),
      O => \_rgb_pixel[11]_i_8_n_0\
    );
\_rgb_pixel[11]_i_81__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff1_reg[20]_1\(10),
      I2 => \obj_buff1_reg[20]_1\(11),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[11]_i_81__0_n_0\
    );
\_rgb_pixel[11]_i_82__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff1_reg[20]_1\(8),
      I2 => \obj_buff1_reg[20]_1\(9),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[11]_i_82__0_n_0\
    );
\_rgb_pixel[11]_i_83__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff1_reg[20]_1\(6),
      I2 => \obj_buff1_reg[20]_1\(7),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[11]_i_83__0_n_0\
    );
\_rgb_pixel[11]_i_85__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff1_reg[20]_1\(10),
      I2 => \^hcountd\(5),
      I3 => \obj_buff1_reg[20]_1\(11),
      O => \_rgb_pixel[11]_i_85__0_n_0\
    );
\_rgb_pixel[11]_i_86__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff1_reg[20]_1\(8),
      I2 => \^hcountd\(3),
      I3 => \obj_buff1_reg[20]_1\(9),
      O => \_rgb_pixel[11]_i_86__0_n_0\
    );
\_rgb_pixel[11]_i_87__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff1_reg[20]_1\(6),
      I2 => \^hcountd\(1),
      I3 => \obj_buff1_reg[20]_1\(7),
      O => \_rgb_pixel[11]_i_87__0_n_0\
    );
\_rgb_pixel[11]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff2_reg[20]\(4),
      I2 => \obj_buff2_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel_reg[1]_4\(2)
    );
\_rgb_pixel[11]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff2_reg[20]\(2),
      I2 => \obj_buff2_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel_reg[1]_4\(1)
    );
\_rgb_pixel[11]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff2_reg[20]\(0),
      I2 => \obj_buff2_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel_reg[1]_4\(0)
    );
\_rgb_pixel[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => \^address00_out\(2),
      I1 => \vc_reg[0]_rep_3\,
      I2 => \^address00_out\(1),
      I3 => \^address02_out\(1),
      I4 => \^address02_out\(2),
      I5 => \hc_reg[3]_rep__4_0\,
      O => p_0_out(1)
    );
\_rgb_pixel[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \_rgb_pixel[1]_i_6__1_n_0\,
      I1 => \hc_reg[3]_rep__4_1\,
      I2 => \obj_buff1_reg_n_0_[13]\,
      I3 => \obj_buff1_reg_n_0_[14]\,
      I4 => \hc_reg[4]_rep__12\,
      O => \^address00_out\(2)
    );
\_rgb_pixel[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \_rgb_pixel[1]_i_6__1_n_0\,
      I1 => \obj_buff1_reg_n_0_[13]\,
      I2 => \hc_reg[3]_rep__4_1\,
      O => \^address00_out\(1)
    );
\_rgb_pixel[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(6),
      I1 => \hc_reg[2]_rep__0\,
      I2 => \hc_reg[0]_rep__5\,
      I3 => \^_rgb_pixel_reg[0]_23\(4),
      I4 => \hc_reg[1]_rep__9\,
      I5 => \^_rgb_pixel_reg[0]_23\(5),
      O => \_rgb_pixel[1]_i_6__1_n_0\
    );
\_rgb_pixel[2]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff10_reg[20]\(12),
      I2 => \obj_buff10_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel_reg[2]_3\(2)
    );
\_rgb_pixel[2]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff10_reg[20]\(10),
      I2 => \obj_buff10_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel_reg[2]_3\(1)
    );
\_rgb_pixel[2]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff10_reg[20]\(8),
      I2 => \obj_buff10_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel_reg[2]_3\(0)
    );
\_rgb_pixel[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff10_reg[20]\(16),
      O => \_rgb_pixel[2]_i_60_n_0\
    );
\_rgb_pixel[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA15555555"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff10_reg[20]\(16),
      O => \_rgb_pixel[2]_i_62_n_0\
    );
\_rgb_pixel[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff10_reg[20]\(15),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(6),
      I4 => hcountd_0(0),
      I5 => \obj_buff10_reg[20]\(14),
      O => \_rgb_pixel[2]_i_63_n_0\
    );
\_rgb_pixel[2]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[2]_i_65_n_0\
    );
\_rgb_pixel[2]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \obj_buff10_reg[20]\(7),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \obj_buff10_reg[20]\(6),
      O => \_rgb_pixel[2]_i_66_n_0\
    );
\_rgb_pixel[2]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \vcountd__0\(10),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \_rgb_pixel[2]_i_67_n_0\
    );
\_rgb_pixel[2]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff10_reg[20]\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      I4 => vcountd(0),
      I5 => \obj_buff10_reg[20]\(6),
      O => \_rgb_pixel[2]_i_68_n_0\
    );
\_rgb_pixel[2]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff10_reg[20]\(7),
      I2 => \obj_buff10_reg[20]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[2]_2\(0)
    );
\_rgb_pixel[2]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[2]_7\(0)
    );
\_rgb_pixel[2]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff10_reg[20]\(15),
      I2 => \obj_buff10_reg[20]\(14),
      I3 => \^hcountd\(7),
      O => \_rgb_pixel_reg[2]_0\(0)
    );
\_rgb_pixel[2]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff10_reg[20]\(16),
      O => \_rgb_pixel_reg[2]_6\(0)
    );
\_rgb_pixel[2]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff10_reg[20]\(12),
      I2 => \obj_buff10_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[2]_i_89_n_0\
    );
\_rgb_pixel[2]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff10_reg[20]\(10),
      I2 => \obj_buff10_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[2]_i_90_n_0\
    );
\_rgb_pixel[2]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff10_reg[20]\(8),
      I2 => \obj_buff10_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[2]_i_91_n_0\
    );
\_rgb_pixel[2]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff10_reg[20]\(12),
      I2 => \obj_buff10_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[2]_i_93_n_0\
    );
\_rgb_pixel[2]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff10_reg[20]\(10),
      I2 => \obj_buff10_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[2]_i_94_n_0\
    );
\_rgb_pixel[2]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff10_reg[20]\(8),
      I2 => \obj_buff10_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[2]_i_95_n_0\
    );
\_rgb_pixel[2]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff10_reg[20]\(4),
      I2 => \obj_buff10_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel_reg[2]_1\(2)
    );
\_rgb_pixel[2]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff10_reg[20]\(2),
      I2 => \obj_buff10_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel_reg[2]_1\(1)
    );
\_rgb_pixel[2]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff10_reg[20]\(0),
      I2 => \obj_buff10_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel_reg[2]_1\(0)
    );
\_rgb_pixel[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff7_reg[20]_0\(14),
      O => \_rgb_pixel_reg[3]_2\(0)
    );
\_rgb_pixel[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => p_0_out(3),
      I1 => \_inferred__0/i__carry__1_n_1\,
      I2 => nxt_pixel41_in,
      I3 => \_carry__1_n_0\,
      I4 => \nxt_pixel3__34\,
      O => \_rgb_pixel[3]_i_1__1_n_0\
    );
\_rgb_pixel[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[3]_i_21_n_0\
    );
\_rgb_pixel[3]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[3]_i_23_n_0\
    );
\_rgb_pixel[3]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5554000"
    )
        port map (
      I0 => \obj_buff7_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[3]_i_26_n_0\
    );
\_rgb_pixel[3]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \obj_buff7_reg[20]_0\(12),
      I1 => \obj_buff7_reg[20]_0\(13),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(8),
      O => \_rgb_pixel[3]_i_27_n_0\
    );
\_rgb_pixel[3]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA9555"
    )
        port map (
      I0 => \obj_buff7_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[3]_i_28_n_0\
    );
\_rgb_pixel[3]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \obj_buff7_reg[20]_0\(12),
      I1 => \^hcountd\(6),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(8),
      I4 => \obj_buff7_reg[20]_0\(13),
      O => \_rgb_pixel[3]_i_29_n_0\
    );
\_rgb_pixel[3]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[3]_3\(0)
    );
\_rgb_pixel[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_6_n_0\,
      I1 => \^address00_out\(2),
      I2 => \vc_reg[0]_rep_2\,
      I3 => \^address00_out\(1),
      I4 => \^address02_out\(1),
      I5 => \hc_reg[3]_rep__4\,
      O => \_rgb_pixel[3]_i_3__1_n_0\
    );
\_rgb_pixel[3]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff7_reg[20]_0\(4),
      I2 => \obj_buff7_reg[20]_0\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[3]_i_45_n_0\
    );
\_rgb_pixel[3]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff7_reg[20]_0\(2),
      I2 => \obj_buff7_reg[20]_0\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[3]_i_46_n_0\
    );
\_rgb_pixel[3]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff7_reg[20]_0\(0),
      I2 => \obj_buff7_reg[20]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[3]_i_47_n_0\
    );
\_rgb_pixel[3]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff7_reg[20]_0\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff7_reg[20]_0\(5),
      O => \_rgb_pixel[3]_i_49_n_0\
    );
\_rgb_pixel[3]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff7_reg[20]_0\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff7_reg[20]_0\(3),
      O => \_rgb_pixel[3]_i_50_n_0\
    );
\_rgb_pixel[3]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff7_reg[20]_0\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \obj_buff7_reg[20]_0\(1),
      O => \_rgb_pixel[3]_i_51_n_0\
    );
\_rgb_pixel[3]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff7_reg[20]_0\(10),
      I2 => \obj_buff7_reg[20]_0\(11),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[3]_i_53_n_0\
    );
\_rgb_pixel[3]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff7_reg[20]_0\(8),
      I2 => \obj_buff7_reg[20]_0\(9),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[3]_i_54_n_0\
    );
\_rgb_pixel[3]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff7_reg[20]_0\(6),
      I2 => \obj_buff7_reg[20]_0\(7),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[3]_i_55_n_0\
    );
\_rgb_pixel[3]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff7_reg[20]_0\(10),
      I2 => \^hcountd\(5),
      I3 => \obj_buff7_reg[20]_0\(11),
      O => \_rgb_pixel[3]_i_57_n_0\
    );
\_rgb_pixel[3]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff7_reg[20]_0\(8),
      I2 => \^hcountd\(3),
      I3 => \obj_buff7_reg[20]_0\(9),
      O => \_rgb_pixel[3]_i_58_n_0\
    );
\_rgb_pixel[3]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff7_reg[20]_0\(6),
      I2 => \^hcountd\(1),
      I3 => \obj_buff7_reg[20]_0\(7),
      O => \_rgb_pixel[3]_i_59_n_0\
    );
\_rgb_pixel[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447447EFFE2AA2"
    )
        port map (
      I0 => \^address02_out\(0),
      I1 => \vc_reg[0]_rep_1\,
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[0]_23\(4),
      I4 => \^address00_out\(0),
      I5 => \hc_reg[0]_rep_0\(0),
      O => \_rgb_pixel[5]_i_10_n_0\
    );
\_rgb_pixel[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2CCE2FFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_2__1_n_0\,
      I1 => \^address02_out\(1),
      I2 => \_rgb_pixel_reg[5]_i_2_n_0\,
      I3 => \^address02_out\(2),
      I4 => \_rgb_pixel[5]_i_3__1_n_0\,
      I5 => \^nxt_pixel1__2\,
      O => \_rgb_pixel[5]_i_1__0_n_0\
    );
\_rgb_pixel[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFD"
    )
        port map (
      I0 => \^address00_out\(2),
      I1 => \vc_reg[0]_rep_0\(0),
      I2 => \^address00_out\(0),
      I3 => \hc_reg[0]_rep_0\(0),
      I4 => \^address02_out\(0),
      I5 => \^address00_out\(1),
      O => \_rgb_pixel[5]_i_3__1_n_0\
    );
\_rgb_pixel[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDF00FFFFFFFF"
    )
        port map (
      I0 => \^address02_out\(0),
      I1 => \hc_reg[2]\,
      I2 => \hc_reg[0]_rep_1\,
      I3 => \^address00_out\(1),
      I4 => \_rgb_pixel[5]_i_10_n_0\,
      I5 => \vc_reg[0]_rep_0\(0),
      O => \_rgb_pixel[5]_i_5__0_n_0\
    );
\_rgb_pixel[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(4),
      I1 => \hc_reg[0]_rep\,
      I2 => \^_rgb_pixel_reg[0]_23\(5),
      I3 => \hc_reg[10]\(1),
      O => \^address00_out\(0)
    );
\_rgb_pixel[5]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(0),
      I1 => \vc_reg[0]_rep\,
      I2 => \^_rgb_pixel_reg[0]_23\(1),
      I3 => Q(0),
      O => \^address02_out\(0)
    );
\_rgb_pixel[6]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff6_reg[20]\(0),
      I2 => \obj_buff6_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel_reg[4]_1\(0)
    );
\_rgb_pixel[6]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff6_reg[20]\(12),
      I2 => \obj_buff6_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[6]_i_106_n_0\
    );
\_rgb_pixel[6]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff6_reg[20]\(10),
      I2 => \obj_buff6_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[6]_i_107_n_0\
    );
\_rgb_pixel[6]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff6_reg[20]\(8),
      I2 => \obj_buff6_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[6]_i_108_n_0\
    );
\_rgb_pixel[6]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff6_reg[20]\(12),
      I2 => \obj_buff6_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[6]_i_110_n_0\
    );
\_rgb_pixel[6]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff6_reg[20]\(10),
      I2 => \obj_buff6_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[6]_i_111_n_0\
    );
\_rgb_pixel[6]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff6_reg[20]\(8),
      I2 => \obj_buff6_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[6]_i_112_n_0\
    );
\_rgb_pixel[6]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff6_reg[20]\(12),
      I2 => \obj_buff6_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel_reg[4]_4\(2)
    );
\_rgb_pixel[6]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff6_reg[20]\(10),
      I2 => \obj_buff6_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel_reg[4]_4\(1)
    );
\_rgb_pixel[6]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff6_reg[20]\(8),
      I2 => \obj_buff6_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel_reg[4]_4\(0)
    );
\_rgb_pixel[6]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff5_reg[20]\(4),
      I2 => \obj_buff5_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel_reg[4]_3\(2)
    );
\_rgb_pixel[6]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff5_reg[20]\(2),
      I2 => \obj_buff5_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel_reg[4]_3\(1)
    );
\_rgb_pixel[6]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff5_reg[20]\(0),
      I2 => \obj_buff5_reg[20]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel_reg[4]_3\(0)
    );
\_rgb_pixel[6]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff5_reg[20]\(12),
      I2 => \obj_buff5_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[6]_i_138_n_0\
    );
\_rgb_pixel[6]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff5_reg[20]\(10),
      I2 => \obj_buff5_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[6]_i_139_n_0\
    );
\_rgb_pixel[6]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff5_reg[20]\(8),
      I2 => \obj_buff5_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[6]_i_140_n_0\
    );
\_rgb_pixel[6]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff5_reg[20]\(12),
      I2 => \obj_buff5_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[6]_i_142_n_0\
    );
\_rgb_pixel[6]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff5_reg[20]\(10),
      I2 => \obj_buff5_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[6]_i_143_n_0\
    );
\_rgb_pixel[6]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff5_reg[20]\(8),
      I2 => \obj_buff5_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[6]_i_144_n_0\
    );
\_rgb_pixel[6]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff5_reg[20]\(12),
      I2 => \obj_buff5_reg[20]\(13),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel_reg[0]_6\(2)
    );
\_rgb_pixel[6]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff5_reg[20]\(10),
      I2 => \obj_buff5_reg[20]\(11),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel_reg[0]_6\(1)
    );
\_rgb_pixel[6]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff5_reg[20]\(8),
      I2 => \obj_buff5_reg[20]\(9),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel_reg[0]_6\(0)
    );
\_rgb_pixel[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \_inferred__0/i__carry__1_n_1\,
      I1 => nxt_pixel41_in,
      I2 => \_carry__1_n_0\,
      I3 => \nxt_pixel3__34\,
      I4 => s00_axi_aresetn,
      O => \_rgb_pixel[6]_i_1__0_n_0\
    );
\_rgb_pixel[6]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[6]_i_54_n_0\
    );
\_rgb_pixel[6]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \obj_buff6_reg[20]\(7),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \obj_buff6_reg[20]\(6),
      O => \_rgb_pixel[6]_i_55_n_0\
    );
\_rgb_pixel[6]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \vcountd__0\(10),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \_rgb_pixel[6]_i_56_n_0\
    );
\_rgb_pixel[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff6_reg[20]\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      I4 => vcountd(0),
      I5 => \obj_buff6_reg[20]\(6),
      O => \_rgb_pixel[6]_i_57_n_0\
    );
\_rgb_pixel[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff6_reg[20]\(16),
      O => \_rgb_pixel[6]_i_59_n_0\
    );
\_rgb_pixel[6]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA15555555"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff6_reg[20]\(16),
      O => \_rgb_pixel[6]_i_61_n_0\
    );
\_rgb_pixel[6]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff6_reg[20]\(15),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(6),
      I4 => hcountd_0(0),
      I5 => \obj_buff6_reg[20]\(14),
      O => \_rgb_pixel[6]_i_62_n_0\
    );
\_rgb_pixel[6]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff6_reg[20]\(15),
      I2 => \obj_buff6_reg[20]\(14),
      I3 => \^hcountd\(7),
      O => \_rgb_pixel_reg[4]_0\(0)
    );
\_rgb_pixel[6]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff6_reg[20]\(16),
      O => \_rgb_pixel_reg[4]_9\(0)
    );
\_rgb_pixel[6]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff6_reg[20]\(7),
      I2 => \obj_buff6_reg[20]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[4]_2\(0)
    );
\_rgb_pixel[6]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[4]_12\(0)
    );
\_rgb_pixel[6]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[6]_i_73_n_0\
    );
\_rgb_pixel[6]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DDD5444"
    )
        port map (
      I0 => \obj_buff5_reg[20]\(7),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      I5 => \obj_buff5_reg[20]\(6),
      O => \_rgb_pixel[6]_i_74_n_0\
    );
\_rgb_pixel[6]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \vcountd__0\(10),
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcountd(0),
      I4 => \^_rgb_pixel_reg[0]_0\(8),
      O => \_rgb_pixel[6]_i_75_n_0\
    );
\_rgb_pixel[6]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff5_reg[20]\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      I4 => vcountd(0),
      I5 => \obj_buff5_reg[20]\(6),
      O => \_rgb_pixel[6]_i_76_n_0\
    );
\_rgb_pixel[6]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EAAAAAAA"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff5_reg[20]\(16),
      O => \_rgb_pixel[6]_i_78_n_0\
    );
\_rgb_pixel[6]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA15555555"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \^hcountd\(7),
      I2 => \^hcountd\(6),
      I3 => hcountd_0(0),
      I4 => \^hcountd\(8),
      I5 => \obj_buff5_reg[20]\(16),
      O => \_rgb_pixel[6]_i_80_n_0\
    );
\_rgb_pixel[6]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff5_reg[20]\(15),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(6),
      I4 => hcountd_0(0),
      I5 => \obj_buff5_reg[20]\(14),
      O => \_rgb_pixel[6]_i_81_n_0\
    );
\_rgb_pixel[6]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hcountd\(8),
      I1 => \obj_buff5_reg[20]\(15),
      I2 => \obj_buff5_reg[20]\(14),
      I3 => \^hcountd\(7),
      O => \_rgb_pixel_reg[0]_1\(0)
    );
\_rgb_pixel[6]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff5_reg[20]\(16),
      O => \_rgb_pixel_reg[0]_10\(0)
    );
\_rgb_pixel[6]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \obj_buff5_reg[20]\(7),
      I2 => \obj_buff5_reg[20]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[0]_2\(0)
    );
\_rgb_pixel[6]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[0]_24\(0)
    );
\_rgb_pixel[6]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff6_reg[20]\(4),
      I2 => \obj_buff6_reg[20]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel_reg[4]_1\(2)
    );
\_rgb_pixel[6]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff6_reg[20]\(2),
      I2 => \obj_buff6_reg[20]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel_reg[4]_1\(1)
    );
\_rgb_pixel[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^address02_out\(2),
      I1 => \_rgb_pixel[7]_i_2__1_n_0\,
      I2 => \^address02_out\(1),
      I3 => \^nxt_pixel1__2\,
      O => \_rgb_pixel[7]_i_1__1_n_0\
    );
\_rgb_pixel[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCFBFBF"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_3__1_n_0\,
      I1 => \^address00_out\(2),
      I2 => \vc_reg[0]_rep_0\(0),
      I3 => \_rgb_pixel[7]_i_4__1_n_0\,
      I4 => \^address00_out\(1),
      O => \_rgb_pixel[7]_i_2__1_n_0\
    );
\_rgb_pixel[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14282882FFFFFFFF"
    )
        port map (
      I0 => \^address02_out\(0),
      I1 => \hc_reg[0]_rep\,
      I2 => \^_rgb_pixel_reg[0]_23\(4),
      I3 => \^address00_out\(0),
      I4 => \vc_reg[0]_rep_1\,
      I5 => \hc_reg[0]_rep_0\(0),
      O => \_rgb_pixel[7]_i_3__1_n_0\
    );
\_rgb_pixel[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90092882"
    )
        port map (
      I0 => \^address02_out\(0),
      I1 => \^address00_out\(0),
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[0]_23\(4),
      I4 => \vc_reg[0]_rep_1\,
      I5 => \hc_reg[0]_rep_0\(0),
      O => \_rgb_pixel[7]_i_4__1_n_0\
    );
\_rgb_pixel[8]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff4_reg[20]_0\(4),
      I2 => \obj_buff4_reg[20]_0\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[8]_i_113_n_0\
    );
\_rgb_pixel[8]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff4_reg[20]_0\(2),
      I2 => \obj_buff4_reg[20]_0\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[8]_i_114_n_0\
    );
\_rgb_pixel[8]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff4_reg[20]_0\(0),
      I2 => \obj_buff4_reg[20]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[8]_i_115_n_0\
    );
\_rgb_pixel[8]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff4_reg[20]_0\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff4_reg[20]_0\(5),
      O => \_rgb_pixel[8]_i_117_n_0\
    );
\_rgb_pixel[8]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff4_reg[20]_0\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff4_reg[20]_0\(3),
      O => \_rgb_pixel[8]_i_118_n_0\
    );
\_rgb_pixel[8]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff4_reg[20]_0\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \obj_buff4_reg[20]_0\(1),
      O => \_rgb_pixel[8]_i_119_n_0\
    );
\_rgb_pixel[8]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff4_reg[20]_0\(10),
      I2 => \obj_buff4_reg[20]_0\(11),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[8]_i_121_n_0\
    );
\_rgb_pixel[8]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff4_reg[20]_0\(8),
      I2 => \obj_buff4_reg[20]_0\(9),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[8]_i_122_n_0\
    );
\_rgb_pixel[8]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff4_reg[20]_0\(6),
      I2 => \obj_buff4_reg[20]_0\(7),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[8]_i_123_n_0\
    );
\_rgb_pixel[8]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff4_reg[20]_0\(10),
      I2 => \^hcountd\(5),
      I3 => \obj_buff4_reg[20]_0\(11),
      O => \_rgb_pixel[8]_i_125_n_0\
    );
\_rgb_pixel[8]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff4_reg[20]_0\(8),
      I2 => \^hcountd\(3),
      I3 => \obj_buff4_reg[20]_0\(9),
      O => \_rgb_pixel[8]_i_126_n_0\
    );
\_rgb_pixel[8]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff4_reg[20]_0\(6),
      I2 => \^hcountd\(1),
      I3 => \obj_buff4_reg[20]_0\(7),
      O => \_rgb_pixel[8]_i_127_n_0\
    );
\_rgb_pixel[8]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff6_reg[20]_0\(14),
      O => \_rgb_pixel_reg[0]_22\(0)
    );
\_rgb_pixel[8]_i_162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[8]_i_162_n_0\
    );
\_rgb_pixel[8]_i_164\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[8]_i_164_n_0\
    );
\_rgb_pixel[8]_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5554000"
    )
        port map (
      I0 => \obj_buff6_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[8]_i_167_n_0\
    );
\_rgb_pixel[8]_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \obj_buff6_reg[20]_0\(12),
      I1 => \obj_buff6_reg[20]_0\(13),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(8),
      O => \_rgb_pixel[8]_i_168_n_0\
    );
\_rgb_pixel[8]_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA9555"
    )
        port map (
      I0 => \obj_buff6_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[8]_i_169_n_0\
    );
\_rgb_pixel[8]_i_170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \obj_buff6_reg[20]_0\(12),
      I1 => \^hcountd\(6),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(8),
      I4 => \obj_buff6_reg[20]_0\(13),
      O => \_rgb_pixel[8]_i_170_n_0\
    );
\_rgb_pixel[8]_i_173\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[0]_30\(0)
    );
\_rgb_pixel[8]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff6_reg[20]_0\(4),
      I2 => \obj_buff6_reg[20]_0\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[8]_i_230_n_0\
    );
\_rgb_pixel[8]_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff6_reg[20]_0\(2),
      I2 => \obj_buff6_reg[20]_0\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[8]_i_231_n_0\
    );
\_rgb_pixel[8]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff6_reg[20]_0\(0),
      I2 => \obj_buff6_reg[20]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[8]_i_232_n_0\
    );
\_rgb_pixel[8]_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff6_reg[20]_0\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff6_reg[20]_0\(5),
      O => \_rgb_pixel[8]_i_234_n_0\
    );
\_rgb_pixel[8]_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff6_reg[20]_0\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff6_reg[20]_0\(3),
      O => \_rgb_pixel[8]_i_235_n_0\
    );
\_rgb_pixel[8]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff6_reg[20]_0\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \obj_buff6_reg[20]_0\(1),
      O => \_rgb_pixel[8]_i_236_n_0\
    );
\_rgb_pixel[8]_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff6_reg[20]_0\(10),
      I2 => \obj_buff6_reg[20]_0\(11),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[8]_i_238_n_0\
    );
\_rgb_pixel[8]_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff6_reg[20]_0\(8),
      I2 => \obj_buff6_reg[20]_0\(9),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[8]_i_239_n_0\
    );
\_rgb_pixel[8]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff6_reg[20]_0\(6),
      I2 => \obj_buff6_reg[20]_0\(7),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[8]_i_240_n_0\
    );
\_rgb_pixel[8]_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff6_reg[20]_0\(10),
      I2 => \^hcountd\(5),
      I3 => \obj_buff6_reg[20]_0\(11),
      O => \_rgb_pixel[8]_i_242_n_0\
    );
\_rgb_pixel[8]_i_243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff6_reg[20]_0\(8),
      I2 => \^hcountd\(3),
      I3 => \obj_buff6_reg[20]_0\(9),
      O => \_rgb_pixel[8]_i_243_n_0\
    );
\_rgb_pixel[8]_i_244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff6_reg[20]_0\(6),
      I2 => \^hcountd\(1),
      I3 => \obj_buff6_reg[20]_0\(7),
      O => \_rgb_pixel[8]_i_244_n_0\
    );
\_rgb_pixel[8]_i_322\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff10_reg[20]_0\(14),
      O => \_rgb_pixel_reg[0]_19\(0)
    );
\_rgb_pixel[8]_i_325\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[8]_i_325_n_0\
    );
\_rgb_pixel[8]_i_327\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[8]_i_327_n_0\
    );
\_rgb_pixel[8]_i_330\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5554000"
    )
        port map (
      I0 => \obj_buff10_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[8]_i_330_n_0\
    );
\_rgb_pixel[8]_i_331\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \obj_buff10_reg[20]_0\(12),
      I1 => \obj_buff10_reg[20]_0\(13),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(8),
      O => \_rgb_pixel[8]_i_331_n_0\
    );
\_rgb_pixel[8]_i_332\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA9555"
    )
        port map (
      I0 => \obj_buff10_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[8]_i_332_n_0\
    );
\_rgb_pixel[8]_i_333\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \obj_buff10_reg[20]_0\(12),
      I1 => \^hcountd\(6),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(8),
      I4 => \obj_buff10_reg[20]_0\(13),
      O => \_rgb_pixel[8]_i_333_n_0\
    );
\_rgb_pixel[8]_i_336\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[0]_28\(0)
    );
\_rgb_pixel[8]_i_389\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff10_reg[20]_0\(4),
      I2 => \obj_buff10_reg[20]_0\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[8]_i_389_n_0\
    );
\_rgb_pixel[8]_i_390\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff10_reg[20]_0\(2),
      I2 => \obj_buff10_reg[20]_0\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[8]_i_390_n_0\
    );
\_rgb_pixel[8]_i_391\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff10_reg[20]_0\(0),
      I2 => \obj_buff10_reg[20]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[8]_i_391_n_0\
    );
\_rgb_pixel[8]_i_393\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff10_reg[20]_0\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff10_reg[20]_0\(5),
      O => \_rgb_pixel[8]_i_393_n_0\
    );
\_rgb_pixel[8]_i_394\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \obj_buff10_reg[20]_0\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff10_reg[20]_0\(3),
      O => \_rgb_pixel[8]_i_394_n_0\
    );
\_rgb_pixel[8]_i_395\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \obj_buff10_reg[20]_0\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \obj_buff10_reg[20]_0\(1),
      O => \_rgb_pixel[8]_i_395_n_0\
    );
\_rgb_pixel[8]_i_397\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff10_reg[20]_0\(10),
      I2 => \obj_buff10_reg[20]_0\(11),
      I3 => \^hcountd\(5),
      O => \_rgb_pixel[8]_i_397_n_0\
    );
\_rgb_pixel[8]_i_398\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff10_reg[20]_0\(8),
      I2 => \obj_buff10_reg[20]_0\(9),
      I3 => \^hcountd\(3),
      O => \_rgb_pixel[8]_i_398_n_0\
    );
\_rgb_pixel[8]_i_399\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff10_reg[20]_0\(6),
      I2 => \obj_buff10_reg[20]_0\(7),
      I3 => \^hcountd\(1),
      O => \_rgb_pixel[8]_i_399_n_0\
    );
\_rgb_pixel[8]_i_401\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff10_reg[20]_0\(10),
      I2 => \^hcountd\(5),
      I3 => \obj_buff10_reg[20]_0\(11),
      O => \_rgb_pixel[8]_i_401_n_0\
    );
\_rgb_pixel[8]_i_402\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \obj_buff10_reg[20]_0\(8),
      I2 => \^hcountd\(3),
      I3 => \obj_buff10_reg[20]_0\(9),
      O => \_rgb_pixel[8]_i_402_n_0\
    );
\_rgb_pixel[8]_i_403\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \obj_buff10_reg[20]_0\(6),
      I2 => \^hcountd\(1),
      I3 => \obj_buff10_reg[20]_0\(7),
      O => \_rgb_pixel[8]_i_403_n_0\
    );
\_rgb_pixel[8]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff4_reg[20]_0\(14),
      O => \_rgb_pixel_reg[0]_20\(0)
    );
\_rgb_pixel[8]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[8]_i_57_n_0\
    );
\_rgb_pixel[8]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => vcountd(0),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      I4 => \vcountd__0\(10),
      O => \_rgb_pixel[8]_i_59_n_0\
    );
\_rgb_pixel[8]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5554000"
    )
        port map (
      I0 => \obj_buff4_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[8]_i_62_n_0\
    );
\_rgb_pixel[8]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \obj_buff4_reg[20]_0\(12),
      I1 => \obj_buff4_reg[20]_0\(13),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(8),
      O => \_rgb_pixel[8]_i_63_n_0\
    );
\_rgb_pixel[8]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA9555"
    )
        port map (
      I0 => \obj_buff4_reg[20]_0\(14),
      I1 => \^hcountd\(8),
      I2 => \^hcountd\(6),
      I3 => \^hcountd\(7),
      I4 => \^hcountd\(9),
      O => \_rgb_pixel[8]_i_64_n_0\
    );
\_rgb_pixel[8]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \obj_buff4_reg[20]_0\(12),
      I1 => \^hcountd\(6),
      I2 => \^hcountd\(7),
      I3 => \^hcountd\(8),
      I4 => \obj_buff4_reg[20]_0\(13),
      O => \_rgb_pixel[8]_i_65_n_0\
    );
\_rgb_pixel[8]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[0]_27\(0)
    );
\_rgb_pixel[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \vc_reg[3]\(3),
      I1 => \_inferred__0/i__carry__1_n_1\,
      I2 => nxt_pixel41_in,
      I3 => \_carry__1_n_0\,
      I4 => \nxt_pixel3__34\,
      O => \_rgb_pixel[9]_i_1__1_n_0\
    );
\_rgb_pixel[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DD5B88B0110BBBB"
    )
        port map (
      I0 => \^address02_out\(0),
      I1 => \vc_reg[0]_rep_1\,
      I2 => \hc_reg[0]_rep\,
      I3 => \^_rgb_pixel_reg[0]_23\(4),
      I4 => \hc_reg[0]_rep_0\(0),
      I5 => \^address00_out\(0),
      O => \_rgb_pixel_reg[9]_0\
    );
\_rgb_pixel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vc_reg[3]\(0),
      Q => \^_rgb_out_reg[11]\(0),
      R => \_rgb_pixel[6]_i_1__0_n_0\
    );
\_rgb_pixel_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcountd_reg[6]_8\(0),
      CO(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_8\(0),
      CO(0) => \_rgb_pixel_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[0]_i_31_n_0\,
      DI(0) => \_rgb_pixel[0]_i_32_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[0]_i_33_n_0\,
      S(0) => \_rgb_pixel[0]_i_34_n_0\
    );
\_rgb_pixel_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_35_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_9\(0),
      CO(0) => \_rgb_pixel_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[0]_i_36_n_0\,
      DI(0) => \obj_buff3_reg[19]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[0]_i_38_n_0\,
      S(0) => \_rgb_pixel[0]_i_39_n_0\
    );
\_rgb_pixel_reg[0]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_35_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_35_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_35_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_35_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_9\(0),
      DI(2) => \_rgb_pixel[0]_i_93_n_0\,
      DI(1) => \_rgb_pixel[0]_i_94_n_0\,
      DI(0) => \_rgb_pixel[0]_i_95_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[0]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff3_reg[16]\(0),
      S(2) => \_rgb_pixel[0]_i_97_n_0\,
      S(1) => \_rgb_pixel[0]_i_98_n_0\,
      S(0) => \_rgb_pixel[0]_i_99_n_0\
    );
\_rgb_pixel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[10]_i_1_n_0\,
      Q => \^_rgb_out_reg[11]\(8),
      R => SR(0)
    );
\_rgb_pixel_reg[10]_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_132_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_100_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_11\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_100_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_133_n_0\,
      DI(0) => \obj_buff4_reg[19]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_100_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_135__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_136_n_0\
    );
\_rgb_pixel_reg[10]_i_101\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcountd_reg[6]_7\(0),
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_101_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_10\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_101_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_138_n_0\,
      DI(0) => \_rgb_pixel[10]_i_139_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_101_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_140__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_141_n_0\
    );
\_rgb_pixel_reg[10]_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_175_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_106_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_16\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_106_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_176__0_n_0\,
      DI(0) => \obj_buff5_reg[8]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_106_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_178__0_n_0\,
      S(0) => \obj_buff5_reg[8]_0\(0)
    );
\_rgb_pixel_reg[10]_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_180_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_107_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_17\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_107_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_181__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_182__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_107_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_183__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_184__0_n_0\
    );
\_rgb_pixel_reg[10]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_132_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_132_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_132_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_132_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_8\(0),
      DI(2) => \_rgb_pixel[10]_i_191_n_0\,
      DI(1) => \_rgb_pixel[10]_i_192_n_0\,
      DI(0) => \_rgb_pixel[10]_i_193_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_132_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff4_reg[16]\(0),
      S(2) => \_rgb_pixel[10]_i_195_n_0\,
      S(1) => \_rgb_pixel[10]_i_196_n_0\,
      S(0) => \_rgb_pixel[10]_i_197_n_0\
    );
\_rgb_pixel_reg[10]_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcountd_reg[6]_3\(0),
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_161_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_10\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_161_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_249_n_0\,
      DI(0) => \_rgb_pixel[10]_i_250_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_161_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_251_n_0\,
      S(0) => \_rgb_pixel[10]_i_252_n_0\
    );
\_rgb_pixel_reg[10]_i_162\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_253_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_162_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_11\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_162_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_254_n_0\,
      DI(0) => \obj_buff7_reg[19]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_162_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_256_n_0\,
      S(0) => \_rgb_pixel[10]_i_257_n_0\
    );
\_rgb_pixel_reg[10]_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_175_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_175_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_175_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_175_n_3\,
      CYINIT => '1',
      DI(3) => \obj_buff5_reg[6]\(0),
      DI(2) => \_rgb_pixel[10]_i_219_n_0\,
      DI(1) => \_rgb_pixel[10]_i_220__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_221__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_175_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff5_reg[6]_0\(0),
      S(2) => \_rgb_pixel[10]_i_223_n_0\,
      S(1) => \_rgb_pixel[10]_i_224_n_0\,
      S(0) => \_rgb_pixel[10]_i_225_n_0\
    );
\_rgb_pixel_reg[10]_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_180_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_180_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_180_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_180_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_28\(0),
      DI(2) => \_rgb_pixel[10]_i_227__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_228_n_0\,
      DI(0) => \_rgb_pixel[10]_i_229_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_180_O_UNCONNECTED\(3 downto 0),
      S(3) => \hcountd_reg[6]_29\(0),
      S(2) => \_rgb_pixel[10]_i_231_n_0\,
      S(1) => \_rgb_pixel[10]_i_232_n_0\,
      S(0) => \_rgb_pixel[10]_i_233_n_0\
    );
\_rgb_pixel_reg[10]_i_225\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcountd_reg[6]_2\(0),
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_225_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_9\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_225_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_314_n_0\,
      DI(0) => \_rgb_pixel[10]_i_315_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_225_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_316__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_317_n_0\
    );
\_rgb_pixel_reg[10]_i_226\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_318_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_226_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \_rgb_pixel_reg[10]_i_226_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_319_n_0\,
      DI(0) => \obj_buff9_reg[19]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_226_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_321_n_0\,
      S(0) => \_rgb_pixel[10]_i_322_n_0\
    );
\_rgb_pixel_reg[10]_i_234\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcountd_reg[6]_0\(0),
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_234_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_7\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_234_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_338_n_0\,
      DI(0) => \_rgb_pixel[10]_i_339_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_234_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_340_n_0\,
      S(0) => \_rgb_pixel[10]_i_341_n_0\
    );
\_rgb_pixel_reg[10]_i_235\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_342_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_235_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_8\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_235_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_343_n_0\,
      DI(0) => \obj_buff8_reg[19]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_235_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_345_n_0\,
      S(0) => \_rgb_pixel[10]_i_346_n_0\
    );
\_rgb_pixel_reg[10]_i_253\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_253_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_253_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_253_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_253_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_4\(0),
      DI(2) => \_rgb_pixel[10]_i_385_n_0\,
      DI(1) => \_rgb_pixel[10]_i_386_n_0\,
      DI(0) => \_rgb_pixel[10]_i_387_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_253_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff7_reg[16]\(0),
      S(2) => \_rgb_pixel[10]_i_389_n_0\,
      S(1) => \_rgb_pixel[10]_i_390_n_0\,
      S(0) => \_rgb_pixel[10]_i_391_n_0\
    );
\_rgb_pixel_reg[10]_i_260\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_305_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_260_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_15\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_260_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_306__0_n_0\,
      DI(0) => \obj_buff8_reg[8]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_260_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_308__0_n_0\,
      S(0) => \obj_buff8_reg[8]_0\(0)
    );
\_rgb_pixel_reg[10]_i_261\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_310_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_261_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_16\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_261_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_311_n_0\,
      DI(0) => \_rgb_pixel[10]_i_312__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_261_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_313_n_0\,
      S(0) => \_rgb_pixel[10]_i_314__0_n_0\
    );
\_rgb_pixel_reg[10]_i_268\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_337__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_268_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_17\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_268_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_338__0_n_0\,
      DI(0) => \obj_buff9_reg[8]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_268_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_340__0_n_0\,
      S(0) => \obj_buff9_reg[8]_0\(0)
    );
\_rgb_pixel_reg[10]_i_269__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_342__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_269__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_18\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_269__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_343__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_344__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_269__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_345__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_346__0_n_0\
    );
\_rgb_pixel_reg[10]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_27_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_27_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_27_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_27_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_0\(0),
      DI(2) => \_rgb_pixel[10]_i_73_n_0\,
      DI(1) => \_rgb_pixel[10]_i_74_n_0\,
      DI(0) => \_rgb_pixel[10]_i_75_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff1_reg[16]_0\(0),
      S(2) => \_rgb_pixel[10]_i_77_n_0\,
      S(1) => \_rgb_pixel[10]_i_78_n_0\,
      S(0) => \_rgb_pixel[10]_i_79_n_0\
    );
\_rgb_pixel_reg[10]_i_305\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_305_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_305_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_305_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_305_n_3\,
      CYINIT => '1',
      DI(3) => \obj_buff8_reg[6]\(0),
      DI(2) => \_rgb_pixel[10]_i_387__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_388__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_389__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_305_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff8_reg[6]_0\(0),
      S(2) => \_rgb_pixel[10]_i_391__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_392__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_393__0_n_0\
    );
\_rgb_pixel_reg[10]_i_310\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_310_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_310_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_310_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_310_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_12\(0),
      DI(2) => \_rgb_pixel[10]_i_395__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_396__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_397__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_310_O_UNCONNECTED\(3 downto 0),
      S(3) => \hcountd_reg[6]_13\(0),
      S(2) => \_rgb_pixel[10]_i_399__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_400__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_401__0_n_0\
    );
\_rgb_pixel_reg[10]_i_318\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_318_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_318_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_318_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_318_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_3\(0),
      DI(2) => \_rgb_pixel[10]_i_476_n_0\,
      DI(1) => \_rgb_pixel[10]_i_477_n_0\,
      DI(0) => \_rgb_pixel[10]_i_478_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_318_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff9_reg[16]\(0),
      S(2) => \_rgb_pixel[10]_i_480_n_0\,
      S(1) => \_rgb_pixel[10]_i_481_n_0\,
      S(0) => \_rgb_pixel[10]_i_482_n_0\
    );
\_rgb_pixel_reg[10]_i_337__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_337__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_337__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_337__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_337__0_n_3\,
      CYINIT => '1',
      DI(3) => \obj_buff9_reg[6]\(0),
      DI(2) => \_rgb_pixel[10]_i_441_n_0\,
      DI(1) => \_rgb_pixel[10]_i_442_n_0\,
      DI(0) => \_rgb_pixel[10]_i_443_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_337__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff9_reg[6]_0\(0),
      S(2) => \_rgb_pixel[10]_i_445_n_0\,
      S(1) => \_rgb_pixel[10]_i_446_n_0\,
      S(0) => \_rgb_pixel[10]_i_447_n_0\
    );
\_rgb_pixel_reg[10]_i_342\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_342_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_342_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_342_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_342_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_1\(0),
      DI(2) => \_rgb_pixel[10]_i_508_n_0\,
      DI(1) => \_rgb_pixel[10]_i_509_n_0\,
      DI(0) => \_rgb_pixel[10]_i_510_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_342_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff8_reg[16]\(0),
      S(2) => \_rgb_pixel[10]_i_512_n_0\,
      S(1) => \_rgb_pixel[10]_i_513_n_0\,
      S(0) => \_rgb_pixel[10]_i_514_n_0\
    );
\_rgb_pixel_reg[10]_i_342__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_342__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_342__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_342__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_342__0_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_22\(0),
      DI(2) => \_rgb_pixel[10]_i_449_n_0\,
      DI(1) => \_rgb_pixel[10]_i_450_n_0\,
      DI(0) => \_rgb_pixel[10]_i_451__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_342__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hcountd_reg[6]_23\(0),
      S(2) => \_rgb_pixel[10]_i_453__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_454__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_455__0_n_0\
    );
\_rgb_pixel_reg[10]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_85_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_48_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_14\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_86__0_n_0\,
      DI(0) => \obj_buff3_reg[8]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_88__0_n_0\,
      S(0) => \obj_buff3_reg[8]_0\(0)
    );
\_rgb_pixel_reg[10]_i_49__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_90_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_49__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_15\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_49__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_91__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_92__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_49__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_93__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_94__0_n_0\
    );
\_rgb_pixel_reg[10]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcountd_reg[6]\(0),
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_8\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_23_n_0\,
      DI(0) => \_rgb_pixel[10]_i_24_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_25_n_0\,
      S(0) => \_rgb_pixel[10]_i_26_n_0\
    );
\_rgb_pixel_reg[10]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_27_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_9\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_28_n_0\,
      DI(0) => \obj_buff1_reg[19]_0\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_30_n_0\,
      S(0) => \_rgb_pixel[10]_i_31_n_0\
    );
\_rgb_pixel_reg[10]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_85_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_85_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_85_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_85_n_3\,
      CYINIT => '1',
      DI(3) => \obj_buff3_reg[6]\(0),
      DI(2) => \_rgb_pixel[10]_i_136__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_137_n_0\,
      DI(0) => \_rgb_pixel[10]_i_138__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_85_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff3_reg[6]_0\(0),
      S(2) => \_rgb_pixel[10]_i_140_n_0\,
      S(1) => \_rgb_pixel[10]_i_141__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_142_n_0\
    );
\_rgb_pixel_reg[10]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_90_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_90_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_90_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_90_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_20\(0),
      DI(2) => \_rgb_pixel[10]_i_144__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_145_n_0\,
      DI(0) => \_rgb_pixel[10]_i_146_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_90_O_UNCONNECTED\(3 downto 0),
      S(3) => \hcountd_reg[6]_21\(0),
      S(2) => \_rgb_pixel[10]_i_148__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_149_n_0\,
      S(0) => \_rgb_pixel[10]_i_150_n_0\
    );
\_rgb_pixel_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[11]_i_1__0_n_0\,
      Q => \^_rgb_out_reg[11]\(9),
      R => SR(0)
    );
\_rgb_pixel_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_40_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[11]_1\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_41_n_0\,
      DI(0) => \obj_buff2_reg[8]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_43_n_0\,
      S(0) => \obj_buff2_reg[8]_0\(0)
    );
\_rgb_pixel_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_33_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_13\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_34_n_0\,
      DI(0) => \_rgb_pixel[11]_i_35_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_36__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_37_n_0\
    );
\_rgb_pixel_reg[11]_i_11__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_45_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_11__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[11]_0\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_11__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_46__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_47__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_11__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_48_n_0\,
      S(0) => \_rgb_pixel[11]_i_49__0_n_0\
    );
\_rgb_pixel_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \hcountd_reg[6]_5\(0),
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_12\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_39_n_0\,
      DI(0) => \obj_buff2_reg[19]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_41__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_42_n_0\
    );
\_rgb_pixel_reg[11]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_21_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_21_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_21_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_21_n_3\,
      CYINIT => '1',
      DI(3) => \obj_buff1_reg[6]_0\(0),
      DI(2) => \_rgb_pixel[11]_i_73__0_n_0\,
      DI(1) => \_rgb_pixel[11]_i_74__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_75__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \_rgb_pixel[11]_i_77__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_78__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_79__0_n_0\
    );
\_rgb_pixel_reg[11]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_26_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_26_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_26_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_26_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_10\(0),
      DI(2) => \_rgb_pixel[11]_i_81__0_n_0\,
      DI(1) => \_rgb_pixel[11]_i_82__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_83__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \hcountd_reg[6]_11\(0),
      S(2) => \_rgb_pixel[11]_i_85__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_86__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_87__0_n_0\
    );
\_rgb_pixel_reg[11]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_33_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_33_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_33_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_33_n_3\,
      CYINIT => '1',
      DI(3) => \vcountd_reg[6]_4\(0),
      DI(2) => \_rgb_pixel[11]_i_65_n_0\,
      DI(1) => \_rgb_pixel[11]_i_66_n_0\,
      DI(0) => \_rgb_pixel[11]_i_67_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff2_reg[6]\(0),
      S(2) => \_rgb_pixel[11]_i_69_n_0\,
      S(1) => \_rgb_pixel[11]_i_70_n_0\,
      S(0) => \_rgb_pixel[11]_i_71_n_0\
    );
\_rgb_pixel_reg[11]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_40_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_40_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_40_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_40_n_3\,
      CYINIT => '1',
      DI(3) => \obj_buff2_reg[6]_0\(0),
      DI(2) => \_rgb_pixel[11]_i_105_n_0\,
      DI(1) => \_rgb_pixel[11]_i_106_n_0\,
      DI(0) => \_rgb_pixel[11]_i_107_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff2_reg[6]_1\(0),
      S(2) => \_rgb_pixel[11]_i_109_n_0\,
      S(1) => \_rgb_pixel[11]_i_110_n_0\,
      S(0) => \_rgb_pixel[11]_i_111_n_0\
    );
\_rgb_pixel_reg[11]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_45_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_45_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_45_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_45_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_16\(0),
      DI(2) => \_rgb_pixel[11]_i_113_n_0\,
      DI(1) => \_rgb_pixel[11]_i_114_n_0\,
      DI(0) => \_rgb_pixel[11]_i_115_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \hcountd_reg[6]_17\(0),
      S(2) => \_rgb_pixel[11]_i_117_n_0\,
      S(1) => \_rgb_pixel[11]_i_118_n_0\,
      S(0) => \_rgb_pixel[11]_i_119_n_0\
    );
\_rgb_pixel_reg[11]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_21_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_6__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_12\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_22_n_0\,
      DI(0) => \obj_buff1_reg[8]_0\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_24_n_0\,
      S(0) => \obj_buff1_reg[8]_1\(0)
    );
\_rgb_pixel_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_26_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_13\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_27_n_0\,
      DI(0) => \_rgb_pixel[11]_i_28_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_29_n_0\,
      S(0) => \_rgb_pixel[11]_i_30_n_0\
    );
\_rgb_pixel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_0_out(1),
      Q => \^_rgb_out_reg[11]\(1),
      R => \_rgb_pixel[6]_i_1__0_n_0\
    );
\_rgb_pixel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \obj_buff1_reg[3]_3\,
      Q => \^_rgb_out_reg[11]\(2),
      R => SR(0)
    );
\_rgb_pixel_reg[2]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[2]_i_59_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[2]_i_32_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[2]_5\(0),
      CO(0) => \_rgb_pixel_reg[2]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[2]_i_60_n_0\,
      DI(0) => \obj_buff10_reg[19]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[2]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[2]_i_62_n_0\,
      S(0) => \_rgb_pixel[2]_i_63_n_0\
    );
\_rgb_pixel_reg[2]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcountd_reg[6]_1\(0),
      CO(3 downto 2) => \NLW__rgb_pixel_reg[2]_i_33_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[2]_4\(0),
      CO(0) => \_rgb_pixel_reg[2]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[2]_i_65_n_0\,
      DI(0) => \_rgb_pixel[2]_i_66_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[2]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[2]_i_67_n_0\,
      S(0) => \_rgb_pixel[2]_i_68_n_0\
    );
\_rgb_pixel_reg[2]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[2]_i_59_n_0\,
      CO(2) => \_rgb_pixel_reg[2]_i_59_n_1\,
      CO(1) => \_rgb_pixel_reg[2]_i_59_n_2\,
      CO(0) => \_rgb_pixel_reg[2]_i_59_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_2\(0),
      DI(2) => \_rgb_pixel[2]_i_89_n_0\,
      DI(1) => \_rgb_pixel[2]_i_90_n_0\,
      DI(0) => \_rgb_pixel[2]_i_91_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[2]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff10_reg[16]\(0),
      S(2) => \_rgb_pixel[2]_i_93_n_0\,
      S(1) => \_rgb_pixel[2]_i_94_n_0\,
      S(0) => \_rgb_pixel[2]_i_95_n_0\
    );
\_rgb_pixel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[3]_i_1__1_n_0\,
      Q => \_rgb_pixel_reg_n_0_[3]\,
      R => SR(0)
    );
\_rgb_pixel_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[3]_i_20_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[3]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[3]_0\(0),
      CO(0) => \_rgb_pixel_reg[3]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[3]_i_21_n_0\,
      DI(0) => \obj_buff7_reg[8]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[3]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[3]_i_23_n_0\,
      S(0) => \obj_buff7_reg[8]_0\(0)
    );
\_rgb_pixel_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[3]_i_25_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[3]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[3]_1\(0),
      CO(0) => \_rgb_pixel_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[3]_i_26_n_0\,
      DI(0) => \_rgb_pixel[3]_i_27_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[3]_i_28_n_0\,
      S(0) => \_rgb_pixel[3]_i_29_n_0\
    );
\_rgb_pixel_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[3]_i_3__1_n_0\,
      I1 => \obj_buff1_reg[3]_0\,
      O => p_0_out(3),
      S => \^address02_out\(2)
    );
\_rgb_pixel_reg[3]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[3]_i_20_n_0\,
      CO(2) => \_rgb_pixel_reg[3]_i_20_n_1\,
      CO(1) => \_rgb_pixel_reg[3]_i_20_n_2\,
      CO(0) => \_rgb_pixel_reg[3]_i_20_n_3\,
      CYINIT => '1',
      DI(3) => \obj_buff7_reg[6]\(0),
      DI(2) => \_rgb_pixel[3]_i_45_n_0\,
      DI(1) => \_rgb_pixel[3]_i_46_n_0\,
      DI(0) => \_rgb_pixel[3]_i_47_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[3]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff7_reg[6]_0\(0),
      S(2) => \_rgb_pixel[3]_i_49_n_0\,
      S(1) => \_rgb_pixel[3]_i_50_n_0\,
      S(0) => \_rgb_pixel[3]_i_51_n_0\
    );
\_rgb_pixel_reg[3]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[3]_i_25_n_0\,
      CO(2) => \_rgb_pixel_reg[3]_i_25_n_1\,
      CO(1) => \_rgb_pixel_reg[3]_i_25_n_2\,
      CO(0) => \_rgb_pixel_reg[3]_i_25_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_24\(0),
      DI(2) => \_rgb_pixel[3]_i_53_n_0\,
      DI(1) => \_rgb_pixel[3]_i_54_n_0\,
      DI(0) => \_rgb_pixel[3]_i_55_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[3]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \hcountd_reg[6]_25\(0),
      S(2) => \_rgb_pixel[3]_i_57_n_0\,
      S(1) => \_rgb_pixel[3]_i_58_n_0\,
      S(0) => \_rgb_pixel[3]_i_59_n_0\
    );
\_rgb_pixel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vc_reg[3]\(1),
      Q => \^_rgb_out_reg[11]\(3),
      R => \_rgb_pixel[6]_i_1__0_n_0\
    );
\_rgb_pixel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[5]_i_1__0_n_0\,
      Q => \^_rgb_out_reg[11]\(4),
      R => SR(0)
    );
\_rgb_pixel_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \obj_buff1_reg[13]_0\,
      I1 => \_rgb_pixel[5]_i_5__0_n_0\,
      O => \_rgb_pixel_reg[5]_i_2_n_0\,
      S => \^address00_out\(2)
    );
\_rgb_pixel_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vc_reg[3]\(2),
      Q => \^_rgb_out_reg[11]\(5),
      R => \_rgb_pixel[6]_i_1__0_n_0\
    );
\_rgb_pixel_reg[6]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcountd_reg[6]_5\(0),
      CO(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_25_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[4]_5\(0),
      CO(0) => \_rgb_pixel_reg[6]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[6]_i_54_n_0\,
      DI(0) => \_rgb_pixel[6]_i_55_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[6]_i_56_n_0\,
      S(0) => \_rgb_pixel[6]_i_57_n_0\
    );
\_rgb_pixel_reg[6]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[6]_i_58_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_26_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[4]_6\(0),
      CO(0) => \_rgb_pixel_reg[6]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[6]_i_59_n_0\,
      DI(0) => \obj_buff6_reg[19]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[6]_i_61_n_0\,
      S(0) => \_rgb_pixel[6]_i_62_n_0\
    );
\_rgb_pixel_reg[6]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcountd_reg[6]_6\(0),
      CO(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_30_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[4]_7\(0),
      CO(0) => \_rgb_pixel_reg[6]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[6]_i_73_n_0\,
      DI(0) => \_rgb_pixel[6]_i_74_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[6]_i_75_n_0\,
      S(0) => \_rgb_pixel[6]_i_76_n_0\
    );
\_rgb_pixel_reg[6]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[6]_i_77_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_31_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[4]_8\(0),
      CO(0) => \_rgb_pixel_reg[6]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[6]_i_78_n_0\,
      DI(0) => \obj_buff5_reg[19]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[6]_i_80_n_0\,
      S(0) => \_rgb_pixel[6]_i_81_n_0\
    );
\_rgb_pixel_reg[6]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_i_58_n_0\,
      CO(2) => \_rgb_pixel_reg[6]_i_58_n_1\,
      CO(1) => \_rgb_pixel_reg[6]_i_58_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_58_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_6\(0),
      DI(2) => \_rgb_pixel[6]_i_106_n_0\,
      DI(1) => \_rgb_pixel[6]_i_107_n_0\,
      DI(0) => \_rgb_pixel[6]_i_108_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff6_reg[16]\(0),
      S(2) => \_rgb_pixel[6]_i_110_n_0\,
      S(1) => \_rgb_pixel[6]_i_111_n_0\,
      S(0) => \_rgb_pixel[6]_i_112_n_0\
    );
\_rgb_pixel_reg[6]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_i_77_n_0\,
      CO(2) => \_rgb_pixel_reg[6]_i_77_n_1\,
      CO(1) => \_rgb_pixel_reg[6]_i_77_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_77_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_7\(0),
      DI(2) => \_rgb_pixel[6]_i_138_n_0\,
      DI(1) => \_rgb_pixel[6]_i_139_n_0\,
      DI(0) => \_rgb_pixel[6]_i_140_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[6]_i_77_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff5_reg[16]\(0),
      S(2) => \_rgb_pixel[6]_i_142_n_0\,
      S(1) => \_rgb_pixel[6]_i_143_n_0\,
      S(0) => \_rgb_pixel[6]_i_144_n_0\
    );
\_rgb_pixel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[7]_i_1__1_n_0\,
      Q => \_rgb_pixel_reg_n_0_[7]\,
      R => SR(0)
    );
\_rgb_pixel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \obj_buff1_reg[3]_2\,
      Q => \^_rgb_out_reg[11]\(6),
      R => SR(0)
    );
\_rgb_pixel_reg[8]_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_161_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_161_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_161_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_161_n_3\,
      CYINIT => '1',
      DI(3) => \obj_buff6_reg[6]\(0),
      DI(2) => \_rgb_pixel[8]_i_230_n_0\,
      DI(1) => \_rgb_pixel[8]_i_231_n_0\,
      DI(0) => \_rgb_pixel[8]_i_232_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_161_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff6_reg[6]_0\(0),
      S(2) => \_rgb_pixel[8]_i_234_n_0\,
      S(1) => \_rgb_pixel[8]_i_235_n_0\,
      S(0) => \_rgb_pixel[8]_i_236_n_0\
    );
\_rgb_pixel_reg[8]_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_166_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_166_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_166_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_166_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_26\(0),
      DI(2) => \_rgb_pixel[8]_i_238_n_0\,
      DI(1) => \_rgb_pixel[8]_i_239_n_0\,
      DI(0) => \_rgb_pixel[8]_i_240_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_166_O_UNCONNECTED\(3 downto 0),
      S(3) => \hcountd_reg[6]_27\(0),
      S(2) => \_rgb_pixel[8]_i_242_n_0\,
      S(1) => \_rgb_pixel[8]_i_243_n_0\,
      S(0) => \_rgb_pixel[8]_i_244_n_0\
    );
\_rgb_pixel_reg[8]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_56_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_24_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[4]_11\(0),
      CO(0) => \_rgb_pixel_reg[8]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[8]_i_57_n_0\,
      DI(0) => \obj_buff4_reg[8]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_59_n_0\,
      S(0) => \obj_buff4_reg[8]_0\(0)
    );
\_rgb_pixel_reg[8]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_61_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_25_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[4]_10\(0),
      CO(0) => \_rgb_pixel_reg[8]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[8]_i_62_n_0\,
      DI(0) => \_rgb_pixel[8]_i_63_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_64_n_0\,
      S(0) => \_rgb_pixel[8]_i_65_n_0\
    );
\_rgb_pixel_reg[8]_i_260\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_324_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_260_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_14\(0),
      CO(0) => \_rgb_pixel_reg[8]_i_260_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[8]_i_325_n_0\,
      DI(0) => \obj_buff10_reg[8]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_260_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_327_n_0\,
      S(0) => \obj_buff10_reg[8]_0\(0)
    );
\_rgb_pixel_reg[8]_i_261\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_329_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_261_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_15\(0),
      CO(0) => \_rgb_pixel_reg[8]_i_261_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[8]_i_330_n_0\,
      DI(0) => \_rgb_pixel[8]_i_331_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_261_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_332_n_0\,
      S(0) => \_rgb_pixel[8]_i_333_n_0\
    );
\_rgb_pixel_reg[8]_i_324\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_324_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_324_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_324_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_324_n_3\,
      CYINIT => '1',
      DI(3) => \obj_buff10_reg[6]\(0),
      DI(2) => \_rgb_pixel[8]_i_389_n_0\,
      DI(1) => \_rgb_pixel[8]_i_390_n_0\,
      DI(0) => \_rgb_pixel[8]_i_391_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_324_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff10_reg[6]_0\(0),
      S(2) => \_rgb_pixel[8]_i_393_n_0\,
      S(1) => \_rgb_pixel[8]_i_394_n_0\,
      S(0) => \_rgb_pixel[8]_i_395_n_0\
    );
\_rgb_pixel_reg[8]_i_329\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_329_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_329_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_329_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_329_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_18\(0),
      DI(2) => \_rgb_pixel[8]_i_397_n_0\,
      DI(1) => \_rgb_pixel[8]_i_398_n_0\,
      DI(0) => \_rgb_pixel[8]_i_399_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_329_O_UNCONNECTED\(3 downto 0),
      S(3) => \hcountd_reg[6]_19\(0),
      S(2) => \_rgb_pixel[8]_i_401_n_0\,
      S(1) => \_rgb_pixel[8]_i_402_n_0\,
      S(0) => \_rgb_pixel[8]_i_403_n_0\
    );
\_rgb_pixel_reg[8]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_56_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_56_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_56_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \obj_buff4_reg[6]\(0),
      DI(2) => \_rgb_pixel[8]_i_113_n_0\,
      DI(1) => \_rgb_pixel[8]_i_114_n_0\,
      DI(0) => \_rgb_pixel[8]_i_115_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \obj_buff4_reg[6]_0\(0),
      S(2) => \_rgb_pixel[8]_i_117_n_0\,
      S(1) => \_rgb_pixel[8]_i_118_n_0\,
      S(0) => \_rgb_pixel[8]_i_119_n_0\
    );
\_rgb_pixel_reg[8]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_61_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_61_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_61_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_61_n_3\,
      CYINIT => '1',
      DI(3) => \hcountd_reg[6]_14\(0),
      DI(2) => \_rgb_pixel[8]_i_121_n_0\,
      DI(1) => \_rgb_pixel[8]_i_122_n_0\,
      DI(0) => \_rgb_pixel[8]_i_123_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_61_O_UNCONNECTED\(3 downto 0),
      S(3) => \hcountd_reg[6]_15\(0),
      S(2) => \_rgb_pixel[8]_i_125_n_0\,
      S(1) => \_rgb_pixel[8]_i_126_n_0\,
      S(0) => \_rgb_pixel[8]_i_127_n_0\
    );
\_rgb_pixel_reg[8]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_161_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_77_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_16\(0),
      CO(0) => \_rgb_pixel_reg[8]_i_77_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[8]_i_162_n_0\,
      DI(0) => \obj_buff6_reg[8]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_77_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_164_n_0\,
      S(0) => \obj_buff6_reg[8]_0\(0)
    );
\_rgb_pixel_reg[8]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_166_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_78_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_17\(0),
      CO(0) => \_rgb_pixel_reg[8]_i_78_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[8]_i_167_n_0\,
      DI(0) => \_rgb_pixel[8]_i_168_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_78_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_169_n_0\,
      S(0) => \_rgb_pixel[8]_i_170_n_0\
    );
\_rgb_pixel_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[9]_i_1__1_n_0\,
      Q => \^_rgb_out_reg[11]\(7),
      R => SR(0)
    );
\hcountd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \hc_reg[10]\(0),
      Q => \^hcountd\(0),
      R => '0'
    );
\hcountd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \hc_reg[10]\(7),
      Q => \^hcountd\(9),
      R => '0'
    );
\hcountd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \hc_reg[10]\(1),
      Q => \^hcountd\(1),
      R => '0'
    );
\hcountd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \hc_reg[10]\(2),
      Q => \^hcountd\(2),
      R => '0'
    );
\hcountd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \hc_reg[3]_rep__3\,
      Q => \^hcountd\(3),
      R => '0'
    );
\hcountd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \hc_reg[4]_rep__12\,
      Q => \^hcountd\(4),
      R => '0'
    );
\hcountd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \hc_reg[10]\(3),
      Q => \^hcountd\(5),
      R => '0'
    );
\hcountd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \hc_reg[10]\(4),
      Q => \^hcountd\(6),
      R => '0'
    );
\hcountd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \hc_reg[10]\(5),
      Q => \^hcountd\(7),
      R => '0'
    );
\hcountd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \hc_reg[10]\(6),
      Q => \^hcountd\(8),
      R => '0'
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(3),
      I1 => vcountd(0),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(3),
      I1 => vcountd(0),
      I2 => \obj_buff1_reg_n_0_[7]\,
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_23\(3),
      I1 => vcountd(0),
      I2 => \obj_buff1_reg_n_0_[5]\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[5]\,
      I1 => \^_rgb_pixel_reg[0]_0\(5),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff1_reg_n_0_[4]\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(7),
      I1 => \obj_buff1_reg_n_0_[8]\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(6),
      I1 => \obj_buff1_reg_n_0_[7]\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[9]\,
      I1 => \^_rgb_pixel_reg[0]_0\(8),
      I2 => \vcountd__0\(10),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[8]\,
      I1 => \^_rgb_pixel_reg[0]_0\(7),
      I2 => \obj_buff1_reg_n_0_[9]\,
      I3 => \^_rgb_pixel_reg[0]_0\(8),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[7]\,
      I1 => \^_rgb_pixel_reg[0]_0\(6),
      I2 => \obj_buff1_reg_n_0_[8]\,
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(3),
      I1 => \obj_buff1_reg_n_0_[3]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \^_rgb_pixel_reg[0]_23\(2),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => \^_rgb_pixel_reg[0]_23\(1),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \^_rgb_pixel_reg[0]_23\(0),
      O => \i__carry_i_4_n_0\
    );
nxt_pixel3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nxt_pixel3_carry_n_0,
      CO(2) => nxt_pixel3_carry_n_1,
      CO(1) => nxt_pixel3_carry_n_2,
      CO(0) => nxt_pixel3_carry_n_3,
      CYINIT => '1',
      DI(3) => nxt_pixel3_carry_i_1_n_0,
      DI(2) => nxt_pixel3_carry_i_2_n_0,
      DI(1) => nxt_pixel3_carry_i_3_n_0,
      DI(0) => nxt_pixel3_carry_i_4_n_0,
      O(3 downto 0) => NLW_nxt_pixel3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => nxt_pixel3_carry_i_5_n_0,
      S(2) => nxt_pixel3_carry_i_6_n_0,
      S(1) => nxt_pixel3_carry_i_7_n_0,
      S(0) => nxt_pixel3_carry_i_8_n_0
    );
\nxt_pixel3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nxt_pixel3_carry_n_0,
      CO(3 downto 2) => \NLW_nxt_pixel3_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nxt_pixel3__34\,
      CO(0) => \nxt_pixel3_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \vcountd__0\(10),
      DI(0) => \nxt_pixel3_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_nxt_pixel3_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \nxt_pixel3_carry__0_i_2_n_0\,
      S(0) => \nxt_pixel3_carry__0_i_3_n_0\
    );
\nxt_pixel3_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(7),
      I1 => \obj_buff1_reg_n_0_[8]\,
      I2 => \obj_buff1_reg_n_0_[9]\,
      I3 => \^_rgb_pixel_reg[0]_0\(8),
      O => \nxt_pixel3_carry__0_i_1_n_0\
    );
\nxt_pixel3_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \nxt_pixel3_carry__0_i_2_n_0\
    );
\nxt_pixel3_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(7),
      I1 => \obj_buff1_reg_n_0_[8]\,
      I2 => \^_rgb_pixel_reg[0]_0\(8),
      I3 => \obj_buff1_reg_n_0_[9]\,
      O => \nxt_pixel3_carry__0_i_3_n_0\
    );
nxt_pixel3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vcountd(0),
      I1 => \^_rgb_pixel_reg[0]_23\(3),
      I2 => \obj_buff1_reg_n_0_[7]\,
      I3 => \^_rgb_pixel_reg[0]_0\(6),
      O => nxt_pixel3_carry_i_1_n_0
    );
nxt_pixel3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff1_reg_n_0_[4]\,
      I2 => \obj_buff1_reg_n_0_[5]\,
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => nxt_pixel3_carry_i_2_n_0
    );
nxt_pixel3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \^_rgb_pixel_reg[0]_23\(2),
      I2 => \obj_buff1_reg_n_0_[3]\,
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => nxt_pixel3_carry_i_3_n_0
    );
nxt_pixel3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \^_rgb_pixel_reg[0]_23\(0),
      I2 => \^_rgb_pixel_reg[0]_23\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => nxt_pixel3_carry_i_4_n_0
    );
nxt_pixel3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vcountd(0),
      I1 => \^_rgb_pixel_reg[0]_23\(3),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \obj_buff1_reg_n_0_[7]\,
      O => nxt_pixel3_carry_i_5_n_0
    );
nxt_pixel3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \obj_buff1_reg_n_0_[4]\,
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \obj_buff1_reg_n_0_[5]\,
      O => nxt_pixel3_carry_i_6_n_0
    );
nxt_pixel3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \^_rgb_pixel_reg[0]_23\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \obj_buff1_reg_n_0_[3]\,
      O => nxt_pixel3_carry_i_7_n_0
    );
nxt_pixel3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \^_rgb_pixel_reg[0]_23\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \^_rgb_pixel_reg[0]_23\(1),
      O => nxt_pixel3_carry_i_8_n_0
    );
nxt_pixel4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nxt_pixel4_carry_n_0,
      CO(2) => nxt_pixel4_carry_n_1,
      CO(1) => nxt_pixel4_carry_n_2,
      CO(0) => nxt_pixel4_carry_n_3,
      CYINIT => '1',
      DI(3) => nxt_pixel4_carry_i_1_n_0,
      DI(2) => nxt_pixel4_carry_i_2_n_0,
      DI(1) => nxt_pixel4_carry_i_3_n_0,
      DI(0) => nxt_pixel4_carry_i_4_n_0,
      O(3 downto 0) => NLW_nxt_pixel4_carry_O_UNCONNECTED(3 downto 0),
      S(3) => nxt_pixel4_carry_i_5_n_0,
      S(2) => nxt_pixel4_carry_i_6_n_0,
      S(1) => nxt_pixel4_carry_i_7_n_0,
      S(0) => nxt_pixel4_carry_i_8_n_0
    );
\nxt_pixel4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nxt_pixel4_carry_n_0,
      CO(3 downto 2) => \NLW_nxt_pixel4_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel41_in,
      CO(0) => \nxt_pixel4_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \nxt_pixel4_carry__0_i_1_n_0\,
      DI(0) => \nxt_pixel4_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_nxt_pixel4_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \nxt_pixel4_carry__0_i_3_n_0\,
      S(0) => \nxt_pixel4_carry__0_i_4_n_0\
    );
\nxt_pixel4_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hcountd\(9),
      I1 => \obj_buff1_reg_n_0_[20]\,
      O => \nxt_pixel4_carry__0_i_1_n_0\
    );
\nxt_pixel4_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(7),
      I1 => \obj_buff1_reg_n_0_[18]\,
      I2 => \obj_buff1_reg_n_0_[19]\,
      I3 => \^hcountd\(8),
      O => \nxt_pixel4_carry__0_i_2_n_0\
    );
\nxt_pixel4_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[20]\,
      I1 => \^hcountd\(9),
      O => \nxt_pixel4_carry__0_i_3_n_0\
    );
\nxt_pixel4_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(7),
      I1 => \obj_buff1_reg_n_0_[18]\,
      I2 => \^hcountd\(8),
      I3 => \obj_buff1_reg_n_0_[19]\,
      O => \nxt_pixel4_carry__0_i_4_n_0\
    );
nxt_pixel4_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_23\(7),
      I2 => \obj_buff1_reg_n_0_[17]\,
      I3 => \^hcountd\(6),
      O => nxt_pixel4_carry_i_1_n_0
    );
nxt_pixel4_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff1_reg_n_0_[14]\,
      I2 => \obj_buff1_reg_n_0_[15]\,
      I3 => \^hcountd\(5),
      O => nxt_pixel4_carry_i_2_n_0
    );
nxt_pixel4_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \^_rgb_pixel_reg[0]_23\(6),
      I2 => \obj_buff1_reg_n_0_[13]\,
      I3 => \^hcountd\(3),
      O => nxt_pixel4_carry_i_3_n_0
    );
nxt_pixel4_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \^_rgb_pixel_reg[0]_23\(4),
      I2 => \^_rgb_pixel_reg[0]_23\(5),
      I3 => \^hcountd\(1),
      O => nxt_pixel4_carry_i_4_n_0
    );
nxt_pixel4_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_23\(7),
      I2 => \^hcountd\(6),
      I3 => \obj_buff1_reg_n_0_[17]\,
      O => nxt_pixel4_carry_i_5_n_0
    );
nxt_pixel4_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(4),
      I1 => \obj_buff1_reg_n_0_[14]\,
      I2 => \^hcountd\(5),
      I3 => \obj_buff1_reg_n_0_[15]\,
      O => nxt_pixel4_carry_i_6_n_0
    );
nxt_pixel4_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(2),
      I1 => \^_rgb_pixel_reg[0]_23\(6),
      I2 => \^hcountd\(3),
      I3 => \obj_buff1_reg_n_0_[13]\,
      O => nxt_pixel4_carry_i_7_n_0
    );
nxt_pixel4_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hcountd\(0),
      I1 => \^_rgb_pixel_reg[0]_23\(4),
      I2 => \^hcountd\(1),
      I3 => \^_rgb_pixel_reg[0]_23\(5),
      O => nxt_pixel4_carry_i_8_n_0
    );
\nxt_pixel_reg[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \lane0_buff_reg[9]\(7),
      I2 => \lane0_buff_reg[9]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[11]_11\(0)
    );
\nxt_pixel_reg[11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[11]_17\(0)
    );
\nxt_pixel_reg[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \lane7_buff_reg[9]\(7),
      I2 => \lane7_buff_reg[9]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[11]_13\(0)
    );
\nxt_pixel_reg[11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[11]_18\(0)
    );
\nxt_pixel_reg[11]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[11]_3\(1)
    );
\nxt_pixel_reg[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \lane6_buff_reg[9]\(7),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => \lane6_buff_reg[9]\(6),
      O => \_rgb_pixel_reg[11]_3\(0)
    );
\nxt_pixel_reg[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \lane5_buff_reg[9]\(7),
      I2 => \lane5_buff_reg[9]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[11]_5\(0)
    );
\nxt_pixel_reg[11]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[11]_14\(0)
    );
\nxt_pixel_reg[11]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => \lane0_buff_reg[9]\(5),
      I2 => \lane0_buff_reg[9]\(4),
      I3 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel_reg[11]_10\(2)
    );
\nxt_pixel_reg[11]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(3),
      I1 => \lane0_buff_reg[9]\(3),
      I2 => \lane0_buff_reg[9]\(2),
      I3 => \^_rgb_pixel_reg[0]_0\(2),
      O => \_rgb_pixel_reg[11]_10\(1)
    );
\nxt_pixel_reg[11]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => \lane0_buff_reg[9]\(1),
      I2 => \lane0_buff_reg[9]\(0),
      I3 => \^_rgb_pixel_reg[0]_0\(0),
      O => \_rgb_pixel_reg[11]_10\(0)
    );
\nxt_pixel_reg[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => \lane7_buff_reg[9]\(5),
      I2 => \lane7_buff_reg[9]\(4),
      I3 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel_reg[11]_12\(2)
    );
\nxt_pixel_reg[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(3),
      I1 => \lane7_buff_reg[9]\(3),
      I2 => \lane7_buff_reg[9]\(2),
      I3 => \^_rgb_pixel_reg[0]_0\(2),
      O => \_rgb_pixel_reg[11]_12\(1)
    );
\nxt_pixel_reg[11]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => \lane7_buff_reg[9]\(1),
      I2 => \lane7_buff_reg[9]\(0),
      I3 => \^_rgb_pixel_reg[0]_0\(0),
      O => \_rgb_pixel_reg[11]_12\(0)
    );
\nxt_pixel_reg[11]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => \lane6_buff_reg[9]\(5),
      I2 => \^_rgb_pixel_reg[0]_0\(4),
      I3 => \lane6_buff_reg[9]\(4),
      O => \_rgb_pixel_reg[11]_2\(2)
    );
\nxt_pixel_reg[11]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(3),
      I1 => \lane6_buff_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[0]_0\(2),
      I3 => \lane6_buff_reg[9]\(2),
      O => \_rgb_pixel_reg[11]_2\(1)
    );
\nxt_pixel_reg[11]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => \lane6_buff_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[0]_0\(0),
      I3 => \lane6_buff_reg[9]\(0),
      O => \_rgb_pixel_reg[11]_2\(0)
    );
\nxt_pixel_reg[11]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => \lane5_buff_reg[9]\(5),
      I2 => \lane5_buff_reg[9]\(4),
      I3 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel_reg[11]_4\(2)
    );
\nxt_pixel_reg[11]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(3),
      I1 => \lane5_buff_reg[9]\(3),
      I2 => \lane5_buff_reg[9]\(2),
      I3 => \^_rgb_pixel_reg[0]_0\(2),
      O => \_rgb_pixel_reg[11]_4\(1)
    );
\nxt_pixel_reg[11]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => \lane5_buff_reg[9]\(1),
      I2 => \lane5_buff_reg[9]\(0),
      I3 => \^_rgb_pixel_reg[0]_0\(0),
      O => \_rgb_pixel_reg[11]_4\(0)
    );
\nxt_pixel_reg[11]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \lane4_buff_reg[9]\(7),
      I2 => \lane4_buff_reg[9]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[11]_7\(0)
    );
\nxt_pixel_reg[11]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[11]_15\(0)
    );
\nxt_pixel_reg[11]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \lane3_buff_reg[9]\(7),
      I2 => \lane3_buff_reg[9]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[11]_9\(0)
    );
\nxt_pixel_reg[11]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[11]_16\(0)
    );
\nxt_pixel_reg[11]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => \lane4_buff_reg[9]\(5),
      I2 => \lane4_buff_reg[9]\(4),
      I3 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel_reg[11]_6\(2)
    );
\nxt_pixel_reg[11]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(3),
      I1 => \lane4_buff_reg[9]\(3),
      I2 => \lane4_buff_reg[9]\(2),
      I3 => \^_rgb_pixel_reg[0]_0\(2),
      O => \_rgb_pixel_reg[11]_6\(1)
    );
\nxt_pixel_reg[11]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => \lane4_buff_reg[9]\(1),
      I2 => \lane4_buff_reg[9]\(0),
      I3 => \^_rgb_pixel_reg[0]_0\(0),
      O => \_rgb_pixel_reg[11]_6\(0)
    );
\nxt_pixel_reg[11]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => \lane3_buff_reg[9]\(5),
      I2 => \lane3_buff_reg[9]\(4),
      I3 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel_reg[11]_8\(2)
    );
\nxt_pixel_reg[11]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(3),
      I1 => \lane3_buff_reg[9]\(3),
      I2 => \lane3_buff_reg[9]\(2),
      I3 => \^_rgb_pixel_reg[0]_0\(2),
      O => \_rgb_pixel_reg[11]_8\(1)
    );
\nxt_pixel_reg[11]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => \lane3_buff_reg[9]\(1),
      I2 => \lane3_buff_reg[9]\(0),
      I3 => \^_rgb_pixel_reg[0]_0\(0),
      O => \_rgb_pixel_reg[11]_8\(0)
    );
\nxt_pixel_reg[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \lane2_buff_reg[9]\(7),
      I2 => \lane2_buff_reg[9]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[8]_1\(0)
    );
\nxt_pixel_reg[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[8]_4\(0)
    );
\nxt_pixel_reg[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \lane1_buff_reg[9]\(7),
      I2 => \lane1_buff_reg[9]\(6),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel_reg[8]_3\(0)
    );
\nxt_pixel_reg[8]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcountd__0\(10),
      O => \_rgb_pixel_reg[8]_5\(0)
    );
\nxt_pixel_reg[8]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => \lane2_buff_reg[9]\(5),
      I2 => \lane2_buff_reg[9]\(4),
      I3 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel_reg[8]_0\(2)
    );
\nxt_pixel_reg[8]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(3),
      I1 => \lane2_buff_reg[9]\(3),
      I2 => \lane2_buff_reg[9]\(2),
      I3 => \^_rgb_pixel_reg[0]_0\(2),
      O => \_rgb_pixel_reg[8]_0\(1)
    );
\nxt_pixel_reg[8]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => \lane2_buff_reg[9]\(1),
      I2 => \lane2_buff_reg[9]\(0),
      I3 => \^_rgb_pixel_reg[0]_0\(0),
      O => \_rgb_pixel_reg[8]_0\(0)
    );
\nxt_pixel_reg[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => \lane1_buff_reg[9]\(5),
      I2 => \lane1_buff_reg[9]\(4),
      I3 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel_reg[8]_2\(2)
    );
\nxt_pixel_reg[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(3),
      I1 => \lane1_buff_reg[9]\(3),
      I2 => \lane1_buff_reg[9]\(2),
      I3 => \^_rgb_pixel_reg[0]_0\(2),
      O => \_rgb_pixel_reg[8]_2\(1)
    );
\nxt_pixel_reg[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(1),
      I1 => \lane1_buff_reg[9]\(1),
      I2 => \lane1_buff_reg[9]\(0),
      I3 => \^_rgb_pixel_reg[0]_0\(0),
      O => \_rgb_pixel_reg[8]_2\(0)
    );
\obj_buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(0),
      Q => \^_rgb_pixel_reg[0]_23\(0),
      R => '0'
    );
\obj_buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(10),
      Q => \^_rgb_pixel_reg[0]_23\(4),
      R => '0'
    );
\obj_buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(11),
      Q => \^_rgb_pixel_reg[0]_23\(5),
      R => '0'
    );
\obj_buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(12),
      Q => \^_rgb_pixel_reg[0]_23\(6),
      R => '0'
    );
\obj_buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(13),
      Q => \obj_buff1_reg_n_0_[13]\,
      R => '0'
    );
\obj_buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(14),
      Q => \obj_buff1_reg_n_0_[14]\,
      R => '0'
    );
\obj_buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(15),
      Q => \obj_buff1_reg_n_0_[15]\,
      R => '0'
    );
\obj_buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(16),
      Q => \^_rgb_pixel_reg[0]_23\(7),
      R => '0'
    );
\obj_buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(17),
      Q => \obj_buff1_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(18),
      Q => \obj_buff1_reg_n_0_[18]\,
      R => '0'
    );
\obj_buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(19),
      Q => \obj_buff1_reg_n_0_[19]\,
      R => '0'
    );
\obj_buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(1),
      Q => \^_rgb_pixel_reg[0]_23\(1),
      R => '0'
    );
\obj_buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(20),
      Q => \obj_buff1_reg_n_0_[20]\,
      R => '0'
    );
\obj_buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(2),
      Q => \^_rgb_pixel_reg[0]_23\(2),
      R => '0'
    );
\obj_buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(3),
      Q => \obj_buff1_reg_n_0_[3]\,
      R => '0'
    );
\obj_buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(4),
      Q => \obj_buff1_reg_n_0_[4]\,
      R => '0'
    );
\obj_buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(5),
      Q => \obj_buff1_reg_n_0_[5]\,
      R => '0'
    );
\obj_buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(6),
      Q => \^_rgb_pixel_reg[0]_23\(3),
      R => '0'
    );
\obj_buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(7),
      Q => \obj_buff1_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(8),
      Q => \obj_buff1_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(9),
      Q => \obj_buff1_reg_n_0_[9]\,
      R => '0'
    );
\obj_reg1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(31),
      I1 => \slv_reg2_reg[31]\(29),
      I2 => \obj_reg1[20]_i_2_n_0\,
      I3 => \slv_reg2_reg[31]\(26),
      I4 => \slv_reg2_reg[31]\(30),
      I5 => \slv_reg2_reg[31]\(21),
      O => obj_reg10
    );
\obj_reg1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(22),
      I1 => \slv_reg2_reg[31]\(27),
      I2 => \slv_reg2_reg[31]\(23),
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \slv_reg2_reg[31]\(25),
      I5 => \slv_reg2_reg[31]\(28),
      O => \obj_reg1[20]_i_2_n_0\
    );
\obj_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg1(0),
      R => '0'
    );
\obj_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg1(10),
      R => '0'
    );
\obj_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg1(11),
      R => '0'
    );
\obj_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg1(12),
      R => '0'
    );
\obj_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg1(13),
      R => '0'
    );
\obj_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg1(14),
      R => '0'
    );
\obj_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg1(15),
      R => '0'
    );
\obj_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg1(16),
      R => '0'
    );
\obj_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg1(17),
      R => '0'
    );
\obj_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg1(18),
      R => '0'
    );
\obj_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg1(19),
      R => '0'
    );
\obj_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg1(1),
      R => '0'
    );
\obj_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg1(20),
      R => '0'
    );
\obj_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg1(2),
      R => '0'
    );
\obj_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg1(3),
      R => '0'
    );
\obj_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg1(4),
      R => '0'
    );
\obj_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg1(5),
      R => '0'
    );
\obj_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg1(6),
      R => '0'
    );
\obj_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg1(7),
      R => '0'
    );
\obj_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg1(8),
      R => '0'
    );
\obj_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg1(9),
      R => '0'
    );
\vcountd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vc_reg[0]_rep\,
      Q => \^_rgb_pixel_reg[0]_0\(0),
      R => '0'
    );
\vcountd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(8),
      Q => \vcountd__0\(10),
      R => '0'
    );
\vcountd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(0),
      Q => \^_rgb_pixel_reg[0]_0\(1),
      R => '0'
    );
\vcountd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(1),
      Q => \^_rgb_pixel_reg[0]_0\(2),
      R => '0'
    );
\vcountd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(2),
      Q => \^_rgb_pixel_reg[0]_0\(3),
      R => '0'
    );
\vcountd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(3),
      Q => \^_rgb_pixel_reg[0]_0\(4),
      R => '0'
    );
\vcountd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(4),
      Q => \^_rgb_pixel_reg[0]_0\(5),
      R => '0'
    );
\vcountd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(5),
      Q => \^_rgb_pixel_reg[0]_0\(6),
      R => '0'
    );
\vcountd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(6),
      Q => \^_rgb_pixel_reg[0]_0\(7),
      R => '0'
    );
\vcountd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(7),
      Q => \^_rgb_pixel_reg[0]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Timing_counter is
  port (
    \_rgb_pixel_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    address1039_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \_rgb_pixel_reg[6]\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]\ : out STD_LOGIC;
    address1003_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \_rgb_pixel_reg[6]_0\ : out STD_LOGIC;
    address907_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \_rgb_pixel_reg[2]\ : out STD_LOGIC;
    address5023_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address4027_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \_rgb_pixel_reg[2]_0\ : out STD_LOGIC;
    address3031_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \_rgb_pixel_reg[6]_1\ : out STD_LOGIC;
    address6019_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \vcountd_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \hc_reg[3]_rep__2_0\ : out STD_LOGIC;
    \hc_reg[4]_rep__13_0\ : out STD_LOGIC;
    \hcountd_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \hcountd_reg[3]\ : out STD_LOGIC;
    \hcountd_reg[4]\ : out STD_LOGIC;
    \_rgb_out_reg[6]\ : out STD_LOGIC;
    \obj_buff1_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \_rgb_pixel_reg[1]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]\ : out STD_LOGIC;
    address8011_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \_rgb_pixel_reg[6]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_3\ : out STD_LOGIC;
    address7015_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \_rgb_pixel_reg[7]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_1\ : out STD_LOGIC;
    address2035_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_5\ : out STD_LOGIC;
    address1037_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address809_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address1001_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address905_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address7013_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address5021_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address4025_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address2033_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address3029_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address6017_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \_rgb_pixel_reg[0]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_3\ : out STD_LOGIC;
    \obj_buff3_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_pixel128_in : out STD_LOGIC;
    \_rgb_pixel_reg[11]_1\ : out STD_LOGIC;
    nxt_pixel10_in : out STD_LOGIC;
    address802_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address208_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address109_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address1000_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address703_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address707_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address604_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address609_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address505_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address5011_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address307_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address3015_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address901_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address406_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    address903_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address4013_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address1001_out_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address805_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address2017_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    address1019_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \_rgb_pixel_reg[0]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[4]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_4\ : out STD_LOGIC;
    \sel__6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[1]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_3\ : out STD_LOGIC;
    \sel__0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[0]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_9\ : out STD_LOGIC;
    \sel__5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[1]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_4\ : out STD_LOGIC;
    \sel__2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[4]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_5\ : out STD_LOGIC;
    \sel__3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[2]_5\ : out STD_LOGIC;
    \sel__4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_8\ : out STD_LOGIC;
    \lane7_buff_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[3]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_7\ : out STD_LOGIC;
    \sel__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[7]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_9\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[1]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_4\ : out STD_LOGIC;
    \_rgb_out_reg[11]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    nxt_rgb1 : out STD_LOGIC;
    \vc_reg[0]_rep__0_0\ : out STD_LOGIC;
    \obj_buff1_reg[20]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[0]_rep__0_1\ : out STD_LOGIC;
    \hc_reg[4]_rep__10_0\ : out STD_LOGIC;
    \hc_reg[4]_rep__10_1\ : out STD_LOGIC;
    \hc_reg[5]_0\ : out STD_LOGIC;
    \hc_reg[3]_rep_0\ : out STD_LOGIC;
    \hc_reg[4]_rep__13_1\ : out STD_LOGIC;
    \hc_reg[3]_rep__14_0\ : out STD_LOGIC;
    \hc_reg[2]_0\ : out STD_LOGIC;
    \hc_reg[4]_rep_0\ : out STD_LOGIC;
    \hc_reg[0]_rep__14_0\ : out STD_LOGIC;
    \hc_reg[4]_rep__2_0\ : out STD_LOGIC;
    \hc_reg[4]_rep_1\ : out STD_LOGIC;
    \hc_reg[4]_rep__2_1\ : out STD_LOGIC;
    \hc_reg[4]_rep__4_0\ : out STD_LOGIC;
    \hc_reg[4]_rep__4_1\ : out STD_LOGIC;
    \hc_reg[1]_rep_0\ : out STD_LOGIC;
    \hc_reg[4]_rep__5_0\ : out STD_LOGIC;
    \hc_reg[4]_rep__5_1\ : out STD_LOGIC;
    \hc_reg[1]_rep__2_0\ : out STD_LOGIC;
    \hc_reg[4]_rep__6_0\ : out STD_LOGIC;
    \hc_reg[3]_rep__7_0\ : out STD_LOGIC;
    \hc_reg[1]_rep__4_0\ : out STD_LOGIC;
    \hc_reg[4]_rep__8_0\ : out STD_LOGIC;
    \hc_reg[4]_rep__8_1\ : out STD_LOGIC;
    \hc_reg[4]_rep__8_2\ : out STD_LOGIC;
    sel : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[3]_rep__3_0\ : out STD_LOGIC;
    \hc_reg[3]_rep_1\ : out STD_LOGIC;
    \hc_reg[3]_rep__0_0\ : out STD_LOGIC;
    \hc_reg[3]_rep__4_0\ : out STD_LOGIC;
    \hc_reg[1]_rep__3_0\ : out STD_LOGIC;
    \hc_reg[3]_rep__9_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_18\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_19\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_20\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_21\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_22\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_23\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_18\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_19\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_24\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_25\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_18\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_19\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_18\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_20\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_26\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_19\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_21\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_27\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_20\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_18\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_22\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_28\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_21\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_19\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_23\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_29\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_20\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_24\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_22\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_21\ : out STD_LOGIC;
    \vc_reg[4]_0\ : in STD_LOGIC;
    \obj_buff1_reg[21]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \vcountd_reg[9]\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \vc_reg[3]_0\ : in STD_LOGIC;
    \obj_buff8_reg[21]\ : in STD_LOGIC;
    \vcountd_reg[9]_0\ : in STD_LOGIC;
    \vcountd_reg[9]_1\ : in STD_LOGIC;
    \vc_reg[3]_1\ : in STD_LOGIC;
    \vc_reg[3]_2\ : in STD_LOGIC;
    \obj_buff9_reg[20]\ : in STD_LOGIC;
    \obj_buff9_reg[21]\ : in STD_LOGIC;
    \vc_reg[3]_3\ : in STD_LOGIC;
    \obj_buff9_reg[21]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \vc_reg[3]_4\ : in STD_LOGIC;
    \vc_reg[3]_5\ : in STD_LOGIC;
    \vc_reg[3]_6\ : in STD_LOGIC;
    \vc_reg[3]_7\ : in STD_LOGIC;
    \vc_reg[3]_8\ : in STD_LOGIC;
    \vc_reg[3]_9\ : in STD_LOGIC;
    \obj_buff8_reg[21]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \obj_buff10_reg[21]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \obj_buff7_reg[21]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \obj_buff2_reg[21]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \obj_buff4_reg[21]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \obj_buff3_reg[21]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \obj_buff6_reg[21]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \obj_buff5_reg[21]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \obj_buff2_reg[16]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \obj_buff1_reg[16]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \obj_buff8_reg[16]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \obj_buff4_reg[16]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \obj_buff10_reg[16]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \obj_buff7_reg[21]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \obj_buff6_reg[21]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \obj_buff5_reg[21]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \obj_buff3_reg[21]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \obj_buff9_reg[16]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \vc_reg[4]_1\ : in STD_LOGIC;
    \vc_reg[4]_2\ : in STD_LOGIC;
    \vc_reg[4]_3\ : in STD_LOGIC;
    \vc_reg[4]_4\ : in STD_LOGIC;
    \vcountd_reg[9]_2\ : in STD_LOGIC;
    \vcountd_reg[9]_3\ : in STD_LOGIC;
    \vc_reg[4]_5\ : in STD_LOGIC;
    \vc_reg[4]_6\ : in STD_LOGIC;
    \vc_reg[4]_7\ : in STD_LOGIC;
    \vc_reg[4]_8\ : in STD_LOGIC;
    \p_0_out__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \obj_buff3_reg[21]_1\ : in STD_LOGIC;
    \vc_reg[4]_9\ : in STD_LOGIC;
    \vcountd_reg[9]_4\ : in STD_LOGIC;
    \obj_buff3_reg[21]_2\ : in STD_LOGIC;
    \obj_buff3_reg[21]_3\ : in STD_LOGIC;
    \obj_buff3_reg[21]_4\ : in STD_LOGIC;
    \obj_buff3_reg[21]_5\ : in STD_LOGIC;
    \vc_reg[4]_10\ : in STD_LOGIC;
    \obj_buff2_reg[21]_0\ : in STD_LOGIC;
    \vc_reg[4]_11\ : in STD_LOGIC;
    \obj_buff3_reg[21]_6\ : in STD_LOGIC;
    \vc_reg[3]_10\ : in STD_LOGIC;
    \vcountd_reg[9]_5\ : in STD_LOGIC;
    \vc_reg[4]_12\ : in STD_LOGIC;
    \vc_reg[4]_13\ : in STD_LOGIC;
    \vc_reg[4]_14\ : in STD_LOGIC;
    \vc_reg[4]_15\ : in STD_LOGIC;
    \vcountd_reg[9]_6\ : in STD_LOGIC;
    \vc_reg[4]_16\ : in STD_LOGIC;
    \vc_reg[4]_17\ : in STD_LOGIC;
    \obj_buff10_reg[21]_0\ : in STD_LOGIC;
    \hcountd_reg[10]_0\ : in STD_LOGIC;
    \obj_buff7_reg[21]_1\ : in STD_LOGIC;
    \obj_buff8_reg[21]_1\ : in STD_LOGIC;
    \vc_reg[4]_18\ : in STD_LOGIC;
    \vc_reg[4]_19\ : in STD_LOGIC;
    \vc_reg[4]_20\ : in STD_LOGIC;
    \vc_reg[4]_21\ : in STD_LOGIC;
    \vc_reg[4]_22\ : in STD_LOGIC;
    \obj_buff3_reg[21]_7\ : in STD_LOGIC;
    \obj_buff5_reg[21]_1\ : in STD_LOGIC;
    \obj_buff6_reg[21]_1\ : in STD_LOGIC;
    \vc_reg[4]_23\ : in STD_LOGIC;
    \obj_buff6_reg[21]_2\ : in STD_LOGIC;
    \obj_buff6_reg[21]_3\ : in STD_LOGIC;
    \obj_buff3_reg[21]_8\ : in STD_LOGIC;
    \vc_reg[3]_11\ : in STD_LOGIC;
    \vc_reg[3]_12\ : in STD_LOGIC;
    \vc_reg[4]_24\ : in STD_LOGIC;
    \vc_reg[4]_25\ : in STD_LOGIC;
    \vc_reg[4]_26\ : in STD_LOGIC;
    \vc_reg[4]_27\ : in STD_LOGIC;
    \vc_reg[4]_28\ : in STD_LOGIC;
    \obj_buff10_reg[20]\ : in STD_LOGIC;
    \vc_reg[4]_29\ : in STD_LOGIC;
    \vc_reg[4]_30\ : in STD_LOGIC;
    \vc_reg[4]_31\ : in STD_LOGIC;
    \vc_reg[4]_32\ : in STD_LOGIC;
    \vc_reg[4]_33\ : in STD_LOGIC;
    \vc_reg[4]_34\ : in STD_LOGIC;
    \vc_reg[4]_35\ : in STD_LOGIC;
    \vc_reg[4]_36\ : in STD_LOGIC;
    \vc_reg[4]_37\ : in STD_LOGIC;
    \vc_reg[4]_38\ : in STD_LOGIC;
    \vc_reg[4]_39\ : in STD_LOGIC;
    \vc_reg[4]_40\ : in STD_LOGIC;
    \vc_reg[3]_13\ : in STD_LOGIC;
    \vc_reg[3]_14\ : in STD_LOGIC;
    \vc_reg[3]_15\ : in STD_LOGIC;
    \vc_reg[3]_16\ : in STD_LOGIC;
    \vc_reg[4]_41\ : in STD_LOGIC;
    \vc_reg[4]_42\ : in STD_LOGIC;
    \vc_reg[3]_17\ : in STD_LOGIC;
    \vc_reg[4]_43\ : in STD_LOGIC;
    \vc_reg[3]_18\ : in STD_LOGIC;
    \vc_reg[4]_44\ : in STD_LOGIC;
    \vc_reg[3]_19\ : in STD_LOGIC;
    \vc_reg[3]_20\ : in STD_LOGIC;
    \vc_reg[4]_45\ : in STD_LOGIC;
    \vc_reg[4]_46\ : in STD_LOGIC;
    \vc_reg[4]_47\ : in STD_LOGIC;
    \vc_reg[4]_48\ : in STD_LOGIC;
    \vc_reg[4]_49\ : in STD_LOGIC;
    \obj_buff4_reg[21]_0\ : in STD_LOGIC;
    \vc_reg[4]_50\ : in STD_LOGIC;
    \vc_reg[4]_51\ : in STD_LOGIC;
    \vc_reg[4]_52\ : in STD_LOGIC;
    \vc_reg[4]_53\ : in STD_LOGIC;
    \vc_reg[3]_21\ : in STD_LOGIC;
    \vc_reg[3]_22\ : in STD_LOGIC;
    \vc_reg[4]_54\ : in STD_LOGIC;
    \vc_reg[4]_55\ : in STD_LOGIC;
    \vc_reg[4]_56\ : in STD_LOGIC;
    \vc_reg[4]_57\ : in STD_LOGIC;
    \vc_reg[4]_58\ : in STD_LOGIC;
    \vc_reg[3]_23\ : in STD_LOGIC;
    \vc_reg[3]_24\ : in STD_LOGIC;
    \obj_buff3_reg[21]_9\ : in STD_LOGIC;
    \vc_reg[4]_59\ : in STD_LOGIC;
    \vc_reg[4]_60\ : in STD_LOGIC;
    \vc_reg[4]_61\ : in STD_LOGIC;
    \obj_buff1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_pixel136_out : in STD_LOGIC;
    \obj_buff4_reg[21]_1\ : in STD_LOGIC;
    nxt_pixel131_out : in STD_LOGIC;
    nxt_pixel126_out : in STD_LOGIC;
    nxt_pixel121_out : in STD_LOGIC;
    \obj_buff7_reg[21]_2\ : in STD_LOGIC;
    \vc_reg[3]_25\ : in STD_LOGIC;
    \vc_reg[3]_26\ : in STD_LOGIC;
    \obj_buff4_reg[21]_2\ : in STD_LOGIC;
    nxt_pixel116_out : in STD_LOGIC;
    \obj_buff8_reg[21]_2\ : in STD_LOGIC;
    \obj_buff4_reg[21]_3\ : in STD_LOGIC;
    \obj_buff7_reg[21]_3\ : in STD_LOGIC;
    \obj_buff8_reg[21]_3\ : in STD_LOGIC;
    \vc_reg[3]_27\ : in STD_LOGIC;
    \vc_reg[3]_28\ : in STD_LOGIC;
    nxt_pixel146_out : in STD_LOGIC;
    \obj_buff1_reg[21]_0\ : in STD_LOGIC;
    \obj_buff2_reg[21]_1\ : in STD_LOGIC;
    nxt_pixel141_out : in STD_LOGIC;
    \obj_buff4_reg[21]_4\ : in STD_LOGIC;
    \obj_buff8_reg[21]_4\ : in STD_LOGIC;
    \vc_reg[3]_29\ : in STD_LOGIC;
    \vc_reg[3]_30\ : in STD_LOGIC;
    \vc_reg[3]_31\ : in STD_LOGIC;
    \vc_reg[3]_32\ : in STD_LOGIC;
    \obj_buff4_reg[21]_5\ : in STD_LOGIC;
    \obj_buff7_reg[21]_4\ : in STD_LOGIC;
    \vc_reg[3]_33\ : in STD_LOGIC;
    \vc_reg[3]_34\ : in STD_LOGIC;
    \obj_buff1_reg[21]_1\ : in STD_LOGIC;
    \obj_buff2_reg[21]_2\ : in STD_LOGIC;
    \obj_buff4_reg[21]_6\ : in STD_LOGIC;
    \obj_buff8_reg[21]_5\ : in STD_LOGIC;
    \vc_reg[3]_35\ : in STD_LOGIC;
    \vc_reg[3]_36\ : in STD_LOGIC;
    \obj_buff8_reg[21]_6\ : in STD_LOGIC;
    \obj_buff1_reg[21]_2\ : in STD_LOGIC;
    \obj_buff2_reg[21]_3\ : in STD_LOGIC;
    \obj_buff4_reg[21]_7\ : in STD_LOGIC;
    \obj_buff8_reg[21]_7\ : in STD_LOGIC;
    \vc_reg[3]_37\ : in STD_LOGIC;
    \vc_reg[3]_38\ : in STD_LOGIC;
    \vc_reg[3]_39\ : in STD_LOGIC;
    \vc_reg[3]_40\ : in STD_LOGIC;
    \vc_reg[3]_41\ : in STD_LOGIC;
    \vc_reg[3]_42\ : in STD_LOGIC;
    \vc_reg[3]_43\ : in STD_LOGIC;
    \vc_reg[3]_44\ : in STD_LOGIC;
    \vc_reg[3]_45\ : in STD_LOGIC;
    \vc_reg[3]_46\ : in STD_LOGIC;
    \vc_reg[3]_47\ : in STD_LOGIC;
    \vc_reg[3]_48\ : in STD_LOGIC;
    \vc_reg[3]_49\ : in STD_LOGIC;
    \vc_reg[3]_50\ : in STD_LOGIC;
    \vc_reg[3]_51\ : in STD_LOGIC;
    \vc_reg[3]_52\ : in STD_LOGIC;
    \vc_reg[3]_53\ : in STD_LOGIC;
    \vc_reg[3]_54\ : in STD_LOGIC;
    \vc_reg[3]_55\ : in STD_LOGIC;
    \vc_reg[3]_56\ : in STD_LOGIC;
    \vc_reg[3]_57\ : in STD_LOGIC;
    \vc_reg[3]_58\ : in STD_LOGIC;
    \vc_reg[3]_59\ : in STD_LOGIC;
    \vc_reg[3]_60\ : in STD_LOGIC;
    \vc_reg[3]_61\ : in STD_LOGIC;
    \vc_reg[3]_62\ : in STD_LOGIC;
    \vc_reg[3]_63\ : in STD_LOGIC;
    \vc_reg[3]_64\ : in STD_LOGIC;
    \vc_reg[3]_65\ : in STD_LOGIC;
    \vc_reg[3]_66\ : in STD_LOGIC;
    \vc_reg[3]_67\ : in STD_LOGIC;
    \vc_reg[3]_68\ : in STD_LOGIC;
    \vc_reg[3]_69\ : in STD_LOGIC;
    \vc_reg[3]_70\ : in STD_LOGIC;
    \vc_reg[3]_71\ : in STD_LOGIC;
    \vc_reg[3]_72\ : in STD_LOGIC;
    \vc_reg[3]_73\ : in STD_LOGIC;
    \p_0_out__4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vc_reg[3]_74\ : in STD_LOGIC;
    \vc_reg[3]_75\ : in STD_LOGIC;
    \vc_reg[3]_76\ : in STD_LOGIC;
    \vc_reg[3]_77\ : in STD_LOGIC;
    \vc_reg[3]_78\ : in STD_LOGIC;
    \vc_reg[3]_79\ : in STD_LOGIC;
    \vc_reg[3]_80\ : in STD_LOGIC;
    nxt_pixel2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vc_reg[3]_81\ : in STD_LOGIC;
    \vc_reg[3]_82\ : in STD_LOGIC;
    \vc_reg[3]_83\ : in STD_LOGIC;
    \vc_reg[3]_84\ : in STD_LOGIC;
    \vc_reg[3]_85\ : in STD_LOGIC;
    \vc_reg[3]_86\ : in STD_LOGIC;
    \vc_reg[3]_87\ : in STD_LOGIC;
    \vc_reg[3]_88\ : in STD_LOGIC;
    \vc_reg[4]_62\ : in STD_LOGIC;
    \vc_reg[4]_63\ : in STD_LOGIC;
    \vc_reg[4]_64\ : in STD_LOGIC;
    \vc_reg[4]_65\ : in STD_LOGIC;
    \vc_reg[3]_89\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \lane7_buff_reg[12]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hc_reg[3]_rep_2\ : in STD_LOGIC;
    \hc_reg[3]_rep_3\ : in STD_LOGIC;
    \hc_reg[3]_rep_4\ : in STD_LOGIC;
    \lane0_buff_reg[11]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \hc_reg[4]_rep__6_1\ : in STD_LOGIC;
    \lane0_buff_reg[1]\ : in STD_LOGIC;
    \lane0_buff_reg[1]_0\ : in STD_LOGIC;
    \hc_reg[4]_rep__6_2\ : in STD_LOGIC;
    \hc_reg[4]_rep__6_3\ : in STD_LOGIC;
    \lane0_buff_reg[0]\ : in STD_LOGIC;
    \hc_reg[4]_rep__2_2\ : in STD_LOGIC;
    \lane4_buff_reg[12]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hc_reg[0]_0\ : in STD_LOGIC;
    \vc_reg[3]_90\ : in STD_LOGIC;
    \vc_reg[3]_91\ : in STD_LOGIC;
    \lane6_buff_reg[12]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hc_reg[0]_1\ : in STD_LOGIC;
    \hc_reg[4]_rep__0_0\ : in STD_LOGIC;
    \hc_reg[4]_rep__11_0\ : in STD_LOGIC;
    \lane6_buff_reg[1]\ : in STD_LOGIC;
    \lane6_buff_reg[1]_0\ : in STD_LOGIC;
    \vc_reg[3]_92\ : in STD_LOGIC;
    \lane5_buff_reg[12]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hc_reg[0]_2\ : in STD_LOGIC;
    \hc_reg[4]_rep__0_1\ : in STD_LOGIC;
    \lane3_buff_reg[12]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hc_reg[0]_3\ : in STD_LOGIC;
    \vc_reg[3]_93\ : in STD_LOGIC;
    \hc_reg[4]_rep__7_0\ : in STD_LOGIC;
    \hc_reg[4]_rep__7_1\ : in STD_LOGIC;
    \lane3_buff_reg[0]\ : in STD_LOGIC;
    \lane1_buff_reg[12]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hc_reg[4]_rep__6_4\ : in STD_LOGIC;
    \lane1_buff_reg[1]\ : in STD_LOGIC;
    \lane1_buff_reg[1]_0\ : in STD_LOGIC;
    \hc_reg[4]_rep__6_5\ : in STD_LOGIC;
    \hc_reg[4]_rep__6_6\ : in STD_LOGIC;
    \lane1_buff_reg[0]\ : in STD_LOGIC;
    \hc_reg[0]_4\ : in STD_LOGIC;
    \vc_reg[3]_94\ : in STD_LOGIC;
    sel_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[2]_rep__2_0\ : in STD_LOGIC;
    \hc_reg[2]_rep__2_1\ : in STD_LOGIC;
    \hc_reg[3]_rep_5\ : in STD_LOGIC;
    \lane5_buff_reg[1]\ : in STD_LOGIC;
    \lane5_buff_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_rep__6_0\ : in STD_LOGIC;
    \hc_reg[3]_rep_6\ : in STD_LOGIC;
    \lane6_buff_reg[1]_1\ : in STD_LOGIC;
    \lane6_buff_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_rep__5_0\ : in STD_LOGIC;
    \hc_reg[4]_rep__8_3\ : in STD_LOGIC;
    \lane6_buff_reg[0]\ : in STD_LOGIC;
    \hc_reg[4]_rep__8_4\ : in STD_LOGIC;
    \lane4_buff_reg[0]\ : in STD_LOGIC;
    \hc_reg[4]_rep__2_3\ : in STD_LOGIC;
    \lane3_buff_reg[0]_0\ : in STD_LOGIC;
    \hc_reg[4]_rep__2_4\ : in STD_LOGIC;
    \lane2_buff_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[4]_rep__6_7\ : in STD_LOGIC;
    \lane2_buff_reg[0]\ : in STD_LOGIC;
    \lane2_buff_reg[11]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \hc_reg[1]_rep__3_1\ : in STD_LOGIC;
    \hc_reg[4]_rep__6_8\ : in STD_LOGIC;
    \lane1_buff_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[4]_rep__6_9\ : in STD_LOGIC;
    \hc_reg[1]_rep__3_2\ : in STD_LOGIC;
    \hc_reg[4]_rep__6_10\ : in STD_LOGIC;
    \lane0_buff_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[4]_rep__6_11\ : in STD_LOGIC;
    address02_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    address00_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \obj_buff1_reg[12]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \hc_reg[0]_rep_0\ : in STD_LOGIC;
    \obj_buff1_reg[10]\ : in STD_LOGIC;
    nxt_rgb15_out : in STD_LOGIC;
    \_rgb_pixel_reg[11]_5\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sel0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_14\ : in STD_LOGIC;
    \_rgb_pixel_reg[1]_25\ : in STD_LOGIC;
    \_rgb_pixel_reg[4]_30\ : in STD_LOGIC;
    \_rgb_pixel_reg[5]_14\ : in STD_LOGIC;
    \_rgb_pixel_reg[6]_9\ : in STD_LOGIC;
    \_rgb_pixel_reg[8]_23\ : in STD_LOGIC;
    \_rgb_pixel_reg[9]_22\ : in STD_LOGIC;
    \_rgb_pixel_reg[10]_7\ : in STD_LOGIC;
    \_rgb_pixel_reg[11]_6\ : in STD_LOGIC;
    \_rgb_pixel_reg[2]_20\ : in STD_LOGIC;
    \nxt_pixel1__2\ : in STD_LOGIC;
    fsync_in : in STD_LOGIC;
    pclk : in STD_LOGIC;
    \hc_reg[0]_rep__7_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__3_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__7_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_17\ : in STD_LOGIC;
    \lane4_buff_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[0]_rep__8_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_48\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_49\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_50\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_51\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_52\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_53\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_54\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_55\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_56\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_57\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_58\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_59\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_60\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_61\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_62\ : in STD_LOGIC;
    \hc_reg[0]_rep__8_63\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_48\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_49\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_50\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_51\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_52\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_53\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_54\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_55\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_56\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_57\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_58\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_59\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_60\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_61\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_62\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_63\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_64\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_65\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_66\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_67\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_48\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_49\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_68\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_69\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_50\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_51\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_52\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_53\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_54\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_55\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_56\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_57\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_33\ : in STD_LOGIC;
    \lane3_buff_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[0]_rep__9_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_48\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_49\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_50\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_51\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_52\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_53\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_54\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_55\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_56\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_57\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_58\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_59\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_60\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_61\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_62\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_63\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_70\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_71\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_72\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_73\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_74\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_75\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_76\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_77\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_78\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_79\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_80\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_81\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_82\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_83\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_84\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_85\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_58\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_59\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_60\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_61\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_62\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_63\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_64\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_65\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_66\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_67\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_68\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_69\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_70\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_71\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_72\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_73\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_48\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_49\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_50\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_51\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_52\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_53\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_54\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_55\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_56\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_57\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_58\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_59\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_60\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_61\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_62\ : in STD_LOGIC;
    \hc_reg[0]_rep__6_63\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_48\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_49\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_74\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_75\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_76\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_77\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_78\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_79\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_80\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_81\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_82\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_83\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_84\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_85\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_86\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_87\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_88\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_89\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_90\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_91\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_92\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_93\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_94\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_95\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_96\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_97\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_98\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_99\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_100\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_101\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_102\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_103\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_104\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_105\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_50\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_51\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_52\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_53\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_54\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_55\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_56\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_57\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_58\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_59\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_60\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_61\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_62\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_63\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_64\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_65\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_64\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_65\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_66\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_67\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_68\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_69\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_70\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_71\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_72\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_73\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_74\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_75\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_76\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_77\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_78\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_79\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__10_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_106\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_107\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__2_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_108\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_109\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_110\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_111\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_112\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_113\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_114\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_115\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_116\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_117\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_118\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_119\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_120\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_121\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_122\ : in STD_LOGIC;
    \hc_reg[0]_rep__1_123\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_48\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_49\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_50\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_51\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_52\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_53\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_54\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_55\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_56\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_57\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_58\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_59\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_60\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_61\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_66\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_67\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_68\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_69\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_70\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_71\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_72\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_73\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_74\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_75\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_76\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_77\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_78\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_79\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_80\ : in STD_LOGIC;
    \hc_reg[0]_rep__13_81\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_80\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_81\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_82\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_83\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_84\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_85\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_86\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_87\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_88\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_89\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_90\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_91\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_92\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_93\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_94\ : in STD_LOGIC;
    \hc_reg[0]_rep__9_95\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_86\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_87\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_88\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_89\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_90\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_91\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_92\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_93\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_94\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_95\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_96\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_97\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_98\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_99\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_100\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_101\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__14_48\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_102\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_103\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_104\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_105\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_106\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_107\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_108\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_109\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_110\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_111\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_112\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_113\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_114\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_115\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_116\ : in STD_LOGIC;
    \hc_reg[0]_rep__0_117\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_62\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_63\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_64\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_65\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__11_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_66\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_67\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_68\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_69\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_70\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_71\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_72\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_73\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_74\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_75\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_76\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_77\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_78\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_79\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_80\ : in STD_LOGIC;
    \hc_reg[0]_rep__12_81\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_27\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_48\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_49\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_50\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_51\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_52\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_53\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_54\ : in STD_LOGIC;
    \hc_reg[0]_rep__4_55\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_2\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_3\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_4\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_5\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_6\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_7\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_8\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_9\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_10\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_11\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_12\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_13\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_14\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_15\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_16\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_17\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_18\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_19\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_20\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_21\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_22\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_23\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_24\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_25\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_26\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_27\ : in STD_LOGIC;
    \hc_reg[1]_rep__9_0\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_28\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_29\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_30\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_31\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_32\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_33\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_34\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_35\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_36\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_37\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_38\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_39\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_40\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_41\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_42\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_43\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_44\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_45\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_46\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_47\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_48\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_49\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_50\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_51\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_52\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_53\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_54\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_55\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_56\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_57\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_58\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_59\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_60\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_61\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_62\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_63\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_64\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_65\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_66\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_67\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_68\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_69\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_70\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_71\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_72\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_73\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_74\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_75\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_76\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_77\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_78\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_79\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_80\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_81\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_82\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_83\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_84\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_85\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_86\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_87\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_88\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_89\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_90\ : in STD_LOGIC;
    \hc_reg[1]_rep__9_1\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_91\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_92\ : in STD_LOGIC;
    \hc_reg[0]_rep__5_93\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Timing_counter : entity is "Timing_counter";
end microblaze_Video_Controller_4regs_0_0_Timing_counter;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Timing_counter is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \_rgb_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_22_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_24_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_31_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[11]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \^_rgb_out_reg[6]\ : STD_LOGIC;
  signal \_rgb_out_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_out_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_119_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_120_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_121_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_122_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_135_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_136_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_143_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_144_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_145_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_146_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_147_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_148_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_157_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_158_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_159_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_160__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_168_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_169_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_16_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_170_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_171_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_172_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_173_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_186_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_187_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_193_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_194_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_195_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_196_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_197_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_198_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_19_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_213_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_214_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_215_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_216_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_217_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_218_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_28__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_29_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_55_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_61_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_101_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_107_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_108_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_109__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_110__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_114_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_116_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_117_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_119__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_120_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_121_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_122_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_12__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_12__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_152_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_157_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_158_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_159_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_163_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_167_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_192__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_194__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_202__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_203__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_204__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_205__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_209_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_210__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_211__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_212__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_220_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_221_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_249__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_253_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_275_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_276__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_277__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_277_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_278__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_278_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_279_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_280_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_281_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_282_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_295__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_295_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_296_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_297_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_299_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_326_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_327_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_328__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_329_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_330__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_370_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_371_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_372_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_373_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_410__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_411__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_411_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_412__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_412_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_413__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_413_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_414_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_427_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_428_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_429_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_430_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_464__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_465__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_466__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_467__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_486_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_487_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_488_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_489_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_491_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_52__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_535_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_536_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_537_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_538_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_546_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_547_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_548_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_549_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_54_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_551_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_566_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_567_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_568_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_569_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_571_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_582_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_583_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_584_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_585_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_586_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_61_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_73__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_77__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_111__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_112__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_113__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_114__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_115__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_116__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_117__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_118__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_119__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_120__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_121__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_127_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_128_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_131_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_132_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_133_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_134_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_135_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_136_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_158_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_159_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_15__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_160_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_166_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_167_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_168_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_169_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_16__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_172_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_18__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_54_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_55_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_14__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_16_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_32_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_33_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_37_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_84_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_41_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_9__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_10__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_118__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_119__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_11__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_120__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_127__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_128__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_129__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_12__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_130__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_13__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_19_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_20__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_21__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_23__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_24__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_25_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_26_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_38_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_39_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_95_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_98__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_99__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_9__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_19_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_29_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_38_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_39_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_10__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_147_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_153_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_190_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_191_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_192_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_198_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_199_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_200_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_201_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_202_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_203_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_24_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_25_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_276_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_277_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_278_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_279_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_292_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_293_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_294_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_339_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_33_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_340_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_34_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_356_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_357_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_358_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_359_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_367_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_368_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_419_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_420_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_421_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_424_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_425_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_426_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_436_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_437_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_438_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_439_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_43_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_440_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_441_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_442_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_443_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_73_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_75_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_85_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_86_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_87_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_88_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_89_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_90_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_9__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_102_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_122_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_123_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_124_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_125_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_136_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_137_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_167_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_168_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_169_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_181_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_182_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_183_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_203_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_204_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_205_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_206_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_215_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_216_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_217_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_218_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_221_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_222_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_244_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_245_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_246_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_253_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_254_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_255_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_256_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_25__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_26_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_31__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_32__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_33_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_34__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_35_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_77_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_78_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_79_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_123_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_123_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_123_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_123_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_124_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_149_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_149_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_149_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_149_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_150_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_164_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_165_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_165_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_165_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_165_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_51_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_51_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_51_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_68_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_69_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_69_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_69_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_77_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_77_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_77_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_77_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_4\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_146_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_146_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_146_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_146_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_164__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_164__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_164__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_164__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_18_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_213_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_214_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_214_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_214_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_214_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_229_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_230_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_230_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_230_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_230_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_246_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_246_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_246_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_246_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_269_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_269_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_269_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_269_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_292__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_292__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_292__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_292__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_292_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_292_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_292_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_292_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_319_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_319_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_319_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_319_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_331_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_331_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_331_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_331_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_332_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_351_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_351_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_351_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_351_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_363_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_363_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_363_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_363_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_421_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_421_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_421_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_421_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_422_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_449_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_449_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_449_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_449_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_450_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_49_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_49_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_49_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_541_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_542_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_542_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_542_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_542_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_74_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_74_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_74_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_74_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_143_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_143_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_145_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_157_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_157_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_157_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_157_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_57_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_57_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_57_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_58__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_60_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_61_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_61_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_61_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_61_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_62_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^_rgb_pixel_reg[1]_13\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_14\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_2\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_10\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_11\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_12\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_8\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_9\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_20_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_29_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_39_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[3]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[3]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^_rgb_pixel_reg[3]_4\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[3]_6\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_11\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_13\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_18\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[4]_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_rgb_pixel_reg[4]_i_5_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[5]_9\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_5\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_8\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_101_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_101_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_117_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_117_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_117_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_117_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_16__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_16_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_79_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[7]_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[7]_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[7]_4\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[7]_5\ : STD_LOGIC;
  signal \_rgb_pixel_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[8]_7\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[8]_8\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_143_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_143_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_143_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_143_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_144_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_189_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_189_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_189_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_189_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_214_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_214_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_264_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_26_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_291_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_291_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_291_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_291_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_305_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_346_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_346_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_370_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_370_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_40_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_40_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_40_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_40_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_418_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_418_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_418_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_418_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_41_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_423_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_423_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_423_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_423_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_99_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_99_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[9]_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[9]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[9]_5\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_111_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_111_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_13__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_13__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_13__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_13__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_13_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_13_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_13_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_145_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_145_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_14__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_166_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_166_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_166_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_166_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_180_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_180_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_180_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_180_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_185_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_230_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_230_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_243_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_243_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_243_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_243_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_47_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_47_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_60_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_76_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_76_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_76_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_76_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_89_n_3\ : STD_LOGIC;
  signal \^address1003_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^address1039_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^address2035_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^address3031_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^address4027_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^address5023_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^address6019_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^address7015_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^address8011_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^address802_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^address907_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal hc : STD_LOGIC;
  signal \hc[0]_i_1_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hc[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hc[10]_i_1_n_0\ : STD_LOGIC;
  signal \hc[10]_i_3_n_0\ : STD_LOGIC;
  signal \hc[10]_i_4_n_0\ : STD_LOGIC;
  signal \hc[10]_i_5_n_0\ : STD_LOGIC;
  signal \hc[10]_i_6_n_0\ : STD_LOGIC;
  signal \hc[10]_i_7_n_0\ : STD_LOGIC;
  signal \hc[10]_i_8_n_0\ : STD_LOGIC;
  signal \hc[10]_i_9_n_0\ : STD_LOGIC;
  signal \hc[1]_i_1_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hc[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hc[2]_i_1_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hc[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hc[3]_i_1_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hc[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hc[4]_i_1_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hc[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hc[5]_i_1_n_0\ : STD_LOGIC;
  signal \hc[5]_i_2_n_0\ : STD_LOGIC;
  signal \hc[6]_i_1_n_0\ : STD_LOGIC;
  signal \hc[7]_i_1_n_0\ : STD_LOGIC;
  signal \hc[8]_i_1_n_0\ : STD_LOGIC;
  signal \hc[9]_i_1_n_0\ : STD_LOGIC;
  signal \hc[9]_i_2_n_0\ : STD_LOGIC;
  signal \^hc_reg[0]_rep__14_0\ : STD_LOGIC;
  signal \^hc_reg[1]_0\ : STD_LOGIC;
  signal \^hc_reg[1]_rep_0\ : STD_LOGIC;
  signal \^hc_reg[1]_rep__2_0\ : STD_LOGIC;
  signal \^hc_reg[1]_rep__3_0\ : STD_LOGIC;
  signal \^hc_reg[1]_rep__4_0\ : STD_LOGIC;
  signal \^hc_reg[2]_0\ : STD_LOGIC;
  signal \^hc_reg[3]_rep_0\ : STD_LOGIC;
  signal \^hc_reg[3]_rep_1\ : STD_LOGIC;
  signal \^hc_reg[3]_rep__0_0\ : STD_LOGIC;
  signal \^hc_reg[3]_rep__14_0\ : STD_LOGIC;
  signal \^hc_reg[3]_rep__2_0\ : STD_LOGIC;
  signal \^hc_reg[3]_rep__3_0\ : STD_LOGIC;
  signal \^hc_reg[3]_rep__4_0\ : STD_LOGIC;
  signal \^hc_reg[3]_rep__7_0\ : STD_LOGIC;
  signal \^hc_reg[3]_rep__9_0\ : STD_LOGIC;
  signal \^hc_reg[4]_rep_0\ : STD_LOGIC;
  signal \^hc_reg[4]_rep_1\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__10_0\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__10_1\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__13_0\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__13_1\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__2_0\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__2_1\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__4_0\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__4_1\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__5_0\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__5_1\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__6_0\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__8_0\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__8_1\ : STD_LOGIC;
  signal \^hc_reg[4]_rep__8_2\ : STD_LOGIC;
  signal \^hc_reg[5]_0\ : STD_LOGIC;
  signal \^hcountd_reg[10]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^hcountd_reg[3]\ : STD_LOGIC;
  signal \^hcountd_reg[4]\ : STD_LOGIC;
  signal \lane7_buff[20]_i_2_n_0\ : STD_LOGIC;
  signal \lane7_buff[20]_i_3_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_104_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_105_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_106_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_107_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_116_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_118_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_119_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_124_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_125_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_126_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_127_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_130_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_131_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_132_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_133_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_168_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_169_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_170_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_171_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_172_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_173_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_174_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_175_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_176_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_177_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_178_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_179_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_180_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_181_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_182_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_183_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_192_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_193_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_194_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_195_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_196_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_197_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_198_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_199_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_216_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_217_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_218_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_219_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_220_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_221_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_222_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_223_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_232_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_233_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_234_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_235_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_236_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_237_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_238_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_239_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_247_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_248_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_249_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_250_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_251_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_252_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_253_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_254_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_59_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_60_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_61_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_69_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_71_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_72_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_74_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_75_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_76_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_92_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_93_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_94_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_95_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_96_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[0]_i_99_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_100_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_101_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_102_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_103_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_104_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_105_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_107_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_108_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_109_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_110_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_111_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_112_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_113_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_114_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_115_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_116_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_117_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_118_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_119_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_120_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_121_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_122_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_123_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_124_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_125_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_126_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_127_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_128_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_129_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_130_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_131_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_132_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_133_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_134_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_135_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_136_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_137_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_138_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_139_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_140_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_141_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_142_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_56_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_57_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_58_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_59_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_60_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_61_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_69_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_70_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_71_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_73_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_74_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_75_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_76_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_77_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_78_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_79_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_80_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_85_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_86_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_87_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_88_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_89_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_90_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_91_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_92_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_93_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_94_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_95_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_96_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_98_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[1]_i_99_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_101_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_102_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_103_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_104_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_105_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_106_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_107_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_108_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_125_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_126_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_127_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_128_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_142_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_143_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_144_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_145_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_158_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_159_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_160_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_161_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_176_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_177_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_178_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_179_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_180_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_181_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_182_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_183_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_201_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_202_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_203_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_204_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_205_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_206_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_207_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_208_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_218_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_219_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_220_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_221_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_243_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_244_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_245_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_246_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_247_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_248_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_249_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_250_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_251_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_252_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_253_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_254_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_255_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_256_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_257_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_258_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_273_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_274_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_275_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_276_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_277_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_278_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_279_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_280_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_291_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_292_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_293_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_294_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_295_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_296_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_297_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_298_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_309_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_310_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_311_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_312_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_313_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_314_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_315_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_316_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_350_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_351_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_352_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_353_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_354_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_355_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_356_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_357_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_41_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_50_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_56_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_61_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_67_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_68_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_69_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_70_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_80_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_81_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_82_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[4]_i_83_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_117_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_118_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_119_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_120_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_121_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_122_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_123_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_124_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_21_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_22_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_23_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_32_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_33_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_34_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_43_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_44_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_45_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_53_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_54_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_55_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_56_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_57_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_58_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_59_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_60_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_85_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_86_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_87_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_88_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_89_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_90_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_91_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[5]_i_92_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_23_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_24_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_26_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_27_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_28_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_29_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_30_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_31_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_32_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_33_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_34_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_35_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_36_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_37_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_38_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_39_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_40_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_41_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_42_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_43_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_44_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_45_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_46_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_47_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_48_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_49_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_50_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_51_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_52_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_53_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_54_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_55_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_56_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_57_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_58_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_59_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_60_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_61_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_62_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_63_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_64_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_65_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_66_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_67_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_68_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_69_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_70_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_71_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[6]_i_72_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_100_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_101_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_102_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_103_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_104_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_105_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_106_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_107_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_108_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_109_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_110_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_111_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_112_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_113_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_114_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_115_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_116_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_117_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_118_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_119_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_120_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_121_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_122_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_123_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_124_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_125_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_126_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_26_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_33_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_35_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_37_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_38_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_39_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_40_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_43_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_44_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_45_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_46_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_48_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_49_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_50_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_51_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_52_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_53_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_54_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_55_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_57_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_58_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_59_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_60_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_61_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_62_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_63_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_64_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_65_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_66_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_67_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_68_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_69_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_70_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_71_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_72_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_73_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_74_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_75_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_76_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_77_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_78_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_79_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_80_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_81_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_82_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_83_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_84_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_85_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_86_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_87_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_88_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_89_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_91_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_92_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_93_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_94_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_95_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_96_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_97_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_98_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[7]_i_99_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_139_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_140_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_141_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_142_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_163_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_164_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_165_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_166_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_183_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_184_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_185_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_186_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_187_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_188_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_189_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_190_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_219_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_220_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_221_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_222_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_237_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_238_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_239_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_240_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_241_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_242_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_243_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_244_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_275_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_276_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_277_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_278_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_299_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_300_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_301_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_302_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_303_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_304_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_305_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_306_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_307_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_308_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_309_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_310_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_359_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_360_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_361_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_362_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_363_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_364_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_365_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_366_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_391_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_392_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_393_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_394_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_395_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_396_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_397_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_398_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_427_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_428_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_429_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_430_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_431_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_432_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_433_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_434_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_435_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_436_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_437_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_438_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_439_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_440_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_441_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_442_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_505_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_506_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_507_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_508_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_509_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_510_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_511_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_512_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_537_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_538_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_539_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_540_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_541_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_542_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_543_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_544_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_70_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_88_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_89_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_90_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[8]_i_91_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_100_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_101_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_102_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_103_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_104_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_105_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_106_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_112_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_113_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_114_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_115_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_116_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_117_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_118_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_119_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_125_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_126_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_127_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_128_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_129_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_130_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_131_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_132_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_138_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_139_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_140_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_141_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_142_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_143_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_144_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_145_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_151_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_152_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_153_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_154_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_155_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_156_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_157_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_158_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_164_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_165_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_166_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_167_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_168_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_169_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_16_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_170_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_171_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_17_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_182_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_183_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_184_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_185_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_186_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_187_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_188_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_189_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_18_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_19_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_39_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_40_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_41_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_42_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_43_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_44_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_45_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_46_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_52_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_53_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_54_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_55_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_58_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_59_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_60_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_61_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_64_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_65_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_66_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_67_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_70_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_71_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_72_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_73_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_76_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_77_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_78_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_79_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_82_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_83_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_84_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_86_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_91_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_92_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_93_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_94_n_0\ : STD_LOGIC;
  signal \nxt_pixel_reg[9]_i_99_n_0\ : STD_LOGIC;
  signal \^nxt_rgb1\ : STD_LOGIC;
  signal \obj_buff1[20]_i_2_n_0\ : STD_LOGIC;
  signal \obj_buff1[20]_i_3_n_0\ : STD_LOGIC;
  signal \obj_buff1[20]_i_4_n_0\ : STD_LOGIC;
  signal \obj_buff1[20]_i_5_n_0\ : STD_LOGIC;
  signal \obj_buff1[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \obj_buff1[21]_i_2_n_0\ : STD_LOGIC;
  signal \obj_buff1[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \obj_buff1[21]_i_3_n_0\ : STD_LOGIC;
  signal \obj_buff1[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \obj_buff1[21]_i_4_n_0\ : STD_LOGIC;
  signal \obj_buff1[21]_i_5_n_0\ : STD_LOGIC;
  signal \obj_buff1[21]_i_6_n_0\ : STD_LOGIC;
  signal \^obj_buff1_reg[20]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sel\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sel__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sel__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sel__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sel__3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sel__4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sel__5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sel__6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \truck_obstacle/nxt_pixel118_in\ : STD_LOGIC;
  signal \truck_obstacle/nxt_pixel120_in\ : STD_LOGIC;
  signal \vc[0]_i_1_n_0\ : STD_LOGIC;
  signal \vc[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \vc[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \vc[10]_i_1_n_0\ : STD_LOGIC;
  signal \vc[10]_i_2_n_0\ : STD_LOGIC;
  signal \vc[10]_i_3_n_0\ : STD_LOGIC;
  signal \vc[10]_i_4_n_0\ : STD_LOGIC;
  signal \vc[10]_i_5_n_0\ : STD_LOGIC;
  signal \vc[10]_i_6_n_0\ : STD_LOGIC;
  signal \vc[10]_i_7_n_0\ : STD_LOGIC;
  signal \vc[10]_i_8_n_0\ : STD_LOGIC;
  signal \vc[1]_i_1_n_0\ : STD_LOGIC;
  signal \vc[2]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_1_n_0\ : STD_LOGIC;
  signal \vc[4]_i_1_n_0\ : STD_LOGIC;
  signal \vc[5]_i_1_n_0\ : STD_LOGIC;
  signal \vc[5]_i_2_n_0\ : STD_LOGIC;
  signal \vc[6]_i_1_n_0\ : STD_LOGIC;
  signal \vc[7]_i_1_n_0\ : STD_LOGIC;
  signal \vc[8]_i_1_n_0\ : STD_LOGIC;
  signal \vc[9]_i_1_n_0\ : STD_LOGIC;
  signal \vc[9]_i_2_n_0\ : STD_LOGIC;
  signal \^vc_reg[0]_rep__0_0\ : STD_LOGIC;
  signal \^vc_reg[0]_rep__0_1\ : STD_LOGIC;
  signal vcount_internal : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^vcountd_reg[0]\ : STD_LOGIC;
  signal \NLW__rgb_pixel_reg[0]_i_124_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[0]_i_124_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[0]_i_150_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[0]_i_150_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[0]_i_164_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[0]_i_164_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[0]_i_68_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[0]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_213_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_213_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_229_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_229_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_332_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_332_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_422_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_422_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_450_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_450_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_541_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[10]_i_541_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_143_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_143_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_58__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[11]_i_58__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_60_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[11]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_62_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[11]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[2]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[2]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[2]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[2]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[2]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[2]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[4]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[4]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_101_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_101_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[6]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[6]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_79_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[6]_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_144_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[8]_i_144_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_214_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_214_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[8]_i_26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[8]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_264_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[8]_i_264_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_305_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[8]_i_305_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_346_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_346_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[8]_i_370_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_370_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[8]_i_41_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[8]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_99_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_99_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[9]_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[9]_i_145_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_145_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[9]_i_14__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[9]_i_14__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_185_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[9]_i_185_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_230_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_230_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[9]_i_47_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[9]_i_60_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[9]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_89_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__rgb_pixel_reg[9]_i_89_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_rgb_out[11]_i_20\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \_rgb_out[11]_i_22\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \_rgb_out[11]_i_24\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_186\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_3__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_55\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_61\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_111\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_12__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_158\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_295\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_295__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_296\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_299\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_4__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_9\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_13\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_14\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_36\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_37\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \_rgb_pixel[3]_i_12\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \_rgb_pixel[3]_i_14__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_11\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_3__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_51\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_6__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_95\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_14\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_38\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_39\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_7\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_10\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_2__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_3__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_9\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \hc[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \hc[10]_i_4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \hc[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \hc[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \hc[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \hc[7]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \hc[8]_i_1\ : label is "soft_lutpair156";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \hc_reg[0]\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__0\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__1\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__10\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__11\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__12\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__13\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__14\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__2\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__3\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__4\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__5\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__6\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__7\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__8\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[0]_rep__9\ : label is "hc_reg[0]";
  attribute ORIG_CELL_NAME of \hc_reg[1]\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__0\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__1\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__10\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__11\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__12\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__13\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__14\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__15\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__2\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__3\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__4\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__5\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__6\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__7\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__8\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[1]_rep__9\ : label is "hc_reg[1]";
  attribute ORIG_CELL_NAME of \hc_reg[2]\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__0\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__1\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__10\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__11\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__12\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__13\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__14\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__15\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__2\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__3\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__4\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__5\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__6\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__7\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__8\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[2]_rep__9\ : label is "hc_reg[2]";
  attribute ORIG_CELL_NAME of \hc_reg[3]\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__0\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__1\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__10\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__11\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__12\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__13\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__14\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__2\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__3\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__4\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__5\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__6\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__7\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__8\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[3]_rep__9\ : label is "hc_reg[3]";
  attribute ORIG_CELL_NAME of \hc_reg[4]\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__0\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__1\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__10\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__11\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__12\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__13\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__2\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__3\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__4\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__5\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__6\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__7\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__8\ : label is "hc_reg[4]";
  attribute ORIG_CELL_NAME of \hc_reg[4]_rep__9\ : label is "hc_reg[4]";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[10]_i_12\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[2]_i_33\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[4]_i_116\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[4]_i_137\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[4]_i_153\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[4]_i_271\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[4]_i_345\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[7]_i_21\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[7]_i_28\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[7]_i_36\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[8]_i_76\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[9]_i_191\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[9]_i_195\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[9]_i_203\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[9]_i_211\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[9]_i_215\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[9]_i_85\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \nxt_pixel_reg[9]_i_96\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \obj_buff1[20]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \obj_buff1[20]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \obj_buff1[21]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \obj_buff1[21]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \obj_buff1[21]_i_4__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \vc[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \vc[10]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \vc[10]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \vc[10]_i_5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \vc[10]_i_6\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \vc[10]_i_8\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \vc[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \vc[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \vc[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \vc[5]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \vc[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \vc[7]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \vc[8]_i_1\ : label is "soft_lutpair152";
  attribute ORIG_CELL_NAME of \vc_reg[0]\ : label is "vc_reg[0]";
  attribute ORIG_CELL_NAME of \vc_reg[0]_rep\ : label is "vc_reg[0]";
  attribute ORIG_CELL_NAME of \vc_reg[0]_rep__0\ : label is "vc_reg[0]";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \_rgb_out_reg[6]\ <= \^_rgb_out_reg[6]\;
  \_rgb_pixel_reg[10]_0\ <= \^_rgb_pixel_reg[10]_0\;
  \_rgb_pixel_reg[10]_3\ <= \^_rgb_pixel_reg[10]_3\;
  \_rgb_pixel_reg[10]_4\ <= \^_rgb_pixel_reg[10]_4\;
  \_rgb_pixel_reg[1]_1\ <= \^_rgb_pixel_reg[1]_1\;
  \_rgb_pixel_reg[1]_12\(0) <= \^_rgb_pixel_reg[1]_12\(0);
  \_rgb_pixel_reg[1]_13\ <= \^_rgb_pixel_reg[1]_13\;
  \_rgb_pixel_reg[1]_14\ <= \^_rgb_pixel_reg[1]_14\;
  \_rgb_pixel_reg[1]_2\ <= \^_rgb_pixel_reg[1]_2\;
  \_rgb_pixel_reg[2]\ <= \^_rgb_pixel_reg[2]\;
  \_rgb_pixel_reg[2]_0\ <= \^_rgb_pixel_reg[2]_0\;
  \_rgb_pixel_reg[2]_10\ <= \^_rgb_pixel_reg[2]_10\;
  \_rgb_pixel_reg[2]_11\ <= \^_rgb_pixel_reg[2]_11\;
  \_rgb_pixel_reg[2]_12\ <= \^_rgb_pixel_reg[2]_12\;
  \_rgb_pixel_reg[2]_8\ <= \^_rgb_pixel_reg[2]_8\;
  \_rgb_pixel_reg[2]_9\ <= \^_rgb_pixel_reg[2]_9\;
  \_rgb_pixel_reg[3]_1\ <= \^_rgb_pixel_reg[3]_1\;
  \_rgb_pixel_reg[3]_3\(2 downto 0) <= \^_rgb_pixel_reg[3]_3\(2 downto 0);
  \_rgb_pixel_reg[3]_4\ <= \^_rgb_pixel_reg[3]_4\;
  \_rgb_pixel_reg[3]_6\ <= \^_rgb_pixel_reg[3]_6\;
  \_rgb_pixel_reg[4]_1\ <= \^_rgb_pixel_reg[4]_1\;
  \_rgb_pixel_reg[4]_11\ <= \^_rgb_pixel_reg[4]_11\;
  \_rgb_pixel_reg[4]_13\ <= \^_rgb_pixel_reg[4]_13\;
  \_rgb_pixel_reg[4]_18\ <= \^_rgb_pixel_reg[4]_18\;
  \_rgb_pixel_reg[4]_9\(0) <= \^_rgb_pixel_reg[4]_9\(0);
  \_rgb_pixel_reg[5]_9\ <= \^_rgb_pixel_reg[5]_9\;
  \_rgb_pixel_reg[6]\ <= \^_rgb_pixel_reg[6]\;
  \_rgb_pixel_reg[6]_0\ <= \^_rgb_pixel_reg[6]_0\;
  \_rgb_pixel_reg[6]_1\ <= \^_rgb_pixel_reg[6]_1\;
  \_rgb_pixel_reg[6]_5\ <= \^_rgb_pixel_reg[6]_5\;
  \_rgb_pixel_reg[6]_8\ <= \^_rgb_pixel_reg[6]_8\;
  \_rgb_pixel_reg[7]_0\ <= \^_rgb_pixel_reg[7]_0\;
  \_rgb_pixel_reg[7]_3\ <= \^_rgb_pixel_reg[7]_3\;
  \_rgb_pixel_reg[7]_4\ <= \^_rgb_pixel_reg[7]_4\;
  \_rgb_pixel_reg[7]_5\ <= \^_rgb_pixel_reg[7]_5\;
  \_rgb_pixel_reg[8]_7\ <= \^_rgb_pixel_reg[8]_7\;
  \_rgb_pixel_reg[8]_8\ <= \^_rgb_pixel_reg[8]_8\;
  \_rgb_pixel_reg[9]_0\ <= \^_rgb_pixel_reg[9]_0\;
  \_rgb_pixel_reg[9]_1\ <= \^_rgb_pixel_reg[9]_1\;
  \_rgb_pixel_reg[9]_5\ <= \^_rgb_pixel_reg[9]_5\;
  address1003_out(5 downto 0) <= \^address1003_out\(5 downto 0);
  address1039_out(5 downto 0) <= \^address1039_out\(5 downto 0);
  address2035_out(5 downto 0) <= \^address2035_out\(5 downto 0);
  address3031_out(5 downto 0) <= \^address3031_out\(5 downto 0);
  address4027_out(5 downto 0) <= \^address4027_out\(5 downto 0);
  address5023_out(5 downto 0) <= \^address5023_out\(5 downto 0);
  address6019_out(5 downto 0) <= \^address6019_out\(5 downto 0);
  address7015_out(5 downto 0) <= \^address7015_out\(5 downto 0);
  address8011_out(5 downto 0) <= \^address8011_out\(5 downto 0);
  address802_out(5 downto 0) <= \^address802_out\(5 downto 0);
  address907_out(5 downto 0) <= \^address907_out\(5 downto 0);
  \hc_reg[0]_rep__14_0\ <= \^hc_reg[0]_rep__14_0\;
  \hc_reg[1]_0\ <= \^hc_reg[1]_0\;
  \hc_reg[1]_rep_0\ <= \^hc_reg[1]_rep_0\;
  \hc_reg[1]_rep__2_0\ <= \^hc_reg[1]_rep__2_0\;
  \hc_reg[1]_rep__3_0\ <= \^hc_reg[1]_rep__3_0\;
  \hc_reg[1]_rep__4_0\ <= \^hc_reg[1]_rep__4_0\;
  \hc_reg[2]_0\ <= \^hc_reg[2]_0\;
  \hc_reg[3]_rep_0\ <= \^hc_reg[3]_rep_0\;
  \hc_reg[3]_rep_1\ <= \^hc_reg[3]_rep_1\;
  \hc_reg[3]_rep__0_0\ <= \^hc_reg[3]_rep__0_0\;
  \hc_reg[3]_rep__14_0\ <= \^hc_reg[3]_rep__14_0\;
  \hc_reg[3]_rep__2_0\ <= \^hc_reg[3]_rep__2_0\;
  \hc_reg[3]_rep__3_0\ <= \^hc_reg[3]_rep__3_0\;
  \hc_reg[3]_rep__4_0\ <= \^hc_reg[3]_rep__4_0\;
  \hc_reg[3]_rep__7_0\ <= \^hc_reg[3]_rep__7_0\;
  \hc_reg[3]_rep__9_0\ <= \^hc_reg[3]_rep__9_0\;
  \hc_reg[4]_rep_0\ <= \^hc_reg[4]_rep_0\;
  \hc_reg[4]_rep_1\ <= \^hc_reg[4]_rep_1\;
  \hc_reg[4]_rep__10_0\ <= \^hc_reg[4]_rep__10_0\;
  \hc_reg[4]_rep__10_1\ <= \^hc_reg[4]_rep__10_1\;
  \hc_reg[4]_rep__13_0\ <= \^hc_reg[4]_rep__13_0\;
  \hc_reg[4]_rep__13_1\ <= \^hc_reg[4]_rep__13_1\;
  \hc_reg[4]_rep__2_0\ <= \^hc_reg[4]_rep__2_0\;
  \hc_reg[4]_rep__2_1\ <= \^hc_reg[4]_rep__2_1\;
  \hc_reg[4]_rep__4_0\ <= \^hc_reg[4]_rep__4_0\;
  \hc_reg[4]_rep__4_1\ <= \^hc_reg[4]_rep__4_1\;
  \hc_reg[4]_rep__5_0\ <= \^hc_reg[4]_rep__5_0\;
  \hc_reg[4]_rep__5_1\ <= \^hc_reg[4]_rep__5_1\;
  \hc_reg[4]_rep__6_0\ <= \^hc_reg[4]_rep__6_0\;
  \hc_reg[4]_rep__8_0\ <= \^hc_reg[4]_rep__8_0\;
  \hc_reg[4]_rep__8_1\ <= \^hc_reg[4]_rep__8_1\;
  \hc_reg[4]_rep__8_2\ <= \^hc_reg[4]_rep__8_2\;
  \hc_reg[5]_0\ <= \^hc_reg[5]_0\;
  \hcountd_reg[10]\(10 downto 0) <= \^hcountd_reg[10]\(10 downto 0);
  \hcountd_reg[3]\ <= \^hcountd_reg[3]\;
  \hcountd_reg[4]\ <= \^hcountd_reg[4]\;
  nxt_rgb1 <= \^nxt_rgb1\;
  \obj_buff1_reg[20]\(0) <= \^obj_buff1_reg[20]\(0);
  sel(3 downto 0) <= \^sel\(3 downto 0);
  \sel__0\(2 downto 0) <= \^sel__0\(2 downto 0);
  \sel__1\(2 downto 0) <= \^sel__1\(2 downto 0);
  \sel__2\(2 downto 0) <= \^sel__2\(2 downto 0);
  \sel__3\(2 downto 0) <= \^sel__3\(2 downto 0);
  \sel__4\(2 downto 0) <= \^sel__4\(2 downto 0);
  \sel__5\(2 downto 0) <= \^sel__5\(2 downto 0);
  \sel__6\(2 downto 0) <= \^sel__6\(2 downto 0);
  \vc_reg[0]_rep__0_0\ <= \^vc_reg[0]_rep__0_0\;
  \vc_reg[0]_rep__0_1\ <= \^vc_reg[0]_rep__0_1\;
  \vcountd_reg[0]\ <= \^vcountd_reg[0]\;
\_rgb_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => nxt_rgb15_out,
      I1 => \_rgb_out[0]_i_2_n_0\,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[11]_5\(0),
      I4 => sel0(0),
      I5 => \_rgb_pixel_reg[0]_14\,
      O => \_rgb_out_reg[11]\(0)
    );
\_rgb_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_out_reg[0]_i_4_n_0\,
      I1 => \_rgb_out_reg[0]_i_5_n_0\,
      I2 => \^q\(3),
      I3 => \_rgb_out_reg[0]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \_rgb_out_reg[0]_i_7_n_0\,
      O => \_rgb_out[0]_i_2_n_0\
    );
\_rgb_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => nxt_rgb15_out,
      I1 => \_rgb_out[10]_i_2_n_0\,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[11]_5\(8),
      I4 => sel0(0),
      I5 => \_rgb_pixel_reg[10]_7\,
      O => \_rgb_out_reg[11]\(8)
    );
\_rgb_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_out_reg[10]_i_4_n_0\,
      I1 => \_rgb_out_reg[10]_i_5_n_0\,
      I2 => \^q\(3),
      I3 => \_rgb_out_reg[10]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \_rgb_out_reg[10]_i_7_n_0\,
      O => \_rgb_out[10]_i_2_n_0\
    );
\_rgb_out[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000040404040"
    )
        port map (
      I0 => \_rgb_out[11]_i_20_n_0\,
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \_rgb_out[11]_i_21_n_0\,
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \_rgb_out[11]_i_10_n_0\
    );
\_rgb_out[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \_rgb_out[11]_i_22_n_0\,
      I3 => \_rgb_out[11]_i_23_n_0\,
      O => \_rgb_out[11]_i_11_n_0\
    );
\_rgb_out[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5776"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \_rgb_out[11]_i_24_n_0\,
      O => \_rgb_out[11]_i_12_n_0\
    );
\_rgb_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => nxt_rgb15_out,
      I1 => \_rgb_out_reg[11]_i_4_n_0\,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[11]_5\(9),
      I4 => sel0(0),
      I5 => \_rgb_pixel_reg[11]_6\,
      O => \_rgb_out_reg[11]\(9)
    );
\_rgb_out[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \_rgb_out[11]_i_20_n_0\
    );
\_rgb_out[11]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \^q\(3),
      I4 => \_rgb_out[11]_i_31_n_0\,
      O => \_rgb_out[11]_i_21_n_0\
    );
\_rgb_out[11]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A85700"
    )
        port map (
      I0 => \^vc_reg[0]_rep__0_1\,
      I1 => \^hc_reg[4]_rep__10_0\,
      I2 => \^hc_reg[4]_rep__10_1\,
      I3 => \^hcountd_reg[4]\,
      I4 => \^hc_reg[5]_0\,
      O => \_rgb_out[11]_i_22_n_0\
    );
\_rgb_out[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \^hcountd_reg[10]\(5),
      I2 => \^hcountd_reg[4]\,
      I3 => \^hcountd_reg[10]\(9),
      I4 => \^hcountd_reg[10]\(8),
      I5 => \^hcountd_reg[10]\(7),
      O => \_rgb_out[11]_i_23_n_0\
    );
\_rgb_out[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(5),
      O => \_rgb_out[11]_i_24_n_0\
    );
\_rgb_out[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(8),
      I2 => \^vc_reg[0]_rep__0_0\,
      I3 => \^q\(0),
      O => \_rgb_out[11]_i_31_n_0\
    );
\_rgb_out[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \_rgb_out[11]_i_10_n_0\,
      I1 => \_rgb_out[11]_i_11_n_0\,
      I2 => \^hcountd_reg[10]\(10),
      I3 => \^q\(9),
      I4 => \_rgb_out[11]_i_12_n_0\,
      O => \^nxt_rgb1\
    );
\_rgb_out[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB300030883000"
    )
        port map (
      I0 => \hc_reg[0]_rep__5_86\,
      I1 => \^q\(2),
      I2 => \_rgb_out_reg[11]_i_18_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \hc_reg[0]_rep__5_87\,
      O => \_rgb_out[11]_i_8_n_0\
    );
\_rgb_out[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800C0FFC000"
    )
        port map (
      I0 => \hc_reg[0]_rep__5_88\,
      I1 => \^q\(0),
      I2 => \hc_reg[0]_rep__5_89\,
      I3 => \^q\(2),
      I4 => \_rgb_out_reg[11]_i_19_n_0\,
      I5 => \^q\(1),
      O => \_rgb_out[11]_i_9_n_0\
    );
\_rgb_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => nxt_rgb15_out,
      I1 => \_rgb_out[1]_i_2_n_0\,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[11]_5\(1),
      I4 => sel0(0),
      I5 => \_rgb_pixel_reg[1]_25\,
      O => \_rgb_out_reg[11]\(1)
    );
\_rgb_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_out_reg[1]_i_4_n_0\,
      I1 => \_rgb_out_reg[1]_i_5_n_0\,
      I2 => \^q\(3),
      I3 => \_rgb_out_reg[1]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \_rgb_out_reg[1]_i_7_n_0\,
      O => \_rgb_out[1]_i_2_n_0\
    );
\_rgb_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => nxt_rgb15_out,
      I1 => \_rgb_out[2]_i_2_n_0\,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[11]_5\(2),
      I4 => sel0(0),
      I5 => \_rgb_pixel_reg[2]_20\,
      O => \_rgb_out_reg[11]\(2)
    );
\_rgb_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \hc_reg[0]_rep__5_93\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \_rgb_out[2]_i_2_n_0\
    );
\_rgb_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => nxt_rgb15_out,
      I1 => \_rgb_out[4]_i_2_n_0\,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[11]_5\(3),
      I4 => sel0(0),
      I5 => \_rgb_pixel_reg[4]_30\,
      O => \_rgb_out_reg[11]\(3)
    );
\_rgb_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_out_reg[4]_i_4_n_0\,
      I1 => \_rgb_out_reg[4]_i_5_n_0\,
      I2 => \^q\(3),
      I3 => \_rgb_out_reg[4]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \_rgb_out_reg[4]_i_7_n_0\,
      O => \_rgb_out[4]_i_2_n_0\
    );
\_rgb_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => nxt_rgb15_out,
      I1 => \_rgb_out[5]_i_2_n_0\,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[11]_5\(4),
      I4 => sel0(0),
      I5 => \_rgb_pixel_reg[5]_14\,
      O => \_rgb_out_reg[11]\(4)
    );
\_rgb_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_out_reg[5]_i_4_n_0\,
      I1 => \_rgb_out_reg[5]_i_5_n_0\,
      I2 => \^q\(3),
      I3 => \_rgb_out_reg[5]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \_rgb_out_reg[5]_i_7_n_0\,
      O => \_rgb_out[5]_i_2_n_0\
    );
\_rgb_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => nxt_rgb15_out,
      I1 => \_rgb_out[6]_i_2_n_0\,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[11]_5\(5),
      I4 => sel0(0),
      I5 => \_rgb_pixel_reg[6]_9\,
      O => \_rgb_out_reg[11]\(5)
    );
\_rgb_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_out_reg[6]_i_4_n_0\,
      I1 => \_rgb_out_reg[6]_i_5_n_0\,
      I2 => \^q\(3),
      I3 => \_rgb_out[6]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \_rgb_out_reg[6]_i_7_n_0\,
      O => \_rgb_out[6]_i_2_n_0\
    );
\_rgb_out[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \hc_reg[1]_rep__9_0\,
      I1 => \^q\(1),
      I2 => \hc_reg[0]_rep__5_28\,
      I3 => \^q\(0),
      I4 => \hc_reg[0]_rep__5_29\,
      O => \_rgb_out[6]_i_6_n_0\
    );
\_rgb_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => nxt_rgb15_out,
      I1 => \_rgb_out[8]_i_2_n_0\,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[11]_5\(6),
      I4 => sel0(0),
      I5 => \_rgb_pixel_reg[8]_23\,
      O => \_rgb_out_reg[11]\(6)
    );
\_rgb_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_out_reg[8]_i_4_n_0\,
      I1 => \_rgb_out_reg[8]_i_5_n_0\,
      I2 => \^q\(3),
      I3 => \_rgb_out_reg[8]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \_rgb_out_reg[8]_i_7_n_0\,
      O => \_rgb_out[8]_i_2_n_0\
    );
\_rgb_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => nxt_rgb15_out,
      I1 => \_rgb_out[9]_i_2_n_0\,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[11]_5\(7),
      I4 => sel0(0),
      I5 => \_rgb_pixel_reg[9]_22\,
      O => \_rgb_out_reg[11]\(7)
    );
\_rgb_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_out_reg[9]_i_4_n_0\,
      I1 => \_rgb_out_reg[9]_i_5_n_0\,
      I2 => \^q\(3),
      I3 => \_rgb_out_reg[9]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \_rgb_out_reg[9]_i_7_n_0\,
      O => \_rgb_out[9]_i_2_n_0\
    );
\_rgb_out_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_24\,
      I1 => \hc_reg[0]_rep__4_25\,
      O => \_rgb_out_reg[0]_i_10_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_26\,
      I1 => \hc_reg[0]_rep__4_27\,
      O => \_rgb_out_reg[0]_i_11_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_20\,
      I1 => \hc_reg[0]_rep__4_21\,
      O => \_rgb_out_reg[0]_i_12_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_22\,
      I1 => \hc_reg[0]_rep__4_23\,
      O => \_rgb_out_reg[0]_i_13_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_16\,
      I1 => \hc_reg[0]_rep__4_17\,
      O => \_rgb_out_reg[0]_i_14_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_18\,
      I1 => \hc_reg[0]_rep__4_19\,
      O => \_rgb_out_reg[0]_i_15_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[0]_i_8_n_0\,
      I1 => \_rgb_out_reg[0]_i_9_n_0\,
      O => \_rgb_out_reg[0]_i_4_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[0]_i_10_n_0\,
      I1 => \_rgb_out_reg[0]_i_11_n_0\,
      O => \_rgb_out_reg[0]_i_5_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[0]_i_12_n_0\,
      I1 => \_rgb_out_reg[0]_i_13_n_0\,
      O => \_rgb_out_reg[0]_i_6_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[0]_i_14_n_0\,
      I1 => \_rgb_out_reg[0]_i_15_n_0\,
      O => \_rgb_out_reg[0]_i_7_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_28\,
      I1 => \hc_reg[0]_rep__4_29\,
      O => \_rgb_out_reg[0]_i_8_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_30\,
      I1 => \hc_reg[0]_rep__4_31\,
      O => \_rgb_out_reg[0]_i_9_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_78\,
      I1 => \hc_reg[0]_rep__5_79\,
      O => \_rgb_out_reg[10]_i_10_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_80\,
      I1 => \hc_reg[0]_rep__5_81\,
      O => \_rgb_out_reg[10]_i_11_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_74\,
      I1 => \hc_reg[0]_rep__5_75\,
      O => \_rgb_out_reg[10]_i_12_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_76\,
      I1 => \hc_reg[0]_rep__5_77\,
      O => \_rgb_out_reg[10]_i_13_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[10]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_70\,
      I1 => \hc_reg[0]_rep__5_71\,
      O => \_rgb_out_reg[10]_i_14_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[10]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_72\,
      I1 => \hc_reg[0]_rep__5_73\,
      O => \_rgb_out_reg[10]_i_15_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[10]_i_8_n_0\,
      I1 => \_rgb_out_reg[10]_i_9_n_0\,
      O => \_rgb_out_reg[10]_i_4_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[10]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[10]_i_10_n_0\,
      I1 => \_rgb_out_reg[10]_i_11_n_0\,
      O => \_rgb_out_reg[10]_i_5_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[10]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[10]_i_12_n_0\,
      I1 => \_rgb_out_reg[10]_i_13_n_0\,
      O => \_rgb_out_reg[10]_i_6_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[10]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[10]_i_14_n_0\,
      I1 => \_rgb_out_reg[10]_i_15_n_0\,
      O => \_rgb_out_reg[10]_i_7_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_82\,
      I1 => \hc_reg[0]_rep__5_83\,
      O => \_rgb_out_reg[10]_i_8_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_84\,
      I1 => \hc_reg[0]_rep__5_85\,
      O => \_rgb_out_reg[10]_i_9_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[11]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_90\,
      I1 => \hc_reg[1]_rep__9_1\,
      O => \_rgb_out_reg[11]_i_18_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[11]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_91\,
      I1 => \hc_reg[0]_rep__5_92\,
      O => \_rgb_out_reg[11]_i_19_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_out[11]_i_8_n_0\,
      I1 => \_rgb_out[11]_i_9_n_0\,
      O => \_rgb_out_reg[11]_i_4_n_0\,
      S => \^q\(3)
    );
\_rgb_out_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_40\,
      I1 => \hc_reg[0]_rep__4_41\,
      O => \_rgb_out_reg[1]_i_10_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_42\,
      I1 => \hc_reg[0]_rep__4_43\,
      O => \_rgb_out_reg[1]_i_11_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_36\,
      I1 => \hc_reg[0]_rep__4_37\,
      O => \_rgb_out_reg[1]_i_12_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_38\,
      I1 => \hc_reg[0]_rep__4_39\,
      O => \_rgb_out_reg[1]_i_13_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_32\,
      I1 => \hc_reg[0]_rep__4_33\,
      O => \_rgb_out_reg[1]_i_14_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_34\,
      I1 => \hc_reg[0]_rep__4_35\,
      O => \_rgb_out_reg[1]_i_15_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[1]_i_8_n_0\,
      I1 => \_rgb_out_reg[1]_i_9_n_0\,
      O => \_rgb_out_reg[1]_i_4_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[1]_i_10_n_0\,
      I1 => \_rgb_out_reg[1]_i_11_n_0\,
      O => \_rgb_out_reg[1]_i_5_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[1]_i_12_n_0\,
      I1 => \_rgb_out_reg[1]_i_13_n_0\,
      O => \_rgb_out_reg[1]_i_6_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[1]_i_14_n_0\,
      I1 => \_rgb_out_reg[1]_i_15_n_0\,
      O => \_rgb_out_reg[1]_i_7_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_44\,
      I1 => \hc_reg[0]_rep__4_45\,
      O => \_rgb_out_reg[1]_i_8_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_46\,
      I1 => \hc_reg[0]_rep__4_47\,
      O => \_rgb_out_reg[1]_i_9_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_0\,
      I1 => \hc_reg[0]_rep__5_1\,
      O => \_rgb_out_reg[4]_i_10_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_2\,
      I1 => \hc_reg[0]_rep__5_3\,
      O => \_rgb_out_reg[4]_i_11_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_52\,
      I1 => \hc_reg[0]_rep__4_53\,
      O => \_rgb_out_reg[4]_i_12_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_54\,
      I1 => \hc_reg[0]_rep__4_55\,
      O => \_rgb_out_reg[4]_i_13_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[4]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_48\,
      I1 => \hc_reg[0]_rep__4_49\,
      O => \_rgb_out_reg[4]_i_14_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[4]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_50\,
      I1 => \hc_reg[0]_rep__4_51\,
      O => \_rgb_out_reg[4]_i_15_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[4]_i_8_n_0\,
      I1 => \_rgb_out_reg[4]_i_9_n_0\,
      O => \_rgb_out_reg[4]_i_4_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[4]_i_10_n_0\,
      I1 => \_rgb_out_reg[4]_i_11_n_0\,
      O => \_rgb_out_reg[4]_i_5_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[4]_i_12_n_0\,
      I1 => \_rgb_out_reg[4]_i_13_n_0\,
      O => \_rgb_out_reg[4]_i_6_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[4]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[4]_i_14_n_0\,
      I1 => \_rgb_out_reg[4]_i_15_n_0\,
      O => \_rgb_out_reg[4]_i_7_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_4\,
      I1 => \hc_reg[0]_rep__5_5\,
      O => \_rgb_out_reg[4]_i_8_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_6\,
      I1 => \hc_reg[0]_rep__5_7\,
      O => \_rgb_out_reg[4]_i_9_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_16\,
      I1 => \hc_reg[0]_rep__5_17\,
      O => \_rgb_out_reg[5]_i_10_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_18\,
      I1 => \hc_reg[0]_rep__5_19\,
      O => \_rgb_out_reg[5]_i_11_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_12\,
      I1 => \hc_reg[0]_rep__5_13\,
      O => \_rgb_out_reg[5]_i_12_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_14\,
      I1 => \hc_reg[0]_rep__5_15\,
      O => \_rgb_out_reg[5]_i_13_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_8\,
      I1 => \hc_reg[0]_rep__5_9\,
      O => \_rgb_out_reg[5]_i_14_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[5]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_10\,
      I1 => \hc_reg[0]_rep__5_11\,
      O => \_rgb_out_reg[5]_i_15_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[5]_i_8_n_0\,
      I1 => \_rgb_out_reg[5]_i_9_n_0\,
      O => \_rgb_out_reg[5]_i_4_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[5]_i_10_n_0\,
      I1 => \_rgb_out_reg[5]_i_11_n_0\,
      O => \_rgb_out_reg[5]_i_5_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[5]_i_12_n_0\,
      I1 => \_rgb_out_reg[5]_i_13_n_0\,
      O => \_rgb_out_reg[5]_i_6_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[5]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[5]_i_14_n_0\,
      I1 => \_rgb_out_reg[5]_i_15_n_0\,
      O => \_rgb_out_reg[5]_i_7_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_20\,
      I1 => \hc_reg[0]_rep__5_21\,
      O => \_rgb_out_reg[5]_i_8_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_22\,
      I1 => \hc_reg[0]_rep__5_23\,
      O => \_rgb_out_reg[5]_i_9_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_30\,
      I1 => \hc_reg[0]_rep__5_31\,
      O => \_rgb_out_reg[6]_i_10_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_32\,
      I1 => \hc_reg[0]_rep__5_33\,
      O => \_rgb_out_reg[6]_i_11_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_24\,
      I1 => \hc_reg[0]_rep__5_25\,
      O => \_rgb_out_reg[6]_i_12_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_26\,
      I1 => \hc_reg[0]_rep__5_27\,
      O => \_rgb_out_reg[6]_i_13_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[6]_i_8_n_0\,
      I1 => \_rgb_out_reg[6]_i_9_n_0\,
      O => \_rgb_out_reg[6]_i_4_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[6]_i_10_n_0\,
      I1 => \_rgb_out_reg[6]_i_11_n_0\,
      O => \_rgb_out_reg[6]_i_5_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[6]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[6]_i_12_n_0\,
      I1 => \_rgb_out_reg[6]_i_13_n_0\,
      O => \_rgb_out_reg[6]_i_7_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_34\,
      I1 => \hc_reg[0]_rep__5_35\,
      O => \_rgb_out_reg[6]_i_8_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_36\,
      I1 => \hc_reg[0]_rep__5_37\,
      O => \_rgb_out_reg[6]_i_9_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_46\,
      I1 => \hc_reg[0]_rep__5_47\,
      O => \_rgb_out_reg[8]_i_10_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_48\,
      I1 => \hc_reg[0]_rep__5_49\,
      O => \_rgb_out_reg[8]_i_11_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_42\,
      I1 => \hc_reg[0]_rep__5_43\,
      O => \_rgb_out_reg[8]_i_12_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_44\,
      I1 => \hc_reg[0]_rep__5_45\,
      O => \_rgb_out_reg[8]_i_13_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_38\,
      I1 => \hc_reg[0]_rep__5_39\,
      O => \_rgb_out_reg[8]_i_14_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[8]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_40\,
      I1 => \hc_reg[0]_rep__5_41\,
      O => \_rgb_out_reg[8]_i_15_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[8]_i_8_n_0\,
      I1 => \_rgb_out_reg[8]_i_9_n_0\,
      O => \_rgb_out_reg[8]_i_4_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[8]_i_10_n_0\,
      I1 => \_rgb_out_reg[8]_i_11_n_0\,
      O => \_rgb_out_reg[8]_i_5_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[8]_i_12_n_0\,
      I1 => \_rgb_out_reg[8]_i_13_n_0\,
      O => \_rgb_out_reg[8]_i_6_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[8]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[8]_i_14_n_0\,
      I1 => \_rgb_out_reg[8]_i_15_n_0\,
      O => \_rgb_out_reg[8]_i_7_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_50\,
      I1 => \hc_reg[0]_rep__5_51\,
      O => \_rgb_out_reg[8]_i_8_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_52\,
      I1 => \hc_reg[0]_rep__5_53\,
      O => \_rgb_out_reg[8]_i_9_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_62\,
      I1 => \hc_reg[0]_rep__5_63\,
      O => \_rgb_out_reg[9]_i_10_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_64\,
      I1 => \hc_reg[0]_rep__5_65\,
      O => \_rgb_out_reg[9]_i_11_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_58\,
      I1 => \hc_reg[0]_rep__5_59\,
      O => \_rgb_out_reg[9]_i_12_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_60\,
      I1 => \hc_reg[0]_rep__5_61\,
      O => \_rgb_out_reg[9]_i_13_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[9]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_54\,
      I1 => \hc_reg[0]_rep__5_55\,
      O => \_rgb_out_reg[9]_i_14_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[9]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_56\,
      I1 => \hc_reg[0]_rep__5_57\,
      O => \_rgb_out_reg[9]_i_15_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[9]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[9]_i_8_n_0\,
      I1 => \_rgb_out_reg[9]_i_9_n_0\,
      O => \_rgb_out_reg[9]_i_4_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[9]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[9]_i_10_n_0\,
      I1 => \_rgb_out_reg[9]_i_11_n_0\,
      O => \_rgb_out_reg[9]_i_5_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[9]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[9]_i_12_n_0\,
      I1 => \_rgb_out_reg[9]_i_13_n_0\,
      O => \_rgb_out_reg[9]_i_6_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[9]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \_rgb_out_reg[9]_i_14_n_0\,
      I1 => \_rgb_out_reg[9]_i_15_n_0\,
      O => \_rgb_out_reg[9]_i_7_n_0\,
      S => \^q\(1)
    );
\_rgb_out_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_66\,
      I1 => \hc_reg[0]_rep__5_67\,
      O => \_rgb_out_reg[9]_i_8_n_0\,
      S => \^q\(0)
    );
\_rgb_out_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__5_68\,
      I1 => \hc_reg[0]_rep__5_69\,
      O => \_rgb_out_reg[9]_i_9_n_0\,
      S => \^q\(0)
    );
\_rgb_pixel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFFE"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_2_n_0\,
      I1 => \vcountd_reg[9]_2\,
      I2 => \_rgb_pixel[0]_i_4_n_0\,
      I3 => \_rgb_pixel[0]_i_5_n_0\,
      I4 => \obj_buff3_reg[21]_1\,
      I5 => \_rgb_pixel[0]_i_7_n_0\,
      O => D(0)
    );
\_rgb_pixel[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_28__0_n_0\,
      I1 => nxt_pixel126_out,
      I2 => \_rgb_pixel[0]_i_29_n_0\,
      I3 => nxt_pixel121_out,
      I4 => \obj_buff7_reg[21]_2\,
      O => \_rgb_pixel[0]_i_11_n_0\
    );
\_rgb_pixel[0]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff4_reg[21]\(3),
      O => \_rgb_pixel[0]_i_119_n_0\
    );
\_rgb_pixel[0]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff4_reg[21]\(2),
      O => \_rgb_pixel[0]_i_120_n_0\
    );
\_rgb_pixel[0]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff4_reg[21]\(1),
      O => \_rgb_pixel[0]_i_121_n_0\
    );
\_rgb_pixel[0]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff4_reg[21]\(0),
      O => \_rgb_pixel[0]_i_122_n_0\
    );
\_rgb_pixel[0]_i_135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => \vc_reg[3]_13\,
      I1 => \vc_reg[3]_14\,
      I2 => \obj_buff7_reg[21]\(10),
      I3 => \vc_reg[3]_15\,
      I4 => \vc_reg[3]_16\,
      O => \_rgb_pixel[0]_i_135_n_0\
    );
\_rgb_pixel[0]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF44444444"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_186_n_0\,
      I1 => \_rgb_pixel[0]_i_187_n_0\,
      I2 => \vc_reg[4]_16\,
      I3 => \obj_buff8_reg[21]_0\(10),
      I4 => \vc_reg[4]_17\,
      I5 => \vcountd_reg[9]_0\,
      O => \_rgb_pixel[0]_i_136_n_0\
    );
\_rgb_pixel[0]_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff5_reg[21]\(5),
      O => \_rgb_pixel[0]_i_143_n_0\
    );
\_rgb_pixel[0]_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff5_reg[21]\(4),
      O => \_rgb_pixel[0]_i_144_n_0\
    );
\_rgb_pixel[0]_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff5_reg[21]\(3),
      O => \_rgb_pixel[0]_i_145_n_0\
    );
\_rgb_pixel[0]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff5_reg[21]\(2),
      O => \_rgb_pixel[0]_i_146_n_0\
    );
\_rgb_pixel[0]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff5_reg[21]\(1),
      O => \_rgb_pixel[0]_i_147_n_0\
    );
\_rgb_pixel[0]_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff5_reg[21]\(0),
      O => \_rgb_pixel[0]_i_148_n_0\
    );
\_rgb_pixel[0]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff3_reg[21]\(3),
      O => \_rgb_pixel[0]_i_157_n_0\
    );
\_rgb_pixel[0]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff3_reg[21]\(2),
      O => \_rgb_pixel[0]_i_158_n_0\
    );
\_rgb_pixel[0]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff3_reg[21]\(1),
      O => \_rgb_pixel[0]_i_159_n_0\
    );
\_rgb_pixel[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[4]_48\,
      I1 => \vc_reg[4]_53\,
      I2 => \_rgb_pixel[0]_i_55_n_0\,
      I3 => \vc_reg[4]_52\,
      I4 => \vc_reg[4]_3\,
      O => \_rgb_pixel[0]_i_16_n_0\
    );
\_rgb_pixel[0]_i_160__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff3_reg[21]\(0),
      O => \_rgb_pixel[0]_i_160__0_n_0\
    );
\_rgb_pixel[0]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff4_reg[21]\(9),
      O => \_rgb_pixel[0]_i_168_n_0\
    );
\_rgb_pixel[0]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff4_reg[21]\(8),
      O => \_rgb_pixel[0]_i_169_n_0\
    );
\_rgb_pixel[0]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff4_reg[21]\(7),
      O => \_rgb_pixel[0]_i_170_n_0\
    );
\_rgb_pixel[0]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff4_reg[21]\(6),
      O => \_rgb_pixel[0]_i_171_n_0\
    );
\_rgb_pixel[0]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff4_reg[21]\(11),
      O => \_rgb_pixel[0]_i_172_n_0\
    );
\_rgb_pixel[0]_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_out_reg[6]\,
      I1 => \obj_buff4_reg[21]\(10),
      O => \_rgb_pixel[0]_i_173_n_0\
    );
\_rgb_pixel[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[4]_49\,
      I1 => \vc_reg[4]_50\,
      I2 => \_rgb_pixel[0]_i_61_n_0\,
      I3 => \vc_reg[4]_51\,
      I4 => \vc_reg[4]_4\,
      O => \_rgb_pixel[0]_i_18_n_0\
    );
\_rgb_pixel[0]_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff4_reg[21]\(11),
      O => \_rgb_pixel_reg[0]_0\(0)
    );
\_rgb_pixel[0]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \vc_reg[4]_27\,
      I1 => \obj_buff10_reg[21]\(10),
      I2 => \vc_reg[4]_28\,
      I3 => \hcountd_reg[10]_0\,
      O => \_rgb_pixel[0]_i_186_n_0\
    );
\_rgb_pixel[0]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBAAFBFFFB"
    )
        port map (
      I0 => \obj_buff9_reg[20]\,
      I1 => \vc_reg[4]_37\,
      I2 => \_rgb_pixel[3]_i_10_n_0\,
      I3 => \obj_buff9_reg[21]_0\(10),
      I4 => \vc_reg[4]_38\,
      I5 => \_rgb_pixel[3]_i_9_n_0\,
      O => \_rgb_pixel[0]_i_187_n_0\
    );
\_rgb_pixel[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC05555"
    )
        port map (
      I0 => \_rgb_pixel_reg[0]_i_63_n_0\,
      I1 => \vc_reg[4]_14\,
      I2 => \obj_buff6_reg[21]\(12),
      I3 => \vc_reg[4]_15\,
      I4 => \vcountd_reg[9]_6\,
      O => \_rgb_pixel[0]_i_19_n_0\
    );
\_rgb_pixel[0]_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff5_reg[21]\(9),
      O => \_rgb_pixel[0]_i_193_n_0\
    );
\_rgb_pixel[0]_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff5_reg[21]\(8),
      O => \_rgb_pixel[0]_i_194_n_0\
    );
\_rgb_pixel[0]_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff5_reg[21]\(7),
      O => \_rgb_pixel[0]_i_195_n_0\
    );
\_rgb_pixel[0]_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff5_reg[21]\(6),
      O => \_rgb_pixel[0]_i_196_n_0\
    );
\_rgb_pixel[0]_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff5_reg[21]\(11),
      O => \_rgb_pixel[0]_i_197_n_0\
    );
\_rgb_pixel[0]_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff5_reg[21]\(10),
      O => \_rgb_pixel[0]_i_198_n_0\
    );
\_rgb_pixel[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_2__1_n_0\,
      I1 => address02_out(1),
      I2 => \_rgb_pixel[0]_i_3__1_n_0\,
      I3 => address00_out(2),
      I4 => \_rgb_pixel[0]_i_4__1_n_0\,
      I5 => address02_out(2),
      O => p_0_out(0)
    );
\_rgb_pixel[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEAAAAAAAAAA"
    )
        port map (
      I0 => \vcountd_reg[9]\,
      I1 => \vc_reg[3]_21\,
      I2 => \vc_reg[3]_22\,
      I3 => \obj_buff2_reg[21]\(12),
      I4 => \vc_reg[4]_54\,
      I5 => \vcountd_reg[9]_4\,
      O => \_rgb_pixel[0]_i_2_n_0\
    );
\_rgb_pixel[0]_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff5_reg[21]\(11),
      O => \_rgb_pixel_reg[0]\(0)
    );
\_rgb_pixel[0]_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff3_reg[21]\(11),
      O => \_rgb_pixel[0]_i_213_n_0\
    );
\_rgb_pixel[0]_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_out_reg[6]\,
      I1 => \obj_buff3_reg[21]\(10),
      O => \_rgb_pixel[0]_i_214_n_0\
    );
\_rgb_pixel[0]_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff3_reg[21]\(9),
      O => \_rgb_pixel[0]_i_215_n_0\
    );
\_rgb_pixel[0]_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff3_reg[21]\(8),
      O => \_rgb_pixel[0]_i_216_n_0\
    );
\_rgb_pixel[0]_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff3_reg[21]\(7),
      O => \_rgb_pixel[0]_i_217_n_0\
    );
\_rgb_pixel[0]_i_218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff3_reg[21]\(6),
      O => \_rgb_pixel[0]_i_218_n_0\
    );
\_rgb_pixel[0]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_57\,
      I1 => \_rgb_pixel[10]_i_101_n_0\,
      I2 => \obj_buff5_reg[21]_0\(13),
      I3 => \vc_reg[3]_58\,
      I4 => \_rgb_pixel[10]_i_103_n_0\,
      O => \_rgb_pixel[0]_i_28__0_n_0\
    );
\_rgb_pixel[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_41\,
      I1 => \_rgb_pixel[8]_i_73_n_0\,
      I2 => \obj_buff6_reg[21]_0\(13),
      I3 => \vc_reg[3]_42\,
      I4 => \_rgb_pixel[8]_i_75_n_0\,
      O => \_rgb_pixel[0]_i_29_n_0\
    );
\_rgb_pixel[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000080800000"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_5__0_n_0\,
      I1 => address00_out(2),
      I2 => \^_rgb_pixel_reg[4]_9\(0),
      I3 => \_rgb_pixel[0]_i_6__0_n_0\,
      I4 => address02_out(0),
      I5 => address00_out(1),
      O => \_rgb_pixel[0]_i_2__1_n_0\
    );
\_rgb_pixel[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_7__0_n_0\,
      I1 => address00_out(1),
      O => \_rgb_pixel[0]_i_3__1_n_0\
    );
\_rgb_pixel[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008AA080008"
    )
        port map (
      I0 => \vcountd_reg[9]_3\,
      I1 => \vc_reg[4]_48\,
      I2 => \_rgb_pixel[0]_i_16_n_0\,
      I3 => \obj_buff4_reg[21]\(12),
      I4 => \vc_reg[4]_49\,
      I5 => \_rgb_pixel[0]_i_18_n_0\,
      O => \_rgb_pixel[0]_i_4_n_0\
    );
\_rgb_pixel[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_9_n_0\,
      I1 => nxt_pixel136_out,
      I2 => \obj_buff4_reg[21]_1\,
      I3 => nxt_pixel131_out,
      I4 => \_rgb_pixel[0]_i_11_n_0\,
      O => \_rgb_pixel_reg[0]_1\
    );
\_rgb_pixel[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => address02_out(0),
      I1 => \_rgb_pixel[0]_i_7__0_n_0\,
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => \^_rgb_pixel_reg[4]_9\(0),
      I4 => address00_out(1),
      I5 => \_rgb_pixel[0]_i_8_n_0\,
      O => \_rgb_pixel[0]_i_4__1_n_0\
    );
\_rgb_pixel[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_19_n_0\,
      I1 => \vcountd_reg[9]_5\,
      I2 => \vc_reg[4]_12\,
      I3 => \obj_buff5_reg[21]\(12),
      I4 => \vc_reg[4]_13\,
      I5 => \vcountd_reg[9]_3\,
      O => \_rgb_pixel[0]_i_5_n_0\
    );
\_rgb_pixel[0]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vc_reg[3]_7\,
      I1 => \^address4027_out\(5),
      I2 => \^address4027_out\(4),
      O => \_rgb_pixel[0]_i_55_n_0\
    );
\_rgb_pixel[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2040402000000000"
    )
        port map (
      I0 => \^hc_reg[1]_0\,
      I1 => \obj_buff1_reg[12]\(3),
      I2 => \^_rgb_pixel_reg[1]_12\(0),
      I3 => \^hc_reg[0]_rep__14_0\,
      I4 => \obj_buff1_reg[12]\(4),
      I5 => \^_rgb_pixel_reg[1]_13\,
      O => \_rgb_pixel[0]_i_5__0_n_0\
    );
\_rgb_pixel[0]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vc_reg[3]_6\,
      I1 => \^address4027_out\(5),
      I2 => \^address4027_out\(4),
      O => \_rgb_pixel[0]_i_61_n_0\
    );
\_rgb_pixel[0]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_25\,
      I1 => \_rgb_pixel[10]_i_192__0_n_0\,
      I2 => \obj_buff7_reg[21]_0\(13),
      I3 => \vc_reg[3]_26\,
      I4 => \_rgb_pixel[10]_i_194__0_n_0\,
      O => \_rgb_pixel_reg[0]_2\
    );
\_rgb_pixel[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000099000000000"
    )
        port map (
      I0 => \^hc_reg[1]_0\,
      I1 => \obj_buff1_reg[12]\(3),
      I2 => \^hc_reg[0]_rep__14_0\,
      I3 => \obj_buff1_reg[12]\(4),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => \^_rgb_pixel_reg[1]_13\,
      O => \_rgb_pixel[0]_i_6__0_n_0\
    );
\_rgb_pixel[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \vcountd_reg[9]\,
      I1 => \p_0_out__1\(0),
      I2 => \obj_buff1_reg[21]\(10),
      I3 => \vc_reg[4]_9\,
      O => \_rgb_pixel[0]_i_7_n_0\
    );
\_rgb_pixel[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009069090099009"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff1_reg[12]\(5),
      I2 => \^hcountd_reg[10]\(1),
      I3 => \obj_buff1_reg[12]\(4),
      I4 => \^hc_reg[1]_0\,
      I5 => \obj_buff1_reg[12]\(3),
      O => \_rgb_pixel[0]_i_7__0_n_0\
    );
\_rgb_pixel[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC8C11BD00000000"
    )
        port map (
      I0 => address00_out(0),
      I1 => \^_rgb_pixel_reg[1]_12\(0),
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => \^_rgb_pixel_reg[1]_13\,
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[0]_i_8_n_0\
    );
\_rgb_pixel[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_73\,
      I1 => \truck_obstacle/nxt_pixel118_in\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \p_0_out__4\(0),
      I4 => \truck_obstacle/nxt_pixel120_in\,
      O => \_rgb_pixel[0]_i_9_n_0\
    );
\_rgb_pixel[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF07000FFF0FF3F"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_14\,
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[4]_9\(0),
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[10]_i_10_n_0\
    );
\_rgb_pixel[10]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_163_n_0\,
      I1 => \vc_reg[3]_59\,
      I2 => \vc_reg[3]_65\,
      I3 => \vc_reg[3]_67\,
      I4 => \vc_reg[3]_71\,
      I5 => \vc_reg[3]_69\,
      O => \_rgb_pixel[10]_i_101_n_0\
    );
\_rgb_pixel[10]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_167_n_0\,
      I1 => \vc_reg[3]_60\,
      I2 => \vc_reg[3]_66\,
      I3 => \vc_reg[3]_68\,
      I4 => \vc_reg[3]_72\,
      I5 => \vc_reg[3]_70\,
      O => \_rgb_pixel[10]_i_103_n_0\
    );
\_rgb_pixel[10]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[4]_60\,
      I1 => \vc_reg[4]_59\,
      I2 => \vc_reg[4]_61\,
      I3 => \vc_reg[4]_15\,
      I4 => \^_rgb_pixel_reg[6]_1\,
      O => \^_rgb_pixel_reg[6]_5\
    );
\_rgb_pixel[10]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA888A8"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_152_n_0\,
      I1 => \obj_buff9_reg[20]\,
      I2 => \vc_reg[4]_29\,
      I3 => \obj_buff9_reg[21]_0\(10),
      I4 => \vc_reg[4]_30\,
      I5 => \vcountd_reg[9]_0\,
      O => \_rgb_pixel[10]_i_107_n_0\
    );
\_rgb_pixel[10]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \vcountd_reg[9]_0\,
      I1 => \_rgb_pixel[10]_i_157_n_0\,
      I2 => \_rgb_pixel[10]_i_158_n_0\,
      I3 => \_rgb_pixel[10]_i_159_n_0\,
      I4 => \obj_buff8_reg[21]_1\,
      O => \_rgb_pixel[10]_i_108_n_0\
    );
\_rgb_pixel[10]_i_109__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_73_n_0\,
      I1 => \vc_reg[3]_55\,
      I2 => \obj_buff6_reg[21]_0\(13),
      I3 => \_rgb_pixel[8]_i_75_n_0\,
      I4 => \vc_reg[3]_56\,
      O => \_rgb_pixel[10]_i_109__0_n_0\
    );
\_rgb_pixel[10]_i_110__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_29\,
      I1 => \_rgb_pixel[10]_i_192__0_n_0\,
      I2 => \obj_buff7_reg[21]_0\(13),
      I3 => \vc_reg[3]_30\,
      I4 => \_rgb_pixel[10]_i_194__0_n_0\,
      O => \_rgb_pixel[10]_i_110__0_n_0\
    );
\_rgb_pixel[10]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \vcountd_reg[9]_3\,
      I1 => \vc_reg[4]_52\,
      I2 => \obj_buff4_reg[21]\(12),
      I3 => \vc_reg[4]_51\,
      O => \^_rgb_pixel_reg[9]_1\
    );
\_rgb_pixel[10]_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff1_reg[21]\(3),
      O => \_rgb_pixel[10]_i_114_n_0\
    );
\_rgb_pixel[10]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff1_reg[21]\(2),
      O => \_rgb_pixel[10]_i_115_n_0\
    );
\_rgb_pixel[10]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff1_reg[21]\(1),
      O => \_rgb_pixel[10]_i_116_n_0\
    );
\_rgb_pixel[10]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff1_reg[21]\(0),
      O => \_rgb_pixel[10]_i_117_n_0\
    );
\_rgb_pixel[10]_i_119__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff3_reg[21]_0\(3),
      O => \_rgb_pixel[10]_i_119__0_n_0\
    );
\_rgb_pixel[10]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1F170001"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => address00_out(0),
      I2 => \^_rgb_pixel_reg[1]_12\(0),
      I3 => \^_rgb_pixel_reg[1]_14\,
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[10]_i_11__0_n_0\
    );
\_rgb_pixel[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => nxt_pixel2(7),
      I1 => nxt_pixel2(5),
      I2 => nxt_pixel2(1),
      I3 => nxt_pixel2(0),
      I4 => nxt_pixel2(2),
      O => \_rgb_pixel[10]_i_12_n_0\
    );
\_rgb_pixel[10]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff3_reg[21]_0\(2),
      O => \_rgb_pixel[10]_i_120_n_0\
    );
\_rgb_pixel[10]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff3_reg[21]_0\(1),
      O => \_rgb_pixel[10]_i_121_n_0\
    );
\_rgb_pixel[10]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff3_reg[21]_0\(0),
      O => \_rgb_pixel[10]_i_122_n_0\
    );
\_rgb_pixel[10]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD4F44000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => address00_out(0),
      I2 => \^_rgb_pixel_reg[1]_12\(0),
      I3 => \^_rgb_pixel_reg[1]_14\,
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[10]_i_12__0_n_0\
    );
\_rgb_pixel[10]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vc_reg[3]_0\,
      I1 => \^address1039_out\(5),
      I2 => \^address1039_out\(4),
      O => \_rgb_pixel[10]_i_12__1_n_0\
    );
\_rgb_pixel[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFF0B000FFF0"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_14\,
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[4]_9\(0),
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[10]_i_13_n_0\
    );
\_rgb_pixel[10]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vc_reg[3]_9\,
      I1 => \^address6019_out\(5),
      I2 => \^address6019_out\(4),
      O => \^_rgb_pixel_reg[6]_1\
    );
\_rgb_pixel[10]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8FFF0F0F0"
    )
        port map (
      I0 => \vc_reg[4]_31\,
      I1 => \_rgb_pixel[10]_i_220_n_0\,
      I2 => \hcountd_reg[10]_0\,
      I3 => \_rgb_pixel[10]_i_221_n_0\,
      I4 => \vc_reg[4]_32\,
      I5 => \obj_buff10_reg[21]\(10),
      O => \_rgb_pixel[10]_i_152_n_0\
    );
\_rgb_pixel[10]_i_157\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \vc_reg[4]_20\,
      I1 => \vc_reg[4]_19\,
      I2 => \vc_reg[4]_21\,
      I3 => \vc_reg[4]_16\,
      I4 => \vc_reg[4]_22\,
      O => \_rgb_pixel[10]_i_157_n_0\
    );
\_rgb_pixel[10]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \vc_reg[4]_21\,
      I1 => \obj_buff8_reg[21]_0\(10),
      O => \_rgb_pixel[10]_i_158_n_0\
    );
\_rgb_pixel[10]_i_159\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[4]_24\,
      I1 => \vc_reg[4]_18\,
      I2 => \vc_reg[4]_25\,
      I3 => \vc_reg[4]_17\,
      I4 => \vc_reg[4]_26\,
      O => \_rgb_pixel[10]_i_159_n_0\
    );
\_rgb_pixel[10]_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[3]_59\,
      I1 => \vc_reg[3]_69\,
      I2 => \vc_reg[3]_61\,
      I3 => \vc_reg[3]_57\,
      I4 => \vc_reg[3]_63\,
      O => \_rgb_pixel[10]_i_163_n_0\
    );
\_rgb_pixel[10]_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[3]_60\,
      I1 => \vc_reg[3]_70\,
      I2 => \vc_reg[3]_62\,
      I3 => \vc_reg[3]_58\,
      I4 => \vc_reg[3]_64\,
      O => \_rgb_pixel[10]_i_167_n_0\
    );
\_rgb_pixel[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \truck_obstacle/nxt_pixel118_in\,
      I1 => \vc_reg[3]_80\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \truck_obstacle/nxt_pixel120_in\,
      I4 => \p_0_out__4\(6),
      O => \_rgb_pixel[10]_i_18_n_0\
    );
\_rgb_pixel[10]_i_192__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_249__0_n_0\,
      I1 => \vc_reg[3]_28\,
      I2 => \vc_reg[3]_35\,
      I3 => \vc_reg[3]_33\,
      I4 => \vc_reg[3]_29\,
      I5 => \vc_reg[3]_32\,
      O => \_rgb_pixel[10]_i_192__0_n_0\
    );
\_rgb_pixel[10]_i_194__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_253_n_0\,
      I1 => \vc_reg[3]_27\,
      I2 => \vc_reg[3]_36\,
      I3 => \vc_reg[3]_34\,
      I4 => \vc_reg[3]_30\,
      I5 => \vc_reg[3]_31\,
      O => \_rgb_pixel[10]_i_194__0_n_0\
    );
\_rgb_pixel[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75550000FFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_3_n_0\,
      I1 => \_rgb_pixel[10]_i_4_n_0\,
      I2 => \vc_reg[4]_0\,
      I3 => \obj_buff1_reg[21]\(10),
      I4 => \vcountd_reg[9]\,
      I5 => s00_axi_aresetn,
      O => \_rgb_pixel_reg[10]\(0)
    );
\_rgb_pixel[10]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \obj_buff4_reg[21]_4\,
      I1 => nxt_pixel131_out,
      I2 => \_rgb_pixel[10]_i_52__0_n_0\,
      I3 => nxt_pixel126_out,
      I4 => \_rgb_pixel[10]_i_54_n_0\,
      O => \_rgb_pixel[10]_i_20_n_0\
    );
\_rgb_pixel[10]_i_202__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff5_reg[21]_0\(3),
      O => \_rgb_pixel[10]_i_202__0_n_0\
    );
\_rgb_pixel[10]_i_203__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff5_reg[21]_0\(2),
      O => \_rgb_pixel[10]_i_203__0_n_0\
    );
\_rgb_pixel[10]_i_204__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff5_reg[21]_0\(1),
      O => \_rgb_pixel[10]_i_204__0_n_0\
    );
\_rgb_pixel[10]_i_205__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff5_reg[21]_0\(0),
      O => \_rgb_pixel[10]_i_205__0_n_0\
    );
\_rgb_pixel[10]_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff6_reg[21]\(3),
      O => \_rgb_pixel[10]_i_209_n_0\
    );
\_rgb_pixel[10]_i_210__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff6_reg[21]\(2),
      O => \_rgb_pixel[10]_i_210__0_n_0\
    );
\_rgb_pixel[10]_i_211__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff6_reg[21]\(1),
      O => \_rgb_pixel[10]_i_211__0_n_0\
    );
\_rgb_pixel[10]_i_212__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff6_reg[21]\(0),
      O => \_rgb_pixel[10]_i_212__0_n_0\
    );
\_rgb_pixel[10]_i_220\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \vc_reg[4]_33\,
      I1 => \vc_reg[4]_31\,
      I2 => \_rgb_pixel[10]_i_295__0_n_0\,
      I3 => \vc_reg[4]_28\,
      I4 => \vc_reg[4]_34\,
      O => \_rgb_pixel[10]_i_220_n_0\
    );
\_rgb_pixel[10]_i_221\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \vc_reg[4]_35\,
      I1 => \vc_reg[4]_32\,
      I2 => \_rgb_pixel[10]_i_299_n_0\,
      I3 => \vc_reg[4]_27\,
      I4 => \vc_reg[4]_36\,
      O => \_rgb_pixel[10]_i_221_n_0\
    );
\_rgb_pixel[10]_i_249__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[3]_28\,
      I1 => \vc_reg[3]_32\,
      I2 => \vc_reg[3]_37\,
      I3 => \vc_reg[3]_25\,
      I4 => \vc_reg[3]_39\,
      O => \_rgb_pixel[10]_i_249__0_n_0\
    );
\_rgb_pixel[10]_i_253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[3]_27\,
      I1 => \vc_reg[3]_31\,
      I2 => \vc_reg[3]_38\,
      I3 => \vc_reg[3]_26\,
      I4 => \vc_reg[3]_40\,
      O => \_rgb_pixel[10]_i_253_n_0\
    );
\_rgb_pixel[10]_i_257__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \vc_reg[3]_83\,
      I1 => \vc_reg[3]_85\,
      I2 => \vc_reg[3]_86\,
      I3 => \_rgb_pixel[10]_i_295_n_0\,
      I4 => \_rgb_pixel[10]_i_296_n_0\,
      I5 => \_rgb_pixel[10]_i_297_n_0\,
      O => nxt_pixel10_in
    );
\_rgb_pixel[10]_i_275\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff7_reg[21]_0\(3),
      O => \_rgb_pixel[10]_i_275_n_0\
    );
\_rgb_pixel[10]_i_276__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff7_reg[21]_0\(2),
      O => \_rgb_pixel[10]_i_276__0_n_0\
    );
\_rgb_pixel[10]_i_277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff6_reg[21]\(11),
      O => \_rgb_pixel[10]_i_277_n_0\
    );
\_rgb_pixel[10]_i_277__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff7_reg[21]_0\(1),
      O => \_rgb_pixel[10]_i_277__0_n_0\
    );
\_rgb_pixel[10]_i_278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_out_reg[6]\,
      I1 => \obj_buff6_reg[21]\(10),
      O => \_rgb_pixel[10]_i_278_n_0\
    );
\_rgb_pixel[10]_i_278__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff7_reg[21]_0\(0),
      O => \_rgb_pixel[10]_i_278__0_n_0\
    );
\_rgb_pixel[10]_i_279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff6_reg[21]\(9),
      O => \_rgb_pixel[10]_i_279_n_0\
    );
\_rgb_pixel[10]_i_280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff6_reg[21]\(8),
      O => \_rgb_pixel[10]_i_280_n_0\
    );
\_rgb_pixel[10]_i_281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff6_reg[21]\(7),
      O => \_rgb_pixel[10]_i_281_n_0\
    );
\_rgb_pixel[10]_i_282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff6_reg[21]\(6),
      O => \_rgb_pixel[10]_i_282_n_0\
    );
\_rgb_pixel[10]_i_295\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \vc_reg[3]_81\,
      I1 => \vc_reg[3]_83\,
      I2 => \vc_reg[3]_84\,
      O => \_rgb_pixel[10]_i_295_n_0\
    );
\_rgb_pixel[10]_i_295__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vc_reg[3]_1\,
      I1 => \^address1003_out\(5),
      I2 => \^address1003_out\(4),
      O => \_rgb_pixel[10]_i_295__0_n_0\
    );
\_rgb_pixel[10]_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \vc_reg[3]_84\,
      I1 => \vc_reg[3]_87\,
      I2 => \vc_reg[3]_88\,
      O => \_rgb_pixel[10]_i_296_n_0\
    );
\_rgb_pixel[10]_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \vc_reg[4]_62\,
      I1 => \^address802_out\(3),
      I2 => \vc_reg[4]_63\,
      I3 => \vc_reg[3]_84\,
      I4 => \vc_reg[3]_81\,
      O => \_rgb_pixel[10]_i_297_n_0\
    );
\_rgb_pixel[10]_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vc_reg[3]_2\,
      I1 => \^address1003_out\(5),
      I2 => \^address1003_out\(4),
      O => \_rgb_pixel[10]_i_299_n_0\
    );
\_rgb_pixel[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_5__0_n_0\,
      I1 => address00_out(1),
      I2 => \obj_buff1_reg[10]\,
      I3 => \^_rgb_pixel_reg[4]_9\(0),
      I4 => address00_out(2),
      I5 => \_rgb_pixel[11]_i_10_n_0\,
      O => \_rgb_pixel_reg[10]_5\
    );
\_rgb_pixel[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_12__1_n_0\,
      I1 => \obj_buff1_reg[21]\(10),
      I2 => \p_0_out__1\(2),
      I3 => \p_0_out__1\(3),
      I4 => \p_0_out__1\(1),
      I5 => \p_0_out__1\(0),
      O => \_rgb_pixel[10]_i_3_n_0\
    );
\_rgb_pixel[10]_i_326\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff9_reg[21]_0\(4),
      O => \_rgb_pixel[10]_i_326_n_0\
    );
\_rgb_pixel[10]_i_327\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff9_reg[21]_0\(3),
      O => \_rgb_pixel[10]_i_327_n_0\
    );
\_rgb_pixel[10]_i_328__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff9_reg[21]_0\(2),
      O => \_rgb_pixel[10]_i_328__0_n_0\
    );
\_rgb_pixel[10]_i_329\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff9_reg[21]_0\(1),
      O => \_rgb_pixel[10]_i_329_n_0\
    );
\_rgb_pixel[10]_i_330__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff9_reg[21]_0\(0),
      O => \_rgb_pixel[10]_i_330__0_n_0\
    );
\_rgb_pixel[10]_i_370\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff8_reg[16]\(3),
      O => \_rgb_pixel[10]_i_370_n_0\
    );
\_rgb_pixel[10]_i_371\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff8_reg[16]\(2),
      O => \_rgb_pixel[10]_i_371_n_0\
    );
\_rgb_pixel[10]_i_372\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff8_reg[16]\(1),
      O => \_rgb_pixel[10]_i_372_n_0\
    );
\_rgb_pixel[10]_i_373\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff8_reg[16]\(0),
      O => \_rgb_pixel[10]_i_373_n_0\
    );
\_rgb_pixel[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5755FFFFFFFFFFFF"
    )
        port map (
      I0 => \vc_reg[4]_11\,
      I1 => \vc_reg[3]_10\,
      I2 => \^address1039_out\(5),
      I3 => \^address1039_out\(4),
      I4 => \vc_reg[4]_9\,
      I5 => \vc_reg[4]_10\,
      O => \_rgb_pixel[10]_i_4_n_0\
    );
\_rgb_pixel[10]_i_410__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff9_reg[16]\(3),
      O => \_rgb_pixel[10]_i_410__0_n_0\
    );
\_rgb_pixel[10]_i_411\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff7_reg[21]\(3),
      O => \_rgb_pixel[10]_i_411_n_0\
    );
\_rgb_pixel[10]_i_411__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff9_reg[16]\(2),
      O => \_rgb_pixel[10]_i_411__0_n_0\
    );
\_rgb_pixel[10]_i_412\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff7_reg[21]\(2),
      O => \_rgb_pixel[10]_i_412_n_0\
    );
\_rgb_pixel[10]_i_412__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff9_reg[16]\(1),
      O => \_rgb_pixel[10]_i_412__0_n_0\
    );
\_rgb_pixel[10]_i_413\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff7_reg[21]\(1),
      O => \_rgb_pixel[10]_i_413_n_0\
    );
\_rgb_pixel[10]_i_413__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff9_reg[16]\(0),
      O => \_rgb_pixel[10]_i_413__0_n_0\
    );
\_rgb_pixel[10]_i_414\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff7_reg[21]\(0),
      O => \_rgb_pixel[10]_i_414_n_0\
    );
\_rgb_pixel[10]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \vcountd_reg[9]_4\,
      I1 => \^_rgb_pixel_reg[10]_0\,
      I2 => \vcountd_reg[9]_2\,
      I3 => \obj_buff3_reg[21]_9\,
      O => \_rgb_pixel_reg[10]_1\
    );
\_rgb_pixel[10]_i_427\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff10_reg[21]\(3),
      O => \_rgb_pixel[10]_i_427_n_0\
    );
\_rgb_pixel[10]_i_428\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff10_reg[21]\(2),
      O => \_rgb_pixel[10]_i_428_n_0\
    );
\_rgb_pixel[10]_i_429\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff10_reg[21]\(1),
      O => \_rgb_pixel[10]_i_429_n_0\
    );
\_rgb_pixel[10]_i_430\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff10_reg[21]\(0),
      O => \_rgb_pixel[10]_i_430_n_0\
    );
\_rgb_pixel[10]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_73__0_n_0\,
      I1 => \vc_reg[3]_76\,
      I2 => \vc_reg[3]_77\,
      I3 => \vc_reg[3]_75\,
      I4 => \vc_reg[3]_80\,
      I5 => \vc_reg[3]_74\,
      O => \truck_obstacle/nxt_pixel118_in\
    );
\_rgb_pixel[10]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBBBBBAAAAA"
    )
        port map (
      I0 => \vcountd_reg[9]_5\,
      I1 => \vcountd_reg[9]_6\,
      I2 => \_rgb_pixel[10]_i_107_n_0\,
      I3 => \_rgb_pixel[10]_i_108_n_0\,
      I4 => \vcountd_reg[9]_1\,
      I5 => \obj_buff7_reg[21]_1\,
      O => \_rgb_pixel_reg[5]\
    );
\_rgb_pixel[10]_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_77__0_n_0\,
      I1 => \p_0_out__4\(7),
      I2 => \p_0_out__4\(3),
      I3 => \p_0_out__4\(4),
      I4 => \p_0_out__4\(6),
      I5 => \p_0_out__4\(5),
      O => \truck_obstacle/nxt_pixel120_in\
    );
\_rgb_pixel[10]_i_464__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff10_reg[16]\(3),
      O => \_rgb_pixel[10]_i_464__0_n_0\
    );
\_rgb_pixel[10]_i_465__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff10_reg[16]\(2),
      O => \_rgb_pixel[10]_i_465__0_n_0\
    );
\_rgb_pixel[10]_i_466__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff10_reg[16]\(1),
      O => \_rgb_pixel[10]_i_466__0_n_0\
    );
\_rgb_pixel[10]_i_467__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff10_reg[16]\(0),
      O => \_rgb_pixel[10]_i_467__0_n_0\
    );
\_rgb_pixel[10]_i_486\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff9_reg[21]_0\(8),
      O => \_rgb_pixel[10]_i_486_n_0\
    );
\_rgb_pixel[10]_i_487\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff9_reg[21]_0\(7),
      O => \_rgb_pixel[10]_i_487_n_0\
    );
\_rgb_pixel[10]_i_488\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff9_reg[21]_0\(6),
      O => \_rgb_pixel[10]_i_488_n_0\
    );
\_rgb_pixel[10]_i_489\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff9_reg[21]_0\(5),
      O => \_rgb_pixel[10]_i_489_n_0\
    );
\_rgb_pixel[10]_i_491\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_out_reg[6]\,
      I1 => \obj_buff9_reg[21]_0\(9),
      O => \_rgb_pixel[10]_i_491_n_0\
    );
\_rgb_pixel[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_12_n_0\,
      I1 => nxt_pixel2(7),
      I2 => nxt_pixel2(3),
      I3 => nxt_pixel2(4),
      I4 => nxt_pixel2(6),
      I5 => nxt_pixel2(5),
      O => nxt_pixel128_in
    );
\_rgb_pixel[10]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => address00_out(2),
      I1 => \_rgb_pixel_reg[10]_i_8__0_n_0\,
      I2 => \_rgb_pixel_reg[10]_i_9__0_n_0\,
      O => \^_rgb_pixel_reg[10]_4\
    );
\_rgb_pixel[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \obj_buff2_reg[21]_1\,
      I1 => nxt_pixel141_out,
      I2 => \_rgb_pixel[10]_i_18_n_0\,
      I3 => nxt_pixel136_out,
      I4 => \_rgb_pixel[10]_i_20_n_0\,
      O => \_rgb_pixel[10]_i_5_n_0\
    );
\_rgb_pixel[10]_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_101_n_0\,
      I1 => \vc_reg[3]_71\,
      I2 => \obj_buff5_reg[21]_0\(13),
      I3 => \_rgb_pixel[10]_i_103_n_0\,
      I4 => \vc_reg[3]_72\,
      O => \_rgb_pixel[10]_i_52__0_n_0\
    );
\_rgb_pixel[10]_i_535\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff8_reg[21]_0\(3),
      O => \_rgb_pixel[10]_i_535_n_0\
    );
\_rgb_pixel[10]_i_536\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff8_reg[21]_0\(2),
      O => \_rgb_pixel[10]_i_536_n_0\
    );
\_rgb_pixel[10]_i_537\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff8_reg[21]_0\(1),
      O => \_rgb_pixel[10]_i_537_n_0\
    );
\_rgb_pixel[10]_i_538\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff8_reg[21]_0\(0),
      O => \_rgb_pixel[10]_i_538_n_0\
    );
\_rgb_pixel[10]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_109__0_n_0\,
      I1 => nxt_pixel121_out,
      I2 => \_rgb_pixel[10]_i_110__0_n_0\,
      I3 => nxt_pixel116_out,
      I4 => \obj_buff8_reg[21]_4\,
      O => \_rgb_pixel[10]_i_54_n_0\
    );
\_rgb_pixel[10]_i_546\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff7_reg[21]\(8),
      O => \_rgb_pixel[10]_i_546_n_0\
    );
\_rgb_pixel[10]_i_547\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff7_reg[21]\(7),
      O => \_rgb_pixel[10]_i_547_n_0\
    );
\_rgb_pixel[10]_i_548\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff7_reg[21]\(6),
      O => \_rgb_pixel[10]_i_548_n_0\
    );
\_rgb_pixel[10]_i_549\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff7_reg[21]\(5),
      O => \_rgb_pixel[10]_i_549_n_0\
    );
\_rgb_pixel[10]_i_551\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_out_reg[6]\,
      I1 => \obj_buff7_reg[21]\(9),
      O => \_rgb_pixel[10]_i_551_n_0\
    );
\_rgb_pixel[10]_i_566\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff10_reg[21]\(8),
      O => \_rgb_pixel[10]_i_566_n_0\
    );
\_rgb_pixel[10]_i_567\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff10_reg[21]\(7),
      O => \_rgb_pixel[10]_i_567_n_0\
    );
\_rgb_pixel[10]_i_568\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff10_reg[21]\(6),
      O => \_rgb_pixel[10]_i_568_n_0\
    );
\_rgb_pixel[10]_i_569\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff10_reg[21]\(5),
      O => \_rgb_pixel[10]_i_569_n_0\
    );
\_rgb_pixel[10]_i_571\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_out_reg[6]\,
      I1 => \obj_buff10_reg[21]\(9),
      O => \_rgb_pixel[10]_i_571_n_0\
    );
\_rgb_pixel[10]_i_582\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_out_reg[6]\,
      I1 => \obj_buff8_reg[21]_0\(9),
      O => \_rgb_pixel[10]_i_582_n_0\
    );
\_rgb_pixel[10]_i_583\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff8_reg[21]_0\(8),
      O => \_rgb_pixel[10]_i_583_n_0\
    );
\_rgb_pixel[10]_i_584\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff8_reg[21]_0\(7),
      O => \_rgb_pixel[10]_i_584_n_0\
    );
\_rgb_pixel[10]_i_585\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff8_reg[21]_0\(6),
      O => \_rgb_pixel[10]_i_585_n_0\
    );
\_rgb_pixel[10]_i_586\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff8_reg[21]_0\(5),
      O => \_rgb_pixel[10]_i_586_n_0\
    );
\_rgb_pixel[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1A5F5FDF0000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => address02_out(0),
      I3 => \^_rgb_pixel_reg[1]_14\,
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[10]_i_5__0_n_0\
    );
\_rgb_pixel[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vc_reg[4]_11\,
      I1 => \obj_buff1_reg[21]\(10),
      I2 => \p_0_out__1\(3),
      O => \^_rgb_pixel_reg[9]_0\
    );
\_rgb_pixel[10]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff1_reg[21]\(4),
      O => \_rgb_pixel[10]_i_61_n_0\
    );
\_rgb_pixel[10]_i_73__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[3]_76\,
      I1 => \vc_reg[3]_74\,
      I2 => \vc_reg[3]_79\,
      I3 => \vc_reg[3]_73\,
      I4 => \vc_reg[3]_78\,
      O => \_rgb_pixel[10]_i_73__0_n_0\
    );
\_rgb_pixel[10]_i_77__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \p_0_out__4\(7),
      I1 => \p_0_out__4\(5),
      I2 => \p_0_out__4\(1),
      I3 => \p_0_out__4\(0),
      I4 => \p_0_out__4\(2),
      O => \_rgb_pixel[10]_i_77__0_n_0\
    );
\_rgb_pixel[10]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff1_reg[12]\(0),
      I2 => \^q\(0),
      I3 => \obj_buff1_reg[12]\(1),
      I4 => \obj_buff1_reg[12]\(2),
      I5 => \^q\(1),
      O => \^_rgb_pixel_reg[4]_9\(0)
    );
\_rgb_pixel[10]_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F00FF00"
    )
        port map (
      I0 => \vc_reg[4]_5\,
      I1 => \vc_reg[4]_6\,
      I2 => \^_rgb_pixel_reg[2]_0\,
      I3 => \vc_reg[4]_7\,
      I4 => \vc_reg[4]_8\,
      I5 => \obj_buff3_reg[21]\(12),
      O => \^_rgb_pixel_reg[10]_0\
    );
\_rgb_pixel[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_2_n_0\,
      I1 => \vcountd_reg[9]\,
      I2 => \_rgb_pixel_reg[11]_i_4_n_0\,
      I3 => \vcountd_reg[9]_4\,
      I4 => \obj_buff3_reg[21]_5\,
      O => D(7)
    );
\_rgb_pixel[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => address02_out(0),
      I1 => \_rgb_pixel[11]_i_17_n_0\,
      I2 => \^_rgb_pixel_reg[4]_9\(0),
      I3 => address00_out(1),
      I4 => \_rgb_pixel[11]_i_18__1_n_0\,
      O => \_rgb_pixel[11]_i_10_n_0\
    );
\_rgb_pixel[11]_i_111__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff1_reg[21]\(9),
      O => \_rgb_pixel[11]_i_111__0_n_0\
    );
\_rgb_pixel[11]_i_112__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff1_reg[21]\(8),
      O => \_rgb_pixel[11]_i_112__0_n_0\
    );
\_rgb_pixel[11]_i_113__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff1_reg[21]\(7),
      O => \_rgb_pixel[11]_i_113__0_n_0\
    );
\_rgb_pixel[11]_i_114__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff1_reg[21]\(6),
      O => \_rgb_pixel[11]_i_114__0_n_0\
    );
\_rgb_pixel[11]_i_115__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff1_reg[21]\(5),
      O => \_rgb_pixel[11]_i_115__0_n_0\
    );
\_rgb_pixel[11]_i_116__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff2_reg[21]\(11),
      O => \_rgb_pixel[11]_i_116__0_n_0\
    );
\_rgb_pixel[11]_i_117__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_out_reg[6]\,
      I1 => \obj_buff2_reg[21]\(10),
      O => \_rgb_pixel[11]_i_117__0_n_0\
    );
\_rgb_pixel[11]_i_118__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff2_reg[21]\(9),
      O => \_rgb_pixel[11]_i_118__0_n_0\
    );
\_rgb_pixel[11]_i_119__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff2_reg[21]\(8),
      O => \_rgb_pixel[11]_i_119__0_n_0\
    );
\_rgb_pixel[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF8EFF8EFF30"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => \^hc_reg[1]_0\,
      I2 => \obj_buff1_reg[12]\(3),
      I3 => \^_rgb_pixel_reg[1]_12\(0),
      I4 => \^hcountd_reg[10]\(1),
      I5 => \obj_buff1_reg[12]\(4),
      O => \_rgb_pixel_reg[11]_3\
    );
\_rgb_pixel[11]_i_120__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff2_reg[21]\(7),
      O => \_rgb_pixel[11]_i_120__0_n_0\
    );
\_rgb_pixel[11]_i_121__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff2_reg[21]\(6),
      O => \_rgb_pixel[11]_i_121__0_n_0\
    );
\_rgb_pixel[11]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AAA8AAA8AAA8A"
    )
        port map (
      I0 => \vcountd_reg[9]_0\,
      I1 => \_rgb_pixel[10]_i_159_n_0\,
      I2 => \vc_reg[4]_18\,
      I3 => \obj_buff8_reg[21]_0\(10),
      I4 => \_rgb_pixel[10]_i_157_n_0\,
      I5 => \vc_reg[4]_19\,
      O => \_rgb_pixel[11]_i_127_n_0\
    );
\_rgb_pixel[11]_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel_reg[11]_i_145_n_0\,
      I1 => nxt_pixel121_out,
      I2 => \^_rgb_pixel_reg[7]_3\,
      I3 => nxt_pixel116_out,
      I4 => \obj_buff8_reg[21]_3\,
      O => \_rgb_pixel[11]_i_128_n_0\
    );
\_rgb_pixel[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FF4F22F2FF24FF4"
    )
        port map (
      I0 => \^hc_reg[1]_0\,
      I1 => \obj_buff1_reg[12]\(3),
      I2 => \^hcountd_reg[10]\(2),
      I3 => \obj_buff1_reg[12]\(5),
      I4 => \^hcountd_reg[10]\(1),
      I5 => \obj_buff1_reg[12]\(4),
      O => \_rgb_pixel_reg[11]_4\
    );
\_rgb_pixel[11]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff1_reg[16]\(3),
      O => \_rgb_pixel[11]_i_131_n_0\
    );
\_rgb_pixel[11]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff1_reg[16]\(2),
      O => \_rgb_pixel[11]_i_132_n_0\
    );
\_rgb_pixel[11]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff1_reg[16]\(1),
      O => \_rgb_pixel[11]_i_133_n_0\
    );
\_rgb_pixel[11]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff1_reg[16]\(0),
      O => \_rgb_pixel[11]_i_134_n_0\
    );
\_rgb_pixel[11]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff1_reg[16]\(5),
      O => \_rgb_pixel[11]_i_135_n_0\
    );
\_rgb_pixel[11]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff1_reg[16]\(4),
      O => \_rgb_pixel[11]_i_136_n_0\
    );
\_rgb_pixel[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0CC0FCCF"
    )
        port map (
      I0 => address02_out(0),
      I1 => \_rgb_pixel[0]_i_7__0_n_0\,
      I2 => \obj_buff1_reg[12]\(3),
      I3 => \^hc_reg[1]_0\,
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => \^_rgb_pixel_reg[1]_13\,
      O => \_rgb_pixel[11]_i_14_n_0\
    );
\_rgb_pixel[11]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \obj_buff1_reg[16]\(12),
      O => \_rgb_pixel[11]_i_158_n_0\
    );
\_rgb_pixel[11]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff1_reg[16]\(11),
      O => \_rgb_pixel[11]_i_159_n_0\
    );
\_rgb_pixel[11]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03CCC0CCCFFF0BFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => \^_rgb_pixel_reg[4]_9\(0),
      I2 => address02_out(0),
      I3 => \^_rgb_pixel_reg[1]_12\(0),
      I4 => \^_rgb_pixel_reg[1]_14\,
      I5 => address00_out(0),
      O => \_rgb_pixel[11]_i_15__0_n_0\
    );
\_rgb_pixel[11]_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff1_reg[16]\(10),
      O => \_rgb_pixel[11]_i_160_n_0\
    );
\_rgb_pixel[11]_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff1_reg[16]\(9),
      O => \_rgb_pixel[11]_i_166_n_0\
    );
\_rgb_pixel[11]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff1_reg[16]\(8),
      O => \_rgb_pixel[11]_i_167_n_0\
    );
\_rgb_pixel[11]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff1_reg[16]\(7),
      O => \_rgb_pixel[11]_i_168_n_0\
    );
\_rgb_pixel[11]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff1_reg[16]\(6),
      O => \_rgb_pixel[11]_i_169_n_0\
    );
\_rgb_pixel[11]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808821AAA4AA0055"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_14\,
      I2 => \^_rgb_pixel_reg[1]_13\,
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[11]_i_16__0_n_0\
    );
\_rgb_pixel[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960900909600960"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff1_reg[12]\(5),
      I2 => \^hcountd_reg[10]\(1),
      I3 => \obj_buff1_reg[12]\(4),
      I4 => \^hc_reg[1]_0\,
      I5 => \obj_buff1_reg[12]\(3),
      O => \_rgb_pixel[11]_i_17_n_0\
    );
\_rgb_pixel[11]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000000"
    )
        port map (
      I0 => \vc_reg[3]_81\,
      I1 => \vc_reg[3]_82\,
      I2 => \_rgb_pixel[10]_i_296_n_0\,
      I3 => \vc_reg[3]_83\,
      I4 => \_rgb_pixel[11]_i_172_n_0\,
      I5 => \vc_reg[3]_84\,
      O => \_rgb_pixel_reg[11]_1\
    );
\_rgb_pixel[11]_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757FFFFF"
    )
        port map (
      I0 => \vc_reg[3]_83\,
      I1 => \vc_reg[4]_64\,
      I2 => \^address802_out\(3),
      I3 => \vc_reg[4]_65\,
      I4 => \vc_reg[3]_86\,
      O => \_rgb_pixel[11]_i_172_n_0\
    );
\_rgb_pixel[11]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005F001ADFFF5FFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => address02_out(0),
      I3 => address00_out(0),
      I4 => \^_rgb_pixel_reg[1]_14\,
      I5 => \^_rgb_pixel_reg[1]_12\(0),
      O => \_rgb_pixel[11]_i_18__1_n_0\
    );
\_rgb_pixel[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vc_reg[4]_10\,
      I1 => \obj_buff1_reg[21]\(10),
      I2 => \p_0_out__1\(2),
      O => \_rgb_pixel[11]_i_2_n_0\
    );
\_rgb_pixel[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_4\,
      I1 => address02_out(1),
      I2 => \_rgb_pixel[11]_i_9_n_0\,
      I3 => address00_out(2),
      I4 => \_rgb_pixel[11]_i_10_n_0\,
      O => \^_rgb_pixel_reg[8]_8\
    );
\_rgb_pixel[11]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \obj_buff4_reg[21]_2\,
      I1 => nxt_pixel131_out,
      I2 => \_rgb_pixel[3]_i_5__0_n_0\,
      I3 => nxt_pixel126_out,
      I4 => \_rgb_pixel[11]_i_128_n_0\,
      O => \_rgb_pixel[11]_i_54_n_0\
    );
\_rgb_pixel[11]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \truck_obstacle/nxt_pixel118_in\,
      I1 => \vc_reg[3]_76\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \truck_obstacle/nxt_pixel120_in\,
      I4 => \p_0_out__4\(7),
      O => \_rgb_pixel[11]_i_55_n_0\
    );
\_rgb_pixel[11]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[4]_5\,
      I1 => \vc_reg[4]_6\,
      I2 => \vc_reg[4]_8\,
      I3 => \vc_reg[4]_7\,
      I4 => \^_rgb_pixel_reg[2]_0\,
      O => \_rgb_pixel_reg[1]_0\
    );
\_rgb_pixel[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_14_n_0\,
      I1 => \^_rgb_pixel_reg[4]_9\(0),
      I2 => address00_out(1),
      I3 => \_rgb_pixel[11]_i_15__0_n_0\,
      O => \_rgb_pixel_reg[11]_2\
    );
\_rgb_pixel[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_5__0_n_0\,
      I1 => address00_out(1),
      I2 => \_rgb_pixel[11]_i_16__0_n_0\,
      O => \_rgb_pixel[11]_i_9_n_0\
    );
\_rgb_pixel[11]_i_98__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFAA"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_27_n_0\,
      I1 => \_rgb_pixel[3]_i_8_n_0\,
      I2 => \_rgb_pixel[7]_i_28_n_0\,
      I3 => \vcountd_reg[9]_1\,
      I4 => \_rgb_pixel[11]_i_127_n_0\,
      O => \_rgb_pixel_reg[11]\
    );
\_rgb_pixel[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_1\,
      I1 => \vcountd_reg[9]\,
      I2 => \^_rgb_pixel_reg[1]_2\,
      I3 => \vcountd_reg[9]_4\,
      I4 => \obj_buff3_reg[21]_2\,
      O => D(1)
    );
\_rgb_pixel[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAAFB"
    )
        port map (
      I0 => \vcountd_reg[9]_0\,
      I1 => \obj_buff10_reg[21]_0\,
      I2 => \_rgb_pixel[6]_i_95_n_0\,
      I3 => \hcountd_reg[10]_0\,
      I4 => \_rgb_pixel[1]_i_12__0_n_0\,
      I5 => \_rgb_pixel[1]_i_13_n_0\,
      O => \_rgb_pixel_reg[1]_3\
    );
\_rgb_pixel[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_73_n_0\,
      I1 => \vc_reg[3]_49\,
      I2 => \obj_buff6_reg[21]_0\(13),
      I3 => \_rgb_pixel[8]_i_75_n_0\,
      I4 => \vc_reg[3]_50\,
      O => \_rgb_pixel_reg[1]_4\
    );
\_rgb_pixel[1]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040455"
    )
        port map (
      I0 => \obj_buff9_reg[20]\,
      I1 => \^_rgb_pixel_reg[6]_0\,
      I2 => \_rgb_pixel[3]_i_9_n_0\,
      I3 => \obj_buff9_reg[21]\,
      I4 => \_rgb_pixel[3]_i_10_n_0\,
      O => \_rgb_pixel[1]_i_12__0_n_0\
    );
\_rgb_pixel[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB00000FFFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]\,
      I1 => \_rgb_pixel[10]_i_157_n_0\,
      I2 => \obj_buff8_reg[21]\,
      I3 => \_rgb_pixel[10]_i_159_n_0\,
      I4 => \vcountd_reg[9]_0\,
      I5 => \vcountd_reg[9]_1\,
      O => \_rgb_pixel[1]_i_13_n_0\
    );
\_rgb_pixel[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80980900A0AAAA00"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => address00_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address02_out(0),
      O => \_rgb_pixel_reg[1]_16\
    );
\_rgb_pixel[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \truck_obstacle/nxt_pixel118_in\,
      I1 => \vc_reg[3]_78\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \truck_obstacle/nxt_pixel120_in\,
      I4 => \p_0_out__4\(2),
      O => \_rgb_pixel_reg[1]_6\
    );
\_rgb_pixel[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088FFFF30880000"
    )
        port map (
      I0 => \_rgb_pixel[1]_i_9__0_n_0\,
      I1 => address00_out(2),
      I2 => \_rgb_pixel[8]_i_7__0_n_0\,
      I3 => address00_out(1),
      I4 => address02_out(1),
      I5 => \_rgb_pixel[0]_i_2__1_n_0\,
      O => \_rgb_pixel_reg[1]_15\
    );
\_rgb_pixel[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_63\,
      I1 => \_rgb_pixel[10]_i_101_n_0\,
      I2 => \obj_buff5_reg[21]_0\(13),
      I3 => \vc_reg[3]_64\,
      I4 => \_rgb_pixel[10]_i_103_n_0\,
      O => \_rgb_pixel_reg[1]_5\
    );
\_rgb_pixel[1]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff1_reg[12]\(0),
      O => \^_rgb_pixel_reg[1]_13\
    );
\_rgb_pixel[1]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C022E2"
    )
        port map (
      I0 => \vc_reg[4]_3\,
      I1 => \obj_buff4_reg[21]\(12),
      I2 => \vc_reg[4]_4\,
      I3 => \_rgb_pixel[0]_i_18_n_0\,
      I4 => \_rgb_pixel[0]_i_16_n_0\,
      O => \_rgb_pixel_reg[1]\
    );
\_rgb_pixel[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[1]_0\,
      I1 => \obj_buff1_reg[12]\(3),
      O => \^_rgb_pixel_reg[1]_14\
    );
\_rgb_pixel[1]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800AA2E00000000"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_7__0_n_0\,
      I1 => \^_rgb_pixel_reg[1]_14\,
      I2 => \^_rgb_pixel_reg[1]_12\(0),
      I3 => \^_rgb_pixel_reg[1]_13\,
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[1]_i_9__0_n_0\
    );
\_rgb_pixel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_2_n_0\,
      I1 => \vcountd_reg[9]\,
      I2 => \_rgb_pixel[8]_i_3_n_0\,
      I3 => \vcountd_reg[9]_4\,
      I4 => \obj_buff3_reg[21]_6\,
      O => D(2)
    );
\_rgb_pixel[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \obj_buff10_reg[21]\(10),
      I1 => \^address1003_out\(4),
      I2 => \^address1003_out\(5),
      I3 => \vc_reg[3]_2\,
      O => \_rgb_pixel[2]_i_13_n_0\
    );
\_rgb_pixel[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \^address1003_out\(4),
      I1 => \^address1003_out\(5),
      I2 => \vc_reg[3]_1\,
      I3 => \obj_buff10_reg[21]\(10),
      O => \_rgb_pixel[2]_i_14_n_0\
    );
\_rgb_pixel[2]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_61\,
      I1 => \_rgb_pixel[10]_i_101_n_0\,
      I2 => \obj_buff5_reg[21]_0\(13),
      I3 => \vc_reg[3]_62\,
      I4 => \_rgb_pixel[10]_i_103_n_0\,
      O => \_rgb_pixel[2]_i_14__0_n_0\
    );
\_rgb_pixel[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_32_n_0\,
      I1 => nxt_pixel121_out,
      I2 => \_rgb_pixel[2]_i_33_n_0\,
      I3 => nxt_pixel116_out,
      I4 => \obj_buff8_reg[21]_7\,
      O => \_rgb_pixel[2]_i_15_n_0\
    );
\_rgb_pixel[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \obj_buff9_reg[20]\,
      I1 => \_rgb_pixel[2]_i_36_n_0\,
      I2 => \_rgb_pixel[3]_i_10_n_0\,
      I3 => \_rgb_pixel[2]_i_37_n_0\,
      I4 => \_rgb_pixel[3]_i_9_n_0\,
      O => \_rgb_pixel[2]_i_16_n_0\
    );
\_rgb_pixel[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557555F555755"
    )
        port map (
      I0 => \vcountd_reg[9]_0\,
      I1 => \vc_reg[3]_11\,
      I2 => \^address8011_out\(5),
      I3 => \^address8011_out\(4),
      I4 => \obj_buff8_reg[21]_0\(10),
      I5 => \vc_reg[3]_12\,
      O => \_rgb_pixel[2]_i_17_n_0\
    );
\_rgb_pixel[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E2FFFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_9\,
      I1 => address02_out(1),
      I2 => \_rgb_pixel[2]_i_2__1_n_0\,
      I3 => address02_out(2),
      I4 => \_rgb_pixel[2]_i_3__1_n_0\,
      I5 => \nxt_pixel1__2\,
      O => \_rgb_pixel_reg[2]_13\
    );
\_rgb_pixel[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \obj_buff2_reg[21]_3\,
      I1 => nxt_pixel141_out,
      I2 => \_rgb_pixel[2]_i_5__0_n_0\,
      I3 => nxt_pixel136_out,
      I4 => \_rgb_pixel[2]_i_6_n_0\,
      O => \_rgb_pixel[2]_i_2__0_n_0\
    );
\_rgb_pixel[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00C0FFC000"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_4__1_n_0\,
      I1 => \_rgb_pixel[2]_i_5__1_n_0\,
      I2 => \^_rgb_pixel_reg[4]_9\(0),
      I3 => address00_out(2),
      I4 => \^_rgb_pixel_reg[2]_10\,
      I5 => address00_out(1),
      O => \_rgb_pixel[2]_i_2__1_n_0\
    );
\_rgb_pixel[2]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_73_n_0\,
      I1 => \vc_reg[3]_51\,
      I2 => \obj_buff6_reg[21]_0\(13),
      I3 => \_rgb_pixel[8]_i_75_n_0\,
      I4 => \vc_reg[3]_52\,
      O => \_rgb_pixel[2]_i_32_n_0\
    );
\_rgb_pixel[2]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_37\,
      I1 => \_rgb_pixel[10]_i_192__0_n_0\,
      I2 => \obj_buff7_reg[21]_0\(13),
      I3 => \vc_reg[3]_38\,
      I4 => \_rgb_pixel[10]_i_194__0_n_0\,
      O => \_rgb_pixel[2]_i_33_n_0\
    );
\_rgb_pixel[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \^address907_out\(4),
      I1 => \^address907_out\(5),
      I2 => \vc_reg[3]_4\,
      I3 => \obj_buff9_reg[21]_0\(10),
      O => \_rgb_pixel[2]_i_36_n_0\
    );
\_rgb_pixel[2]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \^address907_out\(4),
      I1 => \^address907_out\(5),
      I2 => \vc_reg[3]_3\,
      I3 => \obj_buff9_reg[21]_0\(10),
      O => \_rgb_pixel[2]_i_37_n_0\
    );
\_rgb_pixel[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_4\,
      I1 => address02_out(1),
      I2 => \_rgb_pixel[10]_i_5__0_n_0\,
      I3 => address00_out(1),
      I4 => address00_out(2),
      I5 => \_rgb_pixel[2]_i_6__0_n_0\,
      O => \_rgb_pixel[2]_i_3__1_n_0\
    );
\_rgb_pixel[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B8FFB8"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_8_n_0\,
      I1 => \vcountd_reg[9]_1\,
      I2 => \_rgb_pixel[2]_i_9_n_0\,
      I3 => \vcountd_reg[9]_6\,
      I4 => \obj_buff6_reg[21]_2\,
      I5 => \vcountd_reg[9]_5\,
      O => \_rgb_pixel_reg[2]_1\
    );
\_rgb_pixel[2]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff7_reg[21]\(4),
      O => \_rgb_pixel[2]_i_49_n_0\
    );
\_rgb_pixel[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCCC0BCFC003"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => \^_rgb_pixel_reg[4]_9\(0),
      I2 => address02_out(0),
      I3 => \^_rgb_pixel_reg[1]_14\,
      I4 => address00_out(0),
      I5 => \^_rgb_pixel_reg[1]_12\(0),
      O => \_rgb_pixel[2]_i_4__1_n_0\
    );
\_rgb_pixel[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_16_n_0\,
      I1 => \_rgb_pixel[8]_i_9_n_0\,
      I2 => \_rgb_pixel[0]_i_18_n_0\,
      I3 => \_rgb_pixel[8]_i_10_n_0\,
      O => \_rgb_pixel_reg[2]_2\
    );
\_rgb_pixel[2]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff10_reg[21]\(4),
      O => \_rgb_pixel[2]_i_51_n_0\
    );
\_rgb_pixel[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_79\,
      I1 => \truck_obstacle/nxt_pixel118_in\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \p_0_out__4\(1),
      I4 => \truck_obstacle/nxt_pixel120_in\,
      O => \_rgb_pixel[2]_i_5__0_n_0\
    );
\_rgb_pixel[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FCCF0CC0"
    )
        port map (
      I0 => address02_out(0),
      I1 => \^_rgb_pixel_reg[1]_12\(0),
      I2 => \obj_buff1_reg[12]\(3),
      I3 => \^hc_reg[1]_0\,
      I4 => \_rgb_pixel[11]_i_17_n_0\,
      I5 => \^_rgb_pixel_reg[1]_13\,
      O => \_rgb_pixel[2]_i_5__1_n_0\
    );
\_rgb_pixel[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \obj_buff4_reg[21]_7\,
      I1 => nxt_pixel131_out,
      I2 => \_rgb_pixel[2]_i_14__0_n_0\,
      I3 => nxt_pixel126_out,
      I4 => \_rgb_pixel[2]_i_15_n_0\,
      O => \_rgb_pixel[2]_i_6_n_0\
    );
\_rgb_pixel[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_7_n_0\,
      I1 => \^_rgb_pixel_reg[4]_9\(0),
      I2 => \_rgb_pixel[2]_i_8__0_n_0\,
      I3 => address02_out(0),
      I4 => address00_out(1),
      I5 => \_rgb_pixel[11]_i_18__1_n_0\,
      O => \_rgb_pixel[2]_i_6__0_n_0\
    );
\_rgb_pixel[2]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vc_reg[3]_5\,
      I1 => \^address5023_out\(5),
      I2 => \^address5023_out\(4),
      O => \^_rgb_pixel_reg[2]\
    );
\_rgb_pixel[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBBBB33B0BB0"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => address02_out(0),
      I2 => \^hc_reg[1]_0\,
      I3 => \obj_buff1_reg[12]\(3),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[2]_i_7_n_0\
    );
\_rgb_pixel[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55150000FFFFFFFF"
    )
        port map (
      I0 => \vcountd_reg[9]_0\,
      I1 => \_rgb_pixel[2]_i_13_n_0\,
      I2 => \_rgb_pixel[2]_i_14_n_0\,
      I3 => \hcountd_reg[10]_0\,
      I4 => \_rgb_pixel[2]_i_16_n_0\,
      I5 => \_rgb_pixel[2]_i_17_n_0\,
      O => \_rgb_pixel[2]_i_8_n_0\
    );
\_rgb_pixel[2]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff8_reg[21]_0\(4),
      O => \_rgb_pixel[2]_i_84_n_0\
    );
\_rgb_pixel[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082144182"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_12\(0),
      I1 => \obj_buff1_reg[12]\(4),
      I2 => \^hcountd_reg[10]\(1),
      I3 => \obj_buff1_reg[12]\(3),
      I4 => \^hc_reg[1]_0\,
      I5 => \^_rgb_pixel_reg[1]_13\,
      O => \_rgb_pixel[2]_i_8__0_n_0\
    );
\_rgb_pixel[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8FFFF"
    )
        port map (
      I0 => \vc_reg[3]_19\,
      I1 => \obj_buff7_reg[21]\(10),
      I2 => \vc_reg[3]_20\,
      I3 => \^address7015_out\(5),
      I4 => \^address7015_out\(4),
      O => \_rgb_pixel[2]_i_9_n_0\
    );
\_rgb_pixel[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_2_n_0\,
      I1 => \vcountd_reg[9]\,
      I2 => \_rgb_pixel_reg[11]_i_4_n_0\,
      I3 => \vcountd_reg[9]_4\,
      I4 => \obj_buff3_reg[21]_3\,
      O => D(3)
    );
\_rgb_pixel[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[4]_37\,
      I1 => \vc_reg[4]_1\,
      I2 => \_rgb_pixel[3]_i_14__0_n_0\,
      I3 => \vc_reg[4]_29\,
      I4 => \vc_reg[4]_40\,
      O => \_rgb_pixel[3]_i_10_n_0\
    );
\_rgb_pixel[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vc_reg[3]_3\,
      I1 => \^address907_out\(5),
      I2 => \^address907_out\(4),
      O => \_rgb_pixel[3]_i_12_n_0\
    );
\_rgb_pixel[3]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vc_reg[3]_4\,
      I1 => \^address907_out\(5),
      I2 => \^address907_out\(4),
      O => \_rgb_pixel[3]_i_14__0_n_0\
    );
\_rgb_pixel[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_7__0_n_0\,
      I1 => nxt_pixel136_out,
      I2 => \obj_buff4_reg[21]_3\,
      I3 => nxt_pixel131_out,
      I4 => \_rgb_pixel[3]_i_4__0_n_0\,
      O => \_rgb_pixel_reg[3]_2\
    );
\_rgb_pixel[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_16_n_0\,
      I1 => \obj_buff4_reg[21]_0\,
      I2 => \_rgb_pixel[0]_i_18_n_0\,
      I3 => \^_rgb_pixel_reg[3]_1\,
      O => \_rgb_pixel_reg[3]_0\
    );
\_rgb_pixel[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[3]_i_5__0_n_0\,
      I1 => nxt_pixel126_out,
      I2 => \_rgb_pixel_reg[3]_i_6_n_0\,
      I3 => nxt_pixel121_out,
      I4 => \obj_buff7_reg[21]_3\,
      O => \_rgb_pixel[3]_i_4__0_n_0\
    );
\_rgb_pixel[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888BB8888"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_4\,
      I1 => address02_out(1),
      I2 => \_rgb_pixel[10]_i_5__0_n_0\,
      I3 => address00_out(2),
      I4 => \_rgb_pixel[11]_i_18__1_n_0\,
      I5 => address00_out(1),
      O => \_rgb_pixel_reg[3]_5\
    );
\_rgb_pixel[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_59\,
      I1 => \_rgb_pixel[10]_i_101_n_0\,
      I2 => \obj_buff5_reg[21]_0\(13),
      I3 => \vc_reg[3]_60\,
      I4 => \_rgb_pixel[10]_i_103_n_0\,
      O => \_rgb_pixel[3]_i_5__0_n_0\
    );
\_rgb_pixel[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_27_n_0\,
      I1 => \_rgb_pixel[3]_i_7__0_n_0\,
      I2 => \_rgb_pixel[3]_i_8_n_0\,
      I3 => \vcountd_reg[9]_0\,
      I4 => \_rgb_pixel[7]_i_30_n_0\,
      O => \_rgb_pixel_reg[3]\
    );
\_rgb_pixel[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF5FFFBBFF1B"
    )
        port map (
      I0 => \obj_buff9_reg[21]_0\(10),
      I1 => \vc_reg[4]_1\,
      I2 => \vc_reg[4]_2\,
      I3 => \obj_buff9_reg[20]\,
      I4 => \_rgb_pixel[3]_i_9_n_0\,
      I5 => \_rgb_pixel[3]_i_10_n_0\,
      O => \_rgb_pixel[3]_i_7__0_n_0\
    );
\_rgb_pixel[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \obj_buff9_reg[20]\,
      I1 => \obj_buff10_reg[20]\,
      I2 => \_rgb_pixel[7]_i_39_n_0\,
      I3 => \_rgb_pixel[7]_i_38_n_0\,
      O => \_rgb_pixel[3]_i_8_n_0\
    );
\_rgb_pixel[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => \vc_reg[3]_46\,
      I1 => \vc_reg[3]_56\,
      I2 => \vc_reg[3]_48\,
      I3 => \vc_reg[3]_54\,
      I4 => \_rgb_pixel[8]_i_153_n_0\,
      I5 => \vc_reg[3]_43\,
      O => \_rgb_pixel[3]_i_8__0_n_0\
    );
\_rgb_pixel[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[4]_38\,
      I1 => \vc_reg[4]_2\,
      I2 => \_rgb_pixel[3]_i_12_n_0\,
      I3 => \vc_reg[4]_30\,
      I4 => \vc_reg[4]_39\,
      O => \_rgb_pixel[3]_i_9_n_0\
    );
\_rgb_pixel[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => \vc_reg[3]_45\,
      I1 => \vc_reg[3]_55\,
      I2 => \vc_reg[3]_47\,
      I3 => \vc_reg[3]_53\,
      I4 => \_rgb_pixel[8]_i_147_n_0\,
      I5 => \vc_reg[3]_44\,
      O => \_rgb_pixel[3]_i_9__0_n_0\
    );
\_rgb_pixel[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_78\,
      I1 => \truck_obstacle/nxt_pixel118_in\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \p_0_out__4\(2),
      I4 => \truck_obstacle/nxt_pixel120_in\,
      O => \_rgb_pixel_reg[4]_2\
    );
\_rgb_pixel[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff6_reg[21]\(5),
      O => \_rgb_pixel[4]_i_12_n_0\
    );
\_rgb_pixel[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff6_reg[21]\(4),
      O => \_rgb_pixel[4]_i_13_n_0\
    );
\_rgb_pixel[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_3__1_n_0\,
      I1 => \_rgb_pixel[4]_i_2__1_n_0\,
      I2 => address02_out(2),
      I3 => \_rgb_pixel[4]_i_3__0_n_0\,
      I4 => address02_out(1),
      I5 => \_rgb_pixel[6]_i_6__0_n_0\,
      O => p_0_out(1)
    );
\_rgb_pixel[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_9__1_n_0\,
      I1 => \_rgb_pixel[4]_i_4_n_0\,
      I2 => address00_out(2),
      I3 => \_rgb_pixel[4]_i_5_n_0\,
      I4 => address00_out(1),
      I5 => \_rgb_pixel[6]_i_11__1_n_0\,
      O => \_rgb_pixel[4]_i_2__1_n_0\
    );
\_rgb_pixel[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAFFCFFFCF00"
    )
        port map (
      I0 => \_rgb_pixel[4]_i_6_n_0\,
      I1 => \_rgb_pixel[4]_i_7_n_0\,
      I2 => \^_rgb_pixel_reg[4]_9\(0),
      I3 => address00_out(2),
      I4 => \_rgb_pixel[4]_i_8_n_0\,
      I5 => address00_out(1),
      O => \_rgb_pixel[4]_i_3__0_n_0\
    );
\_rgb_pixel[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77DE555B55FFAA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_14\,
      I2 => \^_rgb_pixel_reg[1]_13\,
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[4]_i_4_n_0\
    );
\_rgb_pixel[4]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[4]_i_51_n_0\,
      I1 => nxt_pixel121_out,
      I2 => \^_rgb_pixel_reg[4]_1\,
      I3 => nxt_pixel116_out,
      I4 => \obj_buff8_reg[21]_6\,
      O => \_rgb_pixel[4]_i_41_n_0\
    );
\_rgb_pixel[4]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_101_n_0\,
      I1 => \vc_reg[3]_63\,
      I2 => \obj_buff5_reg[21]_0\(13),
      I3 => \_rgb_pixel[10]_i_103_n_0\,
      I4 => \vc_reg[3]_64\,
      O => \_rgb_pixel[4]_i_42_n_0\
    );
\_rgb_pixel[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAA5E557B55DFDD"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_14\,
      I2 => \^_rgb_pixel_reg[1]_13\,
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[4]_i_5_n_0\
    );
\_rgb_pixel[4]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \obj_buff6_reg[21]_0\(13),
      I1 => \vc_reg[3]_50\,
      I2 => \vc_reg[3]_49\,
      O => \_rgb_pixel[4]_i_51_n_0\
    );
\_rgb_pixel[4]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \obj_buff7_reg[21]_0\(13),
      I1 => \vc_reg[3]_40\,
      I2 => \vc_reg[3]_39\,
      O => \^_rgb_pixel_reg[4]_1\
    );
\_rgb_pixel[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F43033333FFC"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => \^_rgb_pixel_reg[4]_9\(0),
      I2 => address02_out(0),
      I3 => \^_rgb_pixel_reg[1]_14\,
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[4]_i_6_n_0\
    );
\_rgb_pixel[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777F33F0330"
    )
        port map (
      I0 => address02_out(0),
      I1 => \^_rgb_pixel_reg[1]_12\(0),
      I2 => \obj_buff1_reg[12]\(3),
      I3 => \^hc_reg[1]_0\,
      I4 => \_rgb_pixel[5]_i_9__0_n_0\,
      I5 => \^_rgb_pixel_reg[1]_13\,
      O => \_rgb_pixel[4]_i_7_n_0\
    );
\_rgb_pixel[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC33FF333000F400"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => \^_rgb_pixel_reg[4]_9\(0),
      I2 => address02_out(0),
      I3 => \^_rgb_pixel_reg[1]_12\(0),
      I4 => \^_rgb_pixel_reg[1]_14\,
      I5 => address00_out(0),
      O => \_rgb_pixel[4]_i_8_n_0\
    );
\_rgb_pixel[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \truck_obstacle/nxt_pixel118_in\,
      I1 => \vc_reg[3]_74\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \truck_obstacle/nxt_pixel120_in\,
      I4 => \p_0_out__4\(5),
      O => \_rgb_pixel_reg[5]_3\
    );
\_rgb_pixel[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB8BBBBBBBBB"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_14_n_0\,
      I1 => address00_out(1),
      I2 => address02_out(0),
      I3 => \_rgb_pixel[5]_i_9__0_n_0\,
      I4 => \^_rgb_pixel_reg[1]_14\,
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel_reg[5]_10\
    );
\_rgb_pixel[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^hc_reg[1]_0\,
      I1 => \obj_buff1_reg[12]\(3),
      I2 => \^hc_reg[0]_rep__14_0\,
      I3 => \obj_buff1_reg[12]\(4),
      I4 => \obj_buff1_reg[12]\(5),
      I5 => \^hcountd_reg[10]\(2),
      O => \^_rgb_pixel_reg[1]_12\(0)
    );
\_rgb_pixel[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_73_n_0\,
      I1 => \vc_reg[3]_45\,
      I2 => \obj_buff6_reg[21]_0\(13),
      I3 => \_rgb_pixel[8]_i_75_n_0\,
      I4 => \vc_reg[3]_46\,
      O => \_rgb_pixel_reg[5]_1\
    );
\_rgb_pixel[5]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F69F6FF6F69FF69F"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff1_reg[12]\(5),
      I2 => \^hcountd_reg[10]\(1),
      I3 => \obj_buff1_reg[12]\(4),
      I4 => \^hc_reg[1]_0\,
      I5 => \obj_buff1_reg[12]\(3),
      O => \_rgb_pixel[5]_i_9__0_n_0\
    );
\_rgb_pixel[6]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_101_n_0\,
      I1 => \vc_reg[3]_65\,
      I2 => \obj_buff5_reg[21]_0\(13),
      I3 => \_rgb_pixel[10]_i_103_n_0\,
      I4 => \vc_reg[3]_66\,
      O => \_rgb_pixel[6]_i_10__0_n_0\
    );
\_rgb_pixel[6]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF766FF7FF5555F5"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => \^_rgb_pixel_reg[1]_12\(0),
      I4 => address00_out(0),
      I5 => address02_out(0),
      O => \_rgb_pixel[6]_i_10__1_n_0\
    );
\_rgb_pixel[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\,
      I1 => \vc_reg[4]_59\,
      O => \_rgb_pixel_reg[6]_4\
    );
\_rgb_pixel[6]_i_118__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \obj_buff10_reg[16]\(12),
      O => \_rgb_pixel[6]_i_118__0_n_0\
    );
\_rgb_pixel[6]_i_119__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff10_reg[16]\(11),
      O => \_rgb_pixel[6]_i_119__0_n_0\
    );
\_rgb_pixel[6]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_20_n_0\,
      I1 => nxt_pixel121_out,
      I2 => \_rgb_pixel[6]_i_21_n_0\,
      I3 => nxt_pixel116_out,
      I4 => \obj_buff8_reg[21]_5\,
      O => \_rgb_pixel[6]_i_11__0_n_0\
    );
\_rgb_pixel[6]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA0FFE52000A000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => address02_out(0),
      I3 => address00_out(0),
      I4 => \^_rgb_pixel_reg[1]_14\,
      I5 => \^_rgb_pixel_reg[1]_12\(0),
      O => \_rgb_pixel[6]_i_11__1_n_0\
    );
\_rgb_pixel[6]_i_120__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff10_reg[16]\(10),
      O => \_rgb_pixel[6]_i_120__0_n_0\
    );
\_rgb_pixel[6]_i_127__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff10_reg[16]\(9),
      O => \_rgb_pixel[6]_i_127__0_n_0\
    );
\_rgb_pixel[6]_i_128__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff10_reg[16]\(8),
      O => \_rgb_pixel[6]_i_128__0_n_0\
    );
\_rgb_pixel[6]_i_129__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff10_reg[16]\(7),
      O => \_rgb_pixel[6]_i_129__0_n_0\
    );
\_rgb_pixel[6]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F4303333FFFC"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => \^_rgb_pixel_reg[4]_9\(0),
      I2 => address02_out(0),
      I3 => \^_rgb_pixel_reg[1]_14\,
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[6]_i_12__0_n_0\
    );
\_rgb_pixel[6]_i_130__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff10_reg[16]\(6),
      O => \_rgb_pixel[6]_i_130__0_n_0\
    );
\_rgb_pixel[6]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFAAE2FFFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_8\,
      I1 => \^_rgb_pixel_reg[1]_14\,
      I2 => \^_rgb_pixel_reg[1]_12\(0),
      I3 => \^_rgb_pixel_reg[1]_13\,
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[6]_i_13__0_n_0\
    );
\_rgb_pixel[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AE7724FFFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_12\(0),
      I1 => address00_out(0),
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => \^_rgb_pixel_reg[1]_13\,
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[6]_i_14_n_0\
    );
\_rgb_pixel[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC333F333000F400"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => \^_rgb_pixel_reg[4]_9\(0),
      I2 => address02_out(0),
      I3 => \^_rgb_pixel_reg[1]_12\(0),
      I4 => \^_rgb_pixel_reg[1]_14\,
      I5 => address00_out(0),
      O => \_rgb_pixel[6]_i_15_n_0\
    );
\_rgb_pixel[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F8FFF000F00C0"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_14\,
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[4]_9\(0),
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[6]_i_18_n_0\
    );
\_rgb_pixel[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0E8FFFE"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => address00_out(0),
      I2 => \^_rgb_pixel_reg[1]_12\(0),
      I3 => \^_rgb_pixel_reg[1]_14\,
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[6]_i_19_n_0\
    );
\_rgb_pixel[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vc_reg[4]_0\,
      I1 => \obj_buff1_reg[21]\(10),
      I2 => \p_0_out__1\(1),
      O => \^_rgb_pixel_reg[1]_1\
    );
\_rgb_pixel[6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_73_n_0\,
      I1 => \vc_reg[3]_53\,
      I2 => \obj_buff6_reg[21]_0\(13),
      I3 => \_rgb_pixel[8]_i_75_n_0\,
      I4 => \vc_reg[3]_54\,
      O => \_rgb_pixel[6]_i_20_n_0\
    );
\_rgb_pixel[6]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002B0BBFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => address00_out(0),
      I2 => \^_rgb_pixel_reg[1]_12\(0),
      I3 => \^_rgb_pixel_reg[1]_14\,
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[6]_i_20__0_n_0\
    );
\_rgb_pixel[6]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_35\,
      I1 => \_rgb_pixel[10]_i_192__0_n_0\,
      I2 => \obj_buff7_reg[21]_0\(13),
      I3 => \vc_reg[3]_36\,
      I4 => \_rgb_pixel[10]_i_194__0_n_0\,
      O => \_rgb_pixel[6]_i_21_n_0\
    );
\_rgb_pixel[6]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000F4FFF000F"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_14\,
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[4]_9\(0),
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[6]_i_21__0_n_0\
    );
\_rgb_pixel[6]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6F96F6FF66FF6"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \obj_buff1_reg[12]\(5),
      I2 => \^hcountd_reg[10]\(1),
      I3 => \obj_buff1_reg[12]\(4),
      I4 => \^hc_reg[1]_0\,
      I5 => \obj_buff1_reg[12]\(3),
      O => \^_rgb_pixel_reg[6]_8\
    );
\_rgb_pixel[6]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005400FFFF4500"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => address02_out(0),
      I4 => address00_out(0),
      I5 => \^_rgb_pixel_reg[1]_12\(0),
      O => \_rgb_pixel[6]_i_23__0_n_0\
    );
\_rgb_pixel[6]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBAAA2A00000000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_12\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => address00_out(0),
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[6]_i_24__0_n_0\
    );
\_rgb_pixel[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577D551500000000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_12\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => address00_out(0),
      I3 => \^_rgb_pixel_reg[1]_14\,
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[6]_i_25_n_0\
    );
\_rgb_pixel[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54004500FFFF0000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[6]_i_26_n_0\
    );
\_rgb_pixel[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \obj_buff2_reg[21]_2\,
      I1 => nxt_pixel141_out,
      I2 => \_rgb_pixel[6]_i_5__0_n_0\,
      I3 => nxt_pixel136_out,
      I4 => \_rgb_pixel[6]_i_6_n_0\,
      O => \_rgb_pixel[6]_i_2__0_n_0\
    );
\_rgb_pixel[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_3__1_n_0\,
      I1 => \_rgb_pixel[6]_i_4__1_n_0\,
      I2 => address02_out(2),
      I3 => \_rgb_pixel[6]_i_5__1_n_0\,
      I4 => address02_out(1),
      I5 => \_rgb_pixel[6]_i_6__0_n_0\,
      O => p_0_out(2)
    );
\_rgb_pixel[6]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff3_reg[21]\(5),
      O => \_rgb_pixel[6]_i_38_n_0\
    );
\_rgb_pixel[6]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff3_reg[21]\(4),
      O => \_rgb_pixel[6]_i_39_n_0\
    );
\_rgb_pixel[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => address00_out(2),
      I1 => \_rgb_pixel_reg[6]_i_7_n_0\,
      I2 => \_rgb_pixel_reg[6]_i_8_n_0\,
      O => \_rgb_pixel[6]_i_3__1_n_0\
    );
\_rgb_pixel[6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_9__1_n_0\,
      I1 => address00_out(2),
      I2 => \_rgb_pixel[6]_i_10__1_n_0\,
      I3 => address00_out(1),
      I4 => \_rgb_pixel[6]_i_11__1_n_0\,
      O => \_rgb_pixel[6]_i_4__1_n_0\
    );
\_rgb_pixel[6]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \hcountd_reg[10]_0\,
      I1 => \_rgb_pixel[10]_i_220_n_0\,
      I2 => \_rgb_pixel[6]_i_95_n_0\,
      I3 => \obj_buff10_reg[21]_0\,
      I4 => \_rgb_pixel[10]_i_221_n_0\,
      O => \_rgb_pixel_reg[6]_2\
    );
\_rgb_pixel[6]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \vc_reg[4]_20\,
      I1 => \obj_buff8_reg[21]_0\(10),
      O => \^_rgb_pixel_reg[6]\
    );
\_rgb_pixel[6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_77\,
      I1 => \truck_obstacle/nxt_pixel118_in\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \p_0_out__4\(3),
      I4 => \truck_obstacle/nxt_pixel120_in\,
      O => \_rgb_pixel[6]_i_5__0_n_0\
    );
\_rgb_pixel[6]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_12__0_n_0\,
      I1 => \_rgb_pixel[6]_i_13__0_n_0\,
      I2 => address00_out(2),
      I3 => \_rgb_pixel[6]_i_14_n_0\,
      I4 => address00_out(1),
      I5 => \_rgb_pixel[6]_i_15_n_0\,
      O => \_rgb_pixel[6]_i_5__1_n_0\
    );
\_rgb_pixel[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \obj_buff4_reg[21]_6\,
      I1 => nxt_pixel131_out,
      I2 => \_rgb_pixel[6]_i_10__0_n_0\,
      I3 => nxt_pixel126_out,
      I4 => \_rgb_pixel[6]_i_11__0_n_0\,
      O => \_rgb_pixel[6]_i_6_n_0\
    );
\_rgb_pixel[6]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => address00_out(2),
      I1 => \_rgb_pixel_reg[6]_i_16__0_n_0\,
      I2 => \_rgb_pixel_reg[6]_i_17_n_0\,
      O => \_rgb_pixel[6]_i_6__0_n_0\
    );
\_rgb_pixel[6]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2FF00"
    )
        port map (
      I0 => \vc_reg[4]_3\,
      I1 => \obj_buff4_reg[21]\(12),
      I2 => \vc_reg[4]_4\,
      I3 => \vcountd_reg[9]_2\,
      I4 => \vcountd_reg[9]_3\,
      O => \_rgb_pixel_reg[4]\
    );
\_rgb_pixel[6]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vc_reg[4]_39\,
      I1 => \obj_buff9_reg[21]_0\(10),
      O => \^_rgb_pixel_reg[6]_0\
    );
\_rgb_pixel[6]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vc_reg[4]_34\,
      I1 => \obj_buff10_reg[21]\(10),
      O => \_rgb_pixel[6]_i_95_n_0\
    );
\_rgb_pixel[6]_i_98__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff10_reg[16]\(5),
      O => \_rgb_pixel[6]_i_98__0_n_0\
    );
\_rgb_pixel[6]_i_99__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff10_reg[16]\(4),
      O => \_rgb_pixel[6]_i_99__0_n_0\
    );
\_rgb_pixel[6]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E5A0A020FFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => address02_out(0),
      I3 => \^_rgb_pixel_reg[1]_14\,
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[6]_i_9__1_n_0\
    );
\_rgb_pixel[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_2_n_0\,
      I1 => \vcountd_reg[9]\,
      I2 => \_rgb_pixel_reg[11]_i_4_n_0\,
      I3 => \vcountd_reg[9]_4\,
      I4 => \obj_buff3_reg[21]_4\,
      O => D(4)
    );
\_rgb_pixel[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[4]_12\,
      I1 => \vc_reg[4]_45\,
      I2 => \^_rgb_pixel_reg[2]\,
      I3 => \vc_reg[4]_46\,
      I4 => \vc_reg[4]_47\,
      O => \_rgb_pixel_reg[7]_1\
    );
\_rgb_pixel[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_27_n_0\,
      I1 => \_rgb_pixel[7]_i_28_n_0\,
      I2 => \_rgb_pixel[7]_i_29_n_0\,
      I3 => \_rgb_pixel[7]_i_30_n_0\,
      O => \_rgb_pixel[7]_i_13_n_0\
    );
\_rgb_pixel[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\,
      I1 => \vc_reg[4]_60\,
      O => \^_rgb_pixel_reg[7]_0\
    );
\_rgb_pixel[7]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel_reg[3]_i_6_n_0\,
      I1 => nxt_pixel121_out,
      I2 => \^_rgb_pixel_reg[7]_3\,
      I3 => nxt_pixel116_out,
      I4 => \obj_buff8_reg[21]_2\,
      O => \_rgb_pixel[7]_i_18__0_n_0\
    );
\_rgb_pixel[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_101_n_0\,
      I1 => \vc_reg[3]_59\,
      I2 => \obj_buff5_reg[21]_0\(13),
      I3 => \_rgb_pixel[10]_i_103_n_0\,
      I4 => \vc_reg[3]_60\,
      O => \_rgb_pixel[7]_i_19_n_0\
    );
\_rgb_pixel[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFE0E"
    )
        port map (
      I0 => \vc_reg[3]_17\,
      I1 => \vc_reg[4]_43\,
      I2 => \obj_buff7_reg[21]\(10),
      I3 => \vc_reg[3]_18\,
      I4 => \vc_reg[4]_44\,
      I5 => \vcountd_reg[9]_1\,
      O => \_rgb_pixel[7]_i_27_n_0\
    );
\_rgb_pixel[7]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF001B"
    )
        port map (
      I0 => \obj_buff9_reg[21]_0\(10),
      I1 => \vc_reg[4]_1\,
      I2 => \vc_reg[4]_2\,
      I3 => \vcountd_reg[9]_0\,
      I4 => \obj_buff9_reg[20]\,
      O => \_rgb_pixel[7]_i_28_n_0\
    );
\_rgb_pixel[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAAA888A888"
    )
        port map (
      I0 => \obj_buff9_reg[20]\,
      I1 => \obj_buff10_reg[20]\,
      I2 => \_rgb_pixel[10]_i_221_n_0\,
      I3 => \_rgb_pixel[7]_i_38_n_0\,
      I4 => \_rgb_pixel[7]_i_39_n_0\,
      I5 => \_rgb_pixel[10]_i_220_n_0\,
      O => \_rgb_pixel[7]_i_29_n_0\
    );
\_rgb_pixel[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AAAA"
    )
        port map (
      I0 => \vcountd_reg[9]_1\,
      I1 => \vc_reg[4]_19\,
      I2 => \obj_buff8_reg[21]_0\(10),
      I3 => \vc_reg[4]_18\,
      I4 => \vcountd_reg[9]_0\,
      O => \_rgb_pixel[7]_i_30_n_0\
    );
\_rgb_pixel[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vc_reg[4]_35\,
      I1 => \obj_buff10_reg[21]\(10),
      O => \_rgb_pixel[7]_i_38_n_0\
    );
\_rgb_pixel[7]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \vc_reg[4]_33\,
      I1 => \obj_buff10_reg[21]\(10),
      O => \_rgb_pixel[7]_i_39_n_0\
    );
\_rgb_pixel[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_7__0_n_0\,
      I1 => nxt_pixel136_out,
      I2 => \obj_buff4_reg[21]_2\,
      I3 => nxt_pixel131_out,
      I4 => \_rgb_pixel_reg[7]_i_9_n_0\,
      O => \_rgb_pixel_reg[7]_2\
    );
\_rgb_pixel[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF111DDD1D"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_13_n_0\,
      I1 => \vcountd_reg[9]_6\,
      I2 => \^_rgb_pixel_reg[7]_0\,
      I3 => \obj_buff6_reg[21]\(12),
      I4 => \vc_reg[4]_23\,
      I5 => \vcountd_reg[9]_5\,
      O => \_rgb_pixel_reg[7]\
    );
\_rgb_pixel[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vc_reg[4]_50\,
      I1 => \obj_buff4_reg[21]\(12),
      O => \^_rgb_pixel_reg[3]_1\
    );
\_rgb_pixel[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_76\,
      I1 => \truck_obstacle/nxt_pixel118_in\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \p_0_out__4\(7),
      I4 => \truck_obstacle/nxt_pixel120_in\,
      O => \_rgb_pixel[7]_i_7__0_n_0\
    );
\_rgb_pixel[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_2_n_0\,
      I1 => \vcountd_reg[9]\,
      I2 => \_rgb_pixel[8]_i_3_n_0\,
      I3 => \vcountd_reg[9]_4\,
      I4 => \_rgb_pixel[8]_i_4_n_0\,
      O => D(5)
    );
\_rgb_pixel[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \^address4027_out\(4),
      I1 => \^address4027_out\(5),
      I2 => \vc_reg[3]_6\,
      I3 => \obj_buff4_reg[21]\(12),
      O => \_rgb_pixel[8]_i_10_n_0\
    );
\_rgb_pixel[8]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_27_n_0\,
      I1 => nxt_pixel126_out,
      I2 => \_rgb_pixel[8]_i_28_n_0\,
      I3 => nxt_pixel121_out,
      I4 => \obj_buff7_reg[21]_4\,
      O => \_rgb_pixel[8]_i_10__0_n_0\
    );
\_rgb_pixel[8]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00088008FFFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => \^_rgb_pixel_reg[1]_14\,
      I2 => address00_out(0),
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[8]_i_10__1_n_0\
    );
\_rgb_pixel[8]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02080008FFFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => address00_out(0),
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[8]_i_11__0_n_0\
    );
\_rgb_pixel[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF0000BAFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => address02_out(0),
      I4 => address00_out(0),
      I5 => \^_rgb_pixel_reg[1]_12\(0),
      O => \_rgb_pixel[8]_i_12_n_0\
    );
\_rgb_pixel[8]_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[3]_44\,
      I1 => \vc_reg[3]_45\,
      I2 => \vc_reg[3]_51\,
      I3 => \vc_reg[3]_41\,
      I4 => \vc_reg[3]_49\,
      O => \_rgb_pixel[8]_i_147_n_0\
    );
\_rgb_pixel[8]_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \vc_reg[3]_43\,
      I1 => \vc_reg[3]_46\,
      I2 => \vc_reg[3]_52\,
      I3 => \vc_reg[3]_42\,
      I4 => \vc_reg[3]_50\,
      O => \_rgb_pixel[8]_i_153_n_0\
    );
\_rgb_pixel[8]_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \obj_buff4_reg[16]\(12),
      O => \_rgb_pixel[8]_i_190_n_0\
    );
\_rgb_pixel[8]_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff4_reg[16]\(11),
      O => \_rgb_pixel[8]_i_191_n_0\
    );
\_rgb_pixel[8]_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff4_reg[16]\(10),
      O => \_rgb_pixel[8]_i_192_n_0\
    );
\_rgb_pixel[8]_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff6_reg[21]_0\(3),
      O => \_rgb_pixel[8]_i_198_n_0\
    );
\_rgb_pixel[8]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff6_reg[21]_0\(2),
      O => \_rgb_pixel[8]_i_199_n_0\
    );
\_rgb_pixel[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E2FFFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_9\,
      I1 => address02_out(1),
      I2 => \_rgb_pixel[8]_i_3__1_n_0\,
      I3 => address02_out(2),
      I4 => \^_rgb_pixel_reg[8]_8\,
      I5 => \nxt_pixel1__2\,
      O => \_rgb_pixel_reg[8]_9\
    );
\_rgb_pixel[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8FFFF"
    )
        port map (
      I0 => \vc_reg[3]_10\,
      I1 => \obj_buff1_reg[21]\(10),
      I2 => \vc_reg[3]_0\,
      I3 => \^address1039_out\(5),
      I4 => \^address1039_out\(4),
      O => \_rgb_pixel[8]_i_2_n_0\
    );
\_rgb_pixel[8]_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff6_reg[21]_0\(1),
      O => \_rgb_pixel[8]_i_200_n_0\
    );
\_rgb_pixel[8]_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff6_reg[21]_0\(0),
      O => \_rgb_pixel[8]_i_201_n_0\
    );
\_rgb_pixel[8]_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff6_reg[21]_0\(5),
      O => \_rgb_pixel[8]_i_202_n_0\
    );
\_rgb_pixel[8]_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff6_reg[21]_0\(4),
      O => \_rgb_pixel[8]_i_203_n_0\
    );
\_rgb_pixel[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff2_reg[21]\(5),
      O => \_rgb_pixel[8]_i_24_n_0\
    );
\_rgb_pixel[8]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff2_reg[21]\(4),
      O => \_rgb_pixel[8]_i_25_n_0\
    );
\_rgb_pixel[8]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_101_n_0\,
      I1 => \vc_reg[3]_67\,
      I2 => \obj_buff5_reg[21]_0\(13),
      I3 => \_rgb_pixel[10]_i_103_n_0\,
      I4 => \vc_reg[3]_68\,
      O => \_rgb_pixel[8]_i_27_n_0\
    );
\_rgb_pixel[8]_i_276\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff4_reg[16]\(9),
      O => \_rgb_pixel[8]_i_276_n_0\
    );
\_rgb_pixel[8]_i_277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff4_reg[16]\(8),
      O => \_rgb_pixel[8]_i_277_n_0\
    );
\_rgb_pixel[8]_i_278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff4_reg[16]\(7),
      O => \_rgb_pixel[8]_i_278_n_0\
    );
\_rgb_pixel[8]_i_279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff4_reg[16]\(6),
      O => \_rgb_pixel[8]_i_279_n_0\
    );
\_rgb_pixel[8]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_47\,
      I1 => \_rgb_pixel[8]_i_73_n_0\,
      I2 => \obj_buff6_reg[21]_0\(13),
      I3 => \vc_reg[3]_48\,
      I4 => \_rgb_pixel[8]_i_75_n_0\,
      O => \_rgb_pixel[8]_i_28_n_0\
    );
\_rgb_pixel[8]_i_292\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \obj_buff6_reg[21]_0\(12),
      O => \_rgb_pixel[8]_i_292_n_0\
    );
\_rgb_pixel[8]_i_293\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff6_reg[21]_0\(11),
      O => \_rgb_pixel[8]_i_293_n_0\
    );
\_rgb_pixel[8]_i_294\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff6_reg[21]_0\(10),
      O => \_rgb_pixel[8]_i_294_n_0\
    );
\_rgb_pixel[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => address00_out(2),
      I1 => \_rgb_pixel_reg[8]_i_4_n_0\,
      I2 => \_rgb_pixel_reg[8]_i_5_n_0\,
      O => \^_rgb_pixel_reg[2]_9\
    );
\_rgb_pixel[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8FFFF"
    )
        port map (
      I0 => \vc_reg[3]_23\,
      I1 => \obj_buff2_reg[21]\(12),
      I2 => \vc_reg[3]_24\,
      I3 => \^address2035_out\(5),
      I4 => \^address2035_out\(4),
      O => \_rgb_pixel[8]_i_3_n_0\
    );
\_rgb_pixel[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vc_reg[3]_8\,
      I1 => \^address3031_out\(5),
      I2 => \^address3031_out\(4),
      O => \^_rgb_pixel_reg[2]_0\
    );
\_rgb_pixel[8]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff4_reg[21]\(5),
      O => \_rgb_pixel[8]_i_33_n_0\
    );
\_rgb_pixel[8]_i_339\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff7_reg[21]_0\(5),
      O => \_rgb_pixel[8]_i_339_n_0\
    );
\_rgb_pixel[8]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff4_reg[21]\(4),
      O => \_rgb_pixel[8]_i_34_n_0\
    );
\_rgb_pixel[8]_i_340\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff7_reg[21]_0\(4),
      O => \_rgb_pixel[8]_i_340_n_0\
    );
\_rgb_pixel[8]_i_356\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff6_reg[21]_0\(9),
      O => \_rgb_pixel[8]_i_356_n_0\
    );
\_rgb_pixel[8]_i_357\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff6_reg[21]_0\(8),
      O => \_rgb_pixel[8]_i_357_n_0\
    );
\_rgb_pixel[8]_i_358\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff6_reg[21]_0\(7),
      O => \_rgb_pixel[8]_i_358_n_0\
    );
\_rgb_pixel[8]_i_359\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff6_reg[21]_0\(6),
      O => \_rgb_pixel[8]_i_359_n_0\
    );
\_rgb_pixel[8]_i_367\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff9_reg[16]\(5),
      O => \_rgb_pixel[8]_i_367_n_0\
    );
\_rgb_pixel[8]_i_368\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff9_reg[16]\(4),
      O => \_rgb_pixel[8]_i_368_n_0\
    );
\_rgb_pixel[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_6_n_0\,
      I1 => address00_out(2),
      I2 => \_rgb_pixel[8]_i_7__0_n_0\,
      I3 => address00_out(1),
      I4 => \^_rgb_pixel_reg[2]_10\,
      O => \_rgb_pixel[8]_i_3__1_n_0\
    );
\_rgb_pixel[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000DFD0DFD0"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_9_n_0\,
      I1 => \_rgb_pixel[8]_i_10_n_0\,
      I2 => \vcountd_reg[9]_3\,
      I3 => \obj_buff6_reg[21]_3\,
      I4 => \obj_buff3_reg[21]_8\,
      I5 => \vcountd_reg[9]_2\,
      O => \_rgb_pixel[8]_i_4_n_0\
    );
\_rgb_pixel[8]_i_419\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \obj_buff7_reg[21]_0\(12),
      O => \_rgb_pixel[8]_i_419_n_0\
    );
\_rgb_pixel[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10FF0000"
    )
        port map (
      I0 => \vcountd_reg[9]_0\,
      I1 => \_rgb_pixel[8]_i_43_n_0\,
      I2 => \_rgb_pixel[8]_i_44_n_0\,
      I3 => \_rgb_pixel[2]_i_17_n_0\,
      I4 => \vcountd_reg[9]_1\,
      I5 => \_rgb_pixel[2]_i_9_n_0\,
      O => \_rgb_pixel_reg[8]\
    );
\_rgb_pixel[8]_i_420\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff7_reg[21]_0\(11),
      O => \_rgb_pixel[8]_i_420_n_0\
    );
\_rgb_pixel[8]_i_421\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff7_reg[21]_0\(10),
      O => \_rgb_pixel[8]_i_421_n_0\
    );
\_rgb_pixel[8]_i_424\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \obj_buff9_reg[16]\(12),
      O => \_rgb_pixel[8]_i_424_n_0\
    );
\_rgb_pixel[8]_i_425\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff9_reg[16]\(11),
      O => \_rgb_pixel[8]_i_425_n_0\
    );
\_rgb_pixel[8]_i_426\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff9_reg[16]\(10),
      O => \_rgb_pixel[8]_i_426_n_0\
    );
\_rgb_pixel[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040404"
    )
        port map (
      I0 => \obj_buff9_reg[20]\,
      I1 => \^address907_out\(4),
      I2 => \^address907_out\(5),
      I3 => \vc_reg[3]_3\,
      I4 => \obj_buff9_reg[21]_0\(10),
      I5 => \vc_reg[3]_4\,
      O => \_rgb_pixel[8]_i_43_n_0\
    );
\_rgb_pixel[8]_i_436\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff7_reg[21]_0\(9),
      O => \_rgb_pixel[8]_i_436_n_0\
    );
\_rgb_pixel[8]_i_437\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff7_reg[21]_0\(8),
      O => \_rgb_pixel[8]_i_437_n_0\
    );
\_rgb_pixel[8]_i_438\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff7_reg[21]_0\(7),
      O => \_rgb_pixel[8]_i_438_n_0\
    );
\_rgb_pixel[8]_i_439\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff7_reg[21]_0\(6),
      O => \_rgb_pixel[8]_i_439_n_0\
    );
\_rgb_pixel[8]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_13_n_0\,
      I1 => \_rgb_pixel[10]_i_221_n_0\,
      I2 => \_rgb_pixel[10]_i_220_n_0\,
      I3 => \_rgb_pixel[2]_i_14_n_0\,
      I4 => \hcountd_reg[10]_0\,
      O => \_rgb_pixel[8]_i_44_n_0\
    );
\_rgb_pixel[8]_i_440\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff9_reg[16]\(9),
      O => \_rgb_pixel[8]_i_440_n_0\
    );
\_rgb_pixel[8]_i_441\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff9_reg[16]\(8),
      O => \_rgb_pixel[8]_i_441_n_0\
    );
\_rgb_pixel[8]_i_442\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff9_reg[16]\(7),
      O => \_rgb_pixel[8]_i_442_n_0\
    );
\_rgb_pixel[8]_i_443\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff9_reg[16]\(6),
      O => \_rgb_pixel[8]_i_443_n_0\
    );
\_rgb_pixel[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_7_n_0\,
      I1 => nxt_pixel136_out,
      I2 => \obj_buff4_reg[21]_5\,
      I3 => nxt_pixel131_out,
      I4 => \_rgb_pixel[8]_i_10__0_n_0\,
      O => \_rgb_pixel_reg[8]_0\
    );
\_rgb_pixel[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_4__1_n_0\,
      I1 => address00_out(1),
      I2 => \_rgb_pixel[0]_i_8_n_0\,
      O => \_rgb_pixel[8]_i_6_n_0\
    );
\_rgb_pixel[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_75\,
      I1 => \truck_obstacle/nxt_pixel118_in\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \p_0_out__4\(4),
      I4 => \truck_obstacle/nxt_pixel120_in\,
      O => \_rgb_pixel[8]_i_7_n_0\
    );
\_rgb_pixel[8]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_147_n_0\,
      I1 => \vc_reg[3]_44\,
      I2 => \vc_reg[3]_53\,
      I3 => \vc_reg[3]_47\,
      I4 => \vc_reg[3]_55\,
      I5 => \vc_reg[3]_45\,
      O => \_rgb_pixel[8]_i_73_n_0\
    );
\_rgb_pixel[8]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_153_n_0\,
      I1 => \vc_reg[3]_43\,
      I2 => \vc_reg[3]_54\,
      I3 => \vc_reg[3]_48\,
      I4 => \vc_reg[3]_56\,
      I5 => \vc_reg[3]_46\,
      O => \_rgb_pixel[8]_i_75_n_0\
    );
\_rgb_pixel[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000F0E200000000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_12\(0),
      I1 => \^_rgb_pixel_reg[1]_14\,
      I2 => \_rgb_pixel[11]_i_17_n_0\,
      I3 => \^_rgb_pixel_reg[1]_13\,
      I4 => address02_out(0),
      I5 => \^_rgb_pixel_reg[4]_9\(0),
      O => \_rgb_pixel[8]_i_7__0_n_0\
    );
\_rgb_pixel[8]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_33\,
      I1 => \_rgb_pixel[10]_i_192__0_n_0\,
      I2 => \obj_buff7_reg[21]_0\(13),
      I3 => \vc_reg[3]_34\,
      I4 => \_rgb_pixel[10]_i_194__0_n_0\,
      O => \_rgb_pixel_reg[8]_1\
    );
\_rgb_pixel[8]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff4_reg[16]\(3),
      O => \_rgb_pixel[8]_i_85_n_0\
    );
\_rgb_pixel[8]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff4_reg[16]\(2),
      O => \_rgb_pixel[8]_i_86_n_0\
    );
\_rgb_pixel[8]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff4_reg[16]\(1),
      O => \_rgb_pixel[8]_i_87_n_0\
    );
\_rgb_pixel[8]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff4_reg[16]\(0),
      O => \_rgb_pixel[8]_i_88_n_0\
    );
\_rgb_pixel[8]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff4_reg[16]\(5),
      O => \_rgb_pixel[8]_i_89_n_0\
    );
\_rgb_pixel[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03CC00CCCFFF0BFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_13\,
      I1 => \^_rgb_pixel_reg[4]_9\(0),
      I2 => address02_out(0),
      I3 => \^_rgb_pixel_reg[1]_12\(0),
      I4 => \^_rgb_pixel_reg[1]_14\,
      I5 => address00_out(0),
      O => \^_rgb_pixel_reg[2]_10\
    );
\_rgb_pixel[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \obj_buff4_reg[21]\(12),
      I1 => \^address4027_out\(4),
      I2 => \^address4027_out\(5),
      I3 => \vc_reg[3]_7\,
      O => \_rgb_pixel[8]_i_9_n_0\
    );
\_rgb_pixel[8]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff4_reg[16]\(4),
      O => \_rgb_pixel[8]_i_90_n_0\
    );
\_rgb_pixel[8]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000ABFFBAFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_13\,
      I2 => \^_rgb_pixel_reg[1]_14\,
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[8]_i_9__1_n_0\
    );
\_rgb_pixel[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_0\,
      I1 => \vcountd_reg[9]\,
      I2 => \obj_buff2_reg[21]_0\,
      I3 => \vcountd_reg[9]_4\,
      I4 => \_rgb_pixel_reg[9]_i_3_n_0\,
      O => D(6)
    );
\_rgb_pixel[9]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff3_reg[21]_0\(5),
      O => \_rgb_pixel[9]_i_102_n_0\
    );
\_rgb_pixel[9]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff3_reg[21]_0\(4),
      O => \_rgb_pixel[9]_i_103_n_0\
    );
\_rgb_pixel[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_74\,
      I1 => \truck_obstacle/nxt_pixel118_in\,
      I2 => \obj_buff3_reg[21]_0\(13),
      I3 => \p_0_out__4\(5),
      I4 => \truck_obstacle/nxt_pixel120_in\,
      O => \_rgb_pixel_reg[9]_3\
    );
\_rgb_pixel[9]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff2_reg[16]\(9),
      O => \_rgb_pixel[9]_i_122_n_0\
    );
\_rgb_pixel[9]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff2_reg[16]\(8),
      O => \_rgb_pixel[9]_i_123_n_0\
    );
\_rgb_pixel[9]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff2_reg[16]\(7),
      O => \_rgb_pixel[9]_i_124_n_0\
    );
\_rgb_pixel[9]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff2_reg[16]\(6),
      O => \_rgb_pixel[9]_i_125_n_0\
    );
\_rgb_pixel[9]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff5_reg[21]_0\(5),
      O => \_rgb_pixel[9]_i_136_n_0\
    );
\_rgb_pixel[9]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff5_reg[21]_0\(4),
      O => \_rgb_pixel[9]_i_137_n_0\
    );
\_rgb_pixel[9]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \obj_buff3_reg[21]_0\(12),
      O => \_rgb_pixel[9]_i_167_n_0\
    );
\_rgb_pixel[9]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff3_reg[21]_0\(11),
      O => \_rgb_pixel[9]_i_168_n_0\
    );
\_rgb_pixel[9]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff3_reg[21]_0\(10),
      O => \_rgb_pixel[9]_i_169_n_0\
    );
\_rgb_pixel[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAFFFFBFAA0000"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_107_n_0\,
      I1 => \obj_buff8_reg[21]_1\,
      I2 => \_rgb_pixel[10]_i_158_n_0\,
      I3 => \vcountd_reg[9]_0\,
      I4 => \vcountd_reg[9]_1\,
      I5 => \obj_buff7_reg[21]_1\,
      O => \_rgb_pixel[9]_i_18_n_0\
    );
\_rgb_pixel[9]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \obj_buff5_reg[21]_0\(12),
      O => \_rgb_pixel[9]_i_181_n_0\
    );
\_rgb_pixel[9]_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff5_reg[21]_0\(11),
      O => \_rgb_pixel[9]_i_182_n_0\
    );
\_rgb_pixel[9]_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff5_reg[21]_0\(10),
      O => \_rgb_pixel[9]_i_183_n_0\
    );
\_rgb_pixel[9]_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff3_reg[21]_0\(9),
      O => \_rgb_pixel[9]_i_203_n_0\
    );
\_rgb_pixel[9]_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff3_reg[21]_0\(8),
      O => \_rgb_pixel[9]_i_204_n_0\
    );
\_rgb_pixel[9]_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff3_reg[21]_0\(7),
      O => \_rgb_pixel[9]_i_205_n_0\
    );
\_rgb_pixel[9]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff3_reg[21]_0\(6),
      O => \_rgb_pixel[9]_i_206_n_0\
    );
\_rgb_pixel[9]_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff5_reg[21]_0\(9),
      O => \_rgb_pixel[9]_i_215_n_0\
    );
\_rgb_pixel[9]_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff5_reg[21]_0\(8),
      O => \_rgb_pixel[9]_i_216_n_0\
    );
\_rgb_pixel[9]_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff5_reg[21]_0\(7),
      O => \_rgb_pixel[9]_i_217_n_0\
    );
\_rgb_pixel[9]_i_218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff5_reg[21]_0\(6),
      O => \_rgb_pixel[9]_i_218_n_0\
    );
\_rgb_pixel[9]_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff8_reg[16]\(5),
      O => \_rgb_pixel[9]_i_221_n_0\
    );
\_rgb_pixel[9]_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff8_reg[16]\(4),
      O => \_rgb_pixel[9]_i_222_n_0\
    );
\_rgb_pixel[9]_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \obj_buff8_reg[16]\(12),
      O => \_rgb_pixel[9]_i_244_n_0\
    );
\_rgb_pixel[9]_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff8_reg[16]\(11),
      O => \_rgb_pixel[9]_i_245_n_0\
    );
\_rgb_pixel[9]_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff8_reg[16]\(10),
      O => \_rgb_pixel[9]_i_246_n_0\
    );
\_rgb_pixel[9]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_101_n_0\,
      I1 => \vc_reg[3]_69\,
      I2 => \obj_buff5_reg[21]_0\(13),
      I3 => \_rgb_pixel[10]_i_103_n_0\,
      I4 => \vc_reg[3]_70\,
      O => \_rgb_pixel_reg[5]_2\
    );
\_rgb_pixel[9]_i_253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[3]\,
      I1 => \obj_buff8_reg[16]\(9),
      O => \_rgb_pixel[9]_i_253_n_0\
    );
\_rgb_pixel[9]_i_254\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \obj_buff8_reg[16]\(8),
      O => \_rgb_pixel[9]_i_254_n_0\
    );
\_rgb_pixel[9]_i_255\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_0\,
      I1 => \obj_buff8_reg[16]\(7),
      O => \_rgb_pixel[9]_i_255_n_0\
    );
\_rgb_pixel[9]_i_256\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[3]_rep__2_0\,
      I1 => \obj_buff8_reg[16]\(6),
      O => \_rgb_pixel[9]_i_256_n_0\
    );
\_rgb_pixel[9]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff2_reg[21]\(3),
      O => \_rgb_pixel[9]_i_25__0_n_0\
    );
\_rgb_pixel[9]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff2_reg[21]\(2),
      O => \_rgb_pixel[9]_i_26_n_0\
    );
\_rgb_pixel[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff2_reg[21]\(1),
      O => \_rgb_pixel[9]_i_27_n_0\
    );
\_rgb_pixel[9]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff2_reg[21]\(0),
      O => \_rgb_pixel[9]_i_28_n_0\
    );
\_rgb_pixel[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_4\,
      I1 => \_rgb_pixel[9]_i_3__0_n_0\,
      I2 => address02_out(2),
      I3 => \_rgb_pixel[9]_i_4__0_n_0\,
      I4 => address02_out(1),
      I5 => \^_rgb_pixel_reg[2]_9\,
      O => p_0_out(3)
    );
\_rgb_pixel[9]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff2_reg[16]\(3),
      O => \_rgb_pixel[9]_i_31__0_n_0\
    );
\_rgb_pixel[9]_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff2_reg[16]\(2),
      O => \_rgb_pixel[9]_i_32__0_n_0\
    );
\_rgb_pixel[9]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff2_reg[16]\(1),
      O => \_rgb_pixel[9]_i_33_n_0\
    );
\_rgb_pixel[9]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff2_reg[21]\(11),
      O => \_rgb_pixel_reg[9]\(0)
    );
\_rgb_pixel[9]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \obj_buff2_reg[16]\(0),
      O => \_rgb_pixel[9]_i_34__0_n_0\
    );
\_rgb_pixel[9]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff2_reg[16]\(5),
      O => \_rgb_pixel[9]_i_35_n_0\
    );
\_rgb_pixel[9]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff2_reg[16]\(4),
      O => \_rgb_pixel[9]_i_36_n_0\
    );
\_rgb_pixel[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_9_n_0\,
      I1 => address00_out(2),
      I2 => \_rgb_pixel[9]_i_5__0_n_0\,
      I3 => address00_out(1),
      I4 => \_rgb_pixel[11]_i_18__1_n_0\,
      O => \_rgb_pixel[9]_i_3__0_n_0\
    );
\_rgb_pixel[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_6_n_0\,
      I1 => address00_out(2),
      I2 => \hc_reg[0]_rep_0\,
      I3 => \^_rgb_pixel_reg[4]_9\(0),
      I4 => address00_out(1),
      I5 => \_rgb_pixel[11]_i_15__0_n_0\,
      O => \_rgb_pixel[9]_i_4__0_n_0\
    );
\_rgb_pixel[9]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \vc_reg[3]_45\,
      I1 => \_rgb_pixel[8]_i_73_n_0\,
      I2 => \obj_buff6_reg[21]_0\(13),
      I3 => \vc_reg[3]_46\,
      I4 => \_rgb_pixel[8]_i_75_n_0\,
      O => \_rgb_pixel_reg[9]_2\
    );
\_rgb_pixel[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055A1AA84AA2022"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_14\,
      I2 => \^_rgb_pixel_reg[1]_13\,
      I3 => address02_out(0),
      I4 => \^_rgb_pixel_reg[1]_12\(0),
      I5 => address00_out(0),
      O => \_rgb_pixel[9]_i_5__0_n_0\
    );
\_rgb_pixel[9]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \obj_buff2_reg[16]\(12),
      O => \_rgb_pixel[9]_i_77_n_0\
    );
\_rgb_pixel[9]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \obj_buff2_reg[16]\(11),
      O => \_rgb_pixel[9]_i_78_n_0\
    );
\_rgb_pixel[9]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hcountd_reg[4]\,
      I1 => \obj_buff2_reg[16]\(10),
      O => \_rgb_pixel[9]_i_79_n_0\
    );
\_rgb_pixel[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBAAABA"
    )
        port map (
      I0 => \^_rgb_pixel_reg[9]_1\,
      I1 => \obj_buff5_reg[21]_1\,
      I2 => \_rgb_pixel[9]_i_18_n_0\,
      I3 => \vcountd_reg[9]_6\,
      I4 => \obj_buff6_reg[21]_1\,
      I5 => \vcountd_reg[9]_5\,
      O => \_rgb_pixel[9]_i_9_n_0\
    );
\_rgb_pixel_reg[0]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_123_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_123_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_123_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_123_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^hcountd_reg[10]\(2),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address4025_out(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_168_n_0\,
      S(2) => \_rgb_pixel[0]_i_169_n_0\,
      S(1) => \_rgb_pixel[0]_i_170_n_0\,
      S(0) => \_rgb_pixel[0]_i_171_n_0\
    );
\_rgb_pixel_reg[0]_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_123_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[0]_i_124_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[0]_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_out_reg[6]\,
      O(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_124_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address4025_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[0]_i_172_n_0\,
      S(0) => \_rgb_pixel[0]_i_173_n_0\
    );
\_rgb_pixel_reg[0]_i_149\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_149_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_149_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_149_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_149_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^hcountd_reg[10]\(2),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address5021_out(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_193_n_0\,
      S(2) => \_rgb_pixel[0]_i_194_n_0\,
      S(1) => \_rgb_pixel[0]_i_195_n_0\,
      S(0) => \_rgb_pixel[0]_i_196_n_0\
    );
\_rgb_pixel_reg[0]_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_149_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[0]_i_150_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[0]_i_150_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^hcountd_reg[4]\,
      O(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_150_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address5021_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[0]_i_197_n_0\,
      S(0) => \_rgb_pixel[0]_i_198_n_0\
    );
\_rgb_pixel_reg[0]_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_165_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[0]_i_164_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[0]_i_164_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_out_reg[6]\,
      O(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_164_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address3029_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[0]_i_213_n_0\,
      S(0) => \_rgb_pixel[0]_i_214_n_0\
    );
\_rgb_pixel_reg[0]_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_165_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_165_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_165_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_165_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address3029_out(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_215_n_0\,
      S(2) => \_rgb_pixel[0]_i_216_n_0\,
      S(1) => \_rgb_pixel[0]_i_217_n_0\,
      S(0) => \_rgb_pixel[0]_i_218_n_0\
    );
\_rgb_pixel_reg[0]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_51_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_51_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_51_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_51_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address4027_out\(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_119_n_0\,
      S(2) => \_rgb_pixel[0]_i_120_n_0\,
      S(1) => \_rgb_pixel[0]_i_121_n_0\,
      S(0) => \_rgb_pixel[0]_i_122_n_0\
    );
\_rgb_pixel_reg[0]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[0]_i_135_n_0\,
      I1 => \_rgb_pixel[0]_i_136_n_0\,
      O => \_rgb_pixel_reg[0]_i_63_n_0\,
      S => \vcountd_reg[9]_1\
    );
\_rgb_pixel_reg[0]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_69_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[0]_i_68_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[0]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[0]_i_68_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address5023_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[0]_i_143_n_0\,
      S(0) => \_rgb_pixel[0]_i_144_n_0\
    );
\_rgb_pixel_reg[0]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_69_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_69_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_69_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_69_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address5023_out\(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_145_n_0\,
      S(2) => \_rgb_pixel[0]_i_146_n_0\,
      S(1) => \_rgb_pixel[0]_i_147_n_0\,
      S(0) => \_rgb_pixel[0]_i_148_n_0\
    );
\_rgb_pixel_reg[0]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_i_77_n_0\,
      CO(2) => \_rgb_pixel_reg[0]_i_77_n_1\,
      CO(1) => \_rgb_pixel_reg[0]_i_77_n_2\,
      CO(0) => \_rgb_pixel_reg[0]_i_77_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address3031_out\(3 downto 0),
      S(3) => \_rgb_pixel[0]_i_157_n_0\,
      S(2) => \_rgb_pixel[0]_i_158_n_0\,
      S(1) => \_rgb_pixel[0]_i_159_n_0\,
      S(0) => \_rgb_pixel[0]_i_160__0_n_0\
    );
\_rgb_pixel_reg[10]_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_146_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_146_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_146_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_146_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address6019_out\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_209_n_0\,
      S(2) => \_rgb_pixel[10]_i_210__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_211__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_212__0_n_0\
    );
\_rgb_pixel_reg[10]_i_164__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_164__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_164__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_164__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_164__0_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => address505_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_202__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_203__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_204__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_205__0_n_0\
    );
\_rgb_pixel_reg[10]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_49_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_18_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_18_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address1039_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff1_reg[5]\(0),
      S(0) => \_rgb_pixel[10]_i_61_n_0\
    );
\_rgb_pixel_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[10]_i_5_n_0\,
      I1 => \obj_buff1_reg[21]_0\,
      O => \_rgb_pixel_reg[10]_2\(2),
      S => nxt_pixel146_out
    );
\_rgb_pixel_reg[10]_i_213\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_214_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_213_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_213_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_out_reg[6]\,
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_213_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address6017_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_277_n_0\,
      S(0) => \_rgb_pixel[10]_i_278_n_0\
    );
\_rgb_pixel_reg[10]_i_214\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_214_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_214_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_214_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_214_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address6017_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_279_n_0\,
      S(2) => \_rgb_pixel[10]_i_280_n_0\,
      S(1) => \_rgb_pixel[10]_i_281_n_0\,
      S(0) => \_rgb_pixel[10]_i_282_n_0\
    );
\_rgb_pixel_reg[10]_i_229\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_230_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_229_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_229_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_229_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address907_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff9_reg[5]\(0),
      S(0) => \_rgb_pixel[10]_i_326_n_0\
    );
\_rgb_pixel_reg[10]_i_230\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_230_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_230_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_230_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_230_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address907_out\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_327_n_0\,
      S(2) => \_rgb_pixel[10]_i_328__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_329_n_0\,
      S(0) => \_rgb_pixel[10]_i_330__0_n_0\
    );
\_rgb_pixel_reg[10]_i_246\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_246_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_246_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_246_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_246_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => address703_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_275_n_0\,
      S(2) => \_rgb_pixel[10]_i_276__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_277__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_278__0_n_0\
    );
\_rgb_pixel_reg[10]_i_269\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_269_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_269_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_269_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_269_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address7015_out\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_411_n_0\,
      S(2) => \_rgb_pixel[10]_i_412_n_0\,
      S(1) => \_rgb_pixel[10]_i_413_n_0\,
      S(0) => \_rgb_pixel[10]_i_414_n_0\
    );
\_rgb_pixel_reg[10]_i_292\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_292_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_292_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_292_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_292_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address1003_out\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_427_n_0\,
      S(2) => \_rgb_pixel[10]_i_428_n_0\,
      S(1) => \_rgb_pixel[10]_i_429_n_0\,
      S(0) => \_rgb_pixel[10]_i_430_n_0\
    );
\_rgb_pixel_reg[10]_i_292__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_292__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_292__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_292__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_292__0_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address802_out\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_370_n_0\,
      S(2) => \_rgb_pixel[10]_i_371_n_0\,
      S(1) => \_rgb_pixel[10]_i_372_n_0\,
      S(0) => \_rgb_pixel[10]_i_373_n_0\
    );
\_rgb_pixel_reg[10]_i_319\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_319_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_319_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_319_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_319_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => address901_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_410__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_411__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_412__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_413__0_n_0\
    );
\_rgb_pixel_reg[10]_i_331\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_331_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_331_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_331_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_331_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^hcountd_reg[10]\(2),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address905_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_486_n_0\,
      S(2) => \_rgb_pixel[10]_i_487_n_0\,
      S(1) => \_rgb_pixel[10]_i_488_n_0\,
      S(0) => \_rgb_pixel[10]_i_489_n_0\
    );
\_rgb_pixel_reg[10]_i_332\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_331_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_332_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_332_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_out_reg[6]\,
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_332_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address905_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \_rgb_pixel[10]_i_491_n_0\
    );
\_rgb_pixel_reg[10]_i_351\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_351_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_351_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_351_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_351_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => address1000_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_464__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_465__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_466__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_467__0_n_0\
    );
\_rgb_pixel_reg[10]_i_363\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_363_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_363_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_363_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_363_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address8011_out\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_535_n_0\,
      S(2) => \_rgb_pixel[10]_i_536_n_0\,
      S(1) => \_rgb_pixel[10]_i_537_n_0\,
      S(0) => \_rgb_pixel[10]_i_538_n_0\
    );
\_rgb_pixel_reg[10]_i_421\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_421_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_421_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_421_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_421_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^hcountd_reg[10]\(2),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address7013_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_546_n_0\,
      S(2) => \_rgb_pixel[10]_i_547_n_0\,
      S(1) => \_rgb_pixel[10]_i_548_n_0\,
      S(0) => \_rgb_pixel[10]_i_549_n_0\
    );
\_rgb_pixel_reg[10]_i_422\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_421_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_422_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_422_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_out_reg[6]\,
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_422_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address7013_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff7_reg[15]\(0),
      S(0) => \_rgb_pixel[10]_i_551_n_0\
    );
\_rgb_pixel_reg[10]_i_449\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_449_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_449_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_449_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_449_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^hcountd_reg[10]\(2),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address1001_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_566_n_0\,
      S(2) => \_rgb_pixel[10]_i_567_n_0\,
      S(1) => \_rgb_pixel[10]_i_568_n_0\,
      S(0) => \_rgb_pixel[10]_i_569_n_0\
    );
\_rgb_pixel_reg[10]_i_450\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_449_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_450_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_450_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_out_reg[6]\,
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_450_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address1001_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff10_reg[15]\(0),
      S(0) => \_rgb_pixel[10]_i_571_n_0\
    );
\_rgb_pixel_reg[10]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_49_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_49_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_49_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_49_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address1039_out\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_114_n_0\,
      S(2) => \_rgb_pixel[10]_i_115_n_0\,
      S(1) => \_rgb_pixel[10]_i_116_n_0\,
      S(0) => \_rgb_pixel[10]_i_117_n_0\
    );
\_rgb_pixel_reg[10]_i_541\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_542_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[10]_i_541_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[10]_i_541_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_out_reg[6]\,
      O(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_541_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address809_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff8_reg[15]\(0),
      S(0) => \_rgb_pixel[10]_i_582_n_0\
    );
\_rgb_pixel_reg[10]_i_542\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_542_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_542_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_542_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_542_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^hcountd_reg[10]\(2),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address809_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_583_n_0\,
      S(2) => \_rgb_pixel[10]_i_584_n_0\,
      S(1) => \_rgb_pixel[10]_i_585_n_0\,
      S(0) => \_rgb_pixel[10]_i_586_n_0\
    );
\_rgb_pixel_reg[10]_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_74_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_74_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_74_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_74_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => address307_out(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_119__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_120_n_0\,
      S(1) => \_rgb_pixel[10]_i_121_n_0\,
      S(0) => \_rgb_pixel[10]_i_122_n_0\
    );
\_rgb_pixel_reg[10]_i_8__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[10]_i_10_n_0\,
      I1 => \_rgb_pixel[10]_i_11__0_n_0\,
      O => \_rgb_pixel_reg[10]_i_8__0_n_0\,
      S => address00_out(1)
    );
\_rgb_pixel_reg[10]_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[10]_i_12__0_n_0\,
      I1 => \_rgb_pixel[10]_i_13_n_0\,
      O => \_rgb_pixel_reg[10]_i_9__0_n_0\,
      S => address00_out(1)
    );
\_rgb_pixel_reg[11]_i_13__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[11]_i_54_n_0\,
      I1 => \_rgb_pixel[11]_i_55_n_0\,
      O => \_rgb_pixel_reg[11]_0\,
      S => nxt_pixel136_out
    );
\_rgb_pixel_reg[11]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_157_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_143_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[11]_i_143_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_143_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hcountd_reg[10]\(5),
      DI(0) => \^hcountd_reg[4]\,
      O(3) => \NLW__rgb_pixel_reg[11]_i_143_O_UNCONNECTED\(3),
      O(2 downto 0) => address1019_out(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_158_n_0\,
      S(1) => \_rgb_pixel[11]_i_159_n_0\,
      S(0) => \_rgb_pixel[11]_i_160_n_0\
    );
\_rgb_pixel_reg[11]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vc_reg[3]_43\,
      I1 => \vc_reg[3]_44\,
      O => \_rgb_pixel_reg[11]_i_145_n_0\,
      S => \obj_buff6_reg[21]_0\(13)
    );
\_rgb_pixel_reg[11]_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_157_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_157_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_157_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_157_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address1019_out(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_166_n_0\,
      S(2) => \_rgb_pixel[11]_i_167_n_0\,
      S(1) => \_rgb_pixel[11]_i_168_n_0\,
      S(0) => \_rgb_pixel[11]_i_169_n_0\
    );
\_rgb_pixel_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vc_reg[4]_57\,
      I1 => \vc_reg[4]_58\,
      O => \_rgb_pixel_reg[11]_i_4_n_0\,
      S => \obj_buff2_reg[21]\(12)
    );
\_rgb_pixel_reg[11]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_57_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_57_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_57_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_57_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => address109_out(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_131_n_0\,
      S(2) => \_rgb_pixel[11]_i_132_n_0\,
      S(1) => \_rgb_pixel[11]_i_133_n_0\,
      S(0) => \_rgb_pixel[11]_i_134_n_0\
    );
\_rgb_pixel_reg[11]_i_58__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_57_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[11]_i_58__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[11]_i_58__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_58__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address109_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_135_n_0\,
      S(0) => \_rgb_pixel[11]_i_136_n_0\
    );
\_rgb_pixel_reg[11]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_61_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[11]_i_60_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[11]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^hcountd_reg[4]\,
      O(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_60_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address1037_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff1_reg[15]\(0),
      S(0) => \_rgb_pixel[11]_i_111__0_n_0\
    );
\_rgb_pixel_reg[11]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_61_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_61_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_61_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_61_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^hcountd_reg[10]\(2),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address1037_out(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_112__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_113__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_114__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_115__0_n_0\
    );
\_rgb_pixel_reg[11]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_63_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[11]_i_62_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[11]_i_62_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^_rgb_out_reg[6]\,
      O(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_62_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address2033_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_116__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_117__0_n_0\
    );
\_rgb_pixel_reg[11]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_63_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_63_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_63_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_63_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^hcountd_reg[10]\(2),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address2033_out(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_118__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_119__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_120__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_121__0_n_0\
    );
\_rgb_pixel_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vc_reg[4]_55\,
      I1 => \vc_reg[4]_56\,
      O => \^_rgb_pixel_reg[1]_2\,
      S => \obj_buff2_reg[21]\(12)
    );
\_rgb_pixel_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[2]_i_2__0_n_0\,
      I1 => \obj_buff1_reg[21]_2\,
      O => \_rgb_pixel_reg[10]_2\(0),
      S => nxt_pixel146_out
    );
\_rgb_pixel_reg[2]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_269_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[2]_i_20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[2]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[2]_i_20_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address7015_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff7_reg[5]\(0),
      S(0) => \_rgb_pixel[2]_i_49_n_0\
    );
\_rgb_pixel_reg[2]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_292_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[2]_i_29_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[2]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[2]_i_29_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address1003_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff10_reg[5]\(0),
      S(0) => \_rgb_pixel[2]_i_51_n_0\
    );
\_rgb_pixel_reg[2]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_363_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[2]_i_39_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[2]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[2]_i_39_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address8011_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff8_reg[5]\(0),
      S(0) => \_rgb_pixel[2]_i_84_n_0\
    );
\_rgb_pixel_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[3]_i_8__0_n_0\,
      I1 => \_rgb_pixel[3]_i_9__0_n_0\,
      O => \_rgb_pixel_reg[3]_i_6_n_0\,
      S => \obj_buff6_reg[21]_0\(13)
    );
\_rgb_pixel_reg[4]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[4]_i_41_n_0\,
      I1 => \_rgb_pixel[4]_i_42_n_0\,
      O => \_rgb_pixel_reg[4]_0\,
      S => nxt_pixel126_out
    );
\_rgb_pixel_reg[4]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_146_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[4]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[4]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[4]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address6019_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[4]_i_12_n_0\,
      S(0) => \_rgb_pixel[4]_i_13_n_0\
    );
\_rgb_pixel_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[6]_i_2__0_n_0\,
      I1 => \obj_buff1_reg[21]_1\,
      O => \_rgb_pixel_reg[10]_2\(1),
      S => nxt_pixel146_out
    );
\_rgb_pixel_reg[6]_i_101\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[6]_i_117_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_101_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_i_101_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_101_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hcountd_reg[10]\(5),
      DI(0) => \^hcountd_reg[4]\,
      O(3) => \NLW__rgb_pixel_reg[6]_i_101_O_UNCONNECTED\(3),
      O(2 downto 0) => address1001_out_0(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[6]_i_118__0_n_0\,
      S(1) => \_rgb_pixel[6]_i_119__0_n_0\,
      S(0) => \_rgb_pixel[6]_i_120__0_n_0\
    );
\_rgb_pixel_reg[6]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_i_117_n_0\,
      CO(2) => \_rgb_pixel_reg[6]_i_117_n_1\,
      CO(1) => \_rgb_pixel_reg[6]_i_117_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_117_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address1001_out_0(3 downto 0),
      S(3) => \_rgb_pixel[6]_i_127__0_n_0\,
      S(2) => \_rgb_pixel[6]_i_128__0_n_0\,
      S(1) => \_rgb_pixel[6]_i_129__0_n_0\,
      S(0) => \_rgb_pixel[6]_i_130__0_n_0\
    );
\_rgb_pixel_reg[6]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_77_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[6]_i_16_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[6]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_16_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address3031_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[6]_i_38_n_0\,
      S(0) => \_rgb_pixel[6]_i_39_n_0\
    );
\_rgb_pixel_reg[6]_i_16__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[6]_i_23__0_n_0\,
      I1 => \_rgb_pixel[6]_i_24__0_n_0\,
      O => \_rgb_pixel_reg[6]_i_16__0_n_0\,
      S => address00_out(1)
    );
\_rgb_pixel_reg[6]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[6]_i_25_n_0\,
      I1 => \_rgb_pixel[6]_i_26_n_0\,
      O => \_rgb_pixel_reg[6]_i_17_n_0\,
      S => address00_out(1)
    );
\_rgb_pixel_reg[6]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vc_reg[4]_41\,
      I1 => \vc_reg[4]_42\,
      O => \_rgb_pixel_reg[6]_3\,
      S => \obj_buff7_reg[21]\(10)
    );
\_rgb_pixel_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[6]_i_18_n_0\,
      I1 => \_rgb_pixel[6]_i_19_n_0\,
      O => \_rgb_pixel_reg[6]_i_7_n_0\,
      S => address00_out(1)
    );
\_rgb_pixel_reg[6]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_351_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[6]_i_79_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[6]_i_79_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_79_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address1000_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[6]_i_98__0_n_0\,
      S(0) => \_rgb_pixel[6]_i_99__0_n_0\
    );
\_rgb_pixel_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[6]_i_20__0_n_0\,
      I1 => \_rgb_pixel[6]_i_21__0_n_0\,
      O => \_rgb_pixel_reg[6]_i_8_n_0\,
      S => address00_out(1)
    );
\_rgb_pixel_reg[7]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vc_reg[3]_27\,
      I1 => \vc_reg[3]_28\,
      O => \^_rgb_pixel_reg[7]_3\,
      S => \obj_buff7_reg[21]_0\(13)
    );
\_rgb_pixel_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[7]_i_18__0_n_0\,
      I1 => \_rgb_pixel[7]_i_19_n_0\,
      O => \_rgb_pixel_reg[7]_i_9_n_0\,
      S => nxt_pixel126_out
    );
\_rgb_pixel_reg[8]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_143_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_143_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_143_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_143_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => address604_out(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_198_n_0\,
      S(2) => \_rgb_pixel[8]_i_199_n_0\,
      S(1) => \_rgb_pixel[8]_i_200_n_0\,
      S(0) => \_rgb_pixel[8]_i_201_n_0\
    );
\_rgb_pixel_reg[8]_i_144\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_143_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[8]_i_144_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[8]_i_144_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_144_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address604_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_202_n_0\,
      S(0) => \_rgb_pixel[8]_i_203_n_0\
    );
\_rgb_pixel_reg[8]_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_189_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_189_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_189_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_189_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address4013_out(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_276_n_0\,
      S(2) => \_rgb_pixel[8]_i_277_n_0\,
      S(1) => \_rgb_pixel[8]_i_278_n_0\,
      S(0) => \_rgb_pixel[8]_i_279_n_0\
    );
\_rgb_pixel_reg[8]_i_214\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_291_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_214_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_i_214_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_214_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hcountd_reg[10]\(5),
      DI(0) => \^hcountd_reg[4]\,
      O(3) => \NLW__rgb_pixel_reg[8]_i_214_O_UNCONNECTED\(3),
      O(2 downto 0) => address609_out(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[8]_i_292_n_0\,
      S(1) => \_rgb_pixel[8]_i_293_n_0\,
      S(0) => \_rgb_pixel[8]_i_294_n_0\
    );
\_rgb_pixel_reg[8]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[0]_i_51_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[8]_i_26_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[8]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_26_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address4027_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_33_n_0\,
      S(0) => \_rgb_pixel[8]_i_34_n_0\
    );
\_rgb_pixel_reg[8]_i_264\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_246_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[8]_i_264_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[8]_i_264_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_264_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address703_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_339_n_0\,
      S(0) => \_rgb_pixel[8]_i_340_n_0\
    );
\_rgb_pixel_reg[8]_i_291\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_291_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_291_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_291_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_291_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address609_out(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_356_n_0\,
      S(2) => \_rgb_pixel[8]_i_357_n_0\,
      S(1) => \_rgb_pixel[8]_i_358_n_0\,
      S(0) => \_rgb_pixel[8]_i_359_n_0\
    );
\_rgb_pixel_reg[8]_i_305\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_319_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[8]_i_305_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[8]_i_305_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_305_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address901_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_367_n_0\,
      S(0) => \_rgb_pixel[8]_i_368_n_0\
    );
\_rgb_pixel_reg[8]_i_346\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_418_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_346_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_i_346_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_346_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hcountd_reg[10]\(5),
      DI(0) => \^hcountd_reg[4]\,
      O(3) => \NLW__rgb_pixel_reg[8]_i_346_O_UNCONNECTED\(3),
      O(2 downto 0) => address707_out(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[8]_i_419_n_0\,
      S(1) => \_rgb_pixel[8]_i_420_n_0\,
      S(0) => \_rgb_pixel[8]_i_421_n_0\
    );
\_rgb_pixel_reg[8]_i_370\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_423_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_370_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_i_370_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_370_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hcountd_reg[10]\(5),
      DI(0) => \^hcountd_reg[4]\,
      O(3) => \NLW__rgb_pixel_reg[8]_i_370_O_UNCONNECTED\(3),
      O(2 downto 0) => address903_out(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[8]_i_424_n_0\,
      S(1) => \_rgb_pixel[8]_i_425_n_0\,
      S(0) => \_rgb_pixel[8]_i_426_n_0\
    );
\_rgb_pixel_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[8]_i_9__1_n_0\,
      I1 => \_rgb_pixel[8]_i_10__1_n_0\,
      O => \_rgb_pixel_reg[8]_i_4_n_0\,
      S => address00_out(1)
    );
\_rgb_pixel_reg[8]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_40_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_40_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_40_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_40_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => address406_out(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_85_n_0\,
      S(2) => \_rgb_pixel[8]_i_86_n_0\,
      S(1) => \_rgb_pixel[8]_i_87_n_0\,
      S(0) => \_rgb_pixel[8]_i_88_n_0\
    );
\_rgb_pixel_reg[8]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_40_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[8]_i_41_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[8]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_41_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address406_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_89_n_0\,
      S(0) => \_rgb_pixel[8]_i_90_n_0\
    );
\_rgb_pixel_reg[8]_i_418\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_418_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_418_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_418_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_418_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address707_out(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_436_n_0\,
      S(2) => \_rgb_pixel[8]_i_437_n_0\,
      S(1) => \_rgb_pixel[8]_i_438_n_0\,
      S(0) => \_rgb_pixel[8]_i_439_n_0\
    );
\_rgb_pixel_reg[8]_i_423\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_423_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_423_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_423_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_423_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address903_out(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_440_n_0\,
      S(2) => \_rgb_pixel[8]_i_441_n_0\,
      S(1) => \_rgb_pixel[8]_i_442_n_0\,
      S(0) => \_rgb_pixel[8]_i_443_n_0\
    );
\_rgb_pixel_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[8]_i_11__0_n_0\,
      I1 => \_rgb_pixel[8]_i_12_n_0\,
      O => \_rgb_pixel_reg[8]_i_5_n_0\,
      S => address00_out(1)
    );
\_rgb_pixel_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_13_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[8]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_8_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address2035_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[8]_i_24_n_0\,
      S(0) => \_rgb_pixel[8]_i_25_n_0\
    );
\_rgb_pixel_reg[8]_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_189_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_99_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_i_99_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_99_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hcountd_reg[10]\(5),
      DI(0) => \^hcountd_reg[4]\,
      O(3) => \NLW__rgb_pixel_reg[8]_i_99_O_UNCONNECTED\(3),
      O(2 downto 0) => address4013_out(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[8]_i_190_n_0\,
      S(1) => \_rgb_pixel[8]_i_191_n_0\,
      S(0) => \_rgb_pixel[8]_i_192_n_0\
    );
\_rgb_pixel_reg[9]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_166_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_111_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[9]_i_111_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hcountd_reg[10]\(5),
      DI(0) => \^hcountd_reg[4]\,
      O(3) => \NLW__rgb_pixel_reg[9]_i_111_O_UNCONNECTED\(3),
      O(2 downto 0) => address3015_out(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[9]_i_167_n_0\,
      S(1) => \_rgb_pixel[9]_i_168_n_0\,
      S(0) => \_rgb_pixel[9]_i_169_n_0\
    );
\_rgb_pixel_reg[9]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_13_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_13_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_13_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_13_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => \^address2035_out\(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_25__0_n_0\,
      S(2) => \_rgb_pixel[9]_i_26_n_0\,
      S(1) => \_rgb_pixel[9]_i_27_n_0\,
      S(0) => \_rgb_pixel[9]_i_28_n_0\
    );
\_rgb_pixel_reg[9]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_13__0_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_13__0_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_13__0_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_13__0_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => \^vcountd_reg[0]\,
      O(3 downto 0) => address208_out(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_31__0_n_0\,
      S(2) => \_rgb_pixel[9]_i_32__0_n_0\,
      S(1) => \_rgb_pixel[9]_i_33_n_0\,
      S(0) => \_rgb_pixel[9]_i_34__0_n_0\
    );
\_rgb_pixel_reg[9]_i_145\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_180_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_145_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[9]_i_145_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_145_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hcountd_reg[10]\(5),
      DI(0) => \^hcountd_reg[4]\,
      O(3) => \NLW__rgb_pixel_reg[9]_i_145_O_UNCONNECTED\(3),
      O(2 downto 0) => address5011_out(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[9]_i_181_n_0\,
      S(1) => \_rgb_pixel[9]_i_182_n_0\,
      S(0) => \_rgb_pixel[9]_i_183_n_0\
    );
\_rgb_pixel_reg[9]_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_13__0_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[9]_i_14__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[9]_i_14__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_14__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address208_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[9]_i_35_n_0\,
      S(0) => \_rgb_pixel[9]_i_36_n_0\
    );
\_rgb_pixel_reg[9]_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_166_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_166_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_166_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_166_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address3015_out(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_203_n_0\,
      S(2) => \_rgb_pixel[9]_i_204_n_0\,
      S(1) => \_rgb_pixel[9]_i_205_n_0\,
      S(0) => \_rgb_pixel[9]_i_206_n_0\
    );
\_rgb_pixel_reg[9]_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_180_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_180_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_180_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_180_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address5011_out(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_215_n_0\,
      S(2) => \_rgb_pixel[9]_i_216_n_0\,
      S(1) => \_rgb_pixel[9]_i_217_n_0\,
      S(0) => \_rgb_pixel[9]_i_218_n_0\
    );
\_rgb_pixel_reg[9]_i_185\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_292__0_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[9]_i_185_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[9]_i_185_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_185_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^address802_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[9]_i_221_n_0\,
      S(0) => \_rgb_pixel[9]_i_222_n_0\
    );
\_rgb_pixel_reg[9]_i_230\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_243_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_230_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[9]_i_230_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_230_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hcountd_reg[10]\(5),
      DI(0) => \^hcountd_reg[4]\,
      O(3) => \NLW__rgb_pixel_reg[9]_i_230_O_UNCONNECTED\(3),
      O(2 downto 0) => address805_out(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[9]_i_244_n_0\,
      S(1) => \_rgb_pixel[9]_i_245_n_0\,
      S(0) => \_rgb_pixel[9]_i_246_n_0\
    );
\_rgb_pixel_reg[9]_i_243\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_243_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_243_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_243_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_243_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address805_out(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_253_n_0\,
      S(2) => \_rgb_pixel[9]_i_254_n_0\,
      S(1) => \_rgb_pixel[9]_i_255_n_0\,
      S(0) => \_rgb_pixel[9]_i_256_n_0\
    );
\_rgb_pixel_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[9]_i_9_n_0\,
      I1 => \obj_buff3_reg[21]_7\,
      O => \_rgb_pixel_reg[9]_i_3_n_0\,
      S => \vcountd_reg[9]_2\
    );
\_rgb_pixel_reg[9]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_76_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_47_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[9]_i_47_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hcountd_reg[10]\(5),
      DI(0) => \^hcountd_reg[4]\,
      O(3) => \NLW__rgb_pixel_reg[9]_i_47_O_UNCONNECTED\(3),
      O(2 downto 0) => address2017_out(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[9]_i_77_n_0\,
      S(1) => \_rgb_pixel[9]_i_78_n_0\,
      S(0) => \_rgb_pixel[9]_i_79_n_0\
    );
\_rgb_pixel_reg[9]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_74_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[9]_i_60_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[9]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_60_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address307_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[9]_i_102_n_0\,
      S(0) => \_rgb_pixel[9]_i_103_n_0\
    );
\_rgb_pixel_reg[9]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_76_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_76_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_76_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_76_n_3\,
      CYINIT => '1',
      DI(3) => \^hcountd_reg[3]\,
      DI(2) => \^obj_buff1_reg[20]\(0),
      DI(1) => \^hc_reg[4]_rep__13_0\,
      DI(0) => \^hc_reg[3]_rep__2_0\,
      O(3 downto 0) => address2017_out(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_122_n_0\,
      S(2) => \_rgb_pixel[9]_i_123_n_0\,
      S(1) => \_rgb_pixel[9]_i_124_n_0\,
      S(0) => \_rgb_pixel[9]_i_125_n_0\
    );
\_rgb_pixel_reg[9]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_164__0_n_0\,
      CO(3 downto 1) => \NLW__rgb_pixel_reg[9]_i_89_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_rgb_pixel_reg[9]_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_89_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => address505_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[9]_i_136_n_0\,
      S(0) => \_rgb_pixel[9]_i_137_n_0\
    );
\_rgb_pixel_reg[9]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vc_reg[3]_31\,
      I1 => \vc_reg[3]_32\,
      O => \_rgb_pixel_reg[5]_0\,
      S => \obj_buff7_reg[21]_0\(13)
    );
\hc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_i_1_n_0\
    );
\hc[0]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1_n_0\
    );
\hc[0]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__0_n_0\
    );
\hc[0]_rep_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__1_n_0\
    );
\hc[0]_rep_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__10_n_0\
    );
\hc[0]_rep_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__11_n_0\
    );
\hc[0]_rep_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__12_n_0\
    );
\hc[0]_rep_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__13_n_0\
    );
\hc[0]_rep_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__14_n_0\
    );
\hc[0]_rep_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__2_n_0\
    );
\hc[0]_rep_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__3_n_0\
    );
\hc[0]_rep_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__4_n_0\
    );
\hc[0]_rep_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__5_n_0\
    );
\hc[0]_rep_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__6_n_0\
    );
\hc[0]_rep_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__7_n_0\
    );
\hc[0]_rep_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__8_n_0\
    );
\hc[0]_rep_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \hc[10]_i_7_n_0\,
      I1 => \^hcountd_reg[10]\(0),
      O => \hc[0]_rep_i_1__9_n_0\
    );
\hc[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fsync_in,
      I1 => s00_axi_aresetn,
      O => \hc[10]_i_1_n_0\
    );
\hc[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(7),
      I2 => \^q\(8),
      I3 => \hc[10]_i_4_n_0\,
      I4 => \hc[10]_i_5_n_0\,
      O => hc
    );
\hc[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hcountd_reg[10]\(10),
      I1 => \^hcountd_reg[10]\(9),
      I2 => \^hcountd_reg[10]\(7),
      I3 => \hc[10]_i_6_n_0\,
      I4 => \^hcountd_reg[10]\(8),
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[10]_i_3_n_0\
    );
\hc[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(6),
      I3 => \^q\(0),
      O => \hc[10]_i_4_n_0\
    );
\hc[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^vc_reg[0]_rep__0_0\,
      I2 => \^q\(3),
      I3 => \^q\(9),
      O => \hc[10]_i_5_n_0\
    );
\hc[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \^hcountd_reg[4]\,
      I2 => \^hc_reg[4]_rep__13_1\,
      I3 => \hc[5]_i_2_n_0\,
      I4 => \^hc_reg[5]_0\,
      I5 => \^hcountd_reg[10]\(5),
      O => \hc[10]_i_6_n_0\
    );
\hc[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \^hc_reg[4]_rep__13_1\,
      I1 => \^hcountd_reg[10]\(10),
      I2 => \^hcountd_reg[10]\(7),
      I3 => \hc[10]_i_8_n_0\,
      I4 => \hc[10]_i_9_n_0\,
      O => \hc[10]_i_7_n_0\
    );
\hc[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^hc_reg[5]_0\,
      I1 => \^hcountd_reg[4]\,
      I2 => \^hcountd_reg[10]\(6),
      I3 => \^hcountd_reg[10]\(9),
      O => \hc[10]_i_8_n_0\
    );
\hc[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^hc_reg[1]_0\,
      I1 => \^hcountd_reg[10]\(8),
      I2 => \^hcountd_reg[10]\(5),
      I3 => \^hc_reg[0]_rep__14_0\,
      O => \hc[10]_i_9_n_0\
    );
\hc[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_i_1_n_0\
    );
\hc[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_rep_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1_n_0\
    );
\hc[1]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_rep_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__0_n_0\
    );
\hc[1]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_rep_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__1_n_0\
    );
\hc[1]_rep_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__10_n_0\
    );
\hc[1]_rep_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__11_n_0\
    );
\hc[1]_rep_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__12_n_0\
    );
\hc[1]_rep_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__13_n_0\
    );
\hc[1]_rep_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__14_n_0\
    );
\hc[1]_rep_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__15_n_0\
    );
\hc[1]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_rep__2_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__2_n_0\
    );
\hc[1]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_rep__3_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__3_n_0\
    );
\hc[1]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_rep__4_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__4_n_0\
    );
\hc[1]_rep_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[3]_rep__4_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__5_n_0\
    );
\hc[1]_rep_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[3]_rep__4_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__6_n_0\
    );
\hc[1]_rep_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[3]_rep__4_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__7_n_0\
    );
\hc[1]_rep_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[4]_rep__10_1\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__8_n_0\
    );
\hc[1]_rep_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(1),
      I1 => \^hc_reg[1]_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[1]_rep_i_1__9_n_0\
    );
\hc[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_i_1_n_0\
    );
\hc[2]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1_n_0\
    );
\hc[2]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__0_n_0\
    );
\hc[2]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__1_n_0\
    );
\hc[2]_rep_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__10_n_0\
    );
\hc[2]_rep_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__11_n_0\
    );
\hc[2]_rep_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__12_n_0\
    );
\hc[2]_rep_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__13_n_0\
    );
\hc[2]_rep_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__14_n_0\
    );
\hc[2]_rep_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__15_n_0\
    );
\hc[2]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__2_n_0\
    );
\hc[2]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__3_n_0\
    );
\hc[2]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__4_n_0\
    );
\hc[2]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__5_n_0\
    );
\hc[2]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__6_n_0\
    );
\hc[2]_rep_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__7_n_0\
    );
\hc[2]_rep_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__8_n_0\
    );
\hc[2]_rep_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(2),
      I1 => \^hc_reg[2]_0\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[2]_rep_i_1__9_n_0\
    );
\hc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \^hc_reg[2]_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_i_1_n_0\
    );
\hc[3]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep_1\,
      I3 => \^hc_reg[3]_rep__0_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1_n_0\
    );
\hc[3]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep_1\,
      I3 => \^hc_reg[3]_rep__0_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__0_n_0\
    );
\hc[3]_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \^hc_reg[2]_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__1_n_0\
    );
\hc[3]_rep_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[1]_rep_0\,
      I3 => \^hc_reg[4]_rep__4_1\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__10_n_0\
    );
\hc[3]_rep_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[1]_rep_0\,
      I3 => \^hc_reg[4]_rep__4_1\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__11_n_0\
    );
\hc[3]_rep_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \^hc_reg[2]_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__12_n_0\
    );
\hc[3]_rep_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \^hc_reg[2]_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__13_n_0\
    );
\hc[3]_rep_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep__14_0\,
      I3 => \^hc_reg[2]_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__14_n_0\
    );
\hc[3]_rep_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep__2_0\,
      I3 => \^hc_reg[4]_rep__13_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__2_n_0\
    );
\hc[3]_rep_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep__4_0\,
      I3 => \^hc_reg[3]_rep__3_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__3_n_0\
    );
\hc[3]_rep_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep__4_0\,
      I3 => \^hc_reg[3]_rep__3_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__4_n_0\
    );
\hc[3]_rep_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[3]_rep__4_0\,
      I3 => \^sel\(1),
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__5_n_0\
    );
\hc[3]_rep_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^sel\(0),
      I3 => \^hc_reg[4]_rep__8_1\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__6_n_0\
    );
\hc[3]_rep_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[1]_rep__4_0\,
      I3 => \^hc_reg[3]_rep__7_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__7_n_0\
    );
\hc[3]_rep_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[1]_rep__4_0\,
      I3 => \^hc_reg[3]_rep__7_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__8_n_0\
    );
\hc[3]_rep_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hc_reg[3]_rep_0\,
      I1 => \^hc_reg[4]_rep__13_1\,
      I2 => \^hc_reg[1]_rep__3_0\,
      I3 => \^hc_reg[3]_rep__9_0\,
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[3]_rep_i_1__9_n_0\
    );
\hc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hcountd_reg[3]\,
      I2 => \^hc_reg[4]_rep__13_0\,
      I3 => \^hc_reg[3]_rep__2_0\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_i_1_n_0\
    );
\hc[4]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[4]_rep__2_0\,
      I2 => \^hc_reg[4]_rep_1\,
      I3 => \^hc_reg[4]_rep__2_1\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1_n_0\
    );
\hc[4]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[4]_rep__2_0\,
      I2 => \^hc_reg[4]_rep_1\,
      I3 => \^hc_reg[4]_rep__2_1\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__0_n_0\
    );
\hc[4]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[4]_rep__2_0\,
      I2 => \^hc_reg[4]_rep_1\,
      I3 => \^hc_reg[4]_rep__2_1\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__1_n_0\
    );
\hc[4]_rep_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[5]_0\,
      I2 => \^hc_reg[4]_rep__10_0\,
      I3 => \^hc_reg[4]_rep__10_1\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__10_n_0\
    );
\hc[4]_rep_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[5]_0\,
      I2 => \^hc_reg[3]_rep__3_0\,
      I3 => \^hc_reg[4]_rep__10_1\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__11_n_0\
    );
\hc[4]_rep_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hcountd_reg[3]\,
      I2 => \^hc_reg[4]_rep__13_0\,
      I3 => \^hc_reg[3]_rep__2_0\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__12_n_0\
    );
\hc[4]_rep_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hcountd_reg[3]\,
      I2 => \^hc_reg[4]_rep__13_0\,
      I3 => \^hc_reg[3]_rep__2_0\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__13_n_0\
    );
\hc[4]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[4]_rep__2_0\,
      I2 => \^hc_reg[4]_rep_1\,
      I3 => \^hc_reg[4]_rep__2_1\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__2_n_0\
    );
\hc[4]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hcountd_reg[3]\,
      I2 => \^hc_reg[4]_rep__13_0\,
      I3 => \^hc_reg[3]_rep__2_0\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__3_n_0\
    );
\hc[4]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[4]_rep__4_0\,
      I2 => \^hc_reg[4]_rep__4_1\,
      I3 => \^hc_reg[1]_rep_0\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__4_n_0\
    );
\hc[4]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[4]_rep__5_0\,
      I2 => \^hc_reg[4]_rep__5_1\,
      I3 => \^hc_reg[1]_rep__2_0\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__5_n_0\
    );
\hc[4]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[4]_rep__6_0\,
      I2 => \^hc_reg[3]_rep__7_0\,
      I3 => \^hc_reg[1]_rep__4_0\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__6_n_0\
    );
\hc[4]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[4]_rep__6_0\,
      I2 => \^hc_reg[3]_rep__7_0\,
      I3 => \^hc_reg[1]_rep__4_0\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__7_n_0\
    );
\hc[4]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^hc_reg[4]_rep__8_0\,
      I2 => \^hc_reg[4]_rep__8_1\,
      I3 => \^hc_reg[4]_rep__8_2\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__8_n_0\
    );
\hc[4]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hc_reg[4]_rep_0\,
      I1 => \^sel\(3),
      I2 => \^sel\(1),
      I3 => \^sel\(0),
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[4]_rep_i_1__9_n_0\
    );
\hc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAA00000000"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \^hcountd_reg[4]\,
      I2 => \^hc_reg[4]_rep__13_1\,
      I3 => \hc[5]_i_2_n_0\,
      I4 => \^hc_reg[5]_0\,
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[5]_i_1_n_0\
    );
\hc[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^hc_reg[4]_rep__10_0\,
      I1 => \^hc_reg[4]_rep__10_1\,
      O => \hc[5]_i_2_n_0\
    );
\hc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \hc[9]_i_2_n_0\,
      I2 => \hc[10]_i_7_n_0\,
      O => \hc[6]_i_1_n_0\
    );
\hc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^hcountd_reg[10]\(7),
      I1 => \^hcountd_reg[10]\(6),
      I2 => \hc[9]_i_2_n_0\,
      I3 => \hc[10]_i_7_n_0\,
      O => \hc[7]_i_1_n_0\
    );
\hc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^hcountd_reg[10]\(8),
      I1 => \^hcountd_reg[10]\(7),
      I2 => \hc[9]_i_2_n_0\,
      I3 => \^hcountd_reg[10]\(6),
      I4 => \hc[10]_i_7_n_0\,
      O => \hc[8]_i_1_n_0\
    );
\hc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^hcountd_reg[10]\(9),
      I1 => \^hcountd_reg[10]\(8),
      I2 => \^hcountd_reg[10]\(6),
      I3 => \hc[9]_i_2_n_0\,
      I4 => \^hcountd_reg[10]\(7),
      I5 => \hc[10]_i_7_n_0\,
      O => \hc[9]_i_1_n_0\
    );
\hc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \^hc_reg[5]_0\,
      I2 => \^hc_reg[4]_rep__10_0\,
      I3 => \^hc_reg[4]_rep__10_1\,
      I4 => \^hc_reg[4]_rep__13_1\,
      I5 => \^hcountd_reg[4]\,
      O => \hc[9]_i_2_n_0\
    );
\hc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_i_1_n_0\,
      Q => \^hcountd_reg[10]\(0),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1_n_0\,
      Q => \^hc_reg[1]_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__0_n_0\,
      Q => \_rgb_pixel_reg[4]_25\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__1_n_0\,
      Q => \_rgb_pixel_reg[7]_9\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__10_n_0\,
      Q => \^hc_reg[1]_rep__3_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__11_n_0\,
      Q => \^hc_reg[1]_rep__2_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__12_n_0\,
      Q => \^hc_reg[1]_rep_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__13_n_0\,
      Q => \^hc_reg[4]_rep__2_1\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__14_n_0\,
      Q => \^hc_reg[3]_rep__14_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__2_n_0\,
      Q => \^hc_reg[3]_rep_1\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__3_n_0\,
      Q => \_rgb_pixel_reg[3]_9\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__4_n_0\,
      Q => \^hc_reg[3]_rep__2_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__5_n_0\,
      Q => \^hc_reg[4]_rep__10_1\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__6_n_0\,
      Q => \^hc_reg[3]_rep__4_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__7_n_0\,
      Q => \^sel\(0),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__8_n_0\,
      Q => \^hc_reg[4]_rep__8_2\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[0]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_rep_i_1__9_n_0\,
      Q => \^hc_reg[1]_rep__4_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[10]_i_3_n_0\,
      Q => \^hcountd_reg[10]\(10),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_i_1_n_0\,
      Q => \^hcountd_reg[10]\(1),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1_n_0\,
      Q => \^hc_reg[2]_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__0_n_0\,
      Q => \^hc_reg[4]_rep_1\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__1_n_0\,
      Q => \^hc_reg[4]_rep__4_1\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__10_n_0\,
      Q => \^hc_reg[4]_rep__13_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__11_n_0\,
      Q => \^hc_reg[3]_rep__0_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__12_n_0\,
      Q => \_rgb_pixel_reg[10]_6\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__13_n_0\,
      Q => \_rgb_pixel_reg[7]_8\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__14_n_0\,
      Q => \_rgb_pixel_reg[4]_24\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__15_n_0\,
      Q => \^hc_reg[0]_rep__14_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__2_n_0\,
      Q => \^hc_reg[4]_rep__5_1\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__3_n_0\,
      Q => \^hc_reg[3]_rep__9_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__4_n_0\,
      Q => \^hc_reg[3]_rep__7_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__5_n_0\,
      Q => \_rgb_pixel_reg[2]_19\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__6_n_0\,
      Q => \^hc_reg[4]_rep__8_1\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__7_n_0\,
      Q => \^sel\(1),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__8_n_0\,
      Q => \^hc_reg[3]_rep__3_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_rep_i_1__9_n_0\,
      Q => \^hc_reg[4]_rep__10_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_i_1_n_0\,
      Q => \^hcountd_reg[10]\(2),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1_n_0\,
      Q => \^hc_reg[4]_rep__13_1\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__0_n_0\,
      Q => \^vc_reg[0]_rep__0_1\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__1_n_0\,
      Q => \_rgb_pixel_reg[8]_13\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__10_n_0\,
      Q => \^_rgb_pixel_reg[3]_6\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__11_n_0\,
      Q => \^_rgb_pixel_reg[4]_18\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__12_n_0\,
      Q => \_rgb_pixel_reg[3]_7\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__13_n_0\,
      Q => \_rgb_pixel_reg[4]_22\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__14_n_0\,
      Q => \_rgb_pixel_reg[7]_7\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__15_n_0\,
      Q => \^obj_buff1_reg[20]\(0),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__2_n_0\,
      Q => \^sel\(2),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__3_n_0\,
      Q => \^_rgb_pixel_reg[4]_13\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__4_n_0\,
      Q => \^_rgb_pixel_reg[4]_11\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__5_n_0\,
      Q => \_rgb_pixel_reg[4]_21\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__6_n_0\,
      Q => \^_rgb_pixel_reg[2]_11\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__7_n_0\,
      Q => \^_rgb_pixel_reg[2]_12\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__8_n_0\,
      Q => \_rgb_pixel_reg[8]_14\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_rep_i_1__9_n_0\,
      Q => \^_rgb_pixel_reg[9]_5\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_i_1_n_0\,
      Q => \^hcountd_reg[10]\(3),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1_n_0\,
      Q => \^_rgb_pixel_reg[10]_3\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__0_n_0\,
      Q => \_rgb_pixel_reg[4]_23\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__1_n_0\,
      Q => \^hc_reg[3]_rep_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__10_n_0\,
      Q => \_rgb_pixel_reg[2]_18\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__11_n_0\,
      Q => \^hc_reg[4]_rep__5_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__12_n_0\,
      Q => \^hc_reg[4]_rep__4_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__13_n_0\,
      Q => \^hc_reg[4]_rep__2_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__14_n_0\,
      Q => \_rgb_pixel_reg[5]_12\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__2_n_0\,
      Q => \_rgb_pixel_reg[3]_8\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__3_n_0\,
      Q => \^hcountd_reg[3]\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__4_n_0\,
      Q => \^hc_reg[5]_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__5_n_0\,
      Q => \_rgb_pixel_reg[8]_15\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__6_n_0\,
      Q => \^sel\(3),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__7_n_0\,
      Q => \^hc_reg[4]_rep__8_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__8_n_0\,
      Q => \^hc_reg[4]_rep__6_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_rep_i_1__9_n_0\,
      Q => \_rgb_pixel_reg[0]_10\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_i_1_n_0\,
      Q => \^hcountd_reg[10]\(4),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1_n_0\,
      Q => \_rgb_pixel_reg[7]_6\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__0_n_0\,
      Q => \_rgb_pixel_reg[4]_19\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__1_n_0\,
      Q => \_rgb_pixel_reg[5]_11\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__10_n_0\,
      Q => \_rgb_pixel_reg[8]_11\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__11_n_0\,
      Q => \_rgb_pixel_reg[8]_12\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__12_n_0\,
      Q => \^hcountd_reg[4]\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__13_n_0\,
      Q => \^_rgb_out_reg[6]\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__2_n_0\,
      Q => \_rgb_pixel_reg[4]_20\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__3_n_0\,
      Q => \^hc_reg[4]_rep_0\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__4_n_0\,
      Q => \_rgb_pixel_reg[9]_13\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__5_n_0\,
      Q => \_rgb_pixel_reg[8]_10\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__6_n_0\,
      Q => \_rgb_pixel_reg[2]_14\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__7_n_0\,
      Q => \_rgb_pixel_reg[2]_15\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__8_n_0\,
      Q => \_rgb_pixel_reg[2]_16\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_rep_i_1__9_n_0\,
      Q => \_rgb_pixel_reg[2]_17\,
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[5]_i_1_n_0\,
      Q => \^hcountd_reg[10]\(5),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[6]_i_1_n_0\,
      Q => \^hcountd_reg[10]\(6),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[7]_i_1_n_0\,
      Q => \^hcountd_reg[10]\(7),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[8]_i_1_n_0\,
      Q => \^hcountd_reg[10]\(8),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[9]_i_1_n_0\,
      Q => \^hcountd_reg[10]\(9),
      R => \hc[10]_i_1_n_0\
    );
\lane7_buff[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^vcountd_reg[0]\,
      I2 => \^q\(0),
      I3 => \lane7_buff[20]_i_2_n_0\,
      I4 => \lane7_buff[20]_i_3_n_0\,
      O => \lane7_buff_reg[20]\(0)
    );
\lane7_buff[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(6),
      I3 => \^q\(4),
      O => \lane7_buff[20]_i_2_n_0\
    );
\lane7_buff[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \lane7_buff[20]_i_3_n_0\
    );
\nxt_pixel_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_28_n_0\,
      I1 => \nxt_pixel_reg[0]_i_29_n_0\,
      I2 => \^sel__5\(2),
      I3 => \nxt_pixel_reg[0]_i_30_n_0\,
      I4 => \^sel__5\(1),
      I5 => \nxt_pixel_reg[0]_i_31_n_0\,
      O => \_rgb_pixel_reg[0]_12\
    );
\nxt_pixel_reg[0]_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_192_n_0\,
      I1 => \nxt_pixel_reg[0]_i_193_n_0\,
      O => \nxt_pixel_reg[0]_i_104_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_105\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_194_n_0\,
      I1 => \nxt_pixel_reg[0]_i_195_n_0\,
      O => \nxt_pixel_reg[0]_i_105_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_196_n_0\,
      I1 => \nxt_pixel_reg[0]_i_197_n_0\,
      O => \nxt_pixel_reg[0]_i_106_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_198_n_0\,
      I1 => \nxt_pixel_reg[0]_i_199_n_0\,
      O => \nxt_pixel_reg[0]_i_107_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \nxt_pixel_reg[0]_i_32_n_0\,
      I1 => \nxt_pixel_reg[0]_i_33_n_0\,
      O => \_rgb_pixel_reg[0]_9\,
      S => \lane1_buff_reg[12]\(5)
    );
\nxt_pixel_reg[0]_i_116\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_216_n_0\,
      I1 => \nxt_pixel_reg[0]_i_217_n_0\,
      O => \nxt_pixel_reg[0]_i_116_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[0]_i_117\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_218_n_0\,
      I1 => \nxt_pixel_reg[0]_i_219_n_0\,
      O => \nxt_pixel_reg[0]_i_117_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[0]_i_118\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_220_n_0\,
      I1 => \nxt_pixel_reg[0]_i_221_n_0\,
      O => \nxt_pixel_reg[0]_i_118_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[0]_i_119\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_222_n_0\,
      I1 => \nxt_pixel_reg[0]_i_223_n_0\,
      O => \nxt_pixel_reg[0]_i_119_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[0]_i_124\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_232_n_0\,
      I1 => \nxt_pixel_reg[0]_i_233_n_0\,
      O => \nxt_pixel_reg[0]_i_124_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[0]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_234_n_0\,
      I1 => \nxt_pixel_reg[0]_i_235_n_0\,
      O => \nxt_pixel_reg[0]_i_125_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[0]_i_126\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_236_n_0\,
      I1 => \nxt_pixel_reg[0]_i_237_n_0\,
      O => \nxt_pixel_reg[0]_i_126_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[0]_i_127\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_238_n_0\,
      I1 => \nxt_pixel_reg[0]_i_239_n_0\,
      O => \nxt_pixel_reg[0]_i_127_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[0]_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_247_n_0\,
      I1 => \nxt_pixel_reg[0]_i_248_n_0\,
      O => \nxt_pixel_reg[0]_i_130_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[0]_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_249_n_0\,
      I1 => \nxt_pixel_reg[0]_i_250_n_0\,
      O => \nxt_pixel_reg[0]_i_131_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[0]_i_132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_251_n_0\,
      I1 => \nxt_pixel_reg[0]_i_252_n_0\,
      O => \nxt_pixel_reg[0]_i_132_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[0]_i_133\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_253_n_0\,
      I1 => \nxt_pixel_reg[0]_i_254_n_0\,
      O => \nxt_pixel_reg[0]_i_133_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFCFCECEFFCF"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_39_n_0\,
      I1 => \lane3_buff_reg[12]\(7),
      I2 => \lane3_buff_reg[12]\(6),
      I3 => \hc_reg[0]_3\,
      I4 => \lane3_buff_reg[12]\(5),
      I5 => \vc_reg[3]_93\,
      O => \_rgb_pixel_reg[0]_8\
    );
\nxt_pixel_reg[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFCFCECEFFCF"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_42_n_0\,
      I1 => \lane4_buff_reg[12]\(7),
      I2 => \lane4_buff_reg[12]\(6),
      I3 => \hc_reg[0]_0\,
      I4 => \lane4_buff_reg[12]\(5),
      I5 => \vc_reg[3]_90\,
      O => \_rgb_pixel_reg[0]_5\
    );
\nxt_pixel_reg[0]_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_12\,
      I1 => \hc_reg[0]_rep__10_13\,
      O => \nxt_pixel_reg[0]_i_168_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[0]_i_169\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_14\,
      I1 => \hc_reg[0]_rep__10_15\,
      O => \nxt_pixel_reg[0]_i_169_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[0]_i_170\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_8\,
      I1 => \hc_reg[0]_rep__10_9\,
      O => \nxt_pixel_reg[0]_i_170_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[0]_i_171\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_10\,
      I1 => \hc_reg[0]_rep__10_11\,
      O => \nxt_pixel_reg[0]_i_171_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[0]_i_172\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_4\,
      I1 => \hc_reg[0]_rep__10_5\,
      O => \nxt_pixel_reg[0]_i_172_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[0]_i_173\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_6\,
      I1 => \hc_reg[0]_rep__10_7\,
      O => \nxt_pixel_reg[0]_i_173_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[0]_i_174\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_0\,
      I1 => \hc_reg[0]_rep__10_1\,
      O => \nxt_pixel_reg[0]_i_174_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[0]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_2\,
      I1 => \hc_reg[0]_rep__10_3\,
      O => \nxt_pixel_reg[0]_i_175_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[0]_i_176\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_44\,
      I1 => \hc_reg[0]_rep__9_45\,
      O => \nxt_pixel_reg[0]_i_176_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[0]_i_177\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_46\,
      I1 => \hc_reg[0]_rep__9_47\,
      O => \nxt_pixel_reg[0]_i_177_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[0]_i_178\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_40\,
      I1 => \hc_reg[0]_rep__9_41\,
      O => \nxt_pixel_reg[0]_i_178_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[0]_i_179\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_42\,
      I1 => \hc_reg[0]_rep__9_43\,
      O => \nxt_pixel_reg[0]_i_179_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FFFFFFB833"
    )
        port map (
      I0 => \vc_reg[3]_91\,
      I1 => \lane6_buff_reg[12]\(5),
      I2 => \hc_reg[0]_1\,
      I3 => \lane6_buff_reg[12]\(6),
      I4 => \lane6_buff_reg[12]\(7),
      I5 => \nxt_pixel_reg[0]_i_48_n_0\,
      O => \_rgb_pixel_reg[0]_6\
    );
\nxt_pixel_reg[0]_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_36\,
      I1 => \hc_reg[0]_rep__9_37\,
      O => \nxt_pixel_reg[0]_i_180_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[0]_i_181\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_38\,
      I1 => \hc_reg[0]_rep__9_39\,
      O => \nxt_pixel_reg[0]_i_181_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[0]_i_182\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_32\,
      I1 => \hc_reg[0]_rep__9_33\,
      O => \nxt_pixel_reg[0]_i_182_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[0]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_34\,
      I1 => \hc_reg[0]_rep__9_35\,
      O => \nxt_pixel_reg[0]_i_183_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[0]_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_44\,
      I1 => \hc_reg[0]_rep__8_45\,
      O => \nxt_pixel_reg[0]_i_192_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[0]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_46\,
      I1 => \hc_reg[0]_rep__8_47\,
      O => \nxt_pixel_reg[0]_i_193_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[0]_i_194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_40\,
      I1 => \hc_reg[0]_rep__8_41\,
      O => \nxt_pixel_reg[0]_i_194_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[0]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_42\,
      I1 => \hc_reg[0]_rep__8_43\,
      O => \nxt_pixel_reg[0]_i_195_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[0]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_36\,
      I1 => \hc_reg[0]_rep__8_37\,
      O => \nxt_pixel_reg[0]_i_196_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[0]_i_197\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_38\,
      I1 => \hc_reg[0]_rep__8_39\,
      O => \nxt_pixel_reg[0]_i_197_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[0]_i_198\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_32\,
      I1 => \hc_reg[0]_rep__8_33\,
      O => \nxt_pixel_reg[0]_i_198_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[0]_i_199\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_34\,
      I1 => \hc_reg[0]_rep__8_35\,
      O => \nxt_pixel_reg[0]_i_199_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFB3FFFF8F83"
    )
        port map (
      I0 => \vc_reg[3]_89\(0),
      I1 => \lane7_buff_reg[12]\(6),
      I2 => \lane7_buff_reg[12]\(5),
      I3 => \hc_reg[3]_rep_2\,
      I4 => \lane7_buff_reg[12]\(7),
      I5 => \nxt_pixel_reg[0]_i_52_n_0\,
      O => \_rgb_pixel_reg[0]_3\
    );
\nxt_pixel_reg[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFECEFECFFFFCFCF"
    )
        port map (
      I0 => \vc_reg[3]_92\,
      I1 => \lane5_buff_reg[12]\(7),
      I2 => \lane5_buff_reg[12]\(6),
      I3 => \nxt_pixel_reg[0]_i_54_n_0\,
      I4 => \hc_reg[0]_2\,
      I5 => \lane5_buff_reg[12]\(5),
      O => \_rgb_pixel_reg[0]_7\
    );
\nxt_pixel_reg[0]_i_216\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_12\,
      I1 => \hc_reg[0]_rep__9_13\,
      O => \nxt_pixel_reg[0]_i_216_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[0]_i_217\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_14\,
      I1 => \hc_reg[0]_rep__9_15\,
      O => \nxt_pixel_reg[0]_i_217_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[0]_i_218\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_8\,
      I1 => \hc_reg[0]_rep__9_9\,
      O => \nxt_pixel_reg[0]_i_218_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[0]_i_219\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_10\,
      I1 => \hc_reg[0]_rep__9_11\,
      O => \nxt_pixel_reg[0]_i_219_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[0]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_56_n_0\,
      I1 => \nxt_pixel_reg[0]_i_57_n_0\,
      O => \nxt_pixel_reg[0]_i_22_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[0]_i_220\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_4\,
      I1 => \hc_reg[0]_rep__9_5\,
      O => \nxt_pixel_reg[0]_i_220_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[0]_i_221\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_6\,
      I1 => \hc_reg[0]_rep__9_7\,
      O => \nxt_pixel_reg[0]_i_221_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[0]_i_222\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_0\,
      I1 => \hc_reg[0]_rep__9_1\,
      O => \nxt_pixel_reg[0]_i_222_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[0]_i_223\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_2\,
      I1 => \hc_reg[0]_rep__9_3\,
      O => \nxt_pixel_reg[0]_i_223_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_58_n_0\,
      I1 => \nxt_pixel_reg[0]_i_59_n_0\,
      O => \nxt_pixel_reg[0]_i_23_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[0]_i_232\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_12\,
      I1 => \hc_reg[0]_rep__7_13\,
      O => \nxt_pixel_reg[0]_i_232_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[0]_i_233\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_14\,
      I1 => \hc_reg[0]_rep__7_15\,
      O => \nxt_pixel_reg[0]_i_233_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[0]_i_234\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_8\,
      I1 => \hc_reg[0]_rep__7_9\,
      O => \nxt_pixel_reg[0]_i_234_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[0]_i_235\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_10\,
      I1 => \hc_reg[0]_rep__7_11\,
      O => \nxt_pixel_reg[0]_i_235_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[0]_i_236\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_4\,
      I1 => \hc_reg[0]_rep__7_5\,
      O => \nxt_pixel_reg[0]_i_236_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[0]_i_237\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_6\,
      I1 => \hc_reg[0]_rep__7_7\,
      O => \nxt_pixel_reg[0]_i_237_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[0]_i_238\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_0\,
      I1 => \hc_reg[0]_rep__7_1\,
      O => \nxt_pixel_reg[0]_i_238_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[0]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_2\,
      I1 => \hc_reg[0]_rep__7_3\,
      O => \nxt_pixel_reg[0]_i_239_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[0]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_60_n_0\,
      I1 => \nxt_pixel_reg[0]_i_61_n_0\,
      O => \nxt_pixel_reg[0]_i_24_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[0]_i_247\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_12\,
      I1 => \hc_reg[0]_rep__8_13\,
      O => \nxt_pixel_reg[0]_i_247_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[0]_i_248\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_14\,
      I1 => \hc_reg[0]_rep__8_15\,
      O => \nxt_pixel_reg[0]_i_248_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[0]_i_249\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_8\,
      I1 => \hc_reg[0]_rep__8_9\,
      O => \nxt_pixel_reg[0]_i_249_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[0]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_62_n_0\,
      I1 => \nxt_pixel_reg[0]_i_63_n_0\,
      O => \nxt_pixel_reg[0]_i_25_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[0]_i_250\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_10\,
      I1 => \hc_reg[0]_rep__8_11\,
      O => \nxt_pixel_reg[0]_i_250_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[0]_i_251\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_4\,
      I1 => \hc_reg[0]_rep__8_5\,
      O => \nxt_pixel_reg[0]_i_251_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[0]_i_252\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_6\,
      I1 => \hc_reg[0]_rep__8_7\,
      O => \nxt_pixel_reg[0]_i_252_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[0]_i_253\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_0\,
      I1 => \hc_reg[0]_rep__8_1\,
      O => \nxt_pixel_reg[0]_i_253_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[0]_i_254\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_2\,
      I1 => \hc_reg[0]_rep__8_3\,
      O => \nxt_pixel_reg[0]_i_254_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E2FFFFFFFF"
    )
        port map (
      I0 => \hc_reg[4]_rep__6_3\,
      I1 => \lane0_buff_reg[0]\,
      I2 => \hc_reg[1]_rep__3_2\,
      I3 => \^hcountd_reg[10]\(0),
      I4 => \hc_reg[4]_rep__6_10\,
      I5 => \lane0_buff_reg[11]\(6),
      O => \nxt_pixel_reg[0]_i_26_n_0\
    );
\nxt_pixel_reg[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \lane0_buff_reg[11]\(6),
      I1 => \hc_reg[4]_rep__6_1\,
      I2 => \^sel__6\(2),
      I3 => \lane0_buff_reg[1]\,
      I4 => \^sel__6\(1),
      I5 => \lane0_buff_reg[1]_0\,
      O => \nxt_pixel_reg[0]_i_27_n_0\
    );
\nxt_pixel_reg[0]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_69_n_0\,
      I1 => \nxt_pixel_reg[0]_i_70_n_0\,
      O => \nxt_pixel_reg[0]_i_28_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[0]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_71_n_0\,
      I1 => \nxt_pixel_reg[0]_i_72_n_0\,
      O => \nxt_pixel_reg[0]_i_29_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[0]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_73_n_0\,
      I1 => \nxt_pixel_reg[0]_i_74_n_0\,
      O => \nxt_pixel_reg[0]_i_30_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[0]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_75_n_0\,
      I1 => \nxt_pixel_reg[0]_i_76_n_0\,
      O => \nxt_pixel_reg[0]_i_31_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E2FFFFFFFF"
    )
        port map (
      I0 => \hc_reg[4]_rep__6_6\,
      I1 => \lane1_buff_reg[0]\,
      I2 => \hc_reg[1]_rep__3_1\,
      I3 => \^hcountd_reg[10]\(0),
      I4 => \hc_reg[4]_rep__6_8\,
      I5 => \lane1_buff_reg[12]\(6),
      O => \nxt_pixel_reg[0]_i_32_n_0\
    );
\nxt_pixel_reg[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \lane1_buff_reg[12]\(6),
      I1 => \hc_reg[4]_rep__6_4\,
      I2 => \^sel__5\(2),
      I3 => \lane1_buff_reg[1]\,
      I4 => \^sel__5\(1),
      I5 => \lane1_buff_reg[1]_0\,
      O => \nxt_pixel_reg[0]_i_33_n_0\
    );
\nxt_pixel_reg[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_92_n_0\,
      I1 => \nxt_pixel_reg[0]_i_93_n_0\,
      I2 => \^sel__4\(2),
      I3 => \nxt_pixel_reg[0]_i_94_n_0\,
      I4 => \^sel__4\(1),
      I5 => \nxt_pixel_reg[0]_i_95_n_0\,
      O => \_rgb_pixel_reg[0]_11\
    );
\nxt_pixel_reg[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_96_n_0\,
      I1 => \nxt_pixel_reg[0]_i_97_n_0\,
      I2 => \^sel__3\(2),
      I3 => \nxt_pixel_reg[0]_i_98_n_0\,
      I4 => \^sel__3\(1),
      I5 => \nxt_pixel_reg[0]_i_99_n_0\,
      O => \nxt_pixel_reg[0]_i_39_n_0\
    );
\nxt_pixel_reg[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_104_n_0\,
      I1 => \nxt_pixel_reg[0]_i_105_n_0\,
      I2 => \^sel__2\(2),
      I3 => \nxt_pixel_reg[0]_i_106_n_0\,
      I4 => \^sel__2\(1),
      I5 => \nxt_pixel_reg[0]_i_107_n_0\,
      O => \nxt_pixel_reg[0]_i_42_n_0\
    );
\nxt_pixel_reg[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_116_n_0\,
      I1 => \nxt_pixel_reg[0]_i_117_n_0\,
      I2 => \^sel__0\(2),
      I3 => \nxt_pixel_reg[0]_i_118_n_0\,
      I4 => \^sel__0\(1),
      I5 => \nxt_pixel_reg[0]_i_119_n_0\,
      O => \nxt_pixel_reg[0]_i_48_n_0\
    );
\nxt_pixel_reg[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_124_n_0\,
      I1 => \nxt_pixel_reg[0]_i_125_n_0\,
      I2 => \^_rgb_pixel_reg[3]_3\(2),
      I3 => \nxt_pixel_reg[0]_i_126_n_0\,
      I4 => \^_rgb_pixel_reg[3]_3\(1),
      I5 => \nxt_pixel_reg[0]_i_127_n_0\,
      O => \nxt_pixel_reg[0]_i_52_n_0\
    );
\nxt_pixel_reg[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_130_n_0\,
      I1 => \nxt_pixel_reg[0]_i_131_n_0\,
      I2 => \^sel__1\(2),
      I3 => \nxt_pixel_reg[0]_i_132_n_0\,
      I4 => \^sel__1\(1),
      I5 => \nxt_pixel_reg[0]_i_133_n_0\,
      O => \nxt_pixel_reg[0]_i_54_n_0\
    );
\nxt_pixel_reg[0]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_92\,
      I1 => \hc_reg[0]_rep__9_93\,
      O => \nxt_pixel_reg[0]_i_56_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[0]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_94\,
      I1 => \hc_reg[0]_rep__9_95\,
      O => \nxt_pixel_reg[0]_i_57_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[0]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_88\,
      I1 => \hc_reg[0]_rep__9_89\,
      O => \nxt_pixel_reg[0]_i_58_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[0]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_90\,
      I1 => \hc_reg[0]_rep__9_91\,
      O => \nxt_pixel_reg[0]_i_59_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[0]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_84\,
      I1 => \hc_reg[0]_rep__9_85\,
      O => \nxt_pixel_reg[0]_i_60_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[0]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_86\,
      I1 => \hc_reg[0]_rep__9_87\,
      O => \nxt_pixel_reg[0]_i_61_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[0]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_80\,
      I1 => \hc_reg[0]_rep__9_81\,
      O => \nxt_pixel_reg[0]_i_62_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[0]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_82\,
      I1 => \hc_reg[0]_rep__9_83\,
      O => \nxt_pixel_reg[0]_i_63_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[0]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_76\,
      I1 => \hc_reg[0]_rep__9_77\,
      O => \nxt_pixel_reg[0]_i_69_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[0]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_78\,
      I1 => \hc_reg[0]_rep__9_79\,
      O => \nxt_pixel_reg[0]_i_70_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[0]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_72\,
      I1 => \hc_reg[0]_rep__9_73\,
      O => \nxt_pixel_reg[0]_i_71_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[0]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_74\,
      I1 => \hc_reg[0]_rep__9_75\,
      O => \nxt_pixel_reg[0]_i_72_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[0]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_68\,
      I1 => \hc_reg[0]_rep__9_69\,
      O => \nxt_pixel_reg[0]_i_73_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[0]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_70\,
      I1 => \hc_reg[0]_rep__9_71\,
      O => \nxt_pixel_reg[0]_i_74_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[0]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_64\,
      I1 => \hc_reg[0]_rep__9_65\,
      O => \nxt_pixel_reg[0]_i_75_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[0]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_66\,
      I1 => \hc_reg[0]_rep__9_67\,
      O => \nxt_pixel_reg[0]_i_76_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[0]_i_22_n_0\,
      I1 => \nxt_pixel_reg[0]_i_23_n_0\,
      I2 => \^sel__6\(2),
      I3 => \nxt_pixel_reg[0]_i_24_n_0\,
      I4 => \^sel__6\(1),
      I5 => \nxt_pixel_reg[0]_i_25_n_0\,
      O => \_rgb_pixel_reg[0]_13\
    );
\nxt_pixel_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \nxt_pixel_reg[0]_i_26_n_0\,
      I1 => \nxt_pixel_reg[0]_i_27_n_0\,
      O => \_rgb_pixel_reg[0]_4\,
      S => \lane0_buff_reg[11]\(5)
    );
\nxt_pixel_reg[0]_i_92\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_168_n_0\,
      I1 => \nxt_pixel_reg[0]_i_169_n_0\,
      O => \nxt_pixel_reg[0]_i_92_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_170_n_0\,
      I1 => \nxt_pixel_reg[0]_i_171_n_0\,
      O => \nxt_pixel_reg[0]_i_93_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_172_n_0\,
      I1 => \nxt_pixel_reg[0]_i_173_n_0\,
      O => \nxt_pixel_reg[0]_i_94_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_95\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_174_n_0\,
      I1 => \nxt_pixel_reg[0]_i_175_n_0\,
      O => \nxt_pixel_reg[0]_i_95_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_96\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_176_n_0\,
      I1 => \nxt_pixel_reg[0]_i_177_n_0\,
      O => \nxt_pixel_reg[0]_i_96_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_97\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_178_n_0\,
      I1 => \nxt_pixel_reg[0]_i_179_n_0\,
      O => \nxt_pixel_reg[0]_i_97_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_98\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_180_n_0\,
      I1 => \nxt_pixel_reg[0]_i_181_n_0\,
      O => \nxt_pixel_reg[0]_i_98_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[0]_i_99\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[0]_i_182_n_0\,
      I1 => \nxt_pixel_reg[0]_i_183_n_0\,
      O => \nxt_pixel_reg[0]_i_99_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DDF5D04044504"
    )
        port map (
      I0 => \^q\(1),
      I1 => \lane0_buff_reg[11]\(1),
      I2 => \^q\(0),
      I3 => \lane0_buff_reg[11]\(0),
      I4 => \^vcountd_reg[0]\,
      I5 => \lane0_buff_reg[11]\(2),
      O => \nxt_pixel_reg[10]_i_10_n_0\
    );
\nxt_pixel_reg[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \nxt_pixel_reg[10]_i_10_n_0\,
      I1 => \^q\(2),
      I2 => \lane0_buff_reg[11]\(3),
      O => \^sel__6\(1)
    );
\nxt_pixel_reg[10]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^_rgb_pixel_reg[7]_5\,
      I2 => \lane4_buff_reg[12]\(3),
      I3 => \^q\(3),
      I4 => \lane4_buff_reg[12]\(4),
      O => \^sel__2\(2)
    );
\nxt_pixel_reg[10]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^_rgb_pixel_reg[2]_8\,
      I2 => \lane3_buff_reg[12]\(3),
      I3 => \^q\(3),
      I4 => \lane3_buff_reg[12]\(4),
      O => \^sel__3\(2)
    );
\nxt_pixel_reg[10]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^_rgb_pixel_reg[5]_9\,
      I2 => \lane2_buff_reg[11]\(3),
      I3 => \^q\(3),
      I4 => \lane2_buff_reg[11]\(4),
      O => \^sel__4\(2)
    );
\nxt_pixel_reg[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \lane0_buff_reg[11]\(0),
      I2 => \^q\(0),
      I3 => \lane0_buff_reg[11]\(1),
      O => \^sel__6\(0)
    );
\nxt_pixel_reg[10]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^_rgb_pixel_reg[8]_7\,
      I2 => \lane6_buff_reg[12]\(3),
      I3 => \^q\(3),
      I4 => \lane6_buff_reg[12]\(4),
      O => \^sel__0\(2)
    );
\nxt_pixel_reg[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \nxt_pixel_reg[10]_i_10_n_0\,
      I2 => \lane0_buff_reg[11]\(3),
      I3 => \^q\(3),
      I4 => \lane0_buff_reg[11]\(4),
      O => \^sel__6\(2)
    );
\nxt_pixel_reg[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DDF5D04044504"
    )
        port map (
      I0 => \^q\(1),
      I1 => \lane4_buff_reg[12]\(1),
      I2 => \^q\(0),
      I3 => \lane4_buff_reg[12]\(0),
      I4 => \^vcountd_reg[0]\,
      I5 => \lane4_buff_reg[12]\(2),
      O => \^_rgb_pixel_reg[7]_5\
    );
\nxt_pixel_reg[10]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DDF5D04044504"
    )
        port map (
      I0 => \^q\(1),
      I1 => \lane3_buff_reg[12]\(1),
      I2 => \^q\(0),
      I3 => \lane3_buff_reg[12]\(0),
      I4 => \^vcountd_reg[0]\,
      I5 => \lane3_buff_reg[12]\(2),
      O => \^_rgb_pixel_reg[2]_8\
    );
\nxt_pixel_reg[10]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DDF5D04044504"
    )
        port map (
      I0 => \^q\(1),
      I1 => \lane2_buff_reg[11]\(1),
      I2 => \^q\(0),
      I3 => \lane2_buff_reg[11]\(0),
      I4 => \^vcountd_reg[0]\,
      I5 => \lane2_buff_reg[11]\(2),
      O => \^_rgb_pixel_reg[5]_9\
    );
\nxt_pixel_reg[10]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DDF5D04044504"
    )
        port map (
      I0 => \^q\(1),
      I1 => \lane6_buff_reg[12]\(1),
      I2 => \^q\(0),
      I3 => \lane6_buff_reg[12]\(0),
      I4 => \^vcountd_reg[0]\,
      I5 => \lane6_buff_reg[12]\(2),
      O => \^_rgb_pixel_reg[8]_7\
    );
\nxt_pixel_reg[10]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \lane4_buff_reg[12]\(0),
      I2 => \^q\(0),
      I3 => \lane4_buff_reg[12]\(1),
      O => \^sel__2\(0)
    );
\nxt_pixel_reg[10]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \lane3_buff_reg[12]\(0),
      I2 => \^q\(0),
      I3 => \lane3_buff_reg[12]\(1),
      O => \^sel__3\(0)
    );
\nxt_pixel_reg[10]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \lane2_buff_reg[11]\(0),
      I2 => \^q\(0),
      I3 => \lane2_buff_reg[11]\(1),
      O => \^sel__4\(0)
    );
\nxt_pixel_reg[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8833333333"
    )
        port map (
      I0 => \hc_reg[4]_rep__7_0\,
      I1 => \lane3_buff_reg[12]\(5),
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc_reg[4]_rep__7_1\,
      I4 => \lane3_buff_reg[0]\,
      I5 => \lane3_buff_reg[12]\(6),
      O => \_rgb_pixel_reg[1]_8\
    );
\nxt_pixel_reg[1]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_56\,
      I1 => \hc_reg[0]_rep__8_57\,
      O => \nxt_pixel_reg[1]_i_100_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[1]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_58\,
      I1 => \hc_reg[0]_rep__8_59\,
      O => \nxt_pixel_reg[1]_i_101_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[1]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_52\,
      I1 => \hc_reg[0]_rep__8_53\,
      O => \nxt_pixel_reg[1]_i_102_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[1]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_54\,
      I1 => \hc_reg[0]_rep__8_55\,
      O => \nxt_pixel_reg[1]_i_103_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[1]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_48\,
      I1 => \hc_reg[0]_rep__8_49\,
      O => \nxt_pixel_reg[1]_i_104_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[1]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_50\,
      I1 => \hc_reg[0]_rep__8_51\,
      O => \nxt_pixel_reg[1]_i_105_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[1]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_135_n_0\,
      I1 => \nxt_pixel_reg[1]_i_136_n_0\,
      O => \nxt_pixel_reg[1]_i_107_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_108\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_137_n_0\,
      I1 => \nxt_pixel_reg[1]_i_138_n_0\,
      O => \nxt_pixel_reg[1]_i_108_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_139_n_0\,
      I1 => \nxt_pixel_reg[1]_i_140_n_0\,
      O => \nxt_pixel_reg[1]_i_109_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[1]_i_26_n_0\,
      I1 => \nxt_pixel_reg[1]_i_27_n_0\,
      I2 => \^sel__3\(2),
      I3 => \nxt_pixel_reg[1]_i_28_n_0\,
      I4 => \^sel__3\(1),
      I5 => \nxt_pixel_reg[1]_i_29_n_0\,
      O => \_rgb_pixel_reg[1]_21\
    );
\nxt_pixel_reg[1]_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_141_n_0\,
      I1 => \nxt_pixel_reg[1]_i_142_n_0\,
      O => \nxt_pixel_reg[1]_i_110_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_28\,
      I1 => \hc_reg[0]_rep__9_29\,
      O => \nxt_pixel_reg[1]_i_111_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[1]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_30\,
      I1 => \hc_reg[0]_rep__9_31\,
      O => \nxt_pixel_reg[1]_i_112_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[1]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_24\,
      I1 => \hc_reg[0]_rep__9_25\,
      O => \nxt_pixel_reg[1]_i_113_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[1]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_26\,
      I1 => \hc_reg[0]_rep__9_27\,
      O => \nxt_pixel_reg[1]_i_114_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[1]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_20\,
      I1 => \hc_reg[0]_rep__9_21\,
      O => \nxt_pixel_reg[1]_i_115_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[1]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_22\,
      I1 => \hc_reg[0]_rep__9_23\,
      O => \nxt_pixel_reg[1]_i_116_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[1]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_16\,
      I1 => \hc_reg[0]_rep__9_17\,
      O => \nxt_pixel_reg[1]_i_117_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[1]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_18\,
      I1 => \hc_reg[0]_rep__9_19\,
      O => \nxt_pixel_reg[1]_i_118_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[1]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_28\,
      I1 => \hc_reg[0]_rep__7_29\,
      O => \nxt_pixel_reg[1]_i_119_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[1]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_30\,
      I1 => \hc_reg[0]_rep__7_31\,
      O => \nxt_pixel_reg[1]_i_120_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[1]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_24\,
      I1 => \hc_reg[0]_rep__7_25\,
      O => \nxt_pixel_reg[1]_i_121_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[1]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_26\,
      I1 => \hc_reg[0]_rep__7_27\,
      O => \nxt_pixel_reg[1]_i_122_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[1]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_20\,
      I1 => \hc_reg[0]_rep__7_21\,
      O => \nxt_pixel_reg[1]_i_123_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[1]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_22\,
      I1 => \hc_reg[0]_rep__7_23\,
      O => \nxt_pixel_reg[1]_i_124_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[1]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_16\,
      I1 => \hc_reg[0]_rep__7_17\,
      O => \nxt_pixel_reg[1]_i_125_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[1]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_18\,
      I1 => \hc_reg[0]_rep__7_19\,
      O => \nxt_pixel_reg[1]_i_126_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[1]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_28\,
      I1 => \hc_reg[0]_rep__8_29\,
      O => \nxt_pixel_reg[1]_i_127_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[1]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_30\,
      I1 => \hc_reg[0]_rep__8_31\,
      O => \nxt_pixel_reg[1]_i_128_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[1]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_24\,
      I1 => \hc_reg[0]_rep__8_25\,
      O => \nxt_pixel_reg[1]_i_129_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[1]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_26\,
      I1 => \hc_reg[0]_rep__8_27\,
      O => \nxt_pixel_reg[1]_i_130_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[1]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_20\,
      I1 => \hc_reg[0]_rep__8_21\,
      O => \nxt_pixel_reg[1]_i_131_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[1]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_22\,
      I1 => \hc_reg[0]_rep__8_23\,
      O => \nxt_pixel_reg[1]_i_132_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[1]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_16\,
      I1 => \hc_reg[0]_rep__8_17\,
      O => \nxt_pixel_reg[1]_i_133_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[1]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_18\,
      I1 => \hc_reg[0]_rep__8_19\,
      O => \nxt_pixel_reg[1]_i_134_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[1]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_12\,
      I1 => \hc_reg[0]_rep__11_13\,
      O => \nxt_pixel_reg[1]_i_135_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[1]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_14\,
      I1 => \hc_reg[0]_rep__11_15\,
      O => \nxt_pixel_reg[1]_i_136_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[1]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_8\,
      I1 => \hc_reg[0]_rep__11_9\,
      O => \nxt_pixel_reg[1]_i_137_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[1]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_10\,
      I1 => \hc_reg[0]_rep__11_11\,
      O => \nxt_pixel_reg[1]_i_138_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[1]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_4\,
      I1 => \hc_reg[0]_rep__11_5\,
      O => \nxt_pixel_reg[1]_i_139_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[1]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_6\,
      I1 => \hc_reg[0]_rep__11_7\,
      O => \nxt_pixel_reg[1]_i_140_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[1]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_0\,
      I1 => \hc_reg[0]_rep__11_1\,
      O => \nxt_pixel_reg[1]_i_141_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[1]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_2\,
      I1 => \hc_reg[0]_rep__11_3\,
      O => \nxt_pixel_reg[1]_i_142_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[1]_i_37_n_0\,
      I1 => \nxt_pixel_reg[1]_i_38_n_0\,
      I2 => \^sel__5\(2),
      I3 => \nxt_pixel_reg[1]_i_39_n_0\,
      I4 => \^sel__5\(1),
      I5 => \nxt_pixel_reg[1]_i_40_n_0\,
      O => \_rgb_pixel_reg[1]_23\
    );
\nxt_pixel_reg[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8833333333"
    )
        port map (
      I0 => \hc_reg[4]_rep__6_5\,
      I1 => \lane1_buff_reg[12]\(5),
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc_reg[4]_rep__6_6\,
      I4 => \lane1_buff_reg[0]\,
      I5 => \lane1_buff_reg[12]\(6),
      O => \_rgb_pixel_reg[1]_9\
    );
\nxt_pixel_reg[1]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_45_n_0\,
      I1 => \nxt_pixel_reg[1]_i_46_n_0\,
      O => \nxt_pixel_reg[1]_i_21_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[1]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_47_n_0\,
      I1 => \nxt_pixel_reg[1]_i_48_n_0\,
      O => \nxt_pixel_reg[1]_i_22_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[1]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_49_n_0\,
      I1 => \nxt_pixel_reg[1]_i_50_n_0\,
      O => \nxt_pixel_reg[1]_i_23_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[1]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_51_n_0\,
      I1 => \nxt_pixel_reg[1]_i_52_n_0\,
      O => \nxt_pixel_reg[1]_i_24_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[1]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_54_n_0\,
      I1 => \nxt_pixel_reg[1]_i_55_n_0\,
      O => \nxt_pixel_reg[1]_i_26_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_56_n_0\,
      I1 => \nxt_pixel_reg[1]_i_57_n_0\,
      O => \nxt_pixel_reg[1]_i_27_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_58_n_0\,
      I1 => \nxt_pixel_reg[1]_i_59_n_0\,
      O => \nxt_pixel_reg[1]_i_28_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_60_n_0\,
      I1 => \nxt_pixel_reg[1]_i_61_n_0\,
      O => \nxt_pixel_reg[1]_i_29_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^hcountd_reg[10]\(0),
      I1 => \hc_reg[4]_rep__8_3\,
      I2 => \lane6_buff_reg[0]\,
      I3 => \lane6_buff_reg[12]\(6),
      O => \_rgb_pixel_reg[1]_11\
    );
\nxt_pixel_reg[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_3\(2),
      I1 => sel_1(0),
      I2 => \hc_reg[2]_rep__2_1\,
      I3 => \^_rgb_pixel_reg[3]_3\(0),
      I4 => \^_rgb_pixel_reg[10]_3\,
      I5 => \lane7_buff_reg[12]\(5),
      O => \_rgb_pixel_reg[1]_10\
    );
\nxt_pixel_reg[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[1]_i_68_n_0\,
      I1 => \nxt_pixel_reg[1]_i_69_n_0\,
      I2 => \^sel__2\(2),
      I3 => \nxt_pixel_reg[1]_i_70_n_0\,
      I4 => \^sel__2\(1),
      I5 => \nxt_pixel_reg[1]_i_71_n_0\,
      O => \_rgb_pixel_reg[1]_20\
    );
\nxt_pixel_reg[1]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_73_n_0\,
      I1 => \nxt_pixel_reg[1]_i_74_n_0\,
      O => \nxt_pixel_reg[1]_i_37_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[1]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_75_n_0\,
      I1 => \nxt_pixel_reg[1]_i_76_n_0\,
      O => \nxt_pixel_reg[1]_i_38_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[1]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_77_n_0\,
      I1 => \nxt_pixel_reg[1]_i_78_n_0\,
      O => \nxt_pixel_reg[1]_i_39_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[1]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_79_n_0\,
      I1 => \nxt_pixel_reg[1]_i_80_n_0\,
      O => \nxt_pixel_reg[1]_i_40_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[1]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_28\,
      I1 => \hc_reg[0]_rep__11_29\,
      O => \nxt_pixel_reg[1]_i_45_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[1]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_30\,
      I1 => \hc_reg[0]_rep__11_31\,
      O => \nxt_pixel_reg[1]_i_46_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[1]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_24\,
      I1 => \hc_reg[0]_rep__11_25\,
      O => \nxt_pixel_reg[1]_i_47_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[1]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_26\,
      I1 => \hc_reg[0]_rep__11_27\,
      O => \nxt_pixel_reg[1]_i_48_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[1]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_20\,
      I1 => \hc_reg[0]_rep__11_21\,
      O => \nxt_pixel_reg[1]_i_49_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_22\,
      I1 => \hc_reg[0]_rep__11_23\,
      O => \nxt_pixel_reg[1]_i_50_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_16\,
      I1 => \hc_reg[0]_rep__11_17\,
      O => \nxt_pixel_reg[1]_i_51_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_18\,
      I1 => \hc_reg[0]_rep__11_19\,
      O => \nxt_pixel_reg[1]_i_52_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[1]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_60\,
      I1 => \hc_reg[0]_rep__9_61\,
      O => \nxt_pixel_reg[1]_i_54_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[1]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_62\,
      I1 => \hc_reg[0]_rep__9_63\,
      O => \nxt_pixel_reg[1]_i_55_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[1]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_56\,
      I1 => \hc_reg[0]_rep__9_57\,
      O => \nxt_pixel_reg[1]_i_56_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[1]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_58\,
      I1 => \hc_reg[0]_rep__9_59\,
      O => \nxt_pixel_reg[1]_i_57_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[1]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_52\,
      I1 => \hc_reg[0]_rep__9_53\,
      O => \nxt_pixel_reg[1]_i_58_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[1]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_54\,
      I1 => \hc_reg[0]_rep__9_55\,
      O => \nxt_pixel_reg[1]_i_59_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[1]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_48\,
      I1 => \hc_reg[0]_rep__9_49\,
      O => \nxt_pixel_reg[1]_i_60_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[1]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__9_50\,
      I1 => \hc_reg[0]_rep__9_51\,
      O => \nxt_pixel_reg[1]_i_61_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[1]_i_85_n_0\,
      I1 => \nxt_pixel_reg[1]_i_86_n_0\,
      I2 => \^sel__0\(2),
      I3 => \nxt_pixel_reg[1]_i_87_n_0\,
      I4 => \^sel__0\(1),
      I5 => \nxt_pixel_reg[1]_i_88_n_0\,
      O => \_rgb_pixel_reg[1]_18\
    );
\nxt_pixel_reg[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[1]_i_89_n_0\,
      I1 => \nxt_pixel_reg[1]_i_90_n_0\,
      I2 => \^_rgb_pixel_reg[3]_3\(2),
      I3 => \nxt_pixel_reg[1]_i_91_n_0\,
      I4 => \^_rgb_pixel_reg[3]_3\(1),
      I5 => \nxt_pixel_reg[1]_i_92_n_0\,
      O => \_rgb_pixel_reg[1]_17\
    );
\nxt_pixel_reg[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[1]_i_93_n_0\,
      I1 => \nxt_pixel_reg[1]_i_94_n_0\,
      I2 => \^sel__1\(2),
      I3 => \nxt_pixel_reg[1]_i_95_n_0\,
      I4 => \^sel__1\(1),
      I5 => \nxt_pixel_reg[1]_i_96_n_0\,
      O => \_rgb_pixel_reg[1]_19\
    );
\nxt_pixel_reg[1]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_98_n_0\,
      I1 => \nxt_pixel_reg[1]_i_99_n_0\,
      O => \nxt_pixel_reg[1]_i_68_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_100_n_0\,
      I1 => \nxt_pixel_reg[1]_i_101_n_0\,
      O => \nxt_pixel_reg[1]_i_69_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_102_n_0\,
      I1 => \nxt_pixel_reg[1]_i_103_n_0\,
      O => \nxt_pixel_reg[1]_i_70_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_104_n_0\,
      I1 => \nxt_pixel_reg[1]_i_105_n_0\,
      O => \nxt_pixel_reg[1]_i_71_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[1]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_28\,
      I1 => \hc_reg[0]_rep__10_29\,
      O => \nxt_pixel_reg[1]_i_73_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[1]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_30\,
      I1 => \hc_reg[0]_rep__10_31\,
      O => \nxt_pixel_reg[1]_i_74_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[1]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_24\,
      I1 => \hc_reg[0]_rep__10_25\,
      O => \nxt_pixel_reg[1]_i_75_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[1]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_26\,
      I1 => \hc_reg[0]_rep__10_27\,
      O => \nxt_pixel_reg[1]_i_76_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[1]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_20\,
      I1 => \hc_reg[0]_rep__10_21\,
      O => \nxt_pixel_reg[1]_i_77_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[1]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_22\,
      I1 => \hc_reg[0]_rep__10_23\,
      O => \nxt_pixel_reg[1]_i_78_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[1]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_16\,
      I1 => \hc_reg[0]_rep__10_17\,
      O => \nxt_pixel_reg[1]_i_79_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8833333333"
    )
        port map (
      I0 => \hc_reg[4]_rep__6_2\,
      I1 => \lane0_buff_reg[11]\(5),
      I2 => \^hcountd_reg[10]\(0),
      I3 => \hc_reg[4]_rep__6_3\,
      I4 => \lane0_buff_reg[0]\,
      I5 => \lane0_buff_reg[11]\(6),
      O => \_rgb_pixel_reg[1]_7\
    );
\nxt_pixel_reg[1]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__10_18\,
      I1 => \hc_reg[0]_rep__10_19\,
      O => \nxt_pixel_reg[1]_i_80_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[1]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[1]_i_107_n_0\,
      I1 => \nxt_pixel_reg[1]_i_108_n_0\,
      I2 => \^sel__4\(2),
      I3 => \nxt_pixel_reg[1]_i_109_n_0\,
      I4 => \^sel__4\(1),
      I5 => \nxt_pixel_reg[1]_i_110_n_0\,
      O => \_rgb_pixel_reg[1]_22\
    );
\nxt_pixel_reg[1]_i_85\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_111_n_0\,
      I1 => \nxt_pixel_reg[1]_i_112_n_0\,
      O => \nxt_pixel_reg[1]_i_85_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[1]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_113_n_0\,
      I1 => \nxt_pixel_reg[1]_i_114_n_0\,
      O => \nxt_pixel_reg[1]_i_86_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[1]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_115_n_0\,
      I1 => \nxt_pixel_reg[1]_i_116_n_0\,
      O => \nxt_pixel_reg[1]_i_87_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[1]_i_88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_117_n_0\,
      I1 => \nxt_pixel_reg[1]_i_118_n_0\,
      O => \nxt_pixel_reg[1]_i_88_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[1]_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_119_n_0\,
      I1 => \nxt_pixel_reg[1]_i_120_n_0\,
      O => \nxt_pixel_reg[1]_i_89_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[1]_i_21_n_0\,
      I1 => \nxt_pixel_reg[1]_i_22_n_0\,
      I2 => \^sel__6\(2),
      I3 => \nxt_pixel_reg[1]_i_23_n_0\,
      I4 => \^sel__6\(1),
      I5 => \nxt_pixel_reg[1]_i_24_n_0\,
      O => \_rgb_pixel_reg[1]_24\
    );
\nxt_pixel_reg[1]_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_121_n_0\,
      I1 => \nxt_pixel_reg[1]_i_122_n_0\,
      O => \nxt_pixel_reg[1]_i_90_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[1]_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_123_n_0\,
      I1 => \nxt_pixel_reg[1]_i_124_n_0\,
      O => \nxt_pixel_reg[1]_i_91_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[1]_i_92\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_125_n_0\,
      I1 => \nxt_pixel_reg[1]_i_126_n_0\,
      O => \nxt_pixel_reg[1]_i_92_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[1]_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_127_n_0\,
      I1 => \nxt_pixel_reg[1]_i_128_n_0\,
      O => \nxt_pixel_reg[1]_i_93_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[1]_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_129_n_0\,
      I1 => \nxt_pixel_reg[1]_i_130_n_0\,
      O => \nxt_pixel_reg[1]_i_94_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[1]_i_95\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_131_n_0\,
      I1 => \nxt_pixel_reg[1]_i_132_n_0\,
      O => \nxt_pixel_reg[1]_i_95_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[1]_i_96\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[1]_i_133_n_0\,
      I1 => \nxt_pixel_reg[1]_i_134_n_0\,
      O => \nxt_pixel_reg[1]_i_96_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[1]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_60\,
      I1 => \hc_reg[0]_rep__8_61\,
      O => \nxt_pixel_reg[1]_i_98_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[1]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__8_62\,
      I1 => \hc_reg[0]_rep__8_63\,
      O => \nxt_pixel_reg[1]_i_99_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^hcountd_reg[10]\(0),
      I1 => \lane1_buff_reg[1]_1\(0),
      I2 => \hc_reg[4]_rep__6_9\,
      I3 => \^sel__5\(2),
      I4 => \lane1_buff_reg[0]\,
      I5 => \lane1_buff_reg[12]\(6),
      O => \_rgb_pixel_reg[2]_6\
    );
\nxt_pixel_reg[2]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_8\,
      I1 => \^q\(2),
      I2 => \lane3_buff_reg[12]\(3),
      O => \^sel__3\(1)
    );
\nxt_pixel_reg[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_3\(2),
      I1 => sel_1(0),
      I2 => \hc_reg[2]_rep__2_0\,
      I3 => \^_rgb_pixel_reg[3]_3\(0),
      I4 => \^_rgb_pixel_reg[10]_3\,
      I5 => \lane7_buff_reg[12]\(6),
      O => \_rgb_pixel_reg[2]_3\
    );
\nxt_pixel_reg[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^hcountd_reg[10]\(0),
      I1 => \lane6_buff_reg[1]_2\(1),
      I2 => \hc_reg[4]_rep__8_4\,
      I3 => \^sel__0\(2),
      I4 => \lane6_buff_reg[0]\,
      I5 => \lane6_buff_reg[12]\(6),
      O => \_rgb_pixel_reg[2]_4\
    );
\nxt_pixel_reg[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^hcountd_reg[10]\(0),
      I1 => \lane2_buff_reg[1]\(0),
      I2 => \hc_reg[4]_rep__6_7\,
      I3 => \^sel__4\(2),
      I4 => \lane2_buff_reg[0]\,
      I5 => \lane2_buff_reg[11]\(6),
      O => \_rgb_pixel_reg[2]_5\
    );
\nxt_pixel_reg[2]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \lane1_buff_reg[12]\(0),
      I2 => \^q\(0),
      I3 => \lane1_buff_reg[12]\(1),
      O => \^sel__5\(0)
    );
\nxt_pixel_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^hcountd_reg[10]\(0),
      I1 => \lane0_buff_reg[1]_1\(0),
      I2 => \hc_reg[4]_rep__6_11\,
      I3 => \^sel__6\(2),
      I4 => \lane0_buff_reg[0]\,
      I5 => \lane0_buff_reg[11]\(6),
      O => \_rgb_pixel_reg[2]_7\
    );
\nxt_pixel_reg[2]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \lane7_buff_reg[12]\(0),
      I2 => \^q\(0),
      I3 => \lane7_buff_reg[12]\(1),
      O => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[3]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^_rgb_pixel_reg[3]_4\,
      I2 => \lane7_buff_reg[12]\(3),
      I3 => \^q\(3),
      I4 => \lane7_buff_reg[12]\(4),
      O => \^_rgb_pixel_reg[3]_3\(2)
    );
\nxt_pixel_reg[3]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^_rgb_pixel_reg[3]_4\,
      I1 => \^q\(2),
      I2 => \lane7_buff_reg[12]\(3),
      O => \^_rgb_pixel_reg[3]_3\(1)
    );
\nxt_pixel_reg[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DDF5D04044504"
    )
        port map (
      I0 => \^q\(1),
      I1 => \lane7_buff_reg[12]\(1),
      I2 => \^q\(0),
      I3 => \lane7_buff_reg[12]\(0),
      I4 => \^vcountd_reg[0]\,
      I5 => \lane7_buff_reg[12]\(2),
      O => \^_rgb_pixel_reg[3]_4\
    );
\nxt_pixel_reg[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF470000"
    )
        port map (
      I0 => \lane3_buff_reg[0]_0\,
      I1 => \^hcountd_reg[10]\(0),
      I2 => \hc_reg[4]_rep__2_4\,
      I3 => \lane3_buff_reg[12]\(7),
      I4 => \lane3_buff_reg[12]\(6),
      I5 => \lane3_buff_reg[12]\(5),
      O => \_rgb_pixel_reg[4]_8\
    );
\nxt_pixel_reg[4]_i_101\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_243_n_0\,
      I1 => \nxt_pixel_reg[4]_i_244_n_0\,
      O => \nxt_pixel_reg[4]_i_101_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[4]_i_102\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_245_n_0\,
      I1 => \nxt_pixel_reg[4]_i_246_n_0\,
      O => \nxt_pixel_reg[4]_i_102_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[4]_i_103\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_247_n_0\,
      I1 => \nxt_pixel_reg[4]_i_248_n_0\,
      O => \nxt_pixel_reg[4]_i_103_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[4]_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_249_n_0\,
      I1 => \nxt_pixel_reg[4]_i_250_n_0\,
      O => \nxt_pixel_reg[4]_i_104_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[4]_i_105\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_251_n_0\,
      I1 => \nxt_pixel_reg[4]_i_252_n_0\,
      O => \nxt_pixel_reg[4]_i_105_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[4]_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_253_n_0\,
      I1 => \nxt_pixel_reg[4]_i_254_n_0\,
      O => \nxt_pixel_reg[4]_i_106_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[4]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_255_n_0\,
      I1 => \nxt_pixel_reg[4]_i_256_n_0\,
      O => \nxt_pixel_reg[4]_i_107_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[4]_i_108\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_257_n_0\,
      I1 => \nxt_pixel_reg[4]_i_258_n_0\,
      O => \nxt_pixel_reg[4]_i_108_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[4]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_18\,
      I1 => \^sel__6\(1),
      O => \_rgb_pixel_reg[4]_17\
    );
\nxt_pixel_reg[4]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_273_n_0\,
      I1 => \nxt_pixel_reg[4]_i_274_n_0\,
      O => \nxt_pixel_reg[4]_i_125_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[4]_i_126\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_275_n_0\,
      I1 => \nxt_pixel_reg[4]_i_276_n_0\,
      O => \nxt_pixel_reg[4]_i_126_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[4]_i_127\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_277_n_0\,
      I1 => \nxt_pixel_reg[4]_i_278_n_0\,
      O => \nxt_pixel_reg[4]_i_127_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[4]_i_128\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_279_n_0\,
      I1 => \nxt_pixel_reg[4]_i_280_n_0\,
      O => \nxt_pixel_reg[4]_i_128_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF470000"
    )
        port map (
      I0 => \lane4_buff_reg[0]\,
      I1 => \^hcountd_reg[10]\(0),
      I2 => \hc_reg[4]_rep__2_3\,
      I3 => \lane4_buff_reg[12]\(7),
      I4 => \lane4_buff_reg[12]\(6),
      I5 => \lane4_buff_reg[12]\(5),
      O => \_rgb_pixel_reg[4]_7\
    );
\nxt_pixel_reg[4]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \lane6_buff_reg[12]\(0),
      I2 => \^q\(0),
      I3 => \lane6_buff_reg[12]\(1),
      O => \^sel__0\(0)
    );
\nxt_pixel_reg[4]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_11\,
      I1 => \lane6_buff_reg[12]\(3),
      I2 => \^q\(2),
      I3 => \^_rgb_pixel_reg[8]_7\,
      O => \_rgb_pixel_reg[4]_10\
    );
\nxt_pixel_reg[4]_i_142\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_291_n_0\,
      I1 => \nxt_pixel_reg[4]_i_292_n_0\,
      O => \nxt_pixel_reg[4]_i_142_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[4]_i_143\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_293_n_0\,
      I1 => \nxt_pixel_reg[4]_i_294_n_0\,
      O => \nxt_pixel_reg[4]_i_143_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[4]_i_144\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_295_n_0\,
      I1 => \nxt_pixel_reg[4]_i_296_n_0\,
      O => \nxt_pixel_reg[4]_i_144_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[4]_i_145\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_297_n_0\,
      I1 => \nxt_pixel_reg[4]_i_298_n_0\,
      O => \nxt_pixel_reg[4]_i_145_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[4]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \^_rgb_pixel_reg[4]_13\,
      I1 => \lane5_buff_reg[12]\(3),
      I2 => \^q\(2),
      I3 => \^_rgb_pixel_reg[7]_4\,
      O => \_rgb_pixel_reg[4]_12\
    );
\nxt_pixel_reg[4]_i_158\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_309_n_0\,
      I1 => \nxt_pixel_reg[4]_i_310_n_0\,
      O => \nxt_pixel_reg[4]_i_158_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[4]_i_159\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_311_n_0\,
      I1 => \nxt_pixel_reg[4]_i_312_n_0\,
      O => \nxt_pixel_reg[4]_i_159_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[4]_i_160\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_313_n_0\,
      I1 => \nxt_pixel_reg[4]_i_314_n_0\,
      O => \nxt_pixel_reg[4]_i_160_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[4]_i_161\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_315_n_0\,
      I1 => \nxt_pixel_reg[4]_i_316_n_0\,
      O => \nxt_pixel_reg[4]_i_161_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[4]_i_176\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_82\,
      I1 => \hc_reg[0]_rep__0_83\,
      O => \nxt_pixel_reg[4]_i_176_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[4]_i_177\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_84\,
      I1 => \hc_reg[0]_rep__0_85\,
      O => \nxt_pixel_reg[4]_i_177_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[4]_i_178\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_78\,
      I1 => \hc_reg[0]_rep__0_79\,
      O => \nxt_pixel_reg[4]_i_178_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[4]_i_179\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_80\,
      I1 => \hc_reg[0]_rep__0_81\,
      O => \nxt_pixel_reg[4]_i_179_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[4]_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_74\,
      I1 => \hc_reg[0]_rep__0_75\,
      O => \nxt_pixel_reg[4]_i_180_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[4]_i_181\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_76\,
      I1 => \hc_reg[0]_rep__0_77\,
      O => \nxt_pixel_reg[4]_i_181_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[4]_i_182\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_70\,
      I1 => \hc_reg[0]_rep__0_71\,
      O => \nxt_pixel_reg[4]_i_182_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[4]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_72\,
      I1 => \hc_reg[0]_rep__0_73\,
      O => \nxt_pixel_reg[4]_i_183_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[4]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \nxt_pixel_reg[4]_i_41_n_0\,
      I1 => \hc_reg[4]_rep__2_2\,
      O => \_rgb_pixel_reg[4]_4\,
      S => \lane0_buff_reg[11]\(6)
    );
\nxt_pixel_reg[4]_i_201\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_60\,
      I1 => \hc_reg[0]_rep__0_61\,
      O => \nxt_pixel_reg[4]_i_201_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[4]_i_202\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_62\,
      I1 => \hc_reg[0]_rep__0_63\,
      O => \nxt_pixel_reg[4]_i_202_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[4]_i_203\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_56\,
      I1 => \hc_reg[0]_rep__0_57\,
      O => \nxt_pixel_reg[4]_i_203_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[4]_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_58\,
      I1 => \hc_reg[0]_rep__0_59\,
      O => \nxt_pixel_reg[4]_i_204_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[4]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_52\,
      I1 => \hc_reg[0]_rep__0_53\,
      O => \nxt_pixel_reg[4]_i_205_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[4]_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_54\,
      I1 => \hc_reg[0]_rep__0_55\,
      O => \nxt_pixel_reg[4]_i_206_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[4]_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_48\,
      I1 => \hc_reg[0]_rep__0_49\,
      O => \nxt_pixel_reg[4]_i_207_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[4]_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_50\,
      I1 => \hc_reg[0]_rep__0_51\,
      O => \nxt_pixel_reg[4]_i_208_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[4]_i_218\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_350_n_0\,
      I1 => \nxt_pixel_reg[4]_i_351_n_0\,
      O => \nxt_pixel_reg[4]_i_218_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_219\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_352_n_0\,
      I1 => \nxt_pixel_reg[4]_i_353_n_0\,
      O => \nxt_pixel_reg[4]_i_219_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \nxt_pixel_reg[4]_i_50_n_0\,
      I1 => \vc_reg[3]_89\(1),
      O => \_rgb_pixel_reg[4]_3\,
      S => \lane7_buff_reg[12]\(6)
    );
\nxt_pixel_reg[4]_i_220\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_354_n_0\,
      I1 => \nxt_pixel_reg[4]_i_355_n_0\,
      O => \nxt_pixel_reg[4]_i_220_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_221\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_356_n_0\,
      I1 => \nxt_pixel_reg[4]_i_357_n_0\,
      O => \nxt_pixel_reg[4]_i_221_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sel__5\(1),
      I1 => \^_rgb_pixel_reg[2]_11\,
      O => \_rgb_pixel_reg[4]_15\
    );
\nxt_pixel_reg[4]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \nxt_pixel_reg[4]_i_56_n_0\,
      I1 => \hc_reg[4]_rep__0_0\,
      O => \_rgb_pixel_reg[4]_5\,
      S => \lane6_buff_reg[12]\(6)
    );
\nxt_pixel_reg[4]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_106\,
      I1 => \hc_reg[0]_rep__1_107\,
      O => \nxt_pixel_reg[4]_i_243_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[4]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_44\,
      I1 => \hc_reg[0]_rep__2_45\,
      O => \nxt_pixel_reg[4]_i_244_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[4]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_40\,
      I1 => \hc_reg[0]_rep__2_41\,
      O => \nxt_pixel_reg[4]_i_245_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[4]_i_246\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_42\,
      I1 => \hc_reg[0]_rep__2_43\,
      O => \nxt_pixel_reg[4]_i_246_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[4]_i_247\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_36\,
      I1 => \hc_reg[0]_rep__2_37\,
      O => \nxt_pixel_reg[4]_i_247_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[4]_i_248\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_38\,
      I1 => \hc_reg[0]_rep__2_39\,
      O => \nxt_pixel_reg[4]_i_248_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[4]_i_249\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_32\,
      I1 => \hc_reg[0]_rep__2_33\,
      O => \nxt_pixel_reg[4]_i_249_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[4]_i_250\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_34\,
      I1 => \hc_reg[0]_rep__2_35\,
      O => \nxt_pixel_reg[4]_i_250_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[4]_i_251\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_98\,
      I1 => \hc_reg[0]_rep__0_99\,
      O => \nxt_pixel_reg[4]_i_251_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[4]_i_252\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_100\,
      I1 => \hc_reg[0]_rep__0_101\,
      O => \nxt_pixel_reg[4]_i_252_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[4]_i_253\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_94\,
      I1 => \hc_reg[0]_rep__0_95\,
      O => \nxt_pixel_reg[4]_i_253_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[4]_i_254\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_96\,
      I1 => \hc_reg[0]_rep__0_97\,
      O => \nxt_pixel_reg[4]_i_254_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[4]_i_255\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_90\,
      I1 => \hc_reg[0]_rep__0_91\,
      O => \nxt_pixel_reg[4]_i_255_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[4]_i_256\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_92\,
      I1 => \hc_reg[0]_rep__0_93\,
      O => \nxt_pixel_reg[4]_i_256_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[4]_i_257\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_86\,
      I1 => \hc_reg[0]_rep__0_87\,
      O => \nxt_pixel_reg[4]_i_257_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[4]_i_258\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_88\,
      I1 => \hc_reg[0]_rep__0_89\,
      O => \nxt_pixel_reg[4]_i_258_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[4]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \nxt_pixel_reg[4]_i_61_n_0\,
      I1 => \hc_reg[4]_rep__0_1\,
      O => \_rgb_pixel_reg[4]_6\,
      S => \lane5_buff_reg[12]\(6)
    );
\nxt_pixel_reg[4]_i_271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sel__6\(1),
      I1 => \^_rgb_pixel_reg[2]_12\,
      O => \_rgb_pixel_reg[4]_16\
    );
\nxt_pixel_reg[4]_i_273\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_12\,
      I1 => \hc_reg[0]_rep__0_13\,
      O => \nxt_pixel_reg[4]_i_273_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[4]_i_274\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_14\,
      I1 => \hc_reg[0]_rep__0_15\,
      O => \nxt_pixel_reg[4]_i_274_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[4]_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_8\,
      I1 => \hc_reg[0]_rep__0_9\,
      O => \nxt_pixel_reg[4]_i_275_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[4]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_10\,
      I1 => \hc_reg[0]_rep__0_11\,
      O => \nxt_pixel_reg[4]_i_276_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[4]_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_4\,
      I1 => \hc_reg[0]_rep__0_5\,
      O => \nxt_pixel_reg[4]_i_277_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[4]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_6\,
      I1 => \hc_reg[0]_rep__0_7\,
      O => \nxt_pixel_reg[4]_i_278_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[4]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_0\,
      I1 => \hc_reg[0]_rep__0_1\,
      O => \nxt_pixel_reg[4]_i_279_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_67_n_0\,
      I1 => \nxt_pixel_reg[4]_i_68_n_0\,
      I2 => \^sel__3\(2),
      I3 => \nxt_pixel_reg[4]_i_69_n_0\,
      I4 => \^sel__3\(1),
      I5 => \nxt_pixel_reg[4]_i_70_n_0\,
      O => \_rgb_pixel_reg[4]_27\
    );
\nxt_pixel_reg[4]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_2\,
      I1 => \hc_reg[0]_rep__0_3\,
      O => \nxt_pixel_reg[4]_i_280_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[4]_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_28\,
      I1 => \hc_reg[0]_rep__0_29\,
      O => \nxt_pixel_reg[4]_i_291_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[4]_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_30\,
      I1 => \hc_reg[0]_rep__0_31\,
      O => \nxt_pixel_reg[4]_i_292_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[4]_i_293\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_24\,
      I1 => \hc_reg[0]_rep__0_25\,
      O => \nxt_pixel_reg[4]_i_293_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[4]_i_294\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_26\,
      I1 => \hc_reg[0]_rep__0_27\,
      O => \nxt_pixel_reg[4]_i_294_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[4]_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_20\,
      I1 => \hc_reg[0]_rep__0_21\,
      O => \nxt_pixel_reg[4]_i_295_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[4]_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_22\,
      I1 => \hc_reg[0]_rep__0_23\,
      O => \nxt_pixel_reg[4]_i_296_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[4]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_16\,
      I1 => \hc_reg[0]_rep__0_17\,
      O => \nxt_pixel_reg[4]_i_297_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[4]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_18\,
      I1 => \hc_reg[0]_rep__0_19\,
      O => \nxt_pixel_reg[4]_i_298_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[4]_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_44\,
      I1 => \hc_reg[0]_rep__0_45\,
      O => \nxt_pixel_reg[4]_i_309_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[4]_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_46\,
      I1 => \hc_reg[0]_rep__0_47\,
      O => \nxt_pixel_reg[4]_i_310_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[4]_i_311\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_40\,
      I1 => \hc_reg[0]_rep__0_41\,
      O => \nxt_pixel_reg[4]_i_311_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[4]_i_312\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_42\,
      I1 => \hc_reg[0]_rep__0_43\,
      O => \nxt_pixel_reg[4]_i_312_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[4]_i_313\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_36\,
      I1 => \hc_reg[0]_rep__0_37\,
      O => \nxt_pixel_reg[4]_i_313_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[4]_i_314\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_38\,
      I1 => \hc_reg[0]_rep__0_39\,
      O => \nxt_pixel_reg[4]_i_314_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[4]_i_315\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_32\,
      I1 => \hc_reg[0]_rep__0_33\,
      O => \nxt_pixel_reg[4]_i_315_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[4]_i_316\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_34\,
      I1 => \hc_reg[0]_rep__0_35\,
      O => \nxt_pixel_reg[4]_i_316_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_80_n_0\,
      I1 => \nxt_pixel_reg[4]_i_81_n_0\,
      I2 => \^sel__2\(2),
      I3 => \nxt_pixel_reg[4]_i_82_n_0\,
      I4 => \^sel__2\(1),
      I5 => \nxt_pixel_reg[4]_i_83_n_0\,
      O => \_rgb_pixel_reg[4]_26\
    );
\nxt_pixel_reg[4]_i_345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => \lane2_buff_reg[11]\(3),
      I1 => \^q\(2),
      I2 => \^_rgb_pixel_reg[5]_9\,
      I3 => \^obj_buff1_reg[20]\(0),
      O => \_rgb_pixel_reg[4]_14\
    );
\nxt_pixel_reg[4]_i_350\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_86\,
      I1 => \hc_reg[0]_rep__1_87\,
      O => \nxt_pixel_reg[4]_i_350_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[4]_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_88\,
      I1 => \hc_reg[0]_rep__1_89\,
      O => \nxt_pixel_reg[4]_i_351_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[4]_i_352\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_82\,
      I1 => \hc_reg[0]_rep__1_83\,
      O => \nxt_pixel_reg[4]_i_352_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[4]_i_353\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_84\,
      I1 => \hc_reg[0]_rep__1_85\,
      O => \nxt_pixel_reg[4]_i_353_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[4]_i_354\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_78\,
      I1 => \hc_reg[0]_rep__1_79\,
      O => \nxt_pixel_reg[4]_i_354_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[4]_i_355\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_80\,
      I1 => \hc_reg[0]_rep__1_81\,
      O => \nxt_pixel_reg[4]_i_355_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[4]_i_356\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_74\,
      I1 => \hc_reg[0]_rep__1_75\,
      O => \nxt_pixel_reg[4]_i_356_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[4]_i_357\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_76\,
      I1 => \hc_reg[0]_rep__1_77\,
      O => \nxt_pixel_reg[4]_i_357_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[4]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_101_n_0\,
      I1 => \nxt_pixel_reg[4]_i_102_n_0\,
      I2 => \^sel__5\(2),
      I3 => \nxt_pixel_reg[4]_i_103_n_0\,
      I4 => \^sel__5\(1),
      I5 => \nxt_pixel_reg[4]_i_104_n_0\,
      O => \_rgb_pixel_reg[4]_29\
    );
\nxt_pixel_reg[4]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_105_n_0\,
      I1 => \nxt_pixel_reg[4]_i_106_n_0\,
      I2 => \^sel__6\(2),
      I3 => \nxt_pixel_reg[4]_i_107_n_0\,
      I4 => \^sel__6\(1),
      I5 => \nxt_pixel_reg[4]_i_108_n_0\,
      O => \nxt_pixel_reg[4]_i_41_n_0\
    );
\nxt_pixel_reg[4]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_125_n_0\,
      I1 => \nxt_pixel_reg[4]_i_126_n_0\,
      I2 => \^_rgb_pixel_reg[3]_3\(2),
      I3 => \nxt_pixel_reg[4]_i_127_n_0\,
      I4 => \^_rgb_pixel_reg[3]_3\(1),
      I5 => \nxt_pixel_reg[4]_i_128_n_0\,
      O => \nxt_pixel_reg[4]_i_50_n_0\
    );
\nxt_pixel_reg[4]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_142_n_0\,
      I1 => \nxt_pixel_reg[4]_i_143_n_0\,
      I2 => \^sel__0\(2),
      I3 => \nxt_pixel_reg[4]_i_144_n_0\,
      I4 => \^sel__0\(1),
      I5 => \nxt_pixel_reg[4]_i_145_n_0\,
      O => \nxt_pixel_reg[4]_i_56_n_0\
    );
\nxt_pixel_reg[4]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_158_n_0\,
      I1 => \nxt_pixel_reg[4]_i_159_n_0\,
      I2 => \^sel__1\(2),
      I3 => \nxt_pixel_reg[4]_i_160_n_0\,
      I4 => \^sel__1\(1),
      I5 => \nxt_pixel_reg[4]_i_161_n_0\,
      O => \nxt_pixel_reg[4]_i_61_n_0\
    );
\nxt_pixel_reg[4]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_176_n_0\,
      I1 => \nxt_pixel_reg[4]_i_177_n_0\,
      O => \nxt_pixel_reg[4]_i_67_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_178_n_0\,
      I1 => \nxt_pixel_reg[4]_i_179_n_0\,
      O => \nxt_pixel_reg[4]_i_68_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_180_n_0\,
      I1 => \nxt_pixel_reg[4]_i_181_n_0\,
      O => \nxt_pixel_reg[4]_i_69_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_182_n_0\,
      I1 => \nxt_pixel_reg[4]_i_183_n_0\,
      O => \nxt_pixel_reg[4]_i_70_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_80\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_201_n_0\,
      I1 => \nxt_pixel_reg[4]_i_202_n_0\,
      O => \nxt_pixel_reg[4]_i_80_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_203_n_0\,
      I1 => \nxt_pixel_reg[4]_i_204_n_0\,
      O => \nxt_pixel_reg[4]_i_81_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_82\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_205_n_0\,
      I1 => \nxt_pixel_reg[4]_i_206_n_0\,
      O => \nxt_pixel_reg[4]_i_82_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[4]_i_207_n_0\,
      I1 => \nxt_pixel_reg[4]_i_208_n_0\,
      O => \nxt_pixel_reg[4]_i_83_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[4]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[4]_i_218_n_0\,
      I1 => \nxt_pixel_reg[4]_i_219_n_0\,
      I2 => \^sel__4\(2),
      I3 => \nxt_pixel_reg[4]_i_220_n_0\,
      I4 => \^sel__4\(1),
      I5 => \nxt_pixel_reg[4]_i_221_n_0\,
      O => \_rgb_pixel_reg[4]_28\
    );
\nxt_pixel_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \lane2_buff_reg[11]\(5),
      I1 => \nxt_pixel_reg[5]_i_21_n_0\,
      I2 => \^sel__4\(2),
      I3 => \nxt_pixel_reg[5]_i_22_n_0\,
      I4 => \^sel__4\(1),
      I5 => \nxt_pixel_reg[5]_i_23_n_0\,
      O => \_rgb_pixel_reg[5]_6\
    );
\nxt_pixel_reg[5]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_22\,
      I1 => \hc_reg[0]_rep__2_23\,
      O => \nxt_pixel_reg[5]_i_117_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[5]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_20\,
      I1 => \hc_reg[0]_rep__2_21\,
      O => \nxt_pixel_reg[5]_i_118_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[5]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_18\,
      I1 => \hc_reg[0]_rep__2_19\,
      O => \nxt_pixel_reg[5]_i_119_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[5]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_16\,
      I1 => \hc_reg[0]_rep__2_17\,
      O => \nxt_pixel_reg[5]_i_120_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[5]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_24\,
      I1 => \hc_reg[0]_rep__2_25\,
      O => \nxt_pixel_reg[5]_i_121_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[5]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_26\,
      I1 => \hc_reg[0]_rep__2_27\,
      O => \nxt_pixel_reg[5]_i_122_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[5]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_28\,
      I1 => \hc_reg[0]_rep__2_29\,
      O => \nxt_pixel_reg[5]_i_123_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[5]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_30\,
      I1 => \hc_reg[0]_rep__2_31\,
      O => \nxt_pixel_reg[5]_i_124_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \lane1_buff_reg[12]\(5),
      I1 => \nxt_pixel_reg[5]_i_32_n_0\,
      I2 => \^sel__5\(2),
      I3 => \nxt_pixel_reg[5]_i_33_n_0\,
      I4 => \^sel__5\(1),
      I5 => \nxt_pixel_reg[5]_i_34_n_0\,
      O => \_rgb_pixel_reg[5]_7\
    );
\nxt_pixel_reg[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \lane3_buff_reg[12]\(5),
      I1 => \nxt_pixel_reg[5]_i_43_n_0\,
      I2 => \^sel__3\(2),
      I3 => \nxt_pixel_reg[5]_i_44_n_0\,
      I4 => \^sel__3\(1),
      I5 => \nxt_pixel_reg[5]_i_45_n_0\,
      O => \_rgb_pixel_reg[5]_5\
    );
\nxt_pixel_reg[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[5]_i_53_n_0\,
      I1 => \nxt_pixel_reg[5]_i_54_n_0\,
      I2 => \^sel__4\(1),
      I3 => \nxt_pixel_reg[5]_i_55_n_0\,
      I4 => \lane2_buff_reg[1]\(0),
      I5 => \nxt_pixel_reg[5]_i_56_n_0\,
      O => \nxt_pixel_reg[5]_i_21_n_0\
    );
\nxt_pixel_reg[5]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[5]_i_57_n_0\,
      I1 => \nxt_pixel_reg[5]_i_58_n_0\,
      O => \nxt_pixel_reg[5]_i_22_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[5]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[5]_i_59_n_0\,
      I1 => \nxt_pixel_reg[5]_i_60_n_0\,
      O => \nxt_pixel_reg[5]_i_23_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[5]_i_85_n_0\,
      I1 => \nxt_pixel_reg[5]_i_86_n_0\,
      I2 => \^sel__5\(1),
      I3 => \nxt_pixel_reg[5]_i_87_n_0\,
      I4 => \lane1_buff_reg[1]_1\(0),
      I5 => \nxt_pixel_reg[5]_i_88_n_0\,
      O => \nxt_pixel_reg[5]_i_32_n_0\
    );
\nxt_pixel_reg[5]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[5]_i_89_n_0\,
      I1 => \nxt_pixel_reg[5]_i_90_n_0\,
      O => \nxt_pixel_reg[5]_i_33_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[5]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[5]_i_91_n_0\,
      I1 => \nxt_pixel_reg[5]_i_92_n_0\,
      O => \nxt_pixel_reg[5]_i_34_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[5]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[5]_i_117_n_0\,
      I1 => \nxt_pixel_reg[5]_i_118_n_0\,
      I2 => \^sel__3\(1),
      I3 => \nxt_pixel_reg[5]_i_119_n_0\,
      I4 => \lane3_buff_reg[1]\(0),
      I5 => \nxt_pixel_reg[5]_i_120_n_0\,
      O => \nxt_pixel_reg[5]_i_43_n_0\
    );
\nxt_pixel_reg[5]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[5]_i_121_n_0\,
      I1 => \nxt_pixel_reg[5]_i_122_n_0\,
      O => \nxt_pixel_reg[5]_i_44_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[5]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[5]_i_123_n_0\,
      I1 => \nxt_pixel_reg[5]_i_124_n_0\,
      O => \nxt_pixel_reg[5]_i_45_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[5]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_7\,
      I1 => \hc_reg[0]_rep__14_8\,
      O => \nxt_pixel_reg[5]_i_53_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[5]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_5\,
      I1 => \hc_reg[0]_rep__14_6\,
      O => \nxt_pixel_reg[5]_i_54_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[5]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_3\,
      I1 => \hc_reg[0]_rep__14_4\,
      O => \nxt_pixel_reg[5]_i_55_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[5]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_1\,
      I1 => \hc_reg[0]_rep__14_2\,
      O => \nxt_pixel_reg[5]_i_56_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[5]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_9\,
      I1 => \hc_reg[0]_rep__14_10\,
      O => \nxt_pixel_reg[5]_i_57_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[5]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_11\,
      I1 => \hc_reg[0]_rep__14_12\,
      O => \nxt_pixel_reg[5]_i_58_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[5]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_13\,
      I1 => \hc_reg[0]_rep__14_14\,
      O => \nxt_pixel_reg[5]_i_59_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[5]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_15\,
      I1 => \hc_reg[0]_rep__14_16\,
      O => \nxt_pixel_reg[5]_i_60_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[5]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_23\,
      I1 => \hc_reg[0]_rep__14_24\,
      O => \nxt_pixel_reg[5]_i_85_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[5]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_21\,
      I1 => \hc_reg[0]_rep__14_22\,
      O => \nxt_pixel_reg[5]_i_86_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[5]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_19\,
      I1 => \hc_reg[0]_rep__14_20\,
      O => \nxt_pixel_reg[5]_i_87_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[5]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_17\,
      I1 => \hc_reg[0]_rep__14_18\,
      O => \nxt_pixel_reg[5]_i_88_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[5]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_25\,
      I1 => \hc_reg[0]_rep__14_26\,
      O => \nxt_pixel_reg[5]_i_89_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[5]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_27\,
      I1 => \hc_reg[0]_rep__14_28\,
      O => \nxt_pixel_reg[5]_i_90_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[5]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_29\,
      I1 => \hc_reg[0]_rep__14_30\,
      O => \nxt_pixel_reg[5]_i_91_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[5]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_31\,
      I1 => \hc_reg[0]_rep__14_32\,
      O => \nxt_pixel_reg[5]_i_92_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \lane6_buff_reg[12]\(5),
      I1 => \nxt_pixel_reg[6]_i_23_n_0\,
      I2 => \^sel__0\(2),
      I3 => \nxt_pixel_reg[6]_i_24_n_0\,
      I4 => \^sel__0\(1),
      I5 => \nxt_pixel_reg[6]_i_25_n_0\,
      O => \_rgb_pixel_reg[6]_7\
    );
\nxt_pixel_reg[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \lane4_buff_reg[12]\(5),
      I1 => \nxt_pixel_reg[6]_i_26_n_0\,
      I2 => \^sel__2\(2),
      I3 => \nxt_pixel_reg[6]_i_27_n_0\,
      I4 => \^sel__2\(1),
      I5 => \nxt_pixel_reg[6]_i_28_n_0\,
      O => \_rgb_pixel_reg[5]_4\
    );
\nxt_pixel_reg[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[6]_i_29_n_0\,
      I1 => \nxt_pixel_reg[6]_i_30_n_0\,
      I2 => \^sel__6\(1),
      I3 => \nxt_pixel_reg[6]_i_31_n_0\,
      I4 => \lane0_buff_reg[1]_1\(0),
      I5 => \nxt_pixel_reg[6]_i_32_n_0\,
      O => \nxt_pixel_reg[6]_i_16_n_0\
    );
\nxt_pixel_reg[6]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_33_n_0\,
      I1 => \nxt_pixel_reg[6]_i_34_n_0\,
      O => \nxt_pixel_reg[6]_i_17_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[6]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_35_n_0\,
      I1 => \nxt_pixel_reg[6]_i_36_n_0\,
      O => \nxt_pixel_reg[6]_i_18_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[6]_i_37_n_0\,
      I1 => \nxt_pixel_reg[6]_i_38_n_0\,
      I2 => \^_rgb_pixel_reg[3]_3\(1),
      I3 => \nxt_pixel_reg[6]_i_39_n_0\,
      I4 => sel_1(0),
      I5 => \nxt_pixel_reg[6]_i_40_n_0\,
      O => \nxt_pixel_reg[6]_i_19_n_0\
    );
\nxt_pixel_reg[6]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_41_n_0\,
      I1 => \nxt_pixel_reg[6]_i_42_n_0\,
      O => \nxt_pixel_reg[6]_i_20_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[6]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_43_n_0\,
      I1 => \nxt_pixel_reg[6]_i_44_n_0\,
      O => \nxt_pixel_reg[6]_i_21_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[6]_i_45_n_0\,
      I1 => \nxt_pixel_reg[6]_i_46_n_0\,
      I2 => \^sel__1\(2),
      I3 => \nxt_pixel_reg[6]_i_47_n_0\,
      I4 => \^sel__1\(1),
      I5 => \nxt_pixel_reg[6]_i_48_n_0\,
      O => \_rgb_pixel_reg[5]_13\
    );
\nxt_pixel_reg[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[6]_i_49_n_0\,
      I1 => \nxt_pixel_reg[6]_i_50_n_0\,
      I2 => \^sel__0\(1),
      I3 => \nxt_pixel_reg[6]_i_51_n_0\,
      I4 => \lane6_buff_reg[1]_2\(1),
      I5 => \nxt_pixel_reg[6]_i_52_n_0\,
      O => \nxt_pixel_reg[6]_i_23_n_0\
    );
\nxt_pixel_reg[6]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_53_n_0\,
      I1 => \nxt_pixel_reg[6]_i_54_n_0\,
      O => \nxt_pixel_reg[6]_i_24_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[6]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_55_n_0\,
      I1 => \nxt_pixel_reg[6]_i_56_n_0\,
      O => \nxt_pixel_reg[6]_i_25_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[6]_i_57_n_0\,
      I1 => \nxt_pixel_reg[6]_i_58_n_0\,
      I2 => \^sel__2\(1),
      I3 => \nxt_pixel_reg[6]_i_59_n_0\,
      I4 => \lane4_buff_reg[1]\(0),
      I5 => \nxt_pixel_reg[6]_i_60_n_0\,
      O => \nxt_pixel_reg[6]_i_26_n_0\
    );
\nxt_pixel_reg[6]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_61_n_0\,
      I1 => \nxt_pixel_reg[6]_i_62_n_0\,
      O => \nxt_pixel_reg[6]_i_27_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[6]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_63_n_0\,
      I1 => \nxt_pixel_reg[6]_i_64_n_0\,
      O => \nxt_pixel_reg[6]_i_28_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[6]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_39\,
      I1 => \hc_reg[0]_rep__14_40\,
      O => \nxt_pixel_reg[6]_i_29_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[6]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_37\,
      I1 => \hc_reg[0]_rep__14_38\,
      O => \nxt_pixel_reg[6]_i_30_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[6]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_35\,
      I1 => \hc_reg[0]_rep__14_36\,
      O => \nxt_pixel_reg[6]_i_31_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[6]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_33\,
      I1 => \hc_reg[0]_rep__14_34\,
      O => \nxt_pixel_reg[6]_i_32_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[6]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_41\,
      I1 => \hc_reg[0]_rep__14_42\,
      O => \nxt_pixel_reg[6]_i_33_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[6]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_43\,
      I1 => \hc_reg[0]_rep__14_44\,
      O => \nxt_pixel_reg[6]_i_34_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[6]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_45\,
      I1 => \hc_reg[0]_rep__14_46\,
      O => \nxt_pixel_reg[6]_i_35_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[6]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__14_47\,
      I1 => \hc_reg[0]_rep__14_48\,
      O => \nxt_pixel_reg[6]_i_36_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[6]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_6\,
      I1 => \hc_reg[0]_rep__4_7\,
      O => \nxt_pixel_reg[6]_i_37_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[6]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_4\,
      I1 => \hc_reg[0]_rep__4_5\,
      O => \nxt_pixel_reg[6]_i_38_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[6]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_2\,
      I1 => \hc_reg[0]_rep__4_3\,
      O => \nxt_pixel_reg[6]_i_39_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[6]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_0\,
      I1 => \hc_reg[0]_rep__4_1\,
      O => \nxt_pixel_reg[6]_i_40_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[6]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_8\,
      I1 => \hc_reg[0]_rep__4_9\,
      O => \nxt_pixel_reg[6]_i_41_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[6]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_10\,
      I1 => \hc_reg[0]_rep__4_11\,
      O => \nxt_pixel_reg[6]_i_42_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[6]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_12\,
      I1 => \hc_reg[0]_rep__4_13\,
      O => \nxt_pixel_reg[6]_i_43_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[6]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__4_14\,
      I1 => \hc_reg[0]_rep__4_15\,
      O => \nxt_pixel_reg[6]_i_44_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[6]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_65_n_0\,
      I1 => \nxt_pixel_reg[6]_i_66_n_0\,
      O => \nxt_pixel_reg[6]_i_45_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[6]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_67_n_0\,
      I1 => \nxt_pixel_reg[6]_i_68_n_0\,
      O => \nxt_pixel_reg[6]_i_46_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[6]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_69_n_0\,
      I1 => \nxt_pixel_reg[6]_i_70_n_0\,
      O => \nxt_pixel_reg[6]_i_47_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[6]_i_48\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[6]_i_71_n_0\,
      I1 => \nxt_pixel_reg[6]_i_72_n_0\,
      O => \nxt_pixel_reg[6]_i_48_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[6]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_6\,
      I1 => \hc_reg[0]_rep__3_7\,
      O => \nxt_pixel_reg[6]_i_49_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[6]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_4\,
      I1 => \hc_reg[0]_rep__3_5\,
      O => \nxt_pixel_reg[6]_i_50_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[6]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_2\,
      I1 => \hc_reg[0]_rep__3_3\,
      O => \nxt_pixel_reg[6]_i_51_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[6]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_0\,
      I1 => \hc_reg[0]_rep__3_1\,
      O => \nxt_pixel_reg[6]_i_52_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[6]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_8\,
      I1 => \hc_reg[0]_rep__3_9\,
      O => \nxt_pixel_reg[6]_i_53_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[6]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_10\,
      I1 => \hc_reg[0]_rep__3_11\,
      O => \nxt_pixel_reg[6]_i_54_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[6]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_12\,
      I1 => \hc_reg[0]_rep__3_13\,
      O => \nxt_pixel_reg[6]_i_55_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[6]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_14\,
      I1 => \hc_reg[0]_rep__3_15\,
      O => \nxt_pixel_reg[6]_i_56_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[6]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_6\,
      I1 => \hc_reg[0]_rep__2_7\,
      O => \nxt_pixel_reg[6]_i_57_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[6]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_4\,
      I1 => \hc_reg[0]_rep__2_5\,
      O => \nxt_pixel_reg[6]_i_58_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[6]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_2\,
      I1 => \hc_reg[0]_rep__2_3\,
      O => \nxt_pixel_reg[6]_i_59_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[6]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_0\,
      I1 => \hc_reg[0]_rep__2_1\,
      O => \nxt_pixel_reg[6]_i_60_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[6]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_8\,
      I1 => \hc_reg[0]_rep__2_9\,
      O => \nxt_pixel_reg[6]_i_61_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[6]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_10\,
      I1 => \hc_reg[0]_rep__2_11\,
      O => \nxt_pixel_reg[6]_i_62_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[6]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_12\,
      I1 => \hc_reg[0]_rep__2_13\,
      O => \nxt_pixel_reg[6]_i_63_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[6]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__2_14\,
      I1 => \hc_reg[0]_rep__2_15\,
      O => \nxt_pixel_reg[6]_i_64_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[6]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_28\,
      I1 => \hc_reg[0]_rep__3_29\,
      O => \nxt_pixel_reg[6]_i_65_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[6]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_30\,
      I1 => \hc_reg[0]_rep__3_31\,
      O => \nxt_pixel_reg[6]_i_66_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[6]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_24\,
      I1 => \hc_reg[0]_rep__3_25\,
      O => \nxt_pixel_reg[6]_i_67_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[6]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_26\,
      I1 => \hc_reg[0]_rep__3_27\,
      O => \nxt_pixel_reg[6]_i_68_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[6]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_20\,
      I1 => \hc_reg[0]_rep__3_21\,
      O => \nxt_pixel_reg[6]_i_69_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[6]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_22\,
      I1 => \hc_reg[0]_rep__3_23\,
      O => \nxt_pixel_reg[6]_i_70_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[6]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_16\,
      I1 => \hc_reg[0]_rep__3_17\,
      O => \nxt_pixel_reg[6]_i_71_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[6]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__3_18\,
      I1 => \hc_reg[0]_rep__3_19\,
      O => \nxt_pixel_reg[6]_i_72_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \lane0_buff_reg[11]\(5),
      I1 => \nxt_pixel_reg[6]_i_16_n_0\,
      I2 => \^sel__6\(2),
      I3 => \nxt_pixel_reg[6]_i_17_n_0\,
      I4 => \^sel__6\(1),
      I5 => \nxt_pixel_reg[6]_i_18_n_0\,
      O => \_rgb_pixel_reg[5]_8\
    );
\nxt_pixel_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \lane7_buff_reg[12]\(5),
      I1 => \nxt_pixel_reg[6]_i_19_n_0\,
      I2 => \^_rgb_pixel_reg[3]_3\(2),
      I3 => \nxt_pixel_reg[6]_i_20_n_0\,
      I4 => \^_rgb_pixel_reg[3]_3\(1),
      I5 => \nxt_pixel_reg[6]_i_21_n_0\,
      O => \_rgb_pixel_reg[6]_6\
    );
\nxt_pixel_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_25_n_0\,
      I1 => \nxt_pixel_reg[7]_i_26_n_0\,
      I2 => \^sel__2\(2),
      I3 => \nxt_pixel_reg[7]_i_27_n_0\,
      I4 => \^sel__2\(1),
      I5 => \nxt_pixel_reg[7]_i_29_n_0\,
      O => \_rgb_pixel_reg[7]_13\
    );
\nxt_pixel_reg[7]_i_100\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_121_n_0\,
      I1 => \nxt_pixel_reg[7]_i_122_n_0\,
      O => \nxt_pixel_reg[7]_i_100_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[7]_i_101\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_123_n_0\,
      I1 => \nxt_pixel_reg[7]_i_124_n_0\,
      O => \nxt_pixel_reg[7]_i_101_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[7]_i_102\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_125_n_0\,
      I1 => \nxt_pixel_reg[7]_i_126_n_0\,
      O => \nxt_pixel_reg[7]_i_102_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[7]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_70\,
      I1 => \hc_reg[0]_rep__1_71\,
      O => \nxt_pixel_reg[7]_i_103_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[7]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_72\,
      I1 => \hc_reg[0]_rep__1_73\,
      O => \nxt_pixel_reg[7]_i_104_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[7]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_66\,
      I1 => \hc_reg[0]_rep__1_67\,
      O => \nxt_pixel_reg[7]_i_105_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[7]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_68\,
      I1 => \hc_reg[0]_rep__1_69\,
      O => \nxt_pixel_reg[7]_i_106_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[7]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_62\,
      I1 => \hc_reg[0]_rep__1_63\,
      O => \nxt_pixel_reg[7]_i_107_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[7]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_64\,
      I1 => \hc_reg[0]_rep__1_65\,
      O => \nxt_pixel_reg[7]_i_108_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[7]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_58\,
      I1 => \hc_reg[0]_rep__1_59\,
      O => \nxt_pixel_reg[7]_i_109_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[7]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_60\,
      I1 => \hc_reg[0]_rep__1_61\,
      O => \nxt_pixel_reg[7]_i_110_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[7]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_102\,
      I1 => \hc_reg[0]_rep__1_103\,
      O => \nxt_pixel_reg[7]_i_111_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[7]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_104\,
      I1 => \hc_reg[0]_rep__1_105\,
      O => \nxt_pixel_reg[7]_i_112_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[7]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_98\,
      I1 => \hc_reg[0]_rep__1_99\,
      O => \nxt_pixel_reg[7]_i_113_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[7]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_100\,
      I1 => \hc_reg[0]_rep__1_101\,
      O => \nxt_pixel_reg[7]_i_114_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[7]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_94\,
      I1 => \hc_reg[0]_rep__1_95\,
      O => \nxt_pixel_reg[7]_i_115_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[7]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_96\,
      I1 => \hc_reg[0]_rep__1_97\,
      O => \nxt_pixel_reg[7]_i_116_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[7]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_90\,
      I1 => \hc_reg[0]_rep__1_91\,
      O => \nxt_pixel_reg[7]_i_117_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[7]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_92\,
      I1 => \hc_reg[0]_rep__1_93\,
      O => \nxt_pixel_reg[7]_i_118_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[7]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_12\,
      I1 => \hc_reg[0]_rep__1_13\,
      O => \nxt_pixel_reg[7]_i_119_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[7]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_14\,
      I1 => \hc_reg[0]_rep__1_15\,
      O => \nxt_pixel_reg[7]_i_120_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[7]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_8\,
      I1 => \hc_reg[0]_rep__1_9\,
      O => \nxt_pixel_reg[7]_i_121_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[7]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_10\,
      I1 => \hc_reg[0]_rep__1_11\,
      O => \nxt_pixel_reg[7]_i_122_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[7]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_4\,
      I1 => \hc_reg[0]_rep__1_5\,
      O => \nxt_pixel_reg[7]_i_123_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[7]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_6\,
      I1 => \hc_reg[0]_rep__1_7\,
      O => \nxt_pixel_reg[7]_i_124_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[7]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_0\,
      I1 => \hc_reg[0]_rep__1_1\,
      O => \nxt_pixel_reg[7]_i_125_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[7]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_2\,
      I1 => \hc_reg[0]_rep__1_3\,
      O => \nxt_pixel_reg[7]_i_126_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_32_n_0\,
      I1 => \nxt_pixel_reg[7]_i_33_n_0\,
      I2 => \^sel__5\(2),
      I3 => \nxt_pixel_reg[7]_i_35_n_0\,
      I4 => \^sel__5\(1),
      I5 => \nxt_pixel_reg[7]_i_37_n_0\,
      O => \_rgb_pixel_reg[7]_16\
    );
\nxt_pixel_reg[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_38_n_0\,
      I1 => \nxt_pixel_reg[7]_i_39_n_0\,
      I2 => \^sel__6\(2),
      I3 => \nxt_pixel_reg[7]_i_40_n_0\,
      I4 => \^sel__6\(1),
      I5 => \nxt_pixel_reg[7]_i_41_n_0\,
      O => \_rgb_pixel_reg[7]_17\
    );
\nxt_pixel_reg[7]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_43_n_0\,
      I1 => \nxt_pixel_reg[7]_i_44_n_0\,
      O => \nxt_pixel_reg[7]_i_17_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[7]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_45_n_0\,
      I1 => \nxt_pixel_reg[7]_i_46_n_0\,
      O => \nxt_pixel_reg[7]_i_18_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^_rgb_pixel_reg[7]_4\,
      I2 => \lane5_buff_reg[12]\(3),
      I3 => \^q\(3),
      I4 => \lane5_buff_reg[12]\(4),
      O => \^sel__1\(2)
    );
\nxt_pixel_reg[7]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_48_n_0\,
      I1 => \nxt_pixel_reg[7]_i_49_n_0\,
      O => \nxt_pixel_reg[7]_i_20_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_4\,
      I1 => \^q\(2),
      I2 => \lane5_buff_reg[12]\(3),
      O => \^sel__1\(1)
    );
\nxt_pixel_reg[7]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_50_n_0\,
      I1 => \nxt_pixel_reg[7]_i_51_n_0\,
      O => \nxt_pixel_reg[7]_i_22_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_52_n_0\,
      I1 => \nxt_pixel_reg[7]_i_53_n_0\,
      I2 => \^sel__0\(2),
      I3 => \nxt_pixel_reg[7]_i_54_n_0\,
      I4 => \^sel__0\(1),
      I5 => \nxt_pixel_reg[7]_i_55_n_0\,
      O => \_rgb_pixel_reg[7]_11\
    );
\nxt_pixel_reg[7]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_57_n_0\,
      I1 => \nxt_pixel_reg[7]_i_58_n_0\,
      O => \nxt_pixel_reg[7]_i_25_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_59_n_0\,
      I1 => \nxt_pixel_reg[7]_i_60_n_0\,
      O => \nxt_pixel_reg[7]_i_26_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_61_n_0\,
      I1 => \nxt_pixel_reg[7]_i_62_n_0\,
      O => \nxt_pixel_reg[7]_i_27_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_5\,
      I1 => \^q\(2),
      I2 => \lane4_buff_reg[12]\(3),
      O => \^sel__2\(1)
    );
\nxt_pixel_reg[7]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_63_n_0\,
      I1 => \nxt_pixel_reg[7]_i_64_n_0\,
      O => \nxt_pixel_reg[7]_i_29_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_65_n_0\,
      I1 => \nxt_pixel_reg[7]_i_66_n_0\,
      I2 => \^sel__3\(2),
      I3 => \nxt_pixel_reg[7]_i_67_n_0\,
      I4 => \^sel__3\(1),
      I5 => \nxt_pixel_reg[7]_i_68_n_0\,
      O => \_rgb_pixel_reg[7]_14\
    );
\nxt_pixel_reg[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_69_n_0\,
      I1 => \nxt_pixel_reg[7]_i_70_n_0\,
      I2 => \^sel__4\(2),
      I3 => \nxt_pixel_reg[7]_i_71_n_0\,
      I4 => \^sel__4\(1),
      I5 => \nxt_pixel_reg[7]_i_72_n_0\,
      O => \_rgb_pixel_reg[7]_15\
    );
\nxt_pixel_reg[7]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_73_n_0\,
      I1 => \nxt_pixel_reg[7]_i_74_n_0\,
      O => \nxt_pixel_reg[7]_i_32_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[7]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_75_n_0\,
      I1 => \nxt_pixel_reg[7]_i_76_n_0\,
      O => \nxt_pixel_reg[7]_i_33_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[7]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \nxt_pixel_reg[7]_i_77_n_0\,
      I2 => \lane1_buff_reg[12]\(3),
      I3 => \^q\(3),
      I4 => \lane1_buff_reg[12]\(4),
      O => \^sel__5\(2)
    );
\nxt_pixel_reg[7]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_78_n_0\,
      I1 => \nxt_pixel_reg[7]_i_79_n_0\,
      O => \nxt_pixel_reg[7]_i_35_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_77_n_0\,
      I1 => \^q\(2),
      I2 => \lane1_buff_reg[12]\(3),
      O => \^sel__5\(1)
    );
\nxt_pixel_reg[7]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_80_n_0\,
      I1 => \nxt_pixel_reg[7]_i_81_n_0\,
      O => \nxt_pixel_reg[7]_i_37_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[7]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_82_n_0\,
      I1 => \nxt_pixel_reg[7]_i_83_n_0\,
      O => \nxt_pixel_reg[7]_i_38_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[7]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_84_n_0\,
      I1 => \nxt_pixel_reg[7]_i_85_n_0\,
      O => \nxt_pixel_reg[7]_i_39_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[7]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_86_n_0\,
      I1 => \nxt_pixel_reg[7]_i_87_n_0\,
      O => \nxt_pixel_reg[7]_i_40_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[7]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_88_n_0\,
      I1 => \nxt_pixel_reg[7]_i_89_n_0\,
      O => \nxt_pixel_reg[7]_i_41_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[7]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_44\,
      I1 => \hc_reg[0]_rep__1_45\,
      O => \nxt_pixel_reg[7]_i_43_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[7]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_46\,
      I1 => \hc_reg[0]_rep__1_47\,
      O => \nxt_pixel_reg[7]_i_44_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[7]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_40\,
      I1 => \hc_reg[0]_rep__1_41\,
      O => \nxt_pixel_reg[7]_i_45_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[7]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_42\,
      I1 => \hc_reg[0]_rep__1_43\,
      O => \nxt_pixel_reg[7]_i_46_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DDF5D04044504"
    )
        port map (
      I0 => \^q\(1),
      I1 => \lane5_buff_reg[12]\(1),
      I2 => \^q\(0),
      I3 => \lane5_buff_reg[12]\(0),
      I4 => \^vcountd_reg[0]\,
      I5 => \lane5_buff_reg[12]\(2),
      O => \^_rgb_pixel_reg[7]_4\
    );
\nxt_pixel_reg[7]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_36\,
      I1 => \hc_reg[0]_rep__1_37\,
      O => \nxt_pixel_reg[7]_i_48_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[7]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_38\,
      I1 => \hc_reg[0]_rep__1_39\,
      O => \nxt_pixel_reg[7]_i_49_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[7]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_32\,
      I1 => \hc_reg[0]_rep__1_33\,
      O => \nxt_pixel_reg[7]_i_50_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[7]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_34\,
      I1 => \hc_reg[0]_rep__1_35\,
      O => \nxt_pixel_reg[7]_i_51_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[7]_i_52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_91_n_0\,
      I1 => \nxt_pixel_reg[7]_i_92_n_0\,
      O => \nxt_pixel_reg[7]_i_52_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[7]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_93_n_0\,
      I1 => \nxt_pixel_reg[7]_i_94_n_0\,
      O => \nxt_pixel_reg[7]_i_53_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[7]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_95_n_0\,
      I1 => \nxt_pixel_reg[7]_i_96_n_0\,
      O => \nxt_pixel_reg[7]_i_54_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[7]_i_55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_97_n_0\,
      I1 => \nxt_pixel_reg[7]_i_98_n_0\,
      O => \nxt_pixel_reg[7]_i_55_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_99_n_0\,
      I1 => \nxt_pixel_reg[7]_i_100_n_0\,
      I2 => \^_rgb_pixel_reg[3]_3\(2),
      I3 => \nxt_pixel_reg[7]_i_101_n_0\,
      I4 => \^_rgb_pixel_reg[3]_3\(1),
      I5 => \nxt_pixel_reg[7]_i_102_n_0\,
      O => \_rgb_pixel_reg[7]_10\
    );
\nxt_pixel_reg[7]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_54\,
      I1 => \hc_reg[0]_rep__1_55\,
      O => \nxt_pixel_reg[7]_i_57_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[7]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_56\,
      I1 => \hc_reg[0]_rep__1_57\,
      O => \nxt_pixel_reg[7]_i_58_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[7]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_50\,
      I1 => \hc_reg[0]_rep__1_51\,
      O => \nxt_pixel_reg[7]_i_59_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[7]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_52\,
      I1 => \hc_reg[0]_rep__1_53\,
      O => \nxt_pixel_reg[7]_i_60_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[7]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_48\,
      I1 => \hc_reg[0]_rep__1_49\,
      O => \nxt_pixel_reg[7]_i_61_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[7]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_68\,
      I1 => \hc_reg[0]_rep__0_69\,
      O => \nxt_pixel_reg[7]_i_62_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[7]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_64\,
      I1 => \hc_reg[0]_rep__0_65\,
      O => \nxt_pixel_reg[7]_i_63_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[7]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_66\,
      I1 => \hc_reg[0]_rep__0_67\,
      O => \nxt_pixel_reg[7]_i_64_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[7]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_103_n_0\,
      I1 => \nxt_pixel_reg[7]_i_104_n_0\,
      O => \nxt_pixel_reg[7]_i_65_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_105_n_0\,
      I1 => \nxt_pixel_reg[7]_i_106_n_0\,
      O => \nxt_pixel_reg[7]_i_66_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_107_n_0\,
      I1 => \nxt_pixel_reg[7]_i_108_n_0\,
      O => \nxt_pixel_reg[7]_i_67_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_109_n_0\,
      I1 => \nxt_pixel_reg[7]_i_110_n_0\,
      O => \nxt_pixel_reg[7]_i_68_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_111_n_0\,
      I1 => \nxt_pixel_reg[7]_i_112_n_0\,
      O => \nxt_pixel_reg[7]_i_69_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[7]_i_17_n_0\,
      I1 => \nxt_pixel_reg[7]_i_18_n_0\,
      I2 => \^sel__1\(2),
      I3 => \nxt_pixel_reg[7]_i_20_n_0\,
      I4 => \^sel__1\(1),
      I5 => \nxt_pixel_reg[7]_i_22_n_0\,
      O => \_rgb_pixel_reg[7]_12\
    );
\nxt_pixel_reg[7]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_113_n_0\,
      I1 => \nxt_pixel_reg[7]_i_114_n_0\,
      O => \nxt_pixel_reg[7]_i_70_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_115_n_0\,
      I1 => \nxt_pixel_reg[7]_i_116_n_0\,
      O => \nxt_pixel_reg[7]_i_71_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_117_n_0\,
      I1 => \nxt_pixel_reg[7]_i_118_n_0\,
      O => \nxt_pixel_reg[7]_i_72_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[7]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_120\,
      I1 => \hc_reg[0]_rep__1_121\,
      O => \nxt_pixel_reg[7]_i_73_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[7]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_122\,
      I1 => \hc_reg[0]_rep__1_123\,
      O => \nxt_pixel_reg[7]_i_74_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[7]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_116\,
      I1 => \hc_reg[0]_rep__1_117\,
      O => \nxt_pixel_reg[7]_i_75_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[7]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_118\,
      I1 => \hc_reg[0]_rep__1_119\,
      O => \nxt_pixel_reg[7]_i_76_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[7]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DDF5D04044504"
    )
        port map (
      I0 => \^q\(1),
      I1 => \lane1_buff_reg[12]\(1),
      I2 => \^q\(0),
      I3 => \lane1_buff_reg[12]\(0),
      I4 => \^vcountd_reg[0]\,
      I5 => \lane1_buff_reg[12]\(2),
      O => \nxt_pixel_reg[7]_i_77_n_0\
    );
\nxt_pixel_reg[7]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_112\,
      I1 => \hc_reg[0]_rep__1_113\,
      O => \nxt_pixel_reg[7]_i_78_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[7]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_114\,
      I1 => \hc_reg[0]_rep__1_115\,
      O => \nxt_pixel_reg[7]_i_79_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[7]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_108\,
      I1 => \hc_reg[0]_rep__1_109\,
      O => \nxt_pixel_reg[7]_i_80_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[7]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_110\,
      I1 => \hc_reg[0]_rep__1_111\,
      O => \nxt_pixel_reg[7]_i_81_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[7]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_114\,
      I1 => \hc_reg[0]_rep__0_115\,
      O => \nxt_pixel_reg[7]_i_82_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[7]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_116\,
      I1 => \hc_reg[0]_rep__0_117\,
      O => \nxt_pixel_reg[7]_i_83_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[7]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_110\,
      I1 => \hc_reg[0]_rep__0_111\,
      O => \nxt_pixel_reg[7]_i_84_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[7]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_112\,
      I1 => \hc_reg[0]_rep__0_113\,
      O => \nxt_pixel_reg[7]_i_85_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[7]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_106\,
      I1 => \hc_reg[0]_rep__0_107\,
      O => \nxt_pixel_reg[7]_i_86_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[7]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_108\,
      I1 => \hc_reg[0]_rep__0_109\,
      O => \nxt_pixel_reg[7]_i_87_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[7]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_102\,
      I1 => \hc_reg[0]_rep__0_103\,
      O => \nxt_pixel_reg[7]_i_88_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[7]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__0_104\,
      I1 => \hc_reg[0]_rep__0_105\,
      O => \nxt_pixel_reg[7]_i_89_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[7]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^vcountd_reg[0]\,
      I1 => \lane5_buff_reg[12]\(0),
      I2 => \^q\(0),
      I3 => \lane5_buff_reg[12]\(1),
      O => \^sel__1\(0)
    );
\nxt_pixel_reg[7]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_28\,
      I1 => \hc_reg[0]_rep__1_29\,
      O => \nxt_pixel_reg[7]_i_91_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[7]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_30\,
      I1 => \hc_reg[0]_rep__1_31\,
      O => \nxt_pixel_reg[7]_i_92_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[7]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_24\,
      I1 => \hc_reg[0]_rep__1_25\,
      O => \nxt_pixel_reg[7]_i_93_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[7]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_26\,
      I1 => \hc_reg[0]_rep__1_27\,
      O => \nxt_pixel_reg[7]_i_94_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[7]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_20\,
      I1 => \hc_reg[0]_rep__1_21\,
      O => \nxt_pixel_reg[7]_i_95_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[7]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_22\,
      I1 => \hc_reg[0]_rep__1_23\,
      O => \nxt_pixel_reg[7]_i_96_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[7]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_16\,
      I1 => \hc_reg[0]_rep__1_17\,
      O => \nxt_pixel_reg[7]_i_97_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[7]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__1_18\,
      I1 => \hc_reg[0]_rep__1_19\,
      O => \nxt_pixel_reg[7]_i_98_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[7]_i_99\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[7]_i_119_n_0\,
      I1 => \nxt_pixel_reg[7]_i_120_n_0\,
      O => \nxt_pixel_reg[7]_i_99_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[8]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_219_n_0\,
      I1 => \nxt_pixel_reg[8]_i_220_n_0\,
      I2 => \^sel__3\(2),
      I3 => \nxt_pixel_reg[8]_i_221_n_0\,
      I4 => \^sel__3\(1),
      I5 => \nxt_pixel_reg[8]_i_222_n_0\,
      O => \_rgb_pixel_reg[8]_20\
    );
\nxt_pixel_reg[8]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_237_n_0\,
      I1 => \nxt_pixel_reg[8]_i_238_n_0\,
      I2 => \^sel__1\(2),
      I3 => \nxt_pixel_reg[8]_i_239_n_0\,
      I4 => \^sel__1\(1),
      I5 => \nxt_pixel_reg[8]_i_240_n_0\,
      O => \_rgb_pixel_reg[8]_18\
    );
\nxt_pixel_reg[8]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_241_n_0\,
      I1 => \nxt_pixel_reg[8]_i_242_n_0\,
      I2 => \^sel__0\(2),
      I3 => \nxt_pixel_reg[8]_i_243_n_0\,
      I4 => \^sel__0\(1),
      I5 => \nxt_pixel_reg[8]_i_244_n_0\,
      O => \_rgb_pixel_reg[8]_17\
    );
\nxt_pixel_reg[8]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_275_n_0\,
      I1 => \nxt_pixel_reg[8]_i_276_n_0\,
      I2 => \^_rgb_pixel_reg[3]_3\(2),
      I3 => \nxt_pixel_reg[8]_i_277_n_0\,
      I4 => \^_rgb_pixel_reg[3]_3\(1),
      I5 => \nxt_pixel_reg[8]_i_278_n_0\,
      O => \_rgb_pixel_reg[8]_16\
    );
\nxt_pixel_reg[8]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_299_n_0\,
      I1 => \nxt_pixel_reg[8]_i_300_n_0\,
      I2 => \^sel__2\(2),
      I3 => \nxt_pixel_reg[8]_i_301_n_0\,
      I4 => \^sel__2\(1),
      I5 => \nxt_pixel_reg[8]_i_302_n_0\,
      O => \_rgb_pixel_reg[8]_19\
    );
\nxt_pixel_reg[8]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_303_n_0\,
      I1 => \nxt_pixel_reg[8]_i_304_n_0\,
      O => \nxt_pixel_reg[8]_i_139_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[8]_i_140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_305_n_0\,
      I1 => \nxt_pixel_reg[8]_i_306_n_0\,
      O => \nxt_pixel_reg[8]_i_140_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[8]_i_141\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_307_n_0\,
      I1 => \nxt_pixel_reg[8]_i_308_n_0\,
      O => \nxt_pixel_reg[8]_i_141_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[8]_i_142\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_309_n_0\,
      I1 => \nxt_pixel_reg[8]_i_310_n_0\,
      O => \nxt_pixel_reg[8]_i_142_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[8]_i_163\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_359_n_0\,
      I1 => \nxt_pixel_reg[8]_i_360_n_0\,
      O => \nxt_pixel_reg[8]_i_163_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_164\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_361_n_0\,
      I1 => \nxt_pixel_reg[8]_i_362_n_0\,
      O => \nxt_pixel_reg[8]_i_164_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_165\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_363_n_0\,
      I1 => \nxt_pixel_reg[8]_i_364_n_0\,
      O => \nxt_pixel_reg[8]_i_165_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_166\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_365_n_0\,
      I1 => \nxt_pixel_reg[8]_i_366_n_0\,
      O => \nxt_pixel_reg[8]_i_166_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_40\,
      I1 => \hc_reg[0]_rep__11_41\,
      O => \nxt_pixel_reg[8]_i_183_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[8]_i_184\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_42\,
      I1 => \hc_reg[0]_rep__11_43\,
      O => \nxt_pixel_reg[8]_i_184_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[8]_i_185\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_36\,
      I1 => \hc_reg[0]_rep__11_37\,
      O => \nxt_pixel_reg[8]_i_185_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[8]_i_186\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_38\,
      I1 => \hc_reg[0]_rep__11_39\,
      O => \nxt_pixel_reg[8]_i_186_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[8]_i_187\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_32\,
      I1 => \hc_reg[0]_rep__11_33\,
      O => \nxt_pixel_reg[8]_i_187_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[8]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__11_34\,
      I1 => \hc_reg[0]_rep__11_35\,
      O => \nxt_pixel_reg[8]_i_188_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[8]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_62\,
      I1 => \hc_reg[0]_rep__12_63\,
      O => \nxt_pixel_reg[8]_i_189_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[8]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_64\,
      I1 => \hc_reg[0]_rep__12_65\,
      O => \nxt_pixel_reg[8]_i_190_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[8]_i_219\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_391_n_0\,
      I1 => \nxt_pixel_reg[8]_i_392_n_0\,
      O => \nxt_pixel_reg[8]_i_219_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_220\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_393_n_0\,
      I1 => \nxt_pixel_reg[8]_i_394_n_0\,
      O => \nxt_pixel_reg[8]_i_220_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_221\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_395_n_0\,
      I1 => \nxt_pixel_reg[8]_i_396_n_0\,
      O => \nxt_pixel_reg[8]_i_221_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_222\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_397_n_0\,
      I1 => \nxt_pixel_reg[8]_i_398_n_0\,
      O => \nxt_pixel_reg[8]_i_222_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_237\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_427_n_0\,
      I1 => \nxt_pixel_reg[8]_i_428_n_0\,
      O => \nxt_pixel_reg[8]_i_237_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[8]_i_238\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_429_n_0\,
      I1 => \nxt_pixel_reg[8]_i_430_n_0\,
      O => \nxt_pixel_reg[8]_i_238_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[8]_i_239\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_431_n_0\,
      I1 => \nxt_pixel_reg[8]_i_432_n_0\,
      O => \nxt_pixel_reg[8]_i_239_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101003031310030"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_70_n_0\,
      I1 => \lane1_buff_reg[12]\(7),
      I2 => \lane1_buff_reg[12]\(6),
      I3 => \hc_reg[0]_4\,
      I4 => \lane1_buff_reg[12]\(5),
      I5 => \vc_reg[3]_94\,
      O => \_rgb_pixel_reg[8]_4\
    );
\nxt_pixel_reg[8]_i_240\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_433_n_0\,
      I1 => \nxt_pixel_reg[8]_i_434_n_0\,
      O => \nxt_pixel_reg[8]_i_240_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[8]_i_241\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_435_n_0\,
      I1 => \nxt_pixel_reg[8]_i_436_n_0\,
      O => \nxt_pixel_reg[8]_i_241_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[8]_i_242\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_437_n_0\,
      I1 => \nxt_pixel_reg[8]_i_438_n_0\,
      O => \nxt_pixel_reg[8]_i_242_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[8]_i_243\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_439_n_0\,
      I1 => \nxt_pixel_reg[8]_i_440_n_0\,
      O => \nxt_pixel_reg[8]_i_243_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[8]_i_244\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_441_n_0\,
      I1 => \nxt_pixel_reg[8]_i_442_n_0\,
      O => \nxt_pixel_reg[8]_i_244_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[8]_i_275\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_505_n_0\,
      I1 => \nxt_pixel_reg[8]_i_506_n_0\,
      O => \nxt_pixel_reg[8]_i_275_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[8]_i_276\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_507_n_0\,
      I1 => \nxt_pixel_reg[8]_i_508_n_0\,
      O => \nxt_pixel_reg[8]_i_276_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[8]_i_277\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_509_n_0\,
      I1 => \nxt_pixel_reg[8]_i_510_n_0\,
      O => \nxt_pixel_reg[8]_i_277_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[8]_i_278\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_511_n_0\,
      I1 => \nxt_pixel_reg[8]_i_512_n_0\,
      O => \nxt_pixel_reg[8]_i_278_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[8]_i_299\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_537_n_0\,
      I1 => \nxt_pixel_reg[8]_i_538_n_0\,
      O => \nxt_pixel_reg[8]_i_299_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_300\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_539_n_0\,
      I1 => \nxt_pixel_reg[8]_i_540_n_0\,
      O => \nxt_pixel_reg[8]_i_300_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_301\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_541_n_0\,
      I1 => \nxt_pixel_reg[8]_i_542_n_0\,
      O => \nxt_pixel_reg[8]_i_301_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_302\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_543_n_0\,
      I1 => \nxt_pixel_reg[8]_i_544_n_0\,
      O => \nxt_pixel_reg[8]_i_302_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[8]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_58\,
      I1 => \hc_reg[0]_rep__12_59\,
      O => \nxt_pixel_reg[8]_i_303_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[8]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_60\,
      I1 => \hc_reg[0]_rep__12_61\,
      O => \nxt_pixel_reg[8]_i_304_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[8]_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_54\,
      I1 => \hc_reg[0]_rep__12_55\,
      O => \nxt_pixel_reg[8]_i_305_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[8]_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_56\,
      I1 => \hc_reg[0]_rep__12_57\,
      O => \nxt_pixel_reg[8]_i_306_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[8]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_50\,
      I1 => \hc_reg[0]_rep__12_51\,
      O => \nxt_pixel_reg[8]_i_307_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[8]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_52\,
      I1 => \hc_reg[0]_rep__12_53\,
      O => \nxt_pixel_reg[8]_i_308_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[8]_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_46\,
      I1 => \hc_reg[0]_rep__12_47\,
      O => \nxt_pixel_reg[8]_i_309_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[8]_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_48\,
      I1 => \hc_reg[0]_rep__12_49\,
      O => \nxt_pixel_reg[8]_i_310_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_88_n_0\,
      I1 => \nxt_pixel_reg[8]_i_89_n_0\,
      I2 => \^sel__6\(2),
      I3 => \nxt_pixel_reg[8]_i_90_n_0\,
      I4 => \^sel__6\(1),
      I5 => \nxt_pixel_reg[8]_i_91_n_0\,
      O => \_rgb_pixel_reg[8]_22\
    );
\nxt_pixel_reg[8]_i_359\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_42\,
      I1 => \hc_reg[0]_rep__12_43\,
      O => \nxt_pixel_reg[8]_i_359_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[8]_i_360\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_44\,
      I1 => \hc_reg[0]_rep__12_45\,
      O => \nxt_pixel_reg[8]_i_360_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[8]_i_361\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_38\,
      I1 => \hc_reg[0]_rep__12_39\,
      O => \nxt_pixel_reg[8]_i_361_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[8]_i_362\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_40\,
      I1 => \hc_reg[0]_rep__12_41\,
      O => \nxt_pixel_reg[8]_i_362_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[8]_i_363\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_34\,
      I1 => \hc_reg[0]_rep__12_35\,
      O => \nxt_pixel_reg[8]_i_363_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[8]_i_364\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_36\,
      I1 => \hc_reg[0]_rep__12_37\,
      O => \nxt_pixel_reg[8]_i_364_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[8]_i_365\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_30\,
      I1 => \hc_reg[0]_rep__12_31\,
      O => \nxt_pixel_reg[8]_i_365_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[8]_i_366\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_32\,
      I1 => \hc_reg[0]_rep__12_33\,
      O => \nxt_pixel_reg[8]_i_366_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[8]_i_391\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_60\,
      I1 => \hc_reg[0]_rep__6_61\,
      O => \nxt_pixel_reg[8]_i_391_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[8]_i_392\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_62\,
      I1 => \hc_reg[0]_rep__6_63\,
      O => \nxt_pixel_reg[8]_i_392_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[8]_i_393\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_56\,
      I1 => \hc_reg[0]_rep__6_57\,
      O => \nxt_pixel_reg[8]_i_393_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[8]_i_394\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_58\,
      I1 => \hc_reg[0]_rep__6_59\,
      O => \nxt_pixel_reg[8]_i_394_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[8]_i_395\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_52\,
      I1 => \hc_reg[0]_rep__6_53\,
      O => \nxt_pixel_reg[8]_i_395_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[8]_i_396\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_54\,
      I1 => \hc_reg[0]_rep__6_55\,
      O => \nxt_pixel_reg[8]_i_396_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[8]_i_397\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_48\,
      I1 => \hc_reg[0]_rep__6_49\,
      O => \nxt_pixel_reg[8]_i_397_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[8]_i_398\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_50\,
      I1 => \hc_reg[0]_rep__6_51\,
      O => \nxt_pixel_reg[8]_i_398_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[8]_i_427\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_44\,
      I1 => \hc_reg[0]_rep__7_45\,
      O => \nxt_pixel_reg[8]_i_427_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[8]_i_428\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_46\,
      I1 => \hc_reg[0]_rep__7_47\,
      O => \nxt_pixel_reg[8]_i_428_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[8]_i_429\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_40\,
      I1 => \hc_reg[0]_rep__7_41\,
      O => \nxt_pixel_reg[8]_i_429_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[8]_i_430\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_42\,
      I1 => \hc_reg[0]_rep__7_43\,
      O => \nxt_pixel_reg[8]_i_430_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[8]_i_431\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_36\,
      I1 => \hc_reg[0]_rep__7_37\,
      O => \nxt_pixel_reg[8]_i_431_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[8]_i_432\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_38\,
      I1 => \hc_reg[0]_rep__7_39\,
      O => \nxt_pixel_reg[8]_i_432_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[8]_i_433\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_32\,
      I1 => \hc_reg[0]_rep__7_33\,
      O => \nxt_pixel_reg[8]_i_433_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[8]_i_434\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__7_34\,
      I1 => \hc_reg[0]_rep__7_35\,
      O => \nxt_pixel_reg[8]_i_434_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[8]_i_435\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_28\,
      I1 => \hc_reg[0]_rep__6_29\,
      O => \nxt_pixel_reg[8]_i_435_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[8]_i_436\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_30\,
      I1 => \hc_reg[0]_rep__6_31\,
      O => \nxt_pixel_reg[8]_i_436_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[8]_i_437\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_24\,
      I1 => \hc_reg[0]_rep__6_25\,
      O => \nxt_pixel_reg[8]_i_437_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[8]_i_438\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_26\,
      I1 => \hc_reg[0]_rep__6_27\,
      O => \nxt_pixel_reg[8]_i_438_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[8]_i_439\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_20\,
      I1 => \hc_reg[0]_rep__6_21\,
      O => \nxt_pixel_reg[8]_i_439_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[8]_i_440\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_22\,
      I1 => \hc_reg[0]_rep__6_23\,
      O => \nxt_pixel_reg[8]_i_440_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[8]_i_441\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_16\,
      I1 => \hc_reg[0]_rep__6_17\,
      O => \nxt_pixel_reg[8]_i_441_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[8]_i_442\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_18\,
      I1 => \hc_reg[0]_rep__6_19\,
      O => \nxt_pixel_reg[8]_i_442_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[8]_i_505\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_12\,
      I1 => \hc_reg[0]_rep__6_13\,
      O => \nxt_pixel_reg[8]_i_505_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[8]_i_506\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_14\,
      I1 => \hc_reg[0]_rep__6_15\,
      O => \nxt_pixel_reg[8]_i_506_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[8]_i_507\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_8\,
      I1 => \hc_reg[0]_rep__6_9\,
      O => \nxt_pixel_reg[8]_i_507_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[8]_i_508\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_10\,
      I1 => \hc_reg[0]_rep__6_11\,
      O => \nxt_pixel_reg[8]_i_508_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[8]_i_509\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_4\,
      I1 => \hc_reg[0]_rep__6_5\,
      O => \nxt_pixel_reg[8]_i_509_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[8]_i_510\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_6\,
      I1 => \hc_reg[0]_rep__6_7\,
      O => \nxt_pixel_reg[8]_i_510_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[8]_i_511\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_0\,
      I1 => \hc_reg[0]_rep__6_1\,
      O => \nxt_pixel_reg[8]_i_511_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[8]_i_512\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_2\,
      I1 => \hc_reg[0]_rep__6_3\,
      O => \nxt_pixel_reg[8]_i_512_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[8]_i_537\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_44\,
      I1 => \hc_reg[0]_rep__6_45\,
      O => \nxt_pixel_reg[8]_i_537_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[8]_i_538\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_46\,
      I1 => \hc_reg[0]_rep__6_47\,
      O => \nxt_pixel_reg[8]_i_538_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[8]_i_539\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_40\,
      I1 => \hc_reg[0]_rep__6_41\,
      O => \nxt_pixel_reg[8]_i_539_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[8]_i_540\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_42\,
      I1 => \hc_reg[0]_rep__6_43\,
      O => \nxt_pixel_reg[8]_i_540_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[8]_i_541\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_36\,
      I1 => \hc_reg[0]_rep__6_37\,
      O => \nxt_pixel_reg[8]_i_541_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[8]_i_542\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_38\,
      I1 => \hc_reg[0]_rep__6_39\,
      O => \nxt_pixel_reg[8]_i_542_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[8]_i_543\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_32\,
      I1 => \hc_reg[0]_rep__6_33\,
      O => \nxt_pixel_reg[8]_i_543_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[8]_i_544\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__6_34\,
      I1 => \hc_reg[0]_rep__6_35\,
      O => \nxt_pixel_reg[8]_i_544_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[8]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \lane5_buff_reg[12]\(6),
      I1 => \hc_reg[3]_rep_5\,
      I2 => \^hcountd_reg[10]\(0),
      I3 => \lane5_buff_reg[1]\,
      I4 => \lane5_buff_reg[1]_0\(0),
      I5 => \hc_reg[3]_rep__6_0\,
      O => \_rgb_pixel_reg[8]_5\
    );
\nxt_pixel_reg[8]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E2FFFFFFFF"
    )
        port map (
      I0 => \hc_reg[3]_rep_6\,
      I1 => \^hcountd_reg[10]\(0),
      I2 => \lane6_buff_reg[1]_1\,
      I3 => \lane6_buff_reg[1]_2\(0),
      I4 => \hc_reg[3]_rep__5_0\,
      I5 => \lane6_buff_reg[12]\(6),
      O => \_rgb_pixel_reg[8]_6\
    );
\nxt_pixel_reg[8]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \lane6_buff_reg[12]\(6),
      I1 => \hc_reg[4]_rep__11_0\,
      I2 => \^sel__0\(2),
      I3 => \lane6_buff_reg[1]\,
      I4 => \^sel__0\(1),
      I5 => \lane6_buff_reg[1]_0\,
      O => \_rgb_pixel_reg[8]_3\
    );
\nxt_pixel_reg[8]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B833333333"
    )
        port map (
      I0 => \vc_reg[3]_89\(2),
      I1 => \lane7_buff_reg[12]\(5),
      I2 => \hc_reg[3]_rep_3\,
      I3 => \^_rgb_pixel_reg[3]_3\(2),
      I4 => \hc_reg[3]_rep_4\,
      I5 => \lane7_buff_reg[12]\(6),
      O => \_rgb_pixel_reg[8]_2\
    );
\nxt_pixel_reg[8]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_139_n_0\,
      I1 => \nxt_pixel_reg[8]_i_140_n_0\,
      I2 => \^sel__5\(2),
      I3 => \nxt_pixel_reg[8]_i_141_n_0\,
      I4 => \^sel__5\(1),
      I5 => \nxt_pixel_reg[8]_i_142_n_0\,
      O => \nxt_pixel_reg[8]_i_70_n_0\
    );
\nxt_pixel_reg[8]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_9\,
      I1 => \^q\(2),
      I2 => \lane2_buff_reg[11]\(3),
      O => \^sel__4\(1)
    );
\nxt_pixel_reg[8]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[8]_i_163_n_0\,
      I1 => \nxt_pixel_reg[8]_i_164_n_0\,
      I2 => \^sel__4\(2),
      I3 => \nxt_pixel_reg[8]_i_165_n_0\,
      I4 => \^sel__4\(1),
      I5 => \nxt_pixel_reg[8]_i_166_n_0\,
      O => \_rgb_pixel_reg[8]_21\
    );
\nxt_pixel_reg[8]_i_88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_183_n_0\,
      I1 => \nxt_pixel_reg[8]_i_184_n_0\,
      O => \nxt_pixel_reg[8]_i_88_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[8]_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_185_n_0\,
      I1 => \nxt_pixel_reg[8]_i_186_n_0\,
      O => \nxt_pixel_reg[8]_i_89_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[8]_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_187_n_0\,
      I1 => \nxt_pixel_reg[8]_i_188_n_0\,
      O => \nxt_pixel_reg[8]_i_90_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[8]_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[8]_i_189_n_0\,
      I1 => \nxt_pixel_reg[8]_i_190_n_0\,
      O => \nxt_pixel_reg[8]_i_91_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[9]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_64\,
      I1 => \hc_reg[0]_rep__13_65\,
      O => \nxt_pixel_reg[9]_i_100_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[9]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_58\,
      I1 => \hc_reg[0]_rep__13_59\,
      O => \nxt_pixel_reg[9]_i_101_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[9]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_60\,
      I1 => \hc_reg[0]_rep__13_61\,
      O => \nxt_pixel_reg[9]_i_102_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[9]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_54\,
      I1 => \hc_reg[0]_rep__13_55\,
      O => \nxt_pixel_reg[9]_i_103_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[9]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_56\,
      I1 => \hc_reg[0]_rep__13_57\,
      O => \nxt_pixel_reg[9]_i_104_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[9]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_50\,
      I1 => \hc_reg[0]_rep__13_51\,
      O => \nxt_pixel_reg[9]_i_105_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[9]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_52\,
      I1 => \hc_reg[0]_rep__13_53\,
      O => \nxt_pixel_reg[9]_i_106_n_0\,
      S => \^sel__4\(0)
    );
\nxt_pixel_reg[9]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_78\,
      I1 => \hc_reg[0]_rep__13_79\,
      O => \nxt_pixel_reg[9]_i_112_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[9]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_80\,
      I1 => \hc_reg[0]_rep__13_81\,
      O => \nxt_pixel_reg[9]_i_113_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[9]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_74\,
      I1 => \hc_reg[0]_rep__13_75\,
      O => \nxt_pixel_reg[9]_i_114_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[9]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_76\,
      I1 => \hc_reg[0]_rep__13_77\,
      O => \nxt_pixel_reg[9]_i_115_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[9]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_70\,
      I1 => \hc_reg[0]_rep__13_71\,
      O => \nxt_pixel_reg[9]_i_116_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[9]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_72\,
      I1 => \hc_reg[0]_rep__13_73\,
      O => \nxt_pixel_reg[9]_i_117_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[9]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_66\,
      I1 => \hc_reg[0]_rep__13_67\,
      O => \nxt_pixel_reg[9]_i_118_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[9]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_68\,
      I1 => \hc_reg[0]_rep__13_69\,
      O => \nxt_pixel_reg[9]_i_119_n_0\,
      S => \^sel__5\(0)
    );
\nxt_pixel_reg[9]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_46\,
      I1 => \hc_reg[0]_rep__13_47\,
      O => \nxt_pixel_reg[9]_i_125_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[9]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_48\,
      I1 => \hc_reg[0]_rep__13_49\,
      O => \nxt_pixel_reg[9]_i_126_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[9]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_42\,
      I1 => \hc_reg[0]_rep__13_43\,
      O => \nxt_pixel_reg[9]_i_127_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[9]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_44\,
      I1 => \hc_reg[0]_rep__13_45\,
      O => \nxt_pixel_reg[9]_i_128_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[9]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_38\,
      I1 => \hc_reg[0]_rep__13_39\,
      O => \nxt_pixel_reg[9]_i_129_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[9]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_40\,
      I1 => \hc_reg[0]_rep__13_41\,
      O => \nxt_pixel_reg[9]_i_130_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[9]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_34\,
      I1 => \hc_reg[0]_rep__13_35\,
      O => \nxt_pixel_reg[9]_i_131_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[9]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_36\,
      I1 => \hc_reg[0]_rep__13_37\,
      O => \nxt_pixel_reg[9]_i_132_n_0\,
      S => \^sel__3\(0)
    );
\nxt_pixel_reg[9]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_30\,
      I1 => \hc_reg[0]_rep__13_31\,
      O => \nxt_pixel_reg[9]_i_138_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[9]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_32\,
      I1 => \hc_reg[0]_rep__13_33\,
      O => \nxt_pixel_reg[9]_i_139_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[9]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_26\,
      I1 => \hc_reg[0]_rep__13_27\,
      O => \nxt_pixel_reg[9]_i_140_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[9]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_28\,
      I1 => \hc_reg[0]_rep__13_29\,
      O => \nxt_pixel_reg[9]_i_141_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[9]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_22\,
      I1 => \hc_reg[0]_rep__13_23\,
      O => \nxt_pixel_reg[9]_i_142_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[9]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_24\,
      I1 => \hc_reg[0]_rep__13_25\,
      O => \nxt_pixel_reg[9]_i_143_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[9]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_18\,
      I1 => \hc_reg[0]_rep__13_19\,
      O => \nxt_pixel_reg[9]_i_144_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[9]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_20\,
      I1 => \hc_reg[0]_rep__13_21\,
      O => \nxt_pixel_reg[9]_i_145_n_0\,
      S => \^sel__2\(0)
    );
\nxt_pixel_reg[9]_i_151\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_12\,
      I1 => \hc_reg[0]_rep__12_13\,
      O => \nxt_pixel_reg[9]_i_151_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[9]_i_152\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_0\,
      I1 => \hc_reg[0]_rep__13_1\,
      O => \nxt_pixel_reg[9]_i_152_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[9]_i_153\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_8\,
      I1 => \hc_reg[0]_rep__12_9\,
      O => \nxt_pixel_reg[9]_i_153_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[9]_i_154\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_10\,
      I1 => \hc_reg[0]_rep__12_11\,
      O => \nxt_pixel_reg[9]_i_154_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[9]_i_155\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_4\,
      I1 => \hc_reg[0]_rep__12_5\,
      O => \nxt_pixel_reg[9]_i_155_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[9]_i_156\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_6\,
      I1 => \hc_reg[0]_rep__12_7\,
      O => \nxt_pixel_reg[9]_i_156_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[9]_i_157\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_0\,
      I1 => \hc_reg[0]_rep__12_1\,
      O => \nxt_pixel_reg[9]_i_157_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[9]_i_158\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_2\,
      I1 => \hc_reg[0]_rep__12_3\,
      O => \nxt_pixel_reg[9]_i_158_n_0\,
      S => \^_rgb_pixel_reg[3]_3\(0)
    );
\nxt_pixel_reg[9]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_39_n_0\,
      I1 => \nxt_pixel_reg[9]_i_40_n_0\,
      O => \nxt_pixel_reg[9]_i_16_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[9]_i_164\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_26\,
      I1 => \hc_reg[0]_rep__12_27\,
      O => \nxt_pixel_reg[9]_i_164_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[9]_i_165\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_28\,
      I1 => \hc_reg[0]_rep__12_29\,
      O => \nxt_pixel_reg[9]_i_165_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[9]_i_166\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_22\,
      I1 => \hc_reg[0]_rep__12_23\,
      O => \nxt_pixel_reg[9]_i_166_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[9]_i_167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_24\,
      I1 => \hc_reg[0]_rep__12_25\,
      O => \nxt_pixel_reg[9]_i_167_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[9]_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_18\,
      I1 => \hc_reg[0]_rep__12_19\,
      O => \nxt_pixel_reg[9]_i_168_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[9]_i_169\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_20\,
      I1 => \hc_reg[0]_rep__12_21\,
      O => \nxt_pixel_reg[9]_i_169_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[9]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_41_n_0\,
      I1 => \nxt_pixel_reg[9]_i_42_n_0\,
      O => \nxt_pixel_reg[9]_i_17_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[9]_i_170\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_14\,
      I1 => \hc_reg[0]_rep__12_15\,
      O => \nxt_pixel_reg[9]_i_170_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[9]_i_171\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_16\,
      I1 => \hc_reg[0]_rep__12_17\,
      O => \nxt_pixel_reg[9]_i_171_n_0\,
      S => \^sel__0\(0)
    );
\nxt_pixel_reg[9]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_43_n_0\,
      I1 => \nxt_pixel_reg[9]_i_44_n_0\,
      O => \nxt_pixel_reg[9]_i_18_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[9]_i_182\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_14\,
      I1 => \hc_reg[0]_rep__13_15\,
      O => \nxt_pixel_reg[9]_i_182_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[9]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_16\,
      I1 => \hc_reg[0]_rep__13_17\,
      O => \nxt_pixel_reg[9]_i_183_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[9]_i_184\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_10\,
      I1 => \hc_reg[0]_rep__13_11\,
      O => \nxt_pixel_reg[9]_i_184_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[9]_i_185\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_12\,
      I1 => \hc_reg[0]_rep__13_13\,
      O => \nxt_pixel_reg[9]_i_185_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[9]_i_186\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_6\,
      I1 => \hc_reg[0]_rep__13_7\,
      O => \nxt_pixel_reg[9]_i_186_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[9]_i_187\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_8\,
      I1 => \hc_reg[0]_rep__13_9\,
      O => \nxt_pixel_reg[9]_i_187_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[9]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_2\,
      I1 => \hc_reg[0]_rep__13_3\,
      O => \nxt_pixel_reg[9]_i_188_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[9]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_4\,
      I1 => \hc_reg[0]_rep__13_5\,
      O => \nxt_pixel_reg[9]_i_189_n_0\,
      S => \^sel__1\(0)
    );
\nxt_pixel_reg[9]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_45_n_0\,
      I1 => \nxt_pixel_reg[9]_i_46_n_0\,
      O => \nxt_pixel_reg[9]_i_19_n_0\,
      S => \lane0_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[9]_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^hc_reg[4]_rep_1\,
      I1 => \^_rgb_pixel_reg[3]_6\,
      O => \_rgb_pixel_reg[9]_6\
    );
\nxt_pixel_reg[9]_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^hc_reg[4]_rep_1\,
      I1 => \^_rgb_pixel_reg[3]_6\,
      O => \_rgb_pixel_reg[9]_11\
    );
\nxt_pixel_reg[9]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^hc_reg[4]_rep_1\,
      I1 => \^_rgb_pixel_reg[9]_5\,
      O => \_rgb_pixel_reg[9]_10\
    );
\nxt_pixel_reg[9]_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^hc_reg[4]_rep_1\,
      I1 => \^_rgb_pixel_reg[9]_5\,
      O => \_rgb_pixel_reg[9]_7\
    );
\nxt_pixel_reg[9]_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[4]_rep__4_0\,
      I1 => \^hc_reg[4]_rep__4_1\,
      O => \_rgb_pixel_reg[9]_12\
    );
\nxt_pixel_reg[9]_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^hc_reg[4]_rep__4_1\,
      I1 => \^_rgb_pixel_reg[9]_5\,
      O => \_rgb_pixel_reg[9]_8\
    );
\nxt_pixel_reg[9]_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^hc_reg[4]_rep_1\,
      I1 => \^_rgb_pixel_reg[9]_5\,
      O => \_rgb_pixel_reg[9]_9\
    );
\nxt_pixel_reg[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_52_n_0\,
      I1 => \nxt_pixel_reg[9]_i_53_n_0\,
      I2 => \^sel__4\(2),
      I3 => \nxt_pixel_reg[9]_i_54_n_0\,
      I4 => \^sel__4\(1),
      I5 => \nxt_pixel_reg[9]_i_55_n_0\,
      O => \_rgb_pixel_reg[9]_19\
    );
\nxt_pixel_reg[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_58_n_0\,
      I1 => \nxt_pixel_reg[9]_i_59_n_0\,
      I2 => \^sel__5\(2),
      I3 => \nxt_pixel_reg[9]_i_60_n_0\,
      I4 => \^sel__5\(1),
      I5 => \nxt_pixel_reg[9]_i_61_n_0\,
      O => \_rgb_pixel_reg[9]_20\
    );
\nxt_pixel_reg[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_64_n_0\,
      I1 => \nxt_pixel_reg[9]_i_65_n_0\,
      I2 => \^sel__3\(2),
      I3 => \nxt_pixel_reg[9]_i_66_n_0\,
      I4 => \^sel__3\(1),
      I5 => \nxt_pixel_reg[9]_i_67_n_0\,
      O => \_rgb_pixel_reg[9]_18\
    );
\nxt_pixel_reg[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_70_n_0\,
      I1 => \nxt_pixel_reg[9]_i_71_n_0\,
      I2 => \^sel__2\(2),
      I3 => \nxt_pixel_reg[9]_i_72_n_0\,
      I4 => \^sel__2\(1),
      I5 => \nxt_pixel_reg[9]_i_73_n_0\,
      O => \_rgb_pixel_reg[9]_17\
    );
\nxt_pixel_reg[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_76_n_0\,
      I1 => \nxt_pixel_reg[9]_i_77_n_0\,
      I2 => \^_rgb_pixel_reg[3]_3\(2),
      I3 => \nxt_pixel_reg[9]_i_78_n_0\,
      I4 => \^_rgb_pixel_reg[3]_3\(1),
      I5 => \nxt_pixel_reg[9]_i_79_n_0\,
      O => \_rgb_pixel_reg[9]_14\
    );
\nxt_pixel_reg[9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_82_n_0\,
      I1 => \nxt_pixel_reg[9]_i_83_n_0\,
      I2 => \^sel__0\(2),
      I3 => \nxt_pixel_reg[9]_i_84_n_0\,
      I4 => \^sel__0\(1),
      I5 => \nxt_pixel_reg[9]_i_86_n_0\,
      O => \_rgb_pixel_reg[9]_15\
    );
\nxt_pixel_reg[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_91_n_0\,
      I1 => \nxt_pixel_reg[9]_i_92_n_0\,
      I2 => \^sel__1\(2),
      I3 => \nxt_pixel_reg[9]_i_93_n_0\,
      I4 => \^sel__1\(1),
      I5 => \nxt_pixel_reg[9]_i_94_n_0\,
      O => \_rgb_pixel_reg[9]_16\
    );
\nxt_pixel_reg[9]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_78\,
      I1 => \hc_reg[0]_rep__12_79\,
      O => \nxt_pixel_reg[9]_i_39_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[9]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_80\,
      I1 => \hc_reg[0]_rep__12_81\,
      O => \nxt_pixel_reg[9]_i_40_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[9]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_74\,
      I1 => \hc_reg[0]_rep__12_75\,
      O => \nxt_pixel_reg[9]_i_41_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[9]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_76\,
      I1 => \hc_reg[0]_rep__12_77\,
      O => \nxt_pixel_reg[9]_i_42_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[9]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_70\,
      I1 => \hc_reg[0]_rep__12_71\,
      O => \nxt_pixel_reg[9]_i_43_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[9]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_72\,
      I1 => \hc_reg[0]_rep__12_73\,
      O => \nxt_pixel_reg[9]_i_44_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[9]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_66\,
      I1 => \hc_reg[0]_rep__12_67\,
      O => \nxt_pixel_reg[9]_i_45_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[9]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__12_68\,
      I1 => \hc_reg[0]_rep__12_69\,
      O => \nxt_pixel_reg[9]_i_46_n_0\,
      S => \^sel__6\(0)
    );
\nxt_pixel_reg[9]_i_52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_99_n_0\,
      I1 => \nxt_pixel_reg[9]_i_100_n_0\,
      O => \nxt_pixel_reg[9]_i_52_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_101_n_0\,
      I1 => \nxt_pixel_reg[9]_i_102_n_0\,
      O => \nxt_pixel_reg[9]_i_53_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_103_n_0\,
      I1 => \nxt_pixel_reg[9]_i_104_n_0\,
      O => \nxt_pixel_reg[9]_i_54_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_105_n_0\,
      I1 => \nxt_pixel_reg[9]_i_106_n_0\,
      O => \nxt_pixel_reg[9]_i_55_n_0\,
      S => \lane2_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_112_n_0\,
      I1 => \nxt_pixel_reg[9]_i_113_n_0\,
      O => \nxt_pixel_reg[9]_i_58_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[9]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_114_n_0\,
      I1 => \nxt_pixel_reg[9]_i_115_n_0\,
      O => \nxt_pixel_reg[9]_i_59_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \nxt_pixel_reg[9]_i_16_n_0\,
      I1 => \nxt_pixel_reg[9]_i_17_n_0\,
      I2 => \^sel__6\(2),
      I3 => \nxt_pixel_reg[9]_i_18_n_0\,
      I4 => \^sel__6\(1),
      I5 => \nxt_pixel_reg[9]_i_19_n_0\,
      O => \_rgb_pixel_reg[9]_21\
    );
\nxt_pixel_reg[9]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_116_n_0\,
      I1 => \nxt_pixel_reg[9]_i_117_n_0\,
      O => \nxt_pixel_reg[9]_i_60_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[9]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_118_n_0\,
      I1 => \nxt_pixel_reg[9]_i_119_n_0\,
      O => \nxt_pixel_reg[9]_i_61_n_0\,
      S => \lane1_buff_reg[1]_1\(0)
    );
\nxt_pixel_reg[9]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_125_n_0\,
      I1 => \nxt_pixel_reg[9]_i_126_n_0\,
      O => \nxt_pixel_reg[9]_i_64_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_127_n_0\,
      I1 => \nxt_pixel_reg[9]_i_128_n_0\,
      O => \nxt_pixel_reg[9]_i_65_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_129_n_0\,
      I1 => \nxt_pixel_reg[9]_i_130_n_0\,
      O => \nxt_pixel_reg[9]_i_66_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_131_n_0\,
      I1 => \nxt_pixel_reg[9]_i_132_n_0\,
      O => \nxt_pixel_reg[9]_i_67_n_0\,
      S => \lane3_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_138_n_0\,
      I1 => \nxt_pixel_reg[9]_i_139_n_0\,
      O => \nxt_pixel_reg[9]_i_70_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_140_n_0\,
      I1 => \nxt_pixel_reg[9]_i_141_n_0\,
      O => \nxt_pixel_reg[9]_i_71_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_142_n_0\,
      I1 => \nxt_pixel_reg[9]_i_143_n_0\,
      O => \nxt_pixel_reg[9]_i_72_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_144_n_0\,
      I1 => \nxt_pixel_reg[9]_i_145_n_0\,
      O => \nxt_pixel_reg[9]_i_73_n_0\,
      S => \lane4_buff_reg[1]\(0)
    );
\nxt_pixel_reg[9]_i_76\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_151_n_0\,
      I1 => \nxt_pixel_reg[9]_i_152_n_0\,
      O => \nxt_pixel_reg[9]_i_76_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[9]_i_77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_153_n_0\,
      I1 => \nxt_pixel_reg[9]_i_154_n_0\,
      O => \nxt_pixel_reg[9]_i_77_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[9]_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_155_n_0\,
      I1 => \nxt_pixel_reg[9]_i_156_n_0\,
      O => \nxt_pixel_reg[9]_i_78_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[9]_i_79\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_157_n_0\,
      I1 => \nxt_pixel_reg[9]_i_158_n_0\,
      O => \nxt_pixel_reg[9]_i_79_n_0\,
      S => sel_1(0)
    );
\nxt_pixel_reg[9]_i_82\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_164_n_0\,
      I1 => \nxt_pixel_reg[9]_i_165_n_0\,
      O => \nxt_pixel_reg[9]_i_82_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[9]_i_83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_166_n_0\,
      I1 => \nxt_pixel_reg[9]_i_167_n_0\,
      O => \nxt_pixel_reg[9]_i_83_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[9]_i_84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_168_n_0\,
      I1 => \nxt_pixel_reg[9]_i_169_n_0\,
      O => \nxt_pixel_reg[9]_i_84_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[9]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_7\,
      I1 => \^q\(2),
      I2 => \lane6_buff_reg[12]\(3),
      O => \^sel__0\(1)
    );
\nxt_pixel_reg[9]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_170_n_0\,
      I1 => \nxt_pixel_reg[9]_i_171_n_0\,
      O => \nxt_pixel_reg[9]_i_86_n_0\,
      S => \lane6_buff_reg[1]_2\(1)
    );
\nxt_pixel_reg[9]_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_182_n_0\,
      I1 => \nxt_pixel_reg[9]_i_183_n_0\,
      O => \nxt_pixel_reg[9]_i_91_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[9]_i_92\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_184_n_0\,
      I1 => \nxt_pixel_reg[9]_i_185_n_0\,
      O => \nxt_pixel_reg[9]_i_92_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[9]_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_186_n_0\,
      I1 => \nxt_pixel_reg[9]_i_187_n_0\,
      O => \nxt_pixel_reg[9]_i_93_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[9]_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \nxt_pixel_reg[9]_i_188_n_0\,
      I1 => \nxt_pixel_reg[9]_i_189_n_0\,
      O => \nxt_pixel_reg[9]_i_94_n_0\,
      S => \lane5_buff_reg[1]_0\(1)
    );
\nxt_pixel_reg[9]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^hc_reg[4]_rep__4_1\,
      I1 => \^_rgb_pixel_reg[9]_5\,
      O => \_rgb_pixel_reg[9]_4\
    );
\nxt_pixel_reg[9]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \hc_reg[0]_rep__13_62\,
      I1 => \hc_reg[0]_rep__13_63\,
      O => \nxt_pixel_reg[9]_i_99_n_0\,
      S => \^sel__4\(0)
    );
\obj_buff1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \obj_buff1[21]_i_2__0_n_0\,
      I1 => \obj_buff1[20]_i_2_n_0\,
      I2 => \obj_buff1[20]_i_3_n_0\,
      I3 => \obj_buff1[20]_i_4_n_0\,
      I4 => \obj_buff1[20]_i_5_n_0\,
      O => \obj_buff1_reg[20]_0\(0)
    );
\obj_buff1[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hcountd_reg[10]\(6),
      I1 => \^hcountd_reg[10]\(7),
      I2 => \^hcountd_reg[4]\,
      I3 => \^hcountd_reg[10]\(5),
      O => \obj_buff1[20]_i_2_n_0\
    );
\obj_buff1[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \^hcountd_reg[3]\,
      I2 => \^hc_reg[3]_rep__2_0\,
      I3 => \^hc_reg[4]_rep__13_0\,
      O => \obj_buff1[20]_i_3_n_0\
    );
\obj_buff1[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \obj_buff1[20]_i_4_n_0\
    );
\obj_buff1[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hcountd_reg[10]\(10),
      I1 => \^vc_reg[0]_rep__0_0\,
      I2 => \^hcountd_reg[10]\(8),
      I3 => \^hcountd_reg[10]\(9),
      O => \obj_buff1[20]_i_5_n_0\
    );
\obj_buff1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \obj_buff1[21]_i_2_n_0\,
      I1 => \obj_buff1[21]_i_3_n_0\,
      I2 => \^hcountd_reg[10]\(6),
      I3 => \^hcountd_reg[10]\(7),
      I4 => \obj_buff1[21]_i_4__0_n_0\,
      I5 => \obj_buff1[21]_i_5_n_0\,
      O => E(0)
    );
\obj_buff1[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \obj_buff1[21]_i_2__0_n_0\,
      I1 => \obj_buff1[21]_i_4__0_n_0\,
      I2 => \^hcountd_reg[10]\(7),
      I3 => \^hcountd_reg[10]\(6),
      I4 => \obj_buff1[21]_i_3__0_n_0\,
      I5 => \obj_buff1[21]_i_4_n_0\,
      O => \obj_buff3_reg[0]\(0)
    );
\obj_buff1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(7),
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \obj_buff1[21]_i_2_n_0\
    );
\obj_buff1[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(7),
      I5 => \^q\(6),
      O => \obj_buff1[21]_i_2__0_n_0\
    );
\obj_buff1[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \^hc_reg[4]_rep__13_0\,
      I2 => \^hcountd_reg[3]\,
      I3 => \^hc_reg[3]_rep__2_0\,
      O => \obj_buff1[21]_i_3_n_0\
    );
\obj_buff1[21]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^obj_buff1_reg[20]\(0),
      I1 => \^hcountd_reg[3]\,
      I2 => \^hc_reg[3]_rep__2_0\,
      I3 => \^hc_reg[4]_rep__13_0\,
      O => \obj_buff1[21]_i_3__0_n_0\
    );
\obj_buff1[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \obj_buff1[20]_i_5_n_0\,
      O => \obj_buff1[21]_i_4_n_0\
    );
\obj_buff1[21]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \^hcountd_reg[4]\,
      O => \obj_buff1[21]_i_4__0_n_0\
    );
\obj_buff1[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^hcountd_reg[10]\(8),
      I3 => \^vcountd_reg[0]\,
      I4 => \obj_buff1[21]_i_6_n_0\,
      O => \obj_buff1[21]_i_5_n_0\
    );
\obj_buff1[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hcountd_reg[10]\(10),
      I1 => \^hcountd_reg[10]\(9),
      I2 => \^q\(3),
      I3 => \^q\(0),
      O => \obj_buff1[21]_i_6_n_0\
    );
\vc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hc,
      I1 => vcount_internal(0),
      O => \vc[0]_i_1_n_0\
    );
\vc[0]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hc,
      I1 => vcount_internal(0),
      O => \vc[0]_rep_i_1_n_0\
    );
\vc[0]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hc,
      I1 => vcount_internal(0),
      O => \vc[0]_rep_i_1__0_n_0\
    );
\vc[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \vc[10]_i_3_n_0\,
      I1 => \^hcountd_reg[10]\(9),
      I2 => \^hcountd_reg[10]\(6),
      I3 => \^hcountd_reg[10]\(7),
      I4 => \vc[10]_i_4_n_0\,
      O => \vc[10]_i_1_n_0\
    );
\vc[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \vc[10]_i_5_n_0\,
      I3 => hc,
      O => \vc[10]_i_2_n_0\
    );
\vc[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^hcountd_reg[10]\(5),
      I1 => \^hcountd_reg[4]\,
      I2 => \^hcountd_reg[10]\(10),
      I3 => \^hcountd_reg[10]\(8),
      I4 => \vc[10]_i_6_n_0\,
      O => \vc[10]_i_3_n_0\
    );
\vc[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(9),
      I2 => \^vc_reg[0]_rep__0_0\,
      I3 => \vc[10]_i_7_n_0\,
      I4 => \vc[10]_i_8_n_0\,
      O => \vc[10]_i_4_n_0\
    );
\vc[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \vc[9]_i_2_n_0\,
      I3 => \^q\(6),
      O => \vc[10]_i_5_n_0\
    );
\vc[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^vc_reg[0]_rep__0_1\,
      I1 => \^hc_reg[5]_0\,
      I2 => \^hc_reg[4]_rep__10_1\,
      I3 => \^hc_reg[4]_rep__10_0\,
      O => \vc[10]_i_6_n_0\
    );
\vc[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(1),
      O => \vc[10]_i_7_n_0\
    );
\vc[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(5),
      O => \vc[10]_i_8_n_0\
    );
\vc[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(0),
      I1 => vcount_internal(0),
      I2 => hc,
      O => \vc[1]_i_1_n_0\
    );
\vc[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => vcount_internal(0),
      I3 => hc,
      O => \vc[2]_i_1_n_0\
    );
\vc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => vcount_internal(0),
      I3 => \^q\(0),
      I4 => hc,
      O => \vc[3]_i_1_n_0\
    );
\vc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^vcountd_reg[0]\,
      I4 => \^q\(1),
      I5 => hc,
      O => \vc[4]_i_1_n_0\
    );
\vc[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(4),
      I1 => \vc[5]_i_2_n_0\,
      I2 => hc,
      O => \vc[5]_i_1_n_0\
    );
\vc[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^vc_reg[0]_rep__0_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \vc[5]_i_2_n_0\
    );
\vc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(5),
      I1 => \vc[9]_i_2_n_0\,
      I2 => hc,
      O => \vc[6]_i_1_n_0\
    );
\vc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \vc[9]_i_2_n_0\,
      I3 => hc,
      O => \vc[7]_i_1_n_0\
    );
\vc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \vc[9]_i_2_n_0\,
      I3 => \^q\(5),
      I4 => hc,
      O => \vc[8]_i_1_n_0\
    );
\vc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \vc[9]_i_2_n_0\,
      I4 => \^q\(6),
      I5 => hc,
      O => \vc[9]_i_1_n_0\
    );
\vc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^vc_reg[0]_rep__0_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \vc[9]_i_2_n_0\
    );
\vc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[0]_i_1_n_0\,
      Q => vcount_internal(0),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[0]_rep_i_1_n_0\,
      Q => \^vcountd_reg[0]\,
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[0]_rep_i_1__0_n_0\,
      Q => \^vc_reg[0]_rep__0_0\,
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[10]_i_2_n_0\,
      Q => \^q\(9),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[1]_i_1_n_0\,
      Q => \^q\(0),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[2]_i_1_n_0\,
      Q => \^q\(1),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[3]_i_1_n_0\,
      Q => \^q\(2),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[4]_i_1_n_0\,
      Q => \^q\(3),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[5]_i_1_n_0\,
      Q => \^q\(4),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[6]_i_1_n_0\,
      Q => \^q\(5),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[7]_i_1_n_0\,
      Q => \^q\(6),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[8]_i_1_n_0\,
      Q => \^q\(7),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[9]_i_1_n_0\,
      Q => \^q\(8),
      R => \hc[10]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Truck_drawer is
  port (
    vcountd : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \_rgb_pixel_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \_rgb_pixel_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \_rgb_pixel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \_rgb_pixel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_10\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \_rgb_pixel_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_5\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \_rgb_pixel_reg[6]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_11\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \_rgb_pixel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_12\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \_rgb_pixel_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_15\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \_rgb_pixel_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_pixel146_out : out STD_LOGIC;
    nxt_pixel141_out : out STD_LOGIC;
    \_rgb_pixel_reg[0]_16\ : out STD_LOGIC;
    nxt_pixel116_out : out STD_LOGIC;
    \_rgb_pixel_reg[3]_3\ : out STD_LOGIC;
    nxt_pixel136_out : out STD_LOGIC;
    nxt_pixel131_out : out STD_LOGIC;
    nxt_pixel126_out : out STD_LOGIC;
    nxt_pixel121_out : out STD_LOGIC;
    \_rgb_pixel_reg[8]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[6]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_14\ : out STD_LOGIC;
    nxt_pixel2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \_rgb_pixel_reg[9]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_26\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_0\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_16\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_27\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_17\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_18\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_4\ : out STD_LOGIC;
    \_rgb_out_reg[11]\ : out STD_LOGIC;
    \_rgb_out_reg[10]\ : out STD_LOGIC;
    \_rgb_out_reg[9]\ : out STD_LOGIC;
    \_rgb_out_reg[8]\ : out STD_LOGIC;
    \_rgb_out_reg[7]\ : out STD_LOGIC;
    \_rgb_out_reg[6]\ : out STD_LOGIC;
    \_rgb_out_reg[5]\ : out STD_LOGIC;
    \_rgb_out_reg[4]\ : out STD_LOGIC;
    \_rgb_out_reg[3]\ : out STD_LOGIC;
    \_rgb_out_reg[2]\ : out STD_LOGIC;
    \_rgb_out_reg[1]\ : out STD_LOGIC;
    \_rgb_out_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_28\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_19\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_29\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_20\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[7]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_13\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_30\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_21\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_5\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_6\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_31\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_22\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_32\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_3\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_23\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_14\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_33\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_4\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_24\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[5]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_34\ : out STD_LOGIC;
    \_rgb_pixel_reg[4]_9\ : out STD_LOGIC;
    \_rgb_pixel_reg[2]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[6]_25\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_10\ : out STD_LOGIC;
    \_rgb_pixel_reg[3]_12\ : out STD_LOGIC;
    \_rgb_pixel_reg[8]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[9]_3\ : out STD_LOGIC;
    \p_0_out__4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \_rgb_pixel_reg[11]_7\ : out STD_LOGIC;
    \_rgb_pixel_reg[11]_8\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_11\ : out STD_LOGIC;
    \_rgb_pixel_reg[10]_12\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pclk : in STD_LOGIC;
    hcountd : in STD_LOGIC_VECTOR ( 9 downto 0 );
    hcountd_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    nxt_pixel128_in : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \hc_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \hc_reg[4]_rep__13\ : in STD_LOGIC;
    \hc_reg[3]_rep__14\ : in STD_LOGIC;
    \hc_reg[3]_rep__3\ : in STD_LOGIC;
    address1000_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \obj_buff3_reg[21]_0\ : in STD_LOGIC;
    \obj_buff7_reg[21]_0\ : in STD_LOGIC;
    \obj_buff3_reg[21]_1\ : in STD_LOGIC;
    \obj_buff3_reg[21]_2\ : in STD_LOGIC;
    \obj_buff7_reg[21]_1\ : in STD_LOGIC;
    \vcountd_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[21]_3\ : in STD_LOGIC;
    \obj_buff3_reg[21]_4\ : in STD_LOGIC;
    \obj_buff5_reg[21]_0\ : in STD_LOGIC;
    \obj_buff6_reg[21]_0\ : in STD_LOGIC;
    \obj_buff7_reg[21]_2\ : in STD_LOGIC;
    \obj_buff3_reg[21]_5\ : in STD_LOGIC;
    \obj_buff6_reg[21]_1\ : in STD_LOGIC;
    \obj_buff3_reg[21]_6\ : in STD_LOGIC;
    \obj_buff7_reg[21]_3\ : in STD_LOGIC;
    \obj_buff3_reg[21]_7\ : in STD_LOGIC;
    \obj_buff5_reg[21]_1\ : in STD_LOGIC;
    \obj_buff6_reg[21]_2\ : in STD_LOGIC;
    \obj_buff7_reg[21]_4\ : in STD_LOGIC;
    \obj_buff3_reg[21]_8\ : in STD_LOGIC;
    \vcountd_reg[9]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[21]_2\ : in STD_LOGIC;
    \vcountd_reg[9]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[9]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_pixel10_in : in STD_LOGIC;
    \vc_reg[3]\ : in STD_LOGIC;
    address802_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \hcountd_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hcountd_reg[10]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vcountd_reg[10]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_9\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \_rgb_pixel_reg[11]_10\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \obj_buff1_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    address703_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address707_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    address604_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address609_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    address505_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address5011_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    address307_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address3015_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    address805_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    address208_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address2017_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    address109_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address1019_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    address406_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address4013_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    address1001_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    address901_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    address903_out : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Truck_drawer : entity is "Truck_drawer";
end microblaze_Video_Controller_4regs_0_0_Truck_drawer;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Truck_drawer is
  signal \_rgb_out[11]_i_29_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_109_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_113_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_136__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_137_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_138__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_139_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_140_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_141_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_142_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_149_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_154_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_155_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_156_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_160_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_161_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_163_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_164_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_169_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_170_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_171_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_172_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_173_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_174_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_175_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_176_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_186_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_187_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_188_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_203_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_204_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_205_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_206_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_207_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_208_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_210_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_219_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_220_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_222_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_227_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_22_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_43_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_45_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_46_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_56_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_58_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_63_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_68_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_82_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_83_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_84_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_85_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_86_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_87_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_88_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_127_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_128__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_129__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_130__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_131__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_132_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_133__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_134__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_151_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_152__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_153__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_154_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_155_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_156__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_157__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_158__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_161_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_162_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_171_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_172__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_174__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_186__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_188__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_195__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_197__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_199__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_210_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_211_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_212_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_213_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_214_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_215_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_216_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_217_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_234_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_235_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_236_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_237_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_238_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_239_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_240_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_241_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_247_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_248_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_255__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_264__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_266__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_272_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_274__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_279_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_280_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_281_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_282_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_283_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_289_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_290__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_291_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_301_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_302_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_304_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_316_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_318_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_322__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_324_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_328_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_330_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_333_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_334_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_336_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_348__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_350__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_354_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_356_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_358_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_359_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_360_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_362_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_363_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_364_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_365_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_366_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_376_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_377_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_378__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_379__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_380__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_381__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_382__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_383__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_384__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_385__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_402__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_403__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_404__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_405__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_406__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_407__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_408__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_409_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_432_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_433_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_434_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_435__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_436_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_437_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_438_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_439__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_456__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_457__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_458__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_459__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_460__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_461__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_462__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_463__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_477_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_478_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_479_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_480_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_481_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_482_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_483_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_484_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_485_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_486_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_513_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_514_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_515_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_516_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_517_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_518_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_519_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_520_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_531_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_532_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_533_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_71_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_72_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_81__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_82__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_84__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_96_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_98_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_100__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_101_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_102_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_120_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_121_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_122_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_123__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_124_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_125_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_126_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_127__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_151_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_152_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_153_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_162_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_163_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_164_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_165_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_171_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_173_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_178_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_179_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_17__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_182_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_183_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_18__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_32_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_34__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_37__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_39__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_51__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_53__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_64_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_65__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_66__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_67__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_68__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_69__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_70__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_71__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_88__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_89__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_90__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_91__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_92__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_93__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_94__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_95__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_96_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_97_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_98_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_99_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_35_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_41_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_43_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_106_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_107_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_114_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_118_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_119_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_126_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_127_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_22_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_41_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_59_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_60__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_61__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_64_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_65_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_78_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_79_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_87_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_96_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_97_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_98_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_99_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_19__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_31_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_33_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_37_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_38_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_39_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_40_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_41_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_43_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_60_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_61_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_62_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_63_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_64_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_65_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_66_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_67_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_68_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_71_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_75_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_76_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_77_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_82_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_83_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_87_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_88_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[3]_i_89_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_19_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_35_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_37_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_38_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_64_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_65_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_68_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_73_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_74_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_75_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_76_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_104_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_106_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_109_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_110_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_121_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_122_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_124__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_125__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_126__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_131__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_132__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_133__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_134__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_35_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_37_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_46_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_47_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_48_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_63_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_70_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_71_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_82_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_83_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_84_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_85_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_86_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[6]_i_92_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_29_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_37_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_58_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_61_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_62_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_67_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_68_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_73_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_74_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_87_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_88_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_93_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_94_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_100_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_101_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_102_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_104_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_105_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_106_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_107_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_108_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_109_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_110_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_111_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_128_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_129_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_130_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_131_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_132_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_133_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_134_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_135_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_157_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_158_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_160_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_16_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_172_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_174_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_183_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_184_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_185_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_188_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_194_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_20__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_221_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_222_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_223_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_224_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_225_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_226_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_227_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_228_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_245_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_246_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_247_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_248_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_249_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_250_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_251_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_252_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_257_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_258_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_263_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_265_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_266_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_270_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_271_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_272_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_273_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_280_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_281_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_284_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_285_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_286_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_298_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_299_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_300_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_311_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_312_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_313_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_315_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_316_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_317_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_318_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_320_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_321_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_323_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_32_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_335_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_337_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_338_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_341_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_343_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_348_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_349_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_350_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_351_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_364_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_378_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_379_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_380_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_381_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_382_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_383_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_384_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_385_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_386_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_387_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_404_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_405_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_406_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_407_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_408_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_409_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_410_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_411_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_412_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_414_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_415_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_416_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_429_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_430_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_431_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_432_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_433_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_434_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_435_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_444_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_445_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_446_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_447_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_44__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_46_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_47_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_48_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_52_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_53_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_55_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_67_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_80_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_97_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_98_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_116_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_117_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_118_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_121_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_126_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_127_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_131_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_132_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_133_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_150_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_151_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_161_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_162_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_163_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_171_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_175_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_176_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_177_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_188_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_189_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_190_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_198_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_199_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_19_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_200_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_201_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_208_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_210_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_211_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_212_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_213_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_227_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_228_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_229_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_22_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_231_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_232_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_238_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_239_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_240_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_241_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_242_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_249_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_24__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_250_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_251_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_252_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_45_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_46_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_48_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_52_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_54_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_70_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_71_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_74_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_75_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_81_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_85_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_86_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_87_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_96_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[9]_i_9_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^_rgb_pixel_reg[0]_10\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^_rgb_pixel_reg[0]_11\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^_rgb_pixel_reg[0]_12\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^_rgb_pixel_reg[0]_15\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^_rgb_pixel_reg[0]_26\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^_rgb_pixel_reg[0]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^_rgb_pixel_reg[0]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \_rgb_pixel_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[0]_i_103_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_1\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_11\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_12\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_100_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_105_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_108_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_170_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_170_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_170_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_170_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_185_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_185_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_185_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_185_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_259_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_262_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_267_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_270__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_273_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_300_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_300_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_300_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_300_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_315_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_315_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_315_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_315_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_332__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_332__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_332__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_332__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_347__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_347__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_347__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_347__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_361_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_47_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_50_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_80_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_80_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_80_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_80_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_95_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_95_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_95_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_95_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_12__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_138_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_138_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_150_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_150_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_150_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_150_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_161_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_16_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_16_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_16_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_16_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_31_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_31_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_31_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_31_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_35_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_35_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_35_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_50_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_50_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_50_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[2]_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[3]_7\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_15_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_15_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_15_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_30_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_30_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_30_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[3]_i_81_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[4]_i_40_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[4]_i_70_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_15\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[6]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^_rgb_pixel_reg[6]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \_rgb_pixel_reg[6]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_105_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_105_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_123_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_123_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_123_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_123_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_62_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[6]_i_91_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[7]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[7]_i_45_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[7]_i_46_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[7]_i_72_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[7]_i_89_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[8]_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_156_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_156_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_156_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_156_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_171_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_171_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_171_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_171_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_175_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_176_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_177_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_182_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_182_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_182_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_182_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_193_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_205_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_205_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_23_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_259_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_262_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_262_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_26__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_283_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_283_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_283_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_283_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_319_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_319_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_319_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_319_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_334_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_334_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_334_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_334_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_342_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_342_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_374_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_374_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_413_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_413_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_413_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_413_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_428_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_428_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_428_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_428_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_51_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_51_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_51_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_66_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_66_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_66_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_66_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_76_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_79_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_92_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[8]_i_92_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[9]_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_105_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_105_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_139_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_139_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_160_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_160_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_160_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_160_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_174_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_174_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_174_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_174_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_224_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_224_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_237_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_237_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_237_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_237_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_26_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_38_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_38_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_68_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_68_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_68_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_68_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_80_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[9]_i_97_n_0\ : STD_LOGIC;
  signal address10b_00_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address1b_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address2b_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address3b_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address4b_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address5b_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address6b_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address7b_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address8b_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address9b_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal nxt_pixel111_out : STD_LOGIC;
  signal \^nxt_pixel116_out\ : STD_LOGIC;
  signal \^nxt_pixel121_out\ : STD_LOGIC;
  signal nxt_pixel126_in : STD_LOGIC;
  signal \^nxt_pixel126_out\ : STD_LOGIC;
  signal \^nxt_pixel131_out\ : STD_LOGIC;
  signal \^nxt_pixel136_out\ : STD_LOGIC;
  signal \^nxt_pixel141_out\ : STD_LOGIC;
  signal \^nxt_pixel146_out\ : STD_LOGIC;
  signal nxt_pixel16_out : STD_LOGIC;
  signal \nxt_pixel1__0\ : STD_LOGIC;
  signal \nxt_pixel1__1\ : STD_LOGIC;
  signal \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_17_n_0\ : STD_LOGIC;
  signal \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7_n_0\ : STD_LOGIC;
  signal \^nxt_pixel2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal nxt_pixel214_in : STD_LOGIC;
  signal nxt_pixel219_in : STD_LOGIC;
  signal nxt_pixel224_in : STD_LOGIC;
  signal nxt_pixel229_in : STD_LOGIC;
  signal nxt_pixel234_in : STD_LOGIC;
  signal nxt_pixel239_in : STD_LOGIC;
  signal nxt_pixel244_in : STD_LOGIC;
  signal nxt_pixel24_in : STD_LOGIC;
  signal nxt_pixel29_in : STD_LOGIC;
  signal nxt_pixel30_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal nxt_pixel4 : STD_LOGIC;
  signal nxt_pixel412_in : STD_LOGIC;
  signal nxt_pixel417_in : STD_LOGIC;
  signal nxt_pixel422_in : STD_LOGIC;
  signal nxt_pixel427_in : STD_LOGIC;
  signal nxt_pixel42_in : STD_LOGIC;
  signal nxt_pixel432_in : STD_LOGIC;
  signal nxt_pixel437_in : STD_LOGIC;
  signal nxt_pixel442_in : STD_LOGIC;
  signal nxt_pixel47_in : STD_LOGIC;
  signal \obj_buff10_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff10_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff10_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff10_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff1_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_buff2_reg_n_0_[21]\ : STD_LOGIC;
  signal \obj_buff2_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff2_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff2_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff2_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_buff3_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff3_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff3_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff3_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff3_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_buff4_reg_n_0_[21]\ : STD_LOGIC;
  signal \obj_buff4_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff4_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff4_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff4_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_buff5_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff5_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff5_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff5_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff5_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_buff6_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff6_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff6_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff6_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff6_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_buff7_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff7_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff7_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff7_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff7_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_buff8_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_buff8_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff8_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff8_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff8_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_buff9_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_buff9_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_buff9_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_buff9_reg_n_0_[9]\ : STD_LOGIC;
  signal obj_reg1 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg10 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \obj_reg10[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \obj_reg10[21]_i_2_n_0\ : STD_LOGIC;
  signal \obj_reg1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \obj_reg1[21]_i_2__0_n_0\ : STD_LOGIC;
  signal obj_reg2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \obj_reg2[21]_i_1__0_n_0\ : STD_LOGIC;
  signal obj_reg3 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \obj_reg3[21]_i_1__0_n_0\ : STD_LOGIC;
  signal obj_reg4 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \obj_reg4[21]_i_1__0_n_0\ : STD_LOGIC;
  signal obj_reg5 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \obj_reg5[21]_i_1__0_n_0\ : STD_LOGIC;
  signal obj_reg6 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \obj_reg6[21]_i_1__0_n_0\ : STD_LOGIC;
  signal obj_reg7 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \obj_reg7[21]_i_1__0_n_0\ : STD_LOGIC;
  signal obj_reg8 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal obj_reg80 : STD_LOGIC;
  signal obj_reg9 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \obj_reg9[21]_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_0_in16_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_0_in18_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_0_out__5\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_198_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_199_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_218_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_221_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_223_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_226_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[0]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_251_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_252_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_284_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_285_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_286_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_287_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_288_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_293_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_294_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_352_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_353_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_357_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_367_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_368_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_369_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_374_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_375_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_468_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_469_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_470_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_471_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_472_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_473_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_474_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_475_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_476_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_487_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_506_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_507_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_508_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_509_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_510_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_511_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_512_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_521_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_528_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_529_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_530_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[10]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[11]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[1]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[1]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[1]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[1]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[1]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[1]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[2]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[3]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[3]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[3]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[3]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[3]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[3]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[3]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[3]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[4]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[6]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[7]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_254_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_267_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_269_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_274_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_275_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_301_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_303_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_314_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_344_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_345_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_347_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_365_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_376_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_377_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_417_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[8]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_219_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_220_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_223_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_226_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_235_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_236_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel[9]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_256_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_271_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_355_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[11]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[2]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[3]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[4]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/_rgb_pixel_reg[8]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_217_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_225_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[0]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_242_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_243_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_320_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_321_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_325_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_414_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_415_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_416_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_417_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_418_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_419_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_420_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_421_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_422_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_488_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_489_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_490_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_491_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_492_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_493_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_494_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_495_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_496_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_522_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_523_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_524_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_534_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[10]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[11]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[11]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[11]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[11]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[11]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[11]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[11]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[11]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[1]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[1]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[2]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[4]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[4]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[4]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[4]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[4]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[4]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[6]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[6]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[6]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[6]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[6]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[6]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[7]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_256_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_282_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_289_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_308_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_310_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_352_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_353_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_354_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_355_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_372_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_373_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[8]_i_427_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[9]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[9]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[9]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[9]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[9]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[9]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[9]_i_233_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel[9]_i_247_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_263_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel_reg[11]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel_reg[6]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel_reg[7]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel_reg[8]_i_287_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/_rgb_pixel_reg[8]_i_288_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_224_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[0]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_244_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_245_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_326_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_327_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_423_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_424_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_425_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_426_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_427_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_428_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_429_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_430_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_431_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_497_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_498_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_499_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_500_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_501_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_502_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_503_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_504_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_505_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_525_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_526_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_527_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_535_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[10]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[1]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[1]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[2]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[4]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[6]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[6]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[6]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[6]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[6]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[7]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[7]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[7]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[7]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[7]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[7]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_217_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_218_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_220_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_290_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_297_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_304_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_307_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_360_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_361_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_362_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_363_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_366_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_369_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_422_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[8]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_234_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_248_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel[9]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel_reg[10]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel_reg[6]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel_reg[7]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel_reg[8]_i_295_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel_reg[8]_i_296_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__2/_rgb_pixel_reg[9]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[0]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[0]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[0]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[0]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[0]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[0]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[0]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[0]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[10]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[1]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[1]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[1]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[1]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[2]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[2]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[2]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[2]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[2]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[2]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[6]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[6]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[6]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[6]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[6]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[7]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[7]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[7]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[7]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[8]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[8]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[8]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel[9]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel_reg[6]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__3/_rgb_pixel_reg[7]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[0]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[0]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[0]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[0]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[0]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[0]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[0]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[0]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[10]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[1]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[1]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[1]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[1]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[2]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[2]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[2]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[2]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[2]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[2]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[6]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[6]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[6]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[6]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[6]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[7]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[7]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[7]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[7]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[8]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[8]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[8]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel[9]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel_reg[6]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__4/_rgb_pixel_reg[7]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[0]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[0]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[0]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[0]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[0]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[0]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[0]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[0]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[10]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[10]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[10]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[10]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[2]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[2]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[2]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[2]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[4]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[4]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[4]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[4]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[4]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[4]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[6]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[6]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[6]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[6]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[6]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[7]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[7]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[7]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[7]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[8]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[8]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[8]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel[9]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel_reg[6]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/_rgb_pixel_reg[7]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[0]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[0]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[0]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[0]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[0]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[0]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[0]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[0]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[10]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[10]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[10]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[10]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[2]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[2]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[2]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[2]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[4]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[4]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[4]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[4]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[4]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[4]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[6]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[6]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[6]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[6]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[6]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[7]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[7]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[7]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[7]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[8]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[8]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[8]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel[9]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__6/_rgb_pixel_reg[7]_i_39_n_0\ : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal truck_pixel : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^vcountd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW__rgb_pixel_reg[10]_i_105_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_108_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_108_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_170_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_185_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_259_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_259_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_262_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_262_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_267_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_267_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_270__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_270__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_300_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_315_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_332__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_347__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_47_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_50_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_95_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_12__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_138_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_138_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[3]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[3]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[3]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[3]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[3]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[3]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[6]_i_105_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[6]_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[8]_i_156_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_171_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_205_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_205_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[8]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_259_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_259_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_262_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_262_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_26__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_26__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_319_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_334_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_342_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_342_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[8]_i_374_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_374_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[8]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_76_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_79_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[8]_i_92_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[8]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[9]_i_105_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[9]_i_139_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_139_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[9]_i_224_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_224_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[9]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[9]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_113\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_141\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_155\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_161\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_164\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_170\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_172\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_173\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_175\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_176\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_186\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_188\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_203\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_204\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_206\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_207\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_208\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_210\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_219\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_22\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_42\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_43\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_45\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_46\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_57\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_68\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_82\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_83\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_84\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_86\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_87\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \_rgb_pixel[0]_i_88\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_279\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_280\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_281\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_282\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_283\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_289\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_290__0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_324\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_356\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_362\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_365\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_366\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_376\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_377\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_477\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_478\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_481\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_486\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_514\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_515\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_518\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_519\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_532\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_533\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_182\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_183\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \_rgb_pixel[1]_i_17\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \_rgb_pixel[1]_i_41\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \_rgb_pixel[1]_i_42\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \_rgb_pixel[1]_i_43\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \_rgb_pixel[1]_i_44\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \_rgb_pixel[1]_i_6__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_118\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_119\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_126\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_127\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_41\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_42\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_64\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_65\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_96\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_97\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_98\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_99\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \_rgb_pixel[3]_i_3__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \_rgb_pixel[3]_i_76\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \_rgb_pixel[3]_i_82\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \_rgb_pixel[4]_i_19\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \_rgb_pixel[4]_i_35\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \_rgb_pixel[4]_i_36\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \_rgb_pixel[4]_i_37\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \_rgb_pixel[4]_i_38\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \_rgb_pixel[4]_i_64\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \_rgb_pixel[4]_i_65\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \_rgb_pixel[4]_i_68\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \_rgb_pixel[4]_i_69\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \_rgb_pixel[5]_i_9\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_46\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_47\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_48\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_69\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_70\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_71\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_82\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_83\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \_rgb_pixel[6]_i_84\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_8__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_101\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_102\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_103\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_14\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_15\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_16\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_263\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_265\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_266\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_298\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_299\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_300\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_311\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_312\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_313\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_315\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_316\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_317\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_378\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_379\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_46\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_47\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_48\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_131\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_133\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_171\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_189\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_19\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_20\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_21\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_227\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_228\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_232\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_45\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_49\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_50\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_51\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_52\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_75\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_85\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_86\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_87\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \_rgb_pixel[9]_i_96\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_112\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_13\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_144\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_158\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_167\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_177\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_178\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_180\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_181\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_189\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_191\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_198\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_199\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_201\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_202\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_209\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_211\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_218\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_31\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_33\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_54\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_65\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_75\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_76\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_77\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_79\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_80\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[0]_i_81\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_115\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_21\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_22\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_23\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_24\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_25\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_28\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_284\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_285\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_286\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_287\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_288\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_29\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_30\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_368\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_369\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_374\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_375\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_468\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_469\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_472\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_487\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_507\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_508\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_511\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_512\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_529\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_530\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_57\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_58\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_59\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[10]_i_61\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[11]_i_184\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[11]_i_185\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[11]_i_59\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[1]_i_37\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[1]_i_38\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[1]_i_39\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[1]_i_40\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_100\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_101\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_102\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_103\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_116\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_117\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_124\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_125\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_35\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_36\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_62\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[2]_i_63\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[3]_i_73\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[3]_i_79\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[4]_i_23\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[4]_i_24\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[4]_i_25\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[4]_i_26\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[4]_i_62\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[4]_i_63\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_49\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_50\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_51\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_66\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_67\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_68\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_78\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_80\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[6]_i_81\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_267\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_268\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_269\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_301\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_302\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_303\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_376\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_377\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_39\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_42\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_43\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_94\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_95\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[8]_i_96\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_128\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_130\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_170\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_186\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_219\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_220\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_226\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_82\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_83\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/_rgb_pixel[9]_i_84\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_120\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_121\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_122\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_124\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_125\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_126\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_152\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_16\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_196\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_215\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_217\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_225\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_34\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_36\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_66\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[0]_i_96\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_118\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_31\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_32\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_33\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_34\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_35\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_38\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_39\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_40\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_414\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_415\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_418\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_489\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_490\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_493\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_494\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_495\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_496\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_523\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_524\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_64\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_65\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_66\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[10]_i_68\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[11]_i_62\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_120\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_121\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_37\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_38\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_88\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_89\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_90\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[2]_i_91\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[4]_i_27\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[4]_i_28\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[4]_i_29\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[4]_i_30\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[6]_i_72\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[6]_i_73\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[6]_i_74\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[8]_i_142\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[8]_i_145\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[8]_i_146\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[8]_i_209\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[8]_i_210\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[8]_i_211\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[8]_i_308\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[8]_i_309\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[8]_i_310\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[8]_i_372\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[9]_i_152\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[9]_i_153\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[9]_i_154\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[9]_i_191\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[9]_i_193\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \p_0_out_inferred__1/_rgb_pixel[9]_i_233\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_127\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_128\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_129\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_131\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_132\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_133\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_153\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_19\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_193\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_212\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_214\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_224\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_37\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_38\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_40\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_41\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_67\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[0]_i_99\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_423\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_424\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_427\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_498\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_499\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_502\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_503\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_504\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_505\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_526\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[10]_i_527\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_122\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_123\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_39\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_40\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_92\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_93\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_94\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[2]_i_95\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[4]_i_31\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[4]_i_32\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[4]_i_33\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[4]_i_34\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[6]_i_75\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[6]_i_76\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[6]_i_77\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_11\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_12\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_13\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_150\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_151\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_152\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_218\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_219\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_220\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_304\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_306\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_307\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[8]_i_366\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_12\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_15\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_155\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_156\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_157\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_16\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_194\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_196\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_234\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_30\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_40\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_41\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_42\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_43\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \p_0_out_inferred__2/_rgb_pixel[9]_i_67\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[0]_i_114\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[0]_i_116\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[0]_i_150\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[0]_i_90\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[10]_i_206\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[10]_i_207\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[1]_i_21\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[1]_i_22\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[2]_i_66\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[2]_i_67\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[2]_i_68\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[2]_i_69\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[6]_i_27\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[6]_i_28\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[6]_i_29\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[8]_i_136\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[8]_i_137\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[8]_i_138\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[9]_i_135\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[9]_i_141\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[9]_i_173\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[9]_i_88\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[9]_i_90\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \p_0_out_inferred__3/_rgb_pixel[9]_i_91\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[0]_i_117\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[0]_i_119\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[0]_i_151\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[0]_i_93\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[10]_i_208\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[10]_i_209\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[1]_i_23\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[1]_i_24\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[2]_i_70\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[2]_i_71\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[2]_i_72\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[2]_i_73\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[6]_i_30\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[6]_i_31\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[6]_i_32\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[8]_i_139\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[8]_i_140\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[8]_i_141\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[9]_i_143\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[9]_i_147\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[9]_i_179\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[9]_i_92\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[9]_i_93\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \p_0_out_inferred__4/_rgb_pixel[9]_i_94\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[0]_i_110\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[0]_i_48\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[0]_i_69\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[0]_i_71\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[10]_i_123\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[10]_i_124\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[2]_i_43\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[2]_i_44\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[4]_i_54\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[4]_i_55\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[4]_i_56\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[4]_i_57\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[6]_i_12\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[6]_i_13\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[6]_i_14\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[8]_i_33\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[8]_i_34\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[8]_i_35\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[9]_i_101\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[9]_i_107\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[9]_i_159\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[9]_i_59\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[9]_i_61\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \p_0_out_inferred__5/_rgb_pixel[9]_i_62\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[0]_i_111\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[0]_i_51\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[0]_i_72\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[0]_i_74\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[10]_i_125\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[10]_i_126\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[2]_i_45\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[2]_i_46\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[4]_i_58\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[4]_i_59\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[4]_i_60\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[4]_i_61\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[6]_i_15\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[6]_i_16\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[6]_i_17\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[8]_i_36\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[8]_i_37\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[8]_i_38\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[9]_i_109\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[9]_i_113\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[9]_i_165\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[9]_i_63\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[9]_i_64\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \p_0_out_inferred__6/_rgb_pixel[9]_i_65\ : label is "soft_lutpair220";
begin
  \_rgb_pixel_reg[0]_0\(15 downto 0) <= \^_rgb_pixel_reg[0]_0\(15 downto 0);
  \_rgb_pixel_reg[0]_10\(16 downto 0) <= \^_rgb_pixel_reg[0]_10\(16 downto 0);
  \_rgb_pixel_reg[0]_11\(16 downto 0) <= \^_rgb_pixel_reg[0]_11\(16 downto 0);
  \_rgb_pixel_reg[0]_12\(16 downto 0) <= \^_rgb_pixel_reg[0]_12\(16 downto 0);
  \_rgb_pixel_reg[0]_15\(16 downto 0) <= \^_rgb_pixel_reg[0]_15\(16 downto 0);
  \_rgb_pixel_reg[0]_26\ <= \^_rgb_pixel_reg[0]_26\;
  \_rgb_pixel_reg[0]_5\(15 downto 0) <= \^_rgb_pixel_reg[0]_5\(15 downto 0);
  \_rgb_pixel_reg[0]_6\(15 downto 0) <= \^_rgb_pixel_reg[0]_6\(15 downto 0);
  \_rgb_pixel_reg[0]_7\(15 downto 0) <= \^_rgb_pixel_reg[0]_7\(15 downto 0);
  \_rgb_pixel_reg[10]_1\ <= \^_rgb_pixel_reg[10]_1\;
  \_rgb_pixel_reg[10]_11\ <= \^_rgb_pixel_reg[10]_11\;
  \_rgb_pixel_reg[10]_12\ <= \^_rgb_pixel_reg[10]_12\;
  \_rgb_pixel_reg[1]_0\ <= \^_rgb_pixel_reg[1]_0\;
  \_rgb_pixel_reg[2]_1\ <= \^_rgb_pixel_reg[2]_1\;
  \_rgb_pixel_reg[3]_7\ <= \^_rgb_pixel_reg[3]_7\;
  \_rgb_pixel_reg[6]_15\ <= \^_rgb_pixel_reg[6]_15\;
  \_rgb_pixel_reg[6]_2\(15 downto 0) <= \^_rgb_pixel_reg[6]_2\(15 downto 0);
  \_rgb_pixel_reg[6]_5\(15 downto 0) <= \^_rgb_pixel_reg[6]_5\(15 downto 0);
  \_rgb_pixel_reg[8]_1\ <= \^_rgb_pixel_reg[8]_1\;
  \_rgb_pixel_reg[9]_0\ <= \^_rgb_pixel_reg[9]_0\;
  nxt_pixel116_out <= \^nxt_pixel116_out\;
  nxt_pixel121_out <= \^nxt_pixel121_out\;
  nxt_pixel126_out <= \^nxt_pixel126_out\;
  nxt_pixel131_out <= \^nxt_pixel131_out\;
  nxt_pixel136_out <= \^nxt_pixel136_out\;
  nxt_pixel141_out <= \^nxt_pixel141_out\;
  nxt_pixel146_out <= \^nxt_pixel146_out\;
  nxt_pixel2(7 downto 0) <= \^nxt_pixel2\(7 downto 0);
  vcountd(0) <= \^vcountd\(0);
\_rgb_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(0),
      I1 => \_rgb_pixel_reg[11]_9\(0),
      I2 => \_rgb_pixel_reg[11]_10\(0),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[0]\
    );
\_rgb_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(10),
      I1 => \_rgb_pixel_reg[11]_9\(10),
      I2 => \_rgb_pixel_reg[11]_10\(10),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[10]\
    );
\_rgb_out[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_rgb_out[11]_i_29_n_0\,
      I1 => \_rgb_out[11]_i_30_n_0\,
      O => sel0(1)
    );
\_rgb_out[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => truck_pixel(7),
      I1 => truck_pixel(8),
      I2 => truck_pixel(9),
      I3 => truck_pixel(5),
      I4 => truck_pixel(2),
      I5 => truck_pixel(3),
      O => \_rgb_out[11]_i_29_n_0\
    );
\_rgb_out[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => truck_pixel(6),
      I1 => truck_pixel(1),
      I2 => truck_pixel(4),
      I3 => truck_pixel(0),
      I4 => truck_pixel(11),
      I5 => truck_pixel(10),
      O => \_rgb_out[11]_i_30_n_0\
    );
\_rgb_out[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(11),
      I1 => \_rgb_pixel_reg[11]_9\(11),
      I2 => \_rgb_pixel_reg[11]_10\(11),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[11]\
    );
\_rgb_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(1),
      I1 => \_rgb_pixel_reg[11]_9\(1),
      I2 => \_rgb_pixel_reg[11]_10\(1),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[1]\
    );
\_rgb_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(2),
      I1 => \_rgb_pixel_reg[11]_9\(2),
      I2 => \_rgb_pixel_reg[11]_10\(2),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[2]\
    );
\_rgb_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(3),
      I1 => \_rgb_pixel_reg[11]_9\(3),
      I2 => \_rgb_pixel_reg[11]_10\(3),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[3]\
    );
\_rgb_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(4),
      I1 => \_rgb_pixel_reg[11]_9\(4),
      I2 => \_rgb_pixel_reg[11]_10\(4),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[4]\
    );
\_rgb_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(5),
      I1 => \_rgb_pixel_reg[11]_9\(5),
      I2 => \_rgb_pixel_reg[11]_10\(5),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[5]\
    );
\_rgb_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(6),
      I1 => \_rgb_pixel_reg[11]_9\(6),
      I2 => \_rgb_pixel_reg[11]_10\(6),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[6]\
    );
\_rgb_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(7),
      I1 => \_rgb_pixel_reg[11]_9\(7),
      I2 => \_rgb_pixel_reg[11]_10\(7),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[7]\
    );
\_rgb_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(8),
      I1 => \_rgb_pixel_reg[11]_9\(8),
      I2 => \_rgb_pixel_reg[11]_10\(8),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[8]\
    );
\_rgb_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => truck_pixel(9),
      I1 => \_rgb_pixel_reg[11]_9\(9),
      I2 => \_rgb_pixel_reg[11]_10\(9),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[7]_4\(0),
      I5 => sel0(1),
      O => \_rgb_out_reg[9]\
    );
\_rgb_pixel[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_20__0_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_26_n_0\,
      I2 => \obj_buff4_reg_n_0_[21]\,
      I3 => \nxt_pixel1__1\,
      I4 => \_rgb_pixel[0]_i_27_n_0\,
      O => \_rgb_pixel_reg[0]_27\
    );
\_rgb_pixel[0]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_140_n_0\,
      I1 => address703_out(3),
      I2 => \_rgb_pixel[0]_i_141_n_0\,
      I3 => address703_out(4),
      I4 => \_rgb_pixel[0]_i_142_n_0\,
      O => \_rgb_pixel_reg[0]_28\
    );
\_rgb_pixel[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address2017_out(5),
      I1 => address2017_out(2),
      I2 => address2017_out(3),
      I3 => address2017_out(0),
      I4 => address2017_out(1),
      I5 => address2017_out(4),
      O => \_rgb_pixel[0]_i_109_n_0\
    );
\_rgb_pixel[0]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_149_n_0\,
      I1 => address4013_out(6),
      I2 => \_rgb_pixel[8]_i_100_n_0\,
      O => \_rgb_pixel[0]_i_113_n_0\
    );
\_rgb_pixel[0]_i_134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_154_n_0\,
      I1 => address802_out(3),
      I2 => \_rgb_pixel[0]_i_155_n_0\,
      I3 => address802_out(4),
      I4 => \_rgb_pixel[0]_i_156_n_0\,
      O => \^_rgb_pixel_reg[0]_26\
    );
\_rgb_pixel[0]_i_136__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF00000000"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_160_n_0\,
      I1 => \_rgb_pixel[10]_i_330_n_0\,
      I2 => \_rgb_pixel[0]_i_161_n_0\,
      I3 => \p_0_out__5\(2),
      I4 => \p_0_out__5\(4),
      I5 => \p_0_out__5\(0),
      O => \_rgb_pixel[0]_i_136__0_n_0\
    );
\_rgb_pixel[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF00000000"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_163_n_0\,
      I1 => \_rgb_pixel[10]_i_324_n_0\,
      I2 => \_rgb_pixel[0]_i_164_n_0\,
      I3 => \p_0_out_inferred__1/_rgb_pixel[2]_i_84_n_0\,
      I4 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_323_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_165_n_0\,
      O => \_rgb_pixel[0]_i_137_n_0\
    );
\_rgb_pixel[0]_i_138__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_166_n_0\,
      I1 => address1000_out(3),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      I3 => address1000_out(4),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_168_n_0\,
      O => \_rgb_pixel[0]_i_138__0_n_0\
    );
\_rgb_pixel[0]_i_139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_169_n_0\,
      I1 => address1000_out(3),
      I2 => \_rgb_pixel[0]_i_170_n_0\,
      I3 => address1000_out(4),
      I4 => \_rgb_pixel[0]_i_171_n_0\,
      O => \_rgb_pixel[0]_i_139_n_0\
    );
\_rgb_pixel[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_172_n_0\,
      I1 => \_rgb_pixel[0]_i_173_n_0\,
      I2 => address703_out(5),
      I3 => \_rgb_pixel[10]_i_280_n_0\,
      I4 => address703_out(2),
      I5 => \_rgb_pixel[0]_i_141_n_0\,
      O => \_rgb_pixel[0]_i_140_n_0\
    );
\_rgb_pixel[0]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_174_n_0\,
      I1 => address7b_0(6),
      I2 => \_rgb_pixel[8]_i_343_n_0\,
      O => \_rgb_pixel[0]_i_141_n_0\
    );
\_rgb_pixel[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_141_n_0\,
      I1 => \_rgb_pixel[10]_i_283_n_0\,
      I2 => address703_out(5),
      I3 => \_rgb_pixel[0]_i_175_n_0\,
      I4 => address703_out(2),
      I5 => \_rgb_pixel[0]_i_176_n_0\,
      O => \_rgb_pixel[0]_i_142_n_0\
    );
\_rgb_pixel[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address4013_out(5),
      I1 => address4013_out(2),
      I2 => address4013_out(3),
      I3 => address4013_out(0),
      I4 => address4013_out(1),
      I5 => address4013_out(4),
      O => \_rgb_pixel[0]_i_149_n_0\
    );
\_rgb_pixel[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[1]_i_43_n_0\,
      I1 => \_rgb_pixel[0]_i_186_n_0\,
      I2 => address802_out(5),
      I3 => \_rgb_pixel[10]_i_376_n_0\,
      I4 => address802_out(2),
      I5 => \_rgb_pixel[0]_i_155_n_0\,
      O => \_rgb_pixel[0]_i_154_n_0\
    );
\_rgb_pixel[0]_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_187_n_0\,
      I1 => address805_out(6),
      I2 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[0]_i_155_n_0\
    );
\_rgb_pixel[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_155_n_0\,
      I1 => \_rgb_pixel[10]_i_377_n_0\,
      I2 => address802_out(5),
      I3 => \_rgb_pixel[0]_i_188_n_0\,
      I4 => address802_out(2),
      I5 => \_rgb_pixel[1]_i_42_n_0\,
      O => \_rgb_pixel[0]_i_156_n_0\
    );
\_rgb_pixel[0]_i_160\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_326_n_0\,
      I1 => address901_out(3),
      I2 => \p_0_out_inferred__2/_rgb_pixel[10]_i_327_n_0\,
      I3 => \p_0_out__5\(11),
      I4 => \p_0_out__5\(9),
      O => \_rgb_pixel[0]_i_160_n_0\
    );
\_rgb_pixel[0]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \p_0_out__5\(9),
      I1 => \p_0_out__5\(4),
      I2 => \p_0_out__5\(11),
      O => \_rgb_pixel[0]_i_161_n_0\
    );
\_rgb_pixel[0]_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_320_n_0\,
      I1 => address901_out(3),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_321_n_0\,
      I3 => \p_0_out_inferred__1/_rgb_pixel[7]_i_66_n_0\,
      I4 => \p_0_out_inferred__1/_rgb_pixel[10]_i_325_n_0\,
      O => \_rgb_pixel[0]_i_163_n_0\
    );
\_rgb_pixel[0]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_325_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_323_n_0\,
      I2 => \p_0_out_inferred__1/_rgb_pixel[7]_i_66_n_0\,
      O => \_rgb_pixel[0]_i_164_n_0\
    );
\_rgb_pixel[0]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_203_n_0\,
      I1 => \_rgb_pixel[0]_i_204_n_0\,
      I2 => address1000_out(5),
      I3 => \_rgb_pixel[10]_i_478_n_0\,
      I4 => address1000_out(2),
      I5 => \_rgb_pixel[0]_i_170_n_0\,
      O => \_rgb_pixel[0]_i_169_n_0\
    );
\_rgb_pixel[0]_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_205_n_0\,
      I1 => address10b_00_out(6),
      I2 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[0]_i_170_n_0\
    );
\_rgb_pixel[0]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_170_n_0\,
      I1 => \_rgb_pixel[10]_i_481_n_0\,
      I2 => address1000_out(5),
      I3 => \_rgb_pixel[0]_i_206_n_0\,
      I4 => address1000_out(2),
      I5 => \_rgb_pixel[0]_i_207_n_0\,
      O => \_rgb_pixel[0]_i_171_n_0\
    );
\_rgb_pixel[0]_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address703_out(1),
      I1 => \_rgb_pixel_reg[6]_i_62_n_0\,
      I2 => address703_out(0),
      O => \_rgb_pixel[0]_i_172_n_0\
    );
\_rgb_pixel[0]_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_47_n_0\,
      I1 => address703_out(0),
      I2 => \_rgb_pixel[0]_i_208_n_0\,
      I3 => address703_out(1),
      I4 => \_rgb_pixel[0]_i_141_n_0\,
      O => \_rgb_pixel[0]_i_173_n_0\
    );
\_rgb_pixel[0]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address7b_0(5),
      I1 => address7b_0(2),
      I2 => address7b_0(3),
      I3 => address7b_0(0),
      I4 => address7b_0(1),
      I5 => address7b_0(4),
      O => \_rgb_pixel[0]_i_174_n_0\
    );
\_rgb_pixel[0]_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_141_n_0\,
      I1 => address703_out(1),
      I2 => \_rgb_pixel[0]_i_208_n_0\,
      I3 => address703_out(0),
      I4 => \_rgb_pixel[6]_i_47_n_0\,
      O => \_rgb_pixel[0]_i_175_n_0\
    );
\_rgb_pixel[0]_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address703_out(0),
      I1 => address703_out(1),
      I2 => \_rgb_pixel_reg[6]_i_62_n_0\,
      O => \_rgb_pixel[0]_i_176_n_0\
    );
\_rgb_pixel[0]_i_186\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_70_n_0\,
      I1 => address802_out(0),
      I2 => \_rgb_pixel[0]_i_210_n_0\,
      I3 => address802_out(1),
      I4 => \_rgb_pixel[0]_i_155_n_0\,
      O => \_rgb_pixel[0]_i_186_n_0\
    );
\_rgb_pixel[0]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address805_out(5),
      I1 => address805_out(2),
      I2 => address805_out(3),
      I3 => address805_out(0),
      I4 => address805_out(1),
      I5 => address805_out(4),
      O => \_rgb_pixel[0]_i_187_n_0\
    );
\_rgb_pixel[0]_i_188\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_155_n_0\,
      I1 => address802_out(1),
      I2 => \_rgb_pixel[0]_i_210_n_0\,
      I3 => address802_out(0),
      I4 => \_rgb_pixel[6]_i_70_n_0\,
      O => \_rgb_pixel[0]_i_188_n_0\
    );
\_rgb_pixel[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_2__0_n_0\,
      I1 => \^nxt_pixel146_out\,
      I2 => \_rgb_pixel[0]_i_3__0_n_0\,
      I3 => \^nxt_pixel141_out\,
      I4 => \obj_buff3_reg[21]_0\,
      O => nxt_pixel30_out(0)
    );
\_rgb_pixel[0]_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address1000_out(1),
      I1 => \_rgb_pixel_reg[6]_i_103_n_0\,
      I2 => address1000_out(0),
      O => \_rgb_pixel[0]_i_203_n_0\
    );
\_rgb_pixel[0]_i_204\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_83_n_0\,
      I1 => address1000_out(0),
      I2 => \_rgb_pixel[0]_i_219_n_0\,
      I3 => address1000_out(1),
      I4 => \_rgb_pixel[0]_i_170_n_0\,
      O => \_rgb_pixel[0]_i_204_n_0\
    );
\_rgb_pixel[0]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address10b_00_out(5),
      I1 => address10b_00_out(2),
      I2 => address10b_00_out(3),
      I3 => address10b_00_out(0),
      I4 => address10b_00_out(1),
      I5 => address10b_00_out(4),
      O => \_rgb_pixel[0]_i_205_n_0\
    );
\_rgb_pixel[0]_i_206\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_170_n_0\,
      I1 => address1000_out(1),
      I2 => \_rgb_pixel[0]_i_219_n_0\,
      I3 => address1000_out(0),
      I4 => \_rgb_pixel[6]_i_83_n_0\,
      O => \_rgb_pixel[0]_i_206_n_0\
    );
\_rgb_pixel[0]_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address1000_out(0),
      I1 => address1000_out(1),
      I2 => \_rgb_pixel_reg[6]_i_103_n_0\,
      O => \_rgb_pixel[0]_i_207_n_0\
    );
\_rgb_pixel[0]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_220_n_0\,
      I1 => address7b_0(6),
      I2 => \_rgb_pixel[8]_i_343_n_0\,
      O => \_rgb_pixel[0]_i_208_n_0\
    );
\_rgb_pixel[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[4]_i_37_n_0\,
      I1 => \_rgb_pixel[0]_i_42_n_0\,
      I2 => address208_out(5),
      I3 => \_rgb_pixel[0]_i_43_n_0\,
      I4 => address208_out(2),
      I5 => \_rgb_pixel[0]_i_22_n_0\,
      O => \_rgb_pixel[0]_i_21_n_0\
    );
\_rgb_pixel[0]_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_222_n_0\,
      I1 => address805_out(6),
      I2 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[0]_i_210_n_0\
    );
\_rgb_pixel[0]_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_227_n_0\,
      I1 => address10b_00_out(6),
      I2 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[0]_i_219_n_0\
    );
\_rgb_pixel[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_44_n_0\,
      I1 => address2017_out(6),
      I2 => \_rgb_pixel[9]_i_48_n_0\,
      O => \_rgb_pixel[0]_i_22_n_0\
    );
\_rgb_pixel[0]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address7b_0(5),
      I1 => address7b_0(2),
      I2 => address7b_0(3),
      I3 => address7b_0(0),
      I4 => address7b_0(1),
      I5 => address7b_0(4),
      O => \_rgb_pixel[0]_i_220_n_0\
    );
\_rgb_pixel[0]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address805_out(5),
      I1 => address805_out(2),
      I2 => address805_out(3),
      I3 => address805_out(0),
      I4 => address805_out(1),
      I5 => address805_out(4),
      O => \_rgb_pixel[0]_i_222_n_0\
    );
\_rgb_pixel[0]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address10b_00_out(5),
      I1 => address10b_00_out(2),
      I2 => address10b_00_out(3),
      I3 => address10b_00_out(0),
      I4 => address10b_00_out(1),
      I5 => address10b_00_out(4),
      O => \_rgb_pixel[0]_i_227_n_0\
    );
\_rgb_pixel[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_22_n_0\,
      I1 => \_rgb_pixel[0]_i_45_n_0\,
      I2 => address208_out(5),
      I3 => \_rgb_pixel[0]_i_46_n_0\,
      I4 => address208_out(2),
      I5 => \_rgb_pixel[4]_i_36_n_0\,
      O => \_rgb_pixel[0]_i_23_n_0\
    );
\_rgb_pixel[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_56_n_0\,
      I1 => address406_out(3),
      I2 => \_rgb_pixel[0]_i_57_n_0\,
      I3 => address406_out(4),
      I4 => \_rgb_pixel[0]_i_58_n_0\,
      O => \_rgb_pixel[0]_i_27_n_0\
    );
\_rgb_pixel[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_5_n_0\,
      I1 => nxt_pixel126_in,
      I2 => p_2_in,
      I3 => \^nxt_pixel2\(0),
      I4 => nxt_pixel128_in,
      O => \_rgb_pixel[0]_i_2__0_n_0\
    );
\_rgb_pixel[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_7_n_0\,
      I1 => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7_n_0\,
      I2 => \obj_buff2_reg_n_0_[21]\,
      I3 => \_rgb_pixel[0]_i_8_n_0\,
      I4 => \_rgb_pixel[9]_i_9_n_0\,
      O => \_rgb_pixel[0]_i_3__0_n_0\
    );
\_rgb_pixel[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_51_n_0\,
      I1 => address208_out(0),
      I2 => \_rgb_pixel[0]_i_68_n_0\,
      I3 => address208_out(1),
      I4 => \_rgb_pixel[0]_i_22_n_0\,
      O => \_rgb_pixel[0]_i_42_n_0\
    );
\_rgb_pixel[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_20_n_0\,
      I1 => address208_out(1),
      I2 => \_rgb_pixel[0]_i_22_n_0\,
      O => \_rgb_pixel[0]_i_43_n_0\
    );
\_rgb_pixel[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address2017_out(5),
      I1 => address2017_out(2),
      I2 => address2017_out(3),
      I3 => address2017_out(0),
      I4 => address2017_out(1),
      I5 => address2017_out(4),
      O => \_rgb_pixel[0]_i_44_n_0\
    );
\_rgb_pixel[0]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_22_n_0\,
      I1 => address208_out(1),
      I2 => \_rgb_pixel[9]_i_20_n_0\,
      O => \_rgb_pixel[0]_i_45_n_0\
    );
\_rgb_pixel[0]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_22_n_0\,
      I1 => address208_out(1),
      I2 => \_rgb_pixel[0]_i_68_n_0\,
      I3 => address208_out(0),
      I4 => \_rgb_pixel[9]_i_51_n_0\,
      O => \_rgb_pixel[0]_i_46_n_0\
    );
\_rgb_pixel[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_82_n_0\,
      I1 => \_rgb_pixel[0]_i_83_n_0\,
      I2 => address406_out(5),
      I3 => \_rgb_pixel[0]_i_84_n_0\,
      I4 => address406_out(2),
      I5 => \_rgb_pixel[0]_i_57_n_0\,
      O => \_rgb_pixel[0]_i_56_n_0\
    );
\_rgb_pixel[0]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_85_n_0\,
      I1 => address4013_out(6),
      I2 => \_rgb_pixel[8]_i_100_n_0\,
      O => \_rgb_pixel[0]_i_57_n_0\
    );
\_rgb_pixel[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_57_n_0\,
      I1 => \_rgb_pixel[0]_i_86_n_0\,
      I2 => address406_out(5),
      I3 => \_rgb_pixel[0]_i_87_n_0\,
      I4 => address406_out(2),
      I5 => \_rgb_pixel[0]_i_88_n_0\,
      O => \_rgb_pixel[0]_i_58_n_0\
    );
\_rgb_pixel[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \_rgb_pixel_reg[0]_i_101_n_0\,
      I1 => nxt_pixel111_out,
      I2 => \_rgb_pixel_reg[0]_i_102_n_0\,
      I3 => nxt_pixel16_out,
      I4 => \nxt_pixel1__0\,
      I5 => \_rgb_pixel_reg[0]_i_103_n_0\,
      O => \_rgb_pixel[0]_i_63_n_0\
    );
\_rgb_pixel[0]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_109_n_0\,
      I1 => address2017_out(6),
      I2 => \_rgb_pixel[9]_i_48_n_0\,
      O => \_rgb_pixel[0]_i_68_n_0\
    );
\_rgb_pixel[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_21_n_0\,
      I1 => address208_out(3),
      I2 => \_rgb_pixel[0]_i_22_n_0\,
      I3 => address208_out(4),
      I4 => \_rgb_pixel[0]_i_23_n_0\,
      O => \_rgb_pixel[0]_i_8_n_0\
    );
\_rgb_pixel[0]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address406_out(1),
      I1 => \_rgb_pixel_reg[8]_i_193_n_0\,
      I2 => address406_out(0),
      O => \_rgb_pixel[0]_i_82_n_0\
    );
\_rgb_pixel[0]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_102_n_0\,
      I1 => address406_out(0),
      I2 => \_rgb_pixel[0]_i_113_n_0\,
      I3 => address406_out(1),
      I4 => \_rgb_pixel[0]_i_57_n_0\,
      O => \_rgb_pixel[0]_i_83_n_0\
    );
\_rgb_pixel[0]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_86_n_0\,
      I1 => address406_out(1),
      I2 => \_rgb_pixel[0]_i_57_n_0\,
      O => \_rgb_pixel[0]_i_84_n_0\
    );
\_rgb_pixel[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address4013_out(5),
      I1 => address4013_out(2),
      I2 => address4013_out(3),
      I3 => address4013_out(0),
      I4 => address4013_out(1),
      I5 => address4013_out(4),
      O => \_rgb_pixel[0]_i_85_n_0\
    );
\_rgb_pixel[0]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_57_n_0\,
      I1 => address406_out(1),
      I2 => \_rgb_pixel[9]_i_86_n_0\,
      O => \_rgb_pixel[0]_i_86_n_0\
    );
\_rgb_pixel[0]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_57_n_0\,
      I1 => address406_out(1),
      I2 => \_rgb_pixel[0]_i_113_n_0\,
      I3 => address406_out(0),
      I4 => \_rgb_pixel[8]_i_102_n_0\,
      O => \_rgb_pixel[0]_i_87_n_0\
    );
\_rgb_pixel[0]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address406_out(0),
      I1 => address406_out(1),
      I2 => \_rgb_pixel_reg[8]_i_193_n_0\,
      O => \_rgb_pixel[0]_i_88_n_0\
    );
\_rgb_pixel[10]_i_111__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => nxt_pixel412_in,
      I1 => \vcountd_reg[9]_0\(0),
      I2 => \obj_buff7_reg[20]_0\(0),
      I3 => nxt_pixel214_in,
      O => \^nxt_pixel116_out\
    );
\_rgb_pixel[10]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_195__0_n_0\,
      I1 => nxt_pixel111_out,
      I2 => \_rgb_pixel[10]_i_197__0_n_0\,
      I3 => nxt_pixel16_out,
      I4 => \_rgb_pixel[10]_i_199__0_n_0\,
      O => \_rgb_pixel_reg[10]_0\
    );
\_rgb_pixel[10]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(12),
      I1 => hcountd_0(0),
      I2 => hcountd(6),
      I3 => \obj_buff3_reg_n_0_[17]\,
      O => \_rgb_pixel[10]_i_127_n_0\
    );
\_rgb_pixel[10]_i_128__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(10),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_10\(11),
      O => \_rgb_pixel[10]_i_128__0_n_0\
    );
\_rgb_pixel[10]_i_129__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(8),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_10\(9),
      O => \_rgb_pixel[10]_i_129__0_n_0\
    );
\_rgb_pixel[10]_i_130__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(6),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_10\(7),
      O => \_rgb_pixel[10]_i_130__0_n_0\
    );
\_rgb_pixel[10]_i_131__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(12),
      I1 => hcountd_0(0),
      I2 => \obj_buff3_reg_n_0_[17]\,
      I3 => hcountd(6),
      O => \_rgb_pixel[10]_i_131__0_n_0\
    );
\_rgb_pixel[10]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(10),
      I1 => hcountd(4),
      I2 => \^_rgb_pixel_reg[0]_10\(11),
      I3 => hcountd(5),
      O => \_rgb_pixel[10]_i_132_n_0\
    );
\_rgb_pixel[10]_i_133__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(8),
      I1 => hcountd(2),
      I2 => \^_rgb_pixel_reg[0]_10\(9),
      I3 => hcountd(3),
      O => \_rgb_pixel[10]_i_133__0_n_0\
    );
\_rgb_pixel[10]_i_134__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(6),
      I1 => hcountd(0),
      I2 => \^_rgb_pixel_reg[0]_10\(7),
      I3 => hcountd(1),
      O => \_rgb_pixel[10]_i_134__0_n_0\
    );
\_rgb_pixel[10]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \obj_buff3_reg_n_0_[6]\,
      I1 => \obj_buff3_reg_n_0_[7]\,
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel_reg[5]_8\(0)
    );
\_rgb_pixel[10]_i_139__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff3_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff3_reg_n_0_[7]\,
      O => \_rgb_pixel_reg[5]_2\(0)
    );
\_rgb_pixel[10]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_10\(12),
      I2 => hcountd(6),
      I3 => \obj_buff3_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[5]_9\(0)
    );
\_rgb_pixel[10]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_10\(12),
      I2 => hcountd(6),
      I3 => \obj_buff3_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[5]_3\(0)
    );
\_rgb_pixel[10]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff3_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff3_reg_n_0_[7]\,
      O => \_rgb_pixel[10]_i_151_n_0\
    );
\_rgb_pixel[10]_i_152__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \vcountd_reg[9]\(5),
      I3 => \^_rgb_pixel_reg[0]_10\(5),
      O => \_rgb_pixel[10]_i_152__0_n_0\
    );
\_rgb_pixel[10]_i_153__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \vcountd_reg[9]\(3),
      I3 => \^_rgb_pixel_reg[0]_10\(3),
      O => \_rgb_pixel[10]_i_153__0_n_0\
    );
\_rgb_pixel[10]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \vcountd_reg[9]\(1),
      I3 => \^_rgb_pixel_reg[0]_10\(1),
      O => \_rgb_pixel[10]_i_154_n_0\
    );
\_rgb_pixel[10]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff3_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \obj_buff3_reg_n_0_[7]\,
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel[10]_i_155_n_0\
    );
\_rgb_pixel[10]_i_156__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[0]_10\(5),
      I3 => \vcountd_reg[9]\(5),
      O => \_rgb_pixel[10]_i_156__0_n_0\
    );
\_rgb_pixel[10]_i_157__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \^_rgb_pixel_reg[0]_10\(3),
      I3 => \vcountd_reg[9]\(3),
      O => \_rgb_pixel[10]_i_157__0_n_0\
    );
\_rgb_pixel[10]_i_158__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \^_rgb_pixel_reg[0]_10\(1),
      I3 => \vcountd_reg[9]\(1),
      O => \_rgb_pixel[10]_i_158__0_n_0\
    );
\_rgb_pixel[10]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address406_out(4),
      I1 => \_rgb_pixel[9]_i_86_n_0\,
      I2 => address406_out(2),
      I3 => \_rgb_pixel[0]_i_84_n_0\,
      I4 => address406_out(5),
      I5 => \_rgb_pixel[9]_i_87_n_0\,
      O => \_rgb_pixel[10]_i_161_n_0\
    );
\_rgb_pixel[10]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_85_n_0\,
      I1 => address406_out(5),
      I2 => \_rgb_pixel[0]_i_86_n_0\,
      I3 => address406_out(2),
      I4 => address406_out(4),
      I5 => \_rgb_pixel[9]_i_86_n_0\,
      O => \_rgb_pixel[10]_i_162_n_0\
    );
\_rgb_pixel[10]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel_reg[10]_i_41_n_0\,
      I1 => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7_n_0\,
      I2 => \obj_buff2_reg_n_0_[21]\,
      I3 => \_rgb_pixel_reg[10]_i_42_n_0\,
      I4 => \_rgb_pixel[9]_i_9_n_0\,
      O => \_rgb_pixel_reg[10]_3\
    );
\_rgb_pixel[10]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(15),
      I1 => hcountd(9),
      O => \_rgb_pixel[10]_i_171_n_0\
    );
\_rgb_pixel[10]_i_172__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(13),
      I1 => hcountd(7),
      I2 => hcountd(8),
      I3 => \^_rgb_pixel_reg[0]_15\(14),
      O => \_rgb_pixel[10]_i_172__0_n_0\
    );
\_rgb_pixel[10]_i_174__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(13),
      I1 => hcountd(7),
      I2 => \^_rgb_pixel_reg[0]_15\(14),
      I3 => hcountd(8),
      O => \_rgb_pixel[10]_i_174__0_n_0\
    );
\_rgb_pixel[10]_i_177__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[8]\,
      I1 => \obj_buff5_reg_n_0_[9]\,
      I2 => \vcountd_reg[9]\(6),
      I3 => \^vcountd\(0),
      I4 => \vcountd_reg[9]\(7),
      I5 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel_reg[5]_6\(0)
    );
\_rgb_pixel[10]_i_179__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(6),
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(7),
      I4 => \vcountd_reg[9]\(8),
      I5 => \obj_buff5_reg_n_0_[9]\,
      O => \_rgb_pixel_reg[5]_0\(0)
    );
\_rgb_pixel[10]_i_186__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \vcountd_reg[9]\(8),
      I3 => \obj_buff5_reg_n_0_[9]\,
      O => \_rgb_pixel[10]_i_186__0_n_0\
    );
\_rgb_pixel[10]_i_188__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \obj_buff5_reg_n_0_[9]\,
      I3 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel[10]_i_188__0_n_0\
    );
\_rgb_pixel[10]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => nxt_pixel432_in,
      I1 => \vcountd_reg[9]_6\(0),
      I2 => \obj_buff3_reg[20]_0\(0),
      I3 => nxt_pixel234_in,
      O => \^nxt_pixel136_out\
    );
\_rgb_pixel[10]_i_195__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_255__0_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_256_n_0\,
      I2 => p_20_in,
      I3 => nxt_pixel10_in,
      I4 => \^_rgb_pixel_reg[10]_1\,
      O => \_rgb_pixel[10]_i_195__0_n_0\
    );
\_rgb_pixel[10]_i_196__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => nxt_pixel47_in,
      I1 => \vcountd_reg[9]_9\(0),
      I2 => \obj_buff8_reg[20]_0\(0),
      I3 => nxt_pixel29_in,
      O => nxt_pixel111_out
    );
\_rgb_pixel[10]_i_197__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_263_n_0\,
      I1 => \_rgb_pixel[10]_i_264__0_n_0\,
      I2 => p_4_in,
      I3 => \p_0_out__5\(10),
      I4 => \_rgb_pixel[10]_i_266__0_n_0\,
      O => \_rgb_pixel[10]_i_197__0_n_0\
    );
\_rgb_pixel[10]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => nxt_pixel42_in,
      I1 => \vcountd_reg[9]_4\(0),
      I2 => \obj_buff9_reg[20]_0\(0),
      I3 => nxt_pixel24_in,
      O => nxt_pixel16_out
    );
\_rgb_pixel[10]_i_199__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8080808FFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_271_n_0\,
      I1 => \_rgb_pixel[10]_i_272_n_0\,
      I2 => p_3_in,
      I3 => \_rgb_pixel_reg[10]_i_273_n_0\,
      I4 => \_rgb_pixel[10]_i_274__0_n_0\,
      I5 => \nxt_pixel1__0\,
      O => \_rgb_pixel[10]_i_199__0_n_0\
    );
\_rgb_pixel[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => nxt_pixel126_in,
      I1 => p_2_in,
      I2 => nxt_pixel128_in,
      I3 => \^nxt_pixel146_out\,
      I4 => s00_axi_aresetn,
      O => \_rgb_pixel[10]_i_1__1_n_0\
    );
\_rgb_pixel[10]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(12),
      I1 => hcountd_0(0),
      I2 => hcountd(6),
      I3 => \obj_buff5_reg_n_0_[17]\,
      O => \_rgb_pixel[10]_i_210_n_0\
    );
\_rgb_pixel[10]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(10),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_15\(11),
      O => \_rgb_pixel[10]_i_211_n_0\
    );
\_rgb_pixel[10]_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(8),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_15\(9),
      O => \_rgb_pixel[10]_i_212_n_0\
    );
\_rgb_pixel[10]_i_213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(6),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_15\(7),
      O => \_rgb_pixel[10]_i_213_n_0\
    );
\_rgb_pixel[10]_i_214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(12),
      I1 => hcountd_0(0),
      I2 => \obj_buff5_reg_n_0_[17]\,
      I3 => hcountd(6),
      O => \_rgb_pixel[10]_i_214_n_0\
    );
\_rgb_pixel[10]_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(10),
      I1 => hcountd(4),
      I2 => \^_rgb_pixel_reg[0]_15\(11),
      I3 => hcountd(5),
      O => \_rgb_pixel[10]_i_215_n_0\
    );
\_rgb_pixel[10]_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(8),
      I1 => hcountd(2),
      I2 => \^_rgb_pixel_reg[0]_15\(9),
      I3 => hcountd(3),
      O => \_rgb_pixel[10]_i_216_n_0\
    );
\_rgb_pixel[10]_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(6),
      I1 => hcountd(0),
      I2 => \^_rgb_pixel_reg[0]_15\(7),
      I3 => hcountd(1),
      O => \_rgb_pixel[10]_i_217_n_0\
    );
\_rgb_pixel[10]_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[6]\,
      I1 => \obj_buff5_reg_n_0_[7]\,
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel_reg[5]_10\(0)
    );
\_rgb_pixel[10]_i_222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff5_reg_n_0_[7]\,
      O => \_rgb_pixel_reg[5]_4\(0)
    );
\_rgb_pixel[10]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_15\(12),
      I2 => hcountd(6),
      I3 => \obj_buff5_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[5]_11\(0)
    );
\_rgb_pixel[10]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_15\(12),
      I2 => hcountd(6),
      I3 => \obj_buff5_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[5]_5\(0)
    );
\_rgb_pixel[10]_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff5_reg_n_0_[7]\,
      O => \_rgb_pixel[10]_i_234_n_0\
    );
\_rgb_pixel[10]_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \vcountd_reg[9]\(5),
      I3 => \^_rgb_pixel_reg[0]_15\(5),
      O => \_rgb_pixel[10]_i_235_n_0\
    );
\_rgb_pixel[10]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \vcountd_reg[9]\(3),
      I3 => \^_rgb_pixel_reg[0]_15\(3),
      O => \_rgb_pixel[10]_i_236_n_0\
    );
\_rgb_pixel[10]_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \vcountd_reg[9]\(1),
      I3 => \^_rgb_pixel_reg[0]_15\(1),
      O => \_rgb_pixel[10]_i_237_n_0\
    );
\_rgb_pixel[10]_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff5_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \obj_buff5_reg_n_0_[7]\,
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel[10]_i_238_n_0\
    );
\_rgb_pixel[10]_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[0]_15\(5),
      I3 => \vcountd_reg[9]\(5),
      O => \_rgb_pixel[10]_i_239_n_0\
    );
\_rgb_pixel[10]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \^_rgb_pixel_reg[0]_15\(3),
      I3 => \vcountd_reg[9]\(3),
      O => \_rgb_pixel[10]_i_240_n_0\
    );
\_rgb_pixel[10]_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \^_rgb_pixel_reg[0]_15\(1),
      I3 => \vcountd_reg[9]\(1),
      O => \_rgb_pixel[10]_i_241_n_0\
    );
\_rgb_pixel[10]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address703_out(4),
      I1 => \_rgb_pixel[10]_i_279_n_0\,
      I2 => address703_out(2),
      I3 => \_rgb_pixel[10]_i_280_n_0\,
      I4 => address703_out(5),
      I5 => \_rgb_pixel[10]_i_281_n_0\,
      O => \_rgb_pixel[10]_i_247_n_0\
    );
\_rgb_pixel[10]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_282_n_0\,
      I1 => address703_out(5),
      I2 => \_rgb_pixel[10]_i_283_n_0\,
      I3 => address703_out(2),
      I4 => address703_out(4),
      I5 => \_rgb_pixel[10]_i_279_n_0\,
      O => \_rgb_pixel[10]_i_248_n_0\
    );
\_rgb_pixel[10]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_282_n_0\,
      I1 => address703_out(3),
      I2 => address703_out(4),
      I3 => \_rgb_pixel[10]_i_279_n_0\,
      I4 => address703_out(5),
      I5 => \_rgb_pixel[10]_i_281_n_0\,
      O => \_rgb_pixel_reg[5]_12\
    );
\_rgb_pixel[10]_i_255__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[1]_i_25_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_135_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[2]_i_82_n_0\,
      I3 => \_rgb_pixel[10]_i_289_n_0\,
      I4 => \_rgb_pixel[10]_i_290__0_n_0\,
      I5 => \_rgb_pixel[10]_i_291_n_0\,
      O => \_rgb_pixel[10]_i_255__0_n_0\
    );
\_rgb_pixel[10]_i_264__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_322__0_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_323_n_0\,
      I2 => \_rgb_pixel[10]_i_324_n_0\,
      I3 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_263_n_0\,
      I4 => \p_0_out_inferred__1/_rgb_pixel[7]_i_66_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_325_n_0\,
      O => \_rgb_pixel[10]_i_264__0_n_0\
    );
\_rgb_pixel[10]_i_266__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_328_n_0\,
      I1 => \p_0_out__5\(4),
      I2 => \_rgb_pixel[10]_i_330_n_0\,
      I3 => \p_0_out__5\(10),
      I4 => \p_0_out__5\(11),
      I5 => \p_0_out__5\(9),
      O => \_rgb_pixel[10]_i_266__0_n_0\
    );
\_rgb_pixel[10]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_354_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_355_n_0\,
      I2 => \_rgb_pixel[10]_i_356_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_271_n_0\,
      I4 => \p_0_out_inferred__0/_rgb_pixel[3]_i_70_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_357_n_0\,
      O => \_rgb_pixel[10]_i_272_n_0\
    );
\_rgb_pixel[10]_i_274__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_360_n_0\,
      I1 => \_rgb_pixel_reg[10]_i_361_n_0\,
      I2 => \_rgb_pixel[10]_i_362_n_0\,
      I3 => \_rgb_pixel_reg[10]_i_273_n_0\,
      I4 => \_rgb_pixel[3]_i_71_n_0\,
      I5 => \_rgb_pixel[10]_i_363_n_0\,
      O => \_rgb_pixel[10]_i_274__0_n_0\
    );
\_rgb_pixel[10]_i_279\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_364_n_0\,
      I1 => address7b_0(6),
      I2 => \_rgb_pixel[8]_i_343_n_0\,
      O => \_rgb_pixel[10]_i_279_n_0\
    );
\_rgb_pixel[10]_i_280\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_279_n_0\,
      I1 => address703_out(1),
      I2 => \_rgb_pixel[0]_i_141_n_0\,
      O => \_rgb_pixel[10]_i_280_n_0\
    );
\_rgb_pixel[10]_i_281\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_365_n_0\,
      I1 => address703_out(2),
      I2 => address703_out(0),
      I3 => \_rgb_pixel[8]_i_338_n_0\,
      I4 => address703_out(1),
      O => \_rgb_pixel[10]_i_281_n_0\
    );
\_rgb_pixel[10]_i_282\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address703_out(0),
      I1 => \_rgb_pixel[8]_i_338_n_0\,
      I2 => address703_out(1),
      I3 => address703_out(2),
      I4 => \_rgb_pixel[10]_i_366_n_0\,
      O => \_rgb_pixel[10]_i_282_n_0\
    );
\_rgb_pixel[10]_i_283\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_141_n_0\,
      I1 => address703_out(1),
      I2 => \_rgb_pixel[10]_i_279_n_0\,
      O => \_rgb_pixel[10]_i_283_n_0\
    );
\_rgb_pixel[10]_i_289\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_148_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[1]_i_25_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[7]_i_64_n_0\,
      O => \_rgb_pixel[10]_i_289_n_0\
    );
\_rgb_pixel[10]_i_290__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[7]_i_64_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_52_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_254_n_0\,
      O => \_rgb_pixel[10]_i_290__0_n_0\
    );
\_rgb_pixel[10]_i_291\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_293_n_0\,
      I1 => address802_out(3),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_294_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel[7]_i_64_n_0\,
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_148_n_0\,
      O => \_rgb_pixel[10]_i_291_n_0\
    );
\_rgb_pixel[10]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address802_out(4),
      I1 => \_rgb_pixel[9]_i_189_n_0\,
      I2 => address802_out(2),
      I3 => \_rgb_pixel[10]_i_376_n_0\,
      I4 => address802_out(5),
      I5 => \_rgb_pixel[9]_i_190_n_0\,
      O => \^_rgb_pixel_reg[10]_11\
    );
\_rgb_pixel[10]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_188_n_0\,
      I1 => address802_out(5),
      I2 => \_rgb_pixel[10]_i_377_n_0\,
      I3 => address802_out(2),
      I4 => address802_out(4),
      I5 => \_rgb_pixel[9]_i_189_n_0\,
      O => \^_rgb_pixel_reg[10]_12\
    );
\_rgb_pixel[10]_i_301\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(15),
      I1 => hcountd(9),
      O => \_rgb_pixel[10]_i_301_n_0\
    );
\_rgb_pixel[10]_i_302\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(13),
      I1 => hcountd(7),
      I2 => hcountd(8),
      I3 => \^_rgb_pixel_reg[6]_2\(14),
      O => \_rgb_pixel[10]_i_302_n_0\
    );
\_rgb_pixel[10]_i_304\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(13),
      I1 => hcountd(7),
      I2 => \^_rgb_pixel_reg[6]_2\(14),
      I3 => hcountd(8),
      O => \_rgb_pixel[10]_i_304_n_0\
    );
\_rgb_pixel[10]_i_307__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[8]\,
      I1 => \obj_buff8_reg_n_0_[9]\,
      I2 => \vcountd_reg[9]\(6),
      I3 => \^vcountd\(0),
      I4 => \vcountd_reg[9]\(7),
      I5 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel_reg[6]_9\(0)
    );
\_rgb_pixel[10]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(6),
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(7),
      I4 => \vcountd_reg[9]\(8),
      I5 => \obj_buff8_reg_n_0_[9]\,
      O => \_rgb_pixel_reg[6]_1\(0)
    );
\_rgb_pixel[10]_i_316\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \vcountd_reg[9]\(8),
      I3 => \obj_buff8_reg_n_0_[9]\,
      O => \_rgb_pixel[10]_i_316_n_0\
    );
\_rgb_pixel[10]_i_318\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \obj_buff8_reg_n_0_[9]\,
      I3 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel[10]_i_318_n_0\
    );
\_rgb_pixel[10]_i_322__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757FFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_323_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_419_n_0\,
      I2 => address901_out(3),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_420_n_0\,
      I4 => \p_0_out_inferred__1/_rgb_pixel[2]_i_84_n_0\,
      O => \_rgb_pixel[10]_i_322__0_n_0\
    );
\_rgb_pixel[10]_i_324\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[7]_i_66_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[6]_i_54_n_0\,
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_256_n_0\,
      O => \_rgb_pixel[10]_i_324_n_0\
    );
\_rgb_pixel[10]_i_328\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757FFFFF"
    )
        port map (
      I0 => \p_0_out__5\(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_428_n_0\,
      I2 => address901_out(3),
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_429_n_0\,
      I4 => \p_0_out__5\(2),
      O => \_rgb_pixel[10]_i_328_n_0\
    );
\_rgb_pixel[10]_i_330\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \p_0_out__5\(11),
      I1 => \p_0_out__5\(6),
      I2 => \p_0_out__5\(8),
      O => \_rgb_pixel[10]_i_330_n_0\
    );
\_rgb_pixel[10]_i_333\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(15),
      I1 => hcountd(9),
      O => \_rgb_pixel[10]_i_333_n_0\
    );
\_rgb_pixel[10]_i_334\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(13),
      I1 => hcountd(7),
      I2 => hcountd(8),
      I3 => \^_rgb_pixel_reg[6]_5\(14),
      O => \_rgb_pixel[10]_i_334_n_0\
    );
\_rgb_pixel[10]_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(13),
      I1 => hcountd(7),
      I2 => \^_rgb_pixel_reg[6]_5\(14),
      I3 => hcountd(8),
      O => \_rgb_pixel[10]_i_336_n_0\
    );
\_rgb_pixel[10]_i_339__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[8]\,
      I1 => \obj_buff9_reg_n_0_[9]\,
      I2 => \vcountd_reg[9]\(6),
      I3 => \^vcountd\(0),
      I4 => \vcountd_reg[9]\(7),
      I5 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel_reg[6]_8\(0)
    );
\_rgb_pixel[10]_i_341__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(6),
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(7),
      I4 => \vcountd_reg[9]\(8),
      I5 => \obj_buff9_reg_n_0_[9]\,
      O => \_rgb_pixel_reg[6]_0\(0)
    );
\_rgb_pixel[10]_i_348__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \vcountd_reg[9]\(8),
      I3 => \obj_buff9_reg_n_0_[9]\,
      O => \_rgb_pixel[10]_i_348__0_n_0\
    );
\_rgb_pixel[10]_i_350__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \obj_buff9_reg_n_0_[9]\,
      I3 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel[10]_i_350__0_n_0\
    );
\_rgb_pixel[10]_i_354\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757FFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_355_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_473_n_0\,
      I2 => address1000_out(3),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_474_n_0\,
      I4 => \p_0_out_inferred__0/_rgb_pixel[2]_i_86_n_0\,
      O => \_rgb_pixel[10]_i_354_n_0\
    );
\_rgb_pixel[10]_i_356\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[3]_i_70_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_56_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_314_n_0\,
      O => \_rgb_pixel[10]_i_356_n_0\
    );
\_rgb_pixel[10]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address1000_out(4),
      I1 => \_rgb_pixel[10]_i_477_n_0\,
      I2 => address1000_out(2),
      I3 => \_rgb_pixel[10]_i_478_n_0\,
      I4 => address1000_out(5),
      I5 => \_rgb_pixel[10]_i_479_n_0\,
      O => \_rgb_pixel[10]_i_358_n_0\
    );
\_rgb_pixel[10]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_480_n_0\,
      I1 => address1000_out(5),
      I2 => \_rgb_pixel[10]_i_481_n_0\,
      I3 => address1000_out(2),
      I4 => address1000_out(4),
      I5 => \_rgb_pixel[10]_i_477_n_0\,
      O => \_rgb_pixel[10]_i_359_n_0\
    );
\_rgb_pixel[10]_i_360\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757FFFFF"
    )
        port map (
      I0 => \_rgb_pixel_reg[10]_i_361_n_0\,
      I1 => \_rgb_pixel[10]_i_482_n_0\,
      I2 => address1000_out(3),
      I3 => \_rgb_pixel[10]_i_483_n_0\,
      I4 => \_rgb_pixel[2]_i_87_n_0\,
      O => \_rgb_pixel[10]_i_360_n_0\
    );
\_rgb_pixel[10]_i_362\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \_rgb_pixel[3]_i_71_n_0\,
      I1 => \_rgb_pixel[6]_i_57_n_0\,
      I2 => \_rgb_pixel[8]_i_318_n_0\,
      O => \_rgb_pixel[10]_i_362_n_0\
    );
\_rgb_pixel[10]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_480_n_0\,
      I1 => address1000_out(3),
      I2 => address1000_out(4),
      I3 => \_rgb_pixel[10]_i_477_n_0\,
      I4 => address1000_out(5),
      I5 => \_rgb_pixel[10]_i_479_n_0\,
      O => \_rgb_pixel[10]_i_363_n_0\
    );
\_rgb_pixel[10]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address7b_0(5),
      I1 => address7b_0(0),
      I2 => address7b_0(3),
      I3 => address7b_0(2),
      I4 => address7b_0(1),
      I5 => address7b_0(4),
      O => \_rgb_pixel[10]_i_364_n_0\
    );
\_rgb_pixel[10]_i_365\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_279_n_0\,
      I1 => address703_out(1),
      I2 => \_rgb_pixel[10]_i_486_n_0\,
      I3 => address703_out(0),
      I4 => \_rgb_pixel[8]_i_265_n_0\,
      O => \_rgb_pixel[10]_i_365_n_0\
    );
\_rgb_pixel[10]_i_366\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_265_n_0\,
      I1 => address703_out(0),
      I2 => \_rgb_pixel[10]_i_486_n_0\,
      I3 => address703_out(1),
      I4 => \_rgb_pixel[10]_i_279_n_0\,
      O => \_rgb_pixel[10]_i_366_n_0\
    );
\_rgb_pixel[10]_i_376\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_189_n_0\,
      I1 => address802_out(1),
      I2 => \_rgb_pixel[0]_i_155_n_0\,
      O => \_rgb_pixel[10]_i_376_n_0\
    );
\_rgb_pixel[10]_i_377\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_155_n_0\,
      I1 => address802_out(1),
      I2 => \_rgb_pixel[9]_i_189_n_0\,
      O => \_rgb_pixel[10]_i_377_n_0\
    );
\_rgb_pixel[10]_i_378__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(12),
      I1 => hcountd_0(0),
      I2 => hcountd(6),
      I3 => \obj_buff8_reg_n_0_[17]\,
      O => \_rgb_pixel[10]_i_378__0_n_0\
    );
\_rgb_pixel[10]_i_379__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(10),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[6]_2\(11),
      O => \_rgb_pixel[10]_i_379__0_n_0\
    );
\_rgb_pixel[10]_i_380__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(8),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[6]_2\(9),
      O => \_rgb_pixel[10]_i_380__0_n_0\
    );
\_rgb_pixel[10]_i_381__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(6),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[6]_2\(7),
      O => \_rgb_pixel[10]_i_381__0_n_0\
    );
\_rgb_pixel[10]_i_382__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(12),
      I1 => hcountd_0(0),
      I2 => \obj_buff8_reg_n_0_[17]\,
      I3 => hcountd(6),
      O => \_rgb_pixel[10]_i_382__0_n_0\
    );
\_rgb_pixel[10]_i_383__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(10),
      I1 => hcountd(4),
      I2 => \^_rgb_pixel_reg[6]_2\(11),
      I3 => hcountd(5),
      O => \_rgb_pixel[10]_i_383__0_n_0\
    );
\_rgb_pixel[10]_i_384__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(8),
      I1 => hcountd(2),
      I2 => \^_rgb_pixel_reg[6]_2\(9),
      I3 => hcountd(3),
      O => \_rgb_pixel[10]_i_384__0_n_0\
    );
\_rgb_pixel[10]_i_385__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(6),
      I1 => hcountd(0),
      I2 => \^_rgb_pixel_reg[6]_2\(7),
      I3 => hcountd(1),
      O => \_rgb_pixel[10]_i_385__0_n_0\
    );
\_rgb_pixel[10]_i_386__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[6]\,
      I1 => \obj_buff8_reg_n_0_[7]\,
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel_reg[6]_10\(0)
    );
\_rgb_pixel[10]_i_390__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff8_reg_n_0_[7]\,
      O => \_rgb_pixel_reg[6]_3\(0)
    );
\_rgb_pixel[10]_i_394__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[6]_2\(12),
      I2 => hcountd(6),
      I3 => \obj_buff8_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[6]_11\(0)
    );
\_rgb_pixel[10]_i_398__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[6]_2\(12),
      I2 => hcountd(6),
      I3 => \obj_buff8_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[6]_4\(0)
    );
\_rgb_pixel[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_7_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[11]_i_14_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_8_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_9_n_0\,
      I4 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_10_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_11_n_0\,
      O => nxt_pixel126_in
    );
\_rgb_pixel[10]_i_402__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff8_reg_n_0_[7]\,
      O => \_rgb_pixel[10]_i_402__0_n_0\
    );
\_rgb_pixel[10]_i_403__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \vcountd_reg[9]\(5),
      I3 => \^_rgb_pixel_reg[6]_2\(5),
      O => \_rgb_pixel[10]_i_403__0_n_0\
    );
\_rgb_pixel[10]_i_404__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \vcountd_reg[9]\(3),
      I3 => \^_rgb_pixel_reg[6]_2\(3),
      O => \_rgb_pixel[10]_i_404__0_n_0\
    );
\_rgb_pixel[10]_i_405__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \vcountd_reg[9]\(1),
      I3 => \^_rgb_pixel_reg[6]_2\(1),
      O => \_rgb_pixel[10]_i_405__0_n_0\
    );
\_rgb_pixel[10]_i_406__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff8_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \obj_buff8_reg_n_0_[7]\,
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel[10]_i_406__0_n_0\
    );
\_rgb_pixel[10]_i_407__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[6]_2\(5),
      I3 => \vcountd_reg[9]\(5),
      O => \_rgb_pixel[10]_i_407__0_n_0\
    );
\_rgb_pixel[10]_i_408__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \^_rgb_pixel_reg[6]_2\(3),
      I3 => \vcountd_reg[9]\(3),
      O => \_rgb_pixel[10]_i_408__0_n_0\
    );
\_rgb_pixel[10]_i_409\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \^_rgb_pixel_reg[6]_2\(1),
      I3 => \vcountd_reg[9]\(1),
      O => \_rgb_pixel[10]_i_409_n_0\
    );
\_rgb_pixel[10]_i_432\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(12),
      I1 => hcountd_0(0),
      I2 => hcountd(6),
      I3 => p_0_in2_in(7),
      O => \_rgb_pixel[10]_i_432_n_0\
    );
\_rgb_pixel[10]_i_433\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(10),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[6]_5\(11),
      O => \_rgb_pixel[10]_i_433_n_0\
    );
\_rgb_pixel[10]_i_434\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(8),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[6]_5\(9),
      O => \_rgb_pixel[10]_i_434_n_0\
    );
\_rgb_pixel[10]_i_435__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(6),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[6]_5\(7),
      O => \_rgb_pixel[10]_i_435__0_n_0\
    );
\_rgb_pixel[10]_i_436\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(12),
      I1 => hcountd_0(0),
      I2 => p_0_in2_in(7),
      I3 => hcountd(6),
      O => \_rgb_pixel[10]_i_436_n_0\
    );
\_rgb_pixel[10]_i_437\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(10),
      I1 => hcountd(4),
      I2 => \^_rgb_pixel_reg[6]_5\(11),
      I3 => hcountd(5),
      O => \_rgb_pixel[10]_i_437_n_0\
    );
\_rgb_pixel[10]_i_438\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(8),
      I1 => hcountd(2),
      I2 => \^_rgb_pixel_reg[6]_5\(9),
      I3 => hcountd(3),
      O => \_rgb_pixel[10]_i_438_n_0\
    );
\_rgb_pixel[10]_i_439__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(6),
      I1 => hcountd(0),
      I2 => \^_rgb_pixel_reg[6]_5\(7),
      I3 => hcountd(1),
      O => \_rgb_pixel[10]_i_439__0_n_0\
    );
\_rgb_pixel[10]_i_440\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[6]\,
      I1 => \obj_buff9_reg_n_0_[7]\,
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel_reg[6]_12\(0)
    );
\_rgb_pixel[10]_i_444\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff9_reg_n_0_[7]\,
      O => \_rgb_pixel_reg[6]_6\(0)
    );
\_rgb_pixel[10]_i_448\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[6]_5\(12),
      I2 => hcountd(6),
      I3 => p_0_in2_in(7),
      O => \_rgb_pixel_reg[6]_13\(0)
    );
\_rgb_pixel[10]_i_452__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[6]_5\(12),
      I2 => hcountd(6),
      I3 => p_0_in2_in(7),
      O => \_rgb_pixel_reg[6]_7\(0)
    );
\_rgb_pixel[10]_i_456__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff9_reg_n_0_[7]\,
      O => \_rgb_pixel[10]_i_456__0_n_0\
    );
\_rgb_pixel[10]_i_457__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \vcountd_reg[9]\(5),
      I3 => \^_rgb_pixel_reg[6]_5\(5),
      O => \_rgb_pixel[10]_i_457__0_n_0\
    );
\_rgb_pixel[10]_i_458__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \vcountd_reg[9]\(3),
      I3 => \^_rgb_pixel_reg[6]_5\(3),
      O => \_rgb_pixel[10]_i_458__0_n_0\
    );
\_rgb_pixel[10]_i_459__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \vcountd_reg[9]\(1),
      I3 => \^_rgb_pixel_reg[6]_5\(1),
      O => \_rgb_pixel[10]_i_459__0_n_0\
    );
\_rgb_pixel[10]_i_460__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff9_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \obj_buff9_reg_n_0_[7]\,
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel[10]_i_460__0_n_0\
    );
\_rgb_pixel[10]_i_461__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[6]_5\(5),
      I3 => \vcountd_reg[9]\(5),
      O => \_rgb_pixel[10]_i_461__0_n_0\
    );
\_rgb_pixel[10]_i_462__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \^_rgb_pixel_reg[6]_5\(3),
      I3 => \vcountd_reg[9]\(3),
      O => \_rgb_pixel[10]_i_462__0_n_0\
    );
\_rgb_pixel[10]_i_463__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \^_rgb_pixel_reg[6]_5\(1),
      I3 => \vcountd_reg[9]\(1),
      O => \_rgb_pixel[10]_i_463__0_n_0\
    );
\_rgb_pixel[10]_i_477\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_513_n_0\,
      I1 => address10b_00_out(6),
      I2 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[10]_i_477_n_0\
    );
\_rgb_pixel[10]_i_478\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_477_n_0\,
      I1 => address1000_out(1),
      I2 => \_rgb_pixel[0]_i_170_n_0\,
      O => \_rgb_pixel[10]_i_478_n_0\
    );
\_rgb_pixel[10]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0AFCFCFCFCF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_477_n_0\,
      I1 => \_rgb_pixel[10]_i_514_n_0\,
      I2 => address1000_out(2),
      I3 => address1000_out(0),
      I4 => \_rgb_pixel[3]_i_82_n_0\,
      I5 => address1000_out(1),
      O => \_rgb_pixel[10]_i_479_n_0\
    );
\_rgb_pixel[10]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EFEFFFF0E0E0"
    )
        port map (
      I0 => address1000_out(0),
      I1 => \_rgb_pixel[3]_i_82_n_0\,
      I2 => address1000_out(2),
      I3 => \_rgb_pixel[10]_i_515_n_0\,
      I4 => address1000_out(1),
      I5 => \_rgb_pixel[10]_i_477_n_0\,
      O => \_rgb_pixel[10]_i_480_n_0\
    );
\_rgb_pixel[10]_i_481\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_170_n_0\,
      I1 => address1000_out(1),
      I2 => \_rgb_pixel[10]_i_477_n_0\,
      O => \_rgb_pixel[10]_i_481_n_0\
    );
\_rgb_pixel[10]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_516_n_0\,
      I1 => address1000_out(5),
      I2 => \_rgb_pixel[10]_i_478_n_0\,
      I3 => address1000_out(2),
      I4 => address1000_out(4),
      I5 => \_rgb_pixel[0]_i_170_n_0\,
      O => \_rgb_pixel[10]_i_482_n_0\
    );
\_rgb_pixel[10]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address1000_out(4),
      I1 => \_rgb_pixel[0]_i_170_n_0\,
      I2 => address1000_out(2),
      I3 => \_rgb_pixel[10]_i_481_n_0\,
      I4 => address1000_out(5),
      I5 => \_rgb_pixel[10]_i_517_n_0\,
      O => \_rgb_pixel[10]_i_483_n_0\
    );
\_rgb_pixel[10]_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address1000_out(4),
      I1 => \_rgb_pixel[10]_i_518_n_0\,
      I2 => address1000_out(5),
      I3 => \_rgb_pixel[6]_i_83_n_0\,
      I4 => address1000_out(2),
      I5 => \_rgb_pixel[0]_i_207_n_0\,
      O => \_rgb_pixel[10]_i_484_n_0\
    );
\_rgb_pixel[10]_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_203_n_0\,
      I1 => address1000_out(5),
      I2 => \_rgb_pixel[10]_i_519_n_0\,
      I3 => address1000_out(2),
      I4 => address1000_out(4),
      I5 => \_rgb_pixel[6]_i_83_n_0\,
      O => \_rgb_pixel[10]_i_485_n_0\
    );
\_rgb_pixel[10]_i_486\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_520_n_0\,
      I1 => address7b_0(6),
      I2 => \_rgb_pixel[8]_i_343_n_0\,
      O => \_rgb_pixel[10]_i_486_n_0\
    );
\_rgb_pixel[10]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_99_n_0\,
      I1 => \_rgb_pixel[8]_i_20__0_n_0\,
      I2 => \obj_buff4_reg_n_0_[21]\,
      I3 => \_rgb_pixel_reg[10]_i_100_n_0\,
      I4 => \nxt_pixel1__1\,
      O => \_rgb_pixel_reg[10]_2\
    );
\_rgb_pixel[10]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address10b_00_out(5),
      I1 => address10b_00_out(0),
      I2 => address10b_00_out(3),
      I3 => address10b_00_out(2),
      I4 => address10b_00_out(1),
      I5 => address10b_00_out(4),
      O => \_rgb_pixel[10]_i_513_n_0\
    );
\_rgb_pixel[10]_i_514\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_531_n_0\,
      I1 => address1000_out(0),
      I2 => \_rgb_pixel[3]_i_83_n_0\,
      I3 => address10b_00_out(6),
      I4 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[10]_i_514_n_0\
    );
\_rgb_pixel[10]_i_515\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[3]_i_83_n_0\,
      I1 => address1000_out(0),
      I2 => \_rgb_pixel[10]_i_531_n_0\,
      I3 => address10b_00_out(6),
      I4 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[10]_i_515_n_0\
    );
\_rgb_pixel[10]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA08F8FAFA08080"
    )
        port map (
      I0 => \_rgb_pixel_reg[6]_i_103_n_0\,
      I1 => address1000_out(0),
      I2 => address1000_out(2),
      I3 => \_rgb_pixel[10]_i_532_n_0\,
      I4 => address1000_out(1),
      I5 => \_rgb_pixel[0]_i_170_n_0\,
      O => \_rgb_pixel[10]_i_516_n_0\
    );
\_rgb_pixel[10]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0A0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_170_n_0\,
      I1 => \_rgb_pixel[10]_i_533_n_0\,
      I2 => address1000_out(2),
      I3 => address1000_out(0),
      I4 => address1000_out(1),
      I5 => \_rgb_pixel_reg[6]_i_103_n_0\,
      O => \_rgb_pixel[10]_i_517_n_0\
    );
\_rgb_pixel[10]_i_518\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_104_n_0\,
      I1 => address1000_out(1),
      I2 => \_rgb_pixel[3]_i_83_n_0\,
      I3 => address10b_00_out(6),
      I4 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[10]_i_518_n_0\
    );
\_rgb_pixel[10]_i_519\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[3]_i_83_n_0\,
      I1 => address1000_out(1),
      I2 => \_rgb_pixel[6]_i_104_n_0\,
      I3 => address10b_00_out(6),
      I4 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[10]_i_519_n_0\
    );
\_rgb_pixel[10]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address7b_0(5),
      I1 => address7b_0(0),
      I2 => address7b_0(3),
      I3 => address7b_0(2),
      I4 => address7b_0(1),
      I5 => address7b_0(4),
      O => \_rgb_pixel[10]_i_520_n_0\
    );
\_rgb_pixel[10]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => nxt_pixel422_in,
      I1 => \vcountd_reg[9]_7\(0),
      I2 => \obj_buff5_reg[20]_0\(0),
      I3 => nxt_pixel224_in,
      O => \^nxt_pixel126_out\
    );
\_rgb_pixel[10]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address10b_00_out(5),
      I1 => address10b_00_out(0),
      I2 => address10b_00_out(3),
      I3 => address10b_00_out(2),
      I4 => address10b_00_out(1),
      I5 => address10b_00_out(4),
      O => \_rgb_pixel[10]_i_531_n_0\
    );
\_rgb_pixel[10]_i_532\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_104_n_0\,
      I1 => address1000_out(0),
      I2 => \_rgb_pixel[0]_i_227_n_0\,
      I3 => address10b_00_out(6),
      I4 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[10]_i_532_n_0\
    );
\_rgb_pixel[10]_i_533\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_227_n_0\,
      I1 => address1000_out(0),
      I2 => \_rgb_pixel[6]_i_104_n_0\,
      I3 => address10b_00_out(6),
      I4 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[10]_i_533_n_0\
    );
\_rgb_pixel[10]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_10_n_0\,
      I1 => p_2_in,
      I2 => \^nxt_pixel2\(6),
      O => \_rgb_pixel_reg[10]_4\
    );
\_rgb_pixel[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_14_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_11_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel_reg[2]_i_7_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel[0]_i_5_n_0\,
      I4 => \p_0_out_inferred__0/_rgb_pixel_reg[4]_i_5_n_0\,
      O => \_rgb_pixel[10]_i_7_n_0\
    );
\_rgb_pixel[10]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address208_out(4),
      I1 => \_rgb_pixel[9]_i_20_n_0\,
      I2 => address208_out(2),
      I3 => \_rgb_pixel[0]_i_43_n_0\,
      I4 => address208_out(5),
      I5 => \_rgb_pixel[9]_i_21_n_0\,
      O => \_rgb_pixel[10]_i_71_n_0\
    );
\_rgb_pixel[10]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_19_n_0\,
      I1 => address208_out(5),
      I2 => \_rgb_pixel[0]_i_45_n_0\,
      I3 => address208_out(2),
      I4 => address208_out(4),
      I5 => \_rgb_pixel[9]_i_20_n_0\,
      O => \_rgb_pixel[10]_i_72_n_0\
    );
\_rgb_pixel[10]_i_81__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(15),
      I1 => hcountd(9),
      O => \_rgb_pixel[10]_i_81__0_n_0\
    );
\_rgb_pixel[10]_i_82__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(13),
      I1 => hcountd(7),
      I2 => hcountd(8),
      I3 => \^_rgb_pixel_reg[0]_10\(14),
      O => \_rgb_pixel[10]_i_82__0_n_0\
    );
\_rgb_pixel[10]_i_84__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(13),
      I1 => hcountd(7),
      I2 => \^_rgb_pixel_reg[0]_10\(14),
      I3 => hcountd(8),
      O => \_rgb_pixel[10]_i_84__0_n_0\
    );
\_rgb_pixel[10]_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \obj_buff3_reg_n_0_[8]\,
      I1 => \obj_buff3_reg_n_0_[9]\,
      I2 => \vcountd_reg[9]\(6),
      I3 => \^vcountd\(0),
      I4 => \vcountd_reg[9]\(7),
      I5 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel_reg[5]_7\(0)
    );
\_rgb_pixel[10]_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \obj_buff3_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(6),
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(7),
      I4 => \vcountd_reg[9]\(8),
      I5 => \obj_buff3_reg_n_0_[9]\,
      O => \_rgb_pixel_reg[5]_1\(0)
    );
\_rgb_pixel[10]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff3_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \vcountd_reg[9]\(8),
      I3 => \obj_buff3_reg_n_0_[9]\,
      O => \_rgb_pixel[10]_i_96_n_0\
    );
\_rgb_pixel[10]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff3_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \obj_buff3_reg_n_0_[9]\,
      I3 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel[10]_i_98_n_0\
    );
\_rgb_pixel[11]_i_100__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(12),
      I1 => hcountd_0(0),
      I2 => p_0_in16_in(7),
      I3 => hcountd(6),
      O => \_rgb_pixel[11]_i_100__0_n_0\
    );
\_rgb_pixel[11]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(10),
      I1 => hcountd(4),
      I2 => \^_rgb_pixel_reg[0]_6\(11),
      I3 => hcountd(5),
      O => \_rgb_pixel[11]_i_101_n_0\
    );
\_rgb_pixel[11]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(8),
      I1 => hcountd(2),
      I2 => \^_rgb_pixel_reg[0]_6\(9),
      I3 => hcountd(3),
      O => \_rgb_pixel[11]_i_102_n_0\
    );
\_rgb_pixel[11]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(6),
      I1 => hcountd(0),
      I2 => \^_rgb_pixel_reg[0]_6\(7),
      I3 => hcountd(1),
      O => \_rgb_pixel[11]_i_103_n_0\
    );
\_rgb_pixel[11]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \obj_buff2_reg_n_0_[6]\,
      I1 => \obj_buff2_reg_n_0_[7]\,
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel_reg[11]_5\(0)
    );
\_rgb_pixel[11]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff2_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff2_reg_n_0_[7]\,
      O => \_rgb_pixel_reg[11]_2\(0)
    );
\_rgb_pixel[11]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_6\(12),
      I2 => hcountd(6),
      I3 => p_0_in16_in(7),
      O => \_rgb_pixel_reg[11]_4\(0)
    );
\_rgb_pixel[11]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_6\(12),
      I2 => hcountd(6),
      I3 => p_0_in16_in(7),
      O => \_rgb_pixel_reg[11]_1\(0)
    );
\_rgb_pixel[11]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff2_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff2_reg_n_0_[7]\,
      O => \_rgb_pixel[11]_i_120_n_0\
    );
\_rgb_pixel[11]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \vcountd_reg[9]\(5),
      I3 => \^_rgb_pixel_reg[0]_6\(5),
      O => \_rgb_pixel[11]_i_121_n_0\
    );
\_rgb_pixel[11]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \vcountd_reg[9]\(3),
      I3 => \^_rgb_pixel_reg[0]_6\(3),
      O => \_rgb_pixel[11]_i_122_n_0\
    );
\_rgb_pixel[11]_i_123__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \vcountd_reg[9]\(1),
      I3 => \^_rgb_pixel_reg[0]_6\(1),
      O => \_rgb_pixel[11]_i_123__0_n_0\
    );
\_rgb_pixel[11]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff2_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \obj_buff2_reg_n_0_[7]\,
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel[11]_i_124_n_0\
    );
\_rgb_pixel[11]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[0]_6\(5),
      I3 => \vcountd_reg[9]\(5),
      O => \_rgb_pixel[11]_i_125_n_0\
    );
\_rgb_pixel[11]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \^_rgb_pixel_reg[0]_6\(3),
      I3 => \vcountd_reg[9]\(3),
      O => \_rgb_pixel[11]_i_126_n_0\
    );
\_rgb_pixel[11]_i_127__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \^_rgb_pixel_reg[0]_6\(1),
      I3 => \vcountd_reg[9]\(1),
      O => \_rgb_pixel[11]_i_127__0_n_0\
    );
\_rgb_pixel[11]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => \_rgb_pixel_reg[11]_i_161_n_0\,
      I1 => nxt_pixel111_out,
      I2 => \_rgb_pixel_reg[7]_i_45_n_0\,
      I3 => nxt_pixel16_out,
      I4 => \_rgb_pixel_reg[3]_i_35_n_0\,
      I5 => \nxt_pixel1__0\,
      O => \_rgb_pixel_reg[11]_6\
    );
\_rgb_pixel[11]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(12),
      I1 => \hc_reg[6]\(4),
      O => \_rgb_pixel[11]_i_151_n_0\
    );
\_rgb_pixel[11]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(11),
      I1 => \hc_reg[6]\(3),
      O => \_rgb_pixel[11]_i_152_n_0\
    );
\_rgb_pixel[11]_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(10),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[11]_i_153_n_0\
    );
\_rgb_pixel[11]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(9),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[11]_i_162_n_0\
    );
\_rgb_pixel[11]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \hc_reg[6]\(2),
      O => \_rgb_pixel[11]_i_163_n_0\
    );
\_rgb_pixel[11]_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(7),
      I1 => \hc_reg[6]\(1),
      O => \_rgb_pixel[11]_i_164_n_0\
    );
\_rgb_pixel[11]_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(6),
      I1 => \hc_reg[6]\(0),
      O => \_rgb_pixel[11]_i_165_n_0\
    );
\_rgb_pixel[11]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_148_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_256_n_0\,
      I2 => \_rgb_pixel[10]_i_290__0_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel_reg[1]_i_25_n_0\,
      I4 => \_rgb_pixel[11]_i_173_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[7]_i_64_n_0\,
      O => \_rgb_pixel[11]_i_171_n_0\
    );
\_rgb_pixel[11]_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757FFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[1]_i_25_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[11]_i_176_n_0\,
      I2 => address802_out(3),
      I3 => \p_0_out_inferred__0/_rgb_pixel[11]_i_177_n_0\,
      I4 => \p_0_out_inferred__0/_rgb_pixel[2]_i_82_n_0\,
      O => \_rgb_pixel[11]_i_173_n_0\
    );
\_rgb_pixel[11]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_178_n_0\,
      I1 => address802_out(5),
      I2 => \_rgb_pixel[10]_i_376_n_0\,
      I3 => address802_out(2),
      I4 => address802_out(4),
      I5 => \_rgb_pixel[0]_i_155_n_0\,
      O => \_rgb_pixel_reg[11]_8\
    );
\_rgb_pixel[11]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address802_out(4),
      I1 => \_rgb_pixel[0]_i_155_n_0\,
      I2 => address802_out(2),
      I3 => \_rgb_pixel[10]_i_377_n_0\,
      I4 => address802_out(5),
      I5 => \_rgb_pixel[11]_i_179_n_0\,
      O => \_rgb_pixel_reg[11]_7\
    );
\_rgb_pixel[11]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA08F8FAFA08080"
    )
        port map (
      I0 => \_rgb_pixel_reg[6]_i_91_n_0\,
      I1 => address802_out(0),
      I2 => address802_out(2),
      I3 => \_rgb_pixel[11]_i_182_n_0\,
      I4 => address802_out(1),
      I5 => \_rgb_pixel[0]_i_155_n_0\,
      O => \_rgb_pixel[11]_i_178_n_0\
    );
\_rgb_pixel[11]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0A0C0C0"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_155_n_0\,
      I1 => \_rgb_pixel[11]_i_183_n_0\,
      I2 => address802_out(2),
      I3 => address802_out(0),
      I4 => address802_out(1),
      I5 => \_rgb_pixel_reg[6]_i_91_n_0\,
      O => \_rgb_pixel[11]_i_179_n_0\
    );
\_rgb_pixel[11]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(15),
      I1 => hcountd(9),
      O => \_rgb_pixel[11]_i_17__0_n_0\
    );
\_rgb_pixel[11]_i_182\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_92_n_0\,
      I1 => address802_out(0),
      I2 => \_rgb_pixel[0]_i_222_n_0\,
      I3 => address805_out(6),
      I4 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[11]_i_182_n_0\
    );
\_rgb_pixel[11]_i_183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_222_n_0\,
      I1 => address802_out(0),
      I2 => \_rgb_pixel[6]_i_92_n_0\,
      I3 => address805_out(6),
      I4 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[11]_i_183_n_0\
    );
\_rgb_pixel[11]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(13),
      I1 => hcountd(7),
      I2 => hcountd(8),
      I3 => \^_rgb_pixel_reg[0]_0\(14),
      O => \_rgb_pixel[11]_i_18__0_n_0\
    );
\_rgb_pixel[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(13),
      I1 => hcountd(7),
      I2 => \^_rgb_pixel_reg[0]_0\(14),
      I3 => hcountd(8),
      O => \_rgb_pixel[11]_i_20_n_0\
    );
\_rgb_pixel[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[8]\,
      I1 => \obj_buff1_reg_n_0_[9]\,
      I2 => \vcountd_reg[9]\(6),
      I3 => \^vcountd\(0),
      I4 => \vcountd_reg[9]\(7),
      I5 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel_reg[0]_20\(0)
    );
\_rgb_pixel[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(6),
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(7),
      I4 => \vcountd_reg[9]\(8),
      I5 => \obj_buff1_reg_n_0_[9]\,
      O => \_rgb_pixel_reg[0]_3\(0)
    );
\_rgb_pixel[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => nxt_pixel442_in,
      I1 => \vcountd_reg[9]_5\(0),
      I2 => \obj_buff1_reg[20]_0\(0),
      I3 => nxt_pixel244_in,
      O => \^nxt_pixel146_out\
    );
\_rgb_pixel[11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \vcountd_reg[9]\(8),
      I3 => \obj_buff1_reg_n_0_[9]\,
      O => \_rgb_pixel[11]_i_32_n_0\
    );
\_rgb_pixel[11]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \obj_buff1_reg_n_0_[9]\,
      I3 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel[11]_i_34__0_n_0\
    );
\_rgb_pixel[11]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(15),
      I1 => hcountd(9),
      O => \_rgb_pixel[11]_i_36_n_0\
    );
\_rgb_pixel[11]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(13),
      I1 => hcountd(7),
      I2 => hcountd(8),
      I3 => \^_rgb_pixel_reg[0]_6\(14),
      O => \_rgb_pixel[11]_i_37__0_n_0\
    );
\_rgb_pixel[11]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(13),
      I1 => hcountd(7),
      I2 => \^_rgb_pixel_reg[0]_6\(14),
      I3 => hcountd(8),
      O => \_rgb_pixel[11]_i_39__0_n_0\
    );
\_rgb_pixel[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_3__0_n_0\,
      I1 => nxt_pixel437_in,
      I2 => \vcountd_reg[9]_1\(0),
      I3 => \obj_buff2_reg[20]_0\(0),
      I4 => nxt_pixel239_in,
      I5 => \obj_buff3_reg[21]_3\,
      O => \_rgb_pixel[11]_i_3__0_n_0\
    );
\_rgb_pixel[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_14_n_0\,
      I1 => nxt_pixel126_in,
      I2 => p_2_in,
      I3 => \^nxt_pixel2\(7),
      I4 => nxt_pixel128_in,
      O => \_rgb_pixel[11]_i_4_n_0\
    );
\_rgb_pixel[11]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \obj_buff2_reg_n_0_[8]\,
      I1 => \obj_buff2_reg_n_0_[9]\,
      I2 => \vcountd_reg[9]\(6),
      I3 => \^vcountd\(0),
      I4 => \vcountd_reg[9]\(7),
      I5 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel_reg[11]_3\(0)
    );
\_rgb_pixel[11]_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \obj_buff2_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(6),
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(7),
      I4 => \vcountd_reg[9]\(8),
      I5 => \obj_buff2_reg_n_0_[9]\,
      O => \_rgb_pixel_reg[11]_0\(0)
    );
\_rgb_pixel[11]_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff2_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \vcountd_reg[9]\(8),
      I3 => \obj_buff2_reg_n_0_[9]\,
      O => \_rgb_pixel[11]_i_51__0_n_0\
    );
\_rgb_pixel[11]_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff2_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \obj_buff2_reg_n_0_[9]\,
      I3 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel[11]_i_53__0_n_0\
    );
\_rgb_pixel[11]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(12),
      I1 => hcountd_0(0),
      I2 => hcountd(6),
      I3 => p_0_in18_in(7),
      O => \_rgb_pixel[11]_i_64_n_0\
    );
\_rgb_pixel[11]_i_65__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(10),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_0\(11),
      O => \_rgb_pixel[11]_i_65__0_n_0\
    );
\_rgb_pixel[11]_i_66__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_0\(9),
      O => \_rgb_pixel[11]_i_66__0_n_0\
    );
\_rgb_pixel[11]_i_67__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(6),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_0\(7),
      O => \_rgb_pixel[11]_i_67__0_n_0\
    );
\_rgb_pixel[11]_i_68__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(12),
      I1 => hcountd_0(0),
      I2 => p_0_in18_in(7),
      I3 => hcountd(6),
      O => \_rgb_pixel[11]_i_68__0_n_0\
    );
\_rgb_pixel[11]_i_69__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(10),
      I1 => hcountd(4),
      I2 => \^_rgb_pixel_reg[0]_0\(11),
      I3 => hcountd(5),
      O => \_rgb_pixel[11]_i_69__0_n_0\
    );
\_rgb_pixel[11]_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => hcountd(2),
      I2 => \^_rgb_pixel_reg[0]_0\(9),
      I3 => hcountd(3),
      O => \_rgb_pixel[11]_i_70__0_n_0\
    );
\_rgb_pixel[11]_i_71__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(6),
      I1 => hcountd(0),
      I2 => \^_rgb_pixel_reg[0]_0\(7),
      I3 => hcountd(1),
      O => \_rgb_pixel[11]_i_71__0_n_0\
    );
\_rgb_pixel[11]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[6]\,
      I1 => \obj_buff1_reg_n_0_[7]\,
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel_reg[0]_17\(0)
    );
\_rgb_pixel[11]_i_76__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff1_reg_n_0_[7]\,
      O => S(0)
    );
\_rgb_pixel[11]_i_80__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_0\(12),
      I2 => hcountd(6),
      I3 => p_0_in18_in(7),
      O => \_rgb_pixel_reg[0]_21\(0)
    );
\_rgb_pixel[11]_i_84__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_0\(12),
      I2 => hcountd(6),
      I3 => p_0_in18_in(7),
      O => \_rgb_pixel_reg[0]_4\(0)
    );
\_rgb_pixel[11]_i_88__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff1_reg_n_0_[7]\,
      O => \_rgb_pixel[11]_i_88__0_n_0\
    );
\_rgb_pixel[11]_i_89__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \vcountd_reg[9]\(5),
      I3 => \^_rgb_pixel_reg[0]_0\(5),
      O => \_rgb_pixel[11]_i_89__0_n_0\
    );
\_rgb_pixel[11]_i_90__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \vcountd_reg[9]\(3),
      I3 => \^_rgb_pixel_reg[0]_0\(3),
      O => \_rgb_pixel[11]_i_90__0_n_0\
    );
\_rgb_pixel[11]_i_91__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \vcountd_reg[9]\(1),
      I3 => \^_rgb_pixel_reg[0]_0\(1),
      O => \_rgb_pixel[11]_i_91__0_n_0\
    );
\_rgb_pixel[11]_i_92__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff1_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \obj_buff1_reg_n_0_[7]\,
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel[11]_i_92__0_n_0\
    );
\_rgb_pixel[11]_i_93__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(5),
      I3 => \vcountd_reg[9]\(5),
      O => \_rgb_pixel[11]_i_93__0_n_0\
    );
\_rgb_pixel[11]_i_94__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \^_rgb_pixel_reg[0]_0\(3),
      I3 => \vcountd_reg[9]\(3),
      O => \_rgb_pixel[11]_i_94__0_n_0\
    );
\_rgb_pixel[11]_i_95__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \^_rgb_pixel_reg[0]_0\(1),
      I3 => \vcountd_reg[9]\(1),
      O => \_rgb_pixel[11]_i_95__0_n_0\
    );
\_rgb_pixel[11]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(12),
      I1 => hcountd_0(0),
      I2 => hcountd(6),
      I3 => p_0_in16_in(7),
      O => \_rgb_pixel[11]_i_96_n_0\
    );
\_rgb_pixel[11]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(10),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_6\(11),
      O => \_rgb_pixel[11]_i_97_n_0\
    );
\_rgb_pixel[11]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(8),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_6\(9),
      O => \_rgb_pixel[11]_i_98_n_0\
    );
\_rgb_pixel[11]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(6),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_6\(7),
      O => \_rgb_pixel[11]_i_99_n_0\
    );
\_rgb_pixel[1]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \obj_buff7_reg[21]_4\,
      I1 => \^nxt_pixel116_out\,
      I2 => \_rgb_pixel[1]_i_17_n_0\,
      I3 => nxt_pixel111_out,
      I4 => \_rgb_pixel_reg[1]_i_18_n_0\,
      O => \_rgb_pixel[1]_i_11__0_n_0\
    );
\_rgb_pixel[1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_255__0_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[1]_i_25_n_0\,
      I2 => p_20_in,
      I3 => nxt_pixel10_in,
      I4 => \^_rgb_pixel_reg[1]_0\,
      O => \_rgb_pixel[1]_i_17_n_0\
    );
\_rgb_pixel[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[4]_i_3_n_0\,
      I1 => \^nxt_pixel141_out\,
      I2 => \obj_buff3_reg[21]_7\,
      I3 => \^nxt_pixel136_out\,
      I4 => \_rgb_pixel[1]_i_5_n_0\,
      O => \_rgb_pixel[1]_i_2_n_0\
    );
\_rgb_pixel[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAA200A2AAA2"
    )
        port map (
      I0 => \nxt_pixel1__0\,
      I1 => \_rgb_pixel[10]_i_272_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_355_n_0\,
      I3 => p_3_in,
      I4 => \_rgb_pixel[10]_i_274__0_n_0\,
      I5 => \_rgb_pixel_reg[10]_i_361_n_0\,
      O => \_rgb_pixel[1]_i_27_n_0\
    );
\_rgb_pixel[1]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_264__0_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_323_n_0\,
      I2 => p_4_in,
      I3 => \_rgb_pixel[10]_i_266__0_n_0\,
      I4 => \p_0_out__5\(4),
      O => \_rgb_pixel[1]_i_28_n_0\
    );
\_rgb_pixel[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address802_out(4),
      I1 => \_rgb_pixel[1]_i_41_n_0\,
      I2 => address802_out(5),
      I3 => \_rgb_pixel[6]_i_70_n_0\,
      I4 => address802_out(2),
      I5 => \_rgb_pixel[1]_i_42_n_0\,
      O => \_rgb_pixel[1]_i_35_n_0\
    );
\_rgb_pixel[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \_rgb_pixel[1]_i_43_n_0\,
      I1 => address802_out(5),
      I2 => \_rgb_pixel[1]_i_44_n_0\,
      I3 => address802_out(2),
      I4 => address802_out(4),
      I5 => \_rgb_pixel[6]_i_70_n_0\,
      O => \_rgb_pixel[1]_i_36_n_0\
    );
\_rgb_pixel[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[4]_i_5_n_0\,
      I1 => p_2_in,
      I2 => \^nxt_pixel2\(2),
      O => \_rgb_pixel[1]_i_3__0_n_0\
    );
\_rgb_pixel[1]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_92_n_0\,
      I1 => address802_out(1),
      I2 => \_rgb_pixel[8]_i_364_n_0\,
      I3 => address805_out(6),
      I4 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[1]_i_41_n_0\
    );
\_rgb_pixel[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address802_out(0),
      I1 => address802_out(1),
      I2 => \_rgb_pixel_reg[6]_i_91_n_0\,
      O => \_rgb_pixel[1]_i_42_n_0\
    );
\_rgb_pixel[1]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address802_out(1),
      I1 => \_rgb_pixel_reg[6]_i_91_n_0\,
      I2 => address802_out(0),
      O => \_rgb_pixel[1]_i_43_n_0\
    );
\_rgb_pixel[1]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_364_n_0\,
      I1 => address802_out(1),
      I2 => \_rgb_pixel[6]_i_92_n_0\,
      I3 => address805_out(6),
      I4 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[1]_i_44_n_0\
    );
\_rgb_pixel[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[1]_i_6__0_n_0\,
      I1 => \^nxt_pixel131_out\,
      I2 => \obj_buff5_reg[21]_1\,
      I3 => \^nxt_pixel126_out\,
      I4 => \_rgb_pixel_reg[1]_i_8__0_n_0\,
      O => \_rgb_pixel[1]_i_5_n_0\
    );
\_rgb_pixel[1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_20__0_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[4]_i_39_n_0\,
      I2 => \obj_buff4_reg_n_0_[21]\,
      I3 => \nxt_pixel1__1\,
      I4 => \_rgb_pixel_reg[4]_i_40_n_0\,
      O => \_rgb_pixel[1]_i_6__0_n_0\
    );
\_rgb_pixel[2]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_118_n_0\,
      I1 => address802_out(5),
      I2 => \_rgb_pixel[6]_i_70_n_0\,
      I3 => address802_out(1),
      I4 => address802_out(2),
      I5 => \_rgb_pixel[8]_i_299_n_0\,
      O => \_rgb_pixel[2]_i_106_n_0\
    );
\_rgb_pixel[2]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF4FFF00E040"
    )
        port map (
      I0 => address802_out(1),
      I1 => \_rgb_pixel[6]_i_70_n_0\,
      I2 => address802_out(5),
      I3 => \_rgb_pixel[8]_i_299_n_0\,
      I4 => address802_out(2),
      I5 => \_rgb_pixel[2]_i_119_n_0\,
      O => \_rgb_pixel[2]_i_107_n_0\
    );
\_rgb_pixel[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_126_n_0\,
      I1 => address1000_out(5),
      I2 => \_rgb_pixel[6]_i_83_n_0\,
      I3 => address1000_out(1),
      I4 => address1000_out(2),
      I5 => \_rgb_pixel[3]_i_76_n_0\,
      O => \_rgb_pixel[2]_i_114_n_0\
    );
\_rgb_pixel[2]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF4FFF00E040"
    )
        port map (
      I0 => address1000_out(1),
      I1 => \_rgb_pixel[6]_i_83_n_0\,
      I2 => address1000_out(5),
      I3 => \_rgb_pixel[3]_i_76_n_0\,
      I4 => address1000_out(2),
      I5 => \_rgb_pixel[2]_i_127_n_0\,
      O => \_rgb_pixel[2]_i_115_n_0\
    );
\_rgb_pixel[2]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => address802_out(0),
      I1 => \_rgb_pixel[9]_i_241_n_0\,
      I2 => address805_out(6),
      I3 => address802_out(1),
      O => \_rgb_pixel[2]_i_118_n_0\
    );
\_rgb_pixel[2]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => address802_out(0),
      I1 => \_rgb_pixel[9]_i_241_n_0\,
      I2 => address805_out(6),
      I3 => address802_out(1),
      O => \_rgb_pixel[2]_i_119_n_0\
    );
\_rgb_pixel[2]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => address1000_out(0),
      I1 => \_rgb_pixel[3]_i_89_n_0\,
      I2 => address10b_00_out(6),
      I3 => address1000_out(1),
      O => \_rgb_pixel[2]_i_126_n_0\
    );
\_rgb_pixel[2]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => address1000_out(0),
      I1 => \_rgb_pixel[3]_i_89_n_0\,
      I2 => address10b_00_out(6),
      I3 => address1000_out(1),
      O => \_rgb_pixel[2]_i_127_n_0\
    );
\_rgb_pixel[2]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_20__0_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[2]_i_28_n_0\,
      I2 => \obj_buff4_reg_n_0_[21]\,
      I3 => \nxt_pixel1__1\,
      I4 => \_rgb_pixel_reg[2]_i_29_n_0\,
      O => \_rgb_pixel_reg[2]_2\
    );
\_rgb_pixel[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address208_out(4),
      I1 => \_rgb_pixel[4]_i_38_n_0\,
      I2 => address208_out(5),
      I3 => \_rgb_pixel[8]_i_15_n_0\,
      I4 => address208_out(2),
      I5 => \_rgb_pixel[2]_i_41_n_0\,
      O => \_rgb_pixel[2]_i_22_n_0\
    );
\_rgb_pixel[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_42_n_0\,
      I1 => address208_out(5),
      I2 => \_rgb_pixel[4]_i_35_n_0\,
      I3 => address208_out(2),
      I4 => address208_out(4),
      I5 => \_rgb_pixel[8]_i_15_n_0\,
      O => \_rgb_pixel[2]_i_23_n_0\
    );
\_rgb_pixel[2]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_59_n_0\,
      I1 => nxt_pixel111_out,
      I2 => \_rgb_pixel[2]_i_60__0_n_0\,
      I3 => nxt_pixel16_out,
      I4 => \_rgb_pixel[2]_i_61__0_n_0\,
      O => \_rgb_pixel_reg[2]_0\
    );
\_rgb_pixel[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[2]_i_7_n_0\,
      I1 => p_2_in,
      I2 => \^nxt_pixel2\(1),
      O => \_rgb_pixel_reg[2]_4\
    );
\_rgb_pixel[2]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address208_out(0),
      I1 => \_rgb_pixel[9]_i_44_n_0\,
      I2 => address208_out(1),
      O => \_rgb_pixel[2]_i_41_n_0\
    );
\_rgb_pixel[2]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address208_out(0),
      I1 => \_rgb_pixel[9]_i_44_n_0\,
      I2 => address208_out(1),
      O => \_rgb_pixel[2]_i_42_n_0\
    );
\_rgb_pixel[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address406_out(4),
      I1 => \_rgb_pixel[4]_i_65_n_0\,
      I2 => address406_out(5),
      I3 => \_rgb_pixel[8]_i_47_n_0\,
      I4 => address406_out(2),
      I5 => \_rgb_pixel[2]_i_64_n_0\,
      O => \_rgb_pixel[2]_i_49_n_0\
    );
\_rgb_pixel[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel_reg[2]_i_9_n_0\,
      I1 => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7_n_0\,
      I2 => \obj_buff2_reg_n_0_[21]\,
      I3 => \_rgb_pixel_reg[2]_i_10_n_0\,
      I4 => \_rgb_pixel[9]_i_9_n_0\,
      O => \_rgb_pixel_reg[2]_3\
    );
\_rgb_pixel[2]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_65_n_0\,
      I1 => address406_out(5),
      I2 => \_rgb_pixel[4]_i_64_n_0\,
      I3 => address406_out(2),
      I4 => address406_out(4),
      I5 => \_rgb_pixel[8]_i_47_n_0\,
      O => \_rgb_pixel[2]_i_50_n_0\
    );
\_rgb_pixel[2]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_82_n_0\,
      I1 => \_rgb_pixel[10]_i_255__0_n_0\,
      I2 => p_20_in,
      I3 => \^_rgb_pixel_reg[2]_1\,
      I4 => nxt_pixel10_in,
      O => \_rgb_pixel[2]_i_59_n_0\
    );
\_rgb_pixel[2]_i_60__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_264__0_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[2]_i_84_n_0\,
      I2 => p_4_in,
      I3 => \_rgb_pixel[10]_i_266__0_n_0\,
      I4 => \p_0_out__5\(2),
      O => \_rgb_pixel[2]_i_60__0_n_0\
    );
\_rgb_pixel[2]_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFD0DFDFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_272_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[2]_i_86_n_0\,
      I2 => p_3_in,
      I3 => \_rgb_pixel[10]_i_274__0_n_0\,
      I4 => \_rgb_pixel[2]_i_87_n_0\,
      I5 => \nxt_pixel1__0\,
      O => \_rgb_pixel[2]_i_61__0_n_0\
    );
\_rgb_pixel[2]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address406_out(0),
      I1 => \_rgb_pixel[8]_i_97_n_0\,
      I2 => address406_out(1),
      O => \_rgb_pixel[2]_i_64_n_0\
    );
\_rgb_pixel[2]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address406_out(0),
      I1 => \_rgb_pixel[8]_i_97_n_0\,
      I2 => address406_out(1),
      O => \_rgb_pixel[2]_i_65_n_0\
    );
\_rgb_pixel[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address703_out(4),
      I1 => \_rgb_pixel[2]_i_96_n_0\,
      I2 => address703_out(5),
      I3 => \_rgb_pixel[8]_i_265_n_0\,
      I4 => address703_out(2),
      I5 => \_rgb_pixel[2]_i_97_n_0\,
      O => \_rgb_pixel[2]_i_78_n_0\
    );
\_rgb_pixel[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_98_n_0\,
      I1 => address703_out(5),
      I2 => \_rgb_pixel[2]_i_99_n_0\,
      I3 => address703_out(2),
      I4 => address703_out(4),
      I5 => \_rgb_pixel[8]_i_265_n_0\,
      O => \_rgb_pixel[2]_i_79_n_0\
    );
\_rgb_pixel[2]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_106_n_0\,
      I1 => address802_out(3),
      I2 => \_rgb_pixel[8]_i_299_n_0\,
      I3 => address802_out(4),
      I4 => \_rgb_pixel[2]_i_107_n_0\,
      O => \^_rgb_pixel_reg[2]_1\
    );
\_rgb_pixel[2]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \_rgb_pixel[2]_i_114_n_0\,
      I1 => address1000_out(3),
      I2 => \_rgb_pixel[3]_i_76_n_0\,
      I3 => address1000_out(4),
      I4 => \_rgb_pixel[2]_i_115_n_0\,
      O => \_rgb_pixel[2]_i_87_n_0\
    );
\_rgb_pixel[2]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_265_n_0\,
      I1 => address703_out(1),
      I2 => \_rgb_pixel[6]_i_47_n_0\,
      O => \_rgb_pixel[2]_i_96_n_0\
    );
\_rgb_pixel[2]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address703_out(0),
      I1 => \_rgb_pixel[8]_i_338_n_0\,
      I2 => address703_out(1),
      O => \_rgb_pixel[2]_i_97_n_0\
    );
\_rgb_pixel[2]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address703_out(0),
      I1 => \_rgb_pixel[8]_i_338_n_0\,
      I2 => address703_out(1),
      O => \_rgb_pixel[2]_i_98_n_0\
    );
\_rgb_pixel[2]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_47_n_0\,
      I1 => address703_out(1),
      I2 => \_rgb_pixel[8]_i_265_n_0\,
      O => \_rgb_pixel[2]_i_99_n_0\
    );
\_rgb_pixel[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => \_rgb_pixel_reg[7]_i_44_n_0\,
      I1 => nxt_pixel111_out,
      I2 => \_rgb_pixel_reg[3]_i_34_n_0\,
      I3 => nxt_pixel16_out,
      I4 => \_rgb_pixel_reg[3]_i_35_n_0\,
      I5 => \nxt_pixel1__0\,
      O => \_rgb_pixel[3]_i_14_n_0\
    );
\_rgb_pixel[3]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(15),
      I1 => hcountd(9),
      O => \_rgb_pixel[3]_i_16__0_n_0\
    );
\_rgb_pixel[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(13),
      I1 => hcountd(7),
      I2 => hcountd(8),
      I3 => \^_rgb_pixel_reg[0]_11\(14),
      O => \_rgb_pixel[3]_i_17_n_0\
    );
\_rgb_pixel[3]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(13),
      I1 => hcountd(7),
      I2 => \^_rgb_pixel_reg[0]_11\(14),
      I3 => hcountd(8),
      O => \_rgb_pixel[3]_i_19__0_n_0\
    );
\_rgb_pixel[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_2__0_n_0\,
      I1 => \^nxt_pixel146_out\,
      I2 => \_rgb_pixel[7]_i_3__0_n_0\,
      I3 => \^nxt_pixel141_out\,
      I4 => \obj_buff3_reg[21]_2\,
      O => nxt_pixel30_out(3)
    );
\_rgb_pixel[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[8]\,
      I1 => \obj_buff7_reg_n_0_[9]\,
      I2 => \vcountd_reg[9]\(6),
      I3 => \^vcountd\(0),
      I4 => \vcountd_reg[9]\(7),
      I5 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel_reg[3]_4\(0)
    );
\_rgb_pixel[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(6),
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(7),
      I4 => \vcountd_reg[9]\(8),
      I5 => \obj_buff7_reg_n_0_[9]\,
      O => \_rgb_pixel_reg[3]_0\(0)
    );
\_rgb_pixel[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \vcountd_reg[9]\(8),
      I3 => \obj_buff7_reg_n_0_[9]\,
      O => \_rgb_pixel[3]_i_31_n_0\
    );
\_rgb_pixel[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \obj_buff7_reg_n_0_[9]\,
      I3 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel[3]_i_33_n_0\
    );
\_rgb_pixel[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(12),
      I1 => hcountd_0(0),
      I2 => hcountd(6),
      I3 => \obj_buff7_reg_n_0_[17]\,
      O => \_rgb_pixel[3]_i_36_n_0\
    );
\_rgb_pixel[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(10),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_11\(11),
      O => \_rgb_pixel[3]_i_37_n_0\
    );
\_rgb_pixel[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(8),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_11\(9),
      O => \_rgb_pixel[3]_i_38_n_0\
    );
\_rgb_pixel[3]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(6),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_11\(7),
      O => \_rgb_pixel[3]_i_39_n_0\
    );
\_rgb_pixel[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_20__0_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[7]_i_16_n_0\,
      I2 => \obj_buff4_reg_n_0_[21]\,
      I3 => \nxt_pixel1__1\,
      I4 => \_rgb_pixel[7]_i_17_n_0\,
      O => \_rgb_pixel_reg[3]_8\
    );
\_rgb_pixel[3]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(12),
      I1 => hcountd_0(0),
      I2 => \obj_buff7_reg_n_0_[17]\,
      I3 => hcountd(6),
      O => \_rgb_pixel[3]_i_40_n_0\
    );
\_rgb_pixel[3]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(10),
      I1 => hcountd(4),
      I2 => \^_rgb_pixel_reg[0]_11\(11),
      I3 => hcountd(5),
      O => \_rgb_pixel[3]_i_41_n_0\
    );
\_rgb_pixel[3]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(8),
      I1 => hcountd(2),
      I2 => \^_rgb_pixel_reg[0]_11\(9),
      I3 => hcountd(3),
      O => \_rgb_pixel[3]_i_42_n_0\
    );
\_rgb_pixel[3]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(6),
      I1 => hcountd(0),
      I2 => \^_rgb_pixel_reg[0]_11\(7),
      I3 => hcountd(1),
      O => \_rgb_pixel[3]_i_43_n_0\
    );
\_rgb_pixel[3]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[6]\,
      I1 => \obj_buff7_reg_n_0_[7]\,
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel_reg[3]_5\(0)
    );
\_rgb_pixel[3]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff7_reg_n_0_[7]\,
      O => \_rgb_pixel_reg[3]_1\(0)
    );
\_rgb_pixel[3]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_11\(12),
      I2 => hcountd(6),
      I3 => \obj_buff7_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[3]_6\(0)
    );
\_rgb_pixel[3]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_11\(12),
      I2 => hcountd(6),
      I3 => \obj_buff7_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[3]_2\(0)
    );
\_rgb_pixel[3]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff7_reg_n_0_[7]\,
      O => \_rgb_pixel[3]_i_60_n_0\
    );
\_rgb_pixel[3]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \vcountd_reg[9]\(5),
      I3 => \^_rgb_pixel_reg[0]_11\(5),
      O => \_rgb_pixel[3]_i_61_n_0\
    );
\_rgb_pixel[3]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \vcountd_reg[9]\(3),
      I3 => \^_rgb_pixel_reg[0]_11\(3),
      O => \_rgb_pixel[3]_i_62_n_0\
    );
\_rgb_pixel[3]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \vcountd_reg[9]\(1),
      I3 => \^_rgb_pixel_reg[0]_11\(1),
      O => \_rgb_pixel[3]_i_63_n_0\
    );
\_rgb_pixel[3]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff7_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \obj_buff7_reg_n_0_[7]\,
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel[3]_i_64_n_0\
    );
\_rgb_pixel[3]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[0]_11\(5),
      I3 => \vcountd_reg[9]\(5),
      O => \_rgb_pixel[3]_i_65_n_0\
    );
\_rgb_pixel[3]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \^_rgb_pixel_reg[0]_11\(3),
      I3 => \vcountd_reg[9]\(3),
      O => \_rgb_pixel[3]_i_66_n_0\
    );
\_rgb_pixel[3]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \^_rgb_pixel_reg[0]_11\(1),
      I3 => \vcountd_reg[9]\(1),
      O => \_rgb_pixel[3]_i_67_n_0\
    );
\_rgb_pixel[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000000"
    )
        port map (
      I0 => \p_0_out__5\(9),
      I1 => \p_0_out__5\(10),
      I2 => \_rgb_pixel[10]_i_330_n_0\,
      I3 => \p_0_out__5\(4),
      I4 => \_rgb_pixel[10]_i_328_n_0\,
      I5 => \p_0_out__5\(11),
      O => \_rgb_pixel[3]_i_68_n_0\
    );
\_rgb_pixel[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_325_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_263_n_0\,
      I2 => \_rgb_pixel[10]_i_324_n_0\,
      I3 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_323_n_0\,
      I4 => \_rgb_pixel[10]_i_322__0_n_0\,
      I5 => \p_0_out_inferred__1/_rgb_pixel[7]_i_66_n_0\,
      O => \_rgb_pixel[3]_i_69_n_0\
    );
\_rgb_pixel[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \obj_buff7_reg[21]_1\,
      I1 => nxt_pixel412_in,
      I2 => \vcountd_reg[9]_0\(0),
      I3 => \obj_buff7_reg[20]_0\(0),
      I4 => nxt_pixel214_in,
      I5 => \_rgb_pixel[3]_i_14_n_0\,
      O => \_rgb_pixel_reg[3]_3\
    );
\_rgb_pixel[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[3]_i_75_n_0\,
      I1 => address1000_out(3),
      I2 => address1000_out(4),
      I3 => \_rgb_pixel[3]_i_76_n_0\,
      I4 => address1000_out(5),
      I5 => \_rgb_pixel[3]_i_77_n_0\,
      O => \_rgb_pixel[3]_i_71_n_0\
    );
\_rgb_pixel[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address1000_out(1),
      I1 => \_rgb_pixel_reg[3]_i_81_n_0\,
      I2 => address1000_out(0),
      I3 => \_rgb_pixel[3]_i_82_n_0\,
      I4 => address1000_out(2),
      I5 => \_rgb_pixel[3]_i_76_n_0\,
      O => \_rgb_pixel[3]_i_75_n_0\
    );
\_rgb_pixel[3]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[3]_i_83_n_0\,
      I1 => address10b_00_out(6),
      I2 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[3]_i_76_n_0\
    );
\_rgb_pixel[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \_rgb_pixel[3]_i_76_n_0\,
      I1 => address1000_out(2),
      I2 => \_rgb_pixel[3]_i_82_n_0\,
      I3 => address1000_out(0),
      I4 => address1000_out(1),
      I5 => \_rgb_pixel_reg[3]_i_81_n_0\,
      O => \_rgb_pixel[3]_i_77_n_0\
    );
\_rgb_pixel[3]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_rgb_pixel[3]_i_89_n_0\,
      I1 => address10b_00_out(6),
      O => \_rgb_pixel[3]_i_82_n_0\
    );
\_rgb_pixel[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address10b_00_out(5),
      I1 => address10b_00_out(0),
      I2 => address10b_00_out(3),
      I3 => address10b_00_out(2),
      I4 => address10b_00_out(1),
      I5 => address10b_00_out(4),
      O => \_rgb_pixel[3]_i_83_n_0\
    );
\_rgb_pixel[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address10b_00_out(5),
      I1 => address10b_00_out(4),
      I2 => address10b_00_out(0),
      I3 => address10b_00_out(2),
      I4 => address10b_00_out(1),
      I5 => address10b_00_out(3),
      O => \_rgb_pixel[3]_i_87_n_0\
    );
\_rgb_pixel[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address10b_00_out(3),
      I1 => address10b_00_out(1),
      I2 => address10b_00_out(2),
      I3 => address10b_00_out(0),
      I4 => address10b_00_out(4),
      I5 => address10b_00_out(5),
      O => \_rgb_pixel[3]_i_88_n_0\
    );
\_rgb_pixel[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address10b_00_out(0),
      I1 => address10b_00_out(1),
      I2 => address10b_00_out(5),
      I3 => address10b_00_out(3),
      I4 => address10b_00_out(2),
      I5 => address10b_00_out(4),
      O => \_rgb_pixel[3]_i_89_n_0\
    );
\_rgb_pixel[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address208_out(4),
      I1 => \_rgb_pixel[4]_i_35_n_0\,
      I2 => address208_out(5),
      I3 => \_rgb_pixel[9]_i_51_n_0\,
      I4 => address208_out(2),
      I5 => \_rgb_pixel[4]_i_36_n_0\,
      O => \_rgb_pixel[4]_i_17_n_0\
    );
\_rgb_pixel[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \_rgb_pixel[4]_i_37_n_0\,
      I1 => address208_out(5),
      I2 => \_rgb_pixel[4]_i_38_n_0\,
      I3 => address208_out(2),
      I4 => address208_out(4),
      I5 => \_rgb_pixel[9]_i_51_n_0\,
      O => \_rgb_pixel[4]_i_18_n_0\
    );
\_rgb_pixel[4]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[4]_i_39_n_0\,
      I1 => \_rgb_pixel[8]_i_20__0_n_0\,
      I2 => \obj_buff4_reg_n_0_[21]\,
      I3 => \_rgb_pixel_reg[4]_i_40_n_0\,
      I4 => \nxt_pixel1__1\,
      O => \_rgb_pixel[4]_i_19_n_0\
    );
\_rgb_pixel[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[4]_i_2__0_n_0\,
      I1 => \^nxt_pixel146_out\,
      I2 => \_rgb_pixel[4]_i_3_n_0\,
      I3 => \^nxt_pixel141_out\,
      I4 => \_rgb_pixel_reg[4]_i_4_n_0\,
      O => nxt_pixel30_out(4)
    );
\_rgb_pixel[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[4]_i_5_n_0\,
      I1 => nxt_pixel126_in,
      I2 => p_2_in,
      I3 => \^nxt_pixel2\(2),
      I4 => nxt_pixel128_in,
      O => \_rgb_pixel[4]_i_2__0_n_0\
    );
\_rgb_pixel[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel_reg[4]_i_7_n_0\,
      I1 => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7_n_0\,
      I2 => \obj_buff2_reg_n_0_[21]\,
      I3 => \_rgb_pixel_reg[4]_i_8_n_0\,
      I4 => \_rgb_pixel[9]_i_9_n_0\,
      O => \_rgb_pixel[4]_i_3_n_0\
    );
\_rgb_pixel[4]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_51_n_0\,
      I1 => address208_out(1),
      I2 => \_rgb_pixel[8]_i_15_n_0\,
      O => \_rgb_pixel[4]_i_35_n_0\
    );
\_rgb_pixel[4]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address208_out(0),
      I1 => address208_out(1),
      I2 => \_rgb_pixel_reg[9]_i_80_n_0\,
      O => \_rgb_pixel[4]_i_36_n_0\
    );
\_rgb_pixel[4]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address208_out(1),
      I1 => \_rgb_pixel_reg[9]_i_80_n_0\,
      I2 => address208_out(0),
      O => \_rgb_pixel[4]_i_37_n_0\
    );
\_rgb_pixel[4]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_15_n_0\,
      I1 => address208_out(1),
      I2 => \_rgb_pixel[9]_i_51_n_0\,
      O => \_rgb_pixel[4]_i_38_n_0\
    );
\_rgb_pixel[4]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address406_out(4),
      I1 => \_rgb_pixel[4]_i_64_n_0\,
      I2 => address406_out(5),
      I3 => \_rgb_pixel[8]_i_102_n_0\,
      I4 => address406_out(2),
      I5 => \_rgb_pixel[0]_i_88_n_0\,
      O => \_rgb_pixel[4]_i_49_n_0\
    );
\_rgb_pixel[4]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_82_n_0\,
      I1 => address406_out(5),
      I2 => \_rgb_pixel[4]_i_65_n_0\,
      I3 => address406_out(2),
      I4 => address406_out(4),
      I5 => \_rgb_pixel[8]_i_102_n_0\,
      O => \_rgb_pixel[4]_i_50_n_0\
    );
\_rgb_pixel[4]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \_rgb_pixel[4]_i_68_n_0\,
      I1 => nxt_pixel111_out,
      I2 => \_rgb_pixel[4]_i_69_n_0\,
      I3 => nxt_pixel16_out,
      I4 => \nxt_pixel1__0\,
      I5 => \_rgb_pixel_reg[4]_i_70_n_0\,
      O => \_rgb_pixel_reg[4]_6\
    );
\_rgb_pixel[4]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_102_n_0\,
      I1 => address406_out(1),
      I2 => \_rgb_pixel[8]_i_47_n_0\,
      O => \_rgb_pixel[4]_i_64_n_0\
    );
\_rgb_pixel[4]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_47_n_0\,
      I1 => address406_out(1),
      I2 => \_rgb_pixel[8]_i_102_n_0\,
      O => \_rgb_pixel[4]_i_65_n_0\
    );
\_rgb_pixel[4]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => p_20_in,
      I1 => \^_rgb_pixel_reg[1]_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel_reg[1]_i_25_n_0\,
      O => \_rgb_pixel[4]_i_68_n_0\
    );
\_rgb_pixel[4]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => p_4_in,
      I1 => \p_0_out__5\(4),
      I2 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_323_n_0\,
      O => \_rgb_pixel[4]_i_69_n_0\
    );
\_rgb_pixel[4]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address703_out(4),
      I1 => \_rgb_pixel[2]_i_99_n_0\,
      I2 => address703_out(5),
      I3 => \_rgb_pixel[6]_i_47_n_0\,
      I4 => address703_out(2),
      I5 => \_rgb_pixel[0]_i_176_n_0\,
      O => \_rgb_pixel[4]_i_73_n_0\
    );
\_rgb_pixel[4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \_rgb_pixel[0]_i_172_n_0\,
      I1 => address703_out(5),
      I2 => \_rgb_pixel[2]_i_96_n_0\,
      I3 => address703_out(2),
      I4 => address703_out(4),
      I5 => \_rgb_pixel[6]_i_47_n_0\,
      O => \_rgb_pixel[4]_i_74_n_0\
    );
\_rgb_pixel[4]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_357_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[3]_i_70_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_271_n_0\,
      I3 => \_rgb_pixel[10]_i_356_n_0\,
      I4 => \_rgb_pixel[10]_i_354_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_355_n_0\,
      O => \_rgb_pixel[4]_i_75_n_0\
    );
\_rgb_pixel[4]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000000"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_363_n_0\,
      I1 => \_rgb_pixel[3]_i_71_n_0\,
      I2 => \_rgb_pixel_reg[10]_i_273_n_0\,
      I3 => \_rgb_pixel[10]_i_362_n_0\,
      I4 => \_rgb_pixel[10]_i_360_n_0\,
      I5 => \_rgb_pixel_reg[10]_i_361_n_0\,
      O => \_rgb_pixel[4]_i_76_n_0\
    );
\_rgb_pixel[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \_rgb_pixel[4]_i_19_n_0\,
      I1 => nxt_pixel427_in,
      I2 => \vcountd_reg[9]_2\(0),
      I3 => \obj_buff4_reg[20]_0\(0),
      I4 => nxt_pixel229_in,
      I5 => \obj_buff5_reg[21]_2\,
      O => \_rgb_pixel[4]_i_9_n_0\
    );
\_rgb_pixel[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_3_n_0\,
      I1 => \^nxt_pixel141_out\,
      I2 => \obj_buff3_reg[21]_4\,
      I3 => \^nxt_pixel136_out\,
      I4 => \_rgb_pixel[5]_i_5_n_0\,
      O => \_rgb_pixel[5]_i_2__0_n_0\
    );
\_rgb_pixel[5]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_11_n_0\,
      I1 => p_2_in,
      I2 => \^nxt_pixel2\(5),
      O => \_rgb_pixel[5]_i_3__0_n_0\
    );
\_rgb_pixel[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_24__0_n_0\,
      I1 => \^nxt_pixel131_out\,
      I2 => \obj_buff5_reg[21]_0\,
      I3 => \^nxt_pixel126_out\,
      I4 => \_rgb_pixel_reg[5]_i_6_n_0\,
      O => \_rgb_pixel[5]_i_5_n_0\
    );
\_rgb_pixel[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \obj_buff7_reg[21]_2\,
      I1 => \^nxt_pixel116_out\,
      I2 => \_rgb_pixel[5]_i_9_n_0\,
      I3 => nxt_pixel111_out,
      I4 => \_rgb_pixel_reg[9]_i_97_n_0\,
      O => \_rgb_pixel[5]_i_7_n_0\
    );
\_rgb_pixel[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_255__0_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_148_n_0\,
      I2 => p_20_in,
      I3 => nxt_pixel10_in,
      I4 => \^_rgb_pixel_reg[9]_0\,
      O => \_rgb_pixel[5]_i_9_n_0\
    );
\_rgb_pixel[6]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address10b_00_out(5),
      I1 => address10b_00_out(2),
      I2 => address10b_00_out(3),
      I3 => address10b_00_out(0),
      I4 => address10b_00_out(1),
      I5 => address10b_00_out(4),
      O => \_rgb_pixel[6]_i_104_n_0\
    );
\_rgb_pixel[6]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address10b_00_out(4),
      I1 => address10b_00_out(1),
      I2 => address10b_00_out(3),
      I3 => address10b_00_out(2),
      I4 => address10b_00_out(0),
      I5 => address10b_00_out(5),
      O => \_rgb_pixel[6]_i_106_n_0\
    );
\_rgb_pixel[6]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address805_out(5),
      I1 => address805_out(4),
      I2 => address805_out(0),
      I3 => address805_out(2),
      I4 => address805_out(1),
      I5 => address805_out(3),
      O => \_rgb_pixel[6]_i_109_n_0\
    );
\_rgb_pixel[6]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address805_out(3),
      I1 => address805_out(1),
      I2 => address805_out(2),
      I3 => address805_out(0),
      I4 => address805_out(4),
      I5 => address805_out(5),
      O => \_rgb_pixel[6]_i_110_n_0\
    );
\_rgb_pixel[6]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address10b_00_out(5),
      I1 => address10b_00_out(4),
      I2 => address10b_00_out(0),
      I3 => address10b_00_out(2),
      I4 => address10b_00_out(1),
      I5 => address10b_00_out(3),
      O => \_rgb_pixel[6]_i_121_n_0\
    );
\_rgb_pixel[6]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address10b_00_out(3),
      I1 => address10b_00_out(1),
      I2 => address10b_00_out(2),
      I3 => address10b_00_out(0),
      I4 => address10b_00_out(4),
      I5 => address10b_00_out(5),
      O => \_rgb_pixel[6]_i_122_n_0\
    );
\_rgb_pixel[6]_i_124__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(12),
      I1 => \hc_reg[6]\(4),
      O => \_rgb_pixel[6]_i_124__0_n_0\
    );
\_rgb_pixel[6]_i_125__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(11),
      I1 => \hc_reg[6]\(3),
      O => \_rgb_pixel[6]_i_125__0_n_0\
    );
\_rgb_pixel[6]_i_126__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(10),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[6]_i_126__0_n_0\
    );
\_rgb_pixel[6]_i_131__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(9),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[6]_i_131__0_n_0\
    );
\_rgb_pixel[6]_i_132__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(8),
      I1 => \hc_reg[6]\(2),
      O => \_rgb_pixel[6]_i_132__0_n_0\
    );
\_rgb_pixel[6]_i_133__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(7),
      I1 => \hc_reg[6]\(1),
      O => \_rgb_pixel[6]_i_133__0_n_0\
    );
\_rgb_pixel[6]_i_134__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(6),
      I1 => \hc_reg[6]\(0),
      O => \_rgb_pixel[6]_i_134__0_n_0\
    );
\_rgb_pixel[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_35_n_0\,
      I1 => nxt_pixel111_out,
      I2 => \_rgb_pixel[6]_i_36_n_0\,
      I3 => nxt_pixel16_out,
      I4 => \_rgb_pixel[6]_i_37_n_0\,
      O => \_rgb_pixel_reg[6]_14\
    );
\_rgb_pixel[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_46_n_0\,
      I1 => address703_out(3),
      I2 => address703_out(4),
      I3 => \_rgb_pixel[6]_i_47_n_0\,
      I4 => address703_out(5),
      I5 => \_rgb_pixel[6]_i_48_n_0\,
      O => \_rgb_pixel_reg[6]_19\
    );
\_rgb_pixel[6]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_52_n_0\,
      I1 => \_rgb_pixel[10]_i_255__0_n_0\,
      I2 => p_20_in,
      I3 => \^_rgb_pixel_reg[6]_15\,
      I4 => nxt_pixel10_in,
      O => \_rgb_pixel[6]_i_35_n_0\
    );
\_rgb_pixel[6]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[6]_i_54_n_0\,
      I1 => \_rgb_pixel[10]_i_264__0_n_0\,
      I2 => p_4_in,
      I3 => \p_0_out__5\(6),
      I4 => \_rgb_pixel[10]_i_266__0_n_0\,
      O => \_rgb_pixel[6]_i_36_n_0\
    );
\_rgb_pixel[6]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80008000800080"
    )
        port map (
      I0 => \nxt_pixel1__0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_56_n_0\,
      I2 => \_rgb_pixel[10]_i_272_n_0\,
      I3 => p_3_in,
      I4 => \_rgb_pixel[6]_i_57_n_0\,
      I5 => \_rgb_pixel[10]_i_274__0_n_0\,
      O => \_rgb_pixel[6]_i_37_n_0\
    );
\_rgb_pixel[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_8_n_0\,
      I1 => p_2_in,
      I2 => \^nxt_pixel2\(3),
      O => \_rgb_pixel_reg[6]_18\
    );
\_rgb_pixel[6]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address703_out(1),
      I1 => \_rgb_pixel_reg[6]_i_62_n_0\,
      I2 => address703_out(0),
      I3 => address703_out(2),
      I4 => \_rgb_pixel[6]_i_47_n_0\,
      O => \_rgb_pixel[6]_i_46_n_0\
    );
\_rgb_pixel[6]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_63_n_0\,
      I1 => address7b_0(6),
      I2 => \_rgb_pixel[8]_i_343_n_0\,
      O => \_rgb_pixel[6]_i_47_n_0\
    );
\_rgb_pixel[6]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_47_n_0\,
      I1 => address703_out(2),
      I2 => address703_out(0),
      I3 => address703_out(1),
      I4 => \_rgb_pixel_reg[6]_i_62_n_0\,
      O => \_rgb_pixel[6]_i_48_n_0\
    );
\_rgb_pixel[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_18_n_0\,
      I1 => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7_n_0\,
      I2 => \obj_buff2_reg_n_0_[21]\,
      I3 => \_rgb_pixel[9]_i_23_n_0\,
      I4 => \_rgb_pixel[9]_i_9_n_0\,
      O => \_rgb_pixel_reg[6]_17\
    );
\_rgb_pixel[6]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_69_n_0\,
      I1 => address802_out(3),
      I2 => address802_out(4),
      I3 => \_rgb_pixel[6]_i_70_n_0\,
      I4 => address802_out(5),
      I5 => \_rgb_pixel[6]_i_71_n_0\,
      O => \^_rgb_pixel_reg[6]_15\
    );
\_rgb_pixel[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_82_n_0\,
      I1 => address1000_out(3),
      I2 => address1000_out(4),
      I3 => \_rgb_pixel[6]_i_83_n_0\,
      I4 => address1000_out(5),
      I5 => \_rgb_pixel[6]_i_84_n_0\,
      O => \_rgb_pixel[6]_i_57_n_0\
    );
\_rgb_pixel[6]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address7b_0(5),
      I1 => address7b_0(2),
      I2 => address7b_0(3),
      I3 => address7b_0(0),
      I4 => address7b_0(1),
      I5 => address7b_0(4),
      O => \_rgb_pixel[6]_i_63_n_0\
    );
\_rgb_pixel[6]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address802_out(1),
      I1 => \_rgb_pixel_reg[6]_i_91_n_0\,
      I2 => address802_out(0),
      I3 => address802_out(2),
      I4 => \_rgb_pixel[6]_i_70_n_0\,
      O => \_rgb_pixel[6]_i_69_n_0\
    );
\_rgb_pixel[6]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_92_n_0\,
      I1 => address805_out(6),
      I2 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[6]_i_70_n_0\
    );
\_rgb_pixel[6]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_70_n_0\,
      I1 => address802_out(2),
      I2 => address802_out(0),
      I3 => address802_out(1),
      I4 => \_rgb_pixel_reg[6]_i_91_n_0\,
      O => \_rgb_pixel[6]_i_71_n_0\
    );
\_rgb_pixel[6]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address1000_out(1),
      I1 => \_rgb_pixel_reg[6]_i_103_n_0\,
      I2 => address1000_out(0),
      I3 => address1000_out(2),
      I4 => \_rgb_pixel[6]_i_83_n_0\,
      O => \_rgb_pixel[6]_i_82_n_0\
    );
\_rgb_pixel[6]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_104_n_0\,
      I1 => address10b_00_out(6),
      I2 => \_rgb_pixel[6]_i_106_n_0\,
      O => \_rgb_pixel[6]_i_83_n_0\
    );
\_rgb_pixel[6]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_83_n_0\,
      I1 => address1000_out(2),
      I2 => address1000_out(0),
      I3 => address1000_out(1),
      I4 => \_rgb_pixel_reg[6]_i_103_n_0\,
      O => \_rgb_pixel[6]_i_84_n_0\
    );
\_rgb_pixel[6]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address7b_0(5),
      I1 => address7b_0(4),
      I2 => address7b_0(0),
      I3 => address7b_0(2),
      I4 => address7b_0(1),
      I5 => address7b_0(3),
      O => \_rgb_pixel[6]_i_85_n_0\
    );
\_rgb_pixel[6]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address7b_0(3),
      I1 => address7b_0(1),
      I2 => address7b_0(2),
      I3 => address7b_0(0),
      I4 => address7b_0(4),
      I5 => address7b_0(5),
      O => \_rgb_pixel[6]_i_86_n_0\
    );
\_rgb_pixel[6]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address805_out(5),
      I1 => address805_out(2),
      I2 => address805_out(3),
      I3 => address805_out(0),
      I4 => address805_out(1),
      I5 => address805_out(4),
      O => \_rgb_pixel[6]_i_92_n_0\
    );
\_rgb_pixel[6]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_45_n_0\,
      I1 => \_rgb_pixel[8]_i_20__0_n_0\,
      I2 => \obj_buff4_reg_n_0_[21]\,
      I3 => \_rgb_pixel[8]_i_50_n_0\,
      I4 => \nxt_pixel1__1\,
      O => \_rgb_pixel_reg[6]_16\
    );
\_rgb_pixel[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address208_out(1),
      I1 => \_rgb_pixel_reg[7]_i_21_n_0\,
      I2 => address208_out(0),
      I3 => \_rgb_pixel[9]_i_44_n_0\,
      I4 => address208_out(2),
      I5 => \_rgb_pixel[8]_i_15_n_0\,
      O => \_rgb_pixel[7]_i_12_n_0\
    );
\_rgb_pixel[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_15_n_0\,
      I1 => address208_out(2),
      I2 => \_rgb_pixel[9]_i_44_n_0\,
      I3 => address208_out(0),
      I4 => address208_out(1),
      I5 => \_rgb_pixel_reg[7]_i_21_n_0\,
      O => \_rgb_pixel[7]_i_13_n_0\
    );
\_rgb_pixel[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_28_n_0\,
      I1 => address406_out(3),
      I2 => address406_out(4),
      I3 => \_rgb_pixel[8]_i_47_n_0\,
      I4 => address406_out(5),
      I5 => \_rgb_pixel[7]_i_29_n_0\,
      O => \_rgb_pixel[7]_i_17_n_0\
    );
\_rgb_pixel[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_2__0_n_0\,
      I1 => \^nxt_pixel146_out\,
      I2 => \_rgb_pixel[7]_i_3__0_n_0\,
      I3 => \^nxt_pixel141_out\,
      I4 => \obj_buff3_reg[21]_1\,
      O => nxt_pixel30_out(7)
    );
\_rgb_pixel[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address406_out(1),
      I1 => \_rgb_pixel_reg[7]_i_41_n_0\,
      I2 => address406_out(0),
      I3 => \_rgb_pixel[8]_i_97_n_0\,
      I4 => address406_out(2),
      I5 => \_rgb_pixel[8]_i_47_n_0\,
      O => \_rgb_pixel[7]_i_28_n_0\
    );
\_rgb_pixel[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_47_n_0\,
      I1 => address406_out(2),
      I2 => \_rgb_pixel[8]_i_97_n_0\,
      I3 => address406_out(0),
      I4 => address406_out(1),
      I5 => \_rgb_pixel_reg[7]_i_41_n_0\,
      O => \_rgb_pixel[7]_i_29_n_0\
    );
\_rgb_pixel[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_14_n_0\,
      I1 => p_2_in,
      I2 => \^nxt_pixel2\(7),
      O => \_rgb_pixel[7]_i_2__0_n_0\
    );
\_rgb_pixel[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => \_rgb_pixel_reg[7]_i_44_n_0\,
      I1 => nxt_pixel111_out,
      I2 => \_rgb_pixel_reg[7]_i_45_n_0\,
      I3 => nxt_pixel16_out,
      I4 => \_rgb_pixel_reg[7]_i_46_n_0\,
      I5 => \nxt_pixel1__0\,
      O => \_rgb_pixel_reg[7]_0\
    );
\_rgb_pixel[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address2017_out(5),
      I1 => address2017_out(4),
      I2 => address2017_out(0),
      I3 => address2017_out(2),
      I4 => address2017_out(1),
      I5 => address2017_out(3),
      O => \_rgb_pixel[7]_i_36_n_0\
    );
\_rgb_pixel[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address2017_out(3),
      I1 => address2017_out(1),
      I2 => address2017_out(2),
      I3 => address2017_out(0),
      I4 => address2017_out(4),
      I5 => address2017_out(5),
      O => \_rgb_pixel[7]_i_37_n_0\
    );
\_rgb_pixel[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[7]_i_5_n_0\,
      I1 => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7_n_0\,
      I2 => \obj_buff2_reg_n_0_[21]\,
      I3 => \_rgb_pixel[7]_i_6_n_0\,
      I4 => \_rgb_pixel[9]_i_9_n_0\,
      O => \_rgb_pixel[7]_i_3__0_n_0\
    );
\_rgb_pixel[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_61_n_0\,
      I1 => address703_out(3),
      I2 => address703_out(4),
      I3 => \_rgb_pixel[8]_i_265_n_0\,
      I4 => address703_out(5),
      I5 => \_rgb_pixel[7]_i_62_n_0\,
      O => \_rgb_pixel_reg[7]_2\
    );
\_rgb_pixel[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address4013_out(5),
      I1 => address4013_out(4),
      I2 => address4013_out(0),
      I3 => address4013_out(2),
      I4 => address4013_out(1),
      I5 => address4013_out(3),
      O => \_rgb_pixel[7]_i_57_n_0\
    );
\_rgb_pixel[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address4013_out(3),
      I1 => address4013_out(1),
      I2 => address4013_out(2),
      I3 => address4013_out(0),
      I4 => address4013_out(4),
      I5 => address4013_out(5),
      O => \_rgb_pixel[7]_i_58_n_0\
    );
\_rgb_pixel[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_12_n_0\,
      I1 => address208_out(3),
      I2 => address208_out(4),
      I3 => \_rgb_pixel[8]_i_15_n_0\,
      I4 => address208_out(5),
      I5 => \_rgb_pixel[7]_i_13_n_0\,
      O => \_rgb_pixel[7]_i_6_n_0\
    );
\_rgb_pixel[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address703_out(1),
      I1 => \_rgb_pixel_reg[7]_i_72_n_0\,
      I2 => address703_out(0),
      I3 => \_rgb_pixel[8]_i_338_n_0\,
      I4 => address703_out(2),
      I5 => \_rgb_pixel[8]_i_265_n_0\,
      O => \_rgb_pixel[7]_i_61_n_0\
    );
\_rgb_pixel[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_265_n_0\,
      I1 => address703_out(2),
      I2 => \_rgb_pixel[8]_i_338_n_0\,
      I3 => address703_out(0),
      I4 => address703_out(1),
      I5 => \_rgb_pixel_reg[7]_i_72_n_0\,
      O => \_rgb_pixel[7]_i_62_n_0\
    );
\_rgb_pixel[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_73_n_0\,
      I1 => address802_out(3),
      I2 => address802_out(4),
      I3 => \_rgb_pixel[8]_i_299_n_0\,
      I4 => address802_out(5),
      I5 => \_rgb_pixel[7]_i_74_n_0\,
      O => \^_rgb_pixel_reg[3]_7\
    );
\_rgb_pixel[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_357_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_271_n_0\,
      I2 => \_rgb_pixel[10]_i_356_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_355_n_0\,
      I4 => \_rgb_pixel[10]_i_354_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[3]_i_70_n_0\,
      O => \_rgb_pixel[7]_i_67_n_0\
    );
\_rgb_pixel[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000000"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_363_n_0\,
      I1 => \_rgb_pixel_reg[10]_i_273_n_0\,
      I2 => \_rgb_pixel[10]_i_362_n_0\,
      I3 => \_rgb_pixel_reg[10]_i_361_n_0\,
      I4 => \_rgb_pixel[10]_i_360_n_0\,
      I5 => \_rgb_pixel[3]_i_71_n_0\,
      O => \_rgb_pixel[7]_i_68_n_0\
    );
\_rgb_pixel[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address802_out(1),
      I1 => \_rgb_pixel_reg[7]_i_89_n_0\,
      I2 => address802_out(0),
      I3 => \_rgb_pixel[9]_i_227_n_0\,
      I4 => address802_out(2),
      I5 => \_rgb_pixel[8]_i_299_n_0\,
      O => \_rgb_pixel[7]_i_73_n_0\
    );
\_rgb_pixel[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_299_n_0\,
      I1 => address802_out(2),
      I2 => \_rgb_pixel[9]_i_227_n_0\,
      I3 => address802_out(0),
      I4 => address802_out(1),
      I5 => \_rgb_pixel_reg[7]_i_89_n_0\,
      O => \_rgb_pixel[7]_i_74_n_0\
    );
\_rgb_pixel[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address7b_0(5),
      I1 => address7b_0(4),
      I2 => address7b_0(0),
      I3 => address7b_0(2),
      I4 => address7b_0(1),
      I5 => address7b_0(3),
      O => \_rgb_pixel[7]_i_87_n_0\
    );
\_rgb_pixel[7]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address7b_0(3),
      I1 => address7b_0(1),
      I2 => address7b_0(2),
      I3 => address7b_0(0),
      I4 => address7b_0(4),
      I5 => address7b_0(5),
      O => \_rgb_pixel[7]_i_88_n_0\
    );
\_rgb_pixel[7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[7]_i_16_n_0\,
      I1 => \_rgb_pixel[8]_i_20__0_n_0\,
      I2 => \obj_buff4_reg_n_0_[21]\,
      I3 => \_rgb_pixel[7]_i_17_n_0\,
      I4 => \nxt_pixel1__1\,
      O => \_rgb_pixel_reg[7]_1\
    );
\_rgb_pixel[7]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address805_out(5),
      I1 => address805_out(4),
      I2 => address805_out(0),
      I3 => address805_out(2),
      I4 => address805_out(1),
      I5 => address805_out(3),
      O => \_rgb_pixel[7]_i_93_n_0\
    );
\_rgb_pixel[7]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address805_out(3),
      I1 => address805_out(1),
      I2 => address805_out(2),
      I3 => address805_out(0),
      I4 => address805_out(4),
      I5 => address805_out(5),
      O => \_rgb_pixel[7]_i_94_n_0\
    );
\_rgb_pixel[8]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address4013_out(4),
      I1 => address4013_out(1),
      I2 => address4013_out(3),
      I3 => address4013_out(2),
      I4 => address4013_out(0),
      I5 => address4013_out(5),
      O => \_rgb_pixel[8]_i_100_n_0\
    );
\_rgb_pixel[8]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address406_out(1),
      I1 => \_rgb_pixel_reg[8]_i_193_n_0\,
      I2 => address406_out(0),
      I3 => address406_out(2),
      I4 => \_rgb_pixel[8]_i_102_n_0\,
      O => \_rgb_pixel[8]_i_101_n_0\
    );
\_rgb_pixel[8]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_194_n_0\,
      I1 => address4013_out(6),
      I2 => \_rgb_pixel[8]_i_100_n_0\,
      O => \_rgb_pixel[8]_i_102_n_0\
    );
\_rgb_pixel[8]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_102_n_0\,
      I1 => address406_out(2),
      I2 => address406_out(0),
      I3 => address406_out(1),
      I4 => \_rgb_pixel_reg[8]_i_193_n_0\,
      O => \_rgb_pixel[8]_i_103_n_0\
    );
\_rgb_pixel[8]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(12),
      I1 => hcountd_0(0),
      I2 => hcountd(6),
      I3 => p_0_in12_in(7),
      O => \_rgb_pixel[8]_i_104_n_0\
    );
\_rgb_pixel[8]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(10),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_5\(11),
      O => \_rgb_pixel[8]_i_105_n_0\
    );
\_rgb_pixel[8]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(8),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_5\(9),
      O => \_rgb_pixel[8]_i_106_n_0\
    );
\_rgb_pixel[8]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(6),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_5\(7),
      O => \_rgb_pixel[8]_i_107_n_0\
    );
\_rgb_pixel[8]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(12),
      I1 => hcountd_0(0),
      I2 => p_0_in12_in(7),
      I3 => hcountd(6),
      O => \_rgb_pixel[8]_i_108_n_0\
    );
\_rgb_pixel[8]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(10),
      I1 => hcountd(4),
      I2 => \^_rgb_pixel_reg[0]_5\(11),
      I3 => hcountd(5),
      O => \_rgb_pixel[8]_i_109_n_0\
    );
\_rgb_pixel[8]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(8),
      I1 => hcountd(2),
      I2 => \^_rgb_pixel_reg[0]_5\(9),
      I3 => hcountd(3),
      O => \_rgb_pixel[8]_i_110_n_0\
    );
\_rgb_pixel[8]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(6),
      I1 => hcountd(0),
      I2 => \^_rgb_pixel_reg[0]_5\(7),
      I3 => hcountd(1),
      O => \_rgb_pixel[8]_i_111_n_0\
    );
\_rgb_pixel[8]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[6]\,
      I1 => \obj_buff4_reg_n_0_[7]\,
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel_reg[4]_5\(0)
    );
\_rgb_pixel[8]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff4_reg_n_0_[7]\,
      O => \_rgb_pixel_reg[4]_2\(0)
    );
\_rgb_pixel[8]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_5\(12),
      I2 => hcountd(6),
      I3 => p_0_in12_in(7),
      O => \_rgb_pixel_reg[4]_4\(0)
    );
\_rgb_pixel[8]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_5\(12),
      I2 => hcountd(6),
      I3 => p_0_in12_in(7),
      O => \_rgb_pixel_reg[4]_1\(0)
    );
\_rgb_pixel[8]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff4_reg_n_0_[7]\,
      O => \_rgb_pixel[8]_i_128_n_0\
    );
\_rgb_pixel[8]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \vcountd_reg[9]\(5),
      I3 => \^_rgb_pixel_reg[0]_5\(5),
      O => \_rgb_pixel[8]_i_129_n_0\
    );
\_rgb_pixel[8]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \vcountd_reg[9]\(3),
      I3 => \^_rgb_pixel_reg[0]_5\(3),
      O => \_rgb_pixel[8]_i_130_n_0\
    );
\_rgb_pixel[8]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \vcountd_reg[9]\(1),
      I3 => \^_rgb_pixel_reg[0]_5\(1),
      O => \_rgb_pixel[8]_i_131_n_0\
    );
\_rgb_pixel[8]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \obj_buff4_reg_n_0_[7]\,
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel[8]_i_132_n_0\
    );
\_rgb_pixel[8]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[0]_5\(5),
      I3 => \vcountd_reg[9]\(5),
      O => \_rgb_pixel[8]_i_133_n_0\
    );
\_rgb_pixel[8]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \^_rgb_pixel_reg[0]_5\(3),
      I3 => \vcountd_reg[9]\(3),
      O => \_rgb_pixel[8]_i_134_n_0\
    );
\_rgb_pixel[8]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \^_rgb_pixel_reg[0]_5\(1),
      I3 => \vcountd_reg[9]\(1),
      O => \_rgb_pixel[8]_i_135_n_0\
    );
\_rgb_pixel[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address208_out(0),
      I1 => \_rgb_pixel[9]_i_44_n_0\,
      I2 => address208_out(1),
      I3 => address208_out(2),
      I4 => \_rgb_pixel[8]_i_15_n_0\,
      O => \_rgb_pixel[8]_i_14_n_0\
    );
\_rgb_pixel[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_32_n_0\,
      I1 => address2017_out(6),
      I2 => \_rgb_pixel[9]_i_48_n_0\,
      O => \_rgb_pixel[8]_i_15_n_0\
    );
\_rgb_pixel[8]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(15),
      I1 => hcountd(9),
      O => \_rgb_pixel[8]_i_157_n_0\
    );
\_rgb_pixel[8]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(13),
      I1 => hcountd(7),
      I2 => hcountd(8),
      I3 => \^_rgb_pixel_reg[0]_12\(14),
      O => \_rgb_pixel[8]_i_158_n_0\
    );
\_rgb_pixel[8]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_15_n_0\,
      I1 => address208_out(2),
      I2 => address208_out(0),
      I3 => \_rgb_pixel[9]_i_44_n_0\,
      I4 => address208_out(1),
      O => \_rgb_pixel[8]_i_16_n_0\
    );
\_rgb_pixel[8]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(13),
      I1 => hcountd(7),
      I2 => \^_rgb_pixel_reg[0]_12\(14),
      I3 => hcountd(8),
      O => \_rgb_pixel[8]_i_160_n_0\
    );
\_rgb_pixel[8]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \obj_buff6_reg_n_0_[8]\,
      I1 => \obj_buff6_reg_n_0_[9]\,
      I2 => \vcountd_reg[9]\(6),
      I3 => \^vcountd\(0),
      I4 => \vcountd_reg[9]\(7),
      I5 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel_reg[0]_18\(0)
    );
\_rgb_pixel[8]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \obj_buff6_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(6),
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(7),
      I4 => \vcountd_reg[9]\(8),
      I5 => \obj_buff6_reg_n_0_[9]\,
      O => \_rgb_pixel_reg[0]_1\(0)
    );
\_rgb_pixel[8]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff6_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \vcountd_reg[9]\(8),
      I3 => \obj_buff6_reg_n_0_[9]\,
      O => \_rgb_pixel[8]_i_172_n_0\
    );
\_rgb_pixel[8]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff6_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \obj_buff6_reg_n_0_[9]\,
      I3 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel[8]_i_174_n_0\
    );
\_rgb_pixel[8]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => nxt_pixel4,
      I1 => \vcountd_reg[9]_3\(0),
      I2 => \obj_buff10_reg[20]_0\(0),
      I3 => \_rgb_pixel_reg[8]_i_262_n_2\,
      O => \nxt_pixel1__0\
    );
\_rgb_pixel[8]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_263_n_0\,
      I1 => address703_out(3),
      I2 => address703_out(4),
      I3 => \_rgb_pixel[8]_i_265_n_0\,
      I4 => address703_out(5),
      I5 => \_rgb_pixel[8]_i_266_n_0\,
      O => \_rgb_pixel_reg[8]_3\
    );
\_rgb_pixel[8]_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(12),
      I1 => \hc_reg[6]\(4),
      O => \_rgb_pixel[8]_i_183_n_0\
    );
\_rgb_pixel[8]_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(11),
      I1 => \hc_reg[6]\(3),
      O => \_rgb_pixel[8]_i_184_n_0\
    );
\_rgb_pixel[8]_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(10),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[8]_i_185_n_0\
    );
\_rgb_pixel[8]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address4013_out(0),
      I1 => address4013_out(1),
      I2 => address4013_out(5),
      I3 => address4013_out(3),
      I4 => address4013_out(2),
      I5 => address4013_out(4),
      O => \_rgb_pixel[8]_i_188_n_0\
    );
\_rgb_pixel[8]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address4013_out(5),
      I1 => address4013_out(2),
      I2 => address4013_out(3),
      I3 => address4013_out(0),
      I4 => address4013_out(1),
      I5 => address4013_out(4),
      O => \_rgb_pixel[8]_i_194_n_0\
    );
\_rgb_pixel[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_2__0_n_0\,
      I1 => \^nxt_pixel146_out\,
      I2 => \_rgb_pixel[8]_i_3__0_n_0\,
      I3 => \^nxt_pixel141_out\,
      I4 => \obj_buff3_reg[21]_6\,
      O => nxt_pixel30_out(8)
    );
\_rgb_pixel[8]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_44__0_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[7]_i_16_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_45_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_19_n_0\,
      I4 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_99_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[9]_i_53_n_0\,
      O => \_rgb_pixel[8]_i_20__0_n_0\
    );
\_rgb_pixel[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_46_n_0\,
      I1 => address406_out(3),
      I2 => address406_out(4),
      I3 => \_rgb_pixel[8]_i_47_n_0\,
      I4 => address406_out(5),
      I5 => \_rgb_pixel[8]_i_48_n_0\,
      O => \_rgb_pixel[8]_i_21_n_0\
    );
\_rgb_pixel[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_49_n_0\,
      I1 => \_rgb_pixel[7]_i_17_n_0\,
      I2 => \_rgb_pixel[8]_i_50_n_0\,
      I3 => \_rgb_pixel[8]_i_21_n_0\,
      I4 => \_rgb_pixel_reg[10]_i_100_n_0\,
      I5 => \_rgb_pixel[9]_i_54_n_0\,
      O => \nxt_pixel1__1\
    );
\_rgb_pixel[8]_i_221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(12),
      I1 => hcountd_0(0),
      I2 => hcountd(6),
      I3 => \obj_buff6_reg_n_0_[17]\,
      O => \_rgb_pixel[8]_i_221_n_0\
    );
\_rgb_pixel[8]_i_222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(10),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_12\(11),
      O => \_rgb_pixel[8]_i_222_n_0\
    );
\_rgb_pixel[8]_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(8),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_12\(9),
      O => \_rgb_pixel[8]_i_223_n_0\
    );
\_rgb_pixel[8]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(6),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_12\(7),
      O => \_rgb_pixel[8]_i_224_n_0\
    );
\_rgb_pixel[8]_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(12),
      I1 => hcountd_0(0),
      I2 => \obj_buff6_reg_n_0_[17]\,
      I3 => hcountd(6),
      O => \_rgb_pixel[8]_i_225_n_0\
    );
\_rgb_pixel[8]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(10),
      I1 => hcountd(4),
      I2 => \^_rgb_pixel_reg[0]_12\(11),
      I3 => hcountd(5),
      O => \_rgb_pixel[8]_i_226_n_0\
    );
\_rgb_pixel[8]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(8),
      I1 => hcountd(2),
      I2 => \^_rgb_pixel_reg[0]_12\(9),
      I3 => hcountd(3),
      O => \_rgb_pixel[8]_i_227_n_0\
    );
\_rgb_pixel[8]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(6),
      I1 => hcountd(0),
      I2 => \^_rgb_pixel_reg[0]_12\(7),
      I3 => hcountd(1),
      O => \_rgb_pixel[8]_i_228_n_0\
    );
\_rgb_pixel[8]_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \obj_buff6_reg_n_0_[6]\,
      I1 => \obj_buff6_reg_n_0_[7]\,
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel_reg[0]_24\(0)
    );
\_rgb_pixel[8]_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff6_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff6_reg_n_0_[7]\,
      O => \_rgb_pixel_reg[0]_13\(0)
    );
\_rgb_pixel[8]_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_12\(12),
      I2 => hcountd(6),
      I3 => \obj_buff6_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[0]_25\(0)
    );
\_rgb_pixel[8]_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_12\(12),
      I2 => hcountd(6),
      I3 => \obj_buff6_reg_n_0_[17]\,
      O => \_rgb_pixel_reg[0]_14\(0)
    );
\_rgb_pixel[8]_i_245\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff6_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff6_reg_n_0_[7]\,
      O => \_rgb_pixel[8]_i_245_n_0\
    );
\_rgb_pixel[8]_i_246\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \vcountd_reg[9]\(5),
      I3 => \^_rgb_pixel_reg[0]_12\(5),
      O => \_rgb_pixel[8]_i_246_n_0\
    );
\_rgb_pixel[8]_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \vcountd_reg[9]\(3),
      I3 => \^_rgb_pixel_reg[0]_12\(3),
      O => \_rgb_pixel[8]_i_247_n_0\
    );
\_rgb_pixel[8]_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \vcountd_reg[9]\(1),
      I3 => \^_rgb_pixel_reg[0]_12\(1),
      O => \_rgb_pixel[8]_i_248_n_0\
    );
\_rgb_pixel[8]_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff6_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \obj_buff6_reg_n_0_[7]\,
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel[8]_i_249_n_0\
    );
\_rgb_pixel[8]_i_250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[0]_12\(5),
      I3 => \vcountd_reg[9]\(5),
      O => \_rgb_pixel[8]_i_250_n_0\
    );
\_rgb_pixel[8]_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \^_rgb_pixel_reg[0]_12\(3),
      I3 => \vcountd_reg[9]\(3),
      O => \_rgb_pixel[8]_i_251_n_0\
    );
\_rgb_pixel[8]_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \^_rgb_pixel_reg[0]_12\(1),
      I3 => \vcountd_reg[9]\(1),
      O => \_rgb_pixel[8]_i_252_n_0\
    );
\_rgb_pixel[8]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_298_n_0\,
      I1 => address802_out(3),
      I2 => address802_out(4),
      I3 => \_rgb_pixel[8]_i_299_n_0\,
      I4 => address802_out(5),
      I5 => \_rgb_pixel[8]_i_300_n_0\,
      O => \^_rgb_pixel_reg[8]_1\
    );
\_rgb_pixel[8]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_311_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_271_n_0\,
      I2 => \_rgb_pixel[8]_i_312_n_0\,
      I3 => \_rgb_pixel[8]_i_313_n_0\,
      I4 => \_rgb_pixel[10]_i_354_n_0\,
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_314_n_0\,
      O => \_rgb_pixel[8]_i_257_n_0\
    );
\_rgb_pixel[8]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000000"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_315_n_0\,
      I1 => \_rgb_pixel_reg[10]_i_273_n_0\,
      I2 => \_rgb_pixel[8]_i_316_n_0\,
      I3 => \_rgb_pixel[8]_i_317_n_0\,
      I4 => \_rgb_pixel[10]_i_360_n_0\,
      I5 => \_rgb_pixel[8]_i_318_n_0\,
      O => \_rgb_pixel[8]_i_258_n_0\
    );
\_rgb_pixel[8]_i_263\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address703_out(0),
      I1 => \_rgb_pixel[8]_i_338_n_0\,
      I2 => address703_out(1),
      I3 => address703_out(2),
      I4 => \_rgb_pixel[8]_i_265_n_0\,
      O => \_rgb_pixel[8]_i_263_n_0\
    );
\_rgb_pixel[8]_i_265\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_341_n_0\,
      I1 => address7b_0(6),
      I2 => \_rgb_pixel[8]_i_343_n_0\,
      O => \_rgb_pixel[8]_i_265_n_0\
    );
\_rgb_pixel[8]_i_266\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_265_n_0\,
      I1 => address703_out(2),
      I2 => address703_out(0),
      I3 => \_rgb_pixel[8]_i_338_n_0\,
      I4 => address703_out(1),
      O => \_rgb_pixel[8]_i_266_n_0\
    );
\_rgb_pixel[8]_i_270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(9),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[8]_i_270_n_0\
    );
\_rgb_pixel[8]_i_271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(8),
      I1 => \hc_reg[6]\(2),
      O => \_rgb_pixel[8]_i_271_n_0\
    );
\_rgb_pixel[8]_i_272\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(7),
      I1 => \hc_reg[6]\(1),
      O => \_rgb_pixel[8]_i_272_n_0\
    );
\_rgb_pixel[8]_i_273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(6),
      I1 => \hc_reg[6]\(0),
      O => \_rgb_pixel[8]_i_273_n_0\
    );
\_rgb_pixel[8]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address4013_out(5),
      I1 => address4013_out(4),
      I2 => address4013_out(0),
      I3 => address4013_out(2),
      I4 => address4013_out(1),
      I5 => address4013_out(3),
      O => \_rgb_pixel[8]_i_280_n_0\
    );
\_rgb_pixel[8]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address4013_out(3),
      I1 => address4013_out(1),
      I2 => address4013_out(2),
      I3 => address4013_out(0),
      I4 => address4013_out(4),
      I5 => address4013_out(5),
      O => \_rgb_pixel[8]_i_281_n_0\
    );
\_rgb_pixel[8]_i_284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(12),
      I1 => \hc_reg[6]\(4),
      O => \_rgb_pixel[8]_i_284_n_0\
    );
\_rgb_pixel[8]_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(11),
      I1 => \hc_reg[6]\(3),
      O => \_rgb_pixel[8]_i_285_n_0\
    );
\_rgb_pixel[8]_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(10),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[8]_i_286_n_0\
    );
\_rgb_pixel[8]_i_298\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address802_out(0),
      I1 => \_rgb_pixel[9]_i_227_n_0\,
      I2 => address802_out(1),
      I3 => address802_out(2),
      I4 => \_rgb_pixel[8]_i_299_n_0\,
      O => \_rgb_pixel[8]_i_298_n_0\
    );
\_rgb_pixel[8]_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_364_n_0\,
      I1 => address805_out(6),
      I2 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[8]_i_299_n_0\
    );
\_rgb_pixel[8]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => nxt_pixel417_in,
      I1 => \vcountd_reg[9]_8\(0),
      I2 => \obj_buff6_reg[20]_0\(0),
      I3 => nxt_pixel219_in,
      O => \^nxt_pixel121_out\
    );
\_rgb_pixel[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_9_n_0\,
      I1 => nxt_pixel126_in,
      I2 => p_2_in,
      I3 => \^nxt_pixel2\(4),
      I4 => nxt_pixel128_in,
      O => \_rgb_pixel[8]_i_2__0_n_0\
    );
\_rgb_pixel[8]_i_300\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_299_n_0\,
      I1 => address802_out(2),
      I2 => address802_out(0),
      I3 => \_rgb_pixel[9]_i_227_n_0\,
      I4 => address802_out(1),
      O => \_rgb_pixel[8]_i_300_n_0\
    );
\_rgb_pixel[8]_i_311\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_357_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[3]_i_70_n_0\,
      O => \_rgb_pixel[8]_i_311_n_0\
    );
\_rgb_pixel[8]_i_312\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_56_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[3]_i_70_n_0\,
      O => \_rgb_pixel[8]_i_312_n_0\
    );
\_rgb_pixel[8]_i_313\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_357_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_355_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel[3]_i_70_n_0\,
      O => \_rgb_pixel[8]_i_313_n_0\
    );
\_rgb_pixel[8]_i_315\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_363_n_0\,
      I1 => \_rgb_pixel[3]_i_71_n_0\,
      O => \_rgb_pixel[8]_i_315_n_0\
    );
\_rgb_pixel[8]_i_316\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \_rgb_pixel[6]_i_57_n_0\,
      I1 => \_rgb_pixel[3]_i_71_n_0\,
      O => \_rgb_pixel[8]_i_316_n_0\
    );
\_rgb_pixel[8]_i_317\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \_rgb_pixel[10]_i_363_n_0\,
      I1 => \_rgb_pixel_reg[10]_i_361_n_0\,
      I2 => \_rgb_pixel[3]_i_71_n_0\,
      O => \_rgb_pixel[8]_i_317_n_0\
    );
\_rgb_pixel[8]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_378_n_0\,
      I1 => address1000_out(3),
      I2 => address1000_out(4),
      I3 => \_rgb_pixel[3]_i_76_n_0\,
      I4 => address1000_out(5),
      I5 => \_rgb_pixel[8]_i_379_n_0\,
      O => \_rgb_pixel[8]_i_318_n_0\
    );
\_rgb_pixel[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address2017_out(5),
      I1 => address2017_out(0),
      I2 => address2017_out(3),
      I3 => address2017_out(2),
      I4 => address2017_out(1),
      I5 => address2017_out(4),
      O => \_rgb_pixel[8]_i_32_n_0\
    );
\_rgb_pixel[8]_i_320\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(15),
      I1 => hcountd(9),
      O => \_rgb_pixel[8]_i_320_n_0\
    );
\_rgb_pixel[8]_i_321\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(13),
      I1 => hcountd(7),
      I2 => hcountd(8),
      I3 => \^_rgb_pixel_reg[0]_7\(14),
      O => \_rgb_pixel[8]_i_321_n_0\
    );
\_rgb_pixel[8]_i_323\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(13),
      I1 => hcountd(7),
      I2 => \^_rgb_pixel_reg[0]_7\(14),
      I3 => hcountd(8),
      O => \_rgb_pixel[8]_i_323_n_0\
    );
\_rgb_pixel[8]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \obj_buff10_reg_n_0_[8]\,
      I1 => \obj_buff10_reg_n_0_[9]\,
      I2 => \vcountd_reg[9]\(6),
      I3 => \^vcountd\(0),
      I4 => \vcountd_reg[9]\(7),
      I5 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel_reg[0]_19\(0)
    );
\_rgb_pixel[8]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \obj_buff10_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(6),
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(7),
      I4 => \vcountd_reg[9]\(8),
      I5 => \obj_buff10_reg_n_0_[9]\,
      O => \_rgb_pixel_reg[0]_2\(0)
    );
\_rgb_pixel[8]_i_335\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff10_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \vcountd_reg[9]\(8),
      I3 => \obj_buff10_reg_n_0_[9]\,
      O => \_rgb_pixel[8]_i_335_n_0\
    );
\_rgb_pixel[8]_i_337\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff10_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \obj_buff10_reg_n_0_[9]\,
      I3 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel[8]_i_337_n_0\
    );
\_rgb_pixel[8]_i_338\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_412_n_0\,
      I1 => address7b_0(6),
      O => \_rgb_pixel[8]_i_338_n_0\
    );
\_rgb_pixel[8]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address7b_0(5),
      I1 => address7b_0(0),
      I2 => address7b_0(3),
      I3 => address7b_0(2),
      I4 => address7b_0(1),
      I5 => address7b_0(4),
      O => \_rgb_pixel[8]_i_341_n_0\
    );
\_rgb_pixel[8]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address7b_0(4),
      I1 => address7b_0(1),
      I2 => address7b_0(3),
      I3 => address7b_0(2),
      I4 => address7b_0(0),
      I5 => address7b_0(5),
      O => \_rgb_pixel[8]_i_343_n_0\
    );
\_rgb_pixel[8]_i_348\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(9),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[8]_i_348_n_0\
    );
\_rgb_pixel[8]_i_349\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(8),
      I1 => \hc_reg[6]\(2),
      O => \_rgb_pixel[8]_i_349_n_0\
    );
\_rgb_pixel[8]_i_350\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(7),
      I1 => \hc_reg[6]\(1),
      O => \_rgb_pixel[8]_i_350_n_0\
    );
\_rgb_pixel[8]_i_351\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_12\(6),
      I1 => \hc_reg[6]\(0),
      O => \_rgb_pixel[8]_i_351_n_0\
    );
\_rgb_pixel[8]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address805_out(5),
      I1 => address805_out(0),
      I2 => address805_out(3),
      I3 => address805_out(2),
      I4 => address805_out(1),
      I5 => address805_out(4),
      O => \_rgb_pixel[8]_i_364_n_0\
    );
\_rgb_pixel[8]_i_378\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address1000_out(0),
      I1 => \_rgb_pixel[3]_i_82_n_0\,
      I2 => address1000_out(1),
      I3 => address1000_out(2),
      I4 => \_rgb_pixel[3]_i_76_n_0\,
      O => \_rgb_pixel[8]_i_378_n_0\
    );
\_rgb_pixel[8]_i_379\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \_rgb_pixel[3]_i_76_n_0\,
      I1 => address1000_out(2),
      I2 => address1000_out(0),
      I3 => \_rgb_pixel[3]_i_82_n_0\,
      I4 => address1000_out(1),
      O => \_rgb_pixel[8]_i_379_n_0\
    );
\_rgb_pixel[8]_i_380\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(12),
      I1 => hcountd_0(0),
      I2 => hcountd(6),
      I3 => p_0_in1_in(7),
      O => \_rgb_pixel[8]_i_380_n_0\
    );
\_rgb_pixel[8]_i_381\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(10),
      I1 => hcountd(4),
      I2 => hcountd(5),
      I3 => \^_rgb_pixel_reg[0]_7\(11),
      O => \_rgb_pixel[8]_i_381_n_0\
    );
\_rgb_pixel[8]_i_382\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(8),
      I1 => hcountd(2),
      I2 => hcountd(3),
      I3 => \^_rgb_pixel_reg[0]_7\(9),
      O => \_rgb_pixel[8]_i_382_n_0\
    );
\_rgb_pixel[8]_i_383\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(6),
      I1 => hcountd(0),
      I2 => hcountd(1),
      I3 => \^_rgb_pixel_reg[0]_7\(7),
      O => \_rgb_pixel[8]_i_383_n_0\
    );
\_rgb_pixel[8]_i_384\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(12),
      I1 => hcountd_0(0),
      I2 => p_0_in1_in(7),
      I3 => hcountd(6),
      O => \_rgb_pixel[8]_i_384_n_0\
    );
\_rgb_pixel[8]_i_385\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(10),
      I1 => hcountd(4),
      I2 => \^_rgb_pixel_reg[0]_7\(11),
      I3 => hcountd(5),
      O => \_rgb_pixel[8]_i_385_n_0\
    );
\_rgb_pixel[8]_i_386\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(8),
      I1 => hcountd(2),
      I2 => \^_rgb_pixel_reg[0]_7\(9),
      I3 => hcountd(3),
      O => \_rgb_pixel[8]_i_386_n_0\
    );
\_rgb_pixel[8]_i_387\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(6),
      I1 => hcountd(0),
      I2 => \^_rgb_pixel_reg[0]_7\(7),
      I3 => hcountd(1),
      O => \_rgb_pixel[8]_i_387_n_0\
    );
\_rgb_pixel[8]_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \obj_buff10_reg_n_0_[6]\,
      I1 => \obj_buff10_reg_n_0_[7]\,
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel_reg[0]_22\(0)
    );
\_rgb_pixel[8]_i_392\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \obj_buff10_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff10_reg_n_0_[7]\,
      O => \_rgb_pixel_reg[0]_8\(0)
    );
\_rgb_pixel[8]_i_396\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_7\(12),
      I2 => hcountd(6),
      I3 => p_0_in1_in(7),
      O => \_rgb_pixel_reg[0]_23\(0)
    );
\_rgb_pixel[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_5_n_0\,
      I1 => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7_n_0\,
      I2 => \obj_buff2_reg_n_0_[21]\,
      I3 => \_rgb_pixel[8]_i_6_n_0\,
      I4 => \_rgb_pixel[9]_i_9_n_0\,
      O => \_rgb_pixel[8]_i_3__0_n_0\
    );
\_rgb_pixel[8]_i_400\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hcountd_0(0),
      I1 => \^_rgb_pixel_reg[0]_7\(12),
      I2 => hcountd(6),
      I3 => p_0_in1_in(7),
      O => \_rgb_pixel_reg[0]_9\(0)
    );
\_rgb_pixel[8]_i_404\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff10_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \vcountd_reg[9]\(6),
      I3 => \obj_buff10_reg_n_0_[7]\,
      O => \_rgb_pixel[8]_i_404_n_0\
    );
\_rgb_pixel[8]_i_405\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \vcountd_reg[9]\(5),
      I3 => \^_rgb_pixel_reg[0]_7\(5),
      O => \_rgb_pixel[8]_i_405_n_0\
    );
\_rgb_pixel[8]_i_406\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \vcountd_reg[9]\(3),
      I3 => \^_rgb_pixel_reg[0]_7\(3),
      O => \_rgb_pixel[8]_i_406_n_0\
    );
\_rgb_pixel[8]_i_407\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \vcountd_reg[9]\(1),
      I3 => \^_rgb_pixel_reg[0]_7\(1),
      O => \_rgb_pixel[8]_i_407_n_0\
    );
\_rgb_pixel[8]_i_408\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff10_reg_n_0_[6]\,
      I1 => \^vcountd\(0),
      I2 => \obj_buff10_reg_n_0_[7]\,
      I3 => \vcountd_reg[9]\(6),
      O => \_rgb_pixel[8]_i_408_n_0\
    );
\_rgb_pixel[8]_i_409\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(4),
      I1 => \vcountd_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[0]_7\(5),
      I3 => \vcountd_reg[9]\(5),
      O => \_rgb_pixel[8]_i_409_n_0\
    );
\_rgb_pixel[8]_i_410\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(2),
      I1 => \vcountd_reg[9]\(2),
      I2 => \^_rgb_pixel_reg[0]_7\(3),
      I3 => \vcountd_reg[9]\(3),
      O => \_rgb_pixel[8]_i_410_n_0\
    );
\_rgb_pixel[8]_i_411\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_7\(0),
      I1 => \vcountd_reg[9]\(0),
      I2 => \^_rgb_pixel_reg[0]_7\(1),
      I3 => \vcountd_reg[9]\(1),
      O => \_rgb_pixel[8]_i_411_n_0\
    );
\_rgb_pixel[8]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address7b_0(0),
      I1 => address7b_0(1),
      I2 => address7b_0(5),
      I3 => address7b_0(3),
      I4 => address7b_0(2),
      I5 => address7b_0(4),
      O => \_rgb_pixel[8]_i_412_n_0\
    );
\_rgb_pixel[8]_i_414\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(12),
      I1 => \hc_reg[6]\(4),
      O => \_rgb_pixel[8]_i_414_n_0\
    );
\_rgb_pixel[8]_i_415\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(11),
      I1 => \hc_reg[6]\(3),
      O => \_rgb_pixel[8]_i_415_n_0\
    );
\_rgb_pixel[8]_i_416\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(10),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[8]_i_416_n_0\
    );
\_rgb_pixel[8]_i_429\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(12),
      I1 => \hc_reg[6]\(4),
      O => \_rgb_pixel[8]_i_429_n_0\
    );
\_rgb_pixel[8]_i_430\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(11),
      I1 => \hc_reg[6]\(3),
      O => \_rgb_pixel[8]_i_430_n_0\
    );
\_rgb_pixel[8]_i_431\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(10),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[8]_i_431_n_0\
    );
\_rgb_pixel[8]_i_432\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(9),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[8]_i_432_n_0\
    );
\_rgb_pixel[8]_i_433\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(8),
      I1 => \hc_reg[6]\(2),
      O => \_rgb_pixel[8]_i_433_n_0\
    );
\_rgb_pixel[8]_i_434\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(7),
      I1 => \hc_reg[6]\(1),
      O => \_rgb_pixel[8]_i_434_n_0\
    );
\_rgb_pixel[8]_i_435\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_11\(6),
      I1 => \hc_reg[6]\(0),
      O => \_rgb_pixel[8]_i_435_n_0\
    );
\_rgb_pixel[8]_i_444\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(9),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[8]_i_444_n_0\
    );
\_rgb_pixel[8]_i_445\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(8),
      I1 => \hc_reg[6]\(2),
      O => \_rgb_pixel[8]_i_445_n_0\
    );
\_rgb_pixel[8]_i_446\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(7),
      I1 => \hc_reg[6]\(1),
      O => \_rgb_pixel[8]_i_446_n_0\
    );
\_rgb_pixel[8]_i_447\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_5\(6),
      I1 => \hc_reg[6]\(0),
      O => \_rgb_pixel[8]_i_447_n_0\
    );
\_rgb_pixel[8]_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[7]_i_16_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_53_n_0\,
      I2 => \p_0_out_inferred__0/_rgb_pixel_reg[2]_i_28_n_0\,
      I3 => \p_0_out_inferred__0/_rgb_pixel[0]_i_26_n_0\,
      I4 => \p_0_out_inferred__0/_rgb_pixel_reg[4]_i_39_n_0\,
      O => \_rgb_pixel[8]_i_44__0_n_0\
    );
\_rgb_pixel[8]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address406_out(0),
      I1 => \_rgb_pixel[8]_i_97_n_0\,
      I2 => address406_out(1),
      I3 => address406_out(2),
      I4 => \_rgb_pixel[8]_i_47_n_0\,
      O => \_rgb_pixel[8]_i_46_n_0\
    );
\_rgb_pixel[8]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_98_n_0\,
      I1 => address4013_out(6),
      I2 => \_rgb_pixel[8]_i_100_n_0\,
      O => \_rgb_pixel[8]_i_47_n_0\
    );
\_rgb_pixel[8]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_47_n_0\,
      I1 => address406_out(2),
      I2 => address406_out(0),
      I3 => \_rgb_pixel[8]_i_97_n_0\,
      I4 => address406_out(1),
      O => \_rgb_pixel[8]_i_48_n_0\
    );
\_rgb_pixel[8]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_17_n_0\,
      I1 => \_rgb_pixel[9]_i_54_n_0\,
      I2 => \_rgb_pixel_reg[2]_i_29_n_0\,
      I3 => \_rgb_pixel[0]_i_27_n_0\,
      I4 => \_rgb_pixel_reg[4]_i_40_n_0\,
      O => \_rgb_pixel[8]_i_49_n_0\
    );
\_rgb_pixel[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_101_n_0\,
      I1 => address406_out(3),
      I2 => address406_out(4),
      I3 => \_rgb_pixel[8]_i_102_n_0\,
      I4 => address406_out(5),
      I5 => \_rgb_pixel[8]_i_103_n_0\,
      O => \_rgb_pixel[8]_i_50_n_0\
    );
\_rgb_pixel[8]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(15),
      I1 => hcountd(9),
      O => \_rgb_pixel[8]_i_52_n_0\
    );
\_rgb_pixel[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(13),
      I1 => hcountd(7),
      I2 => hcountd(8),
      I3 => \^_rgb_pixel_reg[0]_5\(14),
      O => \_rgb_pixel[8]_i_53_n_0\
    );
\_rgb_pixel[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_5\(13),
      I1 => hcountd(7),
      I2 => \^_rgb_pixel_reg[0]_5\(14),
      I3 => hcountd(8),
      O => \_rgb_pixel[8]_i_55_n_0\
    );
\_rgb_pixel[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[8]\,
      I1 => \obj_buff4_reg_n_0_[9]\,
      I2 => \vcountd_reg[9]\(6),
      I3 => \^vcountd\(0),
      I4 => \vcountd_reg[9]\(7),
      I5 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel_reg[4]_3\(0)
    );
\_rgb_pixel[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_14_n_0\,
      I1 => address208_out(3),
      I2 => address208_out(4),
      I3 => \_rgb_pixel[8]_i_15_n_0\,
      I4 => address208_out(5),
      I5 => \_rgb_pixel[8]_i_16_n_0\,
      O => \_rgb_pixel[8]_i_6_n_0\
    );
\_rgb_pixel[8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(6),
      I2 => \^vcountd\(0),
      I3 => \vcountd_reg[9]\(7),
      I4 => \vcountd_reg[9]\(8),
      I5 => \obj_buff4_reg_n_0_[9]\,
      O => \_rgb_pixel_reg[4]_0\(0)
    );
\_rgb_pixel[8]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \vcountd_reg[9]\(8),
      I3 => \obj_buff4_reg_n_0_[9]\,
      O => \_rgb_pixel[8]_i_67_n_0\
    );
\_rgb_pixel[8]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \obj_buff4_reg_n_0_[8]\,
      I1 => \vcountd_reg[9]\(7),
      I2 => \obj_buff4_reg_n_0_[9]\,
      I3 => \vcountd_reg[9]\(8),
      O => \_rgb_pixel[8]_i_69_n_0\
    );
\_rgb_pixel[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_19_n_0\,
      I1 => \_rgb_pixel[8]_i_20__0_n_0\,
      I2 => \obj_buff4_reg_n_0_[21]\,
      I3 => \_rgb_pixel[8]_i_21_n_0\,
      I4 => \nxt_pixel1__1\,
      O => \_rgb_pixel_reg[8]_2\
    );
\_rgb_pixel[8]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => \_rgb_pixel_reg[8]_i_175_n_0\,
      I1 => nxt_pixel111_out,
      I2 => \_rgb_pixel_reg[8]_i_176_n_0\,
      I3 => nxt_pixel16_out,
      I4 => \_rgb_pixel_reg[8]_i_177_n_0\,
      I5 => \nxt_pixel1__0\,
      O => \_rgb_pixel[8]_i_80_n_0\
    );
\_rgb_pixel[8]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_188_n_0\,
      I1 => address4013_out(6),
      O => \_rgb_pixel[8]_i_97_n_0\
    );
\_rgb_pixel[8]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address4013_out(5),
      I1 => address4013_out(0),
      I2 => address4013_out(3),
      I3 => address4013_out(2),
      I4 => address4013_out(1),
      I5 => address4013_out(4),
      O => \_rgb_pixel[8]_i_98_n_0\
    );
\_rgb_pixel[8]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => nxt_pixel427_in,
      I1 => \vcountd_reg[9]_2\(0),
      I2 => \obj_buff4_reg[20]_0\(0),
      I3 => nxt_pixel229_in,
      O => \^nxt_pixel131_out\
    );
\_rgb_pixel[9]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_24__0_n_0\,
      I1 => \^nxt_pixel131_out\,
      I2 => \obj_buff5_reg[21]_0\,
      I3 => \^nxt_pixel126_out\,
      I4 => \_rgb_pixel_reg[9]_i_26_n_0\,
      O => \_rgb_pixel[9]_i_10__0_n_0\
    );
\_rgb_pixel[9]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(9),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[9]_i_115_n_0\
    );
\_rgb_pixel[9]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(8),
      I1 => \hc_reg[6]\(2),
      O => \_rgb_pixel[9]_i_116_n_0\
    );
\_rgb_pixel[9]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(7),
      I1 => \hc_reg[6]\(1),
      O => \_rgb_pixel[9]_i_117_n_0\
    );
\_rgb_pixel[9]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(6),
      I1 => \hc_reg[6]\(0),
      O => \_rgb_pixel[9]_i_118_n_0\
    );
\_rgb_pixel[9]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address2017_out(5),
      I1 => address2017_out(0),
      I2 => address2017_out(3),
      I3 => address2017_out(2),
      I4 => address2017_out(1),
      I5 => address2017_out(4),
      O => \_rgb_pixel[9]_i_121_n_0\
    );
\_rgb_pixel[9]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address2017_out(5),
      I1 => address2017_out(4),
      I2 => address2017_out(0),
      I3 => address2017_out(2),
      I4 => address2017_out(1),
      I5 => address2017_out(3),
      O => \_rgb_pixel[9]_i_126_n_0\
    );
\_rgb_pixel[9]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address2017_out(3),
      I1 => address2017_out(1),
      I2 => address2017_out(2),
      I3 => address2017_out(0),
      I4 => address2017_out(4),
      I5 => address2017_out(5),
      O => \_rgb_pixel[9]_i_127_n_0\
    );
\_rgb_pixel[9]_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_47_n_0\,
      I1 => address406_out(0),
      I2 => \_rgb_pixel[9]_i_171_n_0\,
      I3 => address406_out(1),
      I4 => \_rgb_pixel[9]_i_86_n_0\,
      O => \_rgb_pixel[9]_i_131_n_0\
    );
\_rgb_pixel[9]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address4013_out(5),
      I1 => address4013_out(0),
      I2 => address4013_out(3),
      I3 => address4013_out(2),
      I4 => address4013_out(1),
      I5 => address4013_out(4),
      O => \_rgb_pixel[9]_i_132_n_0\
    );
\_rgb_pixel[9]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_86_n_0\,
      I1 => address406_out(1),
      I2 => \_rgb_pixel[9]_i_171_n_0\,
      I3 => address406_out(0),
      I4 => \_rgb_pixel[8]_i_47_n_0\,
      O => \_rgb_pixel[9]_i_133_n_0\
    );
\_rgb_pixel[9]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_188_n_0\,
      I1 => address802_out(3),
      I2 => address802_out(4),
      I3 => \_rgb_pixel[9]_i_189_n_0\,
      I4 => address802_out(5),
      I5 => \_rgb_pixel[9]_i_190_n_0\,
      O => \^_rgb_pixel_reg[9]_0\
    );
\_rgb_pixel[9]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8080808FFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_357_n_0\,
      I1 => \_rgb_pixel[10]_i_272_n_0\,
      I2 => p_3_in,
      I3 => \_rgb_pixel[10]_i_363_n_0\,
      I4 => \_rgb_pixel[10]_i_274__0_n_0\,
      I5 => \nxt_pixel1__0\,
      O => \_rgb_pixel[9]_i_150_n_0\
    );
\_rgb_pixel[9]_i_151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_325_n_0\,
      I1 => \_rgb_pixel[10]_i_264__0_n_0\,
      I2 => p_4_in,
      I3 => \p_0_out__5\(9),
      I4 => \_rgb_pixel[10]_i_266__0_n_0\,
      O => \_rgb_pixel[9]_i_151_n_0\
    );
\_rgb_pixel[9]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(12),
      I1 => \hc_reg[6]\(4),
      O => \_rgb_pixel[9]_i_161_n_0\
    );
\_rgb_pixel[9]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(11),
      I1 => \hc_reg[6]\(3),
      O => \_rgb_pixel[9]_i_162_n_0\
    );
\_rgb_pixel[9]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(10),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[9]_i_163_n_0\
    );
\_rgb_pixel[9]_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_208_n_0\,
      I1 => address4013_out(6),
      I2 => \_rgb_pixel[8]_i_100_n_0\,
      O => \_rgb_pixel[9]_i_171_n_0\
    );
\_rgb_pixel[9]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(12),
      I1 => \hc_reg[6]\(4),
      O => \_rgb_pixel[9]_i_175_n_0\
    );
\_rgb_pixel[9]_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(11),
      I1 => \hc_reg[6]\(3),
      O => \_rgb_pixel[9]_i_176_n_0\
    );
\_rgb_pixel[9]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(10),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[9]_i_177_n_0\
    );
\_rgb_pixel[9]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EFEFFFF0E0E0"
    )
        port map (
      I0 => address802_out(0),
      I1 => \_rgb_pixel[9]_i_227_n_0\,
      I2 => address802_out(2),
      I3 => \_rgb_pixel[9]_i_228_n_0\,
      I4 => address802_out(1),
      I5 => \_rgb_pixel[9]_i_189_n_0\,
      O => \_rgb_pixel[9]_i_188_n_0\
    );
\_rgb_pixel[9]_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_229_n_0\,
      I1 => address805_out(6),
      I2 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[9]_i_189_n_0\
    );
\_rgb_pixel[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address208_out(0),
      I1 => \_rgb_pixel[9]_i_44_n_0\,
      I2 => address208_out(1),
      I3 => address208_out(2),
      I4 => \_rgb_pixel[9]_i_45_n_0\,
      O => \_rgb_pixel[9]_i_19_n_0\
    );
\_rgb_pixel[9]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0AFCFCFCFCF"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_189_n_0\,
      I1 => \_rgb_pixel[9]_i_232_n_0\,
      I2 => address802_out(2),
      I3 => address802_out(0),
      I4 => \_rgb_pixel[9]_i_227_n_0\,
      I5 => address802_out(1),
      O => \_rgb_pixel[9]_i_190_n_0\
    );
\_rgb_pixel[9]_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(9),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[9]_i_198_n_0\
    );
\_rgb_pixel[9]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(8),
      I1 => \hc_reg[6]\(2),
      O => \_rgb_pixel[9]_i_199_n_0\
    );
\_rgb_pixel[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_2__0_n_0\,
      I1 => \^nxt_pixel146_out\,
      I2 => \_rgb_pixel[9]_i_3_n_0\,
      I3 => \^nxt_pixel141_out\,
      I4 => \_rgb_pixel_reg[9]_i_5_n_0\,
      O => nxt_pixel30_out(9)
    );
\_rgb_pixel[9]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_46_n_0\,
      I1 => address2017_out(6),
      I2 => \_rgb_pixel[9]_i_48_n_0\,
      O => \_rgb_pixel[9]_i_20_n_0\
    );
\_rgb_pixel[9]_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(7),
      I1 => \hc_reg[6]\(1),
      O => \_rgb_pixel[9]_i_200_n_0\
    );
\_rgb_pixel[9]_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_10\(6),
      I1 => \hc_reg[6]\(0),
      O => \_rgb_pixel[9]_i_201_n_0\
    );
\_rgb_pixel[9]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address4013_out(5),
      I1 => address4013_out(0),
      I2 => address4013_out(3),
      I3 => address4013_out(2),
      I4 => address4013_out(1),
      I5 => address4013_out(4),
      O => \_rgb_pixel[9]_i_208_n_0\
    );
\_rgb_pixel[9]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_49_n_0\,
      I1 => address208_out(2),
      I2 => address208_out(0),
      I3 => \_rgb_pixel[9]_i_44_n_0\,
      I4 => address208_out(1),
      O => \_rgb_pixel[9]_i_21_n_0\
    );
\_rgb_pixel[9]_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(9),
      I1 => \hc_reg[3]_rep__14\,
      O => \_rgb_pixel[9]_i_210_n_0\
    );
\_rgb_pixel[9]_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(8),
      I1 => \hc_reg[6]\(2),
      O => \_rgb_pixel[9]_i_211_n_0\
    );
\_rgb_pixel[9]_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(7),
      I1 => \hc_reg[6]\(1),
      O => \_rgb_pixel[9]_i_212_n_0\
    );
\_rgb_pixel[9]_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_15\(6),
      I1 => \hc_reg[6]\(0),
      O => \_rgb_pixel[9]_i_213_n_0\
    );
\_rgb_pixel[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_6_n_0\,
      I1 => \_rgb_pixel[0]_i_8_n_0\,
      I2 => \_rgb_pixel_reg[2]_i_10_n_0\,
      I3 => \_rgb_pixel_reg[4]_i_8_n_0\,
      O => \_rgb_pixel[9]_i_22_n_0\
    );
\_rgb_pixel[9]_i_227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_241_n_0\,
      I1 => address805_out(6),
      O => \_rgb_pixel[9]_i_227_n_0\
    );
\_rgb_pixel[9]_i_228\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_364_n_0\,
      I1 => address802_out(0),
      I2 => \_rgb_pixel[9]_i_242_n_0\,
      I3 => address805_out(6),
      I4 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[9]_i_228_n_0\
    );
\_rgb_pixel[9]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address805_out(5),
      I1 => address805_out(0),
      I2 => address805_out(3),
      I3 => address805_out(2),
      I4 => address805_out(1),
      I5 => address805_out(4),
      O => \_rgb_pixel[9]_i_229_n_0\
    );
\_rgb_pixel[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_50_n_0\,
      I1 => address208_out(3),
      I2 => address208_out(4),
      I3 => \_rgb_pixel[9]_i_51_n_0\,
      I4 => address208_out(5),
      I5 => \_rgb_pixel[9]_i_52_n_0\,
      O => \_rgb_pixel[9]_i_23_n_0\
    );
\_rgb_pixel[9]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address805_out(4),
      I1 => address805_out(1),
      I2 => address805_out(3),
      I3 => address805_out(2),
      I4 => address805_out(0),
      I5 => address805_out(5),
      O => \_rgb_pixel[9]_i_231_n_0\
    );
\_rgb_pixel[9]_i_232\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_242_n_0\,
      I1 => address802_out(0),
      I2 => \_rgb_pixel[8]_i_364_n_0\,
      I3 => address805_out(6),
      I4 => \_rgb_pixel[9]_i_231_n_0\,
      O => \_rgb_pixel[9]_i_232_n_0\
    );
\_rgb_pixel[9]_i_238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(12),
      I1 => \hc_reg[6]\(4),
      O => \_rgb_pixel[9]_i_238_n_0\
    );
\_rgb_pixel[9]_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(11),
      I1 => \hc_reg[6]\(3),
      O => \_rgb_pixel[9]_i_239_n_0\
    );
\_rgb_pixel[9]_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(10),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[9]_i_240_n_0\
    );
\_rgb_pixel[9]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address805_out(0),
      I1 => address805_out(1),
      I2 => address805_out(5),
      I3 => address805_out(3),
      I4 => address805_out(2),
      I5 => address805_out(4),
      O => \_rgb_pixel[9]_i_241_n_0\
    );
\_rgb_pixel[9]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address805_out(5),
      I1 => address805_out(0),
      I2 => address805_out(3),
      I3 => address805_out(2),
      I4 => address805_out(1),
      I5 => address805_out(4),
      O => \_rgb_pixel[9]_i_242_n_0\
    );
\_rgb_pixel[9]_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(9),
      I1 => \hc_reg[3]_rep__3\,
      O => \_rgb_pixel[9]_i_249_n_0\
    );
\_rgb_pixel[9]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_53_n_0\,
      I1 => \_rgb_pixel[8]_i_20__0_n_0\,
      I2 => \obj_buff4_reg_n_0_[21]\,
      I3 => \_rgb_pixel[9]_i_54_n_0\,
      I4 => \nxt_pixel1__1\,
      O => \_rgb_pixel[9]_i_24__0_n_0\
    );
\_rgb_pixel[9]_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(8),
      I1 => \hc_reg[6]\(2),
      O => \_rgb_pixel[9]_i_250_n_0\
    );
\_rgb_pixel[9]_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(7),
      I1 => \hc_reg[6]\(1),
      O => \_rgb_pixel[9]_i_251_n_0\
    );
\_rgb_pixel[9]_i_252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[6]_2\(6),
      I1 => \hc_reg[6]\(0),
      O => \_rgb_pixel[9]_i_252_n_0\
    );
\_rgb_pixel[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_11_n_0\,
      I1 => nxt_pixel126_in,
      I2 => p_2_in,
      I3 => \^nxt_pixel2\(5),
      I4 => nxt_pixel128_in,
      O => \_rgb_pixel[9]_i_2__0_n_0\
    );
\_rgb_pixel[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_6_n_0\,
      I1 => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7_n_0\,
      I2 => \obj_buff2_reg_n_0_[21]\,
      I3 => \_rgb_pixel[9]_i_8_n_0\,
      I4 => \_rgb_pixel[9]_i_9_n_0\,
      O => \_rgb_pixel[9]_i_3_n_0\
    );
\_rgb_pixel[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => nxt_pixel437_in,
      I1 => \vcountd_reg[9]_1\(0),
      I2 => \obj_buff2_reg[20]_0\(0),
      I3 => nxt_pixel239_in,
      O => \^nxt_pixel141_out\
    );
\_rgb_pixel[9]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_74_n_0\,
      I1 => address2017_out(6),
      O => \_rgb_pixel[9]_i_44_n_0\
    );
\_rgb_pixel[9]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_15_n_0\,
      I1 => address208_out(0),
      I2 => \_rgb_pixel[9]_i_75_n_0\,
      I3 => address208_out(1),
      I4 => \_rgb_pixel[9]_i_20_n_0\,
      O => \_rgb_pixel[9]_i_45_n_0\
    );
\_rgb_pixel[9]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address2017_out(5),
      I1 => address2017_out(0),
      I2 => address2017_out(3),
      I3 => address2017_out(2),
      I4 => address2017_out(1),
      I5 => address2017_out(4),
      O => \_rgb_pixel[9]_i_46_n_0\
    );
\_rgb_pixel[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address2017_out(4),
      I1 => address2017_out(1),
      I2 => address2017_out(3),
      I3 => address2017_out(2),
      I4 => address2017_out(0),
      I5 => address2017_out(5),
      O => \_rgb_pixel[9]_i_48_n_0\
    );
\_rgb_pixel[9]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_20_n_0\,
      I1 => address208_out(1),
      I2 => \_rgb_pixel[9]_i_75_n_0\,
      I3 => address208_out(0),
      I4 => \_rgb_pixel[8]_i_15_n_0\,
      O => \_rgb_pixel[9]_i_49_n_0\
    );
\_rgb_pixel[9]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address208_out(1),
      I1 => \_rgb_pixel_reg[9]_i_80_n_0\,
      I2 => address208_out(0),
      I3 => address208_out(2),
      I4 => \_rgb_pixel[9]_i_51_n_0\,
      O => \_rgb_pixel[9]_i_50_n_0\
    );
\_rgb_pixel[9]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_81_n_0\,
      I1 => address2017_out(6),
      I2 => \_rgb_pixel[9]_i_48_n_0\,
      O => \_rgb_pixel[9]_i_51_n_0\
    );
\_rgb_pixel[9]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_51_n_0\,
      I1 => address208_out(2),
      I2 => address208_out(0),
      I3 => address208_out(1),
      I4 => \_rgb_pixel_reg[9]_i_80_n_0\,
      O => \_rgb_pixel[9]_i_52_n_0\
    );
\_rgb_pixel[9]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_85_n_0\,
      I1 => address406_out(3),
      I2 => address406_out(4),
      I3 => \_rgb_pixel[9]_i_86_n_0\,
      I4 => address406_out(5),
      I5 => \_rgb_pixel[9]_i_87_n_0\,
      O => \_rgb_pixel[9]_i_54_n_0\
    );
\_rgb_pixel[9]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \obj_buff7_reg[21]_2\,
      I1 => \^nxt_pixel116_out\,
      I2 => \_rgb_pixel[9]_i_96_n_0\,
      I3 => nxt_pixel111_out,
      I4 => \_rgb_pixel_reg[9]_i_97_n_0\,
      O => \_rgb_pixel[9]_i_57_n_0\
    );
\_rgb_pixel[9]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(12),
      I1 => \hc_reg[6]\(4),
      O => \_rgb_pixel[9]_i_69_n_0\
    );
\_rgb_pixel[9]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(11),
      I1 => \hc_reg[6]\(3),
      O => \_rgb_pixel[9]_i_70_n_0\
    );
\_rgb_pixel[9]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_6\(10),
      I1 => \hc_reg[4]_rep__13\,
      O => \_rgb_pixel[9]_i_71_n_0\
    );
\_rgb_pixel[9]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address2017_out(0),
      I1 => address2017_out(1),
      I2 => address2017_out(5),
      I3 => address2017_out(3),
      I4 => address2017_out(2),
      I5 => address2017_out(4),
      O => \_rgb_pixel[9]_i_74_n_0\
    );
\_rgb_pixel[9]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_121_n_0\,
      I1 => address2017_out(6),
      I2 => \_rgb_pixel[9]_i_48_n_0\,
      O => \_rgb_pixel[9]_i_75_n_0\
    );
\_rgb_pixel[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_19_n_0\,
      I1 => address208_out(3),
      I2 => address208_out(4),
      I3 => \_rgb_pixel[9]_i_20_n_0\,
      I4 => address208_out(5),
      I5 => \_rgb_pixel[9]_i_21_n_0\,
      O => \_rgb_pixel[9]_i_8_n_0\
    );
\_rgb_pixel[9]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address2017_out(5),
      I1 => address2017_out(2),
      I2 => address2017_out(3),
      I3 => address2017_out(0),
      I4 => address2017_out(1),
      I5 => address2017_out(4),
      O => \_rgb_pixel[9]_i_81_n_0\
    );
\_rgb_pixel[9]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address406_out(0),
      I1 => \_rgb_pixel[8]_i_97_n_0\,
      I2 => address406_out(1),
      I3 => address406_out(2),
      I4 => \_rgb_pixel[9]_i_131_n_0\,
      O => \_rgb_pixel[9]_i_85_n_0\
    );
\_rgb_pixel[9]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_132_n_0\,
      I1 => address4013_out(6),
      I2 => \_rgb_pixel[8]_i_100_n_0\,
      O => \_rgb_pixel[9]_i_86_n_0\
    );
\_rgb_pixel[9]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \_rgb_pixel[9]_i_133_n_0\,
      I1 => address406_out(2),
      I2 => address406_out(0),
      I3 => \_rgb_pixel[8]_i_97_n_0\,
      I4 => address406_out(1),
      O => \_rgb_pixel[9]_i_87_n_0\
    );
\_rgb_pixel[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \_rgb_pixel[7]_i_6_n_0\,
      I1 => \_rgb_pixel[8]_i_6_n_0\,
      I2 => \_rgb_pixel[9]_i_22_n_0\,
      I3 => \_rgb_pixel[9]_i_23_n_0\,
      I4 => \_rgb_pixel_reg[10]_i_42_n_0\,
      I5 => \_rgb_pixel[9]_i_8_n_0\,
      O => \_rgb_pixel[9]_i_9_n_0\
    );
\_rgb_pixel[9]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_148_n_0\,
      I1 => \_rgb_pixel[10]_i_255__0_n_0\,
      I2 => p_20_in,
      I3 => \^_rgb_pixel_reg[9]_0\,
      I4 => nxt_pixel10_in,
      O => \_rgb_pixel[9]_i_96_n_0\
    );
\_rgb_pixel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(0),
      Q => truck_pixel(0),
      R => SR(0)
    );
\_rgb_pixel_reg[0]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \^_rgb_pixel_reg[0]_26\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_135_n_0\,
      O => \_rgb_pixel_reg[0]_i_101_n_0\,
      S => p_20_in
    );
\_rgb_pixel_reg[0]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[0]_i_136__0_n_0\,
      I1 => \_rgb_pixel[0]_i_137_n_0\,
      O => \_rgb_pixel_reg[0]_i_102_n_0\,
      S => p_4_in
    );
\_rgb_pixel_reg[0]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[0]_i_138__0_n_0\,
      I1 => \_rgb_pixel[0]_i_139_n_0\,
      O => \_rgb_pixel_reg[0]_i_103_n_0\,
      S => p_3_in
    );
\_rgb_pixel_reg[0]_i_30__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[0]_i_63_n_0\,
      I1 => \obj_buff7_reg[21]_0\,
      O => \_rgb_pixel_reg[0]_16\,
      S => \^nxt_pixel116_out\
    );
\_rgb_pixel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(2),
      Q => truck_pixel(10),
      R => \_rgb_pixel[10]_i_1__1_n_0\
    );
\_rgb_pixel_reg[10]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[10]_i_161_n_0\,
      I1 => \_rgb_pixel[10]_i_162_n_0\,
      O => \_rgb_pixel_reg[10]_i_100_n_0\,
      S => address406_out(3)
    );
\_rgb_pixel_reg[10]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_170_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_105_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel422_in,
      CO(0) => \_rgb_pixel_reg[10]_i_105_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_171_n_0\,
      DI(0) => \_rgb_pixel[10]_i_172__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_105_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_8\(0),
      S(0) => \_rgb_pixel[10]_i_174__0_n_0\
    );
\_rgb_pixel_reg[10]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_185_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_108_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel224_in,
      CO(0) => \_rgb_pixel_reg[10]_i_108_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[10]_i_186__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_108_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_8\(0),
      S(0) => \_rgb_pixel[10]_i_188__0_n_0\
    );
\_rgb_pixel_reg[10]_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_170_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_170_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_170_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_170_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_210_n_0\,
      DI(2) => \_rgb_pixel[10]_i_211_n_0\,
      DI(1) => \_rgb_pixel[10]_i_212_n_0\,
      DI(0) => \_rgb_pixel[10]_i_213_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_170_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_214_n_0\,
      S(2) => \_rgb_pixel[10]_i_215_n_0\,
      S(1) => \_rgb_pixel[10]_i_216_n_0\,
      S(0) => \_rgb_pixel[10]_i_217_n_0\
    );
\_rgb_pixel_reg[10]_i_185\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_185_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_185_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_185_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_185_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_234_n_0\,
      DI(2) => \_rgb_pixel[10]_i_235_n_0\,
      DI(1) => \_rgb_pixel[10]_i_236_n_0\,
      DI(0) => \_rgb_pixel[10]_i_237_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_185_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_238_n_0\,
      S(2) => \_rgb_pixel[10]_i_239_n_0\,
      S(1) => \_rgb_pixel[10]_i_240_n_0\,
      S(0) => \_rgb_pixel[10]_i_241_n_0\
    );
\_rgb_pixel_reg[10]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[10]_i_247_n_0\,
      I1 => \_rgb_pixel[10]_i_248_n_0\,
      O => \_rgb_pixel_reg[10]_5\,
      S => address703_out(3)
    );
\_rgb_pixel_reg[10]_i_258\: unisim.vcomponents.MUXF7
     port map (
      I0 => \^_rgb_pixel_reg[10]_11\,
      I1 => \^_rgb_pixel_reg[10]_12\,
      O => \^_rgb_pixel_reg[10]_1\,
      S => address802_out(3)
    );
\_rgb_pixel_reg[10]_i_259\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_300_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_259_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel47_in,
      CO(0) => \_rgb_pixel_reg[10]_i_259_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_301_n_0\,
      DI(0) => \_rgb_pixel[10]_i_302_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_259_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_0\(0),
      S(0) => \_rgb_pixel[10]_i_304_n_0\
    );
\_rgb_pixel_reg[10]_i_262\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_315_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_262_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel29_in,
      CO(0) => \_rgb_pixel_reg[10]_i_262_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[10]_i_316_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_262_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_0\(0),
      S(0) => \_rgb_pixel[10]_i_318_n_0\
    );
\_rgb_pixel_reg[10]_i_267\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_332__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_267_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel42_in,
      CO(0) => \_rgb_pixel_reg[10]_i_267_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_333_n_0\,
      DI(0) => \_rgb_pixel[10]_i_334_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_267_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_5\(0),
      S(0) => \_rgb_pixel[10]_i_336_n_0\
    );
\_rgb_pixel_reg[10]_i_270__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_347__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_270__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel24_in,
      CO(0) => \_rgb_pixel_reg[10]_i_270__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[10]_i_348__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_270__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_4\(0),
      S(0) => \_rgb_pixel[10]_i_350__0_n_0\
    );
\_rgb_pixel_reg[10]_i_273\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[10]_i_358_n_0\,
      I1 => \_rgb_pixel[10]_i_359_n_0\,
      O => \_rgb_pixel_reg[10]_i_273_n_0\,
      S => address1000_out(3)
    );
\_rgb_pixel_reg[10]_i_300\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_300_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_300_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_300_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_300_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_378__0_n_0\,
      DI(2) => \_rgb_pixel[10]_i_379__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_380__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_381__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_300_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_382__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_383__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_384__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_385__0_n_0\
    );
\_rgb_pixel_reg[10]_i_315\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_315_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_315_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_315_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_315_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_402__0_n_0\,
      DI(2) => \_rgb_pixel[10]_i_403__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_404__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_405__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_315_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_406__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_407__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_408__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_409_n_0\
    );
\_rgb_pixel_reg[10]_i_332__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_332__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_332__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_332__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_332__0_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_432_n_0\,
      DI(2) => \_rgb_pixel[10]_i_433_n_0\,
      DI(1) => \_rgb_pixel[10]_i_434_n_0\,
      DI(0) => \_rgb_pixel[10]_i_435__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_332__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_436_n_0\,
      S(2) => \_rgb_pixel[10]_i_437_n_0\,
      S(1) => \_rgb_pixel[10]_i_438_n_0\,
      S(0) => \_rgb_pixel[10]_i_439__0_n_0\
    );
\_rgb_pixel_reg[10]_i_347__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_347__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_347__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_347__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_347__0_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_456__0_n_0\,
      DI(2) => \_rgb_pixel[10]_i_457__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_458__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_459__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_347__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_460__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_461__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_462__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_463__0_n_0\
    );
\_rgb_pixel_reg[10]_i_361\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[10]_i_484_n_0\,
      I1 => \_rgb_pixel[10]_i_485_n_0\,
      O => \_rgb_pixel_reg[10]_i_361_n_0\,
      S => address1000_out(3)
    );
\_rgb_pixel_reg[10]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[10]_i_71_n_0\,
      I1 => \_rgb_pixel[10]_i_72_n_0\,
      O => \_rgb_pixel_reg[10]_i_42_n_0\,
      S => address208_out(3)
    );
\_rgb_pixel_reg[10]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_80_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_47_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel432_in,
      CO(0) => \_rgb_pixel_reg[10]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_81__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_82__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_3\(0),
      S(0) => \_rgb_pixel[10]_i_84__0_n_0\
    );
\_rgb_pixel_reg[10]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_95_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_50_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel234_in,
      CO(0) => \_rgb_pixel_reg[10]_i_50_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[10]_i_96_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_5\(0),
      S(0) => \_rgb_pixel[10]_i_98_n_0\
    );
\_rgb_pixel_reg[10]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_80_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_80_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_80_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_127_n_0\,
      DI(2) => \_rgb_pixel[10]_i_128__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_129__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_130__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_131__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_132_n_0\,
      S(1) => \_rgb_pixel[10]_i_133__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_134__0_n_0\
    );
\_rgb_pixel_reg[10]_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_95_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_95_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_95_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_95_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[10]_i_151_n_0\,
      DI(2) => \_rgb_pixel[10]_i_152__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_153__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_154_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_95_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_155_n_0\,
      S(2) => \_rgb_pixel[10]_i_156__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_157__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_158__0_n_0\
    );
\_rgb_pixel_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(11),
      Q => truck_pixel(11),
      R => SR(0)
    );
\_rgb_pixel_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[11]_i_3__0_n_0\,
      I1 => \_rgb_pixel[11]_i_4_n_0\,
      O => nxt_pixel30_out(11),
      S => \^nxt_pixel146_out\
    );
\_rgb_pixel_reg[11]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_50_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_12__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel239_in,
      CO(0) => \_rgb_pixel_reg[11]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[11]_i_51__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_3\(0),
      S(0) => \_rgb_pixel[11]_i_53__0_n_0\
    );
\_rgb_pixel_reg[11]_i_138\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_150_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_138_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[11]_i_138_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_138_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^_rgb_pixel_reg[0]_0\(11 downto 10),
      O(3) => \NLW__rgb_pixel_reg[11]_i_138_O_UNCONNECTED\(3),
      O(2 downto 0) => address1b_0(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_151_n_0\,
      S(1) => \_rgb_pixel[11]_i_152_n_0\,
      S(0) => \_rgb_pixel[11]_i_153_n_0\
    );
\_rgb_pixel_reg[11]_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_150_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_150_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_150_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_150_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_0\(9 downto 6),
      O(3 downto 0) => address1b_0(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_162_n_0\,
      S(2) => \_rgb_pixel[11]_i_163_n_0\,
      S(1) => \_rgb_pixel[11]_i_164_n_0\,
      S(0) => \_rgb_pixel[11]_i_165_n_0\
    );
\_rgb_pixel_reg[11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_16_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_16_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_16_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[11]_i_64_n_0\,
      DI(2) => \_rgb_pixel[11]_i_65__0_n_0\,
      DI(1) => \_rgb_pixel[11]_i_66__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_67__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_68__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_69__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_70__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_71__0_n_0\
    );
\_rgb_pixel_reg[11]_i_161\: unisim.vcomponents.MUXF7
     port map (
      I0 => \vc_reg[3]\,
      I1 => \_rgb_pixel[11]_i_171_n_0\,
      O => \_rgb_pixel_reg[11]_i_161_n_0\,
      S => p_20_in
    );
\_rgb_pixel_reg[11]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_31_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_31_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_31_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[11]_i_88__0_n_0\,
      DI(2) => \_rgb_pixel[11]_i_89__0_n_0\,
      DI(1) => \_rgb_pixel[11]_i_90__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_91__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_92__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_93__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_94__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_95__0_n_0\
    );
\_rgb_pixel_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_35_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_35_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_35_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[11]_i_96_n_0\,
      DI(2) => \_rgb_pixel[11]_i_97_n_0\,
      DI(1) => \_rgb_pixel[11]_i_98_n_0\,
      DI(0) => \_rgb_pixel[11]_i_99_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_100__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_101_n_0\,
      S(1) => \_rgb_pixel[11]_i_102_n_0\,
      S(0) => \_rgb_pixel[11]_i_103_n_0\
    );
\_rgb_pixel_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_16_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel442_in,
      CO(0) => \_rgb_pixel_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_17__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_18__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]\(0),
      S(0) => \_rgb_pixel[11]_i_20_n_0\
    );
\_rgb_pixel_reg[11]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_50_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_50_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_50_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[11]_i_120_n_0\,
      DI(2) => \_rgb_pixel[11]_i_121_n_0\,
      DI(1) => \_rgb_pixel[11]_i_122_n_0\,
      DI(0) => \_rgb_pixel[11]_i_123__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_124_n_0\,
      S(2) => \_rgb_pixel[11]_i_125_n_0\,
      S(1) => \_rgb_pixel[11]_i_126_n_0\,
      S(0) => \_rgb_pixel[11]_i_127__0_n_0\
    );
\_rgb_pixel_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_31_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel244_in,
      CO(0) => \_rgb_pixel_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[11]_i_32_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]\(0),
      S(0) => \_rgb_pixel[11]_i_34__0_n_0\
    );
\_rgb_pixel_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_35_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel437_in,
      CO(0) => \_rgb_pixel_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_36_n_0\,
      DI(0) => \_rgb_pixel[11]_i_37__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_4\(0),
      S(0) => \_rgb_pixel[11]_i_39__0_n_0\
    );
\_rgb_pixel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(1),
      Q => truck_pixel(1),
      R => \_rgb_pixel[10]_i_1__1_n_0\
    );
\_rgb_pixel_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[1]_i_2_n_0\,
      I1 => \_rgb_pixel[1]_i_3__0_n_0\,
      O => nxt_pixel30_out(1),
      S => \^nxt_pixel146_out\
    );
\_rgb_pixel_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[1]_i_27_n_0\,
      I1 => \_rgb_pixel[1]_i_28_n_0\,
      O => \_rgb_pixel_reg[1]_i_18_n_0\,
      S => nxt_pixel16_out
    );
\_rgb_pixel_reg[1]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[1]_i_35_n_0\,
      I1 => \_rgb_pixel[1]_i_36_n_0\,
      O => \^_rgb_pixel_reg[1]_0\,
      S => address802_out(3)
    );
\_rgb_pixel_reg[1]_i_8__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[1]_i_11__0_n_0\,
      I1 => \obj_buff6_reg[21]_2\,
      O => \_rgb_pixel_reg[1]_i_8__0_n_0\,
      S => \^nxt_pixel121_out\
    );
\_rgb_pixel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(0),
      Q => truck_pixel(2),
      R => \_rgb_pixel[10]_i_1__1_n_0\
    );
\_rgb_pixel_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[2]_i_22_n_0\,
      I1 => \_rgb_pixel[2]_i_23_n_0\,
      O => \_rgb_pixel_reg[2]_i_10_n_0\,
      S => address208_out(3)
    );
\_rgb_pixel_reg[2]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[2]_i_49_n_0\,
      I1 => \_rgb_pixel[2]_i_50_n_0\,
      O => \_rgb_pixel_reg[2]_i_29_n_0\,
      S => address406_out(3)
    );
\_rgb_pixel_reg[2]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[2]_i_78_n_0\,
      I1 => \_rgb_pixel[2]_i_79_n_0\,
      O => \_rgb_pixel_reg[2]_5\,
      S => address703_out(3)
    );
\_rgb_pixel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(3),
      Q => truck_pixel(3),
      R => \_rgb_pixel[10]_i_1__1_n_0\
    );
\_rgb_pixel_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[3]_i_15_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[3]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel412_in,
      CO(0) => \_rgb_pixel_reg[3]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[3]_i_16__0_n_0\,
      DI(0) => \_rgb_pixel[3]_i_17_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[3]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_6\(0),
      S(0) => \_rgb_pixel[3]_i_19__0_n_0\
    );
\_rgb_pixel_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[3]_i_30_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[3]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel214_in,
      CO(0) => \_rgb_pixel_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[3]_i_31_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[3]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_6\(0),
      S(0) => \_rgb_pixel[3]_i_33_n_0\
    );
\_rgb_pixel_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[3]_i_15_n_0\,
      CO(2) => \_rgb_pixel_reg[3]_i_15_n_1\,
      CO(1) => \_rgb_pixel_reg[3]_i_15_n_2\,
      CO(0) => \_rgb_pixel_reg[3]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[3]_i_36_n_0\,
      DI(2) => \_rgb_pixel[3]_i_37_n_0\,
      DI(1) => \_rgb_pixel[3]_i_38_n_0\,
      DI(0) => \_rgb_pixel[3]_i_39_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[3]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[3]_i_40_n_0\,
      S(2) => \_rgb_pixel[3]_i_41_n_0\,
      S(1) => \_rgb_pixel[3]_i_42_n_0\,
      S(0) => \_rgb_pixel[3]_i_43_n_0\
    );
\_rgb_pixel_reg[3]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[3]_i_30_n_0\,
      CO(2) => \_rgb_pixel_reg[3]_i_30_n_1\,
      CO(1) => \_rgb_pixel_reg[3]_i_30_n_2\,
      CO(0) => \_rgb_pixel_reg[3]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[3]_i_60_n_0\,
      DI(2) => \_rgb_pixel[3]_i_61_n_0\,
      DI(1) => \_rgb_pixel[3]_i_62_n_0\,
      DI(0) => \_rgb_pixel[3]_i_63_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[3]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[3]_i_64_n_0\,
      S(2) => \_rgb_pixel[3]_i_65_n_0\,
      S(1) => \_rgb_pixel[3]_i_66_n_0\,
      S(0) => \_rgb_pixel[3]_i_67_n_0\
    );
\_rgb_pixel_reg[3]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[3]_i_68_n_0\,
      I1 => \_rgb_pixel[3]_i_69_n_0\,
      O => \_rgb_pixel_reg[3]_i_34_n_0\,
      S => p_4_in
    );
\_rgb_pixel_reg[3]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[3]_i_70_n_0\,
      I1 => \_rgb_pixel[3]_i_71_n_0\,
      O => \_rgb_pixel_reg[3]_i_35_n_0\,
      S => p_3_in
    );
\_rgb_pixel_reg[3]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[3]_i_87_n_0\,
      I1 => \_rgb_pixel[3]_i_88_n_0\,
      O => \_rgb_pixel_reg[3]_i_81_n_0\,
      S => address10b_00_out(6)
    );
\_rgb_pixel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(4),
      Q => truck_pixel(4),
      R => SR(0)
    );
\_rgb_pixel_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[4]_i_9_n_0\,
      I1 => \obj_buff3_reg[21]_8\,
      O => \_rgb_pixel_reg[4]_i_4_n_0\,
      S => \^nxt_pixel136_out\
    );
\_rgb_pixel_reg[4]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[4]_i_49_n_0\,
      I1 => \_rgb_pixel[4]_i_50_n_0\,
      O => \_rgb_pixel_reg[4]_i_40_n_0\,
      S => address406_out(3)
    );
\_rgb_pixel_reg[4]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[4]_i_73_n_0\,
      I1 => \_rgb_pixel[4]_i_74_n_0\,
      O => \_rgb_pixel_reg[4]_7\,
      S => address703_out(3)
    );
\_rgb_pixel_reg[4]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[4]_i_75_n_0\,
      I1 => \_rgb_pixel[4]_i_76_n_0\,
      O => \_rgb_pixel_reg[4]_i_70_n_0\,
      S => p_3_in
    );
\_rgb_pixel_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[4]_i_17_n_0\,
      I1 => \_rgb_pixel[4]_i_18_n_0\,
      O => \_rgb_pixel_reg[4]_i_8_n_0\,
      S => address208_out(3)
    );
\_rgb_pixel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(5),
      Q => truck_pixel(5),
      R => \_rgb_pixel[10]_i_1__1_n_0\
    );
\_rgb_pixel_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[5]_i_2__0_n_0\,
      I1 => \_rgb_pixel[5]_i_3__0_n_0\,
      O => nxt_pixel30_out(5),
      S => \^nxt_pixel146_out\
    );
\_rgb_pixel_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[5]_i_7_n_0\,
      I1 => \obj_buff6_reg[21]_0\,
      O => \_rgb_pixel_reg[5]_i_6_n_0\,
      S => \^nxt_pixel121_out\
    );
\_rgb_pixel_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(1),
      Q => truck_pixel(6),
      R => \_rgb_pixel[10]_i_1__1_n_0\
    );
\_rgb_pixel_reg[6]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[6]_i_121_n_0\,
      I1 => \_rgb_pixel[6]_i_122_n_0\,
      O => \_rgb_pixel_reg[6]_i_103_n_0\,
      S => address10b_00_out(6)
    );
\_rgb_pixel_reg[6]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[6]_i_123_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[6]_i_105_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[6]_i_105_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_105_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^_rgb_pixel_reg[0]_7\(11 downto 10),
      O(3) => \NLW__rgb_pixel_reg[6]_i_105_O_UNCONNECTED\(3),
      O(2 downto 0) => address10b_00_out(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[6]_i_124__0_n_0\,
      S(1) => \_rgb_pixel[6]_i_125__0_n_0\,
      S(0) => \_rgb_pixel[6]_i_126__0_n_0\
    );
\_rgb_pixel_reg[6]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[6]_i_123_n_0\,
      CO(2) => \_rgb_pixel_reg[6]_i_123_n_1\,
      CO(1) => \_rgb_pixel_reg[6]_i_123_n_2\,
      CO(0) => \_rgb_pixel_reg[6]_i_123_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_7\(9 downto 6),
      O(3 downto 0) => address10b_00_out(3 downto 0),
      S(3) => \_rgb_pixel[6]_i_131__0_n_0\,
      S(2) => \_rgb_pixel[6]_i_132__0_n_0\,
      S(1) => \_rgb_pixel[6]_i_133__0_n_0\,
      S(0) => \_rgb_pixel[6]_i_134__0_n_0\
    );
\_rgb_pixel_reg[6]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[6]_i_85_n_0\,
      I1 => \_rgb_pixel[6]_i_86_n_0\,
      O => \_rgb_pixel_reg[6]_i_62_n_0\,
      S => address7b_0(6)
    );
\_rgb_pixel_reg[6]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[6]_i_109_n_0\,
      I1 => \_rgb_pixel[6]_i_110_n_0\,
      O => \_rgb_pixel_reg[6]_i_91_n_0\,
      S => address805_out(6)
    );
\_rgb_pixel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(7),
      Q => truck_pixel(7),
      R => \_rgb_pixel[10]_i_1__1_n_0\
    );
\_rgb_pixel_reg[7]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[7]_i_36_n_0\,
      I1 => \_rgb_pixel[7]_i_37_n_0\,
      O => \_rgb_pixel_reg[7]_i_21_n_0\,
      S => address2017_out(6)
    );
\_rgb_pixel_reg[7]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[7]_i_57_n_0\,
      I1 => \_rgb_pixel[7]_i_58_n_0\,
      O => \_rgb_pixel_reg[7]_i_41_n_0\,
      S => address4013_out(6)
    );
\_rgb_pixel_reg[7]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \^_rgb_pixel_reg[3]_7\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[7]_i_64_n_0\,
      O => \_rgb_pixel_reg[7]_i_44_n_0\,
      S => p_20_in
    );
\_rgb_pixel_reg[7]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out__5\(11),
      I1 => \p_0_out_inferred__1/_rgb_pixel[7]_i_66_n_0\,
      O => \_rgb_pixel_reg[7]_i_45_n_0\,
      S => p_4_in
    );
\_rgb_pixel_reg[7]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[7]_i_67_n_0\,
      I1 => \_rgb_pixel[7]_i_68_n_0\,
      O => \_rgb_pixel_reg[7]_i_46_n_0\,
      S => p_3_in
    );
\_rgb_pixel_reg[7]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[7]_i_87_n_0\,
      I1 => \_rgb_pixel[7]_i_88_n_0\,
      O => \_rgb_pixel_reg[7]_i_72_n_0\,
      S => address7b_0(6)
    );
\_rgb_pixel_reg[7]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[7]_i_93_n_0\,
      I1 => \_rgb_pixel[7]_i_94_n_0\,
      O => \_rgb_pixel_reg[7]_i_89_n_0\,
      S => address805_out(6)
    );
\_rgb_pixel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(8),
      Q => truck_pixel(8),
      R => SR(0)
    );
\_rgb_pixel_reg[8]_i_156\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_156_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_156_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_156_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_156_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[8]_i_221_n_0\,
      DI(2) => \_rgb_pixel[8]_i_222_n_0\,
      DI(1) => \_rgb_pixel[8]_i_223_n_0\,
      DI(0) => \_rgb_pixel[8]_i_224_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_156_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_225_n_0\,
      S(2) => \_rgb_pixel[8]_i_226_n_0\,
      S(1) => \_rgb_pixel[8]_i_227_n_0\,
      S(0) => \_rgb_pixel[8]_i_228_n_0\
    );
\_rgb_pixel_reg[8]_i_171\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_171_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_171_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_171_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_171_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[8]_i_245_n_0\,
      DI(2) => \_rgb_pixel[8]_i_246_n_0\,
      DI(1) => \_rgb_pixel[8]_i_247_n_0\,
      DI(0) => \_rgb_pixel[8]_i_248_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_171_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_249_n_0\,
      S(2) => \_rgb_pixel[8]_i_250_n_0\,
      S(1) => \_rgb_pixel[8]_i_251_n_0\,
      S(0) => \_rgb_pixel[8]_i_252_n_0\
    );
\_rgb_pixel_reg[8]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \^_rgb_pixel_reg[8]_1\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[8]_i_254_n_0\,
      O => \_rgb_pixel_reg[8]_i_175_n_0\,
      S => p_20_in
    );
\_rgb_pixel_reg[8]_i_176\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out__5\(8),
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_256_n_0\,
      O => \_rgb_pixel_reg[8]_i_176_n_0\,
      S => p_4_in
    );
\_rgb_pixel_reg[8]_i_177\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[8]_i_257_n_0\,
      I1 => \_rgb_pixel[8]_i_258_n_0\,
      O => \_rgb_pixel_reg[8]_i_177_n_0\,
      S => p_3_in
    );
\_rgb_pixel_reg[8]_i_182\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_182_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_182_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_182_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_182_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_5\(9 downto 6),
      O(3 downto 0) => address4b_0(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_270_n_0\,
      S(2) => \_rgb_pixel[8]_i_271_n_0\,
      S(1) => \_rgb_pixel[8]_i_272_n_0\,
      S(0) => \_rgb_pixel[8]_i_273_n_0\
    );
\_rgb_pixel_reg[8]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[8]_i_280_n_0\,
      I1 => \_rgb_pixel[8]_i_281_n_0\,
      O => \_rgb_pixel_reg[8]_i_193_n_0\,
      S => address4013_out(6)
    );
\_rgb_pixel_reg[8]_i_205\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_283_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_205_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_i_205_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_205_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^_rgb_pixel_reg[0]_12\(11 downto 10),
      O(3) => \NLW__rgb_pixel_reg[8]_i_205_O_UNCONNECTED\(3),
      O(2 downto 0) => address6b_0(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[8]_i_284_n_0\,
      S(1) => \_rgb_pixel[8]_i_285_n_0\,
      S(0) => \_rgb_pixel[8]_i_286_n_0\
    );
\_rgb_pixel_reg[8]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_51_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_23_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel427_in,
      CO(0) => \_rgb_pixel_reg[8]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[8]_i_52_n_0\,
      DI(0) => \_rgb_pixel[8]_i_53_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_2\(0),
      S(0) => \_rgb_pixel[8]_i_55_n_0\
    );
\_rgb_pixel_reg[8]_i_259\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_319_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_259_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel4,
      CO(0) => \_rgb_pixel_reg[8]_i_259_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[8]_i_320_n_0\,
      DI(0) => \_rgb_pixel[8]_i_321_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_259_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_1\(0),
      S(0) => \_rgb_pixel[8]_i_323_n_0\
    );
\_rgb_pixel_reg[8]_i_262\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_334_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_262_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_i_262_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_262_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[8]_i_335_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_262_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_2\(0),
      S(0) => \_rgb_pixel[8]_i_337_n_0\
    );
\_rgb_pixel_reg[8]_i_26__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_66_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_26__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel229_in,
      CO(0) => \_rgb_pixel_reg[8]_i_26__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[8]_i_67_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_26__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_1\(0),
      S(0) => \_rgb_pixel[8]_i_69_n_0\
    );
\_rgb_pixel_reg[8]_i_283\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_283_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_283_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_283_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_283_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_12\(9 downto 6),
      O(3 downto 0) => address6b_0(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_348_n_0\,
      S(2) => \_rgb_pixel[8]_i_349_n_0\,
      S(1) => \_rgb_pixel[8]_i_350_n_0\,
      S(0) => \_rgb_pixel[8]_i_351_n_0\
    );
\_rgb_pixel_reg[8]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[8]_i_80_n_0\,
      I1 => \obj_buff7_reg[21]_3\,
      O => \_rgb_pixel_reg[8]_0\,
      S => \^nxt_pixel116_out\
    );
\_rgb_pixel_reg[8]_i_319\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_319_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_319_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_319_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_319_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[8]_i_380_n_0\,
      DI(2) => \_rgb_pixel[8]_i_381_n_0\,
      DI(1) => \_rgb_pixel[8]_i_382_n_0\,
      DI(0) => \_rgb_pixel[8]_i_383_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_319_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_384_n_0\,
      S(2) => \_rgb_pixel[8]_i_385_n_0\,
      S(1) => \_rgb_pixel[8]_i_386_n_0\,
      S(0) => \_rgb_pixel[8]_i_387_n_0\
    );
\_rgb_pixel_reg[8]_i_334\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_334_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_334_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_334_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_334_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[8]_i_404_n_0\,
      DI(2) => \_rgb_pixel[8]_i_405_n_0\,
      DI(1) => \_rgb_pixel[8]_i_406_n_0\,
      DI(0) => \_rgb_pixel[8]_i_407_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_334_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_408_n_0\,
      S(2) => \_rgb_pixel[8]_i_409_n_0\,
      S(1) => \_rgb_pixel[8]_i_410_n_0\,
      S(0) => \_rgb_pixel[8]_i_411_n_0\
    );
\_rgb_pixel_reg[8]_i_342\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_413_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_342_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_i_342_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_342_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^_rgb_pixel_reg[0]_11\(11 downto 10),
      O(3) => \NLW__rgb_pixel_reg[8]_i_342_O_UNCONNECTED\(3),
      O(2 downto 0) => address7b_0(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[8]_i_414_n_0\,
      S(1) => \_rgb_pixel[8]_i_415_n_0\,
      S(0) => \_rgb_pixel[8]_i_416_n_0\
    );
\_rgb_pixel_reg[8]_i_374\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_428_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_374_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_i_374_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_374_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^_rgb_pixel_reg[6]_5\(11 downto 10),
      O(3) => \NLW__rgb_pixel_reg[8]_i_374_O_UNCONNECTED\(3),
      O(2 downto 0) => address9b_0(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[8]_i_429_n_0\,
      S(1) => \_rgb_pixel[8]_i_430_n_0\,
      S(0) => \_rgb_pixel[8]_i_431_n_0\
    );
\_rgb_pixel_reg[8]_i_413\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_413_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_413_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_413_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_413_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_11\(9 downto 6),
      O(3 downto 0) => address7b_0(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_432_n_0\,
      S(2) => \_rgb_pixel[8]_i_433_n_0\,
      S(1) => \_rgb_pixel[8]_i_434_n_0\,
      S(0) => \_rgb_pixel[8]_i_435_n_0\
    );
\_rgb_pixel_reg[8]_i_428\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_428_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_428_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_428_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_428_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[6]_5\(9 downto 6),
      O(3 downto 0) => address9b_0(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_444_n_0\,
      S(2) => \_rgb_pixel[8]_i_445_n_0\,
      S(1) => \_rgb_pixel[8]_i_446_n_0\,
      S(0) => \_rgb_pixel[8]_i_447_n_0\
    );
\_rgb_pixel_reg[8]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_51_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_51_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_51_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[8]_i_104_n_0\,
      DI(2) => \_rgb_pixel[8]_i_105_n_0\,
      DI(1) => \_rgb_pixel[8]_i_106_n_0\,
      DI(0) => \_rgb_pixel[8]_i_107_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_108_n_0\,
      S(2) => \_rgb_pixel[8]_i_109_n_0\,
      S(1) => \_rgb_pixel[8]_i_110_n_0\,
      S(0) => \_rgb_pixel[8]_i_111_n_0\
    );
\_rgb_pixel_reg[8]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_i_66_n_0\,
      CO(2) => \_rgb_pixel_reg[8]_i_66_n_1\,
      CO(1) => \_rgb_pixel_reg[8]_i_66_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_66_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[8]_i_128_n_0\,
      DI(2) => \_rgb_pixel[8]_i_129_n_0\,
      DI(1) => \_rgb_pixel[8]_i_130_n_0\,
      DI(0) => \_rgb_pixel[8]_i_131_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_66_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[8]_i_132_n_0\,
      S(2) => \_rgb_pixel[8]_i_133_n_0\,
      S(1) => \_rgb_pixel[8]_i_134_n_0\,
      S(0) => \_rgb_pixel[8]_i_135_n_0\
    );
\_rgb_pixel_reg[8]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_156_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_76_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel417_in,
      CO(0) => \_rgb_pixel_reg[8]_i_76_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[8]_i_157_n_0\,
      DI(0) => \_rgb_pixel[8]_i_158_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_76_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \hcountd_reg[10]_7\(0),
      S(0) => \_rgb_pixel[8]_i_160_n_0\
    );
\_rgb_pixel_reg[8]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_171_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_79_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nxt_pixel219_in,
      CO(0) => \_rgb_pixel_reg[8]_i_79_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \_rgb_pixel[8]_i_172_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[8]_i_79_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \vcountd_reg[10]_7\(0),
      S(0) => \_rgb_pixel[8]_i_174_n_0\
    );
\_rgb_pixel_reg[8]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[8]_i_182_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[8]_i_92_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_i_92_n_2\,
      CO(0) => \_rgb_pixel_reg[8]_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^_rgb_pixel_reg[0]_5\(11 downto 10),
      O(3) => \NLW__rgb_pixel_reg[8]_i_92_O_UNCONNECTED\(3),
      O(2 downto 0) => address4b_0(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[8]_i_183_n_0\,
      S(1) => \_rgb_pixel[8]_i_184_n_0\,
      S(0) => \_rgb_pixel[8]_i_185_n_0\
    );
\_rgb_pixel_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_pixel30_out(9),
      Q => truck_pixel(9),
      R => SR(0)
    );
\_rgb_pixel_reg[9]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_160_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_105_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[9]_i_105_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_105_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^_rgb_pixel_reg[0]_10\(11 downto 10),
      O(3) => \NLW__rgb_pixel_reg[9]_i_105_O_UNCONNECTED\(3),
      O(2 downto 0) => address3b_0(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[9]_i_161_n_0\,
      S(1) => \_rgb_pixel[9]_i_162_n_0\,
      S(0) => \_rgb_pixel[9]_i_163_n_0\
    );
\_rgb_pixel_reg[9]_i_139\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_174_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_139_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[9]_i_139_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_139_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^_rgb_pixel_reg[0]_15\(11 downto 10),
      O(3) => \NLW__rgb_pixel_reg[9]_i_139_O_UNCONNECTED\(3),
      O(2 downto 0) => address5b_0(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[9]_i_175_n_0\,
      S(1) => \_rgb_pixel[9]_i_176_n_0\,
      S(0) => \_rgb_pixel[9]_i_177_n_0\
    );
\_rgb_pixel_reg[9]_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_160_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_160_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_160_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_160_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_10\(9 downto 6),
      O(3 downto 0) => address3b_0(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_198_n_0\,
      S(2) => \_rgb_pixel[9]_i_199_n_0\,
      S(1) => \_rgb_pixel[9]_i_200_n_0\,
      S(0) => \_rgb_pixel[9]_i_201_n_0\
    );
\_rgb_pixel_reg[9]_i_174\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_174_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_174_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_174_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_174_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_15\(9 downto 6),
      O(3 downto 0) => address5b_0(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_210_n_0\,
      S(2) => \_rgb_pixel[9]_i_211_n_0\,
      S(1) => \_rgb_pixel[9]_i_212_n_0\,
      S(0) => \_rgb_pixel[9]_i_213_n_0\
    );
\_rgb_pixel_reg[9]_i_224\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_237_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_224_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[9]_i_224_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_224_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^_rgb_pixel_reg[6]_2\(11 downto 10),
      O(3) => \NLW__rgb_pixel_reg[9]_i_224_O_UNCONNECTED\(3),
      O(2 downto 0) => address8b_0(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[9]_i_238_n_0\,
      S(1) => \_rgb_pixel[9]_i_239_n_0\,
      S(0) => \_rgb_pixel[9]_i_240_n_0\
    );
\_rgb_pixel_reg[9]_i_237\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_237_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_237_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_237_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_237_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[6]_2\(9 downto 6),
      O(3 downto 0) => address8b_0(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_249_n_0\,
      S(2) => \_rgb_pixel[9]_i_250_n_0\,
      S(1) => \_rgb_pixel[9]_i_251_n_0\,
      S(0) => \_rgb_pixel[9]_i_252_n_0\
    );
\_rgb_pixel_reg[9]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[9]_i_57_n_0\,
      I1 => \obj_buff6_reg[21]_1\,
      O => \_rgb_pixel_reg[9]_i_26_n_0\,
      S => \^nxt_pixel121_out\
    );
\_rgb_pixel_reg[9]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[9]_i_68_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[9]_i_38_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[9]_i_38_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^_rgb_pixel_reg[0]_6\(11 downto 10),
      O(3) => \NLW__rgb_pixel_reg[9]_i_38_O_UNCONNECTED\(3),
      O(2 downto 0) => address2b_0(6 downto 4),
      S(3) => '0',
      S(2) => \_rgb_pixel[9]_i_69_n_0\,
      S(1) => \_rgb_pixel[9]_i_70_n_0\,
      S(0) => \_rgb_pixel[9]_i_71_n_0\
    );
\_rgb_pixel_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[9]_i_10__0_n_0\,
      I1 => \obj_buff3_reg[21]_5\,
      O => \_rgb_pixel_reg[9]_i_5_n_0\,
      S => \^nxt_pixel136_out\
    );
\_rgb_pixel_reg[9]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[9]_i_68_n_0\,
      CO(2) => \_rgb_pixel_reg[9]_i_68_n_1\,
      CO(1) => \_rgb_pixel_reg[9]_i_68_n_2\,
      CO(0) => \_rgb_pixel_reg[9]_i_68_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^_rgb_pixel_reg[0]_6\(9 downto 6),
      O(3 downto 0) => address2b_0(3 downto 0),
      S(3) => \_rgb_pixel[9]_i_115_n_0\,
      S(2) => \_rgb_pixel[9]_i_116_n_0\,
      S(1) => \_rgb_pixel[9]_i_117_n_0\,
      S(0) => \_rgb_pixel[9]_i_118_n_0\
    );
\_rgb_pixel_reg[9]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[9]_i_126_n_0\,
      I1 => \_rgb_pixel[9]_i_127_n_0\,
      O => \_rgb_pixel_reg[9]_i_80_n_0\,
      S => address2017_out(6)
    );
\_rgb_pixel_reg[9]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \_rgb_pixel[9]_i_150_n_0\,
      I1 => \_rgb_pixel[9]_i_151_n_0\,
      O => \_rgb_pixel_reg[9]_i_97_n_0\,
      S => nxt_pixel16_out
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^vcountd\(0),
      I1 => \obj_buff1_reg[6]_0\(0),
      O => DI(0)
    );
\nxt_pixel1_inferred__0/_rgb_pixel[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[7]_i_5_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[0]_i_7_n_0\,
      I2 => \p_0_out_inferred__2/_rgb_pixel_reg[2]_i_9_n_0\,
      I3 => \p_0_out_inferred__2/_rgb_pixel_reg[4]_i_7_n_0\,
      O => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_17_n_0\
    );
\nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[7]_i_5_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_5_n_0\,
      I2 => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_17_n_0\,
      I3 => \p_0_out_inferred__2/_rgb_pixel[9]_i_18_n_0\,
      I4 => \p_0_out_inferred__2/_rgb_pixel_reg[10]_i_41_n_0\,
      I5 => \p_0_out_inferred__2/_rgb_pixel[9]_i_6_n_0\,
      O => \nxt_pixel1_inferred__0/_rgb_pixel[9]_i_7_n_0\
    );
\obj_buff10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(0),
      Q => \^_rgb_pixel_reg[0]_7\(0),
      R => '0'
    );
\obj_buff10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(10),
      Q => \^_rgb_pixel_reg[0]_7\(6),
      R => '0'
    );
\obj_buff10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(11),
      Q => \^_rgb_pixel_reg[0]_7\(7),
      R => '0'
    );
\obj_buff10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(12),
      Q => \^_rgb_pixel_reg[0]_7\(8),
      R => '0'
    );
\obj_buff10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(13),
      Q => \^_rgb_pixel_reg[0]_7\(9),
      R => '0'
    );
\obj_buff10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(14),
      Q => \^_rgb_pixel_reg[0]_7\(10),
      R => '0'
    );
\obj_buff10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(15),
      Q => \^_rgb_pixel_reg[0]_7\(11),
      R => '0'
    );
\obj_buff10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(16),
      Q => \^_rgb_pixel_reg[0]_7\(12),
      R => '0'
    );
\obj_buff10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(17),
      Q => p_0_in1_in(7),
      R => '0'
    );
\obj_buff10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(18),
      Q => \^_rgb_pixel_reg[0]_7\(13),
      R => '0'
    );
\obj_buff10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(19),
      Q => \^_rgb_pixel_reg[0]_7\(14),
      R => '0'
    );
\obj_buff10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(1),
      Q => \^_rgb_pixel_reg[0]_7\(1),
      R => '0'
    );
\obj_buff10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(20),
      Q => \^_rgb_pixel_reg[0]_7\(15),
      R => '0'
    );
\obj_buff10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(21),
      Q => p_3_in,
      R => '0'
    );
\obj_buff10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(2),
      Q => \^_rgb_pixel_reg[0]_7\(2),
      R => '0'
    );
\obj_buff10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(3),
      Q => \^_rgb_pixel_reg[0]_7\(3),
      R => '0'
    );
\obj_buff10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(4),
      Q => \^_rgb_pixel_reg[0]_7\(4),
      R => '0'
    );
\obj_buff10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(5),
      Q => \^_rgb_pixel_reg[0]_7\(5),
      R => '0'
    );
\obj_buff10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(6),
      Q => \obj_buff10_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(7),
      Q => \obj_buff10_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(8),
      Q => \obj_buff10_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg10(9),
      Q => \obj_buff10_reg_n_0_[9]\,
      R => '0'
    );
\obj_buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(0),
      Q => \^_rgb_pixel_reg[0]_0\(0),
      R => '0'
    );
\obj_buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(10),
      Q => \^_rgb_pixel_reg[0]_0\(6),
      R => '0'
    );
\obj_buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(11),
      Q => \^_rgb_pixel_reg[0]_0\(7),
      R => '0'
    );
\obj_buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(12),
      Q => \^_rgb_pixel_reg[0]_0\(8),
      R => '0'
    );
\obj_buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(13),
      Q => \^_rgb_pixel_reg[0]_0\(9),
      R => '0'
    );
\obj_buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(14),
      Q => \^_rgb_pixel_reg[0]_0\(10),
      R => '0'
    );
\obj_buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(15),
      Q => \^_rgb_pixel_reg[0]_0\(11),
      R => '0'
    );
\obj_buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(16),
      Q => \^_rgb_pixel_reg[0]_0\(12),
      R => '0'
    );
\obj_buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(17),
      Q => p_0_in18_in(7),
      R => '0'
    );
\obj_buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(18),
      Q => \^_rgb_pixel_reg[0]_0\(13),
      R => '0'
    );
\obj_buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(19),
      Q => \^_rgb_pixel_reg[0]_0\(14),
      R => '0'
    );
\obj_buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(1),
      Q => \^_rgb_pixel_reg[0]_0\(1),
      R => '0'
    );
\obj_buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(20),
      Q => \^_rgb_pixel_reg[0]_0\(15),
      R => '0'
    );
\obj_buff1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(21),
      Q => p_2_in,
      R => '0'
    );
\obj_buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(2),
      Q => \^_rgb_pixel_reg[0]_0\(2),
      R => '0'
    );
\obj_buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(3),
      Q => \^_rgb_pixel_reg[0]_0\(3),
      R => '0'
    );
\obj_buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(4),
      Q => \^_rgb_pixel_reg[0]_0\(4),
      R => '0'
    );
\obj_buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(5),
      Q => \^_rgb_pixel_reg[0]_0\(5),
      R => '0'
    );
\obj_buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(6),
      Q => \obj_buff1_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(7),
      Q => \obj_buff1_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(8),
      Q => \obj_buff1_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(9),
      Q => \obj_buff1_reg_n_0_[9]\,
      R => '0'
    );
\obj_buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(0),
      Q => \^_rgb_pixel_reg[0]_6\(0),
      R => '0'
    );
\obj_buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(10),
      Q => \^_rgb_pixel_reg[0]_6\(6),
      R => '0'
    );
\obj_buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(11),
      Q => \^_rgb_pixel_reg[0]_6\(7),
      R => '0'
    );
\obj_buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(12),
      Q => \^_rgb_pixel_reg[0]_6\(8),
      R => '0'
    );
\obj_buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(13),
      Q => \^_rgb_pixel_reg[0]_6\(9),
      R => '0'
    );
\obj_buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(14),
      Q => \^_rgb_pixel_reg[0]_6\(10),
      R => '0'
    );
\obj_buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(15),
      Q => \^_rgb_pixel_reg[0]_6\(11),
      R => '0'
    );
\obj_buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(16),
      Q => \^_rgb_pixel_reg[0]_6\(12),
      R => '0'
    );
\obj_buff2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(17),
      Q => p_0_in16_in(7),
      R => '0'
    );
\obj_buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(18),
      Q => \^_rgb_pixel_reg[0]_6\(13),
      R => '0'
    );
\obj_buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(19),
      Q => \^_rgb_pixel_reg[0]_6\(14),
      R => '0'
    );
\obj_buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(1),
      Q => \^_rgb_pixel_reg[0]_6\(1),
      R => '0'
    );
\obj_buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(20),
      Q => \^_rgb_pixel_reg[0]_6\(15),
      R => '0'
    );
\obj_buff2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(21),
      Q => \obj_buff2_reg_n_0_[21]\,
      R => '0'
    );
\obj_buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(2),
      Q => \^_rgb_pixel_reg[0]_6\(2),
      R => '0'
    );
\obj_buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(3),
      Q => \^_rgb_pixel_reg[0]_6\(3),
      R => '0'
    );
\obj_buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(4),
      Q => \^_rgb_pixel_reg[0]_6\(4),
      R => '0'
    );
\obj_buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(5),
      Q => \^_rgb_pixel_reg[0]_6\(5),
      R => '0'
    );
\obj_buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(6),
      Q => \obj_buff2_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(7),
      Q => \obj_buff2_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(8),
      Q => \obj_buff2_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg2(9),
      Q => \obj_buff2_reg_n_0_[9]\,
      R => '0'
    );
\obj_buff3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(0),
      Q => \^_rgb_pixel_reg[0]_10\(0),
      R => '0'
    );
\obj_buff3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(10),
      Q => \^_rgb_pixel_reg[0]_10\(6),
      R => '0'
    );
\obj_buff3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(11),
      Q => \^_rgb_pixel_reg[0]_10\(7),
      R => '0'
    );
\obj_buff3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(12),
      Q => \^_rgb_pixel_reg[0]_10\(8),
      R => '0'
    );
\obj_buff3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(13),
      Q => \^_rgb_pixel_reg[0]_10\(9),
      R => '0'
    );
\obj_buff3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(14),
      Q => \^_rgb_pixel_reg[0]_10\(10),
      R => '0'
    );
\obj_buff3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(15),
      Q => \^_rgb_pixel_reg[0]_10\(11),
      R => '0'
    );
\obj_buff3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(16),
      Q => \^_rgb_pixel_reg[0]_10\(12),
      R => '0'
    );
\obj_buff3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(17),
      Q => \obj_buff3_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(18),
      Q => \^_rgb_pixel_reg[0]_10\(13),
      R => '0'
    );
\obj_buff3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(19),
      Q => \^_rgb_pixel_reg[0]_10\(14),
      R => '0'
    );
\obj_buff3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(1),
      Q => \^_rgb_pixel_reg[0]_10\(1),
      R => '0'
    );
\obj_buff3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(20),
      Q => \^_rgb_pixel_reg[0]_10\(15),
      R => '0'
    );
\obj_buff3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(21),
      Q => \^_rgb_pixel_reg[0]_10\(16),
      R => '0'
    );
\obj_buff3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(2),
      Q => \^_rgb_pixel_reg[0]_10\(2),
      R => '0'
    );
\obj_buff3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(3),
      Q => \^_rgb_pixel_reg[0]_10\(3),
      R => '0'
    );
\obj_buff3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(4),
      Q => \^_rgb_pixel_reg[0]_10\(4),
      R => '0'
    );
\obj_buff3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(5),
      Q => \^_rgb_pixel_reg[0]_10\(5),
      R => '0'
    );
\obj_buff3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(6),
      Q => \obj_buff3_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(7),
      Q => \obj_buff3_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(8),
      Q => \obj_buff3_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg3(9),
      Q => \obj_buff3_reg_n_0_[9]\,
      R => '0'
    );
\obj_buff4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(0),
      Q => \^_rgb_pixel_reg[0]_5\(0),
      R => '0'
    );
\obj_buff4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(10),
      Q => \^_rgb_pixel_reg[0]_5\(6),
      R => '0'
    );
\obj_buff4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(11),
      Q => \^_rgb_pixel_reg[0]_5\(7),
      R => '0'
    );
\obj_buff4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(12),
      Q => \^_rgb_pixel_reg[0]_5\(8),
      R => '0'
    );
\obj_buff4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(13),
      Q => \^_rgb_pixel_reg[0]_5\(9),
      R => '0'
    );
\obj_buff4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(14),
      Q => \^_rgb_pixel_reg[0]_5\(10),
      R => '0'
    );
\obj_buff4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(15),
      Q => \^_rgb_pixel_reg[0]_5\(11),
      R => '0'
    );
\obj_buff4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(16),
      Q => \^_rgb_pixel_reg[0]_5\(12),
      R => '0'
    );
\obj_buff4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(17),
      Q => p_0_in12_in(7),
      R => '0'
    );
\obj_buff4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(18),
      Q => \^_rgb_pixel_reg[0]_5\(13),
      R => '0'
    );
\obj_buff4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(19),
      Q => \^_rgb_pixel_reg[0]_5\(14),
      R => '0'
    );
\obj_buff4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(1),
      Q => \^_rgb_pixel_reg[0]_5\(1),
      R => '0'
    );
\obj_buff4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(20),
      Q => \^_rgb_pixel_reg[0]_5\(15),
      R => '0'
    );
\obj_buff4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(21),
      Q => \obj_buff4_reg_n_0_[21]\,
      R => '0'
    );
\obj_buff4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(2),
      Q => \^_rgb_pixel_reg[0]_5\(2),
      R => '0'
    );
\obj_buff4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(3),
      Q => \^_rgb_pixel_reg[0]_5\(3),
      R => '0'
    );
\obj_buff4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(4),
      Q => \^_rgb_pixel_reg[0]_5\(4),
      R => '0'
    );
\obj_buff4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(5),
      Q => \^_rgb_pixel_reg[0]_5\(5),
      R => '0'
    );
\obj_buff4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(6),
      Q => \obj_buff4_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(7),
      Q => \obj_buff4_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(8),
      Q => \obj_buff4_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg4(9),
      Q => \obj_buff4_reg_n_0_[9]\,
      R => '0'
    );
\obj_buff5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(0),
      Q => \^_rgb_pixel_reg[0]_15\(0),
      R => '0'
    );
\obj_buff5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(10),
      Q => \^_rgb_pixel_reg[0]_15\(6),
      R => '0'
    );
\obj_buff5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(11),
      Q => \^_rgb_pixel_reg[0]_15\(7),
      R => '0'
    );
\obj_buff5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(12),
      Q => \^_rgb_pixel_reg[0]_15\(8),
      R => '0'
    );
\obj_buff5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(13),
      Q => \^_rgb_pixel_reg[0]_15\(9),
      R => '0'
    );
\obj_buff5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(14),
      Q => \^_rgb_pixel_reg[0]_15\(10),
      R => '0'
    );
\obj_buff5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(15),
      Q => \^_rgb_pixel_reg[0]_15\(11),
      R => '0'
    );
\obj_buff5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(16),
      Q => \^_rgb_pixel_reg[0]_15\(12),
      R => '0'
    );
\obj_buff5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(17),
      Q => \obj_buff5_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(18),
      Q => \^_rgb_pixel_reg[0]_15\(13),
      R => '0'
    );
\obj_buff5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(19),
      Q => \^_rgb_pixel_reg[0]_15\(14),
      R => '0'
    );
\obj_buff5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(1),
      Q => \^_rgb_pixel_reg[0]_15\(1),
      R => '0'
    );
\obj_buff5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(20),
      Q => \^_rgb_pixel_reg[0]_15\(15),
      R => '0'
    );
\obj_buff5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(21),
      Q => \^_rgb_pixel_reg[0]_15\(16),
      R => '0'
    );
\obj_buff5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(2),
      Q => \^_rgb_pixel_reg[0]_15\(2),
      R => '0'
    );
\obj_buff5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(3),
      Q => \^_rgb_pixel_reg[0]_15\(3),
      R => '0'
    );
\obj_buff5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(4),
      Q => \^_rgb_pixel_reg[0]_15\(4),
      R => '0'
    );
\obj_buff5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(5),
      Q => \^_rgb_pixel_reg[0]_15\(5),
      R => '0'
    );
\obj_buff5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(6),
      Q => \obj_buff5_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(7),
      Q => \obj_buff5_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(8),
      Q => \obj_buff5_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg5(9),
      Q => \obj_buff5_reg_n_0_[9]\,
      R => '0'
    );
\obj_buff6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(0),
      Q => \^_rgb_pixel_reg[0]_12\(0),
      R => '0'
    );
\obj_buff6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(10),
      Q => \^_rgb_pixel_reg[0]_12\(6),
      R => '0'
    );
\obj_buff6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(11),
      Q => \^_rgb_pixel_reg[0]_12\(7),
      R => '0'
    );
\obj_buff6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(12),
      Q => \^_rgb_pixel_reg[0]_12\(8),
      R => '0'
    );
\obj_buff6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(13),
      Q => \^_rgb_pixel_reg[0]_12\(9),
      R => '0'
    );
\obj_buff6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(14),
      Q => \^_rgb_pixel_reg[0]_12\(10),
      R => '0'
    );
\obj_buff6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(15),
      Q => \^_rgb_pixel_reg[0]_12\(11),
      R => '0'
    );
\obj_buff6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(16),
      Q => \^_rgb_pixel_reg[0]_12\(12),
      R => '0'
    );
\obj_buff6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(17),
      Q => \obj_buff6_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(18),
      Q => \^_rgb_pixel_reg[0]_12\(13),
      R => '0'
    );
\obj_buff6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(19),
      Q => \^_rgb_pixel_reg[0]_12\(14),
      R => '0'
    );
\obj_buff6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(1),
      Q => \^_rgb_pixel_reg[0]_12\(1),
      R => '0'
    );
\obj_buff6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(20),
      Q => \^_rgb_pixel_reg[0]_12\(15),
      R => '0'
    );
\obj_buff6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(21),
      Q => \^_rgb_pixel_reg[0]_12\(16),
      R => '0'
    );
\obj_buff6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(2),
      Q => \^_rgb_pixel_reg[0]_12\(2),
      R => '0'
    );
\obj_buff6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(3),
      Q => \^_rgb_pixel_reg[0]_12\(3),
      R => '0'
    );
\obj_buff6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(4),
      Q => \^_rgb_pixel_reg[0]_12\(4),
      R => '0'
    );
\obj_buff6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(5),
      Q => \^_rgb_pixel_reg[0]_12\(5),
      R => '0'
    );
\obj_buff6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(6),
      Q => \obj_buff6_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(7),
      Q => \obj_buff6_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(8),
      Q => \obj_buff6_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg6(9),
      Q => \obj_buff6_reg_n_0_[9]\,
      R => '0'
    );
\obj_buff7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(0),
      Q => \^_rgb_pixel_reg[0]_11\(0),
      R => '0'
    );
\obj_buff7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(10),
      Q => \^_rgb_pixel_reg[0]_11\(6),
      R => '0'
    );
\obj_buff7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(11),
      Q => \^_rgb_pixel_reg[0]_11\(7),
      R => '0'
    );
\obj_buff7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(12),
      Q => \^_rgb_pixel_reg[0]_11\(8),
      R => '0'
    );
\obj_buff7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(13),
      Q => \^_rgb_pixel_reg[0]_11\(9),
      R => '0'
    );
\obj_buff7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(14),
      Q => \^_rgb_pixel_reg[0]_11\(10),
      R => '0'
    );
\obj_buff7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(15),
      Q => \^_rgb_pixel_reg[0]_11\(11),
      R => '0'
    );
\obj_buff7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(16),
      Q => \^_rgb_pixel_reg[0]_11\(12),
      R => '0'
    );
\obj_buff7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(17),
      Q => \obj_buff7_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(18),
      Q => \^_rgb_pixel_reg[0]_11\(13),
      R => '0'
    );
\obj_buff7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(19),
      Q => \^_rgb_pixel_reg[0]_11\(14),
      R => '0'
    );
\obj_buff7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(1),
      Q => \^_rgb_pixel_reg[0]_11\(1),
      R => '0'
    );
\obj_buff7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(20),
      Q => \^_rgb_pixel_reg[0]_11\(15),
      R => '0'
    );
\obj_buff7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(21),
      Q => \^_rgb_pixel_reg[0]_11\(16),
      R => '0'
    );
\obj_buff7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(2),
      Q => \^_rgb_pixel_reg[0]_11\(2),
      R => '0'
    );
\obj_buff7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(3),
      Q => \^_rgb_pixel_reg[0]_11\(3),
      R => '0'
    );
\obj_buff7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(4),
      Q => \^_rgb_pixel_reg[0]_11\(4),
      R => '0'
    );
\obj_buff7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(5),
      Q => \^_rgb_pixel_reg[0]_11\(5),
      R => '0'
    );
\obj_buff7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(6),
      Q => \obj_buff7_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(7),
      Q => \obj_buff7_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(8),
      Q => \obj_buff7_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg7(9),
      Q => \obj_buff7_reg_n_0_[9]\,
      R => '0'
    );
\obj_buff8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(0),
      Q => \^_rgb_pixel_reg[6]_2\(0),
      R => '0'
    );
\obj_buff8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(10),
      Q => \^_rgb_pixel_reg[6]_2\(6),
      R => '0'
    );
\obj_buff8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(11),
      Q => \^_rgb_pixel_reg[6]_2\(7),
      R => '0'
    );
\obj_buff8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(12),
      Q => \^_rgb_pixel_reg[6]_2\(8),
      R => '0'
    );
\obj_buff8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(13),
      Q => \^_rgb_pixel_reg[6]_2\(9),
      R => '0'
    );
\obj_buff8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(14),
      Q => \^_rgb_pixel_reg[6]_2\(10),
      R => '0'
    );
\obj_buff8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(15),
      Q => \^_rgb_pixel_reg[6]_2\(11),
      R => '0'
    );
\obj_buff8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(16),
      Q => \^_rgb_pixel_reg[6]_2\(12),
      R => '0'
    );
\obj_buff8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(17),
      Q => \obj_buff8_reg_n_0_[17]\,
      R => '0'
    );
\obj_buff8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(18),
      Q => \^_rgb_pixel_reg[6]_2\(13),
      R => '0'
    );
\obj_buff8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(19),
      Q => \^_rgb_pixel_reg[6]_2\(14),
      R => '0'
    );
\obj_buff8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(1),
      Q => \^_rgb_pixel_reg[6]_2\(1),
      R => '0'
    );
\obj_buff8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(20),
      Q => \^_rgb_pixel_reg[6]_2\(15),
      R => '0'
    );
\obj_buff8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(21),
      Q => p_20_in,
      R => '0'
    );
\obj_buff8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(2),
      Q => \^_rgb_pixel_reg[6]_2\(2),
      R => '0'
    );
\obj_buff8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(3),
      Q => \^_rgb_pixel_reg[6]_2\(3),
      R => '0'
    );
\obj_buff8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(4),
      Q => \^_rgb_pixel_reg[6]_2\(4),
      R => '0'
    );
\obj_buff8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(5),
      Q => \^_rgb_pixel_reg[6]_2\(5),
      R => '0'
    );
\obj_buff8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(6),
      Q => \obj_buff8_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(7),
      Q => \obj_buff8_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(8),
      Q => \obj_buff8_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg8(9),
      Q => \obj_buff8_reg_n_0_[9]\,
      R => '0'
    );
\obj_buff9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(0),
      Q => \^_rgb_pixel_reg[6]_5\(0),
      R => '0'
    );
\obj_buff9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(10),
      Q => \^_rgb_pixel_reg[6]_5\(6),
      R => '0'
    );
\obj_buff9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(11),
      Q => \^_rgb_pixel_reg[6]_5\(7),
      R => '0'
    );
\obj_buff9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(12),
      Q => \^_rgb_pixel_reg[6]_5\(8),
      R => '0'
    );
\obj_buff9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(13),
      Q => \^_rgb_pixel_reg[6]_5\(9),
      R => '0'
    );
\obj_buff9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(14),
      Q => \^_rgb_pixel_reg[6]_5\(10),
      R => '0'
    );
\obj_buff9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(15),
      Q => \^_rgb_pixel_reg[6]_5\(11),
      R => '0'
    );
\obj_buff9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(16),
      Q => \^_rgb_pixel_reg[6]_5\(12),
      R => '0'
    );
\obj_buff9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(17),
      Q => p_0_in2_in(7),
      R => '0'
    );
\obj_buff9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(18),
      Q => \^_rgb_pixel_reg[6]_5\(13),
      R => '0'
    );
\obj_buff9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(19),
      Q => \^_rgb_pixel_reg[6]_5\(14),
      R => '0'
    );
\obj_buff9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(1),
      Q => \^_rgb_pixel_reg[6]_5\(1),
      R => '0'
    );
\obj_buff9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(20),
      Q => \^_rgb_pixel_reg[6]_5\(15),
      R => '0'
    );
\obj_buff9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(21),
      Q => p_4_in,
      R => '0'
    );
\obj_buff9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(2),
      Q => \^_rgb_pixel_reg[6]_5\(2),
      R => '0'
    );
\obj_buff9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(3),
      Q => \^_rgb_pixel_reg[6]_5\(3),
      R => '0'
    );
\obj_buff9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(4),
      Q => \^_rgb_pixel_reg[6]_5\(4),
      R => '0'
    );
\obj_buff9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(5),
      Q => \^_rgb_pixel_reg[6]_5\(5),
      R => '0'
    );
\obj_buff9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(6),
      Q => \obj_buff9_reg_n_0_[6]\,
      R => '0'
    );
\obj_buff9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(7),
      Q => \obj_buff9_reg_n_0_[7]\,
      R => '0'
    );
\obj_buff9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(8),
      Q => \obj_buff9_reg_n_0_[8]\,
      R => '0'
    );
\obj_buff9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg9(9),
      Q => \obj_buff9_reg_n_0_[9]\,
      R => '0'
    );
\obj_reg10[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(24),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \slv_reg2_reg[31]\(22),
      I3 => \slv_reg2_reg[31]\(21),
      I4 => \obj_reg10[21]_i_2_n_0\,
      O => \obj_reg10[21]_i_1__0_n_0\
    );
\obj_reg10[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(26),
      I1 => \slv_reg2_reg[31]\(25),
      I2 => \slv_reg2_reg[31]\(27),
      I3 => \slv_reg2_reg[31]\(28),
      I4 => \slv_reg2_reg[31]\(29),
      O => \obj_reg10[21]_i_2_n_0\
    );
\obj_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg10(0),
      R => '0'
    );
\obj_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg10(10),
      R => '0'
    );
\obj_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg10(11),
      R => '0'
    );
\obj_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg10(12),
      R => '0'
    );
\obj_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg10(13),
      R => '0'
    );
\obj_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg10(14),
      R => '0'
    );
\obj_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg10(15),
      R => '0'
    );
\obj_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg10(16),
      R => '0'
    );
\obj_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg10(17),
      R => '0'
    );
\obj_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg10(18),
      R => '0'
    );
\obj_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg10(19),
      R => '0'
    );
\obj_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg10(1),
      R => '0'
    );
\obj_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg10(20),
      R => '0'
    );
\obj_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(30),
      Q => obj_reg10(21),
      R => '0'
    );
\obj_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg10(2),
      R => '0'
    );
\obj_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg10(3),
      R => '0'
    );
\obj_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg10(4),
      R => '0'
    );
\obj_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg10(5),
      R => '0'
    );
\obj_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg10(6),
      R => '0'
    );
\obj_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg10(7),
      R => '0'
    );
\obj_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg10(8),
      R => '0'
    );
\obj_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg10(9),
      R => '0'
    );
\obj_reg1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(23),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \obj_reg1[21]_i_2__0_n_0\,
      O => \obj_reg1[21]_i_1__0_n_0\
    );
\obj_reg1[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(29),
      I1 => \slv_reg2_reg[31]\(28),
      I2 => \slv_reg2_reg[31]\(27),
      I3 => \slv_reg2_reg[31]\(25),
      I4 => \slv_reg2_reg[31]\(26),
      I5 => \slv_reg2_reg[31]\(24),
      O => \obj_reg1[21]_i_2__0_n_0\
    );
\obj_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg1(0),
      R => '0'
    );
\obj_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg1(10),
      R => '0'
    );
\obj_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg1(11),
      R => '0'
    );
\obj_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg1(12),
      R => '0'
    );
\obj_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg1(13),
      R => '0'
    );
\obj_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg1(14),
      R => '0'
    );
\obj_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg1(15),
      R => '0'
    );
\obj_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg1(16),
      R => '0'
    );
\obj_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg1(17),
      R => '0'
    );
\obj_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg1(18),
      R => '0'
    );
\obj_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg1(19),
      R => '0'
    );
\obj_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg1(1),
      R => '0'
    );
\obj_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg1(20),
      R => '0'
    );
\obj_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(30),
      Q => obj_reg1(21),
      R => '0'
    );
\obj_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg1(2),
      R => '0'
    );
\obj_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg1(3),
      R => '0'
    );
\obj_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg1(4),
      R => '0'
    );
\obj_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg1(5),
      R => '0'
    );
\obj_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg1(6),
      R => '0'
    );
\obj_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg1(7),
      R => '0'
    );
\obj_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg1(8),
      R => '0'
    );
\obj_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg1[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg1(9),
      R => '0'
    );
\obj_reg2[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \slv_reg2_reg[31]\(23),
      I3 => \obj_reg1[21]_i_2__0_n_0\,
      O => \obj_reg2[21]_i_1__0_n_0\
    );
\obj_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg2(0),
      R => '0'
    );
\obj_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg2(10),
      R => '0'
    );
\obj_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg2(11),
      R => '0'
    );
\obj_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg2(12),
      R => '0'
    );
\obj_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg2(13),
      R => '0'
    );
\obj_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg2(14),
      R => '0'
    );
\obj_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg2(15),
      R => '0'
    );
\obj_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg2(16),
      R => '0'
    );
\obj_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg2(17),
      R => '0'
    );
\obj_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg2(18),
      R => '0'
    );
\obj_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg2(19),
      R => '0'
    );
\obj_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg2(1),
      R => '0'
    );
\obj_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg2(20),
      R => '0'
    );
\obj_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(30),
      Q => obj_reg2(21),
      R => '0'
    );
\obj_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg2(2),
      R => '0'
    );
\obj_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg2(3),
      R => '0'
    );
\obj_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg2(4),
      R => '0'
    );
\obj_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg2(5),
      R => '0'
    );
\obj_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg2(6),
      R => '0'
    );
\obj_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg2(7),
      R => '0'
    );
\obj_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg2(8),
      R => '0'
    );
\obj_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg2[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg2(9),
      R => '0'
    );
\obj_reg3[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(23),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \obj_reg1[21]_i_2__0_n_0\,
      O => \obj_reg3[21]_i_1__0_n_0\
    );
\obj_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg3(0),
      R => '0'
    );
\obj_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg3(10),
      R => '0'
    );
\obj_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg3(11),
      R => '0'
    );
\obj_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg3(12),
      R => '0'
    );
\obj_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg3(13),
      R => '0'
    );
\obj_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg3(14),
      R => '0'
    );
\obj_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg3(15),
      R => '0'
    );
\obj_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg3(16),
      R => '0'
    );
\obj_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg3(17),
      R => '0'
    );
\obj_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg3(18),
      R => '0'
    );
\obj_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg3(19),
      R => '0'
    );
\obj_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg3(1),
      R => '0'
    );
\obj_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg3(20),
      R => '0'
    );
\obj_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(30),
      Q => obj_reg3(21),
      R => '0'
    );
\obj_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg3(2),
      R => '0'
    );
\obj_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg3(3),
      R => '0'
    );
\obj_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg3(4),
      R => '0'
    );
\obj_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg3(5),
      R => '0'
    );
\obj_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg3(6),
      R => '0'
    );
\obj_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg3(7),
      R => '0'
    );
\obj_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg3(8),
      R => '0'
    );
\obj_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg3[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg3(9),
      R => '0'
    );
\obj_reg4[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \slv_reg2_reg[31]\(22),
      I3 => \obj_reg1[21]_i_2__0_n_0\,
      O => \obj_reg4[21]_i_1__0_n_0\
    );
\obj_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg4(0),
      R => '0'
    );
\obj_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg4(10),
      R => '0'
    );
\obj_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg4(11),
      R => '0'
    );
\obj_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg4(12),
      R => '0'
    );
\obj_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg4(13),
      R => '0'
    );
\obj_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg4(14),
      R => '0'
    );
\obj_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg4(15),
      R => '0'
    );
\obj_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg4(16),
      R => '0'
    );
\obj_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg4(17),
      R => '0'
    );
\obj_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg4(18),
      R => '0'
    );
\obj_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg4(19),
      R => '0'
    );
\obj_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg4(1),
      R => '0'
    );
\obj_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg4(20),
      R => '0'
    );
\obj_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(30),
      Q => obj_reg4(21),
      R => '0'
    );
\obj_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg4(2),
      R => '0'
    );
\obj_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg4(3),
      R => '0'
    );
\obj_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg4(4),
      R => '0'
    );
\obj_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg4(5),
      R => '0'
    );
\obj_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg4(6),
      R => '0'
    );
\obj_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg4(7),
      R => '0'
    );
\obj_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg4(8),
      R => '0'
    );
\obj_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg4[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg4(9),
      R => '0'
    );
\obj_reg5[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(22),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \obj_reg1[21]_i_2__0_n_0\,
      O => \obj_reg5[21]_i_1__0_n_0\
    );
\obj_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg5(0),
      R => '0'
    );
\obj_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg5(10),
      R => '0'
    );
\obj_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg5(11),
      R => '0'
    );
\obj_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg5(12),
      R => '0'
    );
\obj_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg5(13),
      R => '0'
    );
\obj_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg5(14),
      R => '0'
    );
\obj_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg5(15),
      R => '0'
    );
\obj_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg5(16),
      R => '0'
    );
\obj_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg5(17),
      R => '0'
    );
\obj_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg5(18),
      R => '0'
    );
\obj_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg5(19),
      R => '0'
    );
\obj_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg5(1),
      R => '0'
    );
\obj_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg5(20),
      R => '0'
    );
\obj_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(30),
      Q => obj_reg5(21),
      R => '0'
    );
\obj_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg5(2),
      R => '0'
    );
\obj_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg5(3),
      R => '0'
    );
\obj_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg5(4),
      R => '0'
    );
\obj_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg5(5),
      R => '0'
    );
\obj_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg5(6),
      R => '0'
    );
\obj_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg5(7),
      R => '0'
    );
\obj_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg5(8),
      R => '0'
    );
\obj_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg5[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg5(9),
      R => '0'
    );
\obj_reg6[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \slv_reg2_reg[31]\(23),
      I3 => \obj_reg1[21]_i_2__0_n_0\,
      O => \obj_reg6[21]_i_1__0_n_0\
    );
\obj_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg6(0),
      R => '0'
    );
\obj_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg6(10),
      R => '0'
    );
\obj_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg6(11),
      R => '0'
    );
\obj_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg6(12),
      R => '0'
    );
\obj_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg6(13),
      R => '0'
    );
\obj_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg6(14),
      R => '0'
    );
\obj_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg6(15),
      R => '0'
    );
\obj_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg6(16),
      R => '0'
    );
\obj_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg6(17),
      R => '0'
    );
\obj_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg6(18),
      R => '0'
    );
\obj_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg6(19),
      R => '0'
    );
\obj_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg6(1),
      R => '0'
    );
\obj_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg6(20),
      R => '0'
    );
\obj_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(30),
      Q => obj_reg6(21),
      R => '0'
    );
\obj_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg6(2),
      R => '0'
    );
\obj_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg6(3),
      R => '0'
    );
\obj_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg6(4),
      R => '0'
    );
\obj_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg6(5),
      R => '0'
    );
\obj_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg6(6),
      R => '0'
    );
\obj_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg6(7),
      R => '0'
    );
\obj_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg6(8),
      R => '0'
    );
\obj_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg6[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg6(9),
      R => '0'
    );
\obj_reg7[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(23),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \obj_reg1[21]_i_2__0_n_0\,
      O => \obj_reg7[21]_i_1__0_n_0\
    );
\obj_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg7(0),
      R => '0'
    );
\obj_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg7(10),
      R => '0'
    );
\obj_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg7(11),
      R => '0'
    );
\obj_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg7(12),
      R => '0'
    );
\obj_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg7(13),
      R => '0'
    );
\obj_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg7(14),
      R => '0'
    );
\obj_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg7(15),
      R => '0'
    );
\obj_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg7(16),
      R => '0'
    );
\obj_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg7(17),
      R => '0'
    );
\obj_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg7(18),
      R => '0'
    );
\obj_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg7(19),
      R => '0'
    );
\obj_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg7(1),
      R => '0'
    );
\obj_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg7(20),
      R => '0'
    );
\obj_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(30),
      Q => obj_reg7(21),
      R => '0'
    );
\obj_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg7(2),
      R => '0'
    );
\obj_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg7(3),
      R => '0'
    );
\obj_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg7(4),
      R => '0'
    );
\obj_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg7(5),
      R => '0'
    );
\obj_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg7(6),
      R => '0'
    );
\obj_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg7(7),
      R => '0'
    );
\obj_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg7(8),
      R => '0'
    );
\obj_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg7[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg7(9),
      R => '0'
    );
\obj_reg8[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(24),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \slv_reg2_reg[31]\(22),
      I4 => \obj_reg10[21]_i_2_n_0\,
      O => obj_reg80
    );
\obj_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg8(0),
      R => '0'
    );
\obj_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg8(10),
      R => '0'
    );
\obj_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg8(11),
      R => '0'
    );
\obj_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg8(12),
      R => '0'
    );
\obj_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg8(13),
      R => '0'
    );
\obj_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg8(14),
      R => '0'
    );
\obj_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg8(15),
      R => '0'
    );
\obj_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg8(16),
      R => '0'
    );
\obj_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg8(17),
      R => '0'
    );
\obj_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg8(18),
      R => '0'
    );
\obj_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg8(19),
      R => '0'
    );
\obj_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg8(1),
      R => '0'
    );
\obj_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg8(20),
      R => '0'
    );
\obj_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(30),
      Q => obj_reg8(21),
      R => '0'
    );
\obj_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg8(2),
      R => '0'
    );
\obj_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg8(3),
      R => '0'
    );
\obj_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg8(4),
      R => '0'
    );
\obj_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg8(5),
      R => '0'
    );
\obj_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg8(6),
      R => '0'
    );
\obj_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg8(7),
      R => '0'
    );
\obj_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg8(8),
      R => '0'
    );
\obj_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg8(9),
      R => '0'
    );
\obj_reg9[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(24),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \slv_reg2_reg[31]\(21),
      I3 => \slv_reg2_reg[31]\(22),
      I4 => \obj_reg10[21]_i_2_n_0\,
      O => \obj_reg9[21]_i_1__0_n_0\
    );
\obj_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg9(0),
      R => '0'
    );
\obj_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg9(10),
      R => '0'
    );
\obj_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg9(11),
      R => '0'
    );
\obj_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg9(12),
      R => '0'
    );
\obj_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg9(13),
      R => '0'
    );
\obj_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg9(14),
      R => '0'
    );
\obj_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg9(15),
      R => '0'
    );
\obj_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg9(16),
      R => '0'
    );
\obj_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg9(17),
      R => '0'
    );
\obj_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg9(18),
      R => '0'
    );
\obj_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg9(19),
      R => '0'
    );
\obj_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg9(1),
      R => '0'
    );
\obj_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg9(20),
      R => '0'
    );
\obj_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(30),
      Q => obj_reg9(21),
      R => '0'
    );
\obj_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg9(2),
      R => '0'
    );
\obj_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg9(3),
      R => '0'
    );
\obj_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg9(4),
      R => '0'
    );
\obj_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg9(5),
      R => '0'
    );
\obj_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg9(6),
      R => '0'
    );
\obj_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg9(7),
      R => '0'
    );
\obj_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg9(8),
      R => '0'
    );
\obj_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg9[21]_i_1__0_n_0\,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg9(9),
      R => '0'
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_143_n_0\,
      I1 => address703_out(3),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_144_n_0\,
      I3 => address703_out(4),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_145_n_0\,
      O => \_rgb_pixel_reg[0]_29\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address1b_0(5),
      I1 => address1b_0(2),
      I2 => address1b_0(3),
      I3 => address1b_0(0),
      I4 => address1b_0(1),
      I5 => address1b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_106_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_148_n_0\,
      I1 => address4b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_93_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_112_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[4]_i_25_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_31_n_0\,
      I2 => address109_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_57_n_0\,
      I4 => address109_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_13_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_12_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_32_n_0\,
      I1 => address1b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[11]_i_139_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_13_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_157_n_0\,
      I1 => address802_out(3),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      I3 => address802_out(4),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_159_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_135_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_13_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_58_n_0\,
      I2 => address109_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[0]_i_33_n_0\,
      I4 => address109_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[4]_i_24_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_14_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_177_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_178_n_0\,
      I2 => address703_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_285_n_0\,
      I4 => address703_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_144_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_143_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_179_n_0\,
      I1 => address707_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_347_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_144_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_144_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_288_n_0\,
      I2 => address703_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[0]_i_180_n_0\,
      I4 => address703_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_181_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_145_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address4b_0(5),
      I1 => address4b_0(2),
      I2 => address4b_0(3),
      I3 => address4b_0(0),
      I4 => address4b_0(1),
      I5 => address4b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_148_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[1]_i_39_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_189_n_0\,
      I2 => address802_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_374_n_0\,
      I4 => address802_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_157_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_190_n_0\,
      I1 => address8b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_375_n_0\,
      I2 => address802_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[0]_i_191_n_0\,
      I4 => address802_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[1]_i_38_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_159_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_198_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_199_n_0\,
      I2 => address1000_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_469_n_0\,
      I4 => address1000_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_166_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_200_n_0\,
      I1 => address1001_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_472_n_0\,
      I2 => address1000_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[0]_i_201_n_0\,
      I4 => address1000_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_202_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_168_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address703_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_64_n_0\,
      I2 => address703_out(0),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_177_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\,
      I1 => address703_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_209_n_0\,
      I3 => address703_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_144_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_178_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address707_out(5),
      I1 => address707_out(2),
      I2 => address707_out(3),
      I3 => address707_out(0),
      I4 => address707_out(1),
      I5 => address707_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_179_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_144_n_0\,
      I1 => address703_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_209_n_0\,
      I3 => address703_out(0),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_180_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address703_out(0),
      I1 => address703_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_64_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_181_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_189\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\,
      I1 => address802_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_211_n_0\,
      I3 => address802_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_189_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address8b_0(5),
      I1 => address8b_0(2),
      I2 => address8b_0(3),
      I3 => address8b_0(0),
      I4 => address8b_0(1),
      I5 => address8b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_190_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_191\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      I1 => address802_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_211_n_0\,
      I3 => address802_out(0),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_191_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address1000_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_97_n_0\,
      I2 => address1000_out(0),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_198_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_199\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\,
      I1 => address1000_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_218_n_0\,
      I3 => address1000_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_199_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address1001_out(5),
      I1 => address1001_out(2),
      I2 => address1001_out(3),
      I3 => address1001_out(0),
      I4 => address1001_out(1),
      I5 => address1001_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_200_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_201\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      I1 => address1000_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_218_n_0\,
      I3 => address1000_out(0),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_201_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address1000_out(0),
      I1 => address1000_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_97_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_202_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_221_n_0\,
      I1 => address707_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_347_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_209_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_223_n_0\,
      I1 => address8b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_211_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_218\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_226_n_0\,
      I1 => address1001_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_218_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address707_out(5),
      I1 => address707_out(2),
      I2 => address707_out(3),
      I3 => address707_out(0),
      I4 => address707_out(1),
      I5 => address707_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_221_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address8b_0(5),
      I1 => address8b_0(2),
      I2 => address8b_0(3),
      I3 => address8b_0(0),
      I4 => address8b_0(1),
      I5 => address8b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_223_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address1001_out(5),
      I1 => address1001_out(2),
      I2 => address1001_out(3),
      I3 => address1001_out(0),
      I4 => address1001_out(1),
      I5 => address1001_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_226_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_53_n_0\,
      I1 => address406_out(3),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_54_n_0\,
      I3 => address406_out(4),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_55_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_26_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\,
      I1 => address109_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_65_n_0\,
      I3 => address109_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_13_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_31_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address1b_0(5),
      I1 => address1b_0(2),
      I2 => address1b_0(3),
      I3 => address1b_0(0),
      I4 => address1b_0(1),
      I5 => address1b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_32_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_13_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_65_n_0\,
      I3 => address109_out(0),
      I4 => \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_33_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_12_n_0\,
      I1 => address109_out(3),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_13_n_0\,
      I3 => address109_out(4),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_14_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_5_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_75_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_76_n_0\,
      I2 => address406_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[0]_i_77_n_0\,
      I4 => address406_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_54_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_53_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_78_n_0\,
      I1 => address4b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_93_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_54_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_54_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_79_n_0\,
      I2 => address406_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[0]_i_80_n_0\,
      I4 => address406_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_81_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_55_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_106_n_0\,
      I1 => address1b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[11]_i_139_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_65_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address406_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[8]_i_186_n_0\,
      I2 => address406_out(0),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_75_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\,
      I1 => address406_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_112_n_0\,
      I3 => address406_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel[0]_i_54_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_76_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_83_n_0\,
      I1 => address406_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_54_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_77_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address4b_0(5),
      I1 => address4b_0(2),
      I2 => address4b_0(3),
      I3 => address4b_0(0),
      I4 => address4b_0(1),
      I5 => address4b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_78_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_54_n_0\,
      I1 => address406_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_83_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_79_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_54_n_0\,
      I1 => address406_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_112_n_0\,
      I3 => address406_out(0),
      I4 => \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_80_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[0]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address406_out(0),
      I1 => address406_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel_reg[8]_i_186_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[0]_i_81_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_28_n_0\,
      I1 => address109_out(3),
      I2 => address109_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_29_n_0\,
      I4 => address109_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_30_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_11_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address1b_0(5),
      I1 => address1b_0(4),
      I2 => address1b_0(0),
      I3 => address1b_0(2),
      I4 => address1b_0(1),
      I5 => address1b_0(3),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_113_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address1b_0(3),
      I1 => address1b_0(1),
      I2 => address1b_0(2),
      I3 => address1b_0(0),
      I4 => address1b_0(4),
      I5 => address1b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_114_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_200_n_0\,
      I1 => address1b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[11]_i_139_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_115_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address406_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_83_n_0\,
      I2 => address406_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[0]_i_77_n_0\,
      I4 => address406_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[9]_i_84_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_159_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_82_n_0\,
      I1 => address406_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_79_n_0\,
      I3 => address406_out(2),
      I4 => address406_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[9]_i_83_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_160_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address1b_0(5),
      I1 => address1b_0(0),
      I2 => address1b_0(3),
      I3 => address1b_0(2),
      I4 => address1b_0(1),
      I5 => address1b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_200_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address109_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_55_n_0\,
      I2 => address109_out(0),
      I3 => address109_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_21_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_56_n_0\,
      I1 => address1b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[11]_i_139_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\,
      I1 => address109_out(2),
      I2 => address109_out(0),
      I3 => address109_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_55_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_23_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address109_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[11]_i_130_n_0\,
      I2 => address109_out(1),
      I3 => address109_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_24_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      I1 => address109_out(2),
      I2 => address109_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[11]_i_130_n_0\,
      I4 => address109_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_25_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address703_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_284_n_0\,
      I2 => address703_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_285_n_0\,
      I4 => address703_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_286_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_251_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_287_n_0\,
      I1 => address703_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_288_n_0\,
      I3 => address703_out(2),
      I4 => address703_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_284_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_252_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_287_n_0\,
      I1 => address703_out(3),
      I2 => address703_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_284_n_0\,
      I4 => address703_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_286_n_0\,
      O => \_rgb_pixel_reg[5]_13\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address109_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_29_n_0\,
      I2 => address109_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_57_n_0\,
      I4 => address109_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_30_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_26_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_28_n_0\,
      I1 => address109_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_58_n_0\,
      I3 => address109_out(2),
      I4 => address109_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_29_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_27_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address109_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[11]_i_130_n_0\,
      I2 => address109_out(1),
      I3 => address109_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[10]_i_59_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_28_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_367_n_0\,
      I1 => address707_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_347_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_284_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_285\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_284_n_0\,
      I1 => address703_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_144_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_285_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_286\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_368_n_0\,
      I1 => address703_out(2),
      I2 => address703_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_344_n_0\,
      I4 => address703_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_286_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_287\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address703_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[8]_i_344_n_0\,
      I2 => address703_out(1),
      I3 => address703_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[10]_i_369_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_287_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_288\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_144_n_0\,
      I1 => address703_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_284_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_288_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_60_n_0\,
      I1 => address1b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[11]_i_139_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_29_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address802_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_186_n_0\,
      I2 => address802_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_374_n_0\,
      I4 => address802_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[9]_i_187_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_293_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_184_n_0\,
      I1 => address802_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_375_n_0\,
      I3 => address802_out(2),
      I4 => address802_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[9]_i_186_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_294_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_61_n_0\,
      I1 => address109_out(2),
      I2 => address109_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[11]_i_130_n_0\,
      I4 => address109_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_30_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address1000_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_468_n_0\,
      I2 => address1000_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_469_n_0\,
      I4 => address1000_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_470_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_352_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_471_n_0\,
      I1 => address1000_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_472_n_0\,
      I3 => address1000_out(2),
      I4 => address1000_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_468_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_353_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_471_n_0\,
      I1 => address1000_out(3),
      I2 => address1000_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_468_n_0\,
      I4 => address1000_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_470_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_357_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address707_out(5),
      I1 => address707_out(0),
      I2 => address707_out(3),
      I3 => address707_out(2),
      I4 => address707_out(1),
      I5 => address707_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_367_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_368\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_284_n_0\,
      I1 => address703_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_487_n_0\,
      I3 => address703_out(0),
      I4 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_368_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_369\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      I1 => address703_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_487_n_0\,
      I3 => address703_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel[10]_i_284_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_369_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_186_n_0\,
      I1 => address802_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_374_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_375\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      I1 => address802_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_186_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_375_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_468\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_506_n_0\,
      I1 => address1001_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_468_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_469\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_468_n_0\,
      I1 => address1000_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_469_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0AFCFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_468_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_507_n_0\,
      I2 => address1000_out(2),
      I3 => address1000_out(0),
      I4 => \p_0_out_inferred__0/_rgb_pixel[3]_i_79_n_0\,
      I5 => address1000_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_470_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EFEFFFF0E0E0"
    )
        port map (
      I0 => address1000_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[3]_i_79_n_0\,
      I2 => address1000_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_508_n_0\,
      I4 => address1000_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_468_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_471_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_472\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      I1 => address1000_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_468_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_472_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_509_n_0\,
      I1 => address1000_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_469_n_0\,
      I3 => address1000_out(2),
      I4 => address1000_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_473_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address1000_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      I2 => address1000_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_472_n_0\,
      I4 => address1000_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_510_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_474_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address1000_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_511_n_0\,
      I2 => address1000_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\,
      I4 => address1000_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_202_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_475_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_198_n_0\,
      I1 => address1000_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_512_n_0\,
      I3 => address1000_out(2),
      I4 => address1000_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_476_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_487\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_521_n_0\,
      I1 => address707_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_347_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_487_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address1001_out(5),
      I1 => address1001_out(0),
      I2 => address1001_out(3),
      I3 => address1001_out(2),
      I4 => address1001_out(1),
      I5 => address1001_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_506_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_507\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_528_n_0\,
      I1 => address1000_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[3]_i_80_n_0\,
      I3 => address1001_out(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_507_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_508\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[3]_i_80_n_0\,
      I1 => address1000_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_528_n_0\,
      I3 => address1001_out(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_508_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA08F8FAFA08080"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_97_n_0\,
      I1 => address1000_out(0),
      I2 => address1000_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_529_n_0\,
      I4 => address1000_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_509_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0A0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_167_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_530_n_0\,
      I2 => address1000_out(2),
      I3 => address1000_out(0),
      I4 => address1000_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_97_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_510_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_511\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_100_n_0\,
      I1 => address1000_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[3]_i_80_n_0\,
      I3 => address1001_out(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_511_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_512\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[3]_i_80_n_0\,
      I1 => address1000_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_100_n_0\,
      I3 => address1001_out(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_512_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address707_out(5),
      I1 => address707_out(0),
      I2 => address707_out(3),
      I3 => address707_out(2),
      I4 => address707_out(1),
      I5 => address707_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_521_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address1001_out(5),
      I1 => address1001_out(0),
      I2 => address1001_out(3),
      I3 => address1001_out(2),
      I4 => address1001_out(1),
      I5 => address1001_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_528_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_529\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_100_n_0\,
      I1 => address1000_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_226_n_0\,
      I3 => address1001_out(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_529_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_530\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_226_n_0\,
      I1 => address1000_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_100_n_0\,
      I3 => address1001_out(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_530_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address1b_0(5),
      I1 => address1b_0(2),
      I2 => address1b_0(3),
      I3 => address1b_0(0),
      I4 => address1b_0(1),
      I5 => address1b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_56_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_29_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_13_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_57_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_13_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_29_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_58_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      I1 => address109_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_115_n_0\,
      I3 => address109_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel[10]_i_29_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_59_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address1b_0(5),
      I1 => address1b_0(0),
      I2 => address1b_0(3),
      I3 => address1b_0(2),
      I4 => address1b_0(1),
      I5 => address1b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_60_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_29_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_115_n_0\,
      I3 => address109_out(0),
      I4 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_61_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_21_n_0\,
      I1 => address109_out(3),
      I2 => address109_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\,
      I4 => address109_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_23_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_8_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_24_n_0\,
      I1 => address109_out(3),
      I2 => address109_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      I4 => address109_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_25_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[10]_i_9_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_149_n_0\,
      I1 => address1b_0(6),
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_130_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address1b_0(5),
      I1 => address1b_0(0),
      I2 => address1b_0(3),
      I3 => address1b_0(2),
      I4 => address1b_0(1),
      I5 => address1b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_137_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address1b_0(4),
      I1 => address1b_0(1),
      I2 => address1b_0(3),
      I3 => address1b_0(2),
      I4 => address1b_0(0),
      I5 => address1b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_139_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_56_n_0\,
      I1 => address109_out(3),
      I2 => address109_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      I4 => address109_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[11]_i_60_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_14_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address1b_0(5),
      I1 => address1b_0(4),
      I2 => address1b_0(0),
      I3 => address1b_0(2),
      I4 => address1b_0(1),
      I5 => address1b_0(3),
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_147_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address1b_0(3),
      I1 => address1b_0(1),
      I2 => address1b_0(2),
      I3 => address1b_0(0),
      I4 => address1b_0(4),
      I5 => address1b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_148_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address1b_0(0),
      I1 => address1b_0(1),
      I2 => address1b_0(5),
      I3 => address1b_0(3),
      I4 => address1b_0(2),
      I5 => address1b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_149_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_180_n_0\,
      I1 => address802_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_374_n_0\,
      I3 => address802_out(2),
      I4 => address802_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_176_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address802_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      I2 => address802_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_375_n_0\,
      I4 => address802_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[11]_i_181_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_177_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA08F8FAFA08080"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_89_n_0\,
      I1 => address802_out(0),
      I2 => address802_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[11]_i_184_n_0\,
      I4 => address802_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_180_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0A0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_158_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[11]_i_185_n_0\,
      I2 => address802_out(2),
      I3 => address802_out(0),
      I4 => address802_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_89_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_181_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_90_n_0\,
      I1 => address802_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[0]_i_223_n_0\,
      I3 => address8b_0(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_184_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_223_n_0\,
      I1 => address802_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_90_n_0\,
      I3 => address8b_0(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_185_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address109_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[11]_i_129_n_0\,
      I2 => address109_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[11]_i_130_n_0\,
      I4 => address109_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_56_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_137_n_0\,
      I1 => address1b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[11]_i_139_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[11]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      I1 => address109_out(2),
      I2 => \p_0_out_inferred__0/_rgb_pixel[11]_i_130_n_0\,
      I3 => address109_out(0),
      I4 => address109_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel_reg[11]_i_129_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[11]_i_60_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address802_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[1]_i_37_n_0\,
      I2 => address802_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\,
      I4 => address802_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[1]_i_38_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[1]_i_33_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[1]_i_39_n_0\,
      I1 => address802_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[1]_i_40_n_0\,
      I3 => address802_out(2),
      I4 => address802_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[1]_i_34_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[1]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_90_n_0\,
      I1 => address802_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_365_n_0\,
      I3 => address8b_0(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[1]_i_37_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[1]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address802_out(0),
      I1 => address802_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_89_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[1]_i_38_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address802_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_89_n_0\,
      I2 => address802_out(0),
      O => \p_0_out_inferred__0/_rgb_pixel[1]_i_39_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[1]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_365_n_0\,
      I1 => address802_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_90_n_0\,
      I3 => address8b_0(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[1]_i_40_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      I1 => address703_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_100_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address703_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[8]_i_344_n_0\,
      I2 => address703_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_101_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address703_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[8]_i_344_n_0\,
      I2 => address703_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_102_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\,
      I1 => address703_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_103_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_116_n_0\,
      I1 => address802_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\,
      I3 => address802_out(1),
      I4 => address802_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_104_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF4FFF00E040"
    )
        port map (
      I0 => address802_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\,
      I2 => address802_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\,
      I4 => address802_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[2]_i_117_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_105_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_124_n_0\,
      I1 => address1000_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\,
      I3 => address1000_out(1),
      I4 => address1000_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_112_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF4FFF00E040"
    )
        port map (
      I0 => address1000_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\,
      I2 => address1000_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\,
      I4 => address1000_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[2]_i_125_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_113_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => address802_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_235_n_0\,
      I2 => address8b_0(6),
      I3 => address802_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_116_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => address802_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_235_n_0\,
      I2 => address8b_0(6),
      I3 => address802_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_117_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => address1000_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[3]_i_86_n_0\,
      I2 => address1001_out(6),
      I3 => address1000_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_124_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => address1000_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[3]_i_86_n_0\,
      I2 => address1001_out(6),
      I3 => address1000_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_125_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address109_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[4]_i_26_n_0\,
      I2 => address109_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      I4 => address109_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[2]_i_35_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_16_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_36_n_0\,
      I1 => address109_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[4]_i_23_n_0\,
      I3 => address109_out(2),
      I4 => address109_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_17_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address109_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[11]_i_130_n_0\,
      I2 => address109_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_35_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address109_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[11]_i_130_n_0\,
      I2 => address109_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_36_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address406_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[4]_i_63_n_0\,
      I2 => address406_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      I4 => address406_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[2]_i_62_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_47_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_63_n_0\,
      I1 => address406_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[4]_i_62_n_0\,
      I3 => address406_out(2),
      I4 => address406_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_48_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address406_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[8]_i_84_n_0\,
      I2 => address406_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_62_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address406_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[8]_i_84_n_0\,
      I2 => address406_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_63_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address703_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[2]_i_100_n_0\,
      I2 => address703_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      I4 => address703_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[2]_i_101_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_80_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_102_n_0\,
      I1 => address703_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[2]_i_103_n_0\,
      I3 => address703_out(2),
      I4 => address703_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_81_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_104_n_0\,
      I1 => address802_out(3),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\,
      I3 => address802_out(4),
      I4 => \p_0_out_inferred__0/_rgb_pixel[2]_i_105_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_82_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[2]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_112_n_0\,
      I1 => address1000_out(3),
      I2 => \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\,
      I3 => address1000_out(4),
      I4 => \p_0_out_inferred__0/_rgb_pixel[2]_i_113_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[2]_i_86_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[3]_i_72_n_0\,
      I1 => address1000_out(3),
      I2 => address1000_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\,
      I4 => address1000_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[3]_i_74_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[3]_i_70_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address1000_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[3]_i_78_n_0\,
      I2 => address1000_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[3]_i_79_n_0\,
      I4 => address1000_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[3]_i_72_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[3]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[3]_i_80_n_0\,
      I1 => address1001_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\,
      I1 => address1000_out(2),
      I2 => \p_0_out_inferred__0/_rgb_pixel[3]_i_79_n_0\,
      I3 => address1000_out(0),
      I4 => address1000_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel_reg[3]_i_78_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[3]_i_74_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[3]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[3]_i_86_n_0\,
      I1 => address1001_out(6),
      O => \p_0_out_inferred__0/_rgb_pixel[3]_i_79_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address1001_out(5),
      I1 => address1001_out(0),
      I2 => address1001_out(3),
      I3 => address1001_out(2),
      I4 => address1001_out(1),
      I5 => address1001_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[3]_i_80_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address1001_out(5),
      I1 => address1001_out(4),
      I2 => address1001_out(0),
      I3 => address1001_out(2),
      I4 => address1001_out(1),
      I5 => address1001_out(3),
      O => \p_0_out_inferred__0/_rgb_pixel[3]_i_84_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address1001_out(3),
      I1 => address1001_out(1),
      I2 => address1001_out(2),
      I3 => address1001_out(0),
      I4 => address1001_out(4),
      I5 => address1001_out(5),
      O => \p_0_out_inferred__0/_rgb_pixel[3]_i_85_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address1001_out(0),
      I1 => address1001_out(1),
      I2 => address1001_out(5),
      I3 => address1001_out(3),
      I4 => address1001_out(2),
      I5 => address1001_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[3]_i_86_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address109_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[4]_i_23_n_0\,
      I2 => address109_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\,
      I4 => address109_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[4]_i_24_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_11_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[4]_i_25_n_0\,
      I1 => address109_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[4]_i_26_n_0\,
      I3 => address109_out(2),
      I4 => address109_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_12_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_23_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address109_out(0),
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_55_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_24_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address109_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_55_n_0\,
      I2 => address109_out(0),
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_25_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_59_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[10]_i_22_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_26_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address406_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[4]_i_62_n_0\,
      I2 => address406_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\,
      I4 => address406_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_81_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_47_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_75_n_0\,
      I1 => address406_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[4]_i_63_n_0\,
      I3 => address406_out(2),
      I4 => address406_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_48_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\,
      I1 => address406_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_62_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      I1 => address406_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_63_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address703_out(4),
      I1 => \p_0_out_inferred__0/_rgb_pixel[2]_i_103_n_0\,
      I2 => address703_out(5),
      I3 => \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\,
      I4 => address703_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[0]_i_181_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_71_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[0]_i_177_n_0\,
      I1 => address703_out(5),
      I2 => \p_0_out_inferred__0/_rgb_pixel[2]_i_100_n_0\,
      I3 => address703_out(2),
      I4 => address703_out(4),
      I5 => \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[4]_i_72_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address1001_out(5),
      I1 => address1001_out(2),
      I2 => address1001_out(3),
      I3 => address1001_out(0),
      I4 => address1001_out(1),
      I5 => address1001_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_100_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address1001_out(4),
      I1 => address1001_out(1),
      I2 => address1001_out(3),
      I3 => address1001_out(2),
      I4 => address1001_out(0),
      I5 => address1001_out(5),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address8b_0(5),
      I1 => address8b_0(4),
      I2 => address8b_0(0),
      I3 => address8b_0(2),
      I4 => address8b_0(1),
      I5 => address8b_0(3),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_107_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address8b_0(3),
      I1 => address8b_0(1),
      I2 => address8b_0(2),
      I3 => address8b_0(0),
      I4 => address8b_0(4),
      I5 => address8b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_108_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address1001_out(5),
      I1 => address1001_out(4),
      I2 => address1001_out(0),
      I3 => address1001_out(2),
      I4 => address1001_out(1),
      I5 => address1001_out(3),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_115_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address1001_out(3),
      I1 => address1001_out(1),
      I2 => address1001_out(2),
      I3 => address1001_out(0),
      I4 => address1001_out(4),
      I5 => address1001_out(5),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_116_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_49_n_0\,
      I1 => address703_out(3),
      I2 => address703_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\,
      I4 => address703_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[6]_i_51_n_0\,
      O => \_rgb_pixel_reg[6]_20\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address703_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_64_n_0\,
      I2 => address703_out(0),
      I3 => address703_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_49_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_65_n_0\,
      I1 => address707_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_347_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_50_n_0\,
      I1 => address703_out(2),
      I2 => address703_out(0),
      I3 => address703_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_64_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_51_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_66_n_0\,
      I1 => address802_out(3),
      I2 => address802_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\,
      I4 => address802_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[6]_i_68_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_52_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_78_n_0\,
      I1 => address1000_out(3),
      I2 => address1000_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\,
      I4 => address1000_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[6]_i_81_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_56_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address707_out(5),
      I1 => address707_out(2),
      I2 => address707_out(3),
      I3 => address707_out(0),
      I4 => address707_out(1),
      I5 => address707_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_65_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address802_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_89_n_0\,
      I2 => address802_out(0),
      I3 => address802_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_66_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_90_n_0\,
      I1 => address8b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_67_n_0\,
      I1 => address802_out(2),
      I2 => address802_out(0),
      I3 => address802_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_89_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_68_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address1000_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_97_n_0\,
      I2 => address1000_out(0),
      I3 => address1000_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_78_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_100_n_0\,
      I1 => address1001_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_80_n_0\,
      I1 => address1000_out(2),
      I2 => address1000_out(0),
      I3 => address1000_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_97_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_81_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address707_out(5),
      I1 => address707_out(4),
      I2 => address707_out(0),
      I3 => address707_out(2),
      I4 => address707_out(1),
      I5 => address707_out(3),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_87_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address707_out(3),
      I1 => address707_out(1),
      I2 => address707_out(2),
      I3 => address707_out(0),
      I4 => address707_out(4),
      I5 => address707_out(5),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_88_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[6]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address8b_0(5),
      I1 => address8b_0(2),
      I2 => address8b_0(3),
      I3 => address8b_0(0),
      I4 => address8b_0(1),
      I5 => address8b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[6]_i_90_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[7]_i_26_n_0\,
      I1 => address406_out(3),
      I2 => address406_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      I4 => address406_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[7]_i_27_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_16_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address406_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_40_n_0\,
      I2 => address406_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_84_n_0\,
      I4 => address406_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_26_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      I1 => address406_out(2),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_84_n_0\,
      I3 => address406_out(0),
      I4 => address406_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_40_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_27_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[7]_i_59_n_0\,
      I1 => address703_out(3),
      I2 => address703_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      I4 => address703_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[7]_i_60_n_0\,
      O => \_rgb_pixel_reg[7]_3\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address4b_0(5),
      I1 => address4b_0(4),
      I2 => address4b_0(0),
      I3 => address4b_0(2),
      I4 => address4b_0(1),
      I5 => address4b_0(3),
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_55_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address4b_0(3),
      I1 => address4b_0(1),
      I2 => address4b_0(2),
      I3 => address4b_0(0),
      I4 => address4b_0(4),
      I5 => address4b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_56_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address703_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_71_n_0\,
      I2 => address703_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_344_n_0\,
      I4 => address703_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_59_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      I1 => address703_out(2),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_344_n_0\,
      I3 => address703_out(0),
      I4 => address703_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_71_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_60_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[7]_i_75_n_0\,
      I1 => address802_out(3),
      I2 => address802_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\,
      I4 => address802_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[7]_i_76_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_64_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address802_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_90_n_0\,
      I2 => address802_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[9]_i_219_n_0\,
      I4 => address802_out(2),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_75_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\,
      I1 => address802_out(2),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_219_n_0\,
      I3 => address802_out(0),
      I4 => address802_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_90_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_76_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address707_out(5),
      I1 => address707_out(4),
      I2 => address707_out(0),
      I3 => address707_out(2),
      I4 => address707_out(1),
      I5 => address707_out(3),
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_85_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address707_out(3),
      I1 => address707_out(1),
      I2 => address707_out(2),
      I3 => address707_out(0),
      I4 => address707_out(4),
      I5 => address707_out(5),
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_86_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address8b_0(5),
      I1 => address8b_0(4),
      I2 => address8b_0(0),
      I3 => address8b_0(2),
      I4 => address8b_0(1),
      I5 => address8b_0(3),
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_95_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[7]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address8b_0(3),
      I1 => address8b_0(1),
      I2 => address8b_0(2),
      I3 => address8b_0(0),
      I4 => address8b_0(4),
      I5 => address8b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[7]_i_96_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_267_n_0\,
      I1 => address703_out(3),
      I2 => address703_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      I4 => address703_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_269_n_0\,
      O => \_rgb_pixel_reg[8]_4\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address4b_0(0),
      I1 => address4b_0(1),
      I2 => address4b_0(5),
      I3 => address4b_0(3),
      I4 => address4b_0(2),
      I5 => address4b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_181_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address4b_0(5),
      I1 => address4b_0(2),
      I2 => address4b_0(3),
      I3 => address4b_0(0),
      I4 => address4b_0(1),
      I5 => address4b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_187_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_39_n_0\,
      I1 => address406_out(3),
      I2 => address406_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      I4 => address406_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_43_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_19_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_301_n_0\,
      I1 => address802_out(3),
      I2 => address802_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\,
      I4 => address802_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_303_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_254_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_267\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address703_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[8]_i_344_n_0\,
      I2 => address703_out(1),
      I3 => address703_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_267_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_345_n_0\,
      I1 => address707_out(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_347_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_269\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_268_n_0\,
      I1 => address703_out(2),
      I2 => address703_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_344_n_0\,
      I4 => address703_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_269_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address4b_0(5),
      I1 => address4b_0(4),
      I2 => address4b_0(0),
      I3 => address4b_0(2),
      I4 => address4b_0(1),
      I5 => address4b_0(3),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_274_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address4b_0(3),
      I1 => address4b_0(1),
      I2 => address4b_0(2),
      I3 => address4b_0(0),
      I4 => address4b_0(4),
      I5 => address4b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_275_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_301\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address802_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_219_n_0\,
      I2 => address802_out(1),
      I3 => address802_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_301_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_302\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_365_n_0\,
      I1 => address8b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_303\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_302_n_0\,
      I1 => address802_out(2),
      I2 => address802_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[9]_i_219_n_0\,
      I4 => address802_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_303_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_376_n_0\,
      I1 => address1000_out(3),
      I2 => address1000_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\,
      I4 => address1000_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_377_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_314_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_344\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_417_n_0\,
      I1 => address707_out(6),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_344_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address707_out(5),
      I1 => address707_out(0),
      I2 => address707_out(3),
      I3 => address707_out(2),
      I4 => address707_out(1),
      I5 => address707_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_345_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address707_out(4),
      I1 => address707_out(1),
      I2 => address707_out(3),
      I3 => address707_out(2),
      I4 => address707_out(0),
      I5 => address707_out(5),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_347_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address8b_0(5),
      I1 => address8b_0(0),
      I2 => address8b_0(3),
      I3 => address8b_0(2),
      I4 => address8b_0(1),
      I5 => address8b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_365_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_376\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address1000_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[3]_i_79_n_0\,
      I2 => address1000_out(1),
      I3 => address1000_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_376_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_377\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[3]_i_73_n_0\,
      I1 => address1000_out(2),
      I2 => address1000_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[3]_i_79_n_0\,
      I4 => address1000_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_377_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address406_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[8]_i_84_n_0\,
      I2 => address406_out(1),
      I3 => address406_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_39_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address707_out(0),
      I1 => address707_out(1),
      I2 => address707_out(5),
      I3 => address707_out(3),
      I4 => address707_out(2),
      I5 => address707_out(4),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_417_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_91_n_0\,
      I1 => address4b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_93_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      I1 => address406_out(2),
      I2 => address406_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_84_n_0\,
      I4 => address406_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_43_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_94_n_0\,
      I1 => address406_out(3),
      I2 => address406_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\,
      I4 => address406_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[8]_i_96_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_45_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_181_n_0\,
      I1 => address4b_0(6),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_84_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address4b_0(5),
      I1 => address4b_0(0),
      I2 => address4b_0(3),
      I3 => address4b_0(2),
      I4 => address4b_0(1),
      I5 => address4b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_91_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address4b_0(4),
      I1 => address4b_0(1),
      I2 => address4b_0(3),
      I3 => address4b_0(2),
      I4 => address4b_0(0),
      I5 => address4b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_93_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address406_out(1),
      I1 => \p_0_out_inferred__0/_rgb_pixel_reg[8]_i_186_n_0\,
      I2 => address406_out(0),
      I3 => address406_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_94_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_187_n_0\,
      I1 => address4b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_93_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[8]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_95_n_0\,
      I1 => address406_out(2),
      I2 => address406_out(0),
      I3 => address406_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel_reg[8]_i_186_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[8]_i_96_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      I1 => address406_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_170_n_0\,
      I3 => address406_out(1),
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_83_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_128_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address4b_0(5),
      I1 => address4b_0(0),
      I2 => address4b_0(3),
      I3 => address4b_0(2),
      I4 => address4b_0(1),
      I5 => address4b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_129_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_83_n_0\,
      I1 => address406_out(1),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_170_n_0\,
      I3 => address406_out(0),
      I4 => \p_0_out_inferred__0/_rgb_pixel[8]_i_42_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_130_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_184_n_0\,
      I1 => address802_out(3),
      I2 => address802_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[9]_i_186_n_0\,
      I4 => address802_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[9]_i_187_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_148_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_207_n_0\,
      I1 => address4b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_93_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_170_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EFEFFFF0E0E0"
    )
        port map (
      I0 => address802_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_219_n_0\,
      I2 => address802_out(2),
      I3 => \p_0_out_inferred__0/_rgb_pixel[9]_i_220_n_0\,
      I4 => address802_out(1),
      I5 => \p_0_out_inferred__0/_rgb_pixel[9]_i_186_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_184_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_223_n_0\,
      I1 => address8b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_186_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0AFCFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_186_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[9]_i_226_n_0\,
      I2 => address802_out(2),
      I3 => address802_out(0),
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_219_n_0\,
      I5 => address802_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_187_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address4b_0(5),
      I1 => address4b_0(0),
      I2 => address4b_0(3),
      I3 => address4b_0(2),
      I4 => address4b_0(1),
      I5 => address4b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_207_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_235_n_0\,
      I1 => address8b_0(6),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_219_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_220\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_365_n_0\,
      I1 => address802_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[9]_i_236_n_0\,
      I3 => address8b_0(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_220_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address8b_0(5),
      I1 => address8b_0(0),
      I2 => address8b_0(3),
      I3 => address8b_0(2),
      I4 => address8b_0(1),
      I5 => address8b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_223_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address8b_0(4),
      I1 => address8b_0(1),
      I2 => address8b_0(3),
      I3 => address8b_0(2),
      I4 => address8b_0(0),
      I5 => address8b_0(5),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_226\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_236_n_0\,
      I1 => address802_out(0),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_365_n_0\,
      I3 => address8b_0(6),
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_225_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_226_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address8b_0(0),
      I1 => address8b_0(1),
      I2 => address8b_0(5),
      I3 => address8b_0(3),
      I4 => address8b_0(2),
      I5 => address8b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_235_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address8b_0(5),
      I1 => address8b_0(0),
      I2 => address8b_0(3),
      I3 => address8b_0(2),
      I4 => address8b_0(1),
      I5 => address8b_0(4),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_236_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_82_n_0\,
      I1 => address406_out(3),
      I2 => address406_out(4),
      I3 => \p_0_out_inferred__0/_rgb_pixel[9]_i_83_n_0\,
      I4 => address406_out(5),
      I5 => \p_0_out_inferred__0/_rgb_pixel[9]_i_84_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_53_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address406_out(0),
      I1 => \p_0_out_inferred__0/_rgb_pixel[8]_i_84_n_0\,
      I2 => address406_out(1),
      I3 => address406_out(2),
      I4 => \p_0_out_inferred__0/_rgb_pixel[9]_i_128_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_82_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_129_n_0\,
      I1 => address4b_0(6),
      I2 => \p_0_out_inferred__0/_rgb_pixel[8]_i_93_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_83_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel[9]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[9]_i_130_n_0\,
      I1 => address406_out(2),
      I2 => address406_out(0),
      I3 => \p_0_out_inferred__0/_rgb_pixel[8]_i_84_n_0\,
      I4 => address406_out(1),
      O => \p_0_out_inferred__0/_rgb_pixel[9]_i_84_n_0\
    );
\p_0_out_inferred__0/_rgb_pixel_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_26_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_27_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_10_n_0\,
      S => address109_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[10]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_251_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_252_n_0\,
      O => \_rgb_pixel_reg[10]_6\,
      S => address703_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[10]_i_256\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_293_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_294_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_256_n_0\,
      S => address802_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[10]_i_271\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_352_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_353_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_271_n_0\,
      S => address1000_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[10]_i_355\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_475_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_476_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_355_n_0\,
      S => address1000_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[10]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_113_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_114_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_55_n_0\,
      S => address1b_0(6)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[10]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[10]_i_159_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[10]_i_160_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[10]_i_99_n_0\,
      S => address406_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[11]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[11]_i_147_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[11]_i_148_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[11]_i_129_n_0\,
      S => address1b_0(6)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[1]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[1]_i_33_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[1]_i_34_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[1]_i_25_n_0\,
      S => address802_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[2]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_47_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[2]_i_48_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[2]_i_28_n_0\,
      S => address406_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[2]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_80_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[2]_i_81_n_0\,
      O => \_rgb_pixel_reg[2]_6\,
      S => address703_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[2]_i_16_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[2]_i_17_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[2]_i_7_n_0\,
      S => address109_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[3]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[3]_i_84_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[3]_i_85_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[3]_i_78_n_0\,
      S => address1001_out(6)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[4]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[4]_i_47_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[4]_i_48_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[4]_i_39_n_0\,
      S => address406_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[4]_i_11_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[4]_i_12_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[4]_i_5_n_0\,
      S => address109_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[4]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[4]_i_71_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[4]_i_72_n_0\,
      O => \_rgb_pixel_reg[4]_8\,
      S => address703_out(3)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[6]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_87_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_88_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_64_n_0\,
      S => address707_out(6)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[6]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_107_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_108_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_89_n_0\,
      S => address8b_0(6)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[6]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[6]_i_115_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[6]_i_116_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[6]_i_97_n_0\,
      S => address1001_out(6)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[7]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[7]_i_55_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[7]_i_56_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_40_n_0\,
      S => address4b_0(6)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[7]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[7]_i_85_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[7]_i_86_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_71_n_0\,
      S => address707_out(6)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[7]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[7]_i_95_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[7]_i_96_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[7]_i_90_n_0\,
      S => address8b_0(6)
    );
\p_0_out_inferred__0/_rgb_pixel_reg[8]_i_186\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/_rgb_pixel[8]_i_274_n_0\,
      I1 => \p_0_out_inferred__0/_rgb_pixel[8]_i_275_n_0\,
      O => \p_0_out_inferred__0/_rgb_pixel_reg[8]_i_186_n_0\,
      S => address4b_0(6)
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address1019_out(5),
      I1 => address1019_out(2),
      I2 => address1019_out(3),
      I3 => address1019_out(0),
      I4 => address1019_out(1),
      I5 => address1019_out(4),
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_107_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address604_out(1),
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[8]_i_288_n_0\,
      I2 => address604_out(0),
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_120_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\,
      I1 => address604_out(0),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_152_n_0\,
      I3 => address604_out(1),
      I4 => \p_0_out_inferred__1/_rgb_pixel[0]_i_96_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_121_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[9]_i_153_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_96_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_122_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address6b_0(5),
      I1 => address6b_0(2),
      I2 => address6b_0(3),
      I3 => address6b_0(0),
      I4 => address6b_0(1),
      I5 => address6b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_123_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_96_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[9]_i_153_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_124_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_96_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_152_n_0\,
      I3 => address604_out(0),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_125_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address604_out(0),
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel_reg[8]_i_288_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_126_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[4]_i_29_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[0]_i_34_n_0\,
      I2 => address109_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_64_n_0\,
      I4 => address109_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_16_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_15_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_184_n_0\,
      I1 => address6b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_206_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_152_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_35_n_0\,
      I1 => address1019_out(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[11]_i_144_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_16_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_195_n_0\,
      I1 => address901_out(3),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      I3 => address901_out(4),
      I4 => \p_0_out_inferred__1/_rgb_pixel[0]_i_197_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_165_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_16_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_65_n_0\,
      I2 => address109_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[0]_i_36_n_0\,
      I4 => address109_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[4]_i_28_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_17_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address6b_0(5),
      I1 => address6b_0(2),
      I2 => address6b_0(3),
      I3 => address6b_0(0),
      I4 => address6b_0(1),
      I5 => address6b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_184_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_495_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[0]_i_215_n_0\,
      I2 => address901_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_415_n_0\,
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_195_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_216_n_0\,
      I1 => address9b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_418_n_0\,
      I2 => address901_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[0]_i_217_n_0\,
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_494_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_197_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_215\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\,
      I1 => address901_out(0),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_225_n_0\,
      I3 => address901_out(1),
      I4 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_215_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address9b_0(5),
      I1 => address9b_0(2),
      I2 => address9b_0(3),
      I3 => address9b_0(0),
      I4 => address9b_0(1),
      I5 => address9b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_216_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_217\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_225_n_0\,
      I3 => address901_out(0),
      I4 => \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_217_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_534_n_0\,
      I1 => address9b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_225_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\,
      I1 => address109_out(0),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_66_n_0\,
      I3 => address109_out(1),
      I4 => \p_0_out_inferred__1/_rgb_pixel[0]_i_16_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_34_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address1019_out(5),
      I1 => address1019_out(2),
      I2 => address1019_out(3),
      I3 => address1019_out(0),
      I4 => address1019_out(1),
      I5 => address1019_out(4),
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_35_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_16_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_66_n_0\,
      I3 => address109_out(0),
      I4 => \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_36_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_15_n_0\,
      I1 => address109_out(3),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_16_n_0\,
      I3 => address109_out(4),
      I4 => \p_0_out_inferred__1/_rgb_pixel[0]_i_17_n_0\,
      O => \^nxt_pixel2\(0)
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_95_n_0\,
      I1 => address604_out(3),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_96_n_0\,
      I3 => address604_out(4),
      I4 => \p_0_out_inferred__1/_rgb_pixel[0]_i_97_n_0\,
      O => \_rgb_pixel_reg[0]_30\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_107_n_0\,
      I1 => address1019_out(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[11]_i_144_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_66_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_120_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[0]_i_121_n_0\,
      I2 => address604_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[0]_i_122_n_0\,
      I4 => address604_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_96_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_95_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_123_n_0\,
      I1 => address6b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_206_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_96_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_96_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[0]_i_124_n_0\,
      I2 => address604_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[0]_i_125_n_0\,
      I4 => address604_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_126_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[0]_i_97_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address1019_out(5),
      I1 => address1019_out(4),
      I2 => address1019_out(0),
      I3 => address1019_out(2),
      I4 => address1019_out(1),
      I5 => address1019_out(3),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_116_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address1019_out(3),
      I1 => address1019_out(1),
      I2 => address1019_out(2),
      I3 => address1019_out(0),
      I4 => address1019_out(4),
      I5 => address1019_out(5),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_117_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_201_n_0\,
      I1 => address1019_out(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[11]_i_144_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_118_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_31_n_0\,
      I1 => address109_out(3),
      I2 => address109_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\,
      I4 => address109_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_33_n_0\,
      O => \^nxt_pixel2\(3)
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_34_n_0\,
      I1 => address109_out(3),
      I2 => address109_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      I4 => address109_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_35_n_0\,
      O => \^nxt_pixel2\(4)
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_38_n_0\,
      I1 => address109_out(3),
      I2 => address109_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_39_n_0\,
      I4 => address109_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_40_n_0\,
      O => \^nxt_pixel2\(5)
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address1019_out(5),
      I1 => address1019_out(0),
      I2 => address1019_out(3),
      I3 => address1019_out(2),
      I4 => address1019_out(1),
      I5 => address1019_out(4),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_201_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address604_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[9]_i_153_n_0\,
      I2 => address604_out(2),
      I3 => \p_0_out_inferred__1/_rgb_pixel[0]_i_122_n_0\,
      I4 => address604_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[9]_i_154_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_242_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[9]_i_152_n_0\,
      I1 => address604_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_124_n_0\,
      I3 => address604_out(2),
      I4 => address604_out(4),
      I5 => \p_0_out_inferred__1/_rgb_pixel[9]_i_153_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_243_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address109_out(1),
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_62_n_0\,
      I2 => address109_out(0),
      I3 => address109_out(2),
      I4 => \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_31_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_63_n_0\,
      I1 => address1019_out(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[11]_i_144_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address901_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_414_n_0\,
      I2 => address901_out(2),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_415_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_416_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_320_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_417_n_0\,
      I1 => address901_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_418_n_0\,
      I3 => address901_out(2),
      I4 => address901_out(4),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_414_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_321_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_417_n_0\,
      I1 => address901_out(3),
      I2 => address901_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_414_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_416_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_325_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\,
      I1 => address109_out(2),
      I2 => address109_out(0),
      I3 => address109_out(1),
      I4 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_62_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_33_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address109_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[11]_i_141_n_0\,
      I2 => address109_out(1),
      I3 => address109_out(2),
      I4 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_34_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      I1 => address109_out(2),
      I2 => address109_out(0),
      I3 => \p_0_out_inferred__1/_rgb_pixel[11]_i_141_n_0\,
      I4 => address109_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_35_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address109_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_39_n_0\,
      I2 => address109_out(2),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_64_n_0\,
      I4 => address109_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_40_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_36_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_38_n_0\,
      I1 => address109_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_65_n_0\,
      I3 => address109_out(2),
      I4 => address109_out(4),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_39_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_37_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address109_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[11]_i_141_n_0\,
      I2 => address109_out(1),
      I3 => address109_out(2),
      I4 => \p_0_out_inferred__1/_rgb_pixel[10]_i_66_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_38_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_67_n_0\,
      I1 => address1019_out(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[11]_i_144_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_39_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_68_n_0\,
      I1 => address109_out(2),
      I2 => address109_out(0),
      I3 => \p_0_out_inferred__1/_rgb_pixel[11]_i_141_n_0\,
      I4 => address109_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_40_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_414\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_488_n_0\,
      I1 => address9b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_414_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_415\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_414_n_0\,
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_415_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0AFCFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_414_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_489_n_0\,
      I2 => address901_out(2),
      I3 => address901_out(0),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_372_n_0\,
      I5 => address901_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_416_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EFEFFFF0E0E0"
    )
        port map (
      I0 => address901_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_372_n_0\,
      I2 => address901_out(2),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_490_n_0\,
      I4 => address901_out(1),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_414_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_417_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_418\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_414_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_418_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_491_n_0\,
      I1 => address901_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_415_n_0\,
      I3 => address901_out(2),
      I4 => address901_out(4),
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_419_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address901_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      I2 => address901_out(2),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_418_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_492_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_420_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address901_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_493_n_0\,
      I2 => address901_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\,
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_494_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_421_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_495_n_0\,
      I1 => address901_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_496_n_0\,
      I3 => address901_out(2),
      I4 => address901_out(4),
      I5 => \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_422_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address9b_0(5),
      I1 => address9b_0(0),
      I2 => address9b_0(3),
      I3 => address9b_0(2),
      I4 => address9b_0(1),
      I5 => address9b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_488_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_489\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_522_n_0\,
      I1 => address901_out(0),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_373_n_0\,
      I3 => address9b_0(6),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_489_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_490\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_373_n_0\,
      I1 => address901_out(0),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_522_n_0\,
      I3 => address9b_0(6),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_490_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA08F8FAFA08080"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel_reg[6]_i_93_n_0\,
      I1 => address901_out(0),
      I2 => address901_out(2),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_523_n_0\,
      I4 => address901_out(1),
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_491_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0A0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_196_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_524_n_0\,
      I2 => address901_out(2),
      I3 => address901_out(0),
      I4 => address901_out(1),
      I5 => \p_0_out_inferred__1/_rgb_pixel_reg[6]_i_93_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_492_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_493\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[6]_i_94_n_0\,
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_373_n_0\,
      I3 => address9b_0(6),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_493_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_494\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address901_out(0),
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel_reg[6]_i_93_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_494_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_495\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address901_out(1),
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[6]_i_93_n_0\,
      I2 => address901_out(0),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_495_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_496\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_373_n_0\,
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[6]_i_94_n_0\,
      I3 => address9b_0(6),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_496_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address9b_0(5),
      I1 => address9b_0(0),
      I2 => address9b_0(3),
      I3 => address9b_0(2),
      I4 => address9b_0(1),
      I5 => address9b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_522_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_523\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[6]_i_94_n_0\,
      I1 => address901_out(0),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_534_n_0\,
      I3 => address9b_0(6),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_523_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_524\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_534_n_0\,
      I1 => address901_out(0),
      I2 => \p_0_out_inferred__1/_rgb_pixel[6]_i_94_n_0\,
      I3 => address9b_0(6),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_524_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address9b_0(5),
      I1 => address9b_0(2),
      I2 => address9b_0(3),
      I3 => address9b_0(0),
      I4 => address9b_0(1),
      I5 => address9b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_534_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address1019_out(5),
      I1 => address1019_out(2),
      I2 => address1019_out(3),
      I3 => address1019_out(0),
      I4 => address1019_out(1),
      I5 => address1019_out(4),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_63_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_39_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[0]_i_16_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_64_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_16_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_39_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_65_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      I1 => address109_out(0),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_118_n_0\,
      I3 => address109_out(1),
      I4 => \p_0_out_inferred__1/_rgb_pixel[10]_i_39_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_66_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address1019_out(5),
      I1 => address1019_out(0),
      I2 => address1019_out(3),
      I3 => address1019_out(2),
      I4 => address1019_out(1),
      I5 => address1019_out(4),
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_67_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[10]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_39_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_118_n_0\,
      I3 => address109_out(0),
      I4 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[10]_i_68_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[11]_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[11]_i_156_n_0\,
      I1 => address1019_out(6),
      O => \p_0_out_inferred__1/_rgb_pixel[11]_i_141_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[11]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address1019_out(5),
      I1 => address1019_out(0),
      I2 => address1019_out(3),
      I3 => address1019_out(2),
      I4 => address1019_out(1),
      I5 => address1019_out(4),
      O => \p_0_out_inferred__1/_rgb_pixel[11]_i_142_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[11]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address1019_out(4),
      I1 => address1019_out(1),
      I2 => address1019_out(3),
      I3 => address1019_out(2),
      I4 => address1019_out(0),
      I5 => address1019_out(5),
      O => \p_0_out_inferred__1/_rgb_pixel[11]_i_144_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[11]_i_61_n_0\,
      I1 => address109_out(3),
      I2 => address109_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      I4 => address109_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[11]_i_63_n_0\,
      O => \^nxt_pixel2\(7)
    );
\p_0_out_inferred__1/_rgb_pixel[11]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address1019_out(5),
      I1 => address1019_out(4),
      I2 => address1019_out(0),
      I3 => address1019_out(2),
      I4 => address1019_out(1),
      I5 => address1019_out(3),
      O => \p_0_out_inferred__1/_rgb_pixel[11]_i_154_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[11]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address1019_out(3),
      I1 => address1019_out(1),
      I2 => address1019_out(2),
      I3 => address1019_out(0),
      I4 => address1019_out(4),
      I5 => address1019_out(5),
      O => \p_0_out_inferred__1/_rgb_pixel[11]_i_155_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[11]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address1019_out(0),
      I1 => address1019_out(1),
      I2 => address1019_out(5),
      I3 => address1019_out(3),
      I4 => address1019_out(2),
      I5 => address1019_out(4),
      O => \p_0_out_inferred__1/_rgb_pixel[11]_i_156_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[11]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address109_out(1),
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[11]_i_140_n_0\,
      I2 => address109_out(0),
      I3 => \p_0_out_inferred__1/_rgb_pixel[11]_i_141_n_0\,
      I4 => address109_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[11]_i_61_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[11]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[11]_i_142_n_0\,
      I1 => address1019_out(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[11]_i_144_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[11]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      I1 => address109_out(2),
      I2 => \p_0_out_inferred__1/_rgb_pixel[11]_i_141_n_0\,
      I3 => address109_out(0),
      I4 => address109_out(1),
      I5 => \p_0_out_inferred__1/_rgb_pixel_reg[11]_i_140_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[11]_i_63_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address604_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[2]_i_91_n_0\,
      I2 => address604_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\,
      I4 => address604_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[0]_i_126_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[1]_i_29_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[0]_i_120_n_0\,
      I1 => address604_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[2]_i_88_n_0\,
      I3 => address604_out(2),
      I4 => address604_out(4),
      I5 => \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[1]_i_30_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[2]_i_120_n_0\,
      I1 => address901_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\,
      I3 => address901_out(1),
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_108_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF4FFF00E040"
    )
        port map (
      I0 => address901_out(1),
      I1 => \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\,
      I2 => address901_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\,
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[2]_i_121_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_109_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => address901_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_427_n_0\,
      I2 => address9b_0(6),
      I3 => address901_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_120_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => address901_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_427_n_0\,
      I2 => address9b_0(6),
      I3 => address901_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_121_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address109_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[4]_i_30_n_0\,
      I2 => address109_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      I4 => address109_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[2]_i_37_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_18_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[2]_i_38_n_0\,
      I1 => address109_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[4]_i_27_n_0\,
      I3 => address109_out(2),
      I4 => address109_out(4),
      I5 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_19_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address109_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[11]_i_141_n_0\,
      I2 => address109_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_37_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address109_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[11]_i_141_n_0\,
      I2 => address109_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_38_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address604_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[2]_i_88_n_0\,
      I2 => address604_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      I4 => address604_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[2]_i_89_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_74_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[2]_i_90_n_0\,
      I1 => address604_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[2]_i_91_n_0\,
      I3 => address604_out(2),
      I4 => address604_out(4),
      I5 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_75_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[2]_i_108_n_0\,
      I1 => address901_out(3),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\,
      I3 => address901_out(4),
      I4 => \p_0_out_inferred__1/_rgb_pixel[2]_i_109_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_84_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_88_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address604_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_197_n_0\,
      I2 => address604_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_89_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address604_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_197_n_0\,
      I2 => address604_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_90_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[2]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[2]_i_91_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address109_out(4),
      I1 => \p_0_out_inferred__1/_rgb_pixel[4]_i_27_n_0\,
      I2 => address109_out(5),
      I3 => \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\,
      I4 => address109_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[4]_i_28_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[4]_i_13_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[4]_i_29_n_0\,
      I1 => address109_out(5),
      I2 => \p_0_out_inferred__1/_rgb_pixel[4]_i_30_n_0\,
      I3 => address109_out(2),
      I4 => address109_out(4),
      I5 => \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[4]_i_14_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[4]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[4]_i_27_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[4]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address109_out(0),
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_62_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[4]_i_28_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[4]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address109_out(1),
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_62_n_0\,
      I2 => address109_out(0),
      O => \p_0_out_inferred__1/_rgb_pixel[4]_i_29_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[4]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[11]_i_62_n_0\,
      I1 => address109_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[10]_i_32_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[4]_i_30_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[6]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address9b_0(5),
      I1 => address9b_0(4),
      I2 => address9b_0(0),
      I3 => address9b_0(2),
      I4 => address9b_0(1),
      I5 => address9b_0(3),
      O => \p_0_out_inferred__1/_rgb_pixel[6]_i_111_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[6]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address9b_0(3),
      I1 => address9b_0(1),
      I2 => address9b_0(2),
      I3 => address9b_0(0),
      I4 => address9b_0(4),
      I5 => address9b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[6]_i_112_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[6]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[6]_i_72_n_0\,
      I1 => address901_out(3),
      I2 => address901_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[6]_i_74_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[6]_i_54_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[6]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address901_out(1),
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[6]_i_93_n_0\,
      I2 => address901_out(0),
      I3 => address901_out(2),
      I4 => \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[6]_i_72_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[6]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[6]_i_94_n_0\,
      I1 => address9b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[6]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[6]_i_73_n_0\,
      I1 => address901_out(2),
      I2 => address901_out(0),
      I3 => address901_out(1),
      I4 => \p_0_out_inferred__1/_rgb_pixel_reg[6]_i_93_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[6]_i_74_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[6]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address9b_0(5),
      I1 => address9b_0(2),
      I2 => address9b_0(3),
      I3 => address9b_0(0),
      I4 => address9b_0(1),
      I5 => address9b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[6]_i_94_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address9b_0(3),
      I1 => address9b_0(1),
      I2 => address9b_0(2),
      I3 => address9b_0(0),
      I4 => address9b_0(4),
      I5 => address9b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_100_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[7]_i_79_n_0\,
      I1 => address901_out(3),
      I2 => address901_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[7]_i_80_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_66_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address901_out(1),
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[7]_i_92_n_0\,
      I2 => address901_out(0),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_372_n_0\,
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_79_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\,
      I1 => address901_out(2),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_372_n_0\,
      I3 => address901_out(0),
      I4 => address901_out(1),
      I5 => \p_0_out_inferred__1/_rgb_pixel_reg[7]_i_92_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_80_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[7]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address9b_0(5),
      I1 => address9b_0(4),
      I2 => address9b_0(0),
      I3 => address9b_0(2),
      I4 => address9b_0(1),
      I5 => address9b_0(3),
      O => \p_0_out_inferred__1/_rgb_pixel[7]_i_99_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address604_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_197_n_0\,
      I2 => address604_out(1),
      I3 => address604_out(2),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_142_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_204_n_0\,
      I1 => address6b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_206_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      I1 => address604_out(2),
      I2 => address604_out(0),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_197_n_0\,
      I4 => address604_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_146_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_207_n_0\,
      I1 => address604_out(3),
      I2 => address604_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      I4 => address604_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[8]_i_208_n_0\,
      O => \_rgb_pixel_reg[8]_5\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_209_n_0\,
      I1 => address604_out(3),
      I2 => address604_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\,
      I4 => address604_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[8]_i_211_n_0\,
      O => \_rgb_pixel_reg[6]_21\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_282_n_0\,
      I1 => address6b_0(6),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_197_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address6b_0(5),
      I1 => address6b_0(0),
      I2 => address6b_0(3),
      I3 => address6b_0(2),
      I4 => address6b_0(1),
      I5 => address6b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_204_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address6b_0(4),
      I1 => address6b_0(1),
      I2 => address6b_0(3),
      I3 => address6b_0(2),
      I4 => address6b_0(0),
      I5 => address6b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_206_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address604_out(1),
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[8]_i_287_n_0\,
      I2 => address604_out(0),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_197_n_0\,
      I4 => address604_out(2),
      I5 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_207_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      I1 => address604_out(2),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_197_n_0\,
      I3 => address604_out(0),
      I4 => address604_out(1),
      I5 => \p_0_out_inferred__1/_rgb_pixel_reg[8]_i_287_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_208_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_209\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address604_out(1),
      I1 => \p_0_out_inferred__1/_rgb_pixel_reg[8]_i_288_n_0\,
      I2 => address604_out(0),
      I3 => address604_out(2),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_209_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_289_n_0\,
      I1 => address6b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_206_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_210_n_0\,
      I1 => address604_out(2),
      I2 => address604_out(0),
      I3 => address604_out(1),
      I4 => \p_0_out_inferred__1/_rgb_pixel_reg[8]_i_288_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_211_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_308_n_0\,
      I1 => address901_out(3),
      I2 => address901_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[8]_i_310_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_256_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address6b_0(0),
      I1 => address6b_0(1),
      I2 => address6b_0(5),
      I3 => address6b_0(3),
      I4 => address6b_0(2),
      I5 => address6b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_282_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address6b_0(5),
      I1 => address6b_0(2),
      I2 => address6b_0(3),
      I3 => address6b_0(0),
      I4 => address6b_0(1),
      I5 => address6b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_289_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_308\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address901_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_372_n_0\,
      I2 => address901_out(1),
      I3 => address901_out(2),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_308_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_309\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_373_n_0\,
      I1 => address9b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_310\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_309_n_0\,
      I1 => address901_out(2),
      I2 => address901_out(0),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_372_n_0\,
      I4 => address901_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_310_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address6b_0(5),
      I1 => address6b_0(4),
      I2 => address6b_0(0),
      I3 => address6b_0(2),
      I4 => address6b_0(1),
      I5 => address6b_0(3),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_352_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address6b_0(3),
      I1 => address6b_0(1),
      I2 => address6b_0(2),
      I3 => address6b_0(0),
      I4 => address6b_0(4),
      I5 => address6b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_353_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address6b_0(5),
      I1 => address6b_0(4),
      I2 => address6b_0(0),
      I3 => address6b_0(2),
      I4 => address6b_0(1),
      I5 => address6b_0(3),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_354_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address6b_0(3),
      I1 => address6b_0(1),
      I2 => address6b_0(2),
      I3 => address6b_0(0),
      I4 => address6b_0(4),
      I5 => address6b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_355_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_372\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_427_n_0\,
      I1 => address9b_0(6),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_372_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address9b_0(5),
      I1 => address9b_0(0),
      I2 => address9b_0(3),
      I3 => address9b_0(2),
      I4 => address9b_0(1),
      I5 => address9b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_373_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address9b_0(4),
      I1 => address9b_0(1),
      I2 => address9b_0(3),
      I3 => address9b_0(2),
      I4 => address9b_0(0),
      I5 => address9b_0(5),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_375_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address9b_0(0),
      I1 => address9b_0(1),
      I2 => address9b_0(5),
      I3 => address9b_0(3),
      I4 => address9b_0(2),
      I5 => address9b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[8]_i_427_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[8]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_142_n_0\,
      I1 => address604_out(3),
      I2 => address604_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      I4 => address604_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[8]_i_146_n_0\,
      O => \_rgb_pixel_reg[8]_6\
    );
\p_0_out_inferred__1/_rgb_pixel[9]_i_152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address604_out(0),
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_197_n_0\,
      I2 => address604_out(1),
      I3 => address604_out(2),
      I4 => \p_0_out_inferred__1/_rgb_pixel[9]_i_191_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[9]_i_152_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[9]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[9]_i_192_n_0\,
      I1 => address6b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_206_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[9]_i_153_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[9]_i_154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[9]_i_193_n_0\,
      I1 => address604_out(2),
      I2 => address604_out(0),
      I3 => \p_0_out_inferred__1/_rgb_pixel[8]_i_197_n_0\,
      I4 => address604_out(1),
      O => \p_0_out_inferred__1/_rgb_pixel[9]_i_154_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[9]_i_191\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      I1 => address604_out(0),
      I2 => \p_0_out_inferred__1/_rgb_pixel[9]_i_233_n_0\,
      I3 => address604_out(1),
      I4 => \p_0_out_inferred__1/_rgb_pixel[9]_i_153_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[9]_i_191_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[9]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address6b_0(5),
      I1 => address6b_0(0),
      I2 => address6b_0(3),
      I3 => address6b_0(2),
      I4 => address6b_0(1),
      I5 => address6b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[9]_i_192_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[9]_i_193\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[9]_i_153_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__1/_rgb_pixel[9]_i_233_n_0\,
      I3 => address604_out(0),
      I4 => \p_0_out_inferred__1/_rgb_pixel[8]_i_145_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[9]_i_193_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[9]_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[9]_i_247_n_0\,
      I1 => address6b_0(6),
      I2 => \p_0_out_inferred__1/_rgb_pixel[8]_i_206_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel[9]_i_233_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[9]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address6b_0(5),
      I1 => address6b_0(0),
      I2 => address6b_0(3),
      I3 => address6b_0(2),
      I4 => address6b_0(1),
      I5 => address6b_0(4),
      O => \p_0_out_inferred__1/_rgb_pixel[9]_i_247_n_0\
    );
\p_0_out_inferred__1/_rgb_pixel[9]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[9]_i_152_n_0\,
      I1 => address604_out(3),
      I2 => address604_out(4),
      I3 => \p_0_out_inferred__1/_rgb_pixel[9]_i_153_n_0\,
      I4 => address604_out(5),
      I5 => \p_0_out_inferred__1/_rgb_pixel[9]_i_154_n_0\,
      O => \_rgb_pixel_reg[9]_1\
    );
\p_0_out_inferred__1/_rgb_pixel_reg[10]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_36_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_37_n_0\,
      O => \^nxt_pixel2\(6),
      S => address109_out(3)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[10]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_242_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_243_n_0\,
      O => \_rgb_pixel_reg[3]_9\,
      S => address604_out(3)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[10]_i_263\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_320_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_321_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_263_n_0\,
      S => address901_out(3)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[10]_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_421_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_422_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_323_n_0\,
      S => address901_out(3)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[10]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[10]_i_116_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[10]_i_117_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel_reg[10]_i_62_n_0\,
      S => address1019_out(6)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[11]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[11]_i_154_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[11]_i_155_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel_reg[11]_i_140_n_0\,
      S => address1019_out(6)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[1]_i_29_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[1]_i_30_n_0\,
      O => \_rgb_pixel_reg[1]_1\,
      S => address604_out(3)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[2]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[2]_i_74_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[2]_i_75_n_0\,
      O => \_rgb_pixel_reg[2]_7\,
      S => address604_out(3)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[2]_i_18_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[2]_i_19_n_0\,
      O => \^nxt_pixel2\(1),
      S => address109_out(3)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[4]_i_13_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[4]_i_14_n_0\,
      O => \^nxt_pixel2\(2),
      S => address109_out(3)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[6]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[6]_i_111_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[6]_i_112_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel_reg[6]_i_93_n_0\,
      S => address9b_0(6)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[7]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[7]_i_99_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[7]_i_100_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel_reg[7]_i_92_n_0\,
      S => address9b_0(6)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[8]_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_352_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_353_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel_reg[8]_i_287_n_0\,
      S => address6b_0(6)
    );
\p_0_out_inferred__1/_rgb_pixel_reg[8]_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__1/_rgb_pixel[8]_i_354_n_0\,
      I1 => \p_0_out_inferred__1/_rgb_pixel[8]_i_355_n_0\,
      O => \p_0_out_inferred__1/_rgb_pixel_reg[8]_i_288_n_0\,
      S => address6b_0(6)
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_99_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[0]_i_131_n_0\,
      I2 => address604_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[0]_i_132_n_0\,
      I4 => address604_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[0]_i_133_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_100_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address2b_0(5),
      I1 => address2b_0(2),
      I2 => address2b_0(3),
      I3 => address2b_0(0),
      I4 => address2b_0(1),
      I5 => address2b_0(4),
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_108_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address604_out(1),
      I1 => \p_0_out_inferred__2/_rgb_pixel_reg[8]_i_296_n_0\,
      I2 => address604_out(0),
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_127_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\,
      I1 => address604_out(0),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_153_n_0\,
      I3 => address604_out(1),
      I4 => \p_0_out_inferred__2/_rgb_pixel[0]_i_99_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_128_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_156_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_99_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_129_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address609_out(5),
      I1 => address609_out(2),
      I2 => address609_out(3),
      I3 => address609_out(0),
      I4 => address609_out(1),
      I5 => address609_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_130_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_99_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_156_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_131_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_99_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_153_n_0\,
      I3 => address604_out(0),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_132_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address604_out(0),
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel_reg[8]_i_296_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_133_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_185_n_0\,
      I1 => address609_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_215_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_153_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_192_n_0\,
      I1 => address901_out(3),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      I3 => address901_out(4),
      I4 => \p_0_out_inferred__2/_rgb_pixel[0]_i_194_n_0\,
      O => \p_0_out__5\(0)
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[4]_i_33_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[0]_i_37_n_0\,
      I2 => address208_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[0]_i_38_n_0\,
      I4 => address208_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[0]_i_19_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_18_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address609_out(5),
      I1 => address609_out(2),
      I2 => address609_out(3),
      I3 => address609_out(0),
      I4 => address609_out(1),
      I5 => address609_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_185_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_39_n_0\,
      I1 => address2b_0(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_39_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_19_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_504_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[0]_i_212_n_0\,
      I2 => address901_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_424_n_0\,
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_192_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_213_n_0\,
      I1 => address903_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_427_n_0\,
      I2 => address901_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[0]_i_214_n_0\,
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_503_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_194_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_19_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[0]_i_40_n_0\,
      I2 => address208_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[0]_i_41_n_0\,
      I4 => address208_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[4]_i_32_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_20_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\,
      I1 => address901_out(0),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_224_n_0\,
      I3 => address901_out(1),
      I4 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_212_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address903_out(5),
      I1 => address903_out(2),
      I2 => address903_out(3),
      I3 => address903_out(0),
      I4 => address903_out(1),
      I5 => address903_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_213_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_214\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_224_n_0\,
      I3 => address901_out(0),
      I4 => \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_214_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_535_n_0\,
      I1 => address903_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_224_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\,
      I1 => address208_out(0),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_67_n_0\,
      I3 => address208_out(1),
      I4 => \p_0_out_inferred__2/_rgb_pixel[0]_i_19_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_37_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_15_n_0\,
      I1 => address208_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_19_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_38_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address2b_0(5),
      I1 => address2b_0(2),
      I2 => address2b_0(3),
      I3 => address2b_0(0),
      I4 => address2b_0(1),
      I5 => address2b_0(4),
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_39_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_19_n_0\,
      I1 => address208_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_15_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_40_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_19_n_0\,
      I1 => address208_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_67_n_0\,
      I3 => address208_out(0),
      I4 => \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_41_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_98_n_0\,
      I1 => address604_out(3),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_99_n_0\,
      I3 => address604_out(4),
      I4 => \p_0_out_inferred__2/_rgb_pixel[0]_i_100_n_0\,
      O => \_rgb_pixel_reg[0]_31\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_108_n_0\,
      I1 => address2b_0(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_39_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_67_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_18_n_0\,
      I1 => address208_out(3),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_19_n_0\,
      I3 => address208_out(4),
      I4 => \p_0_out_inferred__2/_rgb_pixel[0]_i_20_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_7_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_127_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[0]_i_128_n_0\,
      I2 => address604_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[0]_i_129_n_0\,
      I4 => address604_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[0]_i_99_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_98_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[0]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_130_n_0\,
      I1 => address609_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_215_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[0]_i_99_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address604_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[9]_i_156_n_0\,
      I2 => address604_out(2),
      I3 => \p_0_out_inferred__2/_rgb_pixel[0]_i_129_n_0\,
      I4 => address604_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[9]_i_157_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_244_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_155_n_0\,
      I1 => address604_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_131_n_0\,
      I3 => address604_out(2),
      I4 => address604_out(4),
      I5 => \p_0_out_inferred__2/_rgb_pixel[9]_i_156_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_245_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address901_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_423_n_0\,
      I2 => address901_out(2),
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_424_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_425_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_326_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_426_n_0\,
      I1 => address901_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[10]_i_427_n_0\,
      I3 => address901_out(2),
      I4 => address901_out(4),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_423_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_327_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_426_n_0\,
      I1 => address901_out(3),
      I2 => address901_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_423_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_425_n_0\,
      O => \p_0_out__5\(9)
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_423\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_497_n_0\,
      I1 => address903_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_423_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_424\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_423_n_0\,
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_424_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0AFCFCFCFCF"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_423_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_498_n_0\,
      I2 => address901_out(2),
      I3 => address901_out(0),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_366_n_0\,
      I5 => address901_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_425_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EFEFFFF0E0E0"
    )
        port map (
      I0 => address901_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_366_n_0\,
      I2 => address901_out(2),
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_499_n_0\,
      I4 => address901_out(1),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_423_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_426_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_427\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[10]_i_423_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_427_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_500_n_0\,
      I1 => address901_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[10]_i_424_n_0\,
      I3 => address901_out(2),
      I4 => address901_out(4),
      I5 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_428_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address901_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      I2 => address901_out(2),
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_427_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_501_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_429_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address901_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_502_n_0\,
      I2 => address901_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\,
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[10]_i_503_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_430_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_504_n_0\,
      I1 => address901_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[10]_i_505_n_0\,
      I3 => address901_out(2),
      I4 => address901_out(4),
      I5 => \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_431_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address903_out(5),
      I1 => address903_out(0),
      I2 => address903_out(3),
      I3 => address903_out(2),
      I4 => address903_out(1),
      I5 => address903_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_497_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_498\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_525_n_0\,
      I1 => address901_out(0),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_369_n_0\,
      I3 => address903_out(6),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_498_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_499\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_369_n_0\,
      I1 => address901_out(0),
      I2 => \p_0_out_inferred__2/_rgb_pixel[10]_i_525_n_0\,
      I3 => address903_out(6),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_499_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA08F8FAFA08080"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel_reg[6]_i_95_n_0\,
      I1 => address901_out(0),
      I2 => address901_out(2),
      I3 => \p_0_out_inferred__2/_rgb_pixel[10]_i_526_n_0\,
      I4 => address901_out(1),
      I5 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_500_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0A0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_193_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_527_n_0\,
      I2 => address901_out(2),
      I3 => address901_out(0),
      I4 => address901_out(1),
      I5 => \p_0_out_inferred__2/_rgb_pixel_reg[6]_i_95_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_501_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_502\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[6]_i_96_n_0\,
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_369_n_0\,
      I3 => address903_out(6),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_502_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_503\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address901_out(0),
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel_reg[6]_i_95_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_503_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_504\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address901_out(1),
      I1 => \p_0_out_inferred__2/_rgb_pixel_reg[6]_i_95_n_0\,
      I2 => address901_out(0),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_504_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_505\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_369_n_0\,
      I1 => address901_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[6]_i_96_n_0\,
      I3 => address903_out(6),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_505_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address903_out(5),
      I1 => address903_out(0),
      I2 => address903_out(3),
      I3 => address903_out(2),
      I4 => address903_out(1),
      I5 => address903_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_525_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_526\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[6]_i_96_n_0\,
      I1 => address901_out(0),
      I2 => \p_0_out_inferred__2/_rgb_pixel[10]_i_535_n_0\,
      I3 => address903_out(6),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_526_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_527\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_535_n_0\,
      I1 => address901_out(0),
      I2 => \p_0_out_inferred__2/_rgb_pixel[6]_i_96_n_0\,
      I3 => address903_out(6),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_527_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address903_out(5),
      I1 => address903_out(2),
      I2 => address903_out(3),
      I3 => address903_out(0),
      I4 => address903_out(1),
      I5 => address903_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_535_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address208_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[9]_i_15_n_0\,
      I2 => address208_out(2),
      I3 => \p_0_out_inferred__2/_rgb_pixel[0]_i_38_n_0\,
      I4 => address208_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[9]_i_16_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_69_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[10]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_12_n_0\,
      I1 => address208_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[0]_i_40_n_0\,
      I3 => address208_out(2),
      I4 => address208_out(4),
      I5 => \p_0_out_inferred__2/_rgb_pixel[9]_i_15_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[10]_i_70_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address604_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[2]_i_95_n_0\,
      I2 => address604_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\,
      I4 => address604_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[0]_i_133_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[1]_i_31_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[0]_i_127_n_0\,
      I1 => address604_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[2]_i_92_n_0\,
      I3 => address604_out(2),
      I4 => address604_out(4),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[1]_i_32_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[2]_i_122_n_0\,
      I1 => address901_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\,
      I3 => address901_out(1),
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_110_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF4FFF00E040"
    )
        port map (
      I0 => address901_out(1),
      I1 => \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\,
      I2 => address901_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\,
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[2]_i_123_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_111_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => address901_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_422_n_0\,
      I2 => address903_out(6),
      I3 => address901_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_122_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => address901_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_422_n_0\,
      I2 => address903_out(6),
      I3 => address901_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_123_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address208_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[4]_i_34_n_0\,
      I2 => address208_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      I4 => address208_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[2]_i_39_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_20_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[2]_i_40_n_0\,
      I1 => address208_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[4]_i_31_n_0\,
      I3 => address208_out(2),
      I4 => address208_out(4),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_21_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address208_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[9]_i_29_n_0\,
      I2 => address208_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_39_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address208_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[9]_i_29_n_0\,
      I2 => address208_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_40_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address604_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[2]_i_92_n_0\,
      I2 => address604_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      I4 => address604_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[2]_i_93_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_76_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[2]_i_94_n_0\,
      I1 => address604_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[2]_i_95_n_0\,
      I3 => address604_out(2),
      I4 => address604_out(4),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_77_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[2]_i_110_n_0\,
      I1 => address901_out(3),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\,
      I3 => address901_out(4),
      I4 => \p_0_out_inferred__2/_rgb_pixel[2]_i_111_n_0\,
      O => \p_0_out__5\(2)
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_92_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address604_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_212_n_0\,
      I2 => address604_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_93_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address604_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_212_n_0\,
      I2 => address604_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_94_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[2]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[2]_i_95_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address208_out(4),
      I1 => \p_0_out_inferred__2/_rgb_pixel[4]_i_31_n_0\,
      I2 => address208_out(5),
      I3 => \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\,
      I4 => address208_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[4]_i_32_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_15_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[4]_i_33_n_0\,
      I1 => address208_out(5),
      I2 => \p_0_out_inferred__2/_rgb_pixel[4]_i_34_n_0\,
      I3 => address208_out(2),
      I4 => address208_out(4),
      I5 => \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_16_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\,
      I1 => address208_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_31_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address208_out(0),
      I1 => address208_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel_reg[9]_i_72_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_32_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address208_out(1),
      I1 => \p_0_out_inferred__2/_rgb_pixel_reg[9]_i_72_n_0\,
      I2 => address208_out(0),
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_33_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[4]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      I1 => address208_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[4]_i_34_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[6]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address903_out(5),
      I1 => address903_out(4),
      I2 => address903_out(0),
      I3 => address903_out(2),
      I4 => address903_out(1),
      I5 => address903_out(3),
      O => \p_0_out_inferred__2/_rgb_pixel[6]_i_113_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[6]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address903_out(3),
      I1 => address903_out(1),
      I2 => address903_out(2),
      I3 => address903_out(0),
      I4 => address903_out(4),
      I5 => address903_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[6]_i_114_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[6]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[6]_i_75_n_0\,
      I1 => address901_out(3),
      I2 => address901_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[6]_i_77_n_0\,
      O => \p_0_out__5\(6)
    );
\p_0_out_inferred__2/_rgb_pixel[6]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address901_out(1),
      I1 => \p_0_out_inferred__2/_rgb_pixel_reg[6]_i_95_n_0\,
      I2 => address901_out(0),
      I3 => address901_out(2),
      I4 => \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[6]_i_75_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[6]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[6]_i_96_n_0\,
      I1 => address903_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[6]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[6]_i_76_n_0\,
      I1 => address901_out(2),
      I2 => address901_out(0),
      I3 => address901_out(1),
      I4 => \p_0_out_inferred__2/_rgb_pixel_reg[6]_i_95_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[6]_i_77_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[6]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address903_out(5),
      I1 => address903_out(2),
      I2 => address903_out(3),
      I3 => address903_out(0),
      I4 => address903_out(1),
      I5 => address903_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[6]_i_96_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address208_out(1),
      I1 => \p_0_out_inferred__2/_rgb_pixel_reg[7]_i_20_n_0\,
      I2 => address208_out(0),
      I3 => \p_0_out_inferred__2/_rgb_pixel[9]_i_29_n_0\,
      I4 => address208_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[7]_i_10_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      I1 => address208_out(2),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_29_n_0\,
      I3 => address208_out(0),
      I4 => address208_out(1),
      I5 => \p_0_out_inferred__2/_rgb_pixel_reg[7]_i_20_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[7]_i_11_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address2b_0(5),
      I1 => address2b_0(4),
      I2 => address2b_0(0),
      I3 => address2b_0(2),
      I4 => address2b_0(1),
      I5 => address2b_0(3),
      O => \p_0_out_inferred__2/_rgb_pixel[7]_i_34_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address2b_0(3),
      I1 => address2b_0(1),
      I2 => address2b_0(2),
      I3 => address2b_0(0),
      I4 => address2b_0(4),
      I5 => address2b_0(5),
      O => \p_0_out_inferred__2/_rgb_pixel[7]_i_35_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[7]_i_10_n_0\,
      I1 => address208_out(3),
      I2 => address208_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      I4 => address208_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[7]_i_11_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[7]_i_5_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[7]_i_77_n_0\,
      I1 => address901_out(3),
      I2 => address901_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[7]_i_78_n_0\,
      O => \p_0_out__5\(11)
    );
\p_0_out_inferred__2/_rgb_pixel[7]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address901_out(1),
      I1 => \p_0_out_inferred__2/_rgb_pixel_reg[7]_i_91_n_0\,
      I2 => address901_out(0),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_366_n_0\,
      I4 => address901_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[7]_i_77_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[7]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\,
      I1 => address901_out(2),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_366_n_0\,
      I3 => address901_out(0),
      I4 => address901_out(1),
      I5 => \p_0_out_inferred__2/_rgb_pixel_reg[7]_i_91_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[7]_i_78_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[7]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address903_out(5),
      I1 => address903_out(4),
      I2 => address903_out(0),
      I3 => address903_out(2),
      I4 => address903_out(1),
      I5 => address903_out(3),
      O => \p_0_out_inferred__2/_rgb_pixel[7]_i_97_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[7]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address903_out(3),
      I1 => address903_out(1),
      I2 => address903_out(2),
      I3 => address903_out(0),
      I4 => address903_out(4),
      I5 => address903_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[7]_i_98_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address208_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[9]_i_29_n_0\,
      I2 => address208_out(1),
      I3 => address208_out(2),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_11_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_31_n_0\,
      I1 => address2b_0(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_39_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      I1 => address208_out(2),
      I2 => address208_out(0),
      I3 => \p_0_out_inferred__2/_rgb_pixel[9]_i_29_n_0\,
      I4 => address208_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_13_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address604_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_212_n_0\,
      I2 => address604_out(1),
      I3 => address604_out(2),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_150_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_213_n_0\,
      I1 => address609_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_215_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      I1 => address604_out(2),
      I2 => address604_out(0),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_212_n_0\,
      I4 => address604_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_152_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_216_n_0\,
      I1 => address604_out(3),
      I2 => address604_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      I4 => address604_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_217_n_0\,
      O => \_rgb_pixel_reg[8]_7\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_218_n_0\,
      I1 => address604_out(3),
      I2 => address604_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\,
      I4 => address604_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_220_n_0\,
      O => \_rgb_pixel_reg[6]_22\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_290_n_0\,
      I1 => address609_out(6),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_212_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address609_out(5),
      I1 => address609_out(0),
      I2 => address609_out(3),
      I3 => address609_out(2),
      I4 => address609_out(1),
      I5 => address609_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_213_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address609_out(4),
      I1 => address609_out(1),
      I2 => address609_out(3),
      I3 => address609_out(2),
      I4 => address609_out(0),
      I5 => address609_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_215_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address604_out(1),
      I1 => \p_0_out_inferred__2/_rgb_pixel_reg[8]_i_295_n_0\,
      I2 => address604_out(0),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_212_n_0\,
      I4 => address604_out(2),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_216_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      I1 => address604_out(2),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_212_n_0\,
      I3 => address604_out(0),
      I4 => address604_out(1),
      I5 => \p_0_out_inferred__2/_rgb_pixel_reg[8]_i_295_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_217_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_218\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address604_out(1),
      I1 => \p_0_out_inferred__2/_rgb_pixel_reg[8]_i_296_n_0\,
      I2 => address604_out(0),
      I3 => address604_out(2),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_218_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_297_n_0\,
      I1 => address609_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_215_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_220\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_219_n_0\,
      I1 => address604_out(2),
      I2 => address604_out(0),
      I3 => address604_out(1),
      I4 => \p_0_out_inferred__2/_rgb_pixel_reg[8]_i_296_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_220_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_304_n_0\,
      I1 => address901_out(3),
      I2 => address901_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\,
      I4 => address901_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_307_n_0\,
      O => \p_0_out__5\(8)
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address609_out(0),
      I1 => address609_out(1),
      I2 => address609_out(5),
      I3 => address609_out(3),
      I4 => address609_out(2),
      I5 => address609_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_290_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address609_out(5),
      I1 => address609_out(2),
      I2 => address609_out(3),
      I3 => address609_out(0),
      I4 => address609_out(1),
      I5 => address609_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_297_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_304\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address901_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_366_n_0\,
      I2 => address901_out(1),
      I3 => address901_out(2),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_304_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_306\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_369_n_0\,
      I1 => address903_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_307\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_306_n_0\,
      I1 => address901_out(2),
      I2 => address901_out(0),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_366_n_0\,
      I4 => address901_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_307_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address2b_0(5),
      I1 => address2b_0(0),
      I2 => address2b_0(3),
      I3 => address2b_0(2),
      I4 => address2b_0(1),
      I5 => address2b_0(4),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_31_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address609_out(5),
      I1 => address609_out(4),
      I2 => address609_out(0),
      I3 => address609_out(2),
      I4 => address609_out(1),
      I5 => address609_out(3),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_360_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address609_out(3),
      I1 => address609_out(1),
      I2 => address609_out(2),
      I3 => address609_out(0),
      I4 => address609_out(4),
      I5 => address609_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_361_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address609_out(5),
      I1 => address609_out(4),
      I2 => address609_out(0),
      I3 => address609_out(2),
      I4 => address609_out(1),
      I5 => address609_out(3),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_362_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address609_out(3),
      I1 => address609_out(1),
      I2 => address609_out(2),
      I3 => address609_out(0),
      I4 => address609_out(4),
      I5 => address609_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_363_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_366\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_422_n_0\,
      I1 => address903_out(6),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_366_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address903_out(5),
      I1 => address903_out(0),
      I2 => address903_out(3),
      I3 => address903_out(2),
      I4 => address903_out(1),
      I5 => address903_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_369_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address903_out(4),
      I1 => address903_out(1),
      I2 => address903_out(3),
      I3 => address903_out(2),
      I4 => address903_out(0),
      I5 => address903_out(5),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_371_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address903_out(0),
      I1 => address903_out(1),
      I2 => address903_out(5),
      I3 => address903_out(3),
      I4 => address903_out(2),
      I5 => address903_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_422_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_11_n_0\,
      I1 => address208_out(3),
      I2 => address208_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      I4 => address208_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_13_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[8]_i_5_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[8]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_150_n_0\,
      I1 => address604_out(3),
      I2 => address604_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      I4 => address604_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[8]_i_152_n_0\,
      O => \_rgb_pixel_reg[8]_8\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address2b_0(5),
      I1 => address2b_0(0),
      I2 => address2b_0(3),
      I3 => address2b_0(2),
      I4 => address2b_0(1),
      I5 => address2b_0(4),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_114_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address2b_0(5),
      I1 => address2b_0(4),
      I2 => address2b_0(0),
      I3 => address2b_0(2),
      I4 => address2b_0(1),
      I5 => address2b_0(3),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_119_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address208_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[9]_i_29_n_0\,
      I2 => address208_out(1),
      I3 => address208_out(2),
      I4 => \p_0_out_inferred__2/_rgb_pixel[9]_i_30_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_12_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address2b_0(3),
      I1 => address2b_0(1),
      I2 => address2b_0(2),
      I3 => address2b_0(0),
      I4 => address2b_0(4),
      I5 => address2b_0(5),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_120_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_37_n_0\,
      I1 => address2b_0(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_39_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_15_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address604_out(0),
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_212_n_0\,
      I2 => address604_out(1),
      I3 => address604_out(2),
      I4 => \p_0_out_inferred__2/_rgb_pixel[9]_i_194_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_155_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_195_n_0\,
      I1 => address609_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_215_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_156_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_157\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_196_n_0\,
      I1 => address604_out(2),
      I2 => address604_out(0),
      I3 => \p_0_out_inferred__2/_rgb_pixel[8]_i_212_n_0\,
      I4 => address604_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_157_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_40_n_0\,
      I1 => address208_out(2),
      I2 => address208_out(0),
      I3 => \p_0_out_inferred__2/_rgb_pixel[9]_i_29_n_0\,
      I4 => address208_out(1),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_16_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_41_n_0\,
      I1 => address208_out(3),
      I2 => address208_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\,
      I4 => address208_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[9]_i_43_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_18_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_194\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      I1 => address604_out(0),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_234_n_0\,
      I3 => address604_out(1),
      I4 => \p_0_out_inferred__2/_rgb_pixel[9]_i_156_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_194_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address609_out(5),
      I1 => address609_out(0),
      I2 => address609_out(3),
      I3 => address609_out(2),
      I4 => address609_out(1),
      I5 => address609_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_195_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_196\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_156_n_0\,
      I1 => address604_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_234_n_0\,
      I3 => address604_out(0),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_151_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_196_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_248_n_0\,
      I1 => address609_out(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[8]_i_215_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_234_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address609_out(5),
      I1 => address609_out(0),
      I2 => address609_out(3),
      I3 => address609_out(2),
      I4 => address609_out(1),
      I5 => address609_out(4),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_248_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_66_n_0\,
      I1 => address2b_0(6),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_29_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      I1 => address208_out(0),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_67_n_0\,
      I3 => address208_out(1),
      I4 => \p_0_out_inferred__2/_rgb_pixel[9]_i_15_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_30_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address2b_0(5),
      I1 => address2b_0(0),
      I2 => address2b_0(3),
      I3 => address2b_0(2),
      I4 => address2b_0(1),
      I5 => address2b_0(4),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_37_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address2b_0(4),
      I1 => address2b_0(1),
      I2 => address2b_0(3),
      I3 => address2b_0(2),
      I4 => address2b_0(0),
      I5 => address2b_0(5),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_39_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_15_n_0\,
      I1 => address208_out(1),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_67_n_0\,
      I3 => address208_out(0),
      I4 => \p_0_out_inferred__2/_rgb_pixel[8]_i_12_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_40_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address208_out(1),
      I1 => \p_0_out_inferred__2/_rgb_pixel_reg[9]_i_72_n_0\,
      I2 => address208_out(0),
      I3 => address208_out(2),
      I4 => \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_41_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_73_n_0\,
      I1 => address2b_0(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_39_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_42_n_0\,
      I1 => address208_out(2),
      I2 => address208_out(0),
      I3 => address208_out(1),
      I4 => \p_0_out_inferred__2/_rgb_pixel_reg[9]_i_72_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_43_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_12_n_0\,
      I1 => address208_out(3),
      I2 => address208_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[9]_i_15_n_0\,
      I4 => address208_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[9]_i_16_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_6_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address2b_0(0),
      I1 => address2b_0(1),
      I2 => address2b_0(5),
      I3 => address2b_0(3),
      I4 => address2b_0(2),
      I5 => address2b_0(4),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_66_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_114_n_0\,
      I1 => address2b_0(6),
      I2 => \p_0_out_inferred__2/_rgb_pixel[9]_i_39_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_67_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address2b_0(5),
      I1 => address2b_0(2),
      I2 => address2b_0(3),
      I3 => address2b_0(0),
      I4 => address2b_0(1),
      I5 => address2b_0(4),
      O => \p_0_out_inferred__2/_rgb_pixel[9]_i_73_n_0\
    );
\p_0_out_inferred__2/_rgb_pixel[9]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_155_n_0\,
      I1 => address604_out(3),
      I2 => address604_out(4),
      I3 => \p_0_out_inferred__2/_rgb_pixel[9]_i_156_n_0\,
      I4 => address604_out(5),
      I5 => \p_0_out_inferred__2/_rgb_pixel[9]_i_157_n_0\,
      O => \_rgb_pixel_reg[9]_2\
    );
\p_0_out_inferred__2/_rgb_pixel_reg[10]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_244_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_245_n_0\,
      O => \_rgb_pixel_reg[10]_7\,
      S => address604_out(3)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[10]_i_265\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_326_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_327_n_0\,
      O => \p_0_out__5\(10),
      S => address901_out(3)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[10]_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_430_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_431_n_0\,
      O => \p_0_out__5\(4),
      S => address901_out(3)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[10]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[10]_i_69_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[10]_i_70_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel_reg[10]_i_41_n_0\,
      S => address208_out(3)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[1]_i_31_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[1]_i_32_n_0\,
      O => \_rgb_pixel_reg[1]_2\,
      S => address604_out(3)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[2]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[2]_i_76_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[2]_i_77_n_0\,
      O => \_rgb_pixel_reg[2]_8\,
      S => address604_out(3)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[2]_i_20_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[2]_i_21_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel_reg[2]_i_9_n_0\,
      S => address208_out(3)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[4]_i_15_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[4]_i_16_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel_reg[4]_i_7_n_0\,
      S => address208_out(3)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[6]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[6]_i_113_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[6]_i_114_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel_reg[6]_i_95_n_0\,
      S => address903_out(6)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[7]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[7]_i_34_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[7]_i_35_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel_reg[7]_i_20_n_0\,
      S => address2b_0(6)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[7]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[7]_i_97_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[7]_i_98_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel_reg[7]_i_91_n_0\,
      S => address903_out(6)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[8]_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_360_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_361_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel_reg[8]_i_295_n_0\,
      S => address609_out(6)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[8]_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[8]_i_362_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[8]_i_363_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel_reg[8]_i_296_n_0\,
      S => address609_out(6)
    );
\p_0_out_inferred__2/_rgb_pixel_reg[9]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__2/_rgb_pixel[9]_i_119_n_0\,
      I1 => \p_0_out_inferred__2/_rgb_pixel[9]_i_120_n_0\,
      O => \p_0_out_inferred__2/_rgb_pixel_reg[9]_i_72_n_0\,
      S => address2b_0(6)
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\,
      I1 => address505_out(0),
      I2 => \p_0_out_inferred__3/_rgb_pixel[0]_i_150_n_0\,
      I3 => address505_out(1),
      I4 => \p_0_out_inferred__3/_rgb_pixel[0]_i_90_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[0]_i_114_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address5b_0(5),
      I1 => address5b_0(2),
      I2 => address5b_0(3),
      I3 => address5b_0(0),
      I4 => address5b_0(1),
      I5 => address5b_0(4),
      O => \p_0_out_inferred__3/_rgb_pixel[0]_i_115_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[0]_i_90_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__3/_rgb_pixel[0]_i_150_n_0\,
      I3 => address505_out(0),
      I4 => \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[0]_i_116_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[0]_i_182_n_0\,
      I1 => address5b_0(6),
      I2 => \p_0_out_inferred__3/_rgb_pixel[9]_i_140_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[0]_i_150_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address5b_0(5),
      I1 => address5b_0(2),
      I2 => address5b_0(3),
      I3 => address5b_0(0),
      I4 => address5b_0(1),
      I5 => address5b_0(4),
      O => \p_0_out_inferred__3/_rgb_pixel[0]_i_182_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[0]_i_89_n_0\,
      I1 => address505_out(3),
      I2 => \p_0_out_inferred__3/_rgb_pixel[0]_i_90_n_0\,
      I3 => address505_out(4),
      I4 => \p_0_out_inferred__3/_rgb_pixel[0]_i_91_n_0\,
      O => \_rgb_pixel_reg[0]_32\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[1]_i_22_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[0]_i_114_n_0\,
      I2 => address505_out(5),
      I3 => \p_0_out_inferred__3/_rgb_pixel[10]_i_206_n_0\,
      I4 => address505_out(2),
      I5 => \p_0_out_inferred__3/_rgb_pixel[0]_i_90_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[0]_i_89_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[0]_i_115_n_0\,
      I1 => address5b_0(6),
      I2 => \p_0_out_inferred__3/_rgb_pixel[9]_i_140_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[0]_i_90_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[0]_i_90_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[10]_i_207_n_0\,
      I2 => address505_out(5),
      I3 => \p_0_out_inferred__3/_rgb_pixel[0]_i_116_n_0\,
      I4 => address505_out(2),
      I5 => \p_0_out_inferred__3/_rgb_pixel[1]_i_21_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[0]_i_91_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address505_out(4),
      I1 => \p_0_out_inferred__3/_rgb_pixel[9]_i_90_n_0\,
      I2 => address505_out(2),
      I3 => \p_0_out_inferred__3/_rgb_pixel[10]_i_206_n_0\,
      I4 => address505_out(5),
      I5 => \p_0_out_inferred__3/_rgb_pixel[9]_i_91_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_165_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[9]_i_88_n_0\,
      I1 => address505_out(5),
      I2 => \p_0_out_inferred__3/_rgb_pixel[10]_i_207_n_0\,
      I3 => address505_out(2),
      I4 => address505_out(4),
      I5 => \p_0_out_inferred__3/_rgb_pixel[9]_i_90_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_166_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[9]_i_90_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__3/_rgb_pixel[0]_i_90_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_206_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[10]_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[0]_i_90_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__3/_rgb_pixel[9]_i_90_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[10]_i_207_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address505_out(4),
      I1 => \p_0_out_inferred__3/_rgb_pixel[2]_i_69_n_0\,
      I2 => address505_out(5),
      I3 => \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\,
      I4 => address505_out(2),
      I5 => \p_0_out_inferred__3/_rgb_pixel[1]_i_21_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[1]_i_13_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[1]_i_22_n_0\,
      I1 => address505_out(5),
      I2 => \p_0_out_inferred__3/_rgb_pixel[2]_i_66_n_0\,
      I3 => address505_out(2),
      I4 => address505_out(4),
      I5 => \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[1]_i_14_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address505_out(0),
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__3/_rgb_pixel_reg[6]_i_42_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[1]_i_21_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address505_out(1),
      I1 => \p_0_out_inferred__3/_rgb_pixel_reg[6]_i_42_n_0\,
      I2 => address505_out(0),
      O => \p_0_out_inferred__3/_rgb_pixel[1]_i_22_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[2]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address505_out(4),
      I1 => \p_0_out_inferred__3/_rgb_pixel[2]_i_66_n_0\,
      I2 => address505_out(5),
      I3 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      I4 => address505_out(2),
      I5 => \p_0_out_inferred__3/_rgb_pixel[2]_i_67_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[2]_i_51_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[2]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[2]_i_68_n_0\,
      I1 => address505_out(5),
      I2 => \p_0_out_inferred__3/_rgb_pixel[2]_i_69_n_0\,
      I3 => address505_out(2),
      I4 => address505_out(4),
      I5 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[2]_i_52_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[2]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[2]_i_66_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[2]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address505_out(0),
      I1 => \p_0_out_inferred__3/_rgb_pixel[9]_i_134_n_0\,
      I2 => address505_out(1),
      O => \p_0_out_inferred__3/_rgb_pixel[2]_i_67_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[2]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address505_out(0),
      I1 => \p_0_out_inferred__3/_rgb_pixel[9]_i_134_n_0\,
      I2 => address505_out(1),
      O => \p_0_out_inferred__3/_rgb_pixel[2]_i_68_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[2]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[2]_i_69_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[6]_i_27_n_0\,
      I1 => address505_out(3),
      I2 => address505_out(4),
      I3 => \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\,
      I4 => address505_out(5),
      I5 => \p_0_out_inferred__3/_rgb_pixel[6]_i_29_n_0\,
      O => \_rgb_pixel_reg[6]_23\
    );
\p_0_out_inferred__3/_rgb_pixel[6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address505_out(1),
      I1 => \p_0_out_inferred__3/_rgb_pixel_reg[6]_i_42_n_0\,
      I2 => address505_out(0),
      I3 => address505_out(2),
      I4 => \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[6]_i_27_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[6]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[6]_i_43_n_0\,
      I1 => address5b_0(6),
      I2 => \p_0_out_inferred__3/_rgb_pixel[9]_i_140_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[6]_i_28_n_0\,
      I1 => address505_out(2),
      I2 => address505_out(0),
      I3 => address505_out(1),
      I4 => \p_0_out_inferred__3/_rgb_pixel_reg[6]_i_42_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[6]_i_29_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[6]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address5b_0(5),
      I1 => address5b_0(2),
      I2 => address5b_0(3),
      I3 => address5b_0(0),
      I4 => address5b_0(1),
      I5 => address5b_0(4),
      O => \p_0_out_inferred__3/_rgb_pixel[6]_i_43_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[6]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address5b_0(5),
      I1 => address5b_0(4),
      I2 => address5b_0(0),
      I3 => address5b_0(2),
      I4 => address5b_0(1),
      I5 => address5b_0(3),
      O => \p_0_out_inferred__3/_rgb_pixel[6]_i_58_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address5b_0(3),
      I1 => address5b_0(1),
      I2 => address5b_0(2),
      I3 => address5b_0(0),
      I4 => address5b_0(4),
      I5 => address5b_0(5),
      O => \p_0_out_inferred__3/_rgb_pixel[6]_i_59_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[7]_i_47_n_0\,
      I1 => address505_out(3),
      I2 => address505_out(4),
      I3 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      I4 => address505_out(5),
      I5 => \p_0_out_inferred__3/_rgb_pixel[7]_i_48_n_0\,
      O => \_rgb_pixel_reg[3]_10\
    );
\p_0_out_inferred__3/_rgb_pixel[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address505_out(1),
      I1 => \p_0_out_inferred__3/_rgb_pixel_reg[7]_i_69_n_0\,
      I2 => address505_out(0),
      I3 => \p_0_out_inferred__3/_rgb_pixel[9]_i_134_n_0\,
      I4 => address505_out(2),
      I5 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[7]_i_47_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      I1 => address505_out(2),
      I2 => \p_0_out_inferred__3/_rgb_pixel[9]_i_134_n_0\,
      I3 => address505_out(0),
      I4 => address505_out(1),
      I5 => \p_0_out_inferred__3/_rgb_pixel_reg[7]_i_69_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[7]_i_48_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[7]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address5b_0(5),
      I1 => address5b_0(4),
      I2 => address5b_0(0),
      I3 => address5b_0(2),
      I4 => address5b_0(1),
      I5 => address5b_0(3),
      O => \p_0_out_inferred__3/_rgb_pixel[7]_i_81_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[7]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address5b_0(3),
      I1 => address5b_0(1),
      I2 => address5b_0(2),
      I3 => address5b_0(0),
      I4 => address5b_0(4),
      I5 => address5b_0(5),
      O => \p_0_out_inferred__3/_rgb_pixel[7]_i_82_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[8]_i_136\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address505_out(0),
      I1 => \p_0_out_inferred__3/_rgb_pixel[9]_i_134_n_0\,
      I2 => address505_out(1),
      I3 => address505_out(2),
      I4 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[8]_i_136_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[8]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[8]_i_195_n_0\,
      I1 => address5b_0(6),
      I2 => \p_0_out_inferred__3/_rgb_pixel[9]_i_140_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[8]_i_138\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      I1 => address505_out(2),
      I2 => address505_out(0),
      I3 => \p_0_out_inferred__3/_rgb_pixel[9]_i_134_n_0\,
      I4 => address505_out(1),
      O => \p_0_out_inferred__3/_rgb_pixel[8]_i_138_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[8]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address5b_0(5),
      I1 => address5b_0(0),
      I2 => address5b_0(3),
      I3 => address5b_0(2),
      I4 => address5b_0(1),
      I5 => address5b_0(4),
      O => \p_0_out_inferred__3/_rgb_pixel[8]_i_195_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[8]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[8]_i_136_n_0\,
      I1 => address505_out(3),
      I2 => address505_out(4),
      I3 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      I4 => address505_out(5),
      I5 => \p_0_out_inferred__3/_rgb_pixel[8]_i_138_n_0\,
      O => \_rgb_pixel_reg[8]_9\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[9]_i_172_n_0\,
      I1 => address5b_0(6),
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_134_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      I1 => address505_out(0),
      I2 => \p_0_out_inferred__3/_rgb_pixel[9]_i_173_n_0\,
      I3 => address505_out(1),
      I4 => \p_0_out_inferred__3/_rgb_pixel[9]_i_90_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_135_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address5b_0(5),
      I1 => address5b_0(0),
      I2 => address5b_0(3),
      I3 => address5b_0(2),
      I4 => address5b_0(1),
      I5 => address5b_0(4),
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_138_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address5b_0(4),
      I1 => address5b_0(1),
      I2 => address5b_0(3),
      I3 => address5b_0(2),
      I4 => address5b_0(0),
      I5 => address5b_0(5),
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_140_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_141\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[9]_i_90_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__3/_rgb_pixel[9]_i_173_n_0\,
      I3 => address505_out(0),
      I4 => \p_0_out_inferred__3/_rgb_pixel[8]_i_137_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_141_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address5b_0(0),
      I1 => address5b_0(1),
      I2 => address5b_0(5),
      I3 => address5b_0(3),
      I4 => address5b_0(2),
      I5 => address5b_0(4),
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_172_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[9]_i_209_n_0\,
      I1 => address5b_0(6),
      I2 => \p_0_out_inferred__3/_rgb_pixel[9]_i_140_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_173_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address5b_0(5),
      I1 => address5b_0(0),
      I2 => address5b_0(3),
      I3 => address5b_0(2),
      I4 => address5b_0(1),
      I5 => address5b_0(4),
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_209_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[9]_i_88_n_0\,
      I1 => address505_out(3),
      I2 => address505_out(4),
      I3 => \p_0_out_inferred__3/_rgb_pixel[9]_i_90_n_0\,
      I4 => address505_out(5),
      I5 => \p_0_out_inferred__3/_rgb_pixel[9]_i_91_n_0\,
      O => \_rgb_pixel_reg[5]_14\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address505_out(0),
      I1 => \p_0_out_inferred__3/_rgb_pixel[9]_i_134_n_0\,
      I2 => address505_out(1),
      I3 => address505_out(2),
      I4 => \p_0_out_inferred__3/_rgb_pixel[9]_i_135_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_88_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[9]_i_138_n_0\,
      I1 => address5b_0(6),
      I2 => \p_0_out_inferred__3/_rgb_pixel[9]_i_140_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_90_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel[9]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[9]_i_141_n_0\,
      I1 => address505_out(2),
      I2 => address505_out(0),
      I3 => \p_0_out_inferred__3/_rgb_pixel[9]_i_134_n_0\,
      I4 => address505_out(1),
      O => \p_0_out_inferred__3/_rgb_pixel[9]_i_91_n_0\
    );
\p_0_out_inferred__3/_rgb_pixel_reg[10]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[10]_i_165_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[10]_i_166_n_0\,
      O => \_rgb_pixel_reg[10]_8\,
      S => address505_out(3)
    );
\p_0_out_inferred__3/_rgb_pixel_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[1]_i_13_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[1]_i_14_n_0\,
      O => \_rgb_pixel_reg[1]_3\,
      S => address505_out(3)
    );
\p_0_out_inferred__3/_rgb_pixel_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[2]_i_51_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[2]_i_52_n_0\,
      O => \_rgb_pixel_reg[2]_9\,
      S => address505_out(3)
    );
\p_0_out_inferred__3/_rgb_pixel_reg[6]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[6]_i_58_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[6]_i_59_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel_reg[6]_i_42_n_0\,
      S => address5b_0(6)
    );
\p_0_out_inferred__3/_rgb_pixel_reg[7]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__3/_rgb_pixel[7]_i_81_n_0\,
      I1 => \p_0_out_inferred__3/_rgb_pixel[7]_i_82_n_0\,
      O => \p_0_out_inferred__3/_rgb_pixel_reg[7]_i_69_n_0\,
      S => address5b_0(6)
    );
\p_0_out_inferred__4/_rgb_pixel[0]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\,
      I1 => address505_out(0),
      I2 => \p_0_out_inferred__4/_rgb_pixel[0]_i_151_n_0\,
      I3 => address505_out(1),
      I4 => \p_0_out_inferred__4/_rgb_pixel[0]_i_93_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[0]_i_117_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address5011_out(5),
      I1 => address5011_out(2),
      I2 => address5011_out(3),
      I3 => address5011_out(0),
      I4 => address5011_out(1),
      I5 => address5011_out(4),
      O => \p_0_out_inferred__4/_rgb_pixel[0]_i_118_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[0]_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[0]_i_93_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__4/_rgb_pixel[0]_i_151_n_0\,
      I3 => address505_out(0),
      I4 => \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[0]_i_119_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[0]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[0]_i_183_n_0\,
      I1 => address5011_out(6),
      I2 => \p_0_out_inferred__4/_rgb_pixel[9]_i_146_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[0]_i_151_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[0]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address5011_out(5),
      I1 => address5011_out(2),
      I2 => address5011_out(3),
      I3 => address5011_out(0),
      I4 => address5011_out(1),
      I5 => address5011_out(4),
      O => \p_0_out_inferred__4/_rgb_pixel[0]_i_183_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[0]_i_92_n_0\,
      I1 => address505_out(3),
      I2 => \p_0_out_inferred__4/_rgb_pixel[0]_i_93_n_0\,
      I3 => address505_out(4),
      I4 => \p_0_out_inferred__4/_rgb_pixel[0]_i_94_n_0\,
      O => \_rgb_pixel_reg[0]_33\
    );
\p_0_out_inferred__4/_rgb_pixel[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[1]_i_24_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[0]_i_117_n_0\,
      I2 => address505_out(5),
      I3 => \p_0_out_inferred__4/_rgb_pixel[10]_i_208_n_0\,
      I4 => address505_out(2),
      I5 => \p_0_out_inferred__4/_rgb_pixel[0]_i_93_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[0]_i_92_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[0]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[0]_i_118_n_0\,
      I1 => address5011_out(6),
      I2 => \p_0_out_inferred__4/_rgb_pixel[9]_i_146_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[0]_i_93_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[0]_i_93_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[10]_i_209_n_0\,
      I2 => address505_out(5),
      I3 => \p_0_out_inferred__4/_rgb_pixel[0]_i_119_n_0\,
      I4 => address505_out(2),
      I5 => \p_0_out_inferred__4/_rgb_pixel[1]_i_23_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[0]_i_94_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address505_out(4),
      I1 => \p_0_out_inferred__4/_rgb_pixel[9]_i_93_n_0\,
      I2 => address505_out(2),
      I3 => \p_0_out_inferred__4/_rgb_pixel[10]_i_208_n_0\,
      I4 => address505_out(5),
      I5 => \p_0_out_inferred__4/_rgb_pixel[9]_i_94_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_168_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[9]_i_92_n_0\,
      I1 => address505_out(5),
      I2 => \p_0_out_inferred__4/_rgb_pixel[10]_i_209_n_0\,
      I3 => address505_out(2),
      I4 => address505_out(4),
      I5 => \p_0_out_inferred__4/_rgb_pixel[9]_i_93_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_169_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[9]_i_93_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__4/_rgb_pixel[0]_i_93_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_208_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[10]_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[0]_i_93_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__4/_rgb_pixel[9]_i_93_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[10]_i_209_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address505_out(4),
      I1 => \p_0_out_inferred__4/_rgb_pixel[2]_i_73_n_0\,
      I2 => address505_out(5),
      I3 => \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\,
      I4 => address505_out(2),
      I5 => \p_0_out_inferred__4/_rgb_pixel[1]_i_23_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[1]_i_15_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[1]_i_24_n_0\,
      I1 => address505_out(5),
      I2 => \p_0_out_inferred__4/_rgb_pixel[2]_i_70_n_0\,
      I3 => address505_out(2),
      I4 => address505_out(4),
      I5 => \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[1]_i_16_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address505_out(0),
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__4/_rgb_pixel_reg[6]_i_44_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[1]_i_23_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[1]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address505_out(1),
      I1 => \p_0_out_inferred__4/_rgb_pixel_reg[6]_i_44_n_0\,
      I2 => address505_out(0),
      O => \p_0_out_inferred__4/_rgb_pixel[1]_i_24_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[2]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address505_out(4),
      I1 => \p_0_out_inferred__4/_rgb_pixel[2]_i_70_n_0\,
      I2 => address505_out(5),
      I3 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      I4 => address505_out(2),
      I5 => \p_0_out_inferred__4/_rgb_pixel[2]_i_71_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[2]_i_53_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[2]_i_72_n_0\,
      I1 => address505_out(5),
      I2 => \p_0_out_inferred__4/_rgb_pixel[2]_i_73_n_0\,
      I3 => address505_out(2),
      I4 => address505_out(4),
      I5 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[2]_i_54_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[2]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[2]_i_70_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[2]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address505_out(0),
      I1 => \p_0_out_inferred__4/_rgb_pixel[9]_i_142_n_0\,
      I2 => address505_out(1),
      O => \p_0_out_inferred__4/_rgb_pixel[2]_i_71_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[2]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address505_out(0),
      I1 => \p_0_out_inferred__4/_rgb_pixel[9]_i_142_n_0\,
      I2 => address505_out(1),
      O => \p_0_out_inferred__4/_rgb_pixel[2]_i_72_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[2]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[2]_i_73_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[6]_i_30_n_0\,
      I1 => address505_out(3),
      I2 => address505_out(4),
      I3 => \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\,
      I4 => address505_out(5),
      I5 => \p_0_out_inferred__4/_rgb_pixel[6]_i_32_n_0\,
      O => \_rgb_pixel_reg[6]_24\
    );
\p_0_out_inferred__4/_rgb_pixel[6]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address505_out(1),
      I1 => \p_0_out_inferred__4/_rgb_pixel_reg[6]_i_44_n_0\,
      I2 => address505_out(0),
      I3 => address505_out(2),
      I4 => \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[6]_i_30_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[6]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[6]_i_45_n_0\,
      I1 => address5011_out(6),
      I2 => \p_0_out_inferred__4/_rgb_pixel[9]_i_146_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[6]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[6]_i_31_n_0\,
      I1 => address505_out(2),
      I2 => address505_out(0),
      I3 => address505_out(1),
      I4 => \p_0_out_inferred__4/_rgb_pixel_reg[6]_i_44_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[6]_i_32_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[6]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address5011_out(5),
      I1 => address5011_out(2),
      I2 => address5011_out(3),
      I3 => address5011_out(0),
      I4 => address5011_out(1),
      I5 => address5011_out(4),
      O => \p_0_out_inferred__4/_rgb_pixel[6]_i_45_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[6]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address5011_out(5),
      I1 => address5011_out(4),
      I2 => address5011_out(0),
      I3 => address5011_out(2),
      I4 => address5011_out(1),
      I5 => address5011_out(3),
      O => \p_0_out_inferred__4/_rgb_pixel[6]_i_60_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[6]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address5011_out(3),
      I1 => address5011_out(1),
      I2 => address5011_out(2),
      I3 => address5011_out(0),
      I4 => address5011_out(4),
      I5 => address5011_out(5),
      O => \p_0_out_inferred__4/_rgb_pixel[6]_i_61_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[7]_i_49_n_0\,
      I1 => address505_out(3),
      I2 => address505_out(4),
      I3 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      I4 => address505_out(5),
      I5 => \p_0_out_inferred__4/_rgb_pixel[7]_i_50_n_0\,
      O => \_rgb_pixel_reg[3]_11\
    );
\p_0_out_inferred__4/_rgb_pixel[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address505_out(1),
      I1 => \p_0_out_inferred__4/_rgb_pixel_reg[7]_i_70_n_0\,
      I2 => address505_out(0),
      I3 => \p_0_out_inferred__4/_rgb_pixel[9]_i_142_n_0\,
      I4 => address505_out(2),
      I5 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[7]_i_49_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      I1 => address505_out(2),
      I2 => \p_0_out_inferred__4/_rgb_pixel[9]_i_142_n_0\,
      I3 => address505_out(0),
      I4 => address505_out(1),
      I5 => \p_0_out_inferred__4/_rgb_pixel_reg[7]_i_70_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[7]_i_50_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[7]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address5011_out(5),
      I1 => address5011_out(4),
      I2 => address5011_out(0),
      I3 => address5011_out(2),
      I4 => address5011_out(1),
      I5 => address5011_out(3),
      O => \p_0_out_inferred__4/_rgb_pixel[7]_i_83_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[7]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address5011_out(3),
      I1 => address5011_out(1),
      I2 => address5011_out(2),
      I3 => address5011_out(0),
      I4 => address5011_out(4),
      I5 => address5011_out(5),
      O => \p_0_out_inferred__4/_rgb_pixel[7]_i_84_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[8]_i_139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address505_out(0),
      I1 => \p_0_out_inferred__4/_rgb_pixel[9]_i_142_n_0\,
      I2 => address505_out(1),
      I3 => address505_out(2),
      I4 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[8]_i_139_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[8]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[8]_i_196_n_0\,
      I1 => address5011_out(6),
      I2 => \p_0_out_inferred__4/_rgb_pixel[9]_i_146_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[8]_i_141\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      I1 => address505_out(2),
      I2 => address505_out(0),
      I3 => \p_0_out_inferred__4/_rgb_pixel[9]_i_142_n_0\,
      I4 => address505_out(1),
      O => \p_0_out_inferred__4/_rgb_pixel[8]_i_141_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[8]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address5011_out(5),
      I1 => address5011_out(0),
      I2 => address5011_out(3),
      I3 => address5011_out(2),
      I4 => address5011_out(1),
      I5 => address5011_out(4),
      O => \p_0_out_inferred__4/_rgb_pixel[8]_i_196_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[8]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[8]_i_139_n_0\,
      I1 => address505_out(3),
      I2 => address505_out(4),
      I3 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      I4 => address505_out(5),
      I5 => \p_0_out_inferred__4/_rgb_pixel[8]_i_141_n_0\,
      O => \_rgb_pixel_reg[8]_10\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[9]_i_178_n_0\,
      I1 => address5011_out(6),
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_142_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_143\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      I1 => address505_out(0),
      I2 => \p_0_out_inferred__4/_rgb_pixel[9]_i_179_n_0\,
      I3 => address505_out(1),
      I4 => \p_0_out_inferred__4/_rgb_pixel[9]_i_93_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_143_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address5011_out(5),
      I1 => address5011_out(0),
      I2 => address5011_out(3),
      I3 => address5011_out(2),
      I4 => address5011_out(1),
      I5 => address5011_out(4),
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_144_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address5011_out(4),
      I1 => address5011_out(1),
      I2 => address5011_out(3),
      I3 => address5011_out(2),
      I4 => address5011_out(0),
      I5 => address5011_out(5),
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_146_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[9]_i_93_n_0\,
      I1 => address505_out(1),
      I2 => \p_0_out_inferred__4/_rgb_pixel[9]_i_179_n_0\,
      I3 => address505_out(0),
      I4 => \p_0_out_inferred__4/_rgb_pixel[8]_i_140_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_147_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address5011_out(0),
      I1 => address5011_out(1),
      I2 => address5011_out(5),
      I3 => address5011_out(3),
      I4 => address5011_out(2),
      I5 => address5011_out(4),
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_178_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[9]_i_214_n_0\,
      I1 => address5011_out(6),
      I2 => \p_0_out_inferred__4/_rgb_pixel[9]_i_146_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_179_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address5011_out(5),
      I1 => address5011_out(0),
      I2 => address5011_out(3),
      I3 => address5011_out(2),
      I4 => address5011_out(1),
      I5 => address5011_out(4),
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_214_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[9]_i_92_n_0\,
      I1 => address505_out(3),
      I2 => address505_out(4),
      I3 => \p_0_out_inferred__4/_rgb_pixel[9]_i_93_n_0\,
      I4 => address505_out(5),
      I5 => \p_0_out_inferred__4/_rgb_pixel[9]_i_94_n_0\,
      O => \_rgb_pixel_reg[5]_15\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address505_out(0),
      I1 => \p_0_out_inferred__4/_rgb_pixel[9]_i_142_n_0\,
      I2 => address505_out(1),
      I3 => address505_out(2),
      I4 => \p_0_out_inferred__4/_rgb_pixel[9]_i_143_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_92_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[9]_i_144_n_0\,
      I1 => address5011_out(6),
      I2 => \p_0_out_inferred__4/_rgb_pixel[9]_i_146_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_93_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel[9]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[9]_i_147_n_0\,
      I1 => address505_out(2),
      I2 => address505_out(0),
      I3 => \p_0_out_inferred__4/_rgb_pixel[9]_i_142_n_0\,
      I4 => address505_out(1),
      O => \p_0_out_inferred__4/_rgb_pixel[9]_i_94_n_0\
    );
\p_0_out_inferred__4/_rgb_pixel_reg[10]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[10]_i_168_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[10]_i_169_n_0\,
      O => \_rgb_pixel_reg[10]_9\,
      S => address505_out(3)
    );
\p_0_out_inferred__4/_rgb_pixel_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[1]_i_15_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[1]_i_16_n_0\,
      O => \_rgb_pixel_reg[1]_4\,
      S => address505_out(3)
    );
\p_0_out_inferred__4/_rgb_pixel_reg[2]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[2]_i_53_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[2]_i_54_n_0\,
      O => \_rgb_pixel_reg[2]_10\,
      S => address505_out(3)
    );
\p_0_out_inferred__4/_rgb_pixel_reg[6]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[6]_i_60_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[6]_i_61_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel_reg[6]_i_44_n_0\,
      S => address5011_out(6)
    );
\p_0_out_inferred__4/_rgb_pixel_reg[7]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__4/_rgb_pixel[7]_i_83_n_0\,
      I1 => \p_0_out_inferred__4/_rgb_pixel[7]_i_84_n_0\,
      O => \p_0_out_inferred__4/_rgb_pixel_reg[7]_i_70_n_0\,
      S => address5011_out(6)
    );
\p_0_out_inferred__5/_rgb_pixel[0]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[0]_i_146_n_0\,
      I1 => address3b_0(6),
      I2 => \p_0_out_inferred__5/_rgb_pixel[9]_i_106_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[0]_i_110_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[0]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address3b_0(5),
      I1 => address3b_0(2),
      I2 => address3b_0(3),
      I3 => address3b_0(0),
      I4 => address3b_0(1),
      I5 => address3b_0(4),
      O => \p_0_out_inferred__5/_rgb_pixel[0]_i_146_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[0]_i_47_n_0\,
      I1 => address307_out(3),
      I2 => \p_0_out_inferred__5/_rgb_pixel[0]_i_48_n_0\,
      I3 => address307_out(4),
      I4 => \p_0_out_inferred__5/_rgb_pixel[0]_i_49_n_0\,
      O => \_rgb_pixel_reg[0]_34\
    );
\p_0_out_inferred__5/_rgb_pixel[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[4]_i_56_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[0]_i_69_n_0\,
      I2 => address307_out(5),
      I3 => \p_0_out_inferred__5/_rgb_pixel[10]_i_123_n_0\,
      I4 => address307_out(2),
      I5 => \p_0_out_inferred__5/_rgb_pixel[0]_i_48_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[0]_i_47_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[0]_i_70_n_0\,
      I1 => address3b_0(6),
      I2 => \p_0_out_inferred__5/_rgb_pixel[9]_i_106_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[0]_i_48_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[0]_i_48_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[10]_i_124_n_0\,
      I2 => address307_out(5),
      I3 => \p_0_out_inferred__5/_rgb_pixel[0]_i_71_n_0\,
      I4 => address307_out(2),
      I5 => \p_0_out_inferred__5/_rgb_pixel[4]_i_55_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[0]_i_49_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\,
      I1 => address307_out(0),
      I2 => \p_0_out_inferred__5/_rgb_pixel[0]_i_110_n_0\,
      I3 => address307_out(1),
      I4 => \p_0_out_inferred__5/_rgb_pixel[0]_i_48_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[0]_i_69_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address3b_0(5),
      I1 => address3b_0(2),
      I2 => address3b_0(3),
      I3 => address3b_0(0),
      I4 => address3b_0(1),
      I5 => address3b_0(4),
      O => \p_0_out_inferred__5/_rgb_pixel[0]_i_70_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[0]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[0]_i_48_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__5/_rgb_pixel[0]_i_110_n_0\,
      I3 => address307_out(0),
      I4 => \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[0]_i_71_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[10]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[9]_i_61_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__5/_rgb_pixel[0]_i_48_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[10]_i_123_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[10]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[0]_i_48_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__5/_rgb_pixel[9]_i_61_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[10]_i_124_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[10]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address307_out(4),
      I1 => \p_0_out_inferred__5/_rgb_pixel[9]_i_61_n_0\,
      I2 => address307_out(2),
      I3 => \p_0_out_inferred__5/_rgb_pixel[10]_i_123_n_0\,
      I4 => address307_out(5),
      I5 => \p_0_out_inferred__5/_rgb_pixel[9]_i_62_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[10]_i_75_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[10]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[9]_i_59_n_0\,
      I1 => address307_out(5),
      I2 => \p_0_out_inferred__5/_rgb_pixel[10]_i_124_n_0\,
      I3 => address307_out(2),
      I4 => address307_out(4),
      I5 => \p_0_out_inferred__5/_rgb_pixel[9]_i_61_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[10]_i_76_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address307_out(4),
      I1 => \p_0_out_inferred__5/_rgb_pixel[4]_i_57_n_0\,
      I2 => address307_out(5),
      I3 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      I4 => address307_out(2),
      I5 => \p_0_out_inferred__5/_rgb_pixel[2]_i_43_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[2]_i_24_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[2]_i_44_n_0\,
      I1 => address307_out(5),
      I2 => \p_0_out_inferred__5/_rgb_pixel[4]_i_54_n_0\,
      I3 => address307_out(2),
      I4 => address307_out(4),
      I5 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[2]_i_25_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[2]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address307_out(0),
      I1 => \p_0_out_inferred__5/_rgb_pixel[9]_i_100_n_0\,
      I2 => address307_out(1),
      O => \p_0_out_inferred__5/_rgb_pixel[2]_i_43_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[2]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address307_out(0),
      I1 => \p_0_out_inferred__5/_rgb_pixel[9]_i_100_n_0\,
      I2 => address307_out(1),
      O => \p_0_out_inferred__5/_rgb_pixel[2]_i_44_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address307_out(4),
      I1 => \p_0_out_inferred__5/_rgb_pixel[4]_i_54_n_0\,
      I2 => address307_out(5),
      I3 => \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\,
      I4 => address307_out(2),
      I5 => \p_0_out_inferred__5/_rgb_pixel[4]_i_55_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[4]_i_43_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[4]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[4]_i_56_n_0\,
      I1 => address307_out(5),
      I2 => \p_0_out_inferred__5/_rgb_pixel[4]_i_57_n_0\,
      I3 => address307_out(2),
      I4 => address307_out(4),
      I5 => \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[4]_i_44_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[4]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[4]_i_54_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[4]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address307_out(0),
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__5/_rgb_pixel_reg[6]_i_23_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[4]_i_55_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[4]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address307_out(1),
      I1 => \p_0_out_inferred__5/_rgb_pixel_reg[6]_i_23_n_0\,
      I2 => address307_out(0),
      O => \p_0_out_inferred__5/_rgb_pixel[4]_i_56_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[4]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[4]_i_57_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address307_out(1),
      I1 => \p_0_out_inferred__5/_rgb_pixel_reg[6]_i_23_n_0\,
      I2 => address307_out(0),
      I3 => address307_out(2),
      I4 => \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[6]_i_12_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[6]_i_24_n_0\,
      I1 => address3b_0(6),
      I2 => \p_0_out_inferred__5/_rgb_pixel[9]_i_106_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\,
      I1 => address307_out(2),
      I2 => address307_out(0),
      I3 => address307_out(1),
      I4 => \p_0_out_inferred__5/_rgb_pixel_reg[6]_i_23_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[6]_i_14_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address3b_0(5),
      I1 => address3b_0(2),
      I2 => address3b_0(3),
      I3 => address3b_0(0),
      I4 => address3b_0(1),
      I5 => address3b_0(4),
      O => \p_0_out_inferred__5/_rgb_pixel[6]_i_24_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address3b_0(5),
      I1 => address3b_0(4),
      I2 => address3b_0(0),
      I3 => address3b_0(2),
      I4 => address3b_0(1),
      I5 => address3b_0(3),
      O => \p_0_out_inferred__5/_rgb_pixel[6]_i_38_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[6]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address3b_0(3),
      I1 => address3b_0(1),
      I2 => address3b_0(2),
      I3 => address3b_0(0),
      I4 => address3b_0(4),
      I5 => address3b_0(5),
      O => \p_0_out_inferred__5/_rgb_pixel[6]_i_39_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[6]_i_12_n_0\,
      I1 => address307_out(3),
      I2 => address307_out(4),
      I3 => \p_0_out_inferred__5/_rgb_pixel[6]_i_13_n_0\,
      I4 => address307_out(5),
      I5 => \p_0_out_inferred__5/_rgb_pixel[6]_i_14_n_0\,
      O => \_rgb_pixel_reg[6]_25\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[7]_i_22_n_0\,
      I1 => address307_out(3),
      I2 => address307_out(4),
      I3 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      I4 => address307_out(5),
      I5 => \p_0_out_inferred__5/_rgb_pixel[7]_i_23_n_0\,
      O => \_rgb_pixel_reg[3]_12\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address307_out(1),
      I1 => \p_0_out_inferred__5/_rgb_pixel_reg[7]_i_38_n_0\,
      I2 => address307_out(0),
      I3 => \p_0_out_inferred__5/_rgb_pixel[9]_i_100_n_0\,
      I4 => address307_out(2),
      I5 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[7]_i_22_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      I1 => address307_out(2),
      I2 => \p_0_out_inferred__5/_rgb_pixel[9]_i_100_n_0\,
      I3 => address307_out(0),
      I4 => address307_out(1),
      I5 => \p_0_out_inferred__5/_rgb_pixel_reg[7]_i_38_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[7]_i_23_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address3b_0(5),
      I1 => address3b_0(4),
      I2 => address3b_0(0),
      I3 => address3b_0(2),
      I4 => address3b_0(1),
      I5 => address3b_0(3),
      O => \p_0_out_inferred__5/_rgb_pixel[7]_i_51_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address3b_0(3),
      I1 => address3b_0(1),
      I2 => address3b_0(2),
      I3 => address3b_0(0),
      I4 => address3b_0(4),
      I5 => address3b_0(5),
      O => \p_0_out_inferred__5/_rgb_pixel[7]_i_52_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[8]_i_33_n_0\,
      I1 => address307_out(3),
      I2 => address307_out(4),
      I3 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      I4 => address307_out(5),
      I5 => \p_0_out_inferred__5/_rgb_pixel[8]_i_35_n_0\,
      O => \_rgb_pixel_reg[8]_11\
    );
\p_0_out_inferred__5/_rgb_pixel[8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address307_out(0),
      I1 => \p_0_out_inferred__5/_rgb_pixel[9]_i_100_n_0\,
      I2 => address307_out(1),
      I3 => address307_out(2),
      I4 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[8]_i_33_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[8]_i_82_n_0\,
      I1 => address3b_0(6),
      I2 => \p_0_out_inferred__5/_rgb_pixel[9]_i_106_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[8]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      I1 => address307_out(2),
      I2 => address307_out(0),
      I3 => \p_0_out_inferred__5/_rgb_pixel[9]_i_100_n_0\,
      I4 => address307_out(1),
      O => \p_0_out_inferred__5/_rgb_pixel[8]_i_35_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[8]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address3b_0(5),
      I1 => address3b_0(0),
      I2 => address3b_0(3),
      I3 => address3b_0(2),
      I4 => address3b_0(1),
      I5 => address3b_0(4),
      O => \p_0_out_inferred__5/_rgb_pixel[8]_i_82_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[9]_i_158_n_0\,
      I1 => address3b_0(6),
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_100_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      I1 => address307_out(0),
      I2 => \p_0_out_inferred__5/_rgb_pixel[9]_i_159_n_0\,
      I3 => address307_out(1),
      I4 => \p_0_out_inferred__5/_rgb_pixel[9]_i_61_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_101_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address3b_0(5),
      I1 => address3b_0(0),
      I2 => address3b_0(3),
      I3 => address3b_0(2),
      I4 => address3b_0(1),
      I5 => address3b_0(4),
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_104_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address3b_0(4),
      I1 => address3b_0(1),
      I2 => address3b_0(3),
      I3 => address3b_0(2),
      I4 => address3b_0(0),
      I5 => address3b_0(5),
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_106_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[9]_i_61_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__5/_rgb_pixel[9]_i_159_n_0\,
      I3 => address307_out(0),
      I4 => \p_0_out_inferred__5/_rgb_pixel[8]_i_34_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_107_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address3b_0(0),
      I1 => address3b_0(1),
      I2 => address3b_0(5),
      I3 => address3b_0(3),
      I4 => address3b_0(2),
      I5 => address3b_0(4),
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_158_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[9]_i_197_n_0\,
      I1 => address3b_0(6),
      I2 => \p_0_out_inferred__5/_rgb_pixel[9]_i_106_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_159_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address3b_0(5),
      I1 => address3b_0(0),
      I2 => address3b_0(3),
      I3 => address3b_0(2),
      I4 => address3b_0(1),
      I5 => address3b_0(4),
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_197_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[9]_i_59_n_0\,
      I1 => address307_out(3),
      I2 => address307_out(4),
      I3 => \p_0_out_inferred__5/_rgb_pixel[9]_i_61_n_0\,
      I4 => address307_out(5),
      I5 => \p_0_out_inferred__5/_rgb_pixel[9]_i_62_n_0\,
      O => \_rgb_pixel_reg[9]_3\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address307_out(0),
      I1 => \p_0_out_inferred__5/_rgb_pixel[9]_i_100_n_0\,
      I2 => address307_out(1),
      I3 => address307_out(2),
      I4 => \p_0_out_inferred__5/_rgb_pixel[9]_i_101_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_59_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[9]_i_104_n_0\,
      I1 => address3b_0(6),
      I2 => \p_0_out_inferred__5/_rgb_pixel[9]_i_106_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_61_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel[9]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[9]_i_107_n_0\,
      I1 => address307_out(2),
      I2 => address307_out(0),
      I3 => \p_0_out_inferred__5/_rgb_pixel[9]_i_100_n_0\,
      I4 => address307_out(1),
      O => \p_0_out_inferred__5/_rgb_pixel[9]_i_62_n_0\
    );
\p_0_out_inferred__5/_rgb_pixel_reg[10]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[10]_i_75_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[10]_i_76_n_0\,
      O => \_rgb_pixel_reg[10]_10\,
      S => address307_out(3)
    );
\p_0_out_inferred__5/_rgb_pixel_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[2]_i_24_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[2]_i_25_n_0\,
      O => \_rgb_pixel_reg[2]_11\,
      S => address307_out(3)
    );
\p_0_out_inferred__5/_rgb_pixel_reg[4]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[4]_i_43_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[4]_i_44_n_0\,
      O => \_rgb_pixel_reg[4]_9\,
      S => address307_out(3)
    );
\p_0_out_inferred__5/_rgb_pixel_reg[6]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[6]_i_38_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[6]_i_39_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel_reg[6]_i_23_n_0\,
      S => address3b_0(6)
    );
\p_0_out_inferred__5/_rgb_pixel_reg[7]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__5/_rgb_pixel[7]_i_51_n_0\,
      I1 => \p_0_out_inferred__5/_rgb_pixel[7]_i_52_n_0\,
      O => \p_0_out_inferred__5/_rgb_pixel_reg[7]_i_38_n_0\,
      S => address3b_0(6)
    );
\p_0_out_inferred__6/_rgb_pixel[0]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[0]_i_147_n_0\,
      I1 => address3015_out(6),
      I2 => \p_0_out_inferred__6/_rgb_pixel[9]_i_112_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[0]_i_111_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25B5959555575555"
    )
        port map (
      I0 => address3015_out(5),
      I1 => address3015_out(2),
      I2 => address3015_out(3),
      I3 => address3015_out(0),
      I4 => address3015_out(1),
      I5 => address3015_out(4),
      O => \p_0_out_inferred__6/_rgb_pixel[0]_i_147_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[0]_i_50_n_0\,
      I1 => address307_out(3),
      I2 => \p_0_out_inferred__6/_rgb_pixel[0]_i_51_n_0\,
      I3 => address307_out(4),
      I4 => \p_0_out_inferred__6/_rgb_pixel[0]_i_52_n_0\,
      O => \p_0_out__4\(0)
    );
\p_0_out_inferred__6/_rgb_pixel[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[4]_i_60_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[0]_i_72_n_0\,
      I2 => address307_out(5),
      I3 => \p_0_out_inferred__6/_rgb_pixel[10]_i_125_n_0\,
      I4 => address307_out(2),
      I5 => \p_0_out_inferred__6/_rgb_pixel[0]_i_51_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[0]_i_50_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[0]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[0]_i_73_n_0\,
      I1 => address3015_out(6),
      I2 => \p_0_out_inferred__6/_rgb_pixel[9]_i_112_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[0]_i_51_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[0]_i_51_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[10]_i_126_n_0\,
      I2 => address307_out(5),
      I3 => \p_0_out_inferred__6/_rgb_pixel[0]_i_74_n_0\,
      I4 => address307_out(2),
      I5 => \p_0_out_inferred__6/_rgb_pixel[4]_i_59_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[0]_i_52_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[0]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\,
      I1 => address307_out(0),
      I2 => \p_0_out_inferred__6/_rgb_pixel[0]_i_111_n_0\,
      I3 => address307_out(1),
      I4 => \p_0_out_inferred__6/_rgb_pixel[0]_i_51_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[0]_i_72_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBF3F3FFFFFFDFD"
    )
        port map (
      I0 => address3015_out(5),
      I1 => address3015_out(2),
      I2 => address3015_out(3),
      I3 => address3015_out(0),
      I4 => address3015_out(1),
      I5 => address3015_out(4),
      O => \p_0_out_inferred__6/_rgb_pixel[0]_i_73_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[0]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[0]_i_51_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__6/_rgb_pixel[0]_i_111_n_0\,
      I3 => address307_out(0),
      I4 => \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[0]_i_74_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[10]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[9]_i_64_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__6/_rgb_pixel[0]_i_51_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[10]_i_125_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[10]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[0]_i_51_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__6/_rgb_pixel[9]_i_64_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[10]_i_126_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[10]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => address307_out(4),
      I1 => \p_0_out_inferred__6/_rgb_pixel[9]_i_64_n_0\,
      I2 => address307_out(2),
      I3 => \p_0_out_inferred__6/_rgb_pixel[10]_i_125_n_0\,
      I4 => address307_out(5),
      I5 => \p_0_out_inferred__6/_rgb_pixel[9]_i_65_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[10]_i_78_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[10]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[9]_i_63_n_0\,
      I1 => address307_out(5),
      I2 => \p_0_out_inferred__6/_rgb_pixel[10]_i_126_n_0\,
      I3 => address307_out(2),
      I4 => address307_out(4),
      I5 => \p_0_out_inferred__6/_rgb_pixel[9]_i_64_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[10]_i_79_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address307_out(4),
      I1 => \p_0_out_inferred__6/_rgb_pixel[4]_i_61_n_0\,
      I2 => address307_out(5),
      I3 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      I4 => address307_out(2),
      I5 => \p_0_out_inferred__6/_rgb_pixel[2]_i_45_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[2]_i_26_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[2]_i_46_n_0\,
      I1 => address307_out(5),
      I2 => \p_0_out_inferred__6/_rgb_pixel[4]_i_58_n_0\,
      I3 => address307_out(2),
      I4 => address307_out(4),
      I5 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[2]_i_27_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[2]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => address307_out(0),
      I1 => \p_0_out_inferred__6/_rgb_pixel[9]_i_108_n_0\,
      I2 => address307_out(1),
      O => \p_0_out_inferred__6/_rgb_pixel[2]_i_45_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[2]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => address307_out(0),
      I1 => \p_0_out_inferred__6/_rgb_pixel[9]_i_108_n_0\,
      I2 => address307_out(1),
      O => \p_0_out_inferred__6/_rgb_pixel[2]_i_46_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[4]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => address307_out(4),
      I1 => \p_0_out_inferred__6/_rgb_pixel[4]_i_58_n_0\,
      I2 => address307_out(5),
      I3 => \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\,
      I4 => address307_out(2),
      I5 => \p_0_out_inferred__6/_rgb_pixel[4]_i_59_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[4]_i_45_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[4]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[4]_i_60_n_0\,
      I1 => address307_out(5),
      I2 => \p_0_out_inferred__6/_rgb_pixel[4]_i_61_n_0\,
      I3 => address307_out(2),
      I4 => address307_out(4),
      I5 => \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[4]_i_46_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[4]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[4]_i_58_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[4]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => address307_out(0),
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__6/_rgb_pixel_reg[6]_i_25_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[4]_i_59_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[4]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => address307_out(1),
      I1 => \p_0_out_inferred__6/_rgb_pixel_reg[6]_i_25_n_0\,
      I2 => address307_out(0),
      O => \p_0_out_inferred__6/_rgb_pixel[4]_i_60_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[4]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[4]_i_61_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => address307_out(1),
      I1 => \p_0_out_inferred__6/_rgb_pixel_reg[6]_i_25_n_0\,
      I2 => address307_out(0),
      I3 => address307_out(2),
      I4 => \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[6]_i_15_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[6]_i_26_n_0\,
      I1 => address3015_out(6),
      I2 => \p_0_out_inferred__6/_rgb_pixel[9]_i_112_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\,
      I1 => address307_out(2),
      I2 => address307_out(0),
      I3 => address307_out(1),
      I4 => \p_0_out_inferred__6/_rgb_pixel_reg[6]_i_25_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[6]_i_17_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFBFBFFFFFFDFD"
    )
        port map (
      I0 => address3015_out(5),
      I1 => address3015_out(2),
      I2 => address3015_out(3),
      I3 => address3015_out(0),
      I4 => address3015_out(1),
      I5 => address3015_out(4),
      O => \p_0_out_inferred__6/_rgb_pixel[6]_i_26_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[6]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777EE70EE"
    )
        port map (
      I0 => address3015_out(5),
      I1 => address3015_out(4),
      I2 => address3015_out(0),
      I3 => address3015_out(2),
      I4 => address3015_out(1),
      I5 => address3015_out(3),
      O => \p_0_out_inferred__6/_rgb_pixel[6]_i_40_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[6]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FAEA00000000"
    )
        port map (
      I0 => address3015_out(3),
      I1 => address3015_out(1),
      I2 => address3015_out(2),
      I3 => address3015_out(0),
      I4 => address3015_out(4),
      I5 => address3015_out(5),
      O => \p_0_out_inferred__6/_rgb_pixel[6]_i_41_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[6]_i_15_n_0\,
      I1 => address307_out(3),
      I2 => address307_out(4),
      I3 => \p_0_out_inferred__6/_rgb_pixel[6]_i_16_n_0\,
      I4 => address307_out(5),
      I5 => \p_0_out_inferred__6/_rgb_pixel[6]_i_17_n_0\,
      O => \p_0_out__4\(3)
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[7]_i_24_n_0\,
      I1 => address307_out(3),
      I2 => address307_out(4),
      I3 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      I4 => address307_out(5),
      I5 => \p_0_out_inferred__6/_rgb_pixel[7]_i_25_n_0\,
      O => \p_0_out__4\(7)
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => address307_out(1),
      I1 => \p_0_out_inferred__6/_rgb_pixel_reg[7]_i_39_n_0\,
      I2 => address307_out(0),
      I3 => \p_0_out_inferred__6/_rgb_pixel[9]_i_108_n_0\,
      I4 => address307_out(2),
      I5 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[7]_i_24_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      I1 => address307_out(2),
      I2 => \p_0_out_inferred__6/_rgb_pixel[9]_i_108_n_0\,
      I3 => address307_out(0),
      I4 => address307_out(1),
      I5 => \p_0_out_inferred__6/_rgb_pixel_reg[7]_i_39_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[7]_i_25_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888118F11"
    )
        port map (
      I0 => address3015_out(5),
      I1 => address3015_out(4),
      I2 => address3015_out(0),
      I3 => address3015_out(2),
      I4 => address3015_out(1),
      I5 => address3015_out(3),
      O => \p_0_out_inferred__6/_rgb_pixel[7]_i_53_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0515FFFFFFFF"
    )
        port map (
      I0 => address3015_out(3),
      I1 => address3015_out(1),
      I2 => address3015_out(2),
      I3 => address3015_out(0),
      I4 => address3015_out(4),
      I5 => address3015_out(5),
      O => \p_0_out_inferred__6/_rgb_pixel[7]_i_54_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[8]_i_36_n_0\,
      I1 => address307_out(3),
      I2 => address307_out(4),
      I3 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      I4 => address307_out(5),
      I5 => \p_0_out_inferred__6/_rgb_pixel[8]_i_38_n_0\,
      O => \p_0_out__4\(4)
    );
\p_0_out_inferred__6/_rgb_pixel[8]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address307_out(0),
      I1 => \p_0_out_inferred__6/_rgb_pixel[9]_i_108_n_0\,
      I2 => address307_out(1),
      I3 => address307_out(2),
      I4 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[8]_i_36_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[8]_i_83_n_0\,
      I1 => address3015_out(6),
      I2 => \p_0_out_inferred__6/_rgb_pixel[9]_i_112_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[8]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      I1 => address307_out(2),
      I2 => address307_out(0),
      I3 => \p_0_out_inferred__6/_rgb_pixel[9]_i_108_n_0\,
      I4 => address307_out(1),
      O => \p_0_out_inferred__6/_rgb_pixel[8]_i_38_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[8]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFFFFFFFFFFFF7"
    )
        port map (
      I0 => address3015_out(5),
      I1 => address3015_out(0),
      I2 => address3015_out(3),
      I3 => address3015_out(2),
      I4 => address3015_out(1),
      I5 => address3015_out(4),
      O => \p_0_out_inferred__6/_rgb_pixel[8]_i_83_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[9]_i_164_n_0\,
      I1 => address3015_out(6),
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_108_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      I1 => address307_out(0),
      I2 => \p_0_out_inferred__6/_rgb_pixel[9]_i_165_n_0\,
      I3 => address307_out(1),
      I4 => \p_0_out_inferred__6/_rgb_pixel[9]_i_64_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_109_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBF5FFFFFFFFFF7"
    )
        port map (
      I0 => address3015_out(5),
      I1 => address3015_out(0),
      I2 => address3015_out(3),
      I3 => address3015_out(2),
      I4 => address3015_out(1),
      I5 => address3015_out(4),
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_110_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => address3015_out(4),
      I1 => address3015_out(1),
      I2 => address3015_out(3),
      I3 => address3015_out(2),
      I4 => address3015_out(0),
      I5 => address3015_out(5),
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_112_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[9]_i_64_n_0\,
      I1 => address307_out(1),
      I2 => \p_0_out_inferred__6/_rgb_pixel[9]_i_165_n_0\,
      I3 => address307_out(0),
      I4 => \p_0_out_inferred__6/_rgb_pixel[8]_i_37_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_113_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000010"
    )
        port map (
      I0 => address3015_out(0),
      I1 => address3015_out(1),
      I2 => address3015_out(5),
      I3 => address3015_out(3),
      I4 => address3015_out(2),
      I5 => address3015_out(4),
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_164_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[9]_i_202_n_0\,
      I1 => address3015_out(6),
      I2 => \p_0_out_inferred__6/_rgb_pixel[9]_i_112_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_165_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B5F55555575557"
    )
        port map (
      I0 => address3015_out(5),
      I1 => address3015_out(0),
      I2 => address3015_out(3),
      I3 => address3015_out(2),
      I4 => address3015_out(1),
      I5 => address3015_out(4),
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_202_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF03BF80FC00"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[9]_i_63_n_0\,
      I1 => address307_out(3),
      I2 => address307_out(4),
      I3 => \p_0_out_inferred__6/_rgb_pixel[9]_i_64_n_0\,
      I4 => address307_out(5),
      I5 => \p_0_out_inferred__6/_rgb_pixel[9]_i_65_n_0\,
      O => \p_0_out__4\(5)
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => address307_out(0),
      I1 => \p_0_out_inferred__6/_rgb_pixel[9]_i_108_n_0\,
      I2 => address307_out(1),
      I3 => address307_out(2),
      I4 => \p_0_out_inferred__6/_rgb_pixel[9]_i_109_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_63_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[9]_i_110_n_0\,
      I1 => address3015_out(6),
      I2 => \p_0_out_inferred__6/_rgb_pixel[9]_i_112_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_64_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel[9]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[9]_i_113_n_0\,
      I1 => address307_out(2),
      I2 => address307_out(0),
      I3 => \p_0_out_inferred__6/_rgb_pixel[9]_i_108_n_0\,
      I4 => address307_out(1),
      O => \p_0_out_inferred__6/_rgb_pixel[9]_i_65_n_0\
    );
\p_0_out_inferred__6/_rgb_pixel_reg[10]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[10]_i_78_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[10]_i_79_n_0\,
      O => \p_0_out__4\(6),
      S => address307_out(3)
    );
\p_0_out_inferred__6/_rgb_pixel_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[2]_i_26_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[2]_i_27_n_0\,
      O => \p_0_out__4\(1),
      S => address307_out(3)
    );
\p_0_out_inferred__6/_rgb_pixel_reg[4]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[4]_i_45_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[4]_i_46_n_0\,
      O => \p_0_out__4\(2),
      S => address307_out(3)
    );
\p_0_out_inferred__6/_rgb_pixel_reg[6]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[6]_i_40_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[6]_i_41_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel_reg[6]_i_25_n_0\,
      S => address3015_out(6)
    );
\p_0_out_inferred__6/_rgb_pixel_reg[7]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__6/_rgb_pixel[7]_i_53_n_0\,
      I1 => \p_0_out_inferred__6/_rgb_pixel[7]_i_54_n_0\,
      O => \p_0_out_inferred__6/_rgb_pixel_reg[7]_i_39_n_0\,
      S => address3015_out(6)
    );
\vcountd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => Q(0),
      Q => \^vcountd\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1_S00_AXI is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    rgb_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    hsync_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    pclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    hsync_in : in STD_LOGIC;
    vsync_in : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    hblank_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    fsync_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1_S00_AXI : entity is "Video_Controller_4regs_v1_S00_AXI";
end microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1_S00_AXI;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal address00_out : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal address02_out : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal address1000_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address1001_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address1001_out_4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address1003_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address1019_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address1037_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address1039_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address109_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address2017_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address2033_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address2035_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address208_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address3015_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address3029_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address3031_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address307_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address4013_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address4025_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address4027_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address406_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address5011_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address5021_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address5023_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address505_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address6017_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address6019_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address604_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address609_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address7013_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address7015_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address703_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address707_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address8011_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address802_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address805_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address809_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address901_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address903_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address905_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal address907_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal background_pixel : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal car_obstacle_n_1 : STD_LOGIC;
  signal car_obstacle_n_100 : STD_LOGIC;
  signal car_obstacle_n_101 : STD_LOGIC;
  signal car_obstacle_n_102 : STD_LOGIC;
  signal car_obstacle_n_103 : STD_LOGIC;
  signal car_obstacle_n_104 : STD_LOGIC;
  signal car_obstacle_n_105 : STD_LOGIC;
  signal car_obstacle_n_106 : STD_LOGIC;
  signal car_obstacle_n_107 : STD_LOGIC;
  signal car_obstacle_n_108 : STD_LOGIC;
  signal car_obstacle_n_109 : STD_LOGIC;
  signal car_obstacle_n_116 : STD_LOGIC;
  signal car_obstacle_n_117 : STD_LOGIC;
  signal car_obstacle_n_118 : STD_LOGIC;
  signal car_obstacle_n_119 : STD_LOGIC;
  signal car_obstacle_n_120 : STD_LOGIC;
  signal car_obstacle_n_121 : STD_LOGIC;
  signal car_obstacle_n_122 : STD_LOGIC;
  signal car_obstacle_n_123 : STD_LOGIC;
  signal car_obstacle_n_125 : STD_LOGIC;
  signal car_obstacle_n_126 : STD_LOGIC;
  signal car_obstacle_n_127 : STD_LOGIC;
  signal car_obstacle_n_134 : STD_LOGIC;
  signal car_obstacle_n_135 : STD_LOGIC;
  signal car_obstacle_n_136 : STD_LOGIC;
  signal car_obstacle_n_137 : STD_LOGIC;
  signal car_obstacle_n_138 : STD_LOGIC;
  signal car_obstacle_n_139 : STD_LOGIC;
  signal car_obstacle_n_140 : STD_LOGIC;
  signal car_obstacle_n_141 : STD_LOGIC;
  signal car_obstacle_n_142 : STD_LOGIC;
  signal car_obstacle_n_143 : STD_LOGIC;
  signal car_obstacle_n_144 : STD_LOGIC;
  signal car_obstacle_n_145 : STD_LOGIC;
  signal car_obstacle_n_146 : STD_LOGIC;
  signal car_obstacle_n_153 : STD_LOGIC;
  signal car_obstacle_n_154 : STD_LOGIC;
  signal car_obstacle_n_155 : STD_LOGIC;
  signal car_obstacle_n_156 : STD_LOGIC;
  signal car_obstacle_n_157 : STD_LOGIC;
  signal car_obstacle_n_158 : STD_LOGIC;
  signal car_obstacle_n_159 : STD_LOGIC;
  signal car_obstacle_n_16 : STD_LOGIC;
  signal car_obstacle_n_160 : STD_LOGIC;
  signal car_obstacle_n_161 : STD_LOGIC;
  signal car_obstacle_n_162 : STD_LOGIC;
  signal car_obstacle_n_163 : STD_LOGIC;
  signal car_obstacle_n_164 : STD_LOGIC;
  signal car_obstacle_n_165 : STD_LOGIC;
  signal car_obstacle_n_166 : STD_LOGIC;
  signal car_obstacle_n_167 : STD_LOGIC;
  signal car_obstacle_n_168 : STD_LOGIC;
  signal car_obstacle_n_17 : STD_LOGIC;
  signal car_obstacle_n_175 : STD_LOGIC;
  signal car_obstacle_n_176 : STD_LOGIC;
  signal car_obstacle_n_177 : STD_LOGIC;
  signal car_obstacle_n_178 : STD_LOGIC;
  signal car_obstacle_n_179 : STD_LOGIC;
  signal car_obstacle_n_18 : STD_LOGIC;
  signal car_obstacle_n_180 : STD_LOGIC;
  signal car_obstacle_n_181 : STD_LOGIC;
  signal car_obstacle_n_182 : STD_LOGIC;
  signal car_obstacle_n_183 : STD_LOGIC;
  signal car_obstacle_n_184 : STD_LOGIC;
  signal car_obstacle_n_185 : STD_LOGIC;
  signal car_obstacle_n_186 : STD_LOGIC;
  signal car_obstacle_n_19 : STD_LOGIC;
  signal car_obstacle_n_193 : STD_LOGIC;
  signal car_obstacle_n_194 : STD_LOGIC;
  signal car_obstacle_n_195 : STD_LOGIC;
  signal car_obstacle_n_196 : STD_LOGIC;
  signal car_obstacle_n_197 : STD_LOGIC;
  signal car_obstacle_n_198 : STD_LOGIC;
  signal car_obstacle_n_199 : STD_LOGIC;
  signal car_obstacle_n_2 : STD_LOGIC;
  signal car_obstacle_n_20 : STD_LOGIC;
  signal car_obstacle_n_200 : STD_LOGIC;
  signal car_obstacle_n_201 : STD_LOGIC;
  signal car_obstacle_n_202 : STD_LOGIC;
  signal car_obstacle_n_203 : STD_LOGIC;
  signal car_obstacle_n_204 : STD_LOGIC;
  signal car_obstacle_n_205 : STD_LOGIC;
  signal car_obstacle_n_206 : STD_LOGIC;
  signal car_obstacle_n_207 : STD_LOGIC;
  signal car_obstacle_n_208 : STD_LOGIC;
  signal car_obstacle_n_209 : STD_LOGIC;
  signal car_obstacle_n_21 : STD_LOGIC;
  signal car_obstacle_n_210 : STD_LOGIC;
  signal car_obstacle_n_211 : STD_LOGIC;
  signal car_obstacle_n_212 : STD_LOGIC;
  signal car_obstacle_n_213 : STD_LOGIC;
  signal car_obstacle_n_214 : STD_LOGIC;
  signal car_obstacle_n_215 : STD_LOGIC;
  signal car_obstacle_n_216 : STD_LOGIC;
  signal car_obstacle_n_217 : STD_LOGIC;
  signal car_obstacle_n_218 : STD_LOGIC;
  signal car_obstacle_n_219 : STD_LOGIC;
  signal car_obstacle_n_22 : STD_LOGIC;
  signal car_obstacle_n_220 : STD_LOGIC;
  signal car_obstacle_n_221 : STD_LOGIC;
  signal car_obstacle_n_222 : STD_LOGIC;
  signal car_obstacle_n_223 : STD_LOGIC;
  signal car_obstacle_n_224 : STD_LOGIC;
  signal car_obstacle_n_225 : STD_LOGIC;
  signal car_obstacle_n_226 : STD_LOGIC;
  signal car_obstacle_n_227 : STD_LOGIC;
  signal car_obstacle_n_228 : STD_LOGIC;
  signal car_obstacle_n_229 : STD_LOGIC;
  signal car_obstacle_n_23 : STD_LOGIC;
  signal car_obstacle_n_230 : STD_LOGIC;
  signal car_obstacle_n_231 : STD_LOGIC;
  signal car_obstacle_n_232 : STD_LOGIC;
  signal car_obstacle_n_233 : STD_LOGIC;
  signal car_obstacle_n_234 : STD_LOGIC;
  signal car_obstacle_n_235 : STD_LOGIC;
  signal car_obstacle_n_236 : STD_LOGIC;
  signal car_obstacle_n_237 : STD_LOGIC;
  signal car_obstacle_n_238 : STD_LOGIC;
  signal car_obstacle_n_239 : STD_LOGIC;
  signal car_obstacle_n_24 : STD_LOGIC;
  signal car_obstacle_n_240 : STD_LOGIC;
  signal car_obstacle_n_241 : STD_LOGIC;
  signal car_obstacle_n_242 : STD_LOGIC;
  signal car_obstacle_n_243 : STD_LOGIC;
  signal car_obstacle_n_244 : STD_LOGIC;
  signal car_obstacle_n_245 : STD_LOGIC;
  signal car_obstacle_n_246 : STD_LOGIC;
  signal car_obstacle_n_247 : STD_LOGIC;
  signal car_obstacle_n_248 : STD_LOGIC;
  signal car_obstacle_n_249 : STD_LOGIC;
  signal car_obstacle_n_25 : STD_LOGIC;
  signal car_obstacle_n_250 : STD_LOGIC;
  signal car_obstacle_n_251 : STD_LOGIC;
  signal car_obstacle_n_252 : STD_LOGIC;
  signal car_obstacle_n_253 : STD_LOGIC;
  signal car_obstacle_n_254 : STD_LOGIC;
  signal car_obstacle_n_255 : STD_LOGIC;
  signal car_obstacle_n_256 : STD_LOGIC;
  signal car_obstacle_n_257 : STD_LOGIC;
  signal car_obstacle_n_258 : STD_LOGIC;
  signal car_obstacle_n_259 : STD_LOGIC;
  signal car_obstacle_n_26 : STD_LOGIC;
  signal car_obstacle_n_260 : STD_LOGIC;
  signal car_obstacle_n_261 : STD_LOGIC;
  signal car_obstacle_n_262 : STD_LOGIC;
  signal car_obstacle_n_263 : STD_LOGIC;
  signal car_obstacle_n_264 : STD_LOGIC;
  signal car_obstacle_n_265 : STD_LOGIC;
  signal car_obstacle_n_266 : STD_LOGIC;
  signal car_obstacle_n_267 : STD_LOGIC;
  signal car_obstacle_n_268 : STD_LOGIC;
  signal car_obstacle_n_269 : STD_LOGIC;
  signal car_obstacle_n_270 : STD_LOGIC;
  signal car_obstacle_n_271 : STD_LOGIC;
  signal car_obstacle_n_272 : STD_LOGIC;
  signal car_obstacle_n_273 : STD_LOGIC;
  signal car_obstacle_n_274 : STD_LOGIC;
  signal car_obstacle_n_275 : STD_LOGIC;
  signal car_obstacle_n_276 : STD_LOGIC;
  signal car_obstacle_n_277 : STD_LOGIC;
  signal car_obstacle_n_278 : STD_LOGIC;
  signal car_obstacle_n_279 : STD_LOGIC;
  signal car_obstacle_n_293 : STD_LOGIC;
  signal car_obstacle_n_298 : STD_LOGIC;
  signal car_obstacle_n_299 : STD_LOGIC;
  signal car_obstacle_n_3 : STD_LOGIC;
  signal car_obstacle_n_300 : STD_LOGIC;
  signal car_obstacle_n_301 : STD_LOGIC;
  signal car_obstacle_n_302 : STD_LOGIC;
  signal car_obstacle_n_303 : STD_LOGIC;
  signal car_obstacle_n_304 : STD_LOGIC;
  signal car_obstacle_n_305 : STD_LOGIC;
  signal car_obstacle_n_306 : STD_LOGIC;
  signal car_obstacle_n_307 : STD_LOGIC;
  signal car_obstacle_n_308 : STD_LOGIC;
  signal car_obstacle_n_309 : STD_LOGIC;
  signal car_obstacle_n_310 : STD_LOGIC;
  signal car_obstacle_n_311 : STD_LOGIC;
  signal car_obstacle_n_312 : STD_LOGIC;
  signal car_obstacle_n_313 : STD_LOGIC;
  signal car_obstacle_n_314 : STD_LOGIC;
  signal car_obstacle_n_315 : STD_LOGIC;
  signal car_obstacle_n_316 : STD_LOGIC;
  signal car_obstacle_n_317 : STD_LOGIC;
  signal car_obstacle_n_318 : STD_LOGIC;
  signal car_obstacle_n_319 : STD_LOGIC;
  signal car_obstacle_n_320 : STD_LOGIC;
  signal car_obstacle_n_321 : STD_LOGIC;
  signal car_obstacle_n_322 : STD_LOGIC;
  signal car_obstacle_n_323 : STD_LOGIC;
  signal car_obstacle_n_324 : STD_LOGIC;
  signal car_obstacle_n_325 : STD_LOGIC;
  signal car_obstacle_n_326 : STD_LOGIC;
  signal car_obstacle_n_327 : STD_LOGIC;
  signal car_obstacle_n_328 : STD_LOGIC;
  signal car_obstacle_n_329 : STD_LOGIC;
  signal car_obstacle_n_330 : STD_LOGIC;
  signal car_obstacle_n_331 : STD_LOGIC;
  signal car_obstacle_n_332 : STD_LOGIC;
  signal car_obstacle_n_333 : STD_LOGIC;
  signal car_obstacle_n_334 : STD_LOGIC;
  signal car_obstacle_n_335 : STD_LOGIC;
  signal car_obstacle_n_336 : STD_LOGIC;
  signal car_obstacle_n_337 : STD_LOGIC;
  signal car_obstacle_n_338 : STD_LOGIC;
  signal car_obstacle_n_339 : STD_LOGIC;
  signal car_obstacle_n_340 : STD_LOGIC;
  signal car_obstacle_n_341 : STD_LOGIC;
  signal car_obstacle_n_342 : STD_LOGIC;
  signal car_obstacle_n_343 : STD_LOGIC;
  signal car_obstacle_n_344 : STD_LOGIC;
  signal car_obstacle_n_345 : STD_LOGIC;
  signal car_obstacle_n_346 : STD_LOGIC;
  signal car_obstacle_n_347 : STD_LOGIC;
  signal car_obstacle_n_348 : STD_LOGIC;
  signal car_obstacle_n_349 : STD_LOGIC;
  signal car_obstacle_n_350 : STD_LOGIC;
  signal car_obstacle_n_351 : STD_LOGIC;
  signal car_obstacle_n_352 : STD_LOGIC;
  signal car_obstacle_n_353 : STD_LOGIC;
  signal car_obstacle_n_354 : STD_LOGIC;
  signal car_obstacle_n_355 : STD_LOGIC;
  signal car_obstacle_n_356 : STD_LOGIC;
  signal car_obstacle_n_357 : STD_LOGIC;
  signal car_obstacle_n_358 : STD_LOGIC;
  signal car_obstacle_n_359 : STD_LOGIC;
  signal car_obstacle_n_36 : STD_LOGIC;
  signal car_obstacle_n_360 : STD_LOGIC;
  signal car_obstacle_n_361 : STD_LOGIC;
  signal car_obstacle_n_362 : STD_LOGIC;
  signal car_obstacle_n_363 : STD_LOGIC;
  signal car_obstacle_n_364 : STD_LOGIC;
  signal car_obstacle_n_365 : STD_LOGIC;
  signal car_obstacle_n_366 : STD_LOGIC;
  signal car_obstacle_n_37 : STD_LOGIC;
  signal car_obstacle_n_38 : STD_LOGIC;
  signal car_obstacle_n_39 : STD_LOGIC;
  signal car_obstacle_n_4 : STD_LOGIC;
  signal car_obstacle_n_40 : STD_LOGIC;
  signal car_obstacle_n_41 : STD_LOGIC;
  signal car_obstacle_n_42 : STD_LOGIC;
  signal car_obstacle_n_43 : STD_LOGIC;
  signal car_obstacle_n_44 : STD_LOGIC;
  signal car_obstacle_n_45 : STD_LOGIC;
  signal car_obstacle_n_49 : STD_LOGIC;
  signal car_obstacle_n_5 : STD_LOGIC;
  signal car_obstacle_n_50 : STD_LOGIC;
  signal car_obstacle_n_51 : STD_LOGIC;
  signal car_obstacle_n_52 : STD_LOGIC;
  signal car_obstacle_n_53 : STD_LOGIC;
  signal car_obstacle_n_54 : STD_LOGIC;
  signal car_obstacle_n_55 : STD_LOGIC;
  signal car_obstacle_n_56 : STD_LOGIC;
  signal car_obstacle_n_57 : STD_LOGIC;
  signal car_obstacle_n_58 : STD_LOGIC;
  signal car_obstacle_n_59 : STD_LOGIC;
  signal car_obstacle_n_6 : STD_LOGIC;
  signal car_obstacle_n_60 : STD_LOGIC;
  signal car_obstacle_n_61 : STD_LOGIC;
  signal car_obstacle_n_62 : STD_LOGIC;
  signal car_obstacle_n_63 : STD_LOGIC;
  signal car_obstacle_n_64 : STD_LOGIC;
  signal car_obstacle_n_65 : STD_LOGIC;
  signal car_obstacle_n_66 : STD_LOGIC;
  signal car_obstacle_n_70 : STD_LOGIC;
  signal car_obstacle_n_71 : STD_LOGIC;
  signal car_obstacle_n_72 : STD_LOGIC;
  signal car_obstacle_n_73 : STD_LOGIC;
  signal car_obstacle_n_74 : STD_LOGIC;
  signal car_obstacle_n_75 : STD_LOGIC;
  signal car_obstacle_n_76 : STD_LOGIC;
  signal car_obstacle_n_77 : STD_LOGIC;
  signal car_obstacle_n_78 : STD_LOGIC;
  signal car_obstacle_n_79 : STD_LOGIC;
  signal car_obstacle_n_80 : STD_LOGIC;
  signal car_obstacle_n_81 : STD_LOGIC;
  signal car_obstacle_n_82 : STD_LOGIC;
  signal car_obstacle_n_83 : STD_LOGIC;
  signal car_obstacle_n_84 : STD_LOGIC;
  signal car_obstacle_n_85 : STD_LOGIC;
  signal car_obstacle_n_86 : STD_LOGIC;
  signal car_obstacle_n_87 : STD_LOGIC;
  signal car_obstacle_n_88 : STD_LOGIC;
  signal car_obstacle_n_89 : STD_LOGIC;
  signal car_obstacle_n_90 : STD_LOGIC;
  signal car_obstacle_n_97 : STD_LOGIC;
  signal car_obstacle_n_98 : STD_LOGIC;
  signal car_obstacle_n_99 : STD_LOGIC;
  signal car_pixel : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal frogger_background_n_1 : STD_LOGIC;
  signal frogger_background_n_10 : STD_LOGIC;
  signal frogger_background_n_11 : STD_LOGIC;
  signal frogger_background_n_112 : STD_LOGIC;
  signal frogger_background_n_113 : STD_LOGIC;
  signal frogger_background_n_114 : STD_LOGIC;
  signal frogger_background_n_115 : STD_LOGIC;
  signal frogger_background_n_116 : STD_LOGIC;
  signal frogger_background_n_130 : STD_LOGIC;
  signal frogger_background_n_131 : STD_LOGIC;
  signal frogger_background_n_132 : STD_LOGIC;
  signal frogger_background_n_133 : STD_LOGIC;
  signal frogger_background_n_134 : STD_LOGIC;
  signal frogger_background_n_135 : STD_LOGIC;
  signal frogger_background_n_136 : STD_LOGIC;
  signal frogger_background_n_137 : STD_LOGIC;
  signal frogger_background_n_138 : STD_LOGIC;
  signal frogger_background_n_139 : STD_LOGIC;
  signal frogger_background_n_140 : STD_LOGIC;
  signal frogger_background_n_141 : STD_LOGIC;
  signal frogger_background_n_142 : STD_LOGIC;
  signal frogger_background_n_143 : STD_LOGIC;
  signal frogger_background_n_144 : STD_LOGIC;
  signal frogger_background_n_145 : STD_LOGIC;
  signal frogger_background_n_146 : STD_LOGIC;
  signal frogger_background_n_147 : STD_LOGIC;
  signal frogger_background_n_148 : STD_LOGIC;
  signal frogger_background_n_149 : STD_LOGIC;
  signal frogger_background_n_15 : STD_LOGIC;
  signal frogger_background_n_150 : STD_LOGIC;
  signal frogger_background_n_151 : STD_LOGIC;
  signal frogger_background_n_152 : STD_LOGIC;
  signal frogger_background_n_153 : STD_LOGIC;
  signal frogger_background_n_154 : STD_LOGIC;
  signal frogger_background_n_155 : STD_LOGIC;
  signal frogger_background_n_156 : STD_LOGIC;
  signal frogger_background_n_157 : STD_LOGIC;
  signal frogger_background_n_158 : STD_LOGIC;
  signal frogger_background_n_159 : STD_LOGIC;
  signal frogger_background_n_16 : STD_LOGIC;
  signal frogger_background_n_160 : STD_LOGIC;
  signal frogger_background_n_161 : STD_LOGIC;
  signal frogger_background_n_162 : STD_LOGIC;
  signal frogger_background_n_163 : STD_LOGIC;
  signal frogger_background_n_164 : STD_LOGIC;
  signal frogger_background_n_165 : STD_LOGIC;
  signal frogger_background_n_166 : STD_LOGIC;
  signal frogger_background_n_167 : STD_LOGIC;
  signal frogger_background_n_168 : STD_LOGIC;
  signal frogger_background_n_169 : STD_LOGIC;
  signal frogger_background_n_17 : STD_LOGIC;
  signal frogger_background_n_170 : STD_LOGIC;
  signal frogger_background_n_171 : STD_LOGIC;
  signal frogger_background_n_172 : STD_LOGIC;
  signal frogger_background_n_173 : STD_LOGIC;
  signal frogger_background_n_174 : STD_LOGIC;
  signal frogger_background_n_175 : STD_LOGIC;
  signal frogger_background_n_176 : STD_LOGIC;
  signal frogger_background_n_177 : STD_LOGIC;
  signal frogger_background_n_178 : STD_LOGIC;
  signal frogger_background_n_18 : STD_LOGIC;
  signal frogger_background_n_19 : STD_LOGIC;
  signal frogger_background_n_2 : STD_LOGIC;
  signal frogger_background_n_20 : STD_LOGIC;
  signal frogger_background_n_21 : STD_LOGIC;
  signal frogger_background_n_22 : STD_LOGIC;
  signal frogger_background_n_23 : STD_LOGIC;
  signal frogger_background_n_24 : STD_LOGIC;
  signal frogger_background_n_25 : STD_LOGIC;
  signal frogger_background_n_26 : STD_LOGIC;
  signal frogger_background_n_27 : STD_LOGIC;
  signal frogger_background_n_28 : STD_LOGIC;
  signal frogger_background_n_29 : STD_LOGIC;
  signal frogger_background_n_3 : STD_LOGIC;
  signal frogger_background_n_30 : STD_LOGIC;
  signal frogger_background_n_31 : STD_LOGIC;
  signal frogger_background_n_32 : STD_LOGIC;
  signal frogger_background_n_33 : STD_LOGIC;
  signal frogger_background_n_34 : STD_LOGIC;
  signal frogger_background_n_35 : STD_LOGIC;
  signal frogger_background_n_36 : STD_LOGIC;
  signal frogger_background_n_37 : STD_LOGIC;
  signal frogger_background_n_38 : STD_LOGIC;
  signal frogger_background_n_39 : STD_LOGIC;
  signal frogger_background_n_4 : STD_LOGIC;
  signal frogger_background_n_40 : STD_LOGIC;
  signal frogger_background_n_41 : STD_LOGIC;
  signal frogger_background_n_42 : STD_LOGIC;
  signal frogger_background_n_43 : STD_LOGIC;
  signal frogger_background_n_44 : STD_LOGIC;
  signal frogger_background_n_45 : STD_LOGIC;
  signal frogger_background_n_46 : STD_LOGIC;
  signal frogger_background_n_47 : STD_LOGIC;
  signal frogger_background_n_48 : STD_LOGIC;
  signal frogger_background_n_49 : STD_LOGIC;
  signal frogger_background_n_5 : STD_LOGIC;
  signal frogger_background_n_50 : STD_LOGIC;
  signal frogger_background_n_51 : STD_LOGIC;
  signal frogger_background_n_52 : STD_LOGIC;
  signal frogger_background_n_53 : STD_LOGIC;
  signal frogger_background_n_54 : STD_LOGIC;
  signal frogger_background_n_55 : STD_LOGIC;
  signal frogger_background_n_56 : STD_LOGIC;
  signal frogger_background_n_57 : STD_LOGIC;
  signal frogger_background_n_58 : STD_LOGIC;
  signal frogger_background_n_59 : STD_LOGIC;
  signal frogger_background_n_6 : STD_LOGIC;
  signal frogger_background_n_60 : STD_LOGIC;
  signal frogger_background_n_69 : STD_LOGIC;
  signal frogger_background_n_7 : STD_LOGIC;
  signal frogger_background_n_70 : STD_LOGIC;
  signal frogger_background_n_71 : STD_LOGIC;
  signal frogger_background_n_72 : STD_LOGIC;
  signal frogger_background_n_73 : STD_LOGIC;
  signal frogger_background_n_74 : STD_LOGIC;
  signal frogger_background_n_75 : STD_LOGIC;
  signal frogger_background_n_76 : STD_LOGIC;
  signal frogger_background_n_77 : STD_LOGIC;
  signal frogger_background_n_78 : STD_LOGIC;
  signal frogger_background_n_79 : STD_LOGIC;
  signal frogger_background_n_8 : STD_LOGIC;
  signal frogger_background_n_80 : STD_LOGIC;
  signal frogger_background_n_81 : STD_LOGIC;
  signal frogger_background_n_82 : STD_LOGIC;
  signal frogger_background_n_83 : STD_LOGIC;
  signal frogger_background_n_84 : STD_LOGIC;
  signal frogger_background_n_85 : STD_LOGIC;
  signal frogger_background_n_86 : STD_LOGIC;
  signal frogger_background_n_87 : STD_LOGIC;
  signal frogger_background_n_88 : STD_LOGIC;
  signal frogger_background_n_89 : STD_LOGIC;
  signal frogger_background_n_9 : STD_LOGIC;
  signal frogger_background_n_90 : STD_LOGIC;
  signal frogger_background_n_91 : STD_LOGIC;
  signal frogger_background_n_92 : STD_LOGIC;
  signal frogger_background_n_93 : STD_LOGIC;
  signal frogger_background_n_94 : STD_LOGIC;
  signal frogger_background_n_95 : STD_LOGIC;
  signal \g0_b0__0_n_0\ : STD_LOGIC;
  signal \g0_b0__1_n_0\ : STD_LOGIC;
  signal \g0_b0__2_n_0\ : STD_LOGIC;
  signal \g0_b0__3_n_0\ : STD_LOGIC;
  signal \g0_b0__4_n_0\ : STD_LOGIC;
  signal \g0_b0__5_n_0\ : STD_LOGIC;
  signal \g0_b0__6_n_0\ : STD_LOGIC;
  signal \g0_b0__7_n_0\ : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b10_n_0 : STD_LOGIC;
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal \g0_b1__1_n_0\ : STD_LOGIC;
  signal \g0_b1__2_n_0\ : STD_LOGIC;
  signal \g0_b1__3_n_0\ : STD_LOGIC;
  signal \g0_b1__4_n_0\ : STD_LOGIC;
  signal \g0_b1__5_n_0\ : STD_LOGIC;
  signal \g0_b1__6_n_0\ : STD_LOGIC;
  signal \g0_b1__7_n_0\ : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal \g0_b4__0_n_0\ : STD_LOGIC;
  signal \g0_b4__1_n_0\ : STD_LOGIC;
  signal \g0_b4__2_n_0\ : STD_LOGIC;
  signal \g0_b4__3_n_0\ : STD_LOGIC;
  signal \g0_b4__4_n_0\ : STD_LOGIC;
  signal \g0_b4__5_n_0\ : STD_LOGIC;
  signal \g0_b4__6_n_0\ : STD_LOGIC;
  signal \g0_b4__7_n_0\ : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal \g0_b6__0_n_0\ : STD_LOGIC;
  signal \g0_b6__1_n_0\ : STD_LOGIC;
  signal \g0_b6__2_n_0\ : STD_LOGIC;
  signal \g0_b6__3_n_0\ : STD_LOGIC;
  signal \g0_b6__4_n_0\ : STD_LOGIC;
  signal \g0_b6__5_n_0\ : STD_LOGIC;
  signal \g0_b6__6_n_0\ : STD_LOGIC;
  signal \g0_b6__7_n_0\ : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal \g0_b7__0_n_0\ : STD_LOGIC;
  signal \g0_b7__1_n_0\ : STD_LOGIC;
  signal \g0_b7__2_n_0\ : STD_LOGIC;
  signal \g0_b7__3_n_0\ : STD_LOGIC;
  signal \g0_b7__4_n_0\ : STD_LOGIC;
  signal \g0_b7__5_n_0\ : STD_LOGIC;
  signal \g0_b7__6_n_0\ : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal \g0_b8__0_n_0\ : STD_LOGIC;
  signal \g0_b8__1_n_0\ : STD_LOGIC;
  signal \g0_b8__2_n_0\ : STD_LOGIC;
  signal \g0_b8__3_n_0\ : STD_LOGIC;
  signal \g0_b8__4_n_0\ : STD_LOGIC;
  signal \g0_b8__5_n_0\ : STD_LOGIC;
  signal \g0_b8__6_n_0\ : STD_LOGIC;
  signal \g0_b8__7_n_0\ : STD_LOGIC;
  signal g0_b8_n_0 : STD_LOGIC;
  signal \g0_b9__0_n_0\ : STD_LOGIC;
  signal \g0_b9__1_n_0\ : STD_LOGIC;
  signal \g0_b9__2_n_0\ : STD_LOGIC;
  signal \g0_b9__3_n_0\ : STD_LOGIC;
  signal \g0_b9__4_n_0\ : STD_LOGIC;
  signal \g0_b9__5_n_0\ : STD_LOGIC;
  signal \g0_b9__6_n_0\ : STD_LOGIC;
  signal \g0_b9__7_n_0\ : STD_LOGIC;
  signal g0_b9_n_0 : STD_LOGIC;
  signal \g10_b0__0_n_0\ : STD_LOGIC;
  signal \g10_b0__1_n_0\ : STD_LOGIC;
  signal \g10_b0__2_n_0\ : STD_LOGIC;
  signal \g10_b0__3_n_0\ : STD_LOGIC;
  signal \g10_b0__4_n_0\ : STD_LOGIC;
  signal \g10_b0__5_n_0\ : STD_LOGIC;
  signal \g10_b0__6_n_0\ : STD_LOGIC;
  signal \g10_b0__7_n_0\ : STD_LOGIC;
  signal g10_b0_n_0 : STD_LOGIC;
  signal g10_b10_n_0 : STD_LOGIC;
  signal \g10_b1__0_n_0\ : STD_LOGIC;
  signal \g10_b1__1_n_0\ : STD_LOGIC;
  signal \g10_b1__2_n_0\ : STD_LOGIC;
  signal \g10_b1__3_n_0\ : STD_LOGIC;
  signal \g10_b1__4_n_0\ : STD_LOGIC;
  signal \g10_b1__5_n_0\ : STD_LOGIC;
  signal \g10_b1__6_n_0\ : STD_LOGIC;
  signal \g10_b1__7_n_0\ : STD_LOGIC;
  signal g10_b1_n_0 : STD_LOGIC;
  signal \g10_b4__0_n_0\ : STD_LOGIC;
  signal \g10_b4__1_n_0\ : STD_LOGIC;
  signal \g10_b4__2_n_0\ : STD_LOGIC;
  signal \g10_b4__3_n_0\ : STD_LOGIC;
  signal \g10_b4__4_n_0\ : STD_LOGIC;
  signal \g10_b4__5_n_0\ : STD_LOGIC;
  signal \g10_b4__6_n_0\ : STD_LOGIC;
  signal \g10_b4__7_n_0\ : STD_LOGIC;
  signal g10_b4_n_0 : STD_LOGIC;
  signal g10_b5_n_0 : STD_LOGIC;
  signal \g10_b6__0_n_0\ : STD_LOGIC;
  signal \g10_b6__1_n_0\ : STD_LOGIC;
  signal \g10_b6__2_n_0\ : STD_LOGIC;
  signal \g10_b6__3_n_0\ : STD_LOGIC;
  signal \g10_b6__4_n_0\ : STD_LOGIC;
  signal \g10_b6__5_n_0\ : STD_LOGIC;
  signal \g10_b6__6_n_0\ : STD_LOGIC;
  signal \g10_b6__7_n_0\ : STD_LOGIC;
  signal g10_b6_n_0 : STD_LOGIC;
  signal \g10_b7__0_n_0\ : STD_LOGIC;
  signal \g10_b7__1_n_0\ : STD_LOGIC;
  signal \g10_b7__2_n_0\ : STD_LOGIC;
  signal \g10_b7__3_n_0\ : STD_LOGIC;
  signal \g10_b7__4_n_0\ : STD_LOGIC;
  signal \g10_b7__5_n_0\ : STD_LOGIC;
  signal \g10_b7__6_n_0\ : STD_LOGIC;
  signal g10_b7_n_0 : STD_LOGIC;
  signal \g10_b8__0_n_0\ : STD_LOGIC;
  signal \g10_b8__1_n_0\ : STD_LOGIC;
  signal \g10_b8__2_n_0\ : STD_LOGIC;
  signal \g10_b8__3_n_0\ : STD_LOGIC;
  signal \g10_b8__4_n_0\ : STD_LOGIC;
  signal \g10_b8__5_n_0\ : STD_LOGIC;
  signal \g10_b8__6_n_0\ : STD_LOGIC;
  signal \g10_b8__7_n_0\ : STD_LOGIC;
  signal g10_b8_n_0 : STD_LOGIC;
  signal \g10_b9__0_n_0\ : STD_LOGIC;
  signal \g10_b9__1_n_0\ : STD_LOGIC;
  signal \g10_b9__2_n_0\ : STD_LOGIC;
  signal \g10_b9__3_n_0\ : STD_LOGIC;
  signal \g10_b9__4_n_0\ : STD_LOGIC;
  signal \g10_b9__5_n_0\ : STD_LOGIC;
  signal \g10_b9__6_n_0\ : STD_LOGIC;
  signal \g10_b9__7_n_0\ : STD_LOGIC;
  signal g10_b9_n_0 : STD_LOGIC;
  signal \g11_b0__0_n_0\ : STD_LOGIC;
  signal \g11_b0__1_n_0\ : STD_LOGIC;
  signal \g11_b0__2_n_0\ : STD_LOGIC;
  signal \g11_b0__3_n_0\ : STD_LOGIC;
  signal \g11_b0__4_n_0\ : STD_LOGIC;
  signal \g11_b0__5_n_0\ : STD_LOGIC;
  signal \g11_b0__6_n_0\ : STD_LOGIC;
  signal \g11_b0__7_n_0\ : STD_LOGIC;
  signal g11_b0_n_0 : STD_LOGIC;
  signal g11_b10_n_0 : STD_LOGIC;
  signal \g11_b1__0_n_0\ : STD_LOGIC;
  signal \g11_b1__1_n_0\ : STD_LOGIC;
  signal \g11_b1__2_n_0\ : STD_LOGIC;
  signal \g11_b1__3_n_0\ : STD_LOGIC;
  signal \g11_b1__4_n_0\ : STD_LOGIC;
  signal \g11_b1__5_n_0\ : STD_LOGIC;
  signal \g11_b1__6_n_0\ : STD_LOGIC;
  signal \g11_b1__7_n_0\ : STD_LOGIC;
  signal g11_b1_n_0 : STD_LOGIC;
  signal \g11_b4__0_n_0\ : STD_LOGIC;
  signal \g11_b4__1_n_0\ : STD_LOGIC;
  signal \g11_b4__2_n_0\ : STD_LOGIC;
  signal \g11_b4__3_n_0\ : STD_LOGIC;
  signal \g11_b4__4_n_0\ : STD_LOGIC;
  signal \g11_b4__5_n_0\ : STD_LOGIC;
  signal \g11_b4__6_n_0\ : STD_LOGIC;
  signal \g11_b4__7_n_0\ : STD_LOGIC;
  signal g11_b4_n_0 : STD_LOGIC;
  signal g11_b5_n_0 : STD_LOGIC;
  signal \g11_b6__0_n_0\ : STD_LOGIC;
  signal \g11_b6__1_n_0\ : STD_LOGIC;
  signal \g11_b6__2_n_0\ : STD_LOGIC;
  signal \g11_b6__3_n_0\ : STD_LOGIC;
  signal \g11_b6__4_n_0\ : STD_LOGIC;
  signal \g11_b6__5_n_0\ : STD_LOGIC;
  signal \g11_b6__6_n_0\ : STD_LOGIC;
  signal \g11_b6__7_n_0\ : STD_LOGIC;
  signal g11_b6_n_0 : STD_LOGIC;
  signal \g11_b7__0_n_0\ : STD_LOGIC;
  signal \g11_b7__1_n_0\ : STD_LOGIC;
  signal \g11_b7__2_n_0\ : STD_LOGIC;
  signal \g11_b7__3_n_0\ : STD_LOGIC;
  signal \g11_b7__4_n_0\ : STD_LOGIC;
  signal \g11_b7__5_n_0\ : STD_LOGIC;
  signal \g11_b7__6_n_0\ : STD_LOGIC;
  signal g11_b7_n_0 : STD_LOGIC;
  signal \g11_b8__0_n_0\ : STD_LOGIC;
  signal \g11_b8__1_n_0\ : STD_LOGIC;
  signal \g11_b8__2_n_0\ : STD_LOGIC;
  signal \g11_b8__3_n_0\ : STD_LOGIC;
  signal \g11_b8__4_n_0\ : STD_LOGIC;
  signal \g11_b8__5_n_0\ : STD_LOGIC;
  signal \g11_b8__6_n_0\ : STD_LOGIC;
  signal \g11_b8__7_n_0\ : STD_LOGIC;
  signal g11_b8_n_0 : STD_LOGIC;
  signal \g11_b9__0_n_0\ : STD_LOGIC;
  signal \g11_b9__1_n_0\ : STD_LOGIC;
  signal \g11_b9__2_n_0\ : STD_LOGIC;
  signal \g11_b9__3_n_0\ : STD_LOGIC;
  signal \g11_b9__4_n_0\ : STD_LOGIC;
  signal \g11_b9__5_n_0\ : STD_LOGIC;
  signal \g11_b9__6_n_0\ : STD_LOGIC;
  signal \g11_b9__7_n_0\ : STD_LOGIC;
  signal g11_b9_n_0 : STD_LOGIC;
  signal \g12_b0__0_n_0\ : STD_LOGIC;
  signal \g12_b0__1_n_0\ : STD_LOGIC;
  signal \g12_b0__2_n_0\ : STD_LOGIC;
  signal \g12_b0__3_n_0\ : STD_LOGIC;
  signal \g12_b0__4_n_0\ : STD_LOGIC;
  signal \g12_b0__5_n_0\ : STD_LOGIC;
  signal \g12_b0__6_n_0\ : STD_LOGIC;
  signal \g12_b0__7_n_0\ : STD_LOGIC;
  signal g12_b0_n_0 : STD_LOGIC;
  signal g12_b10_n_0 : STD_LOGIC;
  signal \g12_b1__0_n_0\ : STD_LOGIC;
  signal \g12_b1__1_n_0\ : STD_LOGIC;
  signal \g12_b1__2_n_0\ : STD_LOGIC;
  signal \g12_b1__3_n_0\ : STD_LOGIC;
  signal \g12_b1__4_n_0\ : STD_LOGIC;
  signal \g12_b1__5_n_0\ : STD_LOGIC;
  signal \g12_b1__6_n_0\ : STD_LOGIC;
  signal \g12_b1__7_n_0\ : STD_LOGIC;
  signal g12_b1_n_0 : STD_LOGIC;
  signal \g12_b4__0_n_0\ : STD_LOGIC;
  signal \g12_b4__1_n_0\ : STD_LOGIC;
  signal \g12_b4__2_n_0\ : STD_LOGIC;
  signal \g12_b4__3_n_0\ : STD_LOGIC;
  signal \g12_b4__4_n_0\ : STD_LOGIC;
  signal \g12_b4__5_n_0\ : STD_LOGIC;
  signal \g12_b4__6_n_0\ : STD_LOGIC;
  signal \g12_b4__7_n_0\ : STD_LOGIC;
  signal g12_b4_n_0 : STD_LOGIC;
  signal g12_b5_n_0 : STD_LOGIC;
  signal \g12_b6__0_n_0\ : STD_LOGIC;
  signal \g12_b6__1_n_0\ : STD_LOGIC;
  signal \g12_b6__2_n_0\ : STD_LOGIC;
  signal \g12_b6__3_n_0\ : STD_LOGIC;
  signal \g12_b6__4_n_0\ : STD_LOGIC;
  signal \g12_b6__5_n_0\ : STD_LOGIC;
  signal \g12_b6__6_n_0\ : STD_LOGIC;
  signal \g12_b6__7_n_0\ : STD_LOGIC;
  signal g12_b6_n_0 : STD_LOGIC;
  signal \g12_b7__0_n_0\ : STD_LOGIC;
  signal \g12_b7__1_n_0\ : STD_LOGIC;
  signal \g12_b7__2_n_0\ : STD_LOGIC;
  signal \g12_b7__3_n_0\ : STD_LOGIC;
  signal \g12_b7__4_n_0\ : STD_LOGIC;
  signal \g12_b7__5_n_0\ : STD_LOGIC;
  signal \g12_b7__6_n_0\ : STD_LOGIC;
  signal g12_b7_n_0 : STD_LOGIC;
  signal \g12_b8__0_n_0\ : STD_LOGIC;
  signal \g12_b8__1_n_0\ : STD_LOGIC;
  signal \g12_b8__2_n_0\ : STD_LOGIC;
  signal \g12_b8__3_n_0\ : STD_LOGIC;
  signal \g12_b8__4_n_0\ : STD_LOGIC;
  signal \g12_b8__5_n_0\ : STD_LOGIC;
  signal \g12_b8__6_n_0\ : STD_LOGIC;
  signal \g12_b8__7_n_0\ : STD_LOGIC;
  signal g12_b8_n_0 : STD_LOGIC;
  signal \g12_b9__0_n_0\ : STD_LOGIC;
  signal \g12_b9__1_n_0\ : STD_LOGIC;
  signal \g12_b9__2_n_0\ : STD_LOGIC;
  signal \g12_b9__3_n_0\ : STD_LOGIC;
  signal \g12_b9__4_n_0\ : STD_LOGIC;
  signal \g12_b9__5_n_0\ : STD_LOGIC;
  signal \g12_b9__6_n_0\ : STD_LOGIC;
  signal \g12_b9__7_n_0\ : STD_LOGIC;
  signal g12_b9_n_0 : STD_LOGIC;
  signal \g13_b0__0_n_0\ : STD_LOGIC;
  signal \g13_b0__1_n_0\ : STD_LOGIC;
  signal \g13_b0__2_n_0\ : STD_LOGIC;
  signal \g13_b0__3_n_0\ : STD_LOGIC;
  signal \g13_b0__4_n_0\ : STD_LOGIC;
  signal \g13_b0__5_n_0\ : STD_LOGIC;
  signal \g13_b0__6_n_0\ : STD_LOGIC;
  signal \g13_b0__7_n_0\ : STD_LOGIC;
  signal g13_b0_n_0 : STD_LOGIC;
  signal g13_b10_n_0 : STD_LOGIC;
  signal g13_b11_n_0 : STD_LOGIC;
  signal \g13_b1__0_n_0\ : STD_LOGIC;
  signal \g13_b1__1_n_0\ : STD_LOGIC;
  signal \g13_b1__2_n_0\ : STD_LOGIC;
  signal \g13_b1__3_n_0\ : STD_LOGIC;
  signal \g13_b1__4_n_0\ : STD_LOGIC;
  signal \g13_b1__5_n_0\ : STD_LOGIC;
  signal \g13_b1__6_n_0\ : STD_LOGIC;
  signal \g13_b1__7_n_0\ : STD_LOGIC;
  signal g13_b1_n_0 : STD_LOGIC;
  signal \g13_b4__0_n_0\ : STD_LOGIC;
  signal \g13_b4__1_n_0\ : STD_LOGIC;
  signal \g13_b4__2_n_0\ : STD_LOGIC;
  signal \g13_b4__3_n_0\ : STD_LOGIC;
  signal \g13_b4__4_n_0\ : STD_LOGIC;
  signal \g13_b4__5_n_0\ : STD_LOGIC;
  signal \g13_b4__6_n_0\ : STD_LOGIC;
  signal \g13_b4__7_n_0\ : STD_LOGIC;
  signal g13_b4_n_0 : STD_LOGIC;
  signal g13_b5_n_0 : STD_LOGIC;
  signal \g13_b6__0_n_0\ : STD_LOGIC;
  signal \g13_b6__1_n_0\ : STD_LOGIC;
  signal \g13_b6__2_n_0\ : STD_LOGIC;
  signal \g13_b6__3_n_0\ : STD_LOGIC;
  signal \g13_b6__4_n_0\ : STD_LOGIC;
  signal \g13_b6__5_n_0\ : STD_LOGIC;
  signal \g13_b6__6_n_0\ : STD_LOGIC;
  signal \g13_b6__7_n_0\ : STD_LOGIC;
  signal g13_b6_n_0 : STD_LOGIC;
  signal \g13_b7__0_n_0\ : STD_LOGIC;
  signal \g13_b7__1_n_0\ : STD_LOGIC;
  signal \g13_b7__2_n_0\ : STD_LOGIC;
  signal \g13_b7__3_n_0\ : STD_LOGIC;
  signal \g13_b7__4_n_0\ : STD_LOGIC;
  signal \g13_b7__5_n_0\ : STD_LOGIC;
  signal \g13_b7__6_n_0\ : STD_LOGIC;
  signal g13_b7_n_0 : STD_LOGIC;
  signal \g13_b8__0_n_0\ : STD_LOGIC;
  signal \g13_b8__1_n_0\ : STD_LOGIC;
  signal \g13_b8__2_n_0\ : STD_LOGIC;
  signal \g13_b8__3_n_0\ : STD_LOGIC;
  signal \g13_b8__4_n_0\ : STD_LOGIC;
  signal \g13_b8__5_n_0\ : STD_LOGIC;
  signal \g13_b8__6_n_0\ : STD_LOGIC;
  signal \g13_b8__7_n_0\ : STD_LOGIC;
  signal g13_b8_n_0 : STD_LOGIC;
  signal \g13_b9__0_n_0\ : STD_LOGIC;
  signal \g13_b9__1_n_0\ : STD_LOGIC;
  signal \g13_b9__2_n_0\ : STD_LOGIC;
  signal \g13_b9__3_n_0\ : STD_LOGIC;
  signal \g13_b9__4_n_0\ : STD_LOGIC;
  signal \g13_b9__5_n_0\ : STD_LOGIC;
  signal \g13_b9__6_n_0\ : STD_LOGIC;
  signal \g13_b9__7_n_0\ : STD_LOGIC;
  signal g13_b9_n_0 : STD_LOGIC;
  signal \g14_b0__0_n_0\ : STD_LOGIC;
  signal \g14_b0__1_n_0\ : STD_LOGIC;
  signal \g14_b0__2_n_0\ : STD_LOGIC;
  signal \g14_b0__3_n_0\ : STD_LOGIC;
  signal \g14_b0__4_n_0\ : STD_LOGIC;
  signal \g14_b0__5_n_0\ : STD_LOGIC;
  signal \g14_b0__6_n_0\ : STD_LOGIC;
  signal \g14_b0__7_n_0\ : STD_LOGIC;
  signal g14_b0_n_0 : STD_LOGIC;
  signal g14_b10_n_0 : STD_LOGIC;
  signal \g14_b1__0_n_0\ : STD_LOGIC;
  signal \g14_b1__1_n_0\ : STD_LOGIC;
  signal \g14_b1__2_n_0\ : STD_LOGIC;
  signal \g14_b1__3_n_0\ : STD_LOGIC;
  signal \g14_b1__4_n_0\ : STD_LOGIC;
  signal \g14_b1__5_n_0\ : STD_LOGIC;
  signal \g14_b1__6_n_0\ : STD_LOGIC;
  signal \g14_b1__7_n_0\ : STD_LOGIC;
  signal g14_b1_n_0 : STD_LOGIC;
  signal \g14_b4__0_n_0\ : STD_LOGIC;
  signal \g14_b4__1_n_0\ : STD_LOGIC;
  signal \g14_b4__2_n_0\ : STD_LOGIC;
  signal \g14_b4__3_n_0\ : STD_LOGIC;
  signal \g14_b4__4_n_0\ : STD_LOGIC;
  signal \g14_b4__5_n_0\ : STD_LOGIC;
  signal \g14_b4__6_n_0\ : STD_LOGIC;
  signal \g14_b4__7_n_0\ : STD_LOGIC;
  signal g14_b4_n_0 : STD_LOGIC;
  signal g14_b5_n_0 : STD_LOGIC;
  signal \g14_b6__0_n_0\ : STD_LOGIC;
  signal \g14_b6__1_n_0\ : STD_LOGIC;
  signal \g14_b6__2_n_0\ : STD_LOGIC;
  signal \g14_b6__3_n_0\ : STD_LOGIC;
  signal \g14_b6__4_n_0\ : STD_LOGIC;
  signal \g14_b6__5_n_0\ : STD_LOGIC;
  signal \g14_b6__6_n_0\ : STD_LOGIC;
  signal \g14_b6__7_n_0\ : STD_LOGIC;
  signal g14_b6_n_0 : STD_LOGIC;
  signal \g14_b7__0_n_0\ : STD_LOGIC;
  signal \g14_b7__1_n_0\ : STD_LOGIC;
  signal \g14_b7__2_n_0\ : STD_LOGIC;
  signal \g14_b7__3_n_0\ : STD_LOGIC;
  signal \g14_b7__4_n_0\ : STD_LOGIC;
  signal \g14_b7__5_n_0\ : STD_LOGIC;
  signal \g14_b7__6_n_0\ : STD_LOGIC;
  signal g14_b7_n_0 : STD_LOGIC;
  signal \g14_b8__0_n_0\ : STD_LOGIC;
  signal \g14_b8__1_n_0\ : STD_LOGIC;
  signal \g14_b8__2_n_0\ : STD_LOGIC;
  signal \g14_b8__3_n_0\ : STD_LOGIC;
  signal \g14_b8__4_n_0\ : STD_LOGIC;
  signal \g14_b8__5_n_0\ : STD_LOGIC;
  signal \g14_b8__6_n_0\ : STD_LOGIC;
  signal \g14_b8__7_n_0\ : STD_LOGIC;
  signal g14_b8_n_0 : STD_LOGIC;
  signal \g14_b9__0_n_0\ : STD_LOGIC;
  signal \g14_b9__1_n_0\ : STD_LOGIC;
  signal \g14_b9__2_n_0\ : STD_LOGIC;
  signal \g14_b9__3_n_0\ : STD_LOGIC;
  signal \g14_b9__4_n_0\ : STD_LOGIC;
  signal \g14_b9__5_n_0\ : STD_LOGIC;
  signal \g14_b9__6_n_0\ : STD_LOGIC;
  signal \g14_b9__7_n_0\ : STD_LOGIC;
  signal g14_b9_n_0 : STD_LOGIC;
  signal \g15_b0__0_n_0\ : STD_LOGIC;
  signal \g15_b0__1_n_0\ : STD_LOGIC;
  signal \g15_b0__2_n_0\ : STD_LOGIC;
  signal \g15_b0__3_n_0\ : STD_LOGIC;
  signal \g15_b0__4_n_0\ : STD_LOGIC;
  signal \g15_b0__5_n_0\ : STD_LOGIC;
  signal \g15_b0__6_n_0\ : STD_LOGIC;
  signal \g15_b0__7_n_0\ : STD_LOGIC;
  signal g15_b0_n_0 : STD_LOGIC;
  signal g15_b10_n_0 : STD_LOGIC;
  signal g15_b11_n_0 : STD_LOGIC;
  signal \g15_b1__0_n_0\ : STD_LOGIC;
  signal \g15_b1__1_n_0\ : STD_LOGIC;
  signal \g15_b1__2_n_0\ : STD_LOGIC;
  signal \g15_b1__3_n_0\ : STD_LOGIC;
  signal \g15_b1__4_n_0\ : STD_LOGIC;
  signal \g15_b1__5_n_0\ : STD_LOGIC;
  signal \g15_b1__6_n_0\ : STD_LOGIC;
  signal \g15_b1__7_n_0\ : STD_LOGIC;
  signal g15_b1_n_0 : STD_LOGIC;
  signal g15_b2_n_0 : STD_LOGIC;
  signal \g15_b4__0_n_0\ : STD_LOGIC;
  signal \g15_b4__1_n_0\ : STD_LOGIC;
  signal \g15_b4__2_n_0\ : STD_LOGIC;
  signal \g15_b4__3_n_0\ : STD_LOGIC;
  signal \g15_b4__4_n_0\ : STD_LOGIC;
  signal \g15_b4__5_n_0\ : STD_LOGIC;
  signal \g15_b4__6_n_0\ : STD_LOGIC;
  signal \g15_b4__7_n_0\ : STD_LOGIC;
  signal g15_b4_n_0 : STD_LOGIC;
  signal g15_b5_n_0 : STD_LOGIC;
  signal \g15_b6__0_n_0\ : STD_LOGIC;
  signal \g15_b6__1_n_0\ : STD_LOGIC;
  signal \g15_b6__2_n_0\ : STD_LOGIC;
  signal \g15_b6__3_n_0\ : STD_LOGIC;
  signal \g15_b6__4_n_0\ : STD_LOGIC;
  signal \g15_b6__5_n_0\ : STD_LOGIC;
  signal \g15_b6__6_n_0\ : STD_LOGIC;
  signal \g15_b6__7_n_0\ : STD_LOGIC;
  signal g15_b6_n_0 : STD_LOGIC;
  signal \g15_b7__0_n_0\ : STD_LOGIC;
  signal \g15_b7__1_n_0\ : STD_LOGIC;
  signal \g15_b7__2_n_0\ : STD_LOGIC;
  signal \g15_b7__3_n_0\ : STD_LOGIC;
  signal \g15_b7__4_n_0\ : STD_LOGIC;
  signal \g15_b7__5_n_0\ : STD_LOGIC;
  signal \g15_b7__6_n_0\ : STD_LOGIC;
  signal g15_b7_n_0 : STD_LOGIC;
  signal \g15_b8__0_n_0\ : STD_LOGIC;
  signal \g15_b8__1_n_0\ : STD_LOGIC;
  signal \g15_b8__2_n_0\ : STD_LOGIC;
  signal \g15_b8__3_n_0\ : STD_LOGIC;
  signal \g15_b8__4_n_0\ : STD_LOGIC;
  signal \g15_b8__5_n_0\ : STD_LOGIC;
  signal \g15_b8__6_n_0\ : STD_LOGIC;
  signal \g15_b8__7_n_0\ : STD_LOGIC;
  signal g15_b8_n_0 : STD_LOGIC;
  signal \g15_b9__0_n_0\ : STD_LOGIC;
  signal \g15_b9__1_n_0\ : STD_LOGIC;
  signal \g15_b9__2_n_0\ : STD_LOGIC;
  signal \g15_b9__3_n_0\ : STD_LOGIC;
  signal \g15_b9__4_n_0\ : STD_LOGIC;
  signal \g15_b9__5_n_0\ : STD_LOGIC;
  signal \g15_b9__6_n_0\ : STD_LOGIC;
  signal \g15_b9__7_n_0\ : STD_LOGIC;
  signal g15_b9_n_0 : STD_LOGIC;
  signal \g1_b0__0_n_0\ : STD_LOGIC;
  signal \g1_b0__1_n_0\ : STD_LOGIC;
  signal \g1_b0__2_n_0\ : STD_LOGIC;
  signal \g1_b0__3_n_0\ : STD_LOGIC;
  signal \g1_b0__4_n_0\ : STD_LOGIC;
  signal \g1_b0__5_n_0\ : STD_LOGIC;
  signal \g1_b0__6_n_0\ : STD_LOGIC;
  signal \g1_b0__7_n_0\ : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal g1_b10_n_0 : STD_LOGIC;
  signal g1_b11_n_0 : STD_LOGIC;
  signal \g1_b1__0_n_0\ : STD_LOGIC;
  signal \g1_b1__1_n_0\ : STD_LOGIC;
  signal \g1_b1__2_n_0\ : STD_LOGIC;
  signal \g1_b1__3_n_0\ : STD_LOGIC;
  signal \g1_b1__4_n_0\ : STD_LOGIC;
  signal \g1_b1__5_n_0\ : STD_LOGIC;
  signal \g1_b1__6_n_0\ : STD_LOGIC;
  signal \g1_b1__7_n_0\ : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal \g1_b4__0_n_0\ : STD_LOGIC;
  signal \g1_b4__1_n_0\ : STD_LOGIC;
  signal \g1_b4__2_n_0\ : STD_LOGIC;
  signal \g1_b4__3_n_0\ : STD_LOGIC;
  signal \g1_b4__4_n_0\ : STD_LOGIC;
  signal \g1_b4__5_n_0\ : STD_LOGIC;
  signal \g1_b4__6_n_0\ : STD_LOGIC;
  signal \g1_b4__7_n_0\ : STD_LOGIC;
  signal g1_b4_n_0 : STD_LOGIC;
  signal g1_b5_n_0 : STD_LOGIC;
  signal \g1_b6__0_n_0\ : STD_LOGIC;
  signal \g1_b6__1_n_0\ : STD_LOGIC;
  signal \g1_b6__2_n_0\ : STD_LOGIC;
  signal \g1_b6__3_n_0\ : STD_LOGIC;
  signal \g1_b6__4_n_0\ : STD_LOGIC;
  signal \g1_b6__5_n_0\ : STD_LOGIC;
  signal \g1_b6__6_n_0\ : STD_LOGIC;
  signal \g1_b6__7_n_0\ : STD_LOGIC;
  signal g1_b6_n_0 : STD_LOGIC;
  signal \g1_b7__0_n_0\ : STD_LOGIC;
  signal \g1_b7__1_n_0\ : STD_LOGIC;
  signal \g1_b7__2_n_0\ : STD_LOGIC;
  signal \g1_b7__3_n_0\ : STD_LOGIC;
  signal \g1_b7__4_n_0\ : STD_LOGIC;
  signal \g1_b7__5_n_0\ : STD_LOGIC;
  signal \g1_b7__6_n_0\ : STD_LOGIC;
  signal g1_b7_n_0 : STD_LOGIC;
  signal \g1_b8__0_n_0\ : STD_LOGIC;
  signal \g1_b8__1_n_0\ : STD_LOGIC;
  signal \g1_b8__2_n_0\ : STD_LOGIC;
  signal \g1_b8__3_n_0\ : STD_LOGIC;
  signal \g1_b8__4_n_0\ : STD_LOGIC;
  signal \g1_b8__5_n_0\ : STD_LOGIC;
  signal \g1_b8__6_n_0\ : STD_LOGIC;
  signal \g1_b8__7_n_0\ : STD_LOGIC;
  signal g1_b8_n_0 : STD_LOGIC;
  signal \g1_b9__0_n_0\ : STD_LOGIC;
  signal \g1_b9__1_n_0\ : STD_LOGIC;
  signal \g1_b9__2_n_0\ : STD_LOGIC;
  signal \g1_b9__3_n_0\ : STD_LOGIC;
  signal \g1_b9__4_n_0\ : STD_LOGIC;
  signal \g1_b9__5_n_0\ : STD_LOGIC;
  signal \g1_b9__6_n_0\ : STD_LOGIC;
  signal \g1_b9__7_n_0\ : STD_LOGIC;
  signal g1_b9_n_0 : STD_LOGIC;
  signal \g2_b0__0_n_0\ : STD_LOGIC;
  signal \g2_b0__1_n_0\ : STD_LOGIC;
  signal \g2_b0__2_n_0\ : STD_LOGIC;
  signal \g2_b0__3_n_0\ : STD_LOGIC;
  signal \g2_b0__4_n_0\ : STD_LOGIC;
  signal \g2_b0__5_n_0\ : STD_LOGIC;
  signal \g2_b0__6_n_0\ : STD_LOGIC;
  signal \g2_b0__7_n_0\ : STD_LOGIC;
  signal g2_b0_n_0 : STD_LOGIC;
  signal g2_b10_n_0 : STD_LOGIC;
  signal g2_b11_n_0 : STD_LOGIC;
  signal \g2_b1__0_n_0\ : STD_LOGIC;
  signal \g2_b1__1_n_0\ : STD_LOGIC;
  signal \g2_b1__2_n_0\ : STD_LOGIC;
  signal \g2_b1__3_n_0\ : STD_LOGIC;
  signal \g2_b1__4_n_0\ : STD_LOGIC;
  signal \g2_b1__5_n_0\ : STD_LOGIC;
  signal \g2_b1__6_n_0\ : STD_LOGIC;
  signal \g2_b1__7_n_0\ : STD_LOGIC;
  signal g2_b1_n_0 : STD_LOGIC;
  signal \g2_b4__0_n_0\ : STD_LOGIC;
  signal \g2_b4__1_n_0\ : STD_LOGIC;
  signal \g2_b4__2_n_0\ : STD_LOGIC;
  signal \g2_b4__3_n_0\ : STD_LOGIC;
  signal \g2_b4__4_n_0\ : STD_LOGIC;
  signal \g2_b4__5_n_0\ : STD_LOGIC;
  signal \g2_b4__6_n_0\ : STD_LOGIC;
  signal \g2_b4__7_n_0\ : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal \g2_b6__0_n_0\ : STD_LOGIC;
  signal \g2_b6__1_n_0\ : STD_LOGIC;
  signal \g2_b6__2_n_0\ : STD_LOGIC;
  signal \g2_b6__3_n_0\ : STD_LOGIC;
  signal \g2_b6__4_n_0\ : STD_LOGIC;
  signal \g2_b6__5_n_0\ : STD_LOGIC;
  signal \g2_b6__6_n_0\ : STD_LOGIC;
  signal \g2_b6__7_n_0\ : STD_LOGIC;
  signal g2_b6_n_0 : STD_LOGIC;
  signal \g2_b7__0_n_0\ : STD_LOGIC;
  signal \g2_b7__1_n_0\ : STD_LOGIC;
  signal \g2_b7__2_n_0\ : STD_LOGIC;
  signal \g2_b7__3_n_0\ : STD_LOGIC;
  signal \g2_b7__4_n_0\ : STD_LOGIC;
  signal \g2_b7__5_n_0\ : STD_LOGIC;
  signal \g2_b7__6_n_0\ : STD_LOGIC;
  signal g2_b7_n_0 : STD_LOGIC;
  signal \g2_b8__0_n_0\ : STD_LOGIC;
  signal \g2_b8__1_n_0\ : STD_LOGIC;
  signal \g2_b8__2_n_0\ : STD_LOGIC;
  signal \g2_b8__3_n_0\ : STD_LOGIC;
  signal \g2_b8__4_n_0\ : STD_LOGIC;
  signal \g2_b8__5_n_0\ : STD_LOGIC;
  signal \g2_b8__6_n_0\ : STD_LOGIC;
  signal \g2_b8__7_n_0\ : STD_LOGIC;
  signal g2_b8_n_0 : STD_LOGIC;
  signal \g2_b9__0_n_0\ : STD_LOGIC;
  signal \g2_b9__1_n_0\ : STD_LOGIC;
  signal \g2_b9__2_n_0\ : STD_LOGIC;
  signal \g2_b9__3_n_0\ : STD_LOGIC;
  signal \g2_b9__4_n_0\ : STD_LOGIC;
  signal \g2_b9__5_n_0\ : STD_LOGIC;
  signal \g2_b9__6_n_0\ : STD_LOGIC;
  signal \g2_b9__7_n_0\ : STD_LOGIC;
  signal g2_b9_n_0 : STD_LOGIC;
  signal \g3_b0__0_n_0\ : STD_LOGIC;
  signal \g3_b0__1_n_0\ : STD_LOGIC;
  signal \g3_b0__2_n_0\ : STD_LOGIC;
  signal \g3_b0__3_n_0\ : STD_LOGIC;
  signal \g3_b0__4_n_0\ : STD_LOGIC;
  signal \g3_b0__5_n_0\ : STD_LOGIC;
  signal \g3_b0__6_n_0\ : STD_LOGIC;
  signal \g3_b0__7_n_0\ : STD_LOGIC;
  signal g3_b0_n_0 : STD_LOGIC;
  signal g3_b10_n_0 : STD_LOGIC;
  signal g3_b11_n_0 : STD_LOGIC;
  signal \g3_b1__0_n_0\ : STD_LOGIC;
  signal \g3_b1__1_n_0\ : STD_LOGIC;
  signal \g3_b1__2_n_0\ : STD_LOGIC;
  signal \g3_b1__3_n_0\ : STD_LOGIC;
  signal \g3_b1__4_n_0\ : STD_LOGIC;
  signal \g3_b1__5_n_0\ : STD_LOGIC;
  signal \g3_b1__6_n_0\ : STD_LOGIC;
  signal \g3_b1__7_n_0\ : STD_LOGIC;
  signal g3_b1_n_0 : STD_LOGIC;
  signal \g3_b4__0_n_0\ : STD_LOGIC;
  signal \g3_b4__1_n_0\ : STD_LOGIC;
  signal \g3_b4__2_n_0\ : STD_LOGIC;
  signal \g3_b4__3_n_0\ : STD_LOGIC;
  signal \g3_b4__4_n_0\ : STD_LOGIC;
  signal \g3_b4__5_n_0\ : STD_LOGIC;
  signal \g3_b4__6_n_0\ : STD_LOGIC;
  signal \g3_b4__7_n_0\ : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal \g3_b6__0_n_0\ : STD_LOGIC;
  signal \g3_b6__1_n_0\ : STD_LOGIC;
  signal \g3_b6__2_n_0\ : STD_LOGIC;
  signal \g3_b6__3_n_0\ : STD_LOGIC;
  signal \g3_b6__4_n_0\ : STD_LOGIC;
  signal \g3_b6__5_n_0\ : STD_LOGIC;
  signal \g3_b6__6_n_0\ : STD_LOGIC;
  signal \g3_b6__7_n_0\ : STD_LOGIC;
  signal g3_b6_n_0 : STD_LOGIC;
  signal \g3_b7__0_n_0\ : STD_LOGIC;
  signal \g3_b7__1_n_0\ : STD_LOGIC;
  signal \g3_b7__2_n_0\ : STD_LOGIC;
  signal \g3_b7__3_n_0\ : STD_LOGIC;
  signal \g3_b7__4_n_0\ : STD_LOGIC;
  signal \g3_b7__5_n_0\ : STD_LOGIC;
  signal \g3_b7__6_n_0\ : STD_LOGIC;
  signal g3_b7_n_0 : STD_LOGIC;
  signal \g3_b8__0_n_0\ : STD_LOGIC;
  signal \g3_b8__1_n_0\ : STD_LOGIC;
  signal \g3_b8__2_n_0\ : STD_LOGIC;
  signal \g3_b8__3_n_0\ : STD_LOGIC;
  signal \g3_b8__4_n_0\ : STD_LOGIC;
  signal \g3_b8__5_n_0\ : STD_LOGIC;
  signal \g3_b8__6_n_0\ : STD_LOGIC;
  signal \g3_b8__7_n_0\ : STD_LOGIC;
  signal g3_b8_n_0 : STD_LOGIC;
  signal \g3_b9__0_n_0\ : STD_LOGIC;
  signal \g3_b9__1_n_0\ : STD_LOGIC;
  signal \g3_b9__2_n_0\ : STD_LOGIC;
  signal \g3_b9__3_n_0\ : STD_LOGIC;
  signal \g3_b9__4_n_0\ : STD_LOGIC;
  signal \g3_b9__5_n_0\ : STD_LOGIC;
  signal \g3_b9__6_n_0\ : STD_LOGIC;
  signal \g3_b9__7_n_0\ : STD_LOGIC;
  signal g3_b9_n_0 : STD_LOGIC;
  signal \g4_b0__0_n_0\ : STD_LOGIC;
  signal \g4_b0__1_n_0\ : STD_LOGIC;
  signal \g4_b0__2_n_0\ : STD_LOGIC;
  signal \g4_b0__3_n_0\ : STD_LOGIC;
  signal \g4_b0__4_n_0\ : STD_LOGIC;
  signal \g4_b0__5_n_0\ : STD_LOGIC;
  signal \g4_b0__6_n_0\ : STD_LOGIC;
  signal \g4_b0__7_n_0\ : STD_LOGIC;
  signal g4_b0_n_0 : STD_LOGIC;
  signal g4_b10_n_0 : STD_LOGIC;
  signal \g4_b1__0_n_0\ : STD_LOGIC;
  signal \g4_b1__1_n_0\ : STD_LOGIC;
  signal \g4_b1__2_n_0\ : STD_LOGIC;
  signal \g4_b1__3_n_0\ : STD_LOGIC;
  signal \g4_b1__4_n_0\ : STD_LOGIC;
  signal \g4_b1__5_n_0\ : STD_LOGIC;
  signal \g4_b1__6_n_0\ : STD_LOGIC;
  signal \g4_b1__7_n_0\ : STD_LOGIC;
  signal g4_b1_n_0 : STD_LOGIC;
  signal \g4_b4__0_n_0\ : STD_LOGIC;
  signal \g4_b4__1_n_0\ : STD_LOGIC;
  signal \g4_b4__2_n_0\ : STD_LOGIC;
  signal \g4_b4__3_n_0\ : STD_LOGIC;
  signal \g4_b4__4_n_0\ : STD_LOGIC;
  signal \g4_b4__5_n_0\ : STD_LOGIC;
  signal \g4_b4__6_n_0\ : STD_LOGIC;
  signal \g4_b4__7_n_0\ : STD_LOGIC;
  signal g4_b4_n_0 : STD_LOGIC;
  signal g4_b5_n_0 : STD_LOGIC;
  signal \g4_b6__0_n_0\ : STD_LOGIC;
  signal \g4_b6__1_n_0\ : STD_LOGIC;
  signal \g4_b6__2_n_0\ : STD_LOGIC;
  signal \g4_b6__3_n_0\ : STD_LOGIC;
  signal \g4_b6__4_n_0\ : STD_LOGIC;
  signal \g4_b6__5_n_0\ : STD_LOGIC;
  signal \g4_b6__6_n_0\ : STD_LOGIC;
  signal \g4_b6__7_n_0\ : STD_LOGIC;
  signal g4_b6_n_0 : STD_LOGIC;
  signal \g4_b7__0_n_0\ : STD_LOGIC;
  signal \g4_b7__1_n_0\ : STD_LOGIC;
  signal \g4_b7__2_n_0\ : STD_LOGIC;
  signal \g4_b7__3_n_0\ : STD_LOGIC;
  signal \g4_b7__4_n_0\ : STD_LOGIC;
  signal \g4_b7__5_n_0\ : STD_LOGIC;
  signal \g4_b7__6_n_0\ : STD_LOGIC;
  signal g4_b7_n_0 : STD_LOGIC;
  signal \g4_b8__0_n_0\ : STD_LOGIC;
  signal \g4_b8__1_n_0\ : STD_LOGIC;
  signal \g4_b8__2_n_0\ : STD_LOGIC;
  signal \g4_b8__3_n_0\ : STD_LOGIC;
  signal \g4_b8__4_n_0\ : STD_LOGIC;
  signal \g4_b8__5_n_0\ : STD_LOGIC;
  signal \g4_b8__6_n_0\ : STD_LOGIC;
  signal \g4_b8__7_n_0\ : STD_LOGIC;
  signal g4_b8_n_0 : STD_LOGIC;
  signal \g4_b9__0_n_0\ : STD_LOGIC;
  signal \g4_b9__1_n_0\ : STD_LOGIC;
  signal \g4_b9__2_n_0\ : STD_LOGIC;
  signal \g4_b9__3_n_0\ : STD_LOGIC;
  signal \g4_b9__4_n_0\ : STD_LOGIC;
  signal \g4_b9__5_n_0\ : STD_LOGIC;
  signal \g4_b9__6_n_0\ : STD_LOGIC;
  signal \g4_b9__7_n_0\ : STD_LOGIC;
  signal g4_b9_n_0 : STD_LOGIC;
  signal \g5_b0__0_n_0\ : STD_LOGIC;
  signal \g5_b0__1_n_0\ : STD_LOGIC;
  signal \g5_b0__2_n_0\ : STD_LOGIC;
  signal \g5_b0__3_n_0\ : STD_LOGIC;
  signal \g5_b0__4_n_0\ : STD_LOGIC;
  signal \g5_b0__5_n_0\ : STD_LOGIC;
  signal \g5_b0__6_n_0\ : STD_LOGIC;
  signal \g5_b0__7_n_0\ : STD_LOGIC;
  signal g5_b0_n_0 : STD_LOGIC;
  signal g5_b10_n_0 : STD_LOGIC;
  signal g5_b11_n_0 : STD_LOGIC;
  signal \g5_b1__0_n_0\ : STD_LOGIC;
  signal \g5_b1__1_n_0\ : STD_LOGIC;
  signal \g5_b1__2_n_0\ : STD_LOGIC;
  signal \g5_b1__3_n_0\ : STD_LOGIC;
  signal \g5_b1__4_n_0\ : STD_LOGIC;
  signal \g5_b1__5_n_0\ : STD_LOGIC;
  signal \g5_b1__6_n_0\ : STD_LOGIC;
  signal \g5_b1__7_n_0\ : STD_LOGIC;
  signal g5_b1_n_0 : STD_LOGIC;
  signal \g5_b4__0_n_0\ : STD_LOGIC;
  signal \g5_b4__1_n_0\ : STD_LOGIC;
  signal \g5_b4__2_n_0\ : STD_LOGIC;
  signal \g5_b4__3_n_0\ : STD_LOGIC;
  signal \g5_b4__4_n_0\ : STD_LOGIC;
  signal \g5_b4__5_n_0\ : STD_LOGIC;
  signal \g5_b4__6_n_0\ : STD_LOGIC;
  signal \g5_b4__7_n_0\ : STD_LOGIC;
  signal g5_b4_n_0 : STD_LOGIC;
  signal g5_b5_n_0 : STD_LOGIC;
  signal \g5_b6__0_n_0\ : STD_LOGIC;
  signal \g5_b6__1_n_0\ : STD_LOGIC;
  signal \g5_b6__2_n_0\ : STD_LOGIC;
  signal \g5_b6__3_n_0\ : STD_LOGIC;
  signal \g5_b6__4_n_0\ : STD_LOGIC;
  signal \g5_b6__5_n_0\ : STD_LOGIC;
  signal \g5_b6__6_n_0\ : STD_LOGIC;
  signal \g5_b6__7_n_0\ : STD_LOGIC;
  signal g5_b6_n_0 : STD_LOGIC;
  signal \g5_b7__0_n_0\ : STD_LOGIC;
  signal \g5_b7__1_n_0\ : STD_LOGIC;
  signal \g5_b7__2_n_0\ : STD_LOGIC;
  signal \g5_b7__3_n_0\ : STD_LOGIC;
  signal \g5_b7__4_n_0\ : STD_LOGIC;
  signal \g5_b7__5_n_0\ : STD_LOGIC;
  signal \g5_b7__6_n_0\ : STD_LOGIC;
  signal g5_b7_n_0 : STD_LOGIC;
  signal \g5_b8__0_n_0\ : STD_LOGIC;
  signal \g5_b8__1_n_0\ : STD_LOGIC;
  signal \g5_b8__2_n_0\ : STD_LOGIC;
  signal \g5_b8__3_n_0\ : STD_LOGIC;
  signal \g5_b8__4_n_0\ : STD_LOGIC;
  signal \g5_b8__5_n_0\ : STD_LOGIC;
  signal \g5_b8__6_n_0\ : STD_LOGIC;
  signal \g5_b8__7_n_0\ : STD_LOGIC;
  signal g5_b8_n_0 : STD_LOGIC;
  signal \g5_b9__0_n_0\ : STD_LOGIC;
  signal \g5_b9__1_n_0\ : STD_LOGIC;
  signal \g5_b9__2_n_0\ : STD_LOGIC;
  signal \g5_b9__3_n_0\ : STD_LOGIC;
  signal \g5_b9__4_n_0\ : STD_LOGIC;
  signal \g5_b9__5_n_0\ : STD_LOGIC;
  signal \g5_b9__6_n_0\ : STD_LOGIC;
  signal \g5_b9__7_n_0\ : STD_LOGIC;
  signal g5_b9_n_0 : STD_LOGIC;
  signal \g6_b0__0_n_0\ : STD_LOGIC;
  signal \g6_b0__1_n_0\ : STD_LOGIC;
  signal \g6_b0__2_n_0\ : STD_LOGIC;
  signal \g6_b0__3_n_0\ : STD_LOGIC;
  signal \g6_b0__4_n_0\ : STD_LOGIC;
  signal \g6_b0__5_n_0\ : STD_LOGIC;
  signal \g6_b0__6_n_0\ : STD_LOGIC;
  signal \g6_b0__7_n_0\ : STD_LOGIC;
  signal g6_b0_n_0 : STD_LOGIC;
  signal g6_b10_n_0 : STD_LOGIC;
  signal \g6_b1__0_n_0\ : STD_LOGIC;
  signal \g6_b1__1_n_0\ : STD_LOGIC;
  signal \g6_b1__2_n_0\ : STD_LOGIC;
  signal \g6_b1__3_n_0\ : STD_LOGIC;
  signal \g6_b1__4_n_0\ : STD_LOGIC;
  signal \g6_b1__5_n_0\ : STD_LOGIC;
  signal \g6_b1__6_n_0\ : STD_LOGIC;
  signal \g6_b1__7_n_0\ : STD_LOGIC;
  signal g6_b1_n_0 : STD_LOGIC;
  signal \g6_b4__0_n_0\ : STD_LOGIC;
  signal \g6_b4__1_n_0\ : STD_LOGIC;
  signal \g6_b4__2_n_0\ : STD_LOGIC;
  signal \g6_b4__3_n_0\ : STD_LOGIC;
  signal \g6_b4__4_n_0\ : STD_LOGIC;
  signal \g6_b4__5_n_0\ : STD_LOGIC;
  signal \g6_b4__6_n_0\ : STD_LOGIC;
  signal \g6_b4__7_n_0\ : STD_LOGIC;
  signal g6_b4_n_0 : STD_LOGIC;
  signal g6_b5_n_0 : STD_LOGIC;
  signal \g6_b6__0_n_0\ : STD_LOGIC;
  signal \g6_b6__1_n_0\ : STD_LOGIC;
  signal \g6_b6__2_n_0\ : STD_LOGIC;
  signal \g6_b6__3_n_0\ : STD_LOGIC;
  signal \g6_b6__4_n_0\ : STD_LOGIC;
  signal \g6_b6__5_n_0\ : STD_LOGIC;
  signal \g6_b6__6_n_0\ : STD_LOGIC;
  signal \g6_b6__7_n_0\ : STD_LOGIC;
  signal g6_b6_n_0 : STD_LOGIC;
  signal \g6_b7__0_n_0\ : STD_LOGIC;
  signal \g6_b7__1_n_0\ : STD_LOGIC;
  signal \g6_b7__2_n_0\ : STD_LOGIC;
  signal \g6_b7__3_n_0\ : STD_LOGIC;
  signal \g6_b7__4_n_0\ : STD_LOGIC;
  signal \g6_b7__5_n_0\ : STD_LOGIC;
  signal \g6_b7__6_n_0\ : STD_LOGIC;
  signal g6_b7_n_0 : STD_LOGIC;
  signal \g6_b8__0_n_0\ : STD_LOGIC;
  signal \g6_b8__1_n_0\ : STD_LOGIC;
  signal \g6_b8__2_n_0\ : STD_LOGIC;
  signal \g6_b8__3_n_0\ : STD_LOGIC;
  signal \g6_b8__4_n_0\ : STD_LOGIC;
  signal \g6_b8__5_n_0\ : STD_LOGIC;
  signal \g6_b8__6_n_0\ : STD_LOGIC;
  signal \g6_b8__7_n_0\ : STD_LOGIC;
  signal g6_b8_n_0 : STD_LOGIC;
  signal \g6_b9__0_n_0\ : STD_LOGIC;
  signal \g6_b9__1_n_0\ : STD_LOGIC;
  signal \g6_b9__2_n_0\ : STD_LOGIC;
  signal \g6_b9__3_n_0\ : STD_LOGIC;
  signal \g6_b9__4_n_0\ : STD_LOGIC;
  signal \g6_b9__5_n_0\ : STD_LOGIC;
  signal \g6_b9__6_n_0\ : STD_LOGIC;
  signal \g6_b9__7_n_0\ : STD_LOGIC;
  signal g6_b9_n_0 : STD_LOGIC;
  signal \g7_b0__0_n_0\ : STD_LOGIC;
  signal \g7_b0__1_n_0\ : STD_LOGIC;
  signal \g7_b0__2_n_0\ : STD_LOGIC;
  signal \g7_b0__3_n_0\ : STD_LOGIC;
  signal \g7_b0__4_n_0\ : STD_LOGIC;
  signal \g7_b0__5_n_0\ : STD_LOGIC;
  signal \g7_b0__6_n_0\ : STD_LOGIC;
  signal \g7_b0__7_n_0\ : STD_LOGIC;
  signal g7_b0_n_0 : STD_LOGIC;
  signal g7_b10_n_0 : STD_LOGIC;
  signal \g7_b1__0_n_0\ : STD_LOGIC;
  signal \g7_b1__1_n_0\ : STD_LOGIC;
  signal \g7_b1__2_n_0\ : STD_LOGIC;
  signal \g7_b1__3_n_0\ : STD_LOGIC;
  signal \g7_b1__4_n_0\ : STD_LOGIC;
  signal \g7_b1__5_n_0\ : STD_LOGIC;
  signal \g7_b1__6_n_0\ : STD_LOGIC;
  signal \g7_b1__7_n_0\ : STD_LOGIC;
  signal g7_b1_n_0 : STD_LOGIC;
  signal \g7_b4__0_n_0\ : STD_LOGIC;
  signal \g7_b4__1_n_0\ : STD_LOGIC;
  signal \g7_b4__2_n_0\ : STD_LOGIC;
  signal \g7_b4__3_n_0\ : STD_LOGIC;
  signal \g7_b4__4_n_0\ : STD_LOGIC;
  signal \g7_b4__5_n_0\ : STD_LOGIC;
  signal \g7_b4__6_n_0\ : STD_LOGIC;
  signal \g7_b4__7_n_0\ : STD_LOGIC;
  signal g7_b4_n_0 : STD_LOGIC;
  signal g7_b5_n_0 : STD_LOGIC;
  signal \g7_b6__0_n_0\ : STD_LOGIC;
  signal \g7_b6__1_n_0\ : STD_LOGIC;
  signal \g7_b6__2_n_0\ : STD_LOGIC;
  signal \g7_b6__3_n_0\ : STD_LOGIC;
  signal \g7_b6__4_n_0\ : STD_LOGIC;
  signal \g7_b6__5_n_0\ : STD_LOGIC;
  signal \g7_b6__6_n_0\ : STD_LOGIC;
  signal g7_b6_n_0 : STD_LOGIC;
  signal \g7_b7__0_n_0\ : STD_LOGIC;
  signal \g7_b7__1_n_0\ : STD_LOGIC;
  signal \g7_b7__2_n_0\ : STD_LOGIC;
  signal \g7_b7__3_n_0\ : STD_LOGIC;
  signal \g7_b7__4_n_0\ : STD_LOGIC;
  signal \g7_b7__5_n_0\ : STD_LOGIC;
  signal \g7_b7__6_n_0\ : STD_LOGIC;
  signal g7_b7_n_0 : STD_LOGIC;
  signal \g7_b8__0_n_0\ : STD_LOGIC;
  signal \g7_b8__1_n_0\ : STD_LOGIC;
  signal \g7_b8__2_n_0\ : STD_LOGIC;
  signal \g7_b8__3_n_0\ : STD_LOGIC;
  signal \g7_b8__4_n_0\ : STD_LOGIC;
  signal \g7_b8__5_n_0\ : STD_LOGIC;
  signal \g7_b8__6_n_0\ : STD_LOGIC;
  signal \g7_b8__7_n_0\ : STD_LOGIC;
  signal g7_b8_n_0 : STD_LOGIC;
  signal \g7_b9__0_n_0\ : STD_LOGIC;
  signal \g7_b9__1_n_0\ : STD_LOGIC;
  signal \g7_b9__2_n_0\ : STD_LOGIC;
  signal \g7_b9__3_n_0\ : STD_LOGIC;
  signal \g7_b9__4_n_0\ : STD_LOGIC;
  signal \g7_b9__5_n_0\ : STD_LOGIC;
  signal \g7_b9__6_n_0\ : STD_LOGIC;
  signal \g7_b9__7_n_0\ : STD_LOGIC;
  signal g7_b9_n_0 : STD_LOGIC;
  signal \g8_b0__0_n_0\ : STD_LOGIC;
  signal \g8_b0__1_n_0\ : STD_LOGIC;
  signal \g8_b0__2_n_0\ : STD_LOGIC;
  signal \g8_b0__3_n_0\ : STD_LOGIC;
  signal \g8_b0__4_n_0\ : STD_LOGIC;
  signal \g8_b0__5_n_0\ : STD_LOGIC;
  signal \g8_b0__6_n_0\ : STD_LOGIC;
  signal \g8_b0__7_n_0\ : STD_LOGIC;
  signal g8_b0_n_0 : STD_LOGIC;
  signal g8_b10_n_0 : STD_LOGIC;
  signal g8_b11_n_0 : STD_LOGIC;
  signal \g8_b1__0_n_0\ : STD_LOGIC;
  signal \g8_b1__1_n_0\ : STD_LOGIC;
  signal \g8_b1__2_n_0\ : STD_LOGIC;
  signal \g8_b1__3_n_0\ : STD_LOGIC;
  signal \g8_b1__4_n_0\ : STD_LOGIC;
  signal \g8_b1__5_n_0\ : STD_LOGIC;
  signal \g8_b1__6_n_0\ : STD_LOGIC;
  signal \g8_b1__7_n_0\ : STD_LOGIC;
  signal g8_b1_n_0 : STD_LOGIC;
  signal \g8_b4__0_n_0\ : STD_LOGIC;
  signal \g8_b4__1_n_0\ : STD_LOGIC;
  signal \g8_b4__2_n_0\ : STD_LOGIC;
  signal \g8_b4__3_n_0\ : STD_LOGIC;
  signal \g8_b4__4_n_0\ : STD_LOGIC;
  signal \g8_b4__5_n_0\ : STD_LOGIC;
  signal \g8_b4__6_n_0\ : STD_LOGIC;
  signal \g8_b4__7_n_0\ : STD_LOGIC;
  signal g8_b4_n_0 : STD_LOGIC;
  signal g8_b5_n_0 : STD_LOGIC;
  signal \g8_b6__0_n_0\ : STD_LOGIC;
  signal \g8_b6__1_n_0\ : STD_LOGIC;
  signal \g8_b6__2_n_0\ : STD_LOGIC;
  signal \g8_b6__3_n_0\ : STD_LOGIC;
  signal \g8_b6__4_n_0\ : STD_LOGIC;
  signal \g8_b6__5_n_0\ : STD_LOGIC;
  signal \g8_b6__6_n_0\ : STD_LOGIC;
  signal \g8_b6__7_n_0\ : STD_LOGIC;
  signal g8_b6_n_0 : STD_LOGIC;
  signal \g8_b7__0_n_0\ : STD_LOGIC;
  signal \g8_b7__1_n_0\ : STD_LOGIC;
  signal \g8_b7__2_n_0\ : STD_LOGIC;
  signal \g8_b7__3_n_0\ : STD_LOGIC;
  signal \g8_b7__4_n_0\ : STD_LOGIC;
  signal \g8_b7__5_n_0\ : STD_LOGIC;
  signal \g8_b7__6_n_0\ : STD_LOGIC;
  signal g8_b7_n_0 : STD_LOGIC;
  signal \g8_b8__0_n_0\ : STD_LOGIC;
  signal \g8_b8__1_n_0\ : STD_LOGIC;
  signal \g8_b8__2_n_0\ : STD_LOGIC;
  signal \g8_b8__3_n_0\ : STD_LOGIC;
  signal \g8_b8__4_n_0\ : STD_LOGIC;
  signal \g8_b8__5_n_0\ : STD_LOGIC;
  signal \g8_b8__6_n_0\ : STD_LOGIC;
  signal \g8_b8__7_n_0\ : STD_LOGIC;
  signal g8_b8_n_0 : STD_LOGIC;
  signal \g8_b9__0_n_0\ : STD_LOGIC;
  signal \g8_b9__1_n_0\ : STD_LOGIC;
  signal \g8_b9__2_n_0\ : STD_LOGIC;
  signal \g8_b9__3_n_0\ : STD_LOGIC;
  signal \g8_b9__4_n_0\ : STD_LOGIC;
  signal \g8_b9__5_n_0\ : STD_LOGIC;
  signal \g8_b9__6_n_0\ : STD_LOGIC;
  signal \g8_b9__7_n_0\ : STD_LOGIC;
  signal g8_b9_n_0 : STD_LOGIC;
  signal \g9_b0__0_n_0\ : STD_LOGIC;
  signal \g9_b0__1_n_0\ : STD_LOGIC;
  signal \g9_b0__2_n_0\ : STD_LOGIC;
  signal \g9_b0__3_n_0\ : STD_LOGIC;
  signal \g9_b0__4_n_0\ : STD_LOGIC;
  signal \g9_b0__5_n_0\ : STD_LOGIC;
  signal \g9_b0__6_n_0\ : STD_LOGIC;
  signal \g9_b0__7_n_0\ : STD_LOGIC;
  signal g9_b0_n_0 : STD_LOGIC;
  signal g9_b10_n_0 : STD_LOGIC;
  signal g9_b11_n_0 : STD_LOGIC;
  signal \g9_b1__0_n_0\ : STD_LOGIC;
  signal \g9_b1__1_n_0\ : STD_LOGIC;
  signal \g9_b1__2_n_0\ : STD_LOGIC;
  signal \g9_b1__3_n_0\ : STD_LOGIC;
  signal \g9_b1__4_n_0\ : STD_LOGIC;
  signal \g9_b1__5_n_0\ : STD_LOGIC;
  signal \g9_b1__6_n_0\ : STD_LOGIC;
  signal \g9_b1__7_n_0\ : STD_LOGIC;
  signal g9_b1_n_0 : STD_LOGIC;
  signal \g9_b4__0_n_0\ : STD_LOGIC;
  signal \g9_b4__1_n_0\ : STD_LOGIC;
  signal \g9_b4__2_n_0\ : STD_LOGIC;
  signal \g9_b4__3_n_0\ : STD_LOGIC;
  signal \g9_b4__4_n_0\ : STD_LOGIC;
  signal \g9_b4__5_n_0\ : STD_LOGIC;
  signal \g9_b4__6_n_0\ : STD_LOGIC;
  signal \g9_b4__7_n_0\ : STD_LOGIC;
  signal g9_b4_n_0 : STD_LOGIC;
  signal g9_b5_n_0 : STD_LOGIC;
  signal \g9_b6__0_n_0\ : STD_LOGIC;
  signal \g9_b6__1_n_0\ : STD_LOGIC;
  signal \g9_b6__2_n_0\ : STD_LOGIC;
  signal \g9_b6__3_n_0\ : STD_LOGIC;
  signal \g9_b6__4_n_0\ : STD_LOGIC;
  signal \g9_b6__5_n_0\ : STD_LOGIC;
  signal \g9_b6__6_n_0\ : STD_LOGIC;
  signal \g9_b6__7_n_0\ : STD_LOGIC;
  signal g9_b6_n_0 : STD_LOGIC;
  signal \g9_b7__0_n_0\ : STD_LOGIC;
  signal \g9_b7__1_n_0\ : STD_LOGIC;
  signal \g9_b7__2_n_0\ : STD_LOGIC;
  signal \g9_b7__3_n_0\ : STD_LOGIC;
  signal \g9_b7__4_n_0\ : STD_LOGIC;
  signal \g9_b7__5_n_0\ : STD_LOGIC;
  signal \g9_b7__6_n_0\ : STD_LOGIC;
  signal g9_b7_n_0 : STD_LOGIC;
  signal \g9_b8__0_n_0\ : STD_LOGIC;
  signal \g9_b8__1_n_0\ : STD_LOGIC;
  signal \g9_b8__2_n_0\ : STD_LOGIC;
  signal \g9_b8__3_n_0\ : STD_LOGIC;
  signal \g9_b8__4_n_0\ : STD_LOGIC;
  signal \g9_b8__5_n_0\ : STD_LOGIC;
  signal \g9_b8__6_n_0\ : STD_LOGIC;
  signal \g9_b8__7_n_0\ : STD_LOGIC;
  signal g9_b8_n_0 : STD_LOGIC;
  signal \g9_b9__0_n_0\ : STD_LOGIC;
  signal \g9_b9__1_n_0\ : STD_LOGIC;
  signal \g9_b9__2_n_0\ : STD_LOGIC;
  signal \g9_b9__3_n_0\ : STD_LOGIC;
  signal \g9_b9__4_n_0\ : STD_LOGIC;
  signal \g9_b9__5_n_0\ : STD_LOGIC;
  signal \g9_b9__6_n_0\ : STD_LOGIC;
  signal \g9_b9__7_n_0\ : STD_LOGIC;
  signal g9_b9_n_0 : STD_LOGIC;
  signal hcount_internal : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal hcountd : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal hcountd_0 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal lane0_buff : STD_LOGIC;
  signal nxt_pixel10_in : STD_LOGIC;
  signal nxt_pixel116_out : STD_LOGIC;
  signal nxt_pixel121_out : STD_LOGIC;
  signal nxt_pixel126_out : STD_LOGIC;
  signal nxt_pixel128_in : STD_LOGIC;
  signal nxt_pixel131_out : STD_LOGIC;
  signal nxt_pixel136_out : STD_LOGIC;
  signal nxt_pixel141_out : STD_LOGIC;
  signal nxt_pixel146_out : STD_LOGIC;
  signal \nxt_pixel1__2\ : STD_LOGIC;
  signal nxt_pixel2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal nxt_pixel3 : STD_LOGIC;
  signal nxt_pixel30_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal nxt_pixel30_out_6 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal nxt_pixel313_in : STD_LOGIC;
  signal nxt_pixel313_in_18 : STD_LOGIC;
  signal nxt_pixel318_in : STD_LOGIC;
  signal nxt_pixel318_in_14 : STD_LOGIC;
  signal nxt_pixel323_in : STD_LOGIC;
  signal nxt_pixel323_in_12 : STD_LOGIC;
  signal nxt_pixel328_in : STD_LOGIC;
  signal nxt_pixel328_in_10 : STD_LOGIC;
  signal nxt_pixel333_in : STD_LOGIC;
  signal nxt_pixel333_in_8 : STD_LOGIC;
  signal nxt_pixel338_in : STD_LOGIC;
  signal nxt_pixel338_in_15 : STD_LOGIC;
  signal nxt_pixel33_in : STD_LOGIC;
  signal nxt_pixel33_in_20 : STD_LOGIC;
  signal nxt_pixel343_in : STD_LOGIC;
  signal nxt_pixel343_in_26 : STD_LOGIC;
  signal nxt_pixel38_in : STD_LOGIC;
  signal nxt_pixel38_in_24 : STD_LOGIC;
  signal nxt_pixel3_22 : STD_LOGIC;
  signal nxt_pixel410_in : STD_LOGIC;
  signal nxt_pixel410_in_23 : STD_LOGIC;
  signal nxt_pixel415_in : STD_LOGIC;
  signal nxt_pixel415_in_17 : STD_LOGIC;
  signal nxt_pixel41_in : STD_LOGIC;
  signal nxt_pixel41_in_21 : STD_LOGIC;
  signal nxt_pixel420_in : STD_LOGIC;
  signal nxt_pixel420_in_13 : STD_LOGIC;
  signal nxt_pixel425_in : STD_LOGIC;
  signal nxt_pixel425_in_11 : STD_LOGIC;
  signal nxt_pixel430_in : STD_LOGIC;
  signal nxt_pixel430_in_9 : STD_LOGIC;
  signal nxt_pixel435_in : STD_LOGIC;
  signal nxt_pixel435_in_7 : STD_LOGIC;
  signal nxt_pixel440_in : STD_LOGIC;
  signal nxt_pixel440_in_16 : STD_LOGIC;
  signal nxt_pixel445_in : STD_LOGIC;
  signal nxt_pixel445_in_25 : STD_LOGIC;
  signal nxt_pixel45_in : STD_LOGIC;
  signal nxt_pixel45_in_19 : STD_LOGIC;
  signal nxt_rgb : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal nxt_rgb1 : STD_LOGIC;
  signal nxt_rgb15_out : STD_LOGIC;
  signal obj_buff10 : STD_LOGIC;
  signal obj_buff10_3 : STD_LOGIC;
  signal obj_buff10_5 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in12_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in12_in_30 : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal p_0_in14_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in16_in : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal p_0_in16_in_29 : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal p_0_in18_in : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in1_in_28 : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal p_0_in20_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in24_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in28_in : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal p_0_in32_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in36_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in6_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in8_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in8_in_27 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_out_2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_out__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_out__4\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal p_2_in : STD_LOGIC;
  signal pixel_counter_n_0 : STD_LOGIC;
  signal pixel_counter_n_100 : STD_LOGIC;
  signal pixel_counter_n_101 : STD_LOGIC;
  signal pixel_counter_n_102 : STD_LOGIC;
  signal pixel_counter_n_109 : STD_LOGIC;
  signal pixel_counter_n_110 : STD_LOGIC;
  signal pixel_counter_n_117 : STD_LOGIC;
  signal pixel_counter_n_118 : STD_LOGIC;
  signal pixel_counter_n_119 : STD_LOGIC;
  signal pixel_counter_n_120 : STD_LOGIC;
  signal pixel_counter_n_128 : STD_LOGIC;
  signal pixel_counter_n_129 : STD_LOGIC;
  signal pixel_counter_n_130 : STD_LOGIC;
  signal pixel_counter_n_15 : STD_LOGIC;
  signal pixel_counter_n_191 : STD_LOGIC;
  signal pixel_counter_n_192 : STD_LOGIC;
  signal pixel_counter_n_193 : STD_LOGIC;
  signal pixel_counter_n_194 : STD_LOGIC;
  signal pixel_counter_n_195 : STD_LOGIC;
  signal pixel_counter_n_196 : STD_LOGIC;
  signal pixel_counter_n_200 : STD_LOGIC;
  signal pixel_counter_n_201 : STD_LOGIC;
  signal pixel_counter_n_202 : STD_LOGIC;
  signal pixel_counter_n_203 : STD_LOGIC;
  signal pixel_counter_n_204 : STD_LOGIC;
  signal pixel_counter_n_205 : STD_LOGIC;
  signal pixel_counter_n_206 : STD_LOGIC;
  signal pixel_counter_n_207 : STD_LOGIC;
  signal pixel_counter_n_208 : STD_LOGIC;
  signal pixel_counter_n_209 : STD_LOGIC;
  signal pixel_counter_n_210 : STD_LOGIC;
  signal pixel_counter_n_211 : STD_LOGIC;
  signal pixel_counter_n_212 : STD_LOGIC;
  signal pixel_counter_n_213 : STD_LOGIC;
  signal pixel_counter_n_216 : STD_LOGIC;
  signal pixel_counter_n_22 : STD_LOGIC;
  signal pixel_counter_n_348 : STD_LOGIC;
  signal pixel_counter_n_349 : STD_LOGIC;
  signal pixel_counter_n_35 : STD_LOGIC;
  signal pixel_counter_n_353 : STD_LOGIC;
  signal pixel_counter_n_354 : STD_LOGIC;
  signal pixel_counter_n_358 : STD_LOGIC;
  signal pixel_counter_n_359 : STD_LOGIC;
  signal pixel_counter_n_360 : STD_LOGIC;
  signal pixel_counter_n_361 : STD_LOGIC;
  signal pixel_counter_n_362 : STD_LOGIC;
  signal pixel_counter_n_363 : STD_LOGIC;
  signal pixel_counter_n_367 : STD_LOGIC;
  signal pixel_counter_n_368 : STD_LOGIC;
  signal pixel_counter_n_369 : STD_LOGIC;
  signal pixel_counter_n_370 : STD_LOGIC;
  signal pixel_counter_n_371 : STD_LOGIC;
  signal pixel_counter_n_375 : STD_LOGIC;
  signal pixel_counter_n_376 : STD_LOGIC;
  signal pixel_counter_n_377 : STD_LOGIC;
  signal pixel_counter_n_378 : STD_LOGIC;
  signal pixel_counter_n_379 : STD_LOGIC;
  signal pixel_counter_n_380 : STD_LOGIC;
  signal pixel_counter_n_381 : STD_LOGIC;
  signal pixel_counter_n_382 : STD_LOGIC;
  signal pixel_counter_n_383 : STD_LOGIC;
  signal pixel_counter_n_384 : STD_LOGIC;
  signal pixel_counter_n_385 : STD_LOGIC;
  signal pixel_counter_n_386 : STD_LOGIC;
  signal pixel_counter_n_387 : STD_LOGIC;
  signal pixel_counter_n_391 : STD_LOGIC;
  signal pixel_counter_n_392 : STD_LOGIC;
  signal pixel_counter_n_396 : STD_LOGIC;
  signal pixel_counter_n_400 : STD_LOGIC;
  signal pixel_counter_n_401 : STD_LOGIC;
  signal pixel_counter_n_402 : STD_LOGIC;
  signal pixel_counter_n_403 : STD_LOGIC;
  signal pixel_counter_n_404 : STD_LOGIC;
  signal pixel_counter_n_406 : STD_LOGIC;
  signal pixel_counter_n_407 : STD_LOGIC;
  signal pixel_counter_n_411 : STD_LOGIC;
  signal pixel_counter_n_412 : STD_LOGIC;
  signal pixel_counter_n_413 : STD_LOGIC;
  signal pixel_counter_n_414 : STD_LOGIC;
  signal pixel_counter_n_42 : STD_LOGIC;
  signal pixel_counter_n_421 : STD_LOGIC;
  signal pixel_counter_n_422 : STD_LOGIC;
  signal pixel_counter_n_423 : STD_LOGIC;
  signal pixel_counter_n_424 : STD_LOGIC;
  signal pixel_counter_n_425 : STD_LOGIC;
  signal pixel_counter_n_426 : STD_LOGIC;
  signal pixel_counter_n_427 : STD_LOGIC;
  signal pixel_counter_n_428 : STD_LOGIC;
  signal pixel_counter_n_429 : STD_LOGIC;
  signal pixel_counter_n_430 : STD_LOGIC;
  signal pixel_counter_n_431 : STD_LOGIC;
  signal pixel_counter_n_432 : STD_LOGIC;
  signal pixel_counter_n_433 : STD_LOGIC;
  signal pixel_counter_n_434 : STD_LOGIC;
  signal pixel_counter_n_435 : STD_LOGIC;
  signal pixel_counter_n_436 : STD_LOGIC;
  signal pixel_counter_n_448 : STD_LOGIC;
  signal pixel_counter_n_450 : STD_LOGIC;
  signal pixel_counter_n_451 : STD_LOGIC;
  signal pixel_counter_n_452 : STD_LOGIC;
  signal pixel_counter_n_453 : STD_LOGIC;
  signal pixel_counter_n_454 : STD_LOGIC;
  signal pixel_counter_n_455 : STD_LOGIC;
  signal pixel_counter_n_456 : STD_LOGIC;
  signal pixel_counter_n_457 : STD_LOGIC;
  signal pixel_counter_n_458 : STD_LOGIC;
  signal pixel_counter_n_459 : STD_LOGIC;
  signal pixel_counter_n_460 : STD_LOGIC;
  signal pixel_counter_n_461 : STD_LOGIC;
  signal pixel_counter_n_462 : STD_LOGIC;
  signal pixel_counter_n_463 : STD_LOGIC;
  signal pixel_counter_n_464 : STD_LOGIC;
  signal pixel_counter_n_465 : STD_LOGIC;
  signal pixel_counter_n_466 : STD_LOGIC;
  signal pixel_counter_n_467 : STD_LOGIC;
  signal pixel_counter_n_468 : STD_LOGIC;
  signal pixel_counter_n_469 : STD_LOGIC;
  signal pixel_counter_n_470 : STD_LOGIC;
  signal pixel_counter_n_471 : STD_LOGIC;
  signal pixel_counter_n_472 : STD_LOGIC;
  signal pixel_counter_n_473 : STD_LOGIC;
  signal pixel_counter_n_474 : STD_LOGIC;
  signal pixel_counter_n_475 : STD_LOGIC;
  signal pixel_counter_n_476 : STD_LOGIC;
  signal pixel_counter_n_477 : STD_LOGIC;
  signal pixel_counter_n_478 : STD_LOGIC;
  signal pixel_counter_n_479 : STD_LOGIC;
  signal pixel_counter_n_480 : STD_LOGIC;
  signal pixel_counter_n_481 : STD_LOGIC;
  signal pixel_counter_n_482 : STD_LOGIC;
  signal pixel_counter_n_483 : STD_LOGIC;
  signal pixel_counter_n_484 : STD_LOGIC;
  signal pixel_counter_n_485 : STD_LOGIC;
  signal pixel_counter_n_486 : STD_LOGIC;
  signal pixel_counter_n_487 : STD_LOGIC;
  signal pixel_counter_n_488 : STD_LOGIC;
  signal pixel_counter_n_489 : STD_LOGIC;
  signal pixel_counter_n_49 : STD_LOGIC;
  signal pixel_counter_n_490 : STD_LOGIC;
  signal pixel_counter_n_491 : STD_LOGIC;
  signal pixel_counter_n_492 : STD_LOGIC;
  signal pixel_counter_n_493 : STD_LOGIC;
  signal pixel_counter_n_494 : STD_LOGIC;
  signal pixel_counter_n_495 : STD_LOGIC;
  signal pixel_counter_n_496 : STD_LOGIC;
  signal pixel_counter_n_497 : STD_LOGIC;
  signal pixel_counter_n_498 : STD_LOGIC;
  signal pixel_counter_n_499 : STD_LOGIC;
  signal pixel_counter_n_500 : STD_LOGIC;
  signal pixel_counter_n_501 : STD_LOGIC;
  signal pixel_counter_n_502 : STD_LOGIC;
  signal pixel_counter_n_503 : STD_LOGIC;
  signal pixel_counter_n_504 : STD_LOGIC;
  signal pixel_counter_n_505 : STD_LOGIC;
  signal pixel_counter_n_506 : STD_LOGIC;
  signal pixel_counter_n_507 : STD_LOGIC;
  signal pixel_counter_n_508 : STD_LOGIC;
  signal pixel_counter_n_509 : STD_LOGIC;
  signal pixel_counter_n_510 : STD_LOGIC;
  signal pixel_counter_n_511 : STD_LOGIC;
  signal pixel_counter_n_512 : STD_LOGIC;
  signal pixel_counter_n_513 : STD_LOGIC;
  signal pixel_counter_n_514 : STD_LOGIC;
  signal pixel_counter_n_515 : STD_LOGIC;
  signal pixel_counter_n_516 : STD_LOGIC;
  signal pixel_counter_n_517 : STD_LOGIC;
  signal pixel_counter_n_518 : STD_LOGIC;
  signal pixel_counter_n_519 : STD_LOGIC;
  signal pixel_counter_n_520 : STD_LOGIC;
  signal pixel_counter_n_521 : STD_LOGIC;
  signal pixel_counter_n_522 : STD_LOGIC;
  signal pixel_counter_n_523 : STD_LOGIC;
  signal pixel_counter_n_524 : STD_LOGIC;
  signal pixel_counter_n_525 : STD_LOGIC;
  signal pixel_counter_n_526 : STD_LOGIC;
  signal pixel_counter_n_527 : STD_LOGIC;
  signal pixel_counter_n_528 : STD_LOGIC;
  signal pixel_counter_n_529 : STD_LOGIC;
  signal pixel_counter_n_530 : STD_LOGIC;
  signal pixel_counter_n_531 : STD_LOGIC;
  signal pixel_counter_n_532 : STD_LOGIC;
  signal pixel_counter_n_533 : STD_LOGIC;
  signal pixel_counter_n_534 : STD_LOGIC;
  signal pixel_counter_n_535 : STD_LOGIC;
  signal pixel_counter_n_536 : STD_LOGIC;
  signal pixel_counter_n_537 : STD_LOGIC;
  signal pixel_counter_n_538 : STD_LOGIC;
  signal pixel_counter_n_539 : STD_LOGIC;
  signal pixel_counter_n_540 : STD_LOGIC;
  signal pixel_counter_n_541 : STD_LOGIC;
  signal pixel_counter_n_542 : STD_LOGIC;
  signal pixel_counter_n_543 : STD_LOGIC;
  signal pixel_counter_n_544 : STD_LOGIC;
  signal pixel_counter_n_545 : STD_LOGIC;
  signal pixel_counter_n_546 : STD_LOGIC;
  signal pixel_counter_n_547 : STD_LOGIC;
  signal pixel_counter_n_548 : STD_LOGIC;
  signal pixel_counter_n_549 : STD_LOGIC;
  signal pixel_counter_n_550 : STD_LOGIC;
  signal pixel_counter_n_551 : STD_LOGIC;
  signal pixel_counter_n_552 : STD_LOGIC;
  signal pixel_counter_n_553 : STD_LOGIC;
  signal pixel_counter_n_554 : STD_LOGIC;
  signal pixel_counter_n_555 : STD_LOGIC;
  signal pixel_counter_n_556 : STD_LOGIC;
  signal pixel_counter_n_557 : STD_LOGIC;
  signal pixel_counter_n_558 : STD_LOGIC;
  signal pixel_counter_n_559 : STD_LOGIC;
  signal pixel_counter_n_560 : STD_LOGIC;
  signal pixel_counter_n_561 : STD_LOGIC;
  signal pixel_counter_n_562 : STD_LOGIC;
  signal pixel_counter_n_563 : STD_LOGIC;
  signal pixel_counter_n_564 : STD_LOGIC;
  signal pixel_counter_n_565 : STD_LOGIC;
  signal pixel_counter_n_566 : STD_LOGIC;
  signal pixel_counter_n_567 : STD_LOGIC;
  signal pixel_counter_n_568 : STD_LOGIC;
  signal pixel_counter_n_569 : STD_LOGIC;
  signal pixel_counter_n_570 : STD_LOGIC;
  signal pixel_counter_n_571 : STD_LOGIC;
  signal pixel_counter_n_572 : STD_LOGIC;
  signal pixel_counter_n_573 : STD_LOGIC;
  signal pixel_counter_n_574 : STD_LOGIC;
  signal pixel_counter_n_575 : STD_LOGIC;
  signal pixel_counter_n_576 : STD_LOGIC;
  signal pixel_counter_n_577 : STD_LOGIC;
  signal pixel_counter_n_60 : STD_LOGIC;
  signal pixel_counter_n_61 : STD_LOGIC;
  signal pixel_counter_n_7 : STD_LOGIC;
  signal pixel_counter_n_73 : STD_LOGIC;
  signal pixel_counter_n_74 : STD_LOGIC;
  signal pixel_counter_n_75 : STD_LOGIC;
  signal pixel_counter_n_76 : STD_LOGIC;
  signal pixel_counter_n_77 : STD_LOGIC;
  signal pixel_counter_n_78 : STD_LOGIC;
  signal pixel_counter_n_79 : STD_LOGIC;
  signal pixel_counter_n_8 : STD_LOGIC;
  signal pixel_counter_n_80 : STD_LOGIC;
  signal pixel_counter_n_81 : STD_LOGIC;
  signal pixel_counter_n_82 : STD_LOGIC;
  signal pixel_counter_n_83 : STD_LOGIC;
  signal pixel_counter_n_92 : STD_LOGIC;
  signal pixel_counter_n_93 : STD_LOGIC;
  signal pixel_counter_n_94 : STD_LOGIC;
  signal pixel_counter_n_95 : STD_LOGIC;
  signal pixel_counter_n_96 : STD_LOGIC;
  signal pixel_counter_n_97 : STD_LOGIC;
  signal pixel_counter_n_98 : STD_LOGIC;
  signal pixel_counter_n_99 : STD_LOGIC;
  signal player_frog_n_100 : STD_LOGIC;
  signal player_frog_n_121 : STD_LOGIC;
  signal player_frog_n_122 : STD_LOGIC;
  signal player_frog_n_123 : STD_LOGIC;
  signal player_frog_n_124 : STD_LOGIC;
  signal player_frog_n_125 : STD_LOGIC;
  signal player_frog_n_126 : STD_LOGIC;
  signal player_frog_n_127 : STD_LOGIC;
  signal player_frog_n_128 : STD_LOGIC;
  signal player_frog_n_129 : STD_LOGIC;
  signal player_frog_n_150 : STD_LOGIC;
  signal player_frog_n_151 : STD_LOGIC;
  signal player_frog_n_152 : STD_LOGIC;
  signal player_frog_n_153 : STD_LOGIC;
  signal player_frog_n_154 : STD_LOGIC;
  signal player_frog_n_155 : STD_LOGIC;
  signal player_frog_n_156 : STD_LOGIC;
  signal player_frog_n_157 : STD_LOGIC;
  signal player_frog_n_158 : STD_LOGIC;
  signal player_frog_n_159 : STD_LOGIC;
  signal player_frog_n_160 : STD_LOGIC;
  signal player_frog_n_161 : STD_LOGIC;
  signal player_frog_n_162 : STD_LOGIC;
  signal player_frog_n_163 : STD_LOGIC;
  signal player_frog_n_164 : STD_LOGIC;
  signal player_frog_n_165 : STD_LOGIC;
  signal player_frog_n_166 : STD_LOGIC;
  signal player_frog_n_167 : STD_LOGIC;
  signal player_frog_n_168 : STD_LOGIC;
  signal player_frog_n_169 : STD_LOGIC;
  signal player_frog_n_170 : STD_LOGIC;
  signal player_frog_n_171 : STD_LOGIC;
  signal player_frog_n_172 : STD_LOGIC;
  signal player_frog_n_173 : STD_LOGIC;
  signal player_frog_n_174 : STD_LOGIC;
  signal player_frog_n_175 : STD_LOGIC;
  signal player_frog_n_176 : STD_LOGIC;
  signal player_frog_n_177 : STD_LOGIC;
  signal player_frog_n_178 : STD_LOGIC;
  signal player_frog_n_179 : STD_LOGIC;
  signal player_frog_n_180 : STD_LOGIC;
  signal player_frog_n_181 : STD_LOGIC;
  signal player_frog_n_182 : STD_LOGIC;
  signal player_frog_n_183 : STD_LOGIC;
  signal player_frog_n_184 : STD_LOGIC;
  signal player_frog_n_185 : STD_LOGIC;
  signal player_frog_n_186 : STD_LOGIC;
  signal player_frog_n_187 : STD_LOGIC;
  signal player_frog_n_188 : STD_LOGIC;
  signal player_frog_n_189 : STD_LOGIC;
  signal player_frog_n_19 : STD_LOGIC;
  signal player_frog_n_190 : STD_LOGIC;
  signal player_frog_n_191 : STD_LOGIC;
  signal player_frog_n_192 : STD_LOGIC;
  signal player_frog_n_199 : STD_LOGIC;
  signal player_frog_n_20 : STD_LOGIC;
  signal player_frog_n_200 : STD_LOGIC;
  signal player_frog_n_201 : STD_LOGIC;
  signal player_frog_n_202 : STD_LOGIC;
  signal player_frog_n_203 : STD_LOGIC;
  signal player_frog_n_204 : STD_LOGIC;
  signal player_frog_n_205 : STD_LOGIC;
  signal player_frog_n_206 : STD_LOGIC;
  signal player_frog_n_207 : STD_LOGIC;
  signal player_frog_n_208 : STD_LOGIC;
  signal player_frog_n_21 : STD_LOGIC;
  signal player_frog_n_213 : STD_LOGIC;
  signal player_frog_n_214 : STD_LOGIC;
  signal player_frog_n_215 : STD_LOGIC;
  signal player_frog_n_216 : STD_LOGIC;
  signal player_frog_n_217 : STD_LOGIC;
  signal player_frog_n_218 : STD_LOGIC;
  signal player_frog_n_219 : STD_LOGIC;
  signal player_frog_n_22 : STD_LOGIC;
  signal player_frog_n_220 : STD_LOGIC;
  signal player_frog_n_221 : STD_LOGIC;
  signal player_frog_n_222 : STD_LOGIC;
  signal player_frog_n_223 : STD_LOGIC;
  signal player_frog_n_224 : STD_LOGIC;
  signal player_frog_n_225 : STD_LOGIC;
  signal player_frog_n_226 : STD_LOGIC;
  signal player_frog_n_227 : STD_LOGIC;
  signal player_frog_n_228 : STD_LOGIC;
  signal player_frog_n_229 : STD_LOGIC;
  signal player_frog_n_23 : STD_LOGIC;
  signal player_frog_n_230 : STD_LOGIC;
  signal player_frog_n_231 : STD_LOGIC;
  signal player_frog_n_232 : STD_LOGIC;
  signal player_frog_n_233 : STD_LOGIC;
  signal player_frog_n_234 : STD_LOGIC;
  signal player_frog_n_235 : STD_LOGIC;
  signal player_frog_n_236 : STD_LOGIC;
  signal player_frog_n_237 : STD_LOGIC;
  signal player_frog_n_238 : STD_LOGIC;
  signal player_frog_n_239 : STD_LOGIC;
  signal player_frog_n_24 : STD_LOGIC;
  signal player_frog_n_240 : STD_LOGIC;
  signal player_frog_n_241 : STD_LOGIC;
  signal player_frog_n_242 : STD_LOGIC;
  signal player_frog_n_243 : STD_LOGIC;
  signal player_frog_n_244 : STD_LOGIC;
  signal player_frog_n_245 : STD_LOGIC;
  signal player_frog_n_246 : STD_LOGIC;
  signal player_frog_n_247 : STD_LOGIC;
  signal player_frog_n_248 : STD_LOGIC;
  signal player_frog_n_25 : STD_LOGIC;
  signal player_frog_n_26 : STD_LOGIC;
  signal player_frog_n_27 : STD_LOGIC;
  signal player_frog_n_28 : STD_LOGIC;
  signal player_frog_n_29 : STD_LOGIC;
  signal player_frog_n_30 : STD_LOGIC;
  signal player_frog_n_31 : STD_LOGIC;
  signal player_frog_n_32 : STD_LOGIC;
  signal player_frog_n_33 : STD_LOGIC;
  signal player_frog_n_34 : STD_LOGIC;
  signal player_frog_n_35 : STD_LOGIC;
  signal player_frog_n_36 : STD_LOGIC;
  signal player_frog_n_37 : STD_LOGIC;
  signal player_frog_n_38 : STD_LOGIC;
  signal player_frog_n_39 : STD_LOGIC;
  signal player_frog_n_40 : STD_LOGIC;
  signal player_frog_n_41 : STD_LOGIC;
  signal player_frog_n_42 : STD_LOGIC;
  signal player_frog_n_43 : STD_LOGIC;
  signal player_frog_n_44 : STD_LOGIC;
  signal player_frog_n_45 : STD_LOGIC;
  signal player_frog_n_46 : STD_LOGIC;
  signal player_frog_n_47 : STD_LOGIC;
  signal player_frog_n_48 : STD_LOGIC;
  signal player_frog_n_49 : STD_LOGIC;
  signal player_frog_n_50 : STD_LOGIC;
  signal player_frog_n_51 : STD_LOGIC;
  signal player_frog_n_52 : STD_LOGIC;
  signal player_frog_n_53 : STD_LOGIC;
  signal player_frog_n_54 : STD_LOGIC;
  signal player_frog_n_55 : STD_LOGIC;
  signal player_frog_n_56 : STD_LOGIC;
  signal player_frog_n_57 : STD_LOGIC;
  signal player_frog_n_58 : STD_LOGIC;
  signal player_frog_n_59 : STD_LOGIC;
  signal player_frog_n_60 : STD_LOGIC;
  signal player_frog_n_61 : STD_LOGIC;
  signal player_frog_n_62 : STD_LOGIC;
  signal player_frog_n_63 : STD_LOGIC;
  signal player_frog_n_64 : STD_LOGIC;
  signal player_frog_n_65 : STD_LOGIC;
  signal player_frog_n_66 : STD_LOGIC;
  signal player_frog_n_67 : STD_LOGIC;
  signal player_frog_n_68 : STD_LOGIC;
  signal player_frog_n_69 : STD_LOGIC;
  signal player_frog_n_70 : STD_LOGIC;
  signal player_frog_n_71 : STD_LOGIC;
  signal player_frog_n_72 : STD_LOGIC;
  signal player_frog_n_73 : STD_LOGIC;
  signal player_frog_n_74 : STD_LOGIC;
  signal player_frog_n_75 : STD_LOGIC;
  signal player_frog_n_76 : STD_LOGIC;
  signal player_frog_n_77 : STD_LOGIC;
  signal player_frog_n_78 : STD_LOGIC;
  signal player_frog_n_79 : STD_LOGIC;
  signal player_frog_n_80 : STD_LOGIC;
  signal player_frog_n_81 : STD_LOGIC;
  signal player_frog_n_82 : STD_LOGIC;
  signal player_frog_n_83 : STD_LOGIC;
  signal player_frog_n_84 : STD_LOGIC;
  signal player_frog_n_85 : STD_LOGIC;
  signal player_frog_n_86 : STD_LOGIC;
  signal player_frog_n_87 : STD_LOGIC;
  signal player_frog_n_88 : STD_LOGIC;
  signal player_frog_n_89 : STD_LOGIC;
  signal player_frog_n_90 : STD_LOGIC;
  signal player_frog_n_91 : STD_LOGIC;
  signal player_frog_n_92 : STD_LOGIC;
  signal player_frog_n_93 : STD_LOGIC;
  signal player_frog_n_94 : STD_LOGIC;
  signal player_frog_n_95 : STD_LOGIC;
  signal player_frog_n_96 : STD_LOGIC;
  signal player_frog_n_97 : STD_LOGIC;
  signal player_frog_n_98 : STD_LOGIC;
  signal player_frog_n_99 : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sel__0\ : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \sel__1\ : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \sel__2\ : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \sel__3\ : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \sel__4\ : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \sel__5\ : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \sel__6\ : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  signal truck_obstacle_n_10 : STD_LOGIC;
  signal truck_obstacle_n_100 : STD_LOGIC;
  signal truck_obstacle_n_101 : STD_LOGIC;
  signal truck_obstacle_n_102 : STD_LOGIC;
  signal truck_obstacle_n_103 : STD_LOGIC;
  signal truck_obstacle_n_11 : STD_LOGIC;
  signal truck_obstacle_n_111 : STD_LOGIC;
  signal truck_obstacle_n_112 : STD_LOGIC;
  signal truck_obstacle_n_113 : STD_LOGIC;
  signal truck_obstacle_n_114 : STD_LOGIC;
  signal truck_obstacle_n_115 : STD_LOGIC;
  signal truck_obstacle_n_116 : STD_LOGIC;
  signal truck_obstacle_n_117 : STD_LOGIC;
  signal truck_obstacle_n_118 : STD_LOGIC;
  signal truck_obstacle_n_119 : STD_LOGIC;
  signal truck_obstacle_n_12 : STD_LOGIC;
  signal truck_obstacle_n_123 : STD_LOGIC;
  signal truck_obstacle_n_124 : STD_LOGIC;
  signal truck_obstacle_n_125 : STD_LOGIC;
  signal truck_obstacle_n_126 : STD_LOGIC;
  signal truck_obstacle_n_127 : STD_LOGIC;
  signal truck_obstacle_n_128 : STD_LOGIC;
  signal truck_obstacle_n_129 : STD_LOGIC;
  signal truck_obstacle_n_13 : STD_LOGIC;
  signal truck_obstacle_n_130 : STD_LOGIC;
  signal truck_obstacle_n_131 : STD_LOGIC;
  signal truck_obstacle_n_132 : STD_LOGIC;
  signal truck_obstacle_n_133 : STD_LOGIC;
  signal truck_obstacle_n_134 : STD_LOGIC;
  signal truck_obstacle_n_135 : STD_LOGIC;
  signal truck_obstacle_n_136 : STD_LOGIC;
  signal truck_obstacle_n_137 : STD_LOGIC;
  signal truck_obstacle_n_138 : STD_LOGIC;
  signal truck_obstacle_n_139 : STD_LOGIC;
  signal truck_obstacle_n_14 : STD_LOGIC;
  signal truck_obstacle_n_140 : STD_LOGIC;
  signal truck_obstacle_n_141 : STD_LOGIC;
  signal truck_obstacle_n_149 : STD_LOGIC;
  signal truck_obstacle_n_15 : STD_LOGIC;
  signal truck_obstacle_n_150 : STD_LOGIC;
  signal truck_obstacle_n_151 : STD_LOGIC;
  signal truck_obstacle_n_152 : STD_LOGIC;
  signal truck_obstacle_n_153 : STD_LOGIC;
  signal truck_obstacle_n_154 : STD_LOGIC;
  signal truck_obstacle_n_155 : STD_LOGIC;
  signal truck_obstacle_n_156 : STD_LOGIC;
  signal truck_obstacle_n_157 : STD_LOGIC;
  signal truck_obstacle_n_158 : STD_LOGIC;
  signal truck_obstacle_n_159 : STD_LOGIC;
  signal truck_obstacle_n_16 : STD_LOGIC;
  signal truck_obstacle_n_160 : STD_LOGIC;
  signal truck_obstacle_n_168 : STD_LOGIC;
  signal truck_obstacle_n_169 : STD_LOGIC;
  signal truck_obstacle_n_17 : STD_LOGIC;
  signal truck_obstacle_n_170 : STD_LOGIC;
  signal truck_obstacle_n_171 : STD_LOGIC;
  signal truck_obstacle_n_172 : STD_LOGIC;
  signal truck_obstacle_n_173 : STD_LOGIC;
  signal truck_obstacle_n_174 : STD_LOGIC;
  signal truck_obstacle_n_175 : STD_LOGIC;
  signal truck_obstacle_n_176 : STD_LOGIC;
  signal truck_obstacle_n_177 : STD_LOGIC;
  signal truck_obstacle_n_178 : STD_LOGIC;
  signal truck_obstacle_n_179 : STD_LOGIC;
  signal truck_obstacle_n_18 : STD_LOGIC;
  signal truck_obstacle_n_187 : STD_LOGIC;
  signal truck_obstacle_n_188 : STD_LOGIC;
  signal truck_obstacle_n_189 : STD_LOGIC;
  signal truck_obstacle_n_19 : STD_LOGIC;
  signal truck_obstacle_n_190 : STD_LOGIC;
  signal truck_obstacle_n_191 : STD_LOGIC;
  signal truck_obstacle_n_192 : STD_LOGIC;
  signal truck_obstacle_n_193 : STD_LOGIC;
  signal truck_obstacle_n_194 : STD_LOGIC;
  signal truck_obstacle_n_197 : STD_LOGIC;
  signal truck_obstacle_n_199 : STD_LOGIC;
  signal truck_obstacle_n_20 : STD_LOGIC;
  signal truck_obstacle_n_204 : STD_LOGIC;
  signal truck_obstacle_n_205 : STD_LOGIC;
  signal truck_obstacle_n_206 : STD_LOGIC;
  signal truck_obstacle_n_207 : STD_LOGIC;
  signal truck_obstacle_n_208 : STD_LOGIC;
  signal truck_obstacle_n_209 : STD_LOGIC;
  signal truck_obstacle_n_21 : STD_LOGIC;
  signal truck_obstacle_n_210 : STD_LOGIC;
  signal truck_obstacle_n_211 : STD_LOGIC;
  signal truck_obstacle_n_212 : STD_LOGIC;
  signal truck_obstacle_n_213 : STD_LOGIC;
  signal truck_obstacle_n_214 : STD_LOGIC;
  signal truck_obstacle_n_215 : STD_LOGIC;
  signal truck_obstacle_n_216 : STD_LOGIC;
  signal truck_obstacle_n_217 : STD_LOGIC;
  signal truck_obstacle_n_218 : STD_LOGIC;
  signal truck_obstacle_n_219 : STD_LOGIC;
  signal truck_obstacle_n_22 : STD_LOGIC;
  signal truck_obstacle_n_220 : STD_LOGIC;
  signal truck_obstacle_n_221 : STD_LOGIC;
  signal truck_obstacle_n_222 : STD_LOGIC;
  signal truck_obstacle_n_223 : STD_LOGIC;
  signal truck_obstacle_n_224 : STD_LOGIC;
  signal truck_obstacle_n_225 : STD_LOGIC;
  signal truck_obstacle_n_226 : STD_LOGIC;
  signal truck_obstacle_n_227 : STD_LOGIC;
  signal truck_obstacle_n_228 : STD_LOGIC;
  signal truck_obstacle_n_229 : STD_LOGIC;
  signal truck_obstacle_n_23 : STD_LOGIC;
  signal truck_obstacle_n_230 : STD_LOGIC;
  signal truck_obstacle_n_231 : STD_LOGIC;
  signal truck_obstacle_n_232 : STD_LOGIC;
  signal truck_obstacle_n_233 : STD_LOGIC;
  signal truck_obstacle_n_234 : STD_LOGIC;
  signal truck_obstacle_n_235 : STD_LOGIC;
  signal truck_obstacle_n_236 : STD_LOGIC;
  signal truck_obstacle_n_237 : STD_LOGIC;
  signal truck_obstacle_n_238 : STD_LOGIC;
  signal truck_obstacle_n_239 : STD_LOGIC;
  signal truck_obstacle_n_24 : STD_LOGIC;
  signal truck_obstacle_n_240 : STD_LOGIC;
  signal truck_obstacle_n_249 : STD_LOGIC;
  signal truck_obstacle_n_25 : STD_LOGIC;
  signal truck_obstacle_n_250 : STD_LOGIC;
  signal truck_obstacle_n_251 : STD_LOGIC;
  signal truck_obstacle_n_252 : STD_LOGIC;
  signal truck_obstacle_n_253 : STD_LOGIC;
  signal truck_obstacle_n_254 : STD_LOGIC;
  signal truck_obstacle_n_255 : STD_LOGIC;
  signal truck_obstacle_n_256 : STD_LOGIC;
  signal truck_obstacle_n_257 : STD_LOGIC;
  signal truck_obstacle_n_258 : STD_LOGIC;
  signal truck_obstacle_n_259 : STD_LOGIC;
  signal truck_obstacle_n_26 : STD_LOGIC;
  signal truck_obstacle_n_260 : STD_LOGIC;
  signal truck_obstacle_n_261 : STD_LOGIC;
  signal truck_obstacle_n_262 : STD_LOGIC;
  signal truck_obstacle_n_263 : STD_LOGIC;
  signal truck_obstacle_n_264 : STD_LOGIC;
  signal truck_obstacle_n_265 : STD_LOGIC;
  signal truck_obstacle_n_266 : STD_LOGIC;
  signal truck_obstacle_n_267 : STD_LOGIC;
  signal truck_obstacle_n_268 : STD_LOGIC;
  signal truck_obstacle_n_269 : STD_LOGIC;
  signal truck_obstacle_n_27 : STD_LOGIC;
  signal truck_obstacle_n_270 : STD_LOGIC;
  signal truck_obstacle_n_271 : STD_LOGIC;
  signal truck_obstacle_n_272 : STD_LOGIC;
  signal truck_obstacle_n_273 : STD_LOGIC;
  signal truck_obstacle_n_274 : STD_LOGIC;
  signal truck_obstacle_n_275 : STD_LOGIC;
  signal truck_obstacle_n_276 : STD_LOGIC;
  signal truck_obstacle_n_277 : STD_LOGIC;
  signal truck_obstacle_n_278 : STD_LOGIC;
  signal truck_obstacle_n_279 : STD_LOGIC;
  signal truck_obstacle_n_28 : STD_LOGIC;
  signal truck_obstacle_n_280 : STD_LOGIC;
  signal truck_obstacle_n_281 : STD_LOGIC;
  signal truck_obstacle_n_282 : STD_LOGIC;
  signal truck_obstacle_n_283 : STD_LOGIC;
  signal truck_obstacle_n_284 : STD_LOGIC;
  signal truck_obstacle_n_285 : STD_LOGIC;
  signal truck_obstacle_n_286 : STD_LOGIC;
  signal truck_obstacle_n_287 : STD_LOGIC;
  signal truck_obstacle_n_288 : STD_LOGIC;
  signal truck_obstacle_n_289 : STD_LOGIC;
  signal truck_obstacle_n_29 : STD_LOGIC;
  signal truck_obstacle_n_290 : STD_LOGIC;
  signal truck_obstacle_n_291 : STD_LOGIC;
  signal truck_obstacle_n_292 : STD_LOGIC;
  signal truck_obstacle_n_293 : STD_LOGIC;
  signal truck_obstacle_n_294 : STD_LOGIC;
  signal truck_obstacle_n_295 : STD_LOGIC;
  signal truck_obstacle_n_296 : STD_LOGIC;
  signal truck_obstacle_n_297 : STD_LOGIC;
  signal truck_obstacle_n_298 : STD_LOGIC;
  signal truck_obstacle_n_299 : STD_LOGIC;
  signal truck_obstacle_n_30 : STD_LOGIC;
  signal truck_obstacle_n_300 : STD_LOGIC;
  signal truck_obstacle_n_301 : STD_LOGIC;
  signal truck_obstacle_n_302 : STD_LOGIC;
  signal truck_obstacle_n_303 : STD_LOGIC;
  signal truck_obstacle_n_304 : STD_LOGIC;
  signal truck_obstacle_n_305 : STD_LOGIC;
  signal truck_obstacle_n_306 : STD_LOGIC;
  signal truck_obstacle_n_307 : STD_LOGIC;
  signal truck_obstacle_n_308 : STD_LOGIC;
  signal truck_obstacle_n_309 : STD_LOGIC;
  signal truck_obstacle_n_31 : STD_LOGIC;
  signal truck_obstacle_n_310 : STD_LOGIC;
  signal truck_obstacle_n_311 : STD_LOGIC;
  signal truck_obstacle_n_312 : STD_LOGIC;
  signal truck_obstacle_n_313 : STD_LOGIC;
  signal truck_obstacle_n_314 : STD_LOGIC;
  signal truck_obstacle_n_315 : STD_LOGIC;
  signal truck_obstacle_n_316 : STD_LOGIC;
  signal truck_obstacle_n_317 : STD_LOGIC;
  signal truck_obstacle_n_318 : STD_LOGIC;
  signal truck_obstacle_n_319 : STD_LOGIC;
  signal truck_obstacle_n_32 : STD_LOGIC;
  signal truck_obstacle_n_320 : STD_LOGIC;
  signal truck_obstacle_n_321 : STD_LOGIC;
  signal truck_obstacle_n_322 : STD_LOGIC;
  signal truck_obstacle_n_323 : STD_LOGIC;
  signal truck_obstacle_n_324 : STD_LOGIC;
  signal truck_obstacle_n_325 : STD_LOGIC;
  signal truck_obstacle_n_326 : STD_LOGIC;
  signal truck_obstacle_n_327 : STD_LOGIC;
  signal truck_obstacle_n_328 : STD_LOGIC;
  signal truck_obstacle_n_329 : STD_LOGIC;
  signal truck_obstacle_n_33 : STD_LOGIC;
  signal truck_obstacle_n_330 : STD_LOGIC;
  signal truck_obstacle_n_331 : STD_LOGIC;
  signal truck_obstacle_n_332 : STD_LOGIC;
  signal truck_obstacle_n_333 : STD_LOGIC;
  signal truck_obstacle_n_334 : STD_LOGIC;
  signal truck_obstacle_n_335 : STD_LOGIC;
  signal truck_obstacle_n_336 : STD_LOGIC;
  signal truck_obstacle_n_337 : STD_LOGIC;
  signal truck_obstacle_n_338 : STD_LOGIC;
  signal truck_obstacle_n_34 : STD_LOGIC;
  signal truck_obstacle_n_347 : STD_LOGIC;
  signal truck_obstacle_n_348 : STD_LOGIC;
  signal truck_obstacle_n_349 : STD_LOGIC;
  signal truck_obstacle_n_35 : STD_LOGIC;
  signal truck_obstacle_n_350 : STD_LOGIC;
  signal truck_obstacle_n_36 : STD_LOGIC;
  signal truck_obstacle_n_37 : STD_LOGIC;
  signal truck_obstacle_n_38 : STD_LOGIC;
  signal truck_obstacle_n_39 : STD_LOGIC;
  signal truck_obstacle_n_4 : STD_LOGIC;
  signal truck_obstacle_n_40 : STD_LOGIC;
  signal truck_obstacle_n_41 : STD_LOGIC;
  signal truck_obstacle_n_42 : STD_LOGIC;
  signal truck_obstacle_n_43 : STD_LOGIC;
  signal truck_obstacle_n_44 : STD_LOGIC;
  signal truck_obstacle_n_45 : STD_LOGIC;
  signal truck_obstacle_n_46 : STD_LOGIC;
  signal truck_obstacle_n_47 : STD_LOGIC;
  signal truck_obstacle_n_5 : STD_LOGIC;
  signal truck_obstacle_n_51 : STD_LOGIC;
  signal truck_obstacle_n_52 : STD_LOGIC;
  signal truck_obstacle_n_53 : STD_LOGIC;
  signal truck_obstacle_n_54 : STD_LOGIC;
  signal truck_obstacle_n_55 : STD_LOGIC;
  signal truck_obstacle_n_56 : STD_LOGIC;
  signal truck_obstacle_n_57 : STD_LOGIC;
  signal truck_obstacle_n_58 : STD_LOGIC;
  signal truck_obstacle_n_59 : STD_LOGIC;
  signal truck_obstacle_n_6 : STD_LOGIC;
  signal truck_obstacle_n_60 : STD_LOGIC;
  signal truck_obstacle_n_61 : STD_LOGIC;
  signal truck_obstacle_n_62 : STD_LOGIC;
  signal truck_obstacle_n_63 : STD_LOGIC;
  signal truck_obstacle_n_64 : STD_LOGIC;
  signal truck_obstacle_n_65 : STD_LOGIC;
  signal truck_obstacle_n_69 : STD_LOGIC;
  signal truck_obstacle_n_7 : STD_LOGIC;
  signal truck_obstacle_n_70 : STD_LOGIC;
  signal truck_obstacle_n_71 : STD_LOGIC;
  signal truck_obstacle_n_72 : STD_LOGIC;
  signal truck_obstacle_n_73 : STD_LOGIC;
  signal truck_obstacle_n_74 : STD_LOGIC;
  signal truck_obstacle_n_75 : STD_LOGIC;
  signal truck_obstacle_n_76 : STD_LOGIC;
  signal truck_obstacle_n_77 : STD_LOGIC;
  signal truck_obstacle_n_78 : STD_LOGIC;
  signal truck_obstacle_n_79 : STD_LOGIC;
  signal truck_obstacle_n_8 : STD_LOGIC;
  signal truck_obstacle_n_80 : STD_LOGIC;
  signal truck_obstacle_n_81 : STD_LOGIC;
  signal truck_obstacle_n_85 : STD_LOGIC;
  signal truck_obstacle_n_86 : STD_LOGIC;
  signal truck_obstacle_n_87 : STD_LOGIC;
  signal truck_obstacle_n_88 : STD_LOGIC;
  signal truck_obstacle_n_89 : STD_LOGIC;
  signal truck_obstacle_n_9 : STD_LOGIC;
  signal truck_obstacle_n_90 : STD_LOGIC;
  signal truck_obstacle_n_91 : STD_LOGIC;
  signal truck_obstacle_n_92 : STD_LOGIC;
  signal truck_obstacle_n_93 : STD_LOGIC;
  signal truck_obstacle_n_94 : STD_LOGIC;
  signal truck_obstacle_n_95 : STD_LOGIC;
  signal truck_obstacle_n_96 : STD_LOGIC;
  signal truck_obstacle_n_97 : STD_LOGIC;
  signal truck_obstacle_n_98 : STD_LOGIC;
  signal truck_obstacle_n_99 : STD_LOGIC;
  signal vcount_internal : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal vcountd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal vcountd_31 : STD_LOGIC_VECTOR ( 6 to 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of axi_awready_i_1 : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \slv_reg2[31]_i_2\ : label is "soft_lutpair443";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
\_hsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => hsync_in,
      Q => hsync_out,
      R => p_0_in0
    );
\_rgb_out[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vblank_in,
      I1 => hblank_in,
      O => nxt_rgb15_out
    );
\_rgb_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(0),
      Q => rgb_out(0),
      R => p_0_in0
    );
\_rgb_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(10),
      Q => rgb_out(10),
      R => p_0_in0
    );
\_rgb_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(11),
      Q => rgb_out(11),
      R => p_0_in0
    );
\_rgb_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(1),
      Q => rgb_out(1),
      R => p_0_in0
    );
\_rgb_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(2),
      Q => rgb_out(2),
      R => p_0_in0
    );
\_rgb_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(3),
      Q => rgb_out(3),
      R => p_0_in0
    );
\_rgb_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(4),
      Q => rgb_out(4),
      R => p_0_in0
    );
\_rgb_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(5),
      Q => rgb_out(5),
      R => p_0_in0
    );
\_rgb_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(6),
      Q => rgb_out(6),
      R => p_0_in0
    );
\_rgb_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(7),
      Q => rgb_out(7),
      R => p_0_in0
    );
\_rgb_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(8),
      Q => rgb_out(8),
      R => p_0_in0
    );
\_rgb_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(9),
      Q => rgb_out(9),
      R => p_0_in0
    );
\_vsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => vsync_in,
      Q => vsync_out,
      R => p_0_in0
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFB0F0B0F0B0F0"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s00_axi_awvalid,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => p_0_in0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => p_0_in0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => p_0_in0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s_axi_arready\,
      R => p_0_in0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      I4 => \^s_axi_awready\,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      I4 => \^s_axi_awready\,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => p_0_in0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => p_0_in0
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => aw_en_reg_n_0,
      I2 => s00_axi_awvalid,
      I3 => \^s_axi_awready\,
      O => axi_awready_i_1_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_i_1_n_0,
      Q => \^s_axi_awready\,
      R => p_0_in0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_awvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => p_0_in0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => axi_araddr(3),
      I3 => slv_reg1(0),
      I4 => axi_araddr(2),
      I5 => slv_reg0(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg2(10),
      I2 => axi_araddr(3),
      I3 => slv_reg1(10),
      I4 => axi_araddr(2),
      I5 => slv_reg0(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg2(11),
      I2 => axi_araddr(3),
      I3 => slv_reg1(11),
      I4 => axi_araddr(2),
      I5 => slv_reg0(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => axi_araddr(3),
      I3 => slv_reg1(12),
      I4 => axi_araddr(2),
      I5 => slv_reg0(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg2(13),
      I2 => axi_araddr(3),
      I3 => slv_reg1(13),
      I4 => axi_araddr(2),
      I5 => slv_reg0(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => slv_reg2(14),
      I2 => axi_araddr(3),
      I3 => slv_reg1(14),
      I4 => axi_araddr(2),
      I5 => slv_reg0(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => slv_reg2(15),
      I2 => axi_araddr(3),
      I3 => slv_reg1(15),
      I4 => axi_araddr(2),
      I5 => slv_reg0(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => axi_araddr(3),
      I3 => slv_reg1(16),
      I4 => axi_araddr(2),
      I5 => slv_reg0(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg2(17),
      I2 => axi_araddr(3),
      I3 => slv_reg1(17),
      I4 => axi_araddr(2),
      I5 => slv_reg0(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg2(18),
      I2 => axi_araddr(3),
      I3 => slv_reg1(18),
      I4 => axi_araddr(2),
      I5 => slv_reg0(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg2(19),
      I2 => axi_araddr(3),
      I3 => slv_reg1(19),
      I4 => axi_araddr(2),
      I5 => slv_reg0(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => axi_araddr(3),
      I3 => slv_reg1(1),
      I4 => axi_araddr(2),
      I5 => slv_reg0(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg2(20),
      I2 => axi_araddr(3),
      I3 => slv_reg1(20),
      I4 => axi_araddr(2),
      I5 => slv_reg0(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg2(21),
      I2 => axi_araddr(3),
      I3 => slv_reg1(21),
      I4 => axi_araddr(2),
      I5 => slv_reg0(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => axi_araddr(3),
      I3 => slv_reg1(22),
      I4 => axi_araddr(2),
      I5 => slv_reg0(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => axi_araddr(3),
      I3 => slv_reg1(23),
      I4 => axi_araddr(2),
      I5 => slv_reg0(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => axi_araddr(3),
      I3 => slv_reg1(24),
      I4 => axi_araddr(2),
      I5 => slv_reg0(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => axi_araddr(3),
      I3 => slv_reg1(25),
      I4 => axi_araddr(2),
      I5 => slv_reg0(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => axi_araddr(3),
      I3 => slv_reg1(26),
      I4 => axi_araddr(2),
      I5 => slv_reg0(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => axi_araddr(3),
      I3 => slv_reg1(27),
      I4 => axi_araddr(2),
      I5 => slv_reg0(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => axi_araddr(3),
      I3 => slv_reg1(28),
      I4 => axi_araddr(2),
      I5 => slv_reg0(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => axi_araddr(3),
      I3 => slv_reg1(29),
      I4 => axi_araddr(2),
      I5 => slv_reg0(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(2),
      I4 => axi_araddr(2),
      I5 => slv_reg0(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => axi_araddr(3),
      I3 => slv_reg1(30),
      I4 => axi_araddr(2),
      I5 => slv_reg0(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \^s_axi_arready\,
      I2 => s00_axi_arvalid,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => axi_araddr(3),
      I3 => slv_reg1(31),
      I4 => axi_araddr(2),
      I5 => slv_reg0(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => axi_araddr(3),
      I3 => slv_reg1(3),
      I4 => axi_araddr(2),
      I5 => slv_reg0(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => axi_araddr(3),
      I3 => slv_reg1(4),
      I4 => axi_araddr(2),
      I5 => slv_reg0(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => axi_araddr(3),
      I3 => slv_reg1(5),
      I4 => axi_araddr(2),
      I5 => slv_reg0(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => axi_araddr(3),
      I3 => slv_reg1(6),
      I4 => axi_araddr(2),
      I5 => slv_reg0(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg2(7),
      I2 => axi_araddr(3),
      I3 => slv_reg1(7),
      I4 => axi_araddr(2),
      I5 => slv_reg0(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg2(8),
      I2 => axi_araddr(3),
      I3 => slv_reg1(8),
      I4 => axi_araddr(2),
      I5 => slv_reg0(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => axi_araddr(3),
      I3 => slv_reg1(9),
      I4 => axi_araddr(2),
      I5 => slv_reg0(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => p_0_in0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => p_0_in0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => p_0_in0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => p_0_in0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => p_0_in0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => p_0_in0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => p_0_in0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => p_0_in0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => p_0_in0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => p_0_in0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => p_0_in0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => p_0_in0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => p_0_in0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => p_0_in0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => p_0_in0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => p_0_in0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => p_0_in0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => p_0_in0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => p_0_in0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => p_0_in0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => p_0_in0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => p_0_in0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => p_0_in0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => p_0_in0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => p_0_in0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => p_0_in0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => p_0_in0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => p_0_in0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => p_0_in0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => p_0_in0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => p_0_in0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => p_0_in0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => p_0_in0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => aw_en_reg_n_0,
      I2 => s00_axi_awvalid,
      I3 => \^s_axi_wready\,
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => \^s_axi_wready\,
      R => p_0_in0
    );
car_obstacle: entity work.microblaze_Video_Controller_4regs_0_0_Car_drawer
     port map (
      CO(0) => nxt_pixel45_in_19,
      D(7) => nxt_pixel30_out_6(11),
      D(6 downto 4) => nxt_pixel30_out_6(9 downto 7),
      D(3 downto 0) => nxt_pixel30_out_6(3 downto 0),
      DI(0) => car_obstacle_n_2,
      E(0) => obj_buff10_5,
      Q(4 downto 3) => hcount_internal(6 downto 5),
      Q(2 downto 0) => hcount_internal(2 downto 0),
      S(0) => car_obstacle_n_86,
      SR(0) => p_0_in0,
      \_rgb_out_reg[11]\(11 downto 0) => car_pixel(11 downto 0),
      \_rgb_pixel_reg[0]_0\(0) => car_obstacle_n_65,
      \_rgb_pixel_reg[0]_1\(17) => car_obstacle_n_66,
      \_rgb_pixel_reg[0]_1\(16 downto 14) => p_0_in28_in(10 downto 8),
      \_rgb_pixel_reg[0]_1\(13) => car_obstacle_n_70,
      \_rgb_pixel_reg[0]_1\(12) => car_obstacle_n_71,
      \_rgb_pixel_reg[0]_1\(11) => car_obstacle_n_72,
      \_rgb_pixel_reg[0]_1\(10) => car_obstacle_n_73,
      \_rgb_pixel_reg[0]_1\(9) => car_obstacle_n_74,
      \_rgb_pixel_reg[0]_1\(8) => car_obstacle_n_75,
      \_rgb_pixel_reg[0]_1\(7) => car_obstacle_n_76,
      \_rgb_pixel_reg[0]_1\(6) => car_obstacle_n_77,
      \_rgb_pixel_reg[0]_1\(5) => car_obstacle_n_78,
      \_rgb_pixel_reg[0]_1\(4) => car_obstacle_n_79,
      \_rgb_pixel_reg[0]_1\(3) => car_obstacle_n_80,
      \_rgb_pixel_reg[0]_1\(2) => car_obstacle_n_81,
      \_rgb_pixel_reg[0]_1\(1) => car_obstacle_n_82,
      \_rgb_pixel_reg[0]_1\(0) => car_obstacle_n_83,
      \_rgb_pixel_reg[0]_10\ => car_obstacle_n_258,
      \_rgb_pixel_reg[0]_11\ => car_obstacle_n_263,
      \_rgb_pixel_reg[0]_12\ => car_obstacle_n_266,
      \_rgb_pixel_reg[0]_13\(0) => car_obstacle_n_279,
      \_rgb_pixel_reg[0]_14\(0) => car_obstacle_n_293,
      \_rgb_pixel_reg[0]_15\ => car_obstacle_n_299,
      \_rgb_pixel_reg[0]_16\ => car_obstacle_n_304,
      \_rgb_pixel_reg[0]_17\ => car_obstacle_n_310,
      \_rgb_pixel_reg[0]_18\ => car_obstacle_n_314,
      \_rgb_pixel_reg[0]_19\ => car_obstacle_n_319,
      \_rgb_pixel_reg[0]_2\(17) => car_obstacle_n_165,
      \_rgb_pixel_reg[0]_2\(16) => car_obstacle_n_166,
      \_rgb_pixel_reg[0]_2\(15) => car_obstacle_n_167,
      \_rgb_pixel_reg[0]_2\(14) => car_obstacle_n_168,
      \_rgb_pixel_reg[0]_2\(13 downto 8) => p_0_in20_in(5 downto 0),
      \_rgb_pixel_reg[0]_2\(7) => car_obstacle_n_175,
      \_rgb_pixel_reg[0]_2\(6) => car_obstacle_n_176,
      \_rgb_pixel_reg[0]_2\(5) => car_obstacle_n_177,
      \_rgb_pixel_reg[0]_2\(4) => car_obstacle_n_178,
      \_rgb_pixel_reg[0]_2\(3) => car_obstacle_n_179,
      \_rgb_pixel_reg[0]_2\(2) => car_obstacle_n_180,
      \_rgb_pixel_reg[0]_2\(1) => car_obstacle_n_181,
      \_rgb_pixel_reg[0]_2\(0) => car_obstacle_n_182,
      \_rgb_pixel_reg[0]_20\ => car_obstacle_n_323,
      \_rgb_pixel_reg[0]_21\ => car_obstacle_n_328,
      \_rgb_pixel_reg[0]_22\ => car_obstacle_n_332,
      \_rgb_pixel_reg[0]_23\ => car_obstacle_n_333,
      \_rgb_pixel_reg[0]_24\ => car_obstacle_n_338,
      \_rgb_pixel_reg[0]_25\ => car_obstacle_n_339,
      \_rgb_pixel_reg[0]_26\ => car_obstacle_n_344,
      \_rgb_pixel_reg[0]_27\ => car_obstacle_n_346,
      \_rgb_pixel_reg[0]_28\ => car_obstacle_n_349,
      \_rgb_pixel_reg[0]_29\ => car_obstacle_n_350,
      \_rgb_pixel_reg[0]_3\(17) => car_obstacle_n_183,
      \_rgb_pixel_reg[0]_3\(16) => car_obstacle_n_184,
      \_rgb_pixel_reg[0]_3\(15) => car_obstacle_n_185,
      \_rgb_pixel_reg[0]_3\(14) => car_obstacle_n_186,
      \_rgb_pixel_reg[0]_3\(13 downto 8) => p_0_in24_in(5 downto 0),
      \_rgb_pixel_reg[0]_3\(7) => car_obstacle_n_193,
      \_rgb_pixel_reg[0]_3\(6) => car_obstacle_n_194,
      \_rgb_pixel_reg[0]_3\(5) => car_obstacle_n_195,
      \_rgb_pixel_reg[0]_3\(4) => car_obstacle_n_196,
      \_rgb_pixel_reg[0]_3\(3) => car_obstacle_n_197,
      \_rgb_pixel_reg[0]_3\(2) => car_obstacle_n_198,
      \_rgb_pixel_reg[0]_3\(1) => car_obstacle_n_199,
      \_rgb_pixel_reg[0]_3\(0) => car_obstacle_n_200,
      \_rgb_pixel_reg[0]_30\ => car_obstacle_n_351,
      \_rgb_pixel_reg[0]_31\ => car_obstacle_n_354,
      \_rgb_pixel_reg[0]_32\ => car_obstacle_n_355,
      \_rgb_pixel_reg[0]_33\ => car_obstacle_n_356,
      \_rgb_pixel_reg[0]_34\ => car_obstacle_n_360,
      \_rgb_pixel_reg[0]_35\ => car_obstacle_n_365,
      \_rgb_pixel_reg[0]_4\ => car_obstacle_n_207,
      \_rgb_pixel_reg[0]_5\ => car_obstacle_n_209,
      \_rgb_pixel_reg[0]_6\ => car_obstacle_n_234,
      \_rgb_pixel_reg[0]_7\(0) => car_obstacle_n_237,
      \_rgb_pixel_reg[0]_8\(0) => car_obstacle_n_247,
      \_rgb_pixel_reg[0]_9\ => car_obstacle_n_256,
      \_rgb_pixel_reg[10]_0\(17) => p_2_in,
      \_rgb_pixel_reg[10]_0\(16) => car_obstacle_n_125,
      \_rgb_pixel_reg[10]_0\(15) => car_obstacle_n_126,
      \_rgb_pixel_reg[10]_0\(14) => car_obstacle_n_127,
      \_rgb_pixel_reg[10]_0\(13 downto 8) => p_0_in36_in(5 downto 0),
      \_rgb_pixel_reg[10]_0\(7) => car_obstacle_n_134,
      \_rgb_pixel_reg[10]_0\(6) => car_obstacle_n_135,
      \_rgb_pixel_reg[10]_0\(5) => car_obstacle_n_136,
      \_rgb_pixel_reg[10]_0\(4) => car_obstacle_n_137,
      \_rgb_pixel_reg[10]_0\(3) => car_obstacle_n_138,
      \_rgb_pixel_reg[10]_0\(2) => car_obstacle_n_139,
      \_rgb_pixel_reg[10]_0\(1) => car_obstacle_n_140,
      \_rgb_pixel_reg[10]_0\(0) => car_obstacle_n_141,
      \_rgb_pixel_reg[10]_1\(0) => car_obstacle_n_204,
      \_rgb_pixel_reg[10]_2\ => car_obstacle_n_261,
      \_rgb_pixel_reg[10]_3\ => car_obstacle_n_300,
      \_rgb_pixel_reg[10]_4\ => car_obstacle_n_301,
      \_rgb_pixel_reg[11]_0\ => car_obstacle_n_212,
      \_rgb_pixel_reg[11]_1\ => car_obstacle_n_213,
      \_rgb_pixel_reg[11]_2\ => car_obstacle_n_260,
      \_rgb_pixel_reg[11]_3\ => car_obstacle_n_302,
      \_rgb_pixel_reg[11]_4\ => car_obstacle_n_359,
      \_rgb_pixel_reg[11]_5\ => car_obstacle_n_363,
      \_rgb_pixel_reg[1]_0\ => car_obstacle_n_206,
      \_rgb_pixel_reg[1]_1\ => car_obstacle_n_208,
      \_rgb_pixel_reg[1]_2\ => car_obstacle_n_226,
      \_rgb_pixel_reg[1]_3\ => car_obstacle_n_227,
      \_rgb_pixel_reg[1]_4\ => car_obstacle_n_257,
      \_rgb_pixel_reg[1]_5\ => car_obstacle_n_357,
      \_rgb_pixel_reg[1]_6\ => car_obstacle_n_361,
      \_rgb_pixel_reg[2]_0\(0) => car_obstacle_n_5,
      \_rgb_pixel_reg[2]_1\ => car_obstacle_n_84,
      \_rgb_pixel_reg[2]_10\(0) => car_obstacle_n_253,
      \_rgb_pixel_reg[2]_11\ => car_obstacle_n_264,
      \_rgb_pixel_reg[2]_12\(0) => car_obstacle_n_272,
      \_rgb_pixel_reg[2]_13\ => car_obstacle_n_307,
      \_rgb_pixel_reg[2]_14\ => car_obstacle_n_312,
      \_rgb_pixel_reg[2]_15\ => car_obstacle_n_316,
      \_rgb_pixel_reg[2]_16\ => car_obstacle_n_320,
      \_rgb_pixel_reg[2]_17\ => car_obstacle_n_335,
      \_rgb_pixel_reg[2]_18\ => car_obstacle_n_341,
      \_rgb_pixel_reg[2]_19\ => car_obstacle_n_345,
      \_rgb_pixel_reg[2]_2\(0) => car_obstacle_n_142,
      \_rgb_pixel_reg[2]_3\(0) => car_obstacle_n_162,
      \_rgb_pixel_reg[2]_4\(0) => car_obstacle_n_163,
      \_rgb_pixel_reg[2]_5\(0) => car_obstacle_n_201,
      \_rgb_pixel_reg[2]_6\(0) => car_obstacle_n_202,
      \_rgb_pixel_reg[2]_7\ => car_obstacle_n_220,
      \_rgb_pixel_reg[2]_8\ => car_obstacle_n_221,
      \_rgb_pixel_reg[2]_9\(0) => car_obstacle_n_244,
      \_rgb_pixel_reg[3]_0\ => car_obstacle_n_214,
      \_rgb_pixel_reg[3]_1\ => car_obstacle_n_324,
      \_rgb_pixel_reg[3]_2\ => car_obstacle_n_326,
      \_rgb_pixel_reg[3]_3\ => car_obstacle_n_330,
      \_rgb_pixel_reg[4]_0\(0) => car_obstacle_n_44,
      \_rgb_pixel_reg[4]_1\(17) => car_obstacle_n_45,
      \_rgb_pixel_reg[4]_1\(16 downto 14) => p_0_in16_in(10 downto 8),
      \_rgb_pixel_reg[4]_1\(13) => car_obstacle_n_49,
      \_rgb_pixel_reg[4]_1\(12) => car_obstacle_n_50,
      \_rgb_pixel_reg[4]_1\(11) => car_obstacle_n_51,
      \_rgb_pixel_reg[4]_1\(10) => car_obstacle_n_52,
      \_rgb_pixel_reg[4]_1\(9) => car_obstacle_n_53,
      \_rgb_pixel_reg[4]_1\(8) => car_obstacle_n_54,
      \_rgb_pixel_reg[4]_1\(7) => car_obstacle_n_55,
      \_rgb_pixel_reg[4]_1\(6) => car_obstacle_n_56,
      \_rgb_pixel_reg[4]_1\(5) => car_obstacle_n_57,
      \_rgb_pixel_reg[4]_1\(4) => car_obstacle_n_58,
      \_rgb_pixel_reg[4]_1\(3) => car_obstacle_n_59,
      \_rgb_pixel_reg[4]_1\(2) => car_obstacle_n_60,
      \_rgb_pixel_reg[4]_1\(1) => car_obstacle_n_61,
      \_rgb_pixel_reg[4]_1\(0) => car_obstacle_n_62,
      \_rgb_pixel_reg[4]_10\(0) => car_obstacle_n_250,
      \_rgb_pixel_reg[4]_11\(0) => car_obstacle_n_276,
      \_rgb_pixel_reg[4]_12\(0) => car_obstacle_n_277,
      \_rgb_pixel_reg[4]_13\ => car_obstacle_n_347,
      \_rgb_pixel_reg[4]_14\ => car_obstacle_n_348,
      \_rgb_pixel_reg[4]_15\ => car_obstacle_n_352,
      \_rgb_pixel_reg[4]_16\ => car_obstacle_n_353,
      \_rgb_pixel_reg[4]_17\ => car_obstacle_n_366,
      \_rgb_pixel_reg[4]_2\(0) => car_obstacle_n_63,
      \_rgb_pixel_reg[4]_3\ => car_obstacle_n_205,
      \_rgb_pixel_reg[4]_4\ => car_obstacle_n_210,
      \_rgb_pixel_reg[4]_5\ => car_obstacle_n_216,
      \_rgb_pixel_reg[4]_6\ => car_obstacle_n_230,
      \_rgb_pixel_reg[4]_7\(0) => car_obstacle_n_239,
      \_rgb_pixel_reg[4]_8\(0) => car_obstacle_n_240,
      \_rgb_pixel_reg[4]_9\(0) => car_obstacle_n_249,
      \_rgb_pixel_reg[5]_0\(17) => car_obstacle_n_6,
      \_rgb_pixel_reg[5]_0\(16 downto 14) => p_0_in1_in(10 downto 8),
      \_rgb_pixel_reg[5]_0\(13 downto 8) => p_0_in1_in(5 downto 0),
      \_rgb_pixel_reg[5]_0\(7) => car_obstacle_n_16,
      \_rgb_pixel_reg[5]_0\(6) => car_obstacle_n_17,
      \_rgb_pixel_reg[5]_0\(5) => car_obstacle_n_18,
      \_rgb_pixel_reg[5]_0\(4) => car_obstacle_n_19,
      \_rgb_pixel_reg[5]_0\(3) => car_obstacle_n_20,
      \_rgb_pixel_reg[5]_0\(2) => car_obstacle_n_21,
      \_rgb_pixel_reg[5]_0\(1) => car_obstacle_n_22,
      \_rgb_pixel_reg[5]_0\(0) => car_obstacle_n_23,
      \_rgb_pixel_reg[5]_1\(0) => car_obstacle_n_64,
      \_rgb_pixel_reg[5]_10\ => car_obstacle_n_217,
      \_rgb_pixel_reg[5]_11\ => car_obstacle_n_223,
      \_rgb_pixel_reg[5]_12\ => car_obstacle_n_224,
      \_rgb_pixel_reg[5]_13\ => car_obstacle_n_229,
      \_rgb_pixel_reg[5]_14\ => car_obstacle_n_232,
      \_rgb_pixel_reg[5]_15\(0) => car_obstacle_n_236,
      \_rgb_pixel_reg[5]_16\(0) => car_obstacle_n_238,
      \_rgb_pixel_reg[5]_17\(0) => car_obstacle_n_246,
      \_rgb_pixel_reg[5]_18\(0) => car_obstacle_n_248,
      \_rgb_pixel_reg[5]_19\(0) => car_obstacle_n_270,
      \_rgb_pixel_reg[5]_2\ => car_obstacle_n_85,
      \_rgb_pixel_reg[5]_20\(0) => car_obstacle_n_278,
      \_rgb_pixel_reg[5]_21\ => car_obstacle_n_305,
      \_rgb_pixel_reg[5]_22\ => car_obstacle_n_306,
      \_rgb_pixel_reg[5]_23\ => car_obstacle_n_308,
      \_rgb_pixel_reg[5]_24\ => car_obstacle_n_309,
      \_rgb_pixel_reg[5]_25\ => car_obstacle_n_313,
      \_rgb_pixel_reg[5]_26\ => car_obstacle_n_315,
      \_rgb_pixel_reg[5]_27\ => car_obstacle_n_317,
      \_rgb_pixel_reg[5]_28\ => car_obstacle_n_318,
      \_rgb_pixel_reg[5]_29\ => car_obstacle_n_321,
      \_rgb_pixel_reg[5]_3\(17) => car_obstacle_n_87,
      \_rgb_pixel_reg[5]_3\(16) => car_obstacle_n_88,
      \_rgb_pixel_reg[5]_3\(15) => car_obstacle_n_89,
      \_rgb_pixel_reg[5]_3\(14) => car_obstacle_n_90,
      \_rgb_pixel_reg[5]_3\(13 downto 8) => p_0_in4_in(5 downto 0),
      \_rgb_pixel_reg[5]_3\(7) => car_obstacle_n_97,
      \_rgb_pixel_reg[5]_3\(6) => car_obstacle_n_98,
      \_rgb_pixel_reg[5]_3\(5) => car_obstacle_n_99,
      \_rgb_pixel_reg[5]_3\(4) => car_obstacle_n_100,
      \_rgb_pixel_reg[5]_3\(3) => car_obstacle_n_101,
      \_rgb_pixel_reg[5]_3\(2) => car_obstacle_n_102,
      \_rgb_pixel_reg[5]_3\(1) => car_obstacle_n_103,
      \_rgb_pixel_reg[5]_3\(0) => car_obstacle_n_104,
      \_rgb_pixel_reg[5]_30\ => car_obstacle_n_322,
      \_rgb_pixel_reg[5]_31\ => car_obstacle_n_327,
      \_rgb_pixel_reg[5]_32\ => car_obstacle_n_331,
      \_rgb_pixel_reg[5]_4\(0) => car_obstacle_n_105,
      \_rgb_pixel_reg[5]_5\(17) => car_obstacle_n_106,
      \_rgb_pixel_reg[5]_5\(16) => car_obstacle_n_107,
      \_rgb_pixel_reg[5]_5\(15) => car_obstacle_n_108,
      \_rgb_pixel_reg[5]_5\(14) => car_obstacle_n_109,
      \_rgb_pixel_reg[5]_5\(13 downto 8) => p_0_in8_in(5 downto 0),
      \_rgb_pixel_reg[5]_5\(7) => car_obstacle_n_116,
      \_rgb_pixel_reg[5]_5\(6) => car_obstacle_n_117,
      \_rgb_pixel_reg[5]_5\(5) => car_obstacle_n_118,
      \_rgb_pixel_reg[5]_5\(4) => car_obstacle_n_119,
      \_rgb_pixel_reg[5]_5\(3) => car_obstacle_n_120,
      \_rgb_pixel_reg[5]_5\(2) => car_obstacle_n_121,
      \_rgb_pixel_reg[5]_5\(1) => car_obstacle_n_122,
      \_rgb_pixel_reg[5]_5\(0) => car_obstacle_n_123,
      \_rgb_pixel_reg[5]_6\(17) => car_obstacle_n_143,
      \_rgb_pixel_reg[5]_6\(16) => car_obstacle_n_144,
      \_rgb_pixel_reg[5]_6\(15) => car_obstacle_n_145,
      \_rgb_pixel_reg[5]_6\(14) => car_obstacle_n_146,
      \_rgb_pixel_reg[5]_6\(13 downto 8) => p_0_in12_in(5 downto 0),
      \_rgb_pixel_reg[5]_6\(7) => car_obstacle_n_153,
      \_rgb_pixel_reg[5]_6\(6) => car_obstacle_n_154,
      \_rgb_pixel_reg[5]_6\(5) => car_obstacle_n_155,
      \_rgb_pixel_reg[5]_6\(4) => car_obstacle_n_156,
      \_rgb_pixel_reg[5]_6\(3) => car_obstacle_n_157,
      \_rgb_pixel_reg[5]_6\(2) => car_obstacle_n_158,
      \_rgb_pixel_reg[5]_6\(1) => car_obstacle_n_159,
      \_rgb_pixel_reg[5]_6\(0) => car_obstacle_n_160,
      \_rgb_pixel_reg[5]_7\(0) => car_obstacle_n_161,
      \_rgb_pixel_reg[5]_8\ => car_obstacle_n_203,
      \_rgb_pixel_reg[5]_9\ => car_obstacle_n_211,
      \_rgb_pixel_reg[6]_0\ => car_obstacle_n_1,
      \_rgb_pixel_reg[6]_1\(0) => car_obstacle_n_3,
      \_rgb_pixel_reg[6]_10\(0) => car_obstacle_n_242,
      \_rgb_pixel_reg[6]_11\(0) => car_obstacle_n_243,
      \_rgb_pixel_reg[6]_12\(0) => car_obstacle_n_245,
      \_rgb_pixel_reg[6]_13\(0) => car_obstacle_n_251,
      \_rgb_pixel_reg[6]_14\(0) => car_obstacle_n_252,
      \_rgb_pixel_reg[6]_15\(0) => car_obstacle_n_254,
      \_rgb_pixel_reg[6]_16\(0) => car_obstacle_n_255,
      \_rgb_pixel_reg[6]_17\ => car_obstacle_n_259,
      \_rgb_pixel_reg[6]_18\(0) => car_obstacle_n_271,
      \_rgb_pixel_reg[6]_19\(0) => car_obstacle_n_273,
      \_rgb_pixel_reg[6]_2\(0) => car_obstacle_n_4,
      \_rgb_pixel_reg[6]_20\(0) => car_obstacle_n_274,
      \_rgb_pixel_reg[6]_21\(0) => car_obstacle_n_275,
      \_rgb_pixel_reg[6]_22\ => car_obstacle_n_334,
      \_rgb_pixel_reg[6]_23\ => car_obstacle_n_340,
      \_rgb_pixel_reg[6]_24\ => car_obstacle_n_364,
      \_rgb_pixel_reg[6]_3\(0) => car_obstacle_n_24,
      \_rgb_pixel_reg[6]_4\(0) => car_obstacle_n_25,
      \_rgb_pixel_reg[6]_5\ => car_obstacle_n_218,
      \_rgb_pixel_reg[6]_6\ => car_obstacle_n_219,
      \_rgb_pixel_reg[6]_7\ => car_obstacle_n_225,
      \_rgb_pixel_reg[6]_8\ => car_obstacle_n_228,
      \_rgb_pixel_reg[6]_9\(0) => car_obstacle_n_241,
      \_rgb_pixel_reg[7]_0\ => car_obstacle_n_215,
      \_rgb_pixel_reg[7]_1\ => car_obstacle_n_231,
      \_rgb_pixel_reg[7]_2\ => car_obstacle_n_233,
      \_rgb_pixel_reg[7]_3\ => car_obstacle_n_262,
      \_rgb_pixel_reg[7]_4\ => car_obstacle_n_265,
      \_rgb_pixel_reg[7]_5\ => car_obstacle_n_311,
      \_rgb_pixel_reg[7]_6\ => car_obstacle_n_336,
      \_rgb_pixel_reg[7]_7\ => car_obstacle_n_337,
      \_rgb_pixel_reg[7]_8\ => car_obstacle_n_342,
      \_rgb_pixel_reg[7]_9\ => car_obstacle_n_343,
      \_rgb_pixel_reg[8]_0\(0) => car_obstacle_n_164,
      \_rgb_pixel_reg[8]_1\ => car_obstacle_n_222,
      \_rgb_pixel_reg[8]_2\ => car_obstacle_n_298,
      \_rgb_pixel_reg[8]_3\ => car_obstacle_n_325,
      \_rgb_pixel_reg[8]_4\ => car_obstacle_n_329,
      \_rgb_pixel_reg[8]_5\ => car_obstacle_n_358,
      \_rgb_pixel_reg[8]_6\ => car_obstacle_n_362,
      \_rgb_pixel_reg[9]_0\(17) => car_obstacle_n_26,
      \_rgb_pixel_reg[9]_0\(16 downto 14) => p_0_in32_in(10 downto 8),
      \_rgb_pixel_reg[9]_0\(13 downto 8) => p_0_in32_in(5 downto 0),
      \_rgb_pixel_reg[9]_0\(7) => car_obstacle_n_36,
      \_rgb_pixel_reg[9]_0\(6) => car_obstacle_n_37,
      \_rgb_pixel_reg[9]_0\(5) => car_obstacle_n_38,
      \_rgb_pixel_reg[9]_0\(4) => car_obstacle_n_39,
      \_rgb_pixel_reg[9]_0\(3) => car_obstacle_n_40,
      \_rgb_pixel_reg[9]_0\(2) => car_obstacle_n_41,
      \_rgb_pixel_reg[9]_0\(1) => car_obstacle_n_42,
      \_rgb_pixel_reg[9]_0\(0) => car_obstacle_n_43,
      \_rgb_pixel_reg[9]_1\ => car_obstacle_n_235,
      \_rgb_pixel_reg[9]_2\ => car_obstacle_n_267,
      \_rgb_pixel_reg[9]_3\ => car_obstacle_n_268,
      \_rgb_pixel_reg[9]_4\ => car_obstacle_n_269,
      \_rgb_pixel_reg[9]_5\ => car_obstacle_n_303,
      address1001_out(5 downto 0) => address1001_out_4(5 downto 0),
      address1003_out(5 downto 0) => address1003_out(5 downto 0),
      address1037_out(5 downto 0) => address1037_out(5 downto 0),
      address1039_out(5 downto 0) => address1039_out(5 downto 0),
      address2033_out(5 downto 0) => address2033_out(5 downto 0),
      address2035_out(5 downto 0) => address2035_out(5 downto 0),
      address3029_out(5 downto 0) => address3029_out(5 downto 0),
      address3031_out(5 downto 0) => address3031_out(5 downto 0),
      address4025_out(5 downto 0) => address4025_out(5 downto 0),
      address4027_out(5 downto 0) => address4027_out(5 downto 0),
      address5021_out(5 downto 0) => address5021_out(5 downto 0),
      address5023_out(5 downto 0) => address5023_out(5 downto 0),
      address6017_out(5 downto 0) => address6017_out(5 downto 0),
      address6019_out(5 downto 0) => address6019_out(5 downto 0),
      address7013_out(5 downto 0) => address7013_out(5 downto 0),
      address7015_out(5 downto 0) => address7015_out(5 downto 0),
      address8011_out(5 downto 0) => address8011_out(5 downto 0),
      address809_out(5 downto 0) => address809_out(5 downto 0),
      address905_out(5 downto 0) => address905_out(5 downto 0),
      address907_out(5 downto 0) => address907_out(5 downto 0),
      \hc_reg[3]_rep\ => pixel_counter_n_378,
      \hc_reg[3]_rep__14\ => pixel_counter_n_531,
      \hc_reg[3]_rep__3\ => pixel_counter_n_73,
      \hc_reg[4]_rep__12\ => pixel_counter_n_74,
      \hc_reg[4]_rep__13\ => pixel_counter_n_75,
      \hc_reg[5]\(0) => pixel_counter_n_82,
      \hc_reg[5]_0\(0) => pixel_counter_n_83,
      \hc_reg[5]_1\(0) => pixel_counter_n_77,
      hcountd(9 downto 6) => hcountd(10 downto 7),
      hcountd(5 downto 0) => hcountd(5 downto 0),
      hcountd_0(0) => hcountd_0(6),
      \hcountd_reg[10]\(0) => nxt_pixel41_in_21,
      \hcountd_reg[10]_0\(0) => nxt_pixel445_in_25,
      \hcountd_reg[10]_1\(0) => nxt_pixel415_in_17,
      \hcountd_reg[10]_10\(0) => player_frog_n_122,
      \hcountd_reg[10]_11\(0) => player_frog_n_123,
      \hcountd_reg[10]_12\(0) => player_frog_n_124,
      \hcountd_reg[10]_13\(0) => player_frog_n_125,
      \hcountd_reg[10]_14\(0) => player_frog_n_126,
      \hcountd_reg[10]_15\(0) => player_frog_n_127,
      \hcountd_reg[10]_16\(0) => player_frog_n_128,
      \hcountd_reg[10]_17\(0) => player_frog_n_129,
      \hcountd_reg[10]_2\(0) => nxt_pixel425_in_11,
      \hcountd_reg[10]_3\(0) => nxt_pixel430_in_9,
      \hcountd_reg[10]_4\(0) => nxt_pixel435_in_7,
      \hcountd_reg[10]_5\(0) => nxt_pixel440_in_16,
      \hcountd_reg[10]_6\(0) => nxt_pixel420_in_13,
      \hcountd_reg[10]_7\(0) => nxt_pixel410_in_23,
      \hcountd_reg[10]_8\(1) => player_frog_n_19,
      \hcountd_reg[10]_8\(0) => player_frog_n_20,
      \hcountd_reg[10]_9\(0) => player_frog_n_121,
      \hcountd_reg[4]\(2) => player_frog_n_71,
      \hcountd_reg[4]\(1) => player_frog_n_72,
      \hcountd_reg[4]\(0) => player_frog_n_73,
      \hcountd_reg[4]_0\(2) => player_frog_n_74,
      \hcountd_reg[4]_0\(1) => player_frog_n_75,
      \hcountd_reg[4]_0\(0) => player_frog_n_76,
      \hcountd_reg[4]_1\(2) => player_frog_n_77,
      \hcountd_reg[4]_1\(1) => player_frog_n_78,
      \hcountd_reg[4]_1\(0) => player_frog_n_79,
      \hcountd_reg[4]_2\(2) => player_frog_n_80,
      \hcountd_reg[4]_2\(1) => player_frog_n_81,
      \hcountd_reg[4]_2\(0) => player_frog_n_82,
      \hcountd_reg[4]_3\(2) => player_frog_n_83,
      \hcountd_reg[4]_3\(1) => player_frog_n_84,
      \hcountd_reg[4]_3\(0) => player_frog_n_85,
      \hcountd_reg[4]_4\(2) => player_frog_n_46,
      \hcountd_reg[4]_4\(1) => player_frog_n_47,
      \hcountd_reg[4]_4\(0) => player_frog_n_48,
      \hcountd_reg[4]_5\(2) => player_frog_n_89,
      \hcountd_reg[4]_5\(1) => player_frog_n_90,
      \hcountd_reg[4]_5\(0) => player_frog_n_91,
      \hcountd_reg[4]_6\(2) => player_frog_n_92,
      \hcountd_reg[4]_6\(1) => player_frog_n_93,
      \hcountd_reg[4]_6\(0) => player_frog_n_94,
      \hcountd_reg[4]_7\(2) => player_frog_n_95,
      \hcountd_reg[4]_7\(1) => player_frog_n_96,
      \hcountd_reg[4]_7\(0) => player_frog_n_97,
      \hcountd_reg[4]_8\(2) => player_frog_n_98,
      \hcountd_reg[4]_8\(1) => player_frog_n_99,
      \hcountd_reg[4]_8\(0) => player_frog_n_100,
      \hcountd_reg[9]\(0) => player_frog_n_26,
      \hcountd_reg[9]_0\(0) => player_frog_n_31,
      \hcountd_reg[9]_1\(0) => player_frog_n_36,
      \hcountd_reg[9]_2\(0) => player_frog_n_41,
      \hcountd_reg[9]_3\(0) => player_frog_n_50,
      \hcountd_reg[9]_4\(0) => player_frog_n_55,
      \hcountd_reg[9]_5\(0) => player_frog_n_56,
      \hcountd_reg[9]_6\(0) => player_frog_n_61,
      \hcountd_reg[9]_7\(0) => player_frog_n_66,
      \obj_buff10_reg[21]_0\ => pixel_counter_n_95,
      \obj_buff10_reg[21]_1\ => pixel_counter_n_109,
      \obj_buff1_reg[16]_0\(0) => player_frog_n_199,
      \obj_buff1_reg[21]_0\ => pixel_counter_n_92,
      \obj_buff1_reg[21]_1\ => pixel_counter_n_94,
      \obj_buff1_reg[21]_2\(0) => pixel_counter_n_0,
      \obj_buff2_reg[21]_0\ => pixel_counter_n_93,
      \obj_buff3_reg[21]_0\ => pixel_counter_n_128,
      \obj_buff3_reg[21]_1\ => pixel_counter_n_80,
      \obj_buff4_reg[21]_0\ => pixel_counter_n_79,
      \obj_buff4_reg[21]_1\ => pixel_counter_n_78,
      \obj_buff4_reg[21]_2\ => pixel_counter_n_119,
      \obj_buff4_reg[21]_3\ => pixel_counter_n_118,
      \obj_buff4_reg[21]_4\ => pixel_counter_n_120,
      \obj_buff4_reg[21]_5\ => pixel_counter_n_97,
      \obj_buff6_reg[21]_0\ => pixel_counter_n_99,
      \obj_buff7_reg[21]_0\ => pixel_counter_n_8,
      \obj_buff7_reg[21]_1\ => pixel_counter_n_98,
      \obj_buff7_reg[21]_2\ => pixel_counter_n_101,
      \obj_buff7_reg[21]_3\ => pixel_counter_n_110,
      \obj_buff8_reg[21]_0\ => pixel_counter_n_7,
      \obj_buff9_reg[21]_0\ => pixel_counter_n_15,
      \obj_buff9_reg[21]_1\ => pixel_counter_n_96,
      \obj_buff9_reg[21]_2\ => pixel_counter_n_102,
      \p_0_out__1\(3) => \p_0_out__1\(9),
      \p_0_out__1\(2 downto 1) => \p_0_out__1\(7 downto 6),
      \p_0_out__1\(0) => \p_0_out__1\(0),
      pclk => pclk,
      s00_axi_aclk => s00_axi_aclk,
      sel0(0) => sel0(2),
      \slv_reg2_reg[31]\(31 downto 0) => slv_reg2(31 downto 0),
      \vc_reg[4]\ => pixel_counter_n_129,
      \vc_reg[4]_0\ => pixel_counter_n_42,
      \vc_reg[4]_1\ => pixel_counter_n_117,
      \vc_reg[4]_2\ => pixel_counter_n_22,
      \vc_reg[4]_3\ => pixel_counter_n_81,
      \vc_reg[4]_4\ => pixel_counter_n_130,
      \vc_reg[4]_5\ => pixel_counter_n_100,
      \vc_reg[4]_6\ => pixel_counter_n_35,
      \vc_reg[5]\(0) => vcount_internal(5),
      vcountd(8 downto 6) => vcountd(9 downto 7),
      vcountd(5 downto 0) => vcountd(5 downto 0),
      vcountd_1(0) => vcountd_31(6),
      \vcountd_reg[10]\(1) => player_frog_n_24,
      \vcountd_reg[10]\(0) => player_frog_n_25,
      \vcountd_reg[10]_0\(0) => player_frog_n_223,
      \vcountd_reg[10]_1\(0) => player_frog_n_224,
      \vcountd_reg[10]_2\(0) => player_frog_n_225,
      \vcountd_reg[10]_3\(0) => player_frog_n_226,
      \vcountd_reg[10]_4\(0) => player_frog_n_227,
      \vcountd_reg[10]_5\(0) => player_frog_n_228,
      \vcountd_reg[10]_6\(0) => player_frog_n_229,
      \vcountd_reg[10]_7\(0) => player_frog_n_230,
      \vcountd_reg[10]_8\(0) => player_frog_n_231,
      \vcountd_reg[4]\(2) => player_frog_n_21,
      \vcountd_reg[4]\(1) => player_frog_n_22,
      \vcountd_reg[4]\(0) => player_frog_n_23,
      \vcountd_reg[4]_0\(2) => player_frog_n_27,
      \vcountd_reg[4]_0\(1) => player_frog_n_28,
      \vcountd_reg[4]_0\(0) => player_frog_n_29,
      \vcountd_reg[4]_1\(2) => player_frog_n_32,
      \vcountd_reg[4]_1\(1) => player_frog_n_33,
      \vcountd_reg[4]_1\(0) => player_frog_n_34,
      \vcountd_reg[4]_2\(2) => player_frog_n_37,
      \vcountd_reg[4]_2\(1) => player_frog_n_38,
      \vcountd_reg[4]_2\(0) => player_frog_n_39,
      \vcountd_reg[4]_3\(2) => player_frog_n_42,
      \vcountd_reg[4]_3\(1) => player_frog_n_43,
      \vcountd_reg[4]_3\(0) => player_frog_n_44,
      \vcountd_reg[4]_4\(2) => player_frog_n_86,
      \vcountd_reg[4]_4\(1) => player_frog_n_87,
      \vcountd_reg[4]_4\(0) => player_frog_n_88,
      \vcountd_reg[4]_5\(2) => player_frog_n_51,
      \vcountd_reg[4]_5\(1) => player_frog_n_52,
      \vcountd_reg[4]_5\(0) => player_frog_n_53,
      \vcountd_reg[4]_6\(2) => player_frog_n_57,
      \vcountd_reg[4]_6\(1) => player_frog_n_58,
      \vcountd_reg[4]_6\(0) => player_frog_n_59,
      \vcountd_reg[4]_7\(2) => player_frog_n_62,
      \vcountd_reg[4]_7\(1) => player_frog_n_63,
      \vcountd_reg[4]_7\(0) => player_frog_n_64,
      \vcountd_reg[4]_8\(2) => player_frog_n_67,
      \vcountd_reg[4]_8\(1) => player_frog_n_68,
      \vcountd_reg[4]_8\(0) => player_frog_n_69,
      \vcountd_reg[9]\(0) => nxt_pixel33_in_20,
      \vcountd_reg[9]_0\(0) => nxt_pixel3_22,
      \vcountd_reg[9]_1\(0) => nxt_pixel343_in_26,
      \vcountd_reg[9]_10\(0) => player_frog_n_35,
      \vcountd_reg[9]_11\(0) => player_frog_n_40,
      \vcountd_reg[9]_12\(0) => player_frog_n_45,
      \vcountd_reg[9]_13\(0) => player_frog_n_49,
      \vcountd_reg[9]_14\(0) => player_frog_n_54,
      \vcountd_reg[9]_15\(0) => player_frog_n_60,
      \vcountd_reg[9]_16\(0) => player_frog_n_65,
      \vcountd_reg[9]_17\(0) => player_frog_n_70,
      \vcountd_reg[9]_2\(0) => nxt_pixel313_in_18,
      \vcountd_reg[9]_3\(0) => nxt_pixel323_in_12,
      \vcountd_reg[9]_4\(0) => nxt_pixel328_in_10,
      \vcountd_reg[9]_5\(0) => nxt_pixel333_in_8,
      \vcountd_reg[9]_6\(0) => nxt_pixel338_in_15,
      \vcountd_reg[9]_7\(0) => nxt_pixel318_in_14,
      \vcountd_reg[9]_8\(0) => nxt_pixel38_in_24,
      \vcountd_reg[9]_9\(0) => player_frog_n_30
    );
frogger_background: entity work.microblaze_Video_Controller_4regs_0_0_Background_drawer
     port map (
      DI(2) => player_frog_n_165,
      DI(1) => player_frog_n_166,
      DI(0) => player_frog_n_167,
      E(0) => lane0_buff,
      Q(10) => frogger_background_n_1,
      Q(9) => frogger_background_n_2,
      Q(8) => frogger_background_n_3,
      Q(7) => frogger_background_n_4,
      Q(6) => frogger_background_n_5,
      Q(5) => frogger_background_n_6,
      Q(4) => frogger_background_n_7,
      Q(3) => frogger_background_n_8,
      Q(2) => frogger_background_n_9,
      Q(1) => frogger_background_n_10,
      Q(0) => frogger_background_n_11,
      S(2) => player_frog_n_160,
      S(1) => player_frog_n_161,
      S(0) => player_frog_n_162,
      SR(0) => p_0_in0,
      \_rgb_out_reg[11]\(11 downto 0) => background_pixel(11 downto 0),
      \_rgb_pixel_reg[0]_0\(9) => frogger_background_n_26,
      \_rgb_pixel_reg[0]_0\(8) => frogger_background_n_27,
      \_rgb_pixel_reg[0]_0\(7) => frogger_background_n_28,
      \_rgb_pixel_reg[0]_0\(6) => frogger_background_n_29,
      \_rgb_pixel_reg[0]_0\(5) => frogger_background_n_30,
      \_rgb_pixel_reg[0]_0\(4) => frogger_background_n_31,
      \_rgb_pixel_reg[0]_0\(3) => frogger_background_n_32,
      \_rgb_pixel_reg[0]_0\(2) => frogger_background_n_33,
      \_rgb_pixel_reg[0]_0\(1) => frogger_background_n_34,
      \_rgb_pixel_reg[0]_0\(0) => frogger_background_n_35,
      \_rgb_pixel_reg[0]_1\(10) => frogger_background_n_36,
      \_rgb_pixel_reg[0]_1\(9) => frogger_background_n_37,
      \_rgb_pixel_reg[0]_1\(8) => frogger_background_n_38,
      \_rgb_pixel_reg[0]_1\(7) => frogger_background_n_39,
      \_rgb_pixel_reg[0]_1\(6) => frogger_background_n_40,
      \_rgb_pixel_reg[0]_1\(5) => frogger_background_n_41,
      \_rgb_pixel_reg[0]_1\(4) => frogger_background_n_42,
      \_rgb_pixel_reg[0]_1\(3) => frogger_background_n_43,
      \_rgb_pixel_reg[0]_1\(2) => frogger_background_n_44,
      \_rgb_pixel_reg[0]_1\(1) => frogger_background_n_45,
      \_rgb_pixel_reg[0]_1\(0) => frogger_background_n_46,
      \_rgb_pixel_reg[0]_10\ => frogger_background_n_152,
      \_rgb_pixel_reg[0]_11\ => frogger_background_n_154,
      \_rgb_pixel_reg[0]_12\ => frogger_background_n_156,
      \_rgb_pixel_reg[0]_13\ => frogger_background_n_158,
      \_rgb_pixel_reg[0]_14\ => frogger_background_n_162,
      \_rgb_pixel_reg[0]_15\ => frogger_background_n_163,
      \_rgb_pixel_reg[0]_16\ => frogger_background_n_165,
      \_rgb_pixel_reg[0]_17\ => frogger_background_n_167,
      \_rgb_pixel_reg[0]_18\ => frogger_background_n_169,
      \_rgb_pixel_reg[0]_19\ => frogger_background_n_171,
      \_rgb_pixel_reg[0]_2\(1) => \sel__4\(7),
      \_rgb_pixel_reg[0]_2\(0) => \sel__4\(5),
      \_rgb_pixel_reg[0]_20\ => frogger_background_n_172,
      \_rgb_pixel_reg[0]_21\ => frogger_background_n_174,
      \_rgb_pixel_reg[0]_22\ => frogger_background_n_175,
      \_rgb_pixel_reg[0]_23\ => frogger_background_n_177,
      \_rgb_pixel_reg[0]_3\ => frogger_background_n_133,
      \_rgb_pixel_reg[0]_4\ => frogger_background_n_134,
      \_rgb_pixel_reg[0]_5\ => frogger_background_n_135,
      \_rgb_pixel_reg[0]_6\ => frogger_background_n_142,
      \_rgb_pixel_reg[0]_7\ => frogger_background_n_143,
      \_rgb_pixel_reg[0]_8\ => frogger_background_n_146,
      \_rgb_pixel_reg[0]_9\ => frogger_background_n_150,
      \_rgb_pixel_reg[10]_0\(1) => \sel__6\(7),
      \_rgb_pixel_reg[10]_0\(0) => \sel__6\(5),
      \_rgb_pixel_reg[11]_0\(9) => frogger_background_n_15,
      \_rgb_pixel_reg[11]_0\(8) => frogger_background_n_16,
      \_rgb_pixel_reg[11]_0\(7) => frogger_background_n_17,
      \_rgb_pixel_reg[11]_0\(6) => frogger_background_n_18,
      \_rgb_pixel_reg[11]_0\(5) => frogger_background_n_19,
      \_rgb_pixel_reg[11]_0\(4) => frogger_background_n_20,
      \_rgb_pixel_reg[11]_0\(3) => frogger_background_n_21,
      \_rgb_pixel_reg[11]_0\(2) => frogger_background_n_22,
      \_rgb_pixel_reg[11]_0\(1) => frogger_background_n_23,
      \_rgb_pixel_reg[11]_0\(0) => frogger_background_n_24,
      \_rgb_pixel_reg[1]_0\(10) => frogger_background_n_80,
      \_rgb_pixel_reg[1]_0\(9) => frogger_background_n_81,
      \_rgb_pixel_reg[1]_0\(8) => frogger_background_n_82,
      \_rgb_pixel_reg[1]_0\(7) => frogger_background_n_83,
      \_rgb_pixel_reg[1]_0\(6) => frogger_background_n_84,
      \_rgb_pixel_reg[1]_0\(5) => frogger_background_n_85,
      \_rgb_pixel_reg[1]_0\(4) => frogger_background_n_86,
      \_rgb_pixel_reg[1]_0\(3) => frogger_background_n_87,
      \_rgb_pixel_reg[1]_0\(2) => frogger_background_n_88,
      \_rgb_pixel_reg[1]_0\(1) => frogger_background_n_89,
      \_rgb_pixel_reg[1]_0\(0) => frogger_background_n_90,
      \_rgb_pixel_reg[1]_1\ => frogger_background_n_93,
      \_rgb_pixel_reg[1]_2\ => frogger_background_n_94,
      \_rgb_pixel_reg[1]_3\ => frogger_background_n_116,
      \_rgb_pixel_reg[1]_4\ => frogger_background_n_160,
      \_rgb_pixel_reg[1]_5\ => frogger_background_n_168,
      \_rgb_pixel_reg[1]_6\ => frogger_background_n_176,
      \_rgb_pixel_reg[2]_0\ => frogger_background_n_25,
      \_rgb_pixel_reg[2]_1\(10) => frogger_background_n_58,
      \_rgb_pixel_reg[2]_1\(9) => frogger_background_n_59,
      \_rgb_pixel_reg[2]_1\(8) => frogger_background_n_60,
      \_rgb_pixel_reg[2]_1\(7 downto 6) => p_0_in_1(9 downto 8),
      \_rgb_pixel_reg[2]_1\(5 downto 0) => p_0_in_1(5 downto 0),
      \_rgb_pixel_reg[2]_10\ => frogger_background_n_144,
      \_rgb_pixel_reg[2]_11\ => frogger_background_n_161,
      \_rgb_pixel_reg[2]_12\ => frogger_background_n_170,
      \_rgb_pixel_reg[2]_13\ => frogger_background_n_178,
      \_rgb_pixel_reg[2]_2\ => frogger_background_n_91,
      \_rgb_pixel_reg[2]_3\ => frogger_background_n_92,
      \_rgb_pixel_reg[2]_4\(1) => \sel__5\(7),
      \_rgb_pixel_reg[2]_4\(0) => \sel__5\(5),
      \_rgb_pixel_reg[2]_5\(1) => \sel__3\(7),
      \_rgb_pixel_reg[2]_5\(0) => \sel__3\(5),
      \_rgb_pixel_reg[2]_6\ => frogger_background_n_112,
      \_rgb_pixel_reg[2]_7\ => frogger_background_n_114,
      \_rgb_pixel_reg[2]_8\ => frogger_background_n_115,
      \_rgb_pixel_reg[2]_9\ => frogger_background_n_132,
      \_rgb_pixel_reg[3]_0\(10) => frogger_background_n_47,
      \_rgb_pixel_reg[3]_0\(9) => frogger_background_n_48,
      \_rgb_pixel_reg[3]_0\(8) => frogger_background_n_49,
      \_rgb_pixel_reg[3]_0\(7) => frogger_background_n_50,
      \_rgb_pixel_reg[3]_0\(6) => frogger_background_n_51,
      \_rgb_pixel_reg[3]_0\(5) => frogger_background_n_52,
      \_rgb_pixel_reg[3]_0\(4) => frogger_background_n_53,
      \_rgb_pixel_reg[3]_0\(3) => frogger_background_n_54,
      \_rgb_pixel_reg[3]_0\(2) => frogger_background_n_55,
      \_rgb_pixel_reg[3]_0\(1) => frogger_background_n_56,
      \_rgb_pixel_reg[3]_0\(0) => frogger_background_n_57,
      \_rgb_pixel_reg[3]_1\(1) => \sel__2\(7),
      \_rgb_pixel_reg[3]_1\(0) => \sel__2\(5),
      \_rgb_pixel_reg[4]_0\(10) => frogger_background_n_69,
      \_rgb_pixel_reg[4]_0\(9) => frogger_background_n_70,
      \_rgb_pixel_reg[4]_0\(8) => frogger_background_n_71,
      \_rgb_pixel_reg[4]_0\(7) => frogger_background_n_72,
      \_rgb_pixel_reg[4]_0\(6) => frogger_background_n_73,
      \_rgb_pixel_reg[4]_0\(5) => frogger_background_n_74,
      \_rgb_pixel_reg[4]_0\(4) => frogger_background_n_75,
      \_rgb_pixel_reg[4]_0\(3) => frogger_background_n_76,
      \_rgb_pixel_reg[4]_0\(2) => frogger_background_n_77,
      \_rgb_pixel_reg[4]_0\(1) => frogger_background_n_78,
      \_rgb_pixel_reg[4]_0\(0) => frogger_background_n_79,
      \_rgb_pixel_reg[4]_1\ => frogger_background_n_95,
      \_rgb_pixel_reg[4]_10\ => frogger_background_n_159,
      \_rgb_pixel_reg[4]_11\ => frogger_background_n_173,
      \_rgb_pixel_reg[4]_2\(1) => \sel__0\(7),
      \_rgb_pixel_reg[4]_2\(0) => \sel__0\(5),
      \_rgb_pixel_reg[4]_3\(1) => \sel__1\(7),
      \_rgb_pixel_reg[4]_3\(0) => \sel__1\(5),
      \_rgb_pixel_reg[4]_4\ => frogger_background_n_113,
      \_rgb_pixel_reg[4]_5\ => frogger_background_n_136,
      \_rgb_pixel_reg[4]_6\ => frogger_background_n_147,
      \_rgb_pixel_reg[4]_7\ => frogger_background_n_153,
      \_rgb_pixel_reg[4]_8\ => frogger_background_n_155,
      \_rgb_pixel_reg[4]_9\ => frogger_background_n_157,
      \_rgb_pixel_reg[8]_0\(2) => p_0_out_2(8),
      \_rgb_pixel_reg[8]_0\(1) => p_0_out_2(4),
      \_rgb_pixel_reg[8]_0\(0) => p_0_out_2(0),
      \_rgb_pixel_reg[8]_1\ => frogger_background_n_130,
      \_rgb_pixel_reg[8]_10\ => frogger_background_n_149,
      \_rgb_pixel_reg[8]_11\ => frogger_background_n_151,
      \_rgb_pixel_reg[8]_12\ => frogger_background_n_164,
      \_rgb_pixel_reg[8]_13\ => frogger_background_n_166,
      \_rgb_pixel_reg[8]_2\ => frogger_background_n_131,
      \_rgb_pixel_reg[8]_3\ => frogger_background_n_137,
      \_rgb_pixel_reg[8]_4\ => frogger_background_n_138,
      \_rgb_pixel_reg[8]_5\ => frogger_background_n_139,
      \_rgb_pixel_reg[8]_6\ => frogger_background_n_140,
      \_rgb_pixel_reg[8]_7\ => frogger_background_n_141,
      \_rgb_pixel_reg[8]_8\ => frogger_background_n_145,
      \_rgb_pixel_reg[8]_9\ => frogger_background_n_148,
      \hc_reg[0]\ => pixel_counter_n_403,
      \hc_reg[0]_0\ => pixel_counter_n_396,
      \hc_reg[0]_1\ => pixel_counter_n_391,
      \hc_reg[0]_2\ => pixel_counter_n_386,
      \hc_reg[0]_3\ => pixel_counter_n_384,
      \hc_reg[0]_4\ => pixel_counter_n_383,
      \hc_reg[0]_5\ => pixel_counter_n_382,
      \hc_reg[0]_6\ => pixel_counter_n_401,
      \hc_reg[0]_rep\ => pixel_counter_n_421,
      \hc_reg[0]_rep__0\ => pixel_counter_n_536,
      \hc_reg[0]_rep__10\ => pixel_counter_n_483,
      \hc_reg[0]_rep__11\ => pixel_counter_n_468,
      \hc_reg[0]_rep__12\ => pixel_counter_n_465,
      \hc_reg[0]_rep__13\ => pixel_counter_n_462,
      \hc_reg[0]_rep__14\ => pixel_counter_n_456,
      \hc_reg[0]_rep__2\ => pixel_counter_n_480,
      \hc_reg[0]_rep__3\ => pixel_counter_n_538,
      \hc_reg[0]_rep__4\ => pixel_counter_n_60,
      \hc_reg[0]_rep__5\ => pixel_counter_n_452,
      \hc_reg[0]_rep__6\ => pixel_counter_n_482,
      \hc_reg[0]_rep__8\ => pixel_counter_n_474,
      \hc_reg[0]_rep__9\ => pixel_counter_n_471,
      \hc_reg[1]_rep\ => pixel_counter_n_457,
      \hc_reg[1]_rep__0\ => pixel_counter_n_461,
      \hc_reg[1]_rep__0_0\ => pixel_counter_n_504,
      \hc_reg[1]_rep__0_1\ => pixel_counter_n_502,
      \hc_reg[1]_rep__0_2\ => pixel_counter_n_505,
      \hc_reg[1]_rep__0_3\ => pixel_counter_n_500,
      \hc_reg[1]_rep__0_4\ => pixel_counter_n_506,
      \hc_reg[1]_rep__1\ => pixel_counter_n_464,
      \hc_reg[1]_rep__10\ => pixel_counter_n_61,
      \hc_reg[1]_rep__11\ => pixel_counter_n_481,
      \hc_reg[1]_rep__12\ => pixel_counter_n_533,
      \hc_reg[1]_rep__14\ => pixel_counter_n_535,
      \hc_reg[1]_rep__15\ => pixel_counter_n_459,
      \hc_reg[1]_rep__1_0\ => pixel_counter_n_503,
      \hc_reg[1]_rep__1_1\ => pixel_counter_n_498,
      \hc_reg[1]_rep__2\ => pixel_counter_n_467,
      \hc_reg[1]_rep__3\ => pixel_counter_n_484,
      \hc_reg[1]_rep__4\ => pixel_counter_n_470,
      \hc_reg[1]_rep__5\ => pixel_counter_n_532,
      \hc_reg[1]_rep__6\ => pixel_counter_n_473,
      \hc_reg[1]_rep__8\ => pixel_counter_n_479,
      \hc_reg[2]_rep__0\ => pixel_counter_n_450,
      \hc_reg[2]_rep__1\ => pixel_counter_n_520,
      \hc_reg[2]_rep__10\ => pixel_counter_n_501,
      \hc_reg[2]_rep__11\ => pixel_counter_n_495,
      \hc_reg[2]_rep__11_0\ => pixel_counter_n_494,
      \hc_reg[2]_rep__12\ => pixel_counter_n_523,
      \hc_reg[2]_rep__13\ => pixel_counter_n_524,
      \hc_reg[2]_rep__15\(0) => pixel_counter_n_76,
      \hc_reg[2]_rep__3\ => pixel_counter_n_488,
      \hc_reg[2]_rep__3_0\ => pixel_counter_n_487,
      \hc_reg[2]_rep__4\ => pixel_counter_n_486,
      \hc_reg[2]_rep__4_0\ => pixel_counter_n_485,
      \hc_reg[2]_rep__5\ => pixel_counter_n_521,
      \hc_reg[2]_rep__6\ => pixel_counter_n_491,
      \hc_reg[2]_rep__6_0\ => pixel_counter_n_490,
      \hc_reg[2]_rep__7\ => pixel_counter_n_493,
      \hc_reg[2]_rep__7_0\ => pixel_counter_n_492,
      \hc_reg[2]_rep__8\ => pixel_counter_n_522,
      \hc_reg[2]_rep__9\ => pixel_counter_n_499,
      \hc_reg[3]_rep\ => pixel_counter_n_377,
      \hc_reg[3]_rep_0\ => pixel_counter_n_379,
      \hc_reg[3]_rep_1\ => pixel_counter_n_378,
      \hc_reg[3]_rep__0\ => pixel_counter_n_526,
      \hc_reg[3]_rep__1\ => pixel_counter_n_454,
      \hc_reg[3]_rep__10\ => pixel_counter_n_530,
      \hc_reg[3]_rep__11\ => pixel_counter_n_466,
      \hc_reg[3]_rep__12\ => pixel_counter_n_463,
      \hc_reg[3]_rep__12_0\ => pixel_counter_n_507,
      \hc_reg[3]_rep__13\ => pixel_counter_n_460,
      \hc_reg[3]_rep__14\ => pixel_counter_n_531,
      \hc_reg[3]_rep__2\ => pixel_counter_n_527,
      \hc_reg[3]_rep__4\ => pixel_counter_n_453,
      \hc_reg[3]_rep__5\ => pixel_counter_n_528,
      \hc_reg[3]_rep__7\ => pixel_counter_n_472,
      \hc_reg[3]_rep__8\ => pixel_counter_n_469,
      \hc_reg[3]_rep__9\ => pixel_counter_n_529,
      \hc_reg[4]\(2) => hcount_internal(4),
      \hc_reg[4]\(1 downto 0) => hcount_internal(1 downto 0),
      \hc_reg[4]_rep__0\ => pixel_counter_n_509,
      \hc_reg[4]_rep__1\ => pixel_counter_n_510,
      \hc_reg[4]_rep__10\ => pixel_counter_n_518,
      \hc_reg[4]_rep__11\ => pixel_counter_n_519,
      \hc_reg[4]_rep__2\ => pixel_counter_n_511,
      \hc_reg[4]_rep__3\ => pixel_counter_n_458,
      \hc_reg[4]_rep__4\ => pixel_counter_n_512,
      \hc_reg[4]_rep__5\ => pixel_counter_n_513,
      \hc_reg[4]_rep__6\ => pixel_counter_n_514,
      \hc_reg[4]_rep__7\ => pixel_counter_n_515,
      \hc_reg[4]_rep__8\ => pixel_counter_n_516,
      \hc_reg[4]_rep__9\ => pixel_counter_n_517,
      \lane0_buff_reg[10]_0\ => pixel_counter_n_354,
      \lane0_buff_reg[10]_1\ => pixel_counter_n_358,
      \lane0_buff_reg[10]_2\ => pixel_counter_n_404,
      \lane0_buff_reg[11]_0\ => pixel_counter_n_359,
      \lane1_buff_reg[10]_0\ => pixel_counter_n_375,
      \lane1_buff_reg[10]_1\ => pixel_counter_n_371,
      \lane1_buff_reg[10]_2\ => pixel_counter_n_402,
      \lane1_buff_reg[12]_0\ => pixel_counter_n_376,
      \lane2_buff_reg[10]_0\ => pixel_counter_n_400,
      \lane2_buff_reg[3]_0\ => pixel_counter_n_489,
      \lane3_buff_reg[10]_0\ => pixel_counter_n_370,
      \lane3_buff_reg[10]_1\ => pixel_counter_n_392,
      \lane3_buff_reg[12]_0\ => pixel_counter_n_369,
      \lane4_buff_reg[10]_0\ => pixel_counter_n_387,
      \lane4_buff_reg[12]_0\ => pixel_counter_n_360,
      \lane5_buff_reg[11]_0\ => pixel_counter_n_368,
      \lane5_buff_reg[11]_1\ => pixel_counter_n_381,
      \lane5_buff_reg[12]_0\ => pixel_counter_n_367,
      \lane6_buff_reg[10]_0\ => pixel_counter_n_361,
      \lane6_buff_reg[10]_1\ => pixel_counter_n_385,
      \lane6_buff_reg[11]_0\ => pixel_counter_n_362,
      \lane6_buff_reg[11]_1\ => pixel_counter_n_363,
      \lane7_buff_reg[10]_0\ => pixel_counter_n_380,
      \lane7_buff_reg[10]_1\ => pixel_counter_n_349,
      \lane7_buff_reg[11]_0\ => pixel_counter_n_348,
      \lane7_buff_reg[11]_1\ => pixel_counter_n_353,
      pclk => pclk,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sel(3) => pixel_counter_n_475,
      sel(2) => pixel_counter_n_476,
      sel(1) => pixel_counter_n_477,
      sel(0) => pixel_counter_n_478,
      sel0(0) => sel0(0),
      sel_0(1) => sel(7),
      sel_0(0) => sel(5),
      \sel__0\(2 downto 1) => \sel__0\(9 downto 8),
      \sel__0\(0) => \sel__0\(6),
      \sel__1\(2 downto 1) => \sel__1\(9 downto 8),
      \sel__1\(0) => \sel__1\(6),
      \sel__2\(2 downto 1) => \sel__2\(9 downto 8),
      \sel__2\(0) => \sel__2\(6),
      \sel__3\(2 downto 1) => \sel__3\(9 downto 8),
      \sel__3\(0) => \sel__3\(6),
      \sel__4\(2 downto 1) => \sel__4\(9 downto 8),
      \sel__4\(0) => \sel__4\(6),
      \sel__5\(2 downto 1) => \sel__5\(9 downto 8),
      \sel__5\(0) => \sel__5\(6),
      \sel__6\(2 downto 1) => \sel__6\(9 downto 8),
      \sel__6\(0) => \sel__6\(6),
      \slv_reg3_reg[26]\(26 downto 0) => slv_reg3(26 downto 0),
      \vc_reg[0]_rep\ => pixel_counter_n_49,
      \vc_reg[2]\ => pixel_counter_n_406,
      \vc_reg[2]_0\ => pixel_counter_n_407,
      \vc_reg[2]_1\ => pixel_counter_n_411,
      \vc_reg[2]_2\ => pixel_counter_n_412,
      \vc_reg[2]_3\ => pixel_counter_n_413,
      \vc_reg[2]_4\ => pixel_counter_n_414,
      \vc_reg[3]\ => pixel_counter_n_573,
      \vc_reg[3]_0\ => pixel_counter_n_574,
      \vc_reg[3]_1\ => pixel_counter_n_569,
      \vc_reg[3]_10\ => pixel_counter_n_544,
      \vc_reg[3]_11\ => pixel_counter_n_540,
      \vc_reg[3]_12\ => pixel_counter_n_541,
      \vc_reg[3]_13\ => pixel_counter_n_546,
      \vc_reg[3]_14\ => pixel_counter_n_566,
      \vc_reg[3]_15\ => pixel_counter_n_543,
      \vc_reg[3]_16\ => pixel_counter_n_545,
      \vc_reg[3]_17\ => pixel_counter_n_551,
      \vc_reg[3]_18\ => pixel_counter_n_547,
      \vc_reg[3]_19\ => pixel_counter_n_550,
      \vc_reg[3]_2\ => pixel_counter_n_553,
      \vc_reg[3]_20\ => pixel_counter_n_556,
      \vc_reg[3]_21\ => pixel_counter_n_552,
      \vc_reg[3]_22\ => pixel_counter_n_554,
      \vc_reg[3]_23\ => pixel_counter_n_555,
      \vc_reg[3]_24\ => pixel_counter_n_561,
      \vc_reg[3]_25\ => pixel_counter_n_559,
      \vc_reg[3]_26\ => pixel_counter_n_560,
      \vc_reg[3]_27\ => pixel_counter_n_567,
      \vc_reg[3]_28\ => pixel_counter_n_562,
      \vc_reg[3]_29\ => pixel_counter_n_563,
      \vc_reg[3]_3\ => pixel_counter_n_548,
      \vc_reg[3]_30\ => pixel_counter_n_571,
      \vc_reg[3]_31\ => pixel_counter_n_565,
      \vc_reg[3]_32\ => pixel_counter_n_572,
      \vc_reg[3]_33\ => pixel_counter_n_577,
      \vc_reg[3]_34\ => pixel_counter_n_575,
      \vc_reg[3]_35\ => pixel_counter_n_576,
      \vc_reg[3]_36\(2 downto 0) => vcount_internal(3 downto 1),
      \vc_reg[3]_37\(2 downto 1) => sel(9 downto 8),
      \vc_reg[3]_37\(0) => sel(6),
      \vc_reg[3]_38\ => pixel_counter_n_564,
      \vc_reg[3]_39\ => pixel_counter_n_570,
      \vc_reg[3]_4\ => pixel_counter_n_557,
      \vc_reg[3]_5\ => pixel_counter_n_558,
      \vc_reg[3]_6\ => pixel_counter_n_568,
      \vc_reg[3]_7\ => pixel_counter_n_542,
      \vc_reg[3]_8\ => pixel_counter_n_539,
      \vc_reg[3]_9\ => pixel_counter_n_549,
      vcountd(8 downto 6) => vcountd(9 downto 7),
      vcountd(5 downto 0) => vcountd(5 downto 0),
      vcountd_1(0) => vcountd_31(6),
      \vcountd_reg[10]\(1) => player_frog_n_163,
      \vcountd_reg[10]\(0) => player_frog_n_164,
      \vcountd_reg[10]_0\(0) => player_frog_n_242,
      \vcountd_reg[10]_1\(0) => player_frog_n_243,
      \vcountd_reg[10]_2\(0) => player_frog_n_244,
      \vcountd_reg[10]_3\(0) => player_frog_n_245,
      \vcountd_reg[10]_4\(0) => player_frog_n_246,
      \vcountd_reg[10]_5\(0) => player_frog_n_247,
      \vcountd_reg[10]_6\(0) => player_frog_n_248,
      \vcountd_reg[5]\(2) => player_frog_n_169,
      \vcountd_reg[5]\(1) => player_frog_n_170,
      \vcountd_reg[5]\(0) => player_frog_n_171,
      \vcountd_reg[5]_0\(2) => player_frog_n_173,
      \vcountd_reg[5]_0\(1) => player_frog_n_174,
      \vcountd_reg[5]_0\(0) => player_frog_n_175,
      \vcountd_reg[5]_1\(2) => player_frog_n_177,
      \vcountd_reg[5]_1\(1) => player_frog_n_178,
      \vcountd_reg[5]_1\(0) => player_frog_n_179,
      \vcountd_reg[5]_2\(2) => player_frog_n_181,
      \vcountd_reg[5]_2\(1) => player_frog_n_182,
      \vcountd_reg[5]_2\(0) => player_frog_n_183,
      \vcountd_reg[5]_3\(2) => player_frog_n_185,
      \vcountd_reg[5]_3\(1) => player_frog_n_186,
      \vcountd_reg[5]_3\(0) => player_frog_n_187,
      \vcountd_reg[5]_4\(2) => player_frog_n_189,
      \vcountd_reg[5]_4\(1) => player_frog_n_190,
      \vcountd_reg[5]_4\(0) => player_frog_n_191,
      \vcountd_reg[9]\(0) => player_frog_n_168,
      \vcountd_reg[9]_0\(0) => player_frog_n_172,
      \vcountd_reg[9]_1\(0) => player_frog_n_176,
      \vcountd_reg[9]_2\(0) => player_frog_n_180,
      \vcountd_reg[9]_3\(0) => player_frog_n_184,
      \vcountd_reg[9]_4\(0) => player_frog_n_188,
      \vcountd_reg[9]_5\(0) => player_frog_n_192
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2007400C04110C00"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g0_b0_n_0
    );
\g0_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2007400C04110C00"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g0_b0__0_n_0\
    );
\g0_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2007400C04110C00"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g0_b0__1_n_0\
    );
\g0_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2007400C04110C00"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g0_b0__2_n_0\
    );
\g0_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2007400C04110C00"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g0_b0__3_n_0\
    );
\g0_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2007400C04110C00"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g0_b0__4_n_0\
    );
\g0_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2007400C04110C00"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g0_b0__5_n_0\
    );
\g0_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2007400C04110C00"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g0_b0__6_n_0\
    );
\g0_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"383FFDF4DFFF8E7C"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g0_b0__7_n_0\
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBFF3FBEEF3FF"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g0_b1_n_0
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFE303FF80000001"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g0_b10_n_0
    );
\g0_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBFF3FBEEF3FF"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g0_b1__0_n_0\
    );
\g0_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBFF3FBEEF3FF"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g0_b1__1_n_0\
    );
\g0_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBFF3FBEEF3FF"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g0_b1__2_n_0\
    );
\g0_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBFF3FBEEF3FF"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g0_b1__3_n_0\
    );
\g0_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBFF3FBEEF3FF"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g0_b1__4_n_0\
    );
\g0_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBFF3FBEEF3FF"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g0_b1__5_n_0\
    );
\g0_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBFF3FBEEF3FF"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g0_b1__6_n_0\
    );
\g0_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87C0020980000001"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g0_b1__7_n_0\
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCFAFE21C53D85B5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g0_b4_n_0
    );
\g0_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCFAFE21C53D85B5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g0_b4__0_n_0\
    );
\g0_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCFAFE21C53D85B5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g0_b4__1_n_0\
    );
\g0_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCFAFE21C53D85B5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g0_b4__2_n_0\
    );
\g0_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCFAFE21C53D85B5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g0_b4__3_n_0\
    );
\g0_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCFAFE21C53D85B5"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g0_b4__4_n_0\
    );
\g0_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCFAFE21C53D85B5"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g0_b4__5_n_0\
    );
\g0_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCFAFE21C53D85B5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g0_b4__6_n_0\
    );
\g0_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7C00CCD7F97FDF3"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g0_b4__7_n_0\
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFF3FF0068020D"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CF8FE3C043DFC3C"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g0_b6_n_0
    );
\g0_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CF8FE3C043DFC3C"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g0_b6__0_n_0\
    );
\g0_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CF8FE3C043DFC3C"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g0_b6__1_n_0\
    );
\g0_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CF8FE3C043DFC3C"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g0_b6__2_n_0\
    );
\g0_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CF8FE3C043DFC3C"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g0_b6__3_n_0\
    );
\g0_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CF8FE3C043DFC3C"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g0_b6__4_n_0\
    );
\g0_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CF8FE3C043DFC3C"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g0_b6__5_n_0\
    );
\g0_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CF8FE3C043DFC3C"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g0_b6__6_n_0\
    );
\g0_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g0_b6__7_n_0\
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30701C3FBC203C3"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g0_b7_n_0
    );
\g0_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30701C3FBC203C3"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g0_b7__0_n_0\
    );
\g0_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30701C3FBC203C3"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g0_b7__1_n_0\
    );
\g0_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30701C3FBC203C3"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g0_b7__2_n_0\
    );
\g0_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30701C3FBC203C3"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g0_b7__3_n_0\
    );
\g0_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30701C3FBC203C3"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g0_b7__4_n_0\
    );
\g0_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30701C3FBC203C3"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g0_b7__5_n_0\
    );
\g0_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30701C3FBC203C3"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g0_b7__6_n_0\
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC07783DF319FD9D"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g0_b8_n_0
    );
\g0_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC07783DF319FD9D"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__0\(5),
      O => \g0_b8__0_n_0\
    );
\g0_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC07783DF319FD9D"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g0_b8__1_n_0\
    );
\g0_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC07783DF319FD9D"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g0_b8__2_n_0\
    );
\g0_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC07783DF319FD9D"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g0_b8__3_n_0\
    );
\g0_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC07783DF319FD9D"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g0_b8__4_n_0\
    );
\g0_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC07783DF319FD9D"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g0_b8__5_n_0\
    );
\g0_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC07783DF319FD9D"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g0_b8__6_n_0\
    );
\g0_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0DCF00163C086BF"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g0_b8__7_n_0\
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FF87C3FFE603E3"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g0_b9_n_0
    );
\g0_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FF87C3FFE603E3"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g0_b9__0_n_0\
    );
\g0_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FF87C3FFE603E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g0_b9__1_n_0\
    );
\g0_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FF87C3FFE603E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g0_b9__2_n_0\
    );
\g0_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FF87C3FFE603E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g0_b9__3_n_0\
    );
\g0_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FF87C3FFE603E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g0_b9__4_n_0\
    );
\g0_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FF87C3FFE603E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g0_b9__5_n_0\
    );
\g0_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FF87C3FFE603E3"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g0_b9__6_n_0\
    );
\g0_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"401CFC01FFFFFF7F"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g0_b9__7_n_0\
    );
g10_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41002104F0808528"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g10_b0_n_0
    );
\g10_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41002104F0808528"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g10_b0__0_n_0\
    );
\g10_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41002104F0808528"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g10_b0__1_n_0\
    );
\g10_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41002104F0808528"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g10_b0__2_n_0\
    );
\g10_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41002104F0808528"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g10_b0__3_n_0\
    );
\g10_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41002104F0808528"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g10_b0__4_n_0\
    );
\g10_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41002104F0808528"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g10_b0__5_n_0\
    );
\g10_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41002104F0808528"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g10_b0__6_n_0\
    );
\g10_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"417CFFC551C7F6D5"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g10_b0__7_n_0\
    );
g10_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFBCFFFFBDF"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g10_b1_n_0
    );
g10_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFEFD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      O => g10_b10_n_0
    );
\g10_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFBCFFFFBDF"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g10_b1__0_n_0\
    );
\g10_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFBCFFFFBDF"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g10_b1__1_n_0\
    );
\g10_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFBCFFFFBDF"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g10_b1__2_n_0\
    );
\g10_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFBCFFFFBDF"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g10_b1__3_n_0\
    );
\g10_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFBCFFFFBDF"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g10_b1__4_n_0\
    );
\g10_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFBCFFFFBDF"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g10_b1__5_n_0\
    );
\g10_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFBCFFFFBDF"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g10_b1__6_n_0\
    );
\g10_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE830039BE380829"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g10_b1__7_n_0\
    );
g10_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE109360F0528"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g10_b4_n_0
    );
\g10_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE109360F0528"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g10_b4__0_n_0\
    );
\g10_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE109360F0528"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g10_b4__1_n_0\
    );
\g10_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE109360F0528"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g10_b4__2_n_0\
    );
\g10_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE109360F0528"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g10_b4__3_n_0\
    );
\g10_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE109360F0528"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g10_b4__4_n_0\
    );
\g10_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE109360F0528"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g10_b4__5_n_0\
    );
\g10_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE109360F0528"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g10_b4__6_n_0\
    );
\g10_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE83BD56EF7FF57E"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g10_b4__7_n_0\
    );
g10_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFED4AFFFF6FC"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g10_b5_n_0
    );
g10_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE000360F0420"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g10_b6_n_0
    );
\g10_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE000360F0420"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g10_b6__0_n_0\
    );
\g10_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE000360F0420"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g10_b6__1_n_0\
    );
\g10_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE000360F0420"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g10_b6__2_n_0\
    );
\g10_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE000360F0420"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g10_b6__3_n_0\
    );
\g10_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE000360F0420"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g10_b6__4_n_0\
    );
\g10_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE000360F0420"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g10_b6__5_n_0\
    );
\g10_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3BE000360F0420"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g10_b6__6_n_0\
    );
\g10_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002910000801"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g10_b6__7_n_0\
    );
g10_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1C41FFFC9F0FBDF"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g10_b7_n_0
    );
\g10_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1C41FFFC9F0FBDF"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g10_b7__0_n_0\
    );
\g10_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1C41FFFC9F0FBDF"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g10_b7__1_n_0\
    );
\g10_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1C41FFFC9F0FBDF"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g10_b7__2_n_0\
    );
\g10_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1C41FFFC9F0FBDF"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g10_b7__3_n_0\
    );
\g10_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1C41FFFC9F0FBDF"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g10_b7__4_n_0\
    );
\g10_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1C41FFFC9F0FBDF"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g10_b7__5_n_0\
    );
\g10_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1C41FFFC9F0FBDF"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g10_b7__6_n_0\
    );
g10_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180638BD084018E"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g10_b8_n_0
    );
\g10_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180638BD084018E"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g10_b8__0_n_0\
    );
\g10_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180638BD084018E"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g10_b8__1_n_0\
    );
\g10_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180638BD084018E"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g10_b8__2_n_0\
    );
\g10_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180638BD084018E"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g10_b8__3_n_0\
    );
\g10_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180638BD084018E"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g10_b8__4_n_0\
    );
\g10_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180638BD084018E"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g10_b8__5_n_0\
    );
\g10_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180638BD084018E"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g10_b8__6_n_0\
    );
\g10_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6283B442DDC7E8E2"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g10_b8__7_n_0\
    );
g10_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFEFFBFFFF"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g10_b9_n_0
    );
\g10_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFEFFBFFFF"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g10_b9__0_n_0\
    );
\g10_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFEFFBFFFF"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g10_b9__1_n_0\
    );
\g10_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFEFFBFFFF"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g10_b9__2_n_0\
    );
\g10_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFEFFBFFFF"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g10_b9__3_n_0\
    );
\g10_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFEFFBFFFF"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g10_b9__4_n_0\
    );
\g10_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFEFFBFFFF"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g10_b9__5_n_0\
    );
\g10_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFEFFBFFFF"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g10_b9__6_n_0\
    );
\g10_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C00093B7E381D3B"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g10_b9__7_n_0\
    );
g11_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5672060405302004"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g11_b0_n_0
    );
\g11_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5672060405302004"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g11_b0__0_n_0\
    );
\g11_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5672060405302004"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g11_b0__1_n_0\
    );
\g11_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5672060405302004"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g11_b0__2_n_0\
    );
\g11_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5672060405302004"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g11_b0__3_n_0\
    );
\g11_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5672060405302004"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g11_b0__4_n_0\
    );
\g11_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5672060405302004"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g11_b0__5_n_0\
    );
\g11_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5672060405302004"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g11_b0__6_n_0\
    );
\g11_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FFF62B39DFDF99"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g11_b0__7_n_0\
    );
g11_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B98DF9FBFBCFDFFB"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g11_b1_n_0
    );
g11_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000001BE01BC39"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g11_b10_n_0
    );
\g11_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B98DF9FBFBCFDFFB"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g11_b1__0_n_0\
    );
\g11_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B98DF9FBFBCFDFFB"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g11_b1__1_n_0\
    );
\g11_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B98DF9FBFBCFDFFB"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g11_b1__2_n_0\
    );
\g11_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B98DF9FBFBCFDFFB"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g11_b1__3_n_0\
    );
\g11_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B98DF9FBFBCFDFFB"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g11_b1__4_n_0\
    );
\g11_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B98DF9FBFBCFDFFB"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g11_b1__5_n_0\
    );
\g11_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B98DF9FBFBCFDFFB"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g11_b1__6_n_0\
    );
\g11_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000010186002061"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g11_b1__7_n_0\
    );
g11_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE7B04FDCE3BE144"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g11_b4_n_0
    );
\g11_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE7B04FDCE3BE144"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g11_b4__0_n_0\
    );
\g11_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE7B04FDCE3BE144"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g11_b4__1_n_0\
    );
\g11_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE7B04FDCE3BE144"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g11_b4__2_n_0\
    );
\g11_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE7B04FDCE3BE144"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g11_b4__3_n_0\
    );
\g11_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE7B04FDCE3BE144"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g11_b4__4_n_0\
    );
\g11_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE7B04FDCE3BE144"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g11_b4__5_n_0\
    );
\g11_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE7B04FDCE3BE144"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g11_b4__6_n_0\
    );
\g11_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B7EF1FFC4E00127"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g11_b4__7_n_0\
    );
g11_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04810E01BF1FFEF9"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g11_b5_n_0
    );
g11_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7B04FDCE3BE044"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g11_b6_n_0
    );
\g11_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7B04FDCE3BE044"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g11_b6__0_n_0\
    );
\g11_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7B04FDCE3BE044"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g11_b6__1_n_0\
    );
\g11_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7B04FDCE3BE044"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g11_b6__2_n_0\
    );
\g11_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7B04FDCE3BE044"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g11_b6__3_n_0\
    );
\g11_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7B04FDCE3BE044"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g11_b6__4_n_0\
    );
\g11_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7B04FDCE3BE044"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g11_b6__5_n_0\
    );
\g11_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7B04FDCE3BE044"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g11_b6__6_n_0\
    );
\g11_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g11_b6__7_n_0\
    );
g11_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1184FB0231C41FBB"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g11_b7_n_0
    );
\g11_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1184FB0231C41FBB"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g11_b7__0_n_0\
    );
\g11_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1184FB0231C41FBB"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g11_b7__1_n_0\
    );
\g11_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1184FB0231C41FBB"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g11_b7__2_n_0\
    );
\g11_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1184FB0231C41FBB"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g11_b7__3_n_0\
    );
\g11_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1184FB0231C41FBB"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g11_b7__4_n_0\
    );
\g11_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1184FB0231C41FBB"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g11_b7__5_n_0\
    );
\g11_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1184FB0231C41FBB"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g11_b7__6_n_0\
    );
g11_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D63310CC05932B05"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g11_b8_n_0
    );
\g11_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D63310CC05932B05"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g11_b8__0_n_0\
    );
\g11_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D63310CC05932B05"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g11_b8__1_n_0\
    );
\g11_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D63310CC05932B05"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g11_b8__2_n_0\
    );
\g11_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D63310CC05932B05"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g11_b8__3_n_0\
    );
\g11_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D63310CC05932B05"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g11_b8__4_n_0\
    );
\g11_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D63310CC05932B05"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g11_b8__5_n_0\
    );
\g11_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D63310CC05932B05"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g11_b8__6_n_0\
    );
\g11_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75018E9AC51E42C1"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g11_b8__7_n_0\
    );
g11_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39CCFF33FBECDFFB"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g11_b9_n_0
    );
\g11_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39CCFF33FBECDFFB"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g11_b9__0_n_0\
    );
\g11_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39CCFF33FBECDFFB"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g11_b9__1_n_0\
    );
\g11_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39CCFF33FBECDFFB"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g11_b9__2_n_0\
    );
\g11_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39CCFF33FBECDFFB"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g11_b9__3_n_0\
    );
\g11_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39CCFF33FBECDFFB"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g11_b9__4_n_0\
    );
\g11_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39CCFF33FBECDFFB"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g11_b9__5_n_0\
    );
\g11_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39CCFF33FBECDFFB"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g11_b9__6_n_0\
    );
\g11_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F41FE43C6"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g11_b9__7_n_0\
    );
g12_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500F406015064661"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g12_b0_n_0
    );
\g12_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500F406015064661"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g12_b0__0_n_0\
    );
\g12_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500F406015064661"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g12_b0__1_n_0\
    );
\g12_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500F406015064661"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g12_b0__2_n_0\
    );
\g12_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500F406015064661"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g12_b0__3_n_0\
    );
\g12_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500F406015064661"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g12_b0__4_n_0\
    );
\g12_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500F406015064661"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g12_b0__5_n_0\
    );
\g12_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500F406015064661"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g12_b0__6_n_0\
    );
\g12_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B21E80CF9FA8E2"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g12_b0__7_n_0\
    );
g12_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF1FF9FFAF9F99E"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g12_b1_n_0
    );
g12_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9EFFFFFD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      O => g12_b10_n_0
    );
\g12_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF1FF9FFAF9F99E"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g12_b1__0_n_0\
    );
\g12_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF1FF9FFAF9F99E"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g12_b1__1_n_0\
    );
\g12_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF1FF9FFAF9F99E"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g12_b1__2_n_0\
    );
\g12_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF1FF9FFAF9F99E"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g12_b1__3_n_0\
    );
\g12_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF1FF9FFAF9F99E"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g12_b1__4_n_0\
    );
\g12_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF1FF9FFAF9F99E"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g12_b1__5_n_0\
    );
\g12_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF1FF9FFAF9F99E"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g12_b1__6_n_0\
    );
\g12_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"984FE17D90605F1D"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g12_b1__7_n_0\
    );
g12_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CAC0E7A7E7CFED"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g12_b4_n_0
    );
\g12_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CAC0E7A7E7CFED"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g12_b4__0_n_0\
    );
\g12_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CAC0E7A7E7CFED"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g12_b4__1_n_0\
    );
\g12_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CAC0E7A7E7CFED"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g12_b4__2_n_0\
    );
\g12_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CAC0E7A7E7CFED"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g12_b4__3_n_0\
    );
\g12_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CAC0E7A7E7CFED"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g12_b4__4_n_0\
    );
\g12_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CAC0E7A7E7CFED"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g12_b4__5_n_0\
    );
\g12_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CAC0E7A7E7CFED"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g12_b4__6_n_0\
    );
\g12_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADF91EEF2862739C"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g12_b4__7_n_0\
    );
g12_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEF91EED5FFFF3FE"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g12_b5_n_0
    );
g12_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5CE00E7E7E70FED"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g12_b6_n_0
    );
\g12_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5CE00E7E7E70FED"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g12_b6__0_n_0\
    );
\g12_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5CE00E7E7E70FED"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g12_b6__1_n_0\
    );
\g12_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5CE00E7E7E70FED"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g12_b6__2_n_0\
    );
\g12_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5CE00E7E7E70FED"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g12_b6__3_n_0\
    );
\g12_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5CE00E7E7E70FED"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g12_b6__4_n_0\
    );
\g12_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5CE00E7E7E70FED"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g12_b6__5_n_0\
    );
\g12_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5CE00E7E7E70FED"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g12_b6__6_n_0\
    );
\g12_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006E11080000C01"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g12_b6__7_n_0\
    );
g12_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A31FF181818F012"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g12_b7_n_0
    );
\g12_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A31FF181818F012"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g12_b7__0_n_0\
    );
\g12_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A31FF181818F012"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g12_b7__1_n_0\
    );
\g12_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A31FF181818F012"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g12_b7__2_n_0\
    );
\g12_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A31FF181818F012"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g12_b7__3_n_0\
    );
\g12_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A31FF181818F012"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g12_b7__4_n_0\
    );
\g12_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A31FF181818F012"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g12_b7__5_n_0\
    );
\g12_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A31FF181818F012"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g12_b7__6_n_0\
    );
g12_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D886C060F546F661"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g12_b8_n_0
    );
\g12_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D886C060F546F661"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g12_b8__0_n_0\
    );
\g12_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D886C060F546F661"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g12_b8__1_n_0\
    );
\g12_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D886C060F546F661"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g12_b8__2_n_0\
    );
\g12_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D886C060F546F661"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g12_b8__3_n_0\
    );
\g12_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D886C060F546F661"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g12_b8__4_n_0\
    );
\g12_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D886C060F546F661"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g12_b8__5_n_0\
    );
\g12_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D886C060F546F661"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g12_b8__6_n_0\
    );
\g12_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C46E9164C60F4AA"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g12_b8__7_n_0\
    );
g12_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F79FF9F1AB9F99E"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g12_b9_n_0
    );
\g12_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F79FF9F1AB9F99E"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g12_b9__0_n_0\
    );
\g12_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F79FF9F1AB9F99E"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g12_b9__1_n_0\
    );
\g12_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F79FF9F1AB9F99E"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g12_b9__2_n_0\
    );
\g12_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F79FF9F1AB9F99E"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g12_b9__3_n_0\
    );
\g12_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F79FF9F1AB9F99E"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g12_b9__4_n_0\
    );
\g12_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F79FF9F1AB9F99E"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g12_b9__5_n_0\
    );
\g12_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F79FF9F1AB9F99E"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g12_b9__6_n_0\
    );
\g12_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FFFFFBE1000F13"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g12_b9__7_n_0\
    );
g13_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A103E0042118"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g13_b0_n_0
    );
\g13_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A103E0042118"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g13_b0__0_n_0\
    );
\g13_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A103E0042118"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g13_b0__1_n_0\
    );
\g13_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A103E0042118"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g13_b0__2_n_0\
    );
\g13_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A103E0042118"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g13_b0__3_n_0\
    );
\g13_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A103E0042118"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g13_b0__4_n_0\
    );
\g13_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A103E0042118"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g13_b0__5_n_0\
    );
\g13_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A103E0042118"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g13_b0__6_n_0\
    );
\g13_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE6C2096FC4728C"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g13_b0__7_n_0\
    );
g13_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF5EFC1FFBDEFF"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g13_b1_n_0
    );
g13_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9EFFFFFDFEBC02FD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g13_b10_n_0
    );
g13_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000043FD00"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_49,
      O => g13_b11_n_0
    );
\g13_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF5EFC1FFBDEFF"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g13_b1__0_n_0\
    );
\g13_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF5EFC1FFBDEFF"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g13_b1__1_n_0\
    );
\g13_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF5EFC1FFBDEFF"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g13_b1__2_n_0\
    );
\g13_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF5EFC1FFBDEFF"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g13_b1__3_n_0\
    );
\g13_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF5EFC1FFBDEFF"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g13_b1__4_n_0\
    );
\g13_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF5EFC1FFBDEFF"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g13_b1__5_n_0\
    );
\g13_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBFF5EFC1FFBDEFF"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g13_b1__6_n_0\
    );
\g13_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90793DF5907BFD71"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g13_b1__7_n_0\
    );
g13_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBFBFFCA0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g13_b4_n_0
    );
\g13_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBFBFFCA0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g13_b4__0_n_0\
    );
\g13_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBFBFFCA0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g13_b4__1_n_0\
    );
\g13_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBFBFFCA0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g13_b4__2_n_0\
    );
\g13_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBFBFFCA0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g13_b4__3_n_0\
    );
\g13_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBFBFFCA0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g13_b4__4_n_0\
    );
\g13_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBFBFFCA0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g13_b4__5_n_0\
    );
\g13_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBFBFFCA0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g13_b4__6_n_0\
    );
\g13_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D87F2E79C8462A7"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g13_b4__7_n_0\
    );
g13_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE87F2EDFF8402AD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g13_b5_n_0
    );
g13_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFFFE0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g13_b6_n_0
    );
\g13_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFFFE0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g13_b6__0_n_0\
    );
\g13_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFFFE0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g13_b6__1_n_0\
    );
\g13_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFFFE0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g13_b6__2_n_0\
    );
\g13_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFFFE0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g13_b6__3_n_0\
    );
\g13_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFFFE0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g13_b6__4_n_0\
    );
\g13_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFFFE0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g13_b6__5_n_0\
    );
\g13_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFFFE0CF3BE7"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g13_b6__6_n_0\
    );
\g13_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00780D10007BFD50"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g13_b6__7_n_0\
    );
g13_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004040001F30C418"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g13_b7_n_0
    );
\g13_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004040001F30C418"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g13_b7__0_n_0\
    );
\g13_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004040001F30C418"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g13_b7__1_n_0\
    );
\g13_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004040001F30C418"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g13_b7__2_n_0\
    );
\g13_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004040001F30C418"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g13_b7__3_n_0\
    );
\g13_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004040001F30C418"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g13_b7__4_n_0\
    );
\g13_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004040001F30C418"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g13_b7__5_n_0\
    );
\g13_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004040001F30C418"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g13_b7__6_n_0\
    );
g13_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67193B97E0064147"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g13_b8_n_0
    );
\g13_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67193B97E0064147"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g13_b8__0_n_0\
    );
\g13_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67193B97E0064147"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g13_b8__1_n_0\
    );
\g13_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67193B97E0064147"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g13_b8__2_n_0\
    );
\g13_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67193B97E0064147"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g13_b8__3_n_0\
    );
\g13_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67193B97E0064147"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g13_b8__4_n_0\
    );
\g13_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67193B97E0064147"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g13_b8__5_n_0\
    );
\g13_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67193B97E0064147"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g13_b8__6_n_0\
    );
\g13_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A793D221E3C221F"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g13_b8__7_n_0\
    );
g13_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E6C4681FF9FEB8"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g13_b9_n_0
    );
\g13_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E6C4681FF9FEB8"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g13_b9__0_n_0\
    );
\g13_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E6C4681FF9FEB8"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g13_b9__1_n_0\
    );
\g13_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E6C4681FF9FEB8"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g13_b9__2_n_0\
    );
\g13_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E6C4681FF9FEB8"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g13_b9__3_n_0\
    );
\g13_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E6C4681FF9FEB8"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g13_b9__4_n_0\
    );
\g13_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E6C4681FF9FEB8"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g13_b9__5_n_0\
    );
\g13_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E6C4681FF9FEB8"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g13_b9__6_n_0\
    );
\g13_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5FFFFD381BC02F3"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g13_b9__7_n_0\
    );
g14_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08A2190A1184090"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g14_b0_n_0
    );
\g14_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08A2190A1184090"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g14_b0__0_n_0\
    );
\g14_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08A2190A1184090"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g14_b0__1_n_0\
    );
\g14_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08A2190A1184090"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g14_b0__2_n_0\
    );
\g14_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08A2190A1184090"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g14_b0__3_n_0\
    );
\g14_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08A2190A1184090"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g14_b0__4_n_0\
    );
\g14_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08A2190A1184090"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g14_b0__5_n_0\
    );
\g14_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08A2190A1184090"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g14_b0__6_n_0\
    );
\g14_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33AF81EC2B83D4E9"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g14_b0__7_n_0\
    );
g14_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF77DF6FDEE7FF6F"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g14_b1_n_0
    );
g14_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFFD9EFFFFFD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g14_b10_n_0
    );
\g14_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF77DF6FDEE7FF6F"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g14_b1__0_n_0\
    );
\g14_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF77DF6FDEE7FF6F"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g14_b1__1_n_0\
    );
\g14_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF77DF6FDEE7FF6F"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g14_b1__2_n_0\
    );
\g14_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF77DF6FDEE7FF6F"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g14_b1__3_n_0\
    );
\g14_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF77DF6FDEE7FF6F"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g14_b1__4_n_0\
    );
\g14_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF77DF6FDEE7FF6F"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g14_b1__5_n_0\
    );
\g14_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF77DF6FDEE7FF6F"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g14_b1__6_n_0\
    );
\g14_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E407F11967C2915"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g14_b1__7_n_0\
    );
g14_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFC3CA640A43CE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g14_b4_n_0
    );
\g14_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFC3CA640A43CE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g14_b4__0_n_0\
    );
\g14_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFC3CA640A43CE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g14_b4__1_n_0\
    );
\g14_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFC3CA640A43CE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g14_b4__2_n_0\
    );
\g14_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFC3CA640A43CE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g14_b4__3_n_0\
    );
\g14_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFC3CA640A43CE7"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g14_b4__4_n_0\
    );
\g14_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFC3CA640A43CE7"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g14_b4__5_n_0\
    );
\g14_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFC3CA640A43CE7"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g14_b4__6_n_0\
    );
\g14_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88E7C2DED892F533"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g14_b4__7_n_0\
    );
g14_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9FFC2FCB993F7DD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g14_b5_n_0
    );
g14_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC3CBE7FBC3CFF"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g14_b6_n_0
    );
\g14_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC3CBE7FBC3CFF"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g14_b6__0_n_0\
    );
\g14_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC3CBE7FBC3CFF"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g14_b6__1_n_0\
    );
\g14_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC3CBE7FBC3CFF"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g14_b6__2_n_0\
    );
\g14_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC3CBE7FBC3CFF"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g14_b6__3_n_0\
    );
\g14_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC3CBE7FBC3CFF"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g14_b6__4_n_0\
    );
\g14_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC3CBE7FBC3CFF"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g14_b6__5_n_0\
    );
\g14_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC3CBE7FBC3CFF"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g14_b6__6_n_0\
    );
\g14_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16003D01066C0800"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g14_b6__7_n_0\
    );
g14_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003C3418043C300"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g14_b7_n_0
    );
\g14_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003C3418043C300"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g14_b7__0_n_0\
    );
\g14_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003C3418043C300"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g14_b7__1_n_0\
    );
\g14_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003C3418043C300"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g14_b7__2_n_0\
    );
\g14_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003C3418043C300"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g14_b7__3_n_0\
    );
\g14_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003C3418043C300"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g14_b7__4_n_0\
    );
\g14_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003C3418043C300"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g14_b7__5_n_0\
    );
\g14_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003C3418043C300"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g14_b7__6_n_0\
    );
g14_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC98383CBF1878BD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g14_b8_n_0
    );
\g14_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC98383CBF1878BD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g14_b8__0_n_0\
    );
\g14_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC98383CBF1878BD"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g14_b8__1_n_0\
    );
\g14_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC98383CBF1878BD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g14_b8__2_n_0\
    );
\g14_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC98383CBF1878BD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g14_b8__3_n_0\
    );
\g14_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC98383CBF1878BD"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g14_b8__4_n_0\
    );
\g14_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC98383CBF1878BD"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g14_b8__5_n_0\
    );
\g14_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC98383CBF1878BD"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g14_b8__6_n_0\
    );
\g14_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4798FD6B774D4582"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g14_b8__7_n_0\
    );
g14_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C367C7C3C0E7C742"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g14_b9_n_0
    );
\g14_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C367C7C3C0E7C742"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g14_b9__0_n_0\
    );
\g14_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C367C7C3C0E7C742"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g14_b9__1_n_0\
    );
\g14_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C367C7C3C0E7C742"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g14_b9__2_n_0\
    );
\g14_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C367C7C3C0E7C742"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g14_b9__3_n_0\
    );
\g14_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C367C7C3C0E7C742"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g14_b9__4_n_0\
    );
\g14_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C367C7C3C0E7C742"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g14_b9__5_n_0\
    );
\g14_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C367C7C3C0E7C742"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g14_b9__6_n_0\
    );
\g14_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF67FF93EFFEB813"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g14_b9__7_n_0\
    );
g15_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99040E6E0080220D"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g15_b0_n_0
    );
\g15_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99040E6E0080220D"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g15_b0__0_n_0\
    );
\g15_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99040E6E0080220D"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g15_b0__1_n_0\
    );
\g15_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99040E6E0080220D"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g15_b0__2_n_0\
    );
\g15_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99040E6E0080220D"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g15_b0__3_n_0\
    );
\g15_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99040E6E0080220D"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g15_b0__4_n_0\
    );
\g15_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99040E6E0080220D"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g15_b0__5_n_0\
    );
\g15_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99040E6E0080220D"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g15_b0__6_n_0\
    );
\g15_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50FF7F2A7F5AE106"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g15_b0__7_n_0\
    );
g15_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFBF1F1FF7FDDF3"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g15_b1_n_0
    );
g15_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E0000219E7F1FFD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g15_b10_n_0
    );
g15_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_49,
      O => g15_b11_n_0
    );
\g15_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFBF1F1FF7FDDF3"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g15_b1__0_n_0\
    );
\g15_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFBF1F1FF7FDDF3"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g15_b1__1_n_0\
    );
\g15_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFBF1F1FF7FDDF3"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g15_b1__2_n_0\
    );
\g15_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFBF1F1FF7FDDF3"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g15_b1__3_n_0\
    );
\g15_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFBF1F1FF7FDDF3"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g15_b1__4_n_0\
    );
\g15_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFBF1F1FF7FDDF3"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g15_b1__5_n_0\
    );
\g15_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFBF1F1FF7FDDF3"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g15_b1__6_n_0\
    );
\g15_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000019E26FFF9"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g15_b1__7_n_0\
    );
g15_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g15_b2_n_0
    );
g15_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83EF15380FFDF33"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g15_b4_n_0
    );
\g15_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83EF15380FFDF33"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g15_b4__0_n_0\
    );
\g15_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83EF15380FFDF33"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g15_b4__1_n_0\
    );
\g15_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83EF15380FFDF33"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g15_b4__2_n_0\
    );
\g15_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83EF15380FFDF33"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g15_b4__3_n_0\
    );
\g15_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83EF15380FFDF33"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g15_b4__4_n_0\
    );
\g15_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83EF15380FFDF33"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g15_b4__5_n_0\
    );
\g15_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83EF15380FFDF33"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g15_b4__6_n_0\
    );
\g15_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFEF865780255D05"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g15_b4__7_n_0\
    );
g15_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D01079A9E1FC1F07"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g15_b5_n_0
    );
g15_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003EFF1E00FFFF3E"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g15_b6_n_0
    );
\g15_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003EFF1E00FFFF3E"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g15_b6__0_n_0\
    );
\g15_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003EFF1E00FFFF3E"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g15_b6__1_n_0\
    );
\g15_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003EFF1E00FFFF3E"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g15_b6__2_n_0\
    );
\g15_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003EFF1E00FFFF3E"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g15_b6__3_n_0\
    );
\g15_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003EFF1E00FFFF3E"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g15_b6__4_n_0\
    );
\g15_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003EFF1E00FFFF3E"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g15_b6__5_n_0\
    );
\g15_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003EFF1E00FFFF3E"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g15_b6__6_n_0\
    );
\g15_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E03E0F8"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g15_b6__7_n_0\
    );
g15_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC100E1FF0000C1"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g15_b7_n_0
    );
\g15_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC100E1FF0000C1"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g15_b7__0_n_0\
    );
\g15_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC100E1FF0000C1"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g15_b7__1_n_0\
    );
\g15_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC100E1FF0000C1"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g15_b7__2_n_0\
    );
\g15_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC100E1FF0000C1"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g15_b7__3_n_0\
    );
\g15_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC100E1FF0000C1"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g15_b7__4_n_0\
    );
\g15_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC100E1FF0000C1"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g15_b7__5_n_0\
    );
\g15_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC100E1FF0000C1"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g15_b7__6_n_0\
    );
g15_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8BCBEE9C0F8FEDD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g15_b8_n_0
    );
\g15_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8BCBEE9C0F8FEDD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g15_b8__0_n_0\
    );
\g15_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8BCBEE9C0F8FEDD"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g15_b8__1_n_0\
    );
\g15_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8BCBEE9C0F8FEDD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g15_b8__2_n_0\
    );
\g15_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8BCBEE9C0F8FEDD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g15_b8__3_n_0\
    );
\g15_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8BCBEE9C0F8FEDD"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g15_b8__4_n_0\
    );
\g15_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8BCBEE9C0F8FEDD"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g15_b8__5_n_0\
    );
\g15_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8BCBEE9C0F8FEDD"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g15_b8__6_n_0\
    );
\g15_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"901FF8D96FA51292"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g15_b8__7_n_0\
    );
g15_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC341F3FF0701E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g15_b9_n_0
    );
\g15_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC341F3FF0701E3"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g15_b9__0_n_0\
    );
\g15_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC341F3FF0701E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g15_b9__1_n_0\
    );
\g15_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC341F3FF0701E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g15_b9__2_n_0\
    );
\g15_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC341F3FF0701E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g15_b9__3_n_0\
    );
\g15_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC341F3FF0701E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g15_b9__4_n_0\
    );
\g15_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC341F3FF0701E3"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g15_b9__5_n_0\
    );
\g15_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC341F3FF0701E3"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g15_b9__6_n_0\
    );
\g15_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71FFFFDEFF831DFB"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g15_b9__7_n_0\
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"847C01C1B02303C4"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g1_b0_n_0
    );
\g1_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"847C01C1B02303C4"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g1_b0__0_n_0\
    );
\g1_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"847C01C1B02303C4"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g1_b0__1_n_0\
    );
\g1_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"847C01C1B02303C4"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g1_b0__2_n_0\
    );
\g1_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"847C01C1B02303C4"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g1_b0__3_n_0\
    );
\g1_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"847C01C1B02303C4"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g1_b0__4_n_0\
    );
\g1_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"847C01C1B02303C4"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g1_b0__5_n_0\
    );
\g1_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"847C01C1B02303C4"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g1_b0__6_n_0\
    );
\g1_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF13C80399304D05"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g1_b0__7_n_0\
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB83FE3FCFDFFC3B"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g1_b1_n_0
    );
g1_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF37DBFFFF3F9"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g1_b10_n_0
    );
g1_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_49,
      O => g1_b11_n_0
    );
\g1_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB83FE3FCFDFFC3B"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g1_b1__0_n_0\
    );
\g1_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB83FE3FCFDFFC3B"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g1_b1__1_n_0\
    );
\g1_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB83FE3FCFDFFC3B"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g1_b1__2_n_0\
    );
\g1_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB83FE3FCFDFFC3B"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g1_b1__3_n_0\
    );
\g1_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB83FE3FCFDFFC3B"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g1_b1__4_n_0\
    );
\g1_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB83FE3FCFDFFC3B"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g1_b1__5_n_0\
    );
\g1_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB83FE3FCFDFFC3B"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g1_b1__6_n_0\
    );
\g1_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0EC33FD26CFB3F9"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g1_b1__7_n_0\
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BC1C21243FB17C5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g1_b4_n_0
    );
\g1_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BC1C21243FB17C5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g1_b4__0_n_0\
    );
\g1_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BC1C21243FB17C5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g1_b4__1_n_0\
    );
\g1_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BC1C21243FB17C5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g1_b4__2_n_0\
    );
\g1_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BC1C21243FB17C5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g1_b4__3_n_0\
    );
\g1_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BC1C21243FB17C5"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g1_b4__4_n_0\
    );
\g1_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BC1C21243FB17C5"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g1_b4__5_n_0\
    );
\g1_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BC1C21243FB17C5"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g1_b4__6_n_0\
    );
\g1_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BFFE67DFFFF3272"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g1_b4__7_n_0\
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BFFEA7FBFFFFE7C"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g1_b5_n_0
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC03FE7FF817FC"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g1_b6_n_0
    );
\g1_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC03FE7FF817FC"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g1_b6__0_n_0\
    );
\g1_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC03FE7FF817FC"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g1_b6__1_n_0\
    );
\g1_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC03FE7FF817FC"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g1_b6__2_n_0\
    );
\g1_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC03FE7FF817FC"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g1_b6__3_n_0\
    );
\g1_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC03FE7FF817FC"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g1_b6__4_n_0\
    );
\g1_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC03FE7FF817FC"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g1_b6__5_n_0\
    );
\g1_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC03FE7FF817FC"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g1_b6__6_n_0\
    );
\g1_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400118000000181"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g1_b6__7_n_0\
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003FC018007E803"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g1_b7_n_0
    );
\g1_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003FC018007E803"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g1_b7__0_n_0\
    );
\g1_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003FC018007E803"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g1_b7__1_n_0\
    );
\g1_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003FC018007E803"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g1_b7__2_n_0\
    );
\g1_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003FC018007E803"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g1_b7__3_n_0\
    );
\g1_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003FC018007E803"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g1_b7__4_n_0\
    );
\g1_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003FC018007E803"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g1_b7__5_n_0\
    );
\g1_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003FC018007E803"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g1_b7__6_n_0\
    );
g1_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C7DFBFDBD7383FD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g1_b8_n_0
    );
\g1_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C7DFBFDBD7383FD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__0\(5),
      O => \g1_b8__0_n_0\
    );
\g1_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C7DFBFDBD7383FD"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g1_b8__1_n_0\
    );
\g1_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C7DFBFDBD7383FD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g1_b8__2_n_0\
    );
\g1_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C7DFBFDBD7383FD"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g1_b8__3_n_0\
    );
\g1_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C7DFBFDBD7383FD"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g1_b8__4_n_0\
    );
\g1_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C7DFBFDBD7383FD"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g1_b8__5_n_0\
    );
\g1_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C7DFBFDBD7383FD"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g1_b8__6_n_0\
    );
\g1_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"243FAD4A7B3F3ABF"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g1_b8__7_n_0\
    );
g1_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C383FC03C28FFC03"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g1_b9_n_0
    );
\g1_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C383FC03C28FFC03"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g1_b9__0_n_0\
    );
\g1_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C383FC03C28FFC03"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g1_b9__1_n_0\
    );
\g1_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C383FC03C28FFC03"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g1_b9__2_n_0\
    );
\g1_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C383FC03C28FFC03"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g1_b9__3_n_0\
    );
\g1_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C383FC03C28FFC03"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g1_b9__4_n_0\
    );
\g1_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C383FC03C28FFC03"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g1_b9__5_n_0\
    );
\g1_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C383FC03C28FFC03"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g1_b9__6_n_0\
    );
\g1_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFC07F7344C00DC7"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g1_b9__7_n_0\
    );
g2_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60180204002C0004"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g2_b0_n_0
    );
\g2_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60180204002C0004"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g2_b0__0_n_0\
    );
\g2_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60180204002C0004"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g2_b0__1_n_0\
    );
\g2_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60180204002C0004"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g2_b0__2_n_0\
    );
\g2_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60180204002C0004"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g2_b0__3_n_0\
    );
\g2_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60180204002C0004"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g2_b0__4_n_0\
    );
\g2_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60180204002C0004"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g2_b0__5_n_0\
    );
\g2_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60180204002C0004"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g2_b0__6_n_0\
    );
\g2_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B00138B3FC0205"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g2_b0__7_n_0\
    );
g2_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFFFBFFD3FFFB"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g2_b1_n_0
    );
g2_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80160DCBFF1A1D"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g2_b10_n_0
    );
g2_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FE1F03400E1E0"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_49,
      O => g2_b11_n_0
    );
\g2_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFFFBFFD3FFFB"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g2_b1__0_n_0\
    );
\g2_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFFFBFFD3FFFB"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g2_b1__1_n_0\
    );
\g2_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFFFBFFD3FFFB"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g2_b1__2_n_0\
    );
\g2_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFFFBFFD3FFFB"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g2_b1__3_n_0\
    );
\g2_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFFFBFFD3FFFB"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g2_b1__4_n_0\
    );
\g2_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFFFBFFD3FFFB"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g2_b1__5_n_0\
    );
\g2_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFFFBFFD3FFFB"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g2_b1__6_n_0\
    );
\g2_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF7FF3F1BC03F1F9"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g2_b1__7_n_0\
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E014E391F4FC0073"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g2_b4_n_0
    );
\g2_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E014E391F4FC0073"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g2_b4__0_n_0\
    );
\g2_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E014E391F4FC0073"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g2_b4__1_n_0\
    );
\g2_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E014E391F4FC0073"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g2_b4__2_n_0\
    );
\g2_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E014E391F4FC0073"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g2_b4__3_n_0\
    );
\g2_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E014E391F4FC0073"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g2_b4__4_n_0\
    );
\g2_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E014E391F4FC0073"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g2_b4__5_n_0\
    );
\g2_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E014E391F4FC0073"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g2_b4__6_n_0\
    );
\g2_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2B89DEBC3F806B8"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g2_b4__7_n_0\
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280100D83F80A3E"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g2_b5_n_0
    );
g2_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E004E01FF4FC007F"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g2_b6_n_0
    );
\g2_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E004E01FF4FC007F"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g2_b6__0_n_0\
    );
\g2_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E004E01FF4FC007F"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g2_b6__1_n_0\
    );
\g2_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E004E01FF4FC007F"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g2_b6__2_n_0\
    );
\g2_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E004E01FF4FC007F"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g2_b6__3_n_0\
    );
\g2_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E004E01FF4FC007F"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g2_b6__4_n_0\
    );
\g2_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E004E01FF4FC007F"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g2_b6__5_n_0\
    );
\g2_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E004E01FF4FC007F"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g2_b6__6_n_0\
    );
\g2_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D7FE3F03C07F1C1"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g2_b6__7_n_0\
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFB1FE00B03FF80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g2_b7_n_0
    );
\g2_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFB1FE00B03FF80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g2_b7__0_n_0\
    );
\g2_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFB1FE00B03FF80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g2_b7__1_n_0\
    );
\g2_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFB1FE00B03FF80"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g2_b7__2_n_0\
    );
\g2_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFB1FE00B03FF80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g2_b7__3_n_0\
    );
\g2_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFB1FE00B03FF80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g2_b7__4_n_0\
    );
\g2_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFB1FE00B03FF80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g2_b7__5_n_0\
    );
\g2_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFB1FE00B03FF80"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g2_b7__6_n_0\
    );
g2_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81003DF206D121E"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g2_b8_n_0
    );
\g2_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81003DF206D121E"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__0\(5),
      O => \g2_b8__0_n_0\
    );
\g2_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81003DF206D121E"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g2_b8__1_n_0\
    );
\g2_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81003DF206D121E"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g2_b8__2_n_0\
    );
\g2_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81003DF206D121E"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g2_b8__3_n_0\
    );
\g2_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81003DF206D121E"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g2_b8__4_n_0\
    );
\g2_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81003DF206D121E"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g2_b8__5_n_0\
    );
\g2_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81003DF206D121E"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g2_b8__6_n_0\
    );
\g2_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FBC8B220A271492"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g2_b8__7_n_0\
    );
g2_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFE0DF93FFE1"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g2_b9_n_0
    );
\g2_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFE0DF93FFE1"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g2_b9__0_n_0\
    );
\g2_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFE0DF93FFE1"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g2_b9__1_n_0\
    );
\g2_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFE0DF93FFE1"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g2_b9__2_n_0\
    );
\g2_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFE0DF93FFE1"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g2_b9__3_n_0\
    );
\g2_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFE0DF93FFE1"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g2_b9__4_n_0\
    );
\g2_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFE0DF93FFE1"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g2_b9__5_n_0\
    );
\g2_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFE0DF93FFE1"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g2_b9__6_n_0\
    );
\g2_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF801ACB8BFF161B"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g2_b9__7_n_0\
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2385A00120350000"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g3_b0_n_0
    );
\g3_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2385A00120350000"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g3_b0__0_n_0\
    );
\g3_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2385A00120350000"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g3_b0__1_n_0\
    );
\g3_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2385A00120350000"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g3_b0__2_n_0\
    );
\g3_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2385A00120350000"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g3_b0__3_n_0\
    );
\g3_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2385A00120350000"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g3_b0__4_n_0\
    );
\g3_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2385A00120350000"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g3_b0__5_n_0\
    );
\g3_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2385A00120350000"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g3_b0__6_n_0\
    );
\g3_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FEEE6720BBCC8E"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g3_b0__7_n_0\
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC7A5FFEDFFAFFFF"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g3_b1_n_0
    );
g3_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"803FE001BFC3333D"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g3_b10_n_0
    );
g3_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000688"
    )
        port map (
      I0 => pixel_counter_n_451,
      I1 => pixel_counter_n_450,
      I2 => pixel_counter_n_453,
      I3 => pixel_counter_n_74,
      I4 => pixel_counter_n_49,
      O => g3_b11_n_0
    );
\g3_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC7A5FFEDFFAFFFF"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g3_b1__0_n_0\
    );
\g3_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC7A5FFEDFFAFFFF"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g3_b1__1_n_0\
    );
\g3_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC7A5FFEDFFAFFFF"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g3_b1__2_n_0\
    );
\g3_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC7A5FFEDFFAFFFF"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g3_b1__3_n_0\
    );
\g3_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC7A5FFEDFFAFFFF"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g3_b1__4_n_0\
    );
\g3_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC7A5FFEDFFAFFFF"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g3_b1__5_n_0\
    );
\g3_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC7A5FFEDFFAFFFF"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g3_b1__6_n_0\
    );
\g3_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800110019F7CF3F1"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g3_b1__7_n_0\
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D74BAC1F8377BD1F"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g3_b4_n_0
    );
\g3_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D74BAC1F8377BD1F"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g3_b4__0_n_0\
    );
\g3_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D74BAC1F8377BD1F"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g3_b4__1_n_0\
    );
\g3_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D74BAC1F8377BD1F"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g3_b4__2_n_0\
    );
\g3_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D74BAC1F8377BD1F"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g3_b4__3_n_0\
    );
\g3_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D74BAC1F8377BD1F"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g3_b4__4_n_0\
    );
\g3_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D74BAC1F8377BD1F"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g3_b4__5_n_0\
    );
\g3_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D74BAC1F8377BD1F"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g3_b4__6_n_0\
    );
\g3_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F190F19DFB3D0D1"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g3_b4__7_n_0\
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40E7F0E7BF831C1F"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g3_b5_n_0
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70FBC1FE307BC1F"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g3_b6_n_0
    );
\g3_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70FBC1FE307BC1F"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g3_b6__0_n_0\
    );
\g3_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70FBC1FE307BC1F"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g3_b6__1_n_0\
    );
\g3_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70FBC1FE307BC1F"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g3_b6__2_n_0\
    );
\g3_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70FBC1FE307BC1F"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g3_b6__3_n_0\
    );
\g3_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70FBC1FE307BC1F"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g3_b6__4_n_0\
    );
\g3_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70FBC1FE307BC1F"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g3_b6__5_n_0\
    );
\g3_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70FBC1FE307BC1F"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g3_b6__6_n_0\
    );
\g3_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000007CE3E0"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g3_b6__7_n_0\
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F043E01CF843E0"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g3_b7_n_0
    );
\g3_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F043E01CF843E0"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g3_b7__0_n_0\
    );
\g3_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F043E01CF843E0"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g3_b7__1_n_0\
    );
\g3_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F043E01CF843E0"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g3_b7__2_n_0\
    );
\g3_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F043E01CF843E0"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g3_b7__3_n_0\
    );
\g3_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F043E01CF843E0"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g3_b7__4_n_0\
    );
\g3_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F043E01CF843E0"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g3_b7__5_n_0\
    );
\g3_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F043E01CF843E0"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g3_b7__6_n_0\
    );
g3_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34D3D03E8753B8F"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g3_b8_n_0
    );
\g3_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34D3D03E8753B8F"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__0\(5),
      O => \g3_b8__0_n_0\
    );
\g3_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34D3D03E8753B8F"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g3_b8__1_n_0\
    );
\g3_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34D3D03E8753B8F"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g3_b8__2_n_0\
    );
\g3_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34D3D03E8753B8F"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g3_b8__3_n_0\
    );
\g3_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34D3D03E8753B8F"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g3_b8__4_n_0\
    );
\g3_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34D3D03E8753B8F"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g3_b8__5_n_0\
    );
\g3_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34D3D03E8753B8F"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g3_b8__6_n_0\
    );
\g3_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0D3F1DF53BDAA"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g3_b8__7_n_0\
    );
g3_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CF2C3FC1FFAC7F0"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g3_b9_n_0
    );
\g3_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CF2C3FC1FFAC7F0"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g3_b9__0_n_0\
    );
\g3_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CF2C3FC1FFAC7F0"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g3_b9__1_n_0\
    );
\g3_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CF2C3FC1FFAC7F0"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g3_b9__2_n_0\
    );
\g3_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CF2C3FC1FFAC7F0"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g3_b9__3_n_0\
    );
\g3_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CF2C3FC1FFAC7F0"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g3_b9__4_n_0\
    );
\g3_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CF2C3FC1FFAC7F0"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g3_b9__5_n_0\
    );
\g3_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CF2C3FC1FFAC7F0"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g3_b9__6_n_0\
    );
\g3_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FC01FFE40C32F33"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g3_b9__7_n_0\
    );
g4_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051A0C07B503A49"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g4_b0_n_0
    );
\g4_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051A0C07B503A49"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g4_b0__0_n_0\
    );
\g4_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051A0C07B503A49"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g4_b0__1_n_0\
    );
\g4_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051A0C07B503A49"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g4_b0__2_n_0\
    );
\g4_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051A0C07B503A49"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g4_b0__3_n_0\
    );
\g4_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051A0C07B503A49"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g4_b0__4_n_0\
    );
\g4_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051A0C07B503A49"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g4_b0__5_n_0\
    );
\g4_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051A0C07B503A49"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g4_b0__6_n_0\
    );
\g4_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC03DFE67623C9FE"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g4_b0__7_n_0\
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE5F3F9CEFC7B6"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g4_b1_n_0
    );
g4_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFD803F7FF9"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g4_b10_n_0
    );
\g4_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE5F3F9CEFC7B6"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g4_b1__0_n_0\
    );
\g4_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE5F3F9CEFC7B6"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g4_b1__1_n_0\
    );
\g4_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE5F3F9CEFC7B6"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g4_b1__2_n_0\
    );
\g4_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE5F3F9CEFC7B6"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g4_b1__3_n_0\
    );
\g4_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE5F3F9CEFC7B6"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g4_b1__4_n_0\
    );
\g4_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE5F3F9CEFC7B6"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g4_b1__5_n_0\
    );
\g4_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE5F3F9CEFC7B6"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g4_b1__6_n_0\
    );
\g4_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33FC2019801C3601"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g4_b1__7_n_0\
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31EFFEC70BC3C6D"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g4_b4_n_0
    );
\g4_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31EFFEC70BC3C6D"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g4_b4__0_n_0\
    );
\g4_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31EFFEC70BC3C6D"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g4_b4__1_n_0\
    );
\g4_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31EFFEC70BC3C6D"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g4_b4__2_n_0\
    );
\g4_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31EFFEC70BC3C6D"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g4_b4__3_n_0\
    );
\g4_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31EFFEC70BC3C6D"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g4_b4__4_n_0\
    );
\g4_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31EFFEC70BC3C6D"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g4_b4__5_n_0\
    );
\g4_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31EFFEC70BC3C6D"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g4_b4__6_n_0\
    );
\g4_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5FF60F98D9C0201"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g4_b4__7_n_0\
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFFFF27FFFFF"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g4_b5_n_0
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31FFFEC63BF3C6D"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g4_b6_n_0
    );
\g4_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31FFFEC63BF3C6D"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g4_b6__0_n_0\
    );
\g4_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31FFFEC63BF3C6D"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g4_b6__1_n_0\
    );
\g4_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31FFFEC63BF3C6D"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g4_b6__2_n_0\
    );
\g4_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31FFFEC63BF3C6D"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g4_b6__3_n_0\
    );
\g4_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31FFFEC63BF3C6D"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g4_b6__4_n_0\
    );
\g4_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31FFFEC63BF3C6D"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g4_b6__5_n_0\
    );
\g4_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31FFFEC63BF3C6D"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g4_b6__6_n_0\
    );
\g4_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g4_b6__7_n_0\
    );
g4_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE000139C40C392"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g4_b7_n_0
    );
\g4_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE000139C40C392"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g4_b7__0_n_0\
    );
\g4_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE000139C40C392"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g4_b7__1_n_0\
    );
\g4_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE000139C40C392"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g4_b7__2_n_0\
    );
\g4_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE000139C40C392"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g4_b7__3_n_0\
    );
\g4_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE000139C40C392"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g4_b7__4_n_0\
    );
\g4_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE000139C40C392"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g4_b7__5_n_0\
    );
\g4_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE000139C40C392"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g4_b7__6_n_0\
    );
g4_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8153B5C05B5F3A49"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g4_b8_n_0
    );
\g4_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8153B5C05B5F3A49"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__0\(5),
      O => \g4_b8__0_n_0\
    );
\g4_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8153B5C05B5F3A49"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g4_b8__1_n_0\
    );
\g4_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8153B5C05B5F3A49"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g4_b8__2_n_0\
    );
\g4_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8153B5C05B5F3A49"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g4_b8__3_n_0\
    );
\g4_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8153B5C05B5F3A49"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g4_b8__4_n_0\
    );
\g4_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8153B5C05B5F3A49"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g4_b8__5_n_0\
    );
\g4_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8153B5C05B5F3A49"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g4_b8__6_n_0\
    );
\g4_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A56FFFCA71C08036"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g4_b8__7_n_0\
    );
g4_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEC4A3FBCE0C7B6"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g4_b9_n_0
    );
\g4_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEC4A3FBCE0C7B6"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g4_b9__0_n_0\
    );
\g4_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEC4A3FBCE0C7B6"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g4_b9__1_n_0\
    );
\g4_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEC4A3FBCE0C7B6"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g4_b9__2_n_0\
    );
\g4_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEC4A3FBCE0C7B6"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g4_b9__3_n_0\
    );
\g4_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEC4A3FBCE0C7B6"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g4_b9__4_n_0\
    );
\g4_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEC4A3FBCE0C7B6"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g4_b9__5_n_0\
    );
\g4_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEC4A3FBCE0C7B6"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g4_b9__6_n_0\
    );
\g4_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14900033FFC08007"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g4_b9__7_n_0\
    );
g5_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18EA0A0598B418D1"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g5_b0_n_0
    );
\g5_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18EA0A0598B418D1"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g5_b0__0_n_0\
    );
\g5_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18EA0A0598B418D1"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g5_b0__1_n_0\
    );
\g5_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18EA0A0598B418D1"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g5_b0__2_n_0\
    );
\g5_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18EA0A0598B418D1"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g5_b0__3_n_0\
    );
\g5_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18EA0A0598B418D1"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g5_b0__4_n_0\
    );
\g5_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18EA0A0598B418D1"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g5_b0__5_n_0\
    );
\g5_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18EA0A0598B418D1"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g5_b0__6_n_0\
    );
\g5_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0ABF9FE4147FFEE4"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g5_b0__7_n_0\
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71DFDFB674FFF3F"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g5_b1_n_0
    );
g5_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFFFDEFFFFFFD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g5_b10_n_0
    );
g5_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_49,
      O => g5_b11_n_0
    );
\g5_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71DFDFB674FFF3F"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g5_b1__0_n_0\
    );
\g5_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71DFDFB674FFF3F"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g5_b1__1_n_0\
    );
\g5_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71DFDFB674FFF3F"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g5_b1__2_n_0\
    );
\g5_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71DFDFB674FFF3F"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g5_b1__3_n_0\
    );
\g5_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71DFDFB674FFF3F"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g5_b1__4_n_0\
    );
\g5_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71DFDFB674FFF3F"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g5_b1__5_n_0\
    );
\g5_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71DFDFB674FFF3F"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g5_b1__6_n_0\
    );
\g5_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1406019BB800119"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g5_b1__7_n_0\
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2F3F5CE77B3E444"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g5_b4_n_0
    );
\g5_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2F3F5CE77B3E444"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g5_b4__0_n_0\
    );
\g5_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2F3F5CE77B3E444"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g5_b4__1_n_0\
    );
\g5_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2F3F5CE77B3E444"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g5_b4__2_n_0\
    );
\g5_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2F3F5CE77B3E444"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g5_b4__3_n_0\
    );
\g5_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2F3F5CE77B3E444"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g5_b4__4_n_0\
    );
\g5_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2F3F5CE77B3E444"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g5_b4__5_n_0\
    );
\g5_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2F3F5CE77B3E444"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g5_b4__6_n_0\
    );
\g5_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDF8FFF9F9FFFFF9"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g5_b4__7_n_0\
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFFAFFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g5_b5_n_0
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3F7CEFFB3E7C4"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g5_b6_n_0
    );
\g5_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3F7CEFFB3E7C4"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g5_b6__0_n_0\
    );
\g5_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3F7CEFFB3E7C4"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g5_b6__1_n_0\
    );
\g5_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3F7CEFFB3E7C4"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g5_b6__2_n_0\
    );
\g5_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3F7CEFFB3E7C4"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g5_b6__3_n_0\
    );
\g5_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3F7CEFFB3E7C4"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g5_b6__4_n_0\
    );
\g5_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3F7CEFFB3E7C4"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g5_b6__5_n_0\
    );
\g5_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3F7CEFFB3E7C4"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g5_b6__6_n_0\
    );
\g5_b6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      O => \g5_b6__7_n_0\
    );
g5_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0831004C183B"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g5_b7_n_0
    );
\g5_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0831004C183B"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g5_b7__0_n_0\
    );
\g5_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0831004C183B"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g5_b7__1_n_0\
    );
\g5_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0831004C183B"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g5_b7__2_n_0\
    );
\g5_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0831004C183B"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g5_b7__3_n_0\
    );
\g5_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0831004C183B"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g5_b7__4_n_0\
    );
\g5_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0831004C183B"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g5_b7__5_n_0\
    );
\g5_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0831004C183B"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g5_b7__6_n_0\
    );
g5_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97AA0306F991E7D1"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g5_b8_n_0
    );
\g5_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97AA0306F991E7D1"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g5_b8__0_n_0\
    );
\g5_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97AA0306F991E7D1"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g5_b8__1_n_0\
    );
\g5_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97AA0306F991E7D1"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g5_b8__2_n_0\
    );
\g5_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97AA0306F991E7D1"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g5_b8__3_n_0\
    );
\g5_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97AA0306F991E7D1"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g5_b8__4_n_0\
    );
\g5_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97AA0306F991E7D1"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g5_b8__5_n_0\
    );
\g5_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97AA0306F991E7D1"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g5_b8__6_n_0\
    );
\g5_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7537103200008093"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g5_b8__7_n_0\
    );
g5_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"605DFCF9066E183F"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g5_b9_n_0
    );
\g5_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"605DFCF9066E183F"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g5_b9__0_n_0\
    );
\g5_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"605DFCF9066E183F"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g5_b9__1_n_0\
    );
\g5_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"605DFCF9066E183F"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g5_b9__2_n_0\
    );
\g5_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"605DFCF9066E183F"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g5_b9__3_n_0\
    );
\g5_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"605DFCF9066E183F"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g5_b9__4_n_0\
    );
\g5_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"605DFCF9066E183F"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g5_b9__5_n_0\
    );
\g5_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"605DFCF9066E183F"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g5_b9__6_n_0\
    );
\g5_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCC8EFFBA9FF7F7A"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g5_b9__7_n_0\
    );
g6_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0103680081206"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g6_b0_n_0
    );
\g6_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0103680081206"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g6_b0__0_n_0\
    );
\g6_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0103680081206"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g6_b0__1_n_0\
    );
\g6_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0103680081206"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g6_b0__2_n_0\
    );
\g6_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0103680081206"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g6_b0__3_n_0\
    );
\g6_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0103680081206"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g6_b0__4_n_0\
    );
\g6_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0103680081206"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g6_b0__5_n_0\
    );
\g6_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0103680081206"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g6_b0__6_n_0\
    );
\g6_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32FEFEF41B803C64"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g6_b0__7_n_0\
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFC9FFFFEDF9"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g6_b1_n_0
    );
g6_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900000F9B9FFFEF9"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g6_b10_n_0
    );
\g6_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFC9FFFFEDF9"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g6_b1__0_n_0\
    );
\g6_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFC9FFFFEDF9"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g6_b1__1_n_0\
    );
\g6_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFC9FFFFEDF9"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g6_b1__2_n_0\
    );
\g6_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFC9FFFFEDF9"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g6_b1__3_n_0\
    );
\g6_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFC9FFFFEDF9"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g6_b1__4_n_0\
    );
\g6_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFC9FFFFEDF9"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g6_b1__5_n_0\
    );
\g6_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFC9FFFFEDF9"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g6_b1__6_n_0\
    );
\g6_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000009B07FC099"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g6_b1__7_n_0\
    );
g6_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67C0107DFB0A3379"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g6_b4_n_0
    );
\g6_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67C0107DFB0A3379"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g6_b4__0_n_0\
    );
\g6_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67C0107DFB0A3379"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g6_b4__1_n_0\
    );
\g6_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67C0107DFB0A3379"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g6_b4__2_n_0\
    );
\g6_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67C0107DFB0A3379"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g6_b4__3_n_0\
    );
\g6_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67C0107DFB0A3379"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g6_b4__4_n_0\
    );
\g6_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67C0107DFB0A3379"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g6_b4__5_n_0\
    );
\g6_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67C0107DFB0A3379"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g6_b4__6_n_0\
    );
\g6_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C50733199C7FC0F9"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g6_b4__7_n_0\
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAF8CCFFCBFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g6_b5_n_0
    );
g6_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6700107FFF02337F"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g6_b6_n_0
    );
\g6_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6700107FFF02337F"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g6_b6__0_n_0\
    );
\g6_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6700107FFF02337F"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g6_b6__1_n_0\
    );
\g6_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6700107FFF02337F"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g6_b6__2_n_0\
    );
\g6_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6700107FFF02337F"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g6_b6__3_n_0\
    );
\g6_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6700107FFF02337F"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g6_b6__4_n_0\
    );
\g6_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6700107FFF02337F"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g6_b6__5_n_0\
    );
\g6_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6700107FFF02337F"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g6_b6__6_n_0\
    );
\g6_b6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => pixel_counter_n_451,
      I1 => pixel_counter_n_455,
      I2 => pixel_counter_n_73,
      I3 => pixel_counter_n_75,
      I4 => pixel_counter_n_448,
      O => \g6_b6__7_n_0\
    );
g6_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98FFEF8000FDCC80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g6_b7_n_0
    );
\g6_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98FFEF8000FDCC80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g6_b7__0_n_0\
    );
\g6_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98FFEF8000FDCC80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g6_b7__1_n_0\
    );
\g6_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98FFEF8000FDCC80"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g6_b7__2_n_0\
    );
\g6_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98FFEF8000FDCC80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g6_b7__3_n_0\
    );
\g6_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98FFEF8000FDCC80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g6_b7__4_n_0\
    );
\g6_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98FFEF8000FDCC80"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g6_b7__5_n_0\
    );
\g6_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98FFEF8000FDCC80"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g6_b7__6_n_0\
    );
g6_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06E004360F480236"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g6_b8_n_0
    );
\g6_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06E004360F480236"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g6_b8__0_n_0\
    );
\g6_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06E004360F480236"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g6_b8__1_n_0\
    );
\g6_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06E004360F480236"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g6_b8__2_n_0\
    );
\g6_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06E004360F480236"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g6_b8__3_n_0\
    );
\g6_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06E004360F480236"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g6_b8__4_n_0\
    );
\g6_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06E004360F480236"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g6_b8__5_n_0\
    );
\g6_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06E004360F480236"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g6_b8__6_n_0\
    );
\g6_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FEEE1EFE7FC116"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g6_b8__7_n_0\
    );
g6_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFFC9F0FFFDC9"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g6_b9_n_0
    );
\g6_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFFC9F0FFFDC9"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g6_b9__0_n_0\
    );
\g6_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFFC9F0FFFDC9"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g6_b9__1_n_0\
    );
\g6_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFFC9F0FFFDC9"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g6_b9__2_n_0\
    );
\g6_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFFC9F0FFFDC9"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g6_b9__3_n_0\
    );
\g6_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFFC9F0FFFDC9"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g6_b9__4_n_0\
    );
\g6_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFFC9F0FFFDC9"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g6_b9__5_n_0\
    );
\g6_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFFC9F0FFFDC9"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g6_b9__6_n_0\
    );
\g6_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFF07560001FF"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g6_b9__7_n_0\
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038004010400"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g7_b0_n_0
    );
\g7_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038004010400"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g7_b0__0_n_0\
    );
\g7_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038004010400"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g7_b0__1_n_0\
    );
\g7_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038004010400"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g7_b0__2_n_0\
    );
\g7_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038004010400"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g7_b0__3_n_0\
    );
\g7_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038004010400"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g7_b0__4_n_0\
    );
\g7_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038004010400"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g7_b0__5_n_0\
    );
\g7_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038004010400"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g7_b0__6_n_0\
    );
\g7_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FBEFF487FFFFF8C"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g7_b0__7_n_0\
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC7FFBFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g7_b1_n_0
    );
g7_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      O => g7_b10_n_0
    );
\g7_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC7FFBFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g7_b1__0_n_0\
    );
\g7_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC7FFBFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g7_b1__1_n_0\
    );
\g7_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC7FFBFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g7_b1__2_n_0\
    );
\g7_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC7FFBFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g7_b1__3_n_0\
    );
\g7_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC7FFBFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g7_b1__4_n_0\
    );
\g7_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC7FFBFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g7_b1__5_n_0\
    );
\g7_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC7FFBFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g7_b1__6_n_0\
    );
\g7_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008180000001"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g7_b1__7_n_0\
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F74C5CFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g7_b4_n_0
    );
\g7_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F74C5CFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g7_b4__0_n_0\
    );
\g7_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F74C5CFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g7_b4__1_n_0\
    );
\g7_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F74C5CFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g7_b4__2_n_0\
    );
\g7_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F74C5CFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g7_b4__3_n_0\
    );
\g7_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F74C5CFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g7_b4__4_n_0\
    );
\g7_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F74C5CFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g7_b4__5_n_0\
    );
\g7_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F74C5CFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g7_b4__6_n_0\
    );
\g7_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEDEFFF90FFFFF7"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g7_b4__7_n_0\
    );
g7_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80121001EF000009"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g7_b5_n_0
    );
g7_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CC5FFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g7_b6_n_0
    );
\g7_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CC5FFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g7_b6__0_n_0\
    );
\g7_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CC5FFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g7_b6__1_n_0\
    );
\g7_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CC5FFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g7_b6__2_n_0\
    );
\g7_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CC5FFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g7_b6__3_n_0\
    );
\g7_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CC5FFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g7_b6__4_n_0\
    );
\g7_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CC5FFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g7_b6__5_n_0\
    );
\g7_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CC5FFEE79801FE"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g7_b6__6_n_0\
    );
g7_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0833A0011867FE01"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g7_b7_n_0
    );
\g7_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0833A0011867FE01"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g7_b7__0_n_0\
    );
\g7_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0833A0011867FE01"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g7_b7__1_n_0\
    );
\g7_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0833A0011867FE01"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g7_b7__2_n_0\
    );
\g7_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0833A0011867FE01"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g7_b7__3_n_0\
    );
\g7_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0833A0011867FE01"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g7_b7__4_n_0\
    );
\g7_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0833A0011867FE01"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g7_b7__5_n_0\
    );
\g7_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0833A0011867FE01"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g7_b7__6_n_0\
    );
g7_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038647010426"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g7_b8_n_0
    );
\g7_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038647010426"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g7_b8__0_n_0\
    );
\g7_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038647010426"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g7_b8__1_n_0\
    );
\g7_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038647010426"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g7_b8__2_n_0\
    );
\g7_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038647010426"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g7_b8__3_n_0\
    );
\g7_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038647010426"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g7_b8__4_n_0\
    );
\g7_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038647010426"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g7_b8__5_n_0\
    );
\g7_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C4038647010426"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g7_b8__6_n_0\
    );
\g7_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1BE3336D9BE801A"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g7_b8__7_n_0\
    );
g7_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC79B8FFFFD9"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g7_b9_n_0
    );
\g7_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC79B8FFFFD9"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g7_b9__0_n_0\
    );
\g7_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC79B8FFFFD9"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g7_b9__1_n_0\
    );
\g7_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC79B8FFFFD9"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g7_b9__2_n_0\
    );
\g7_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC79B8FFFFD9"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g7_b9__3_n_0\
    );
\g7_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC79B8FFFFD9"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g7_b9__4_n_0\
    );
\g7_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC79B8FFFFD9"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g7_b9__5_n_0\
    );
\g7_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83BFC79B8FFFFD9"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g7_b9__6_n_0\
    );
\g7_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFCB7FFFFFFF"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g7_b9__7_n_0\
    );
g8_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54070D015081D8C5"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g8_b0_n_0
    );
\g8_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54070D015081D8C5"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g8_b0__0_n_0\
    );
\g8_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54070D015081D8C5"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g8_b0__1_n_0\
    );
\g8_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54070D015081D8C5"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g8_b0__2_n_0\
    );
\g8_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54070D015081D8C5"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g8_b0__3_n_0\
    );
\g8_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54070D015081D8C5"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g8_b0__4_n_0\
    );
\g8_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54070D015081D8C5"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g8_b0__5_n_0\
    );
\g8_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54070D015081D8C5"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g8_b0__6_n_0\
    );
\g8_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D41A58B10B39DC9"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g8_b0__7_n_0\
    );
g8_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF8FEFEBF7F273A"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g8_b1_n_0
    );
g8_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1F7EFDFFBFFEF9"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g8_b10_n_0
    );
g8_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0800000400000"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_49,
      O => g8_b11_n_0
    );
\g8_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF8FEFEBF7F273A"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g8_b1__0_n_0\
    );
\g8_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF8FEFEBF7F273A"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g8_b1__1_n_0\
    );
\g8_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF8FEFEBF7F273A"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g8_b1__2_n_0\
    );
\g8_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF8FEFEBF7F273A"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g8_b1__3_n_0\
    );
\g8_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF8FEFEBF7F273A"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g8_b1__4_n_0\
    );
\g8_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF8FEFEBF7F273A"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g8_b1__5_n_0\
    );
\g8_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF8FEFEBF7F273A"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g8_b1__6_n_0\
    );
\g8_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FFFAFDAF4C2201"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g8_b1__7_n_0\
    );
g8_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B5C3FAB676FFFF"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g8_b4_n_0
    );
\g8_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B5C3FAB676FFFF"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g8_b4__0_n_0\
    );
\g8_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B5C3FAB676FFFF"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g8_b4__1_n_0\
    );
\g8_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B5C3FAB676FFFF"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g8_b4__2_n_0\
    );
\g8_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B5C3FAB676FFFF"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g8_b4__3_n_0\
    );
\g8_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B5C3FAB676FFFF"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g8_b4__4_n_0\
    );
\g8_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B5C3FAB676FFFF"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g8_b4__5_n_0\
    );
\g8_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B5C3FAB676FFFF"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g8_b4__6_n_0\
    );
\g8_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE515E05B7B57FC3"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g8_b4__7_n_0\
    );
g8_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF105F07F7B7BEFD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g8_b5_n_0
    );
g8_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7B7C3FFE7F6FFFF"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g8_b6_n_0
    );
\g8_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7B7C3FFE7F6FFFF"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g8_b6__0_n_0\
    );
\g8_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7B7C3FFE7F6FFFF"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g8_b6__1_n_0\
    );
\g8_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7B7C3FFE7F6FFFF"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g8_b6__2_n_0\
    );
\g8_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7B7C3FFE7F6FFFF"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g8_b6__3_n_0\
    );
\g8_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7B7C3FFE7F6FFFF"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g8_b6__4_n_0\
    );
\g8_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7B7C3FFE7F6FFFF"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g8_b6__5_n_0\
    );
\g8_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7B7C3FFE7F6FFFF"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g8_b6__6_n_0\
    );
\g8_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EFA0F808480000"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g8_b6__7_n_0\
    );
g8_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38483C0018090000"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g8_b7_n_0
    );
\g8_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38483C0018090000"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g8_b7__0_n_0\
    );
\g8_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38483C0018090000"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g8_b7__1_n_0\
    );
\g8_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38483C0018090000"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g8_b7__2_n_0\
    );
\g8_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38483C0018090000"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g8_b7__3_n_0\
    );
\g8_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38483C0018090000"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g8_b7__4_n_0\
    );
\g8_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38483C0018090000"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g8_b7__5_n_0\
    );
\g8_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38483C0018090000"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g8_b7__6_n_0\
    );
g8_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"572701C7D701DBE5"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g8_b8_n_0
    );
\g8_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"572701C7D701DBE5"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g8_b8__0_n_0\
    );
\g8_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"572701C7D701DBE5"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g8_b8__1_n_0\
    );
\g8_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"572701C7D701DBE5"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g8_b8__2_n_0\
    );
\g8_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"572701C7D701DBE5"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g8_b8__3_n_0\
    );
\g8_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"572701C7D701DBE5"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g8_b8__4_n_0\
    );
\g8_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"572701C7D701DBE5"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g8_b8__5_n_0\
    );
\g8_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"572701C7D701DBE5"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g8_b8__6_n_0\
    );
\g8_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"915F03BEB0ABB6DD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g8_b8__7_n_0\
    );
g8_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8D8FE38387F241A"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g8_b9_n_0
    );
\g8_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8D8FE38387F241A"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g8_b9__0_n_0\
    );
\g8_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8D8FE38387F241A"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g8_b9__1_n_0\
    );
\g8_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8D8FE38387F241A"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g8_b9__2_n_0\
    );
\g8_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8D8FE38387F241A"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g8_b9__3_n_0\
    );
\g8_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8D8FE38387F241A"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g8_b9__4_n_0\
    );
\g8_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8D8FE38387F241A"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g8_b9__5_n_0\
    );
\g8_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8D8FE38387F241A"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g8_b9__6_n_0\
    );
\g8_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E1F7DFB0FBC0906"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g8_b9__7_n_0\
    );
g9_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A204160C02261909"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g9_b0_n_0
    );
\g9_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A204160C02261909"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g9_b0__0_n_0\
    );
\g9_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A204160C02261909"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => \sel__1\(5),
      O => \g9_b0__1_n_0\
    );
\g9_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A204160C02261909"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g9_b0__2_n_0\
    );
\g9_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A204160C02261909"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => \sel__3\(5),
      O => \g9_b0__3_n_0\
    );
\g9_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A204160C02261909"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_95,
      O => \g9_b0__4_n_0\
    );
\g9_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A204160C02261909"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_115,
      O => \g9_b0__5_n_0\
    );
\g9_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A204160C02261909"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_116,
      O => \g9_b0__6_n_0\
    );
\g9_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C01ED3544C623940"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_49,
      O => \g9_b0__7_n_0\
    );
g9_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFBF9FFFDD9FEFE"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_112,
      O => g9_b1_n_0
    );
g9_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF6FDFF9FE6FD"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => g9_b10_n_0
    );
g9_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000601800"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_450,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_49,
      O => g9_b11_n_0
    );
\g9_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFBF9FFFDD9FEFE"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_113,
      O => \g9_b1__0_n_0\
    );
\g9_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFBF9FFFDD9FEFE"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_473,
      I2 => pixel_counter_n_488,
      I3 => pixel_counter_n_472,
      I4 => pixel_counter_n_517,
      I5 => frogger_background_n_93,
      O => \g9_b1__1_n_0\
    );
\g9_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFBF9FFFDD9FEFE"
    )
        port map (
      I0 => pixel_counter_n_474,
      I1 => pixel_counter_n_532,
      I2 => pixel_counter_n_486,
      I3 => pixel_counter_n_469,
      I4 => pixel_counter_n_516,
      I5 => frogger_background_n_94,
      O => \g9_b1__2_n_0\
    );
\g9_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFBF9FFFDD9FEFE"
    )
        port map (
      I0 => pixel_counter_n_471,
      I1 => pixel_counter_n_470,
      I2 => pixel_counter_n_521,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_515,
      I5 => frogger_background_n_114,
      O => \g9_b1__3_n_0\
    );
\g9_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFBF9FFFDD9FEFE"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_95,
      O => \g9_b1__4_n_0\
    );
\g9_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFBF9FFFDD9FEFE"
    )
        port map (
      I0 => pixel_counter_n_483,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_491,
      I3 => pixel_counter_n_529,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_115,
      O => \g9_b1__5_n_0\
    );
\g9_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFBF9FFFDD9FEFE"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_484,
      I2 => pixel_counter_n_493,
      I3 => pixel_counter_n_530,
      I4 => pixel_counter_n_514,
      I5 => frogger_background_n_116,
      O => \g9_b1__6_n_0\
    );
\g9_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFE12CA9B3FDFEBD"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g9_b1__7_n_0\
    );
g9_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746715577C3FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_112,
      O => g9_b4_n_0
    );
\g9_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746715577C3FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_113,
      O => \g9_b4__0_n_0\
    );
\g9_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746715577C3FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_525,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_509,
      I5 => frogger_background_n_93,
      O => \g9_b4__1_n_0\
    );
\g9_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746715577C3FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_94,
      O => \g9_b4__2_n_0\
    );
\g9_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746715577C3FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_114,
      O => \g9_b4__3_n_0\
    );
\g9_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746715577C3FE"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_95,
      O => \g9_b4__4_n_0\
    );
\g9_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746715577C3FE"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_76,
      I3 => pixel_counter_n_378,
      I4 => hcount_internal(4),
      I5 => frogger_background_n_115,
      O => \g9_b4__5_n_0\
    );
\g9_b4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746715577C3FE"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_535,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_526,
      I4 => pixel_counter_n_511,
      I5 => frogger_background_n_116,
      O => \g9_b4__6_n_0\
    );
\g9_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADB2F27FBD66C847"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g9_b4__7_n_0\
    );
g9_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDBEF37DFD06C145"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_73,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => g9_b5_n_0
    );
g9_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746714777C3FF"
    )
        port map (
      I0 => pixel_counter_n_60,
      I1 => pixel_counter_n_61,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => sel(5),
      O => g9_b6_n_0
    );
\g9_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746714777C3FF"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__0\(5),
      O => \g9_b6__0_n_0\
    );
\g9_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746714777C3FF"
    )
        port map (
      I0 => pixel_counter_n_538,
      I1 => pixel_counter_n_481,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_527,
      I4 => pixel_counter_n_510,
      I5 => \sel__1\(5),
      O => \g9_b6__1_n_0\
    );
\g9_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746714777C3FF"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_523,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__2\(5),
      O => \g9_b6__2_n_0\
    );
\g9_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746714777C3FF"
    )
        port map (
      I0 => pixel_counter_n_480,
      I1 => pixel_counter_n_533,
      I2 => pixel_counter_n_524,
      I3 => pixel_counter_n_454,
      I4 => pixel_counter_n_510,
      I5 => \sel__3\(5),
      O => \g9_b6__3_n_0\
    );
\g9_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746714777C3FF"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__4\(5),
      O => \g9_b6__4_n_0\
    );
\g9_b6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746714777C3FF"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_495,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__5\(5),
      O => \g9_b6__5_n_0\
    );
\g9_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"276746714777C3FF"
    )
        port map (
      I0 => pixel_counter_n_456,
      I1 => pixel_counter_n_457,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_531,
      I4 => pixel_counter_n_458,
      I5 => \sel__6\(5),
      O => \g9_b6__6_n_0\
    );
\g9_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12410C8002F93EB8"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_75,
      I5 => pixel_counter_n_448,
      O => \g9_b6__7_n_0\
    );
g9_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D898B98EB8883C00"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => sel(5),
      O => g9_b7_n_0
    );
\g9_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D898B98EB8883C00"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__0\(5),
      O => \g9_b7__0_n_0\
    );
\g9_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D898B98EB8883C00"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_76,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__1\(5),
      O => \g9_b7__1_n_0\
    );
\g9_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D898B98EB8883C00"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__2\(5),
      O => \g9_b7__2_n_0\
    );
\g9_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D898B98EB8883C00"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__3\(5),
      O => \g9_b7__3_n_0\
    );
\g9_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D898B98EB8883C00"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__4\(5),
      O => \g9_b7__4_n_0\
    );
\g9_b7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D898B98EB8883C00"
    )
        port map (
      I0 => pixel_counter_n_537,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__5\(5),
      O => \g9_b7__5_n_0\
    );
\g9_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D898B98EB8883C00"
    )
        port map (
      I0 => pixel_counter_n_536,
      I1 => pixel_counter_n_534,
      I2 => pixel_counter_n_525,
      I3 => hcount_internal(3),
      I4 => pixel_counter_n_508,
      I5 => \sel__6\(5),
      O => \g9_b7__6_n_0\
    );
g9_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B0606291B660395"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => sel(5),
      O => g9_b8_n_0
    );
\g9_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B0606291B660395"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__0\(5),
      O => \g9_b8__0_n_0\
    );
\g9_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B0606291B660395"
    )
        port map (
      I0 => pixel_counter_n_478,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_476,
      I3 => pixel_counter_n_475,
      I4 => pixel_counter_n_518,
      I5 => \sel__1\(5),
      O => \g9_b8__1_n_0\
    );
\g9_b8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B0606291B660395"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_479,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_519,
      I5 => \sel__2\(5),
      O => \g9_b8__2_n_0\
    );
\g9_b8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B0606291B660395"
    )
        port map (
      I0 => pixel_counter_n_482,
      I1 => pixel_counter_n_477,
      I2 => pixel_counter_n_520,
      I3 => pixel_counter_n_528,
      I4 => pixel_counter_n_518,
      I5 => \sel__3\(5),
      O => \g9_b8__3_n_0\
    );
\g9_b8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B0606291B660395"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__4\(5),
      O => \g9_b8__4_n_0\
    );
\g9_b8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B0606291B660395"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_513,
      I5 => \sel__5\(5),
      O => \g9_b8__5_n_0\
    );
\g9_b8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B0606291B660395"
    )
        port map (
      I0 => pixel_counter_n_468,
      I1 => pixel_counter_n_467,
      I2 => pixel_counter_n_522,
      I3 => pixel_counter_n_466,
      I4 => pixel_counter_n_513,
      I5 => \sel__6\(5),
      O => \g9_b8__6_n_0\
    );
\g9_b8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FE417B68299A53F"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g9_b8__7_n_0\
    );
g9_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF9F9DEFC99FC6A"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => sel(5),
      O => g9_b9_n_0
    );
\g9_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF9F9DEFC99FC6A"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__0\(5),
      O => \g9_b9__0_n_0\
    );
\g9_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF9F9DEFC99FC6A"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__1\(5),
      O => \g9_b9__1_n_0\
    );
\g9_b9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF9F9DEFC99FC6A"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__2\(5),
      O => \g9_b9__2_n_0\
    );
\g9_b9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF9F9DEFC99FC6A"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__3\(5),
      O => \g9_b9__3_n_0\
    );
\g9_b9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF9F9DEFC99FC6A"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__4\(5),
      O => \g9_b9__4_n_0\
    );
\g9_b9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF9F9DEFC99FC6A"
    )
        port map (
      I0 => pixel_counter_n_462,
      I1 => pixel_counter_n_461,
      I2 => pixel_counter_n_501,
      I3 => pixel_counter_n_460,
      I4 => pixel_counter_n_512,
      I5 => \sel__5\(5),
      O => \g9_b9__5_n_0\
    );
\g9_b9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF9F9DEFC99FC6A"
    )
        port map (
      I0 => pixel_counter_n_465,
      I1 => pixel_counter_n_464,
      I2 => pixel_counter_n_499,
      I3 => pixel_counter_n_463,
      I4 => pixel_counter_n_512,
      I5 => \sel__6\(5),
      O => \g9_b9__6_n_0\
    );
\g9_b9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFBF5FB3F9FE7FA"
    )
        port map (
      I0 => pixel_counter_n_452,
      I1 => pixel_counter_n_451,
      I2 => pixel_counter_n_455,
      I3 => pixel_counter_n_453,
      I4 => pixel_counter_n_74,
      I5 => pixel_counter_n_448,
      O => \g9_b9__7_n_0\
    );
pixel_counter: entity work.microblaze_Video_Controller_4regs_0_0_Timing_counter
     port map (
      D(7) => nxt_pixel30_out_6(11),
      D(6 downto 4) => nxt_pixel30_out_6(9 downto 7),
      D(3 downto 0) => nxt_pixel30_out_6(3 downto 0),
      E(0) => obj_buff10_5,
      Q(9 downto 0) => vcount_internal(10 downto 1),
      S(0) => car_obstacle_n_86,
      \_rgb_out_reg[11]\(9 downto 6) => nxt_rgb(11 downto 8),
      \_rgb_out_reg[11]\(5 downto 3) => nxt_rgb(6 downto 4),
      \_rgb_out_reg[11]\(2 downto 0) => nxt_rgb(2 downto 0),
      \_rgb_out_reg[6]\ => pixel_counter_n_75,
      \_rgb_pixel_reg[0]\(0) => pixel_counter_n_77,
      \_rgb_pixel_reg[0]_0\(0) => pixel_counter_n_82,
      \_rgb_pixel_reg[0]_1\ => pixel_counter_n_191,
      \_rgb_pixel_reg[0]_10\ => pixel_counter_n_529,
      \_rgb_pixel_reg[0]_11\ => pixel_counter_n_562,
      \_rgb_pixel_reg[0]_12\ => pixel_counter_n_568,
      \_rgb_pixel_reg[0]_13\ => pixel_counter_n_573,
      \_rgb_pixel_reg[0]_14\ => truck_obstacle_n_281,
      \_rgb_pixel_reg[0]_2\ => pixel_counter_n_192,
      \_rgb_pixel_reg[0]_3\ => pixel_counter_n_348,
      \_rgb_pixel_reg[0]_4\ => pixel_counter_n_354,
      \_rgb_pixel_reg[0]_5\ => pixel_counter_n_360,
      \_rgb_pixel_reg[0]_6\ => pixel_counter_n_361,
      \_rgb_pixel_reg[0]_7\ => pixel_counter_n_367,
      \_rgb_pixel_reg[0]_8\ => pixel_counter_n_369,
      \_rgb_pixel_reg[0]_9\ => pixel_counter_n_371,
      \_rgb_pixel_reg[10]\(0) => pixel_counter_n_0,
      \_rgb_pixel_reg[10]_0\ => pixel_counter_n_80,
      \_rgb_pixel_reg[10]_1\ => pixel_counter_n_128,
      \_rgb_pixel_reg[10]_2\(2) => nxt_pixel30_out(10),
      \_rgb_pixel_reg[10]_2\(1) => nxt_pixel30_out(6),
      \_rgb_pixel_reg[10]_2\(0) => nxt_pixel30_out(2),
      \_rgb_pixel_reg[10]_3\ => pixel_counter_n_378,
      \_rgb_pixel_reg[10]_4\ => pixel_counter_n_425,
      \_rgb_pixel_reg[10]_5\ => pixel_counter_n_430,
      \_rgb_pixel_reg[10]_6\ => pixel_counter_n_533,
      \_rgb_pixel_reg[10]_7\ => truck_obstacle_n_271,
      \_rgb_pixel_reg[11]\ => pixel_counter_n_8,
      \_rgb_pixel_reg[11]_0\ => pixel_counter_n_196,
      \_rgb_pixel_reg[11]_1\ => pixel_counter_n_216,
      \_rgb_pixel_reg[11]_2\ => pixel_counter_n_424,
      \_rgb_pixel_reg[11]_3\ => pixel_counter_n_434,
      \_rgb_pixel_reg[11]_4\ => pixel_counter_n_436,
      \_rgb_pixel_reg[11]_5\(9) => player_frog_n_213,
      \_rgb_pixel_reg[11]_5\(8) => player_frog_n_214,
      \_rgb_pixel_reg[11]_5\(7) => player_frog_n_215,
      \_rgb_pixel_reg[11]_5\(6) => player_frog_n_216,
      \_rgb_pixel_reg[11]_5\(5) => player_frog_n_217,
      \_rgb_pixel_reg[11]_5\(4) => player_frog_n_218,
      \_rgb_pixel_reg[11]_5\(3) => player_frog_n_219,
      \_rgb_pixel_reg[11]_5\(2) => player_frog_n_220,
      \_rgb_pixel_reg[11]_5\(1) => player_frog_n_221,
      \_rgb_pixel_reg[11]_5\(0) => player_frog_n_222,
      \_rgb_pixel_reg[11]_6\ => truck_obstacle_n_270,
      \_rgb_pixel_reg[1]\ => pixel_counter_n_78,
      \_rgb_pixel_reg[1]_0\ => pixel_counter_n_81,
      \_rgb_pixel_reg[1]_1\ => pixel_counter_n_92,
      \_rgb_pixel_reg[1]_10\ => pixel_counter_n_379,
      \_rgb_pixel_reg[1]_11\ => pixel_counter_n_383,
      \_rgb_pixel_reg[1]_12\(0) => address00_out(2),
      \_rgb_pixel_reg[1]_13\ => pixel_counter_n_422,
      \_rgb_pixel_reg[1]_14\ => pixel_counter_n_423,
      \_rgb_pixel_reg[1]_15\ => pixel_counter_n_431,
      \_rgb_pixel_reg[1]_16\ => pixel_counter_n_432,
      \_rgb_pixel_reg[1]_17\ => pixel_counter_n_539,
      \_rgb_pixel_reg[1]_18\ => pixel_counter_n_543,
      \_rgb_pixel_reg[1]_19\ => pixel_counter_n_547,
      \_rgb_pixel_reg[1]_2\ => pixel_counter_n_93,
      \_rgb_pixel_reg[1]_20\ => pixel_counter_n_552,
      \_rgb_pixel_reg[1]_21\ => pixel_counter_n_557,
      \_rgb_pixel_reg[1]_22\ => pixel_counter_n_563,
      \_rgb_pixel_reg[1]_23\ => pixel_counter_n_569,
      \_rgb_pixel_reg[1]_24\ => pixel_counter_n_574,
      \_rgb_pixel_reg[1]_25\ => truck_obstacle_n_280,
      \_rgb_pixel_reg[1]_3\ => pixel_counter_n_95,
      \_rgb_pixel_reg[1]_4\ => pixel_counter_n_206,
      \_rgb_pixel_reg[1]_5\ => pixel_counter_n_208,
      \_rgb_pixel_reg[1]_6\ => pixel_counter_n_212,
      \_rgb_pixel_reg[1]_7\ => pixel_counter_n_358,
      \_rgb_pixel_reg[1]_8\ => pixel_counter_n_370,
      \_rgb_pixel_reg[1]_9\ => pixel_counter_n_375,
      \_rgb_pixel_reg[2]\ => pixel_counter_n_22,
      \_rgb_pixel_reg[2]_0\ => pixel_counter_n_35,
      \_rgb_pixel_reg[2]_1\ => pixel_counter_n_101,
      \_rgb_pixel_reg[2]_10\ => pixel_counter_n_429,
      \_rgb_pixel_reg[2]_11\ => pixel_counter_n_491,
      \_rgb_pixel_reg[2]_12\ => pixel_counter_n_493,
      \_rgb_pixel_reg[2]_13\ => pixel_counter_n_496,
      \_rgb_pixel_reg[2]_14\ => pixel_counter_n_514,
      \_rgb_pixel_reg[2]_15\ => pixel_counter_n_515,
      \_rgb_pixel_reg[2]_16\ => pixel_counter_n_516,
      \_rgb_pixel_reg[2]_17\ => pixel_counter_n_517,
      \_rgb_pixel_reg[2]_18\ => pixel_counter_n_530,
      \_rgb_pixel_reg[2]_19\ => pixel_counter_n_532,
      \_rgb_pixel_reg[2]_2\ => pixel_counter_n_118,
      \_rgb_pixel_reg[2]_20\ => truck_obstacle_n_279,
      \_rgb_pixel_reg[2]_3\ => pixel_counter_n_377,
      \_rgb_pixel_reg[2]_4\ => pixel_counter_n_384,
      \_rgb_pixel_reg[2]_5\ => pixel_counter_n_396,
      \_rgb_pixel_reg[2]_6\ => pixel_counter_n_401,
      \_rgb_pixel_reg[2]_7\ => pixel_counter_n_403,
      \_rgb_pixel_reg[2]_8\ => pixel_counter_n_413,
      \_rgb_pixel_reg[2]_9\ => pixel_counter_n_427,
      \_rgb_pixel_reg[3]\ => pixel_counter_n_98,
      \_rgb_pixel_reg[3]_0\ => pixel_counter_n_119,
      \_rgb_pixel_reg[3]_1\ => pixel_counter_n_120,
      \_rgb_pixel_reg[3]_2\ => pixel_counter_n_195,
      \_rgb_pixel_reg[3]_3\(2 downto 1) => sel(9 downto 8),
      \_rgb_pixel_reg[3]_3\(0) => sel(6),
      \_rgb_pixel_reg[3]_4\ => pixel_counter_n_406,
      \_rgb_pixel_reg[3]_5\ => pixel_counter_n_426,
      \_rgb_pixel_reg[3]_6\ => pixel_counter_n_501,
      \_rgb_pixel_reg[3]_7\ => pixel_counter_n_523,
      \_rgb_pixel_reg[3]_8\ => pixel_counter_n_527,
      \_rgb_pixel_reg[3]_9\ => pixel_counter_n_538,
      \_rgb_pixel_reg[4]\ => pixel_counter_n_79,
      \_rgb_pixel_reg[4]_0\ => pixel_counter_n_203,
      \_rgb_pixel_reg[4]_1\ => pixel_counter_n_204,
      \_rgb_pixel_reg[4]_10\ => pixel_counter_n_485,
      \_rgb_pixel_reg[4]_11\ => pixel_counter_n_486,
      \_rgb_pixel_reg[4]_12\ => pixel_counter_n_487,
      \_rgb_pixel_reg[4]_13\ => pixel_counter_n_488,
      \_rgb_pixel_reg[4]_14\ => pixel_counter_n_489,
      \_rgb_pixel_reg[4]_15\ => pixel_counter_n_490,
      \_rgb_pixel_reg[4]_16\ => pixel_counter_n_492,
      \_rgb_pixel_reg[4]_17\ => pixel_counter_n_494,
      \_rgb_pixel_reg[4]_18\ => pixel_counter_n_495,
      \_rgb_pixel_reg[4]_19\ => pixel_counter_n_509,
      \_rgb_pixel_reg[4]_2\ => pixel_counter_n_211,
      \_rgb_pixel_reg[4]_20\ => pixel_counter_n_511,
      \_rgb_pixel_reg[4]_21\ => pixel_counter_n_521,
      \_rgb_pixel_reg[4]_22\ => pixel_counter_n_524,
      \_rgb_pixel_reg[4]_23\ => pixel_counter_n_526,
      \_rgb_pixel_reg[4]_24\ => pixel_counter_n_535,
      \_rgb_pixel_reg[4]_25\ => pixel_counter_n_536,
      \_rgb_pixel_reg[4]_26\ => pixel_counter_n_553,
      \_rgb_pixel_reg[4]_27\ => pixel_counter_n_558,
      \_rgb_pixel_reg[4]_28\ => pixel_counter_n_564,
      \_rgb_pixel_reg[4]_29\ => pixel_counter_n_570,
      \_rgb_pixel_reg[4]_3\ => pixel_counter_n_353,
      \_rgb_pixel_reg[4]_30\ => truck_obstacle_n_277,
      \_rgb_pixel_reg[4]_4\ => pixel_counter_n_359,
      \_rgb_pixel_reg[4]_5\ => pixel_counter_n_362,
      \_rgb_pixel_reg[4]_6\ => pixel_counter_n_368,
      \_rgb_pixel_reg[4]_7\ => pixel_counter_n_386,
      \_rgb_pixel_reg[4]_8\ => pixel_counter_n_391,
      \_rgb_pixel_reg[4]_9\(0) => address02_out(2),
      \_rgb_pixel_reg[5]\ => pixel_counter_n_96,
      \_rgb_pixel_reg[5]_0\ => pixel_counter_n_200,
      \_rgb_pixel_reg[5]_1\ => pixel_counter_n_207,
      \_rgb_pixel_reg[5]_10\ => pixel_counter_n_435,
      \_rgb_pixel_reg[5]_11\ => pixel_counter_n_510,
      \_rgb_pixel_reg[5]_12\ => pixel_counter_n_531,
      \_rgb_pixel_reg[5]_13\ => pixel_counter_n_548,
      \_rgb_pixel_reg[5]_14\ => truck_obstacle_n_276,
      \_rgb_pixel_reg[5]_2\ => pixel_counter_n_209,
      \_rgb_pixel_reg[5]_3\ => pixel_counter_n_213,
      \_rgb_pixel_reg[5]_4\ => pixel_counter_n_387,
      \_rgb_pixel_reg[5]_5\ => pixel_counter_n_392,
      \_rgb_pixel_reg[5]_6\ => pixel_counter_n_400,
      \_rgb_pixel_reg[5]_7\ => pixel_counter_n_402,
      \_rgb_pixel_reg[5]_8\ => pixel_counter_n_404,
      \_rgb_pixel_reg[5]_9\ => pixel_counter_n_414,
      \_rgb_pixel_reg[6]\ => pixel_counter_n_7,
      \_rgb_pixel_reg[6]_0\ => pixel_counter_n_15,
      \_rgb_pixel_reg[6]_1\ => pixel_counter_n_42,
      \_rgb_pixel_reg[6]_2\ => pixel_counter_n_109,
      \_rgb_pixel_reg[6]_3\ => pixel_counter_n_110,
      \_rgb_pixel_reg[6]_4\ => pixel_counter_n_129,
      \_rgb_pixel_reg[6]_5\ => pixel_counter_n_130,
      \_rgb_pixel_reg[6]_6\ => pixel_counter_n_380,
      \_rgb_pixel_reg[6]_7\ => pixel_counter_n_385,
      \_rgb_pixel_reg[6]_8\ => pixel_counter_n_433,
      \_rgb_pixel_reg[6]_9\ => truck_obstacle_n_275,
      \_rgb_pixel_reg[7]\ => pixel_counter_n_99,
      \_rgb_pixel_reg[7]_0\ => pixel_counter_n_100,
      \_rgb_pixel_reg[7]_1\ => pixel_counter_n_117,
      \_rgb_pixel_reg[7]_10\ => pixel_counter_n_540,
      \_rgb_pixel_reg[7]_11\ => pixel_counter_n_544,
      \_rgb_pixel_reg[7]_12\ => pixel_counter_n_549,
      \_rgb_pixel_reg[7]_13\ => pixel_counter_n_554,
      \_rgb_pixel_reg[7]_14\ => pixel_counter_n_559,
      \_rgb_pixel_reg[7]_15\ => pixel_counter_n_565,
      \_rgb_pixel_reg[7]_16\ => pixel_counter_n_571,
      \_rgb_pixel_reg[7]_17\ => pixel_counter_n_575,
      \_rgb_pixel_reg[7]_2\ => pixel_counter_n_193,
      \_rgb_pixel_reg[7]_3\ => pixel_counter_n_194,
      \_rgb_pixel_reg[7]_4\ => pixel_counter_n_411,
      \_rgb_pixel_reg[7]_5\ => pixel_counter_n_412,
      \_rgb_pixel_reg[7]_6\ => pixel_counter_n_508,
      \_rgb_pixel_reg[7]_7\ => pixel_counter_n_525,
      \_rgb_pixel_reg[7]_8\ => pixel_counter_n_534,
      \_rgb_pixel_reg[7]_9\ => pixel_counter_n_537,
      \_rgb_pixel_reg[8]\ => pixel_counter_n_102,
      \_rgb_pixel_reg[8]_0\ => pixel_counter_n_201,
      \_rgb_pixel_reg[8]_1\ => pixel_counter_n_202,
      \_rgb_pixel_reg[8]_10\ => pixel_counter_n_513,
      \_rgb_pixel_reg[8]_11\ => pixel_counter_n_518,
      \_rgb_pixel_reg[8]_12\ => pixel_counter_n_519,
      \_rgb_pixel_reg[8]_13\ => pixel_counter_n_520,
      \_rgb_pixel_reg[8]_14\ => pixel_counter_n_522,
      \_rgb_pixel_reg[8]_15\ => pixel_counter_n_528,
      \_rgb_pixel_reg[8]_16\ => pixel_counter_n_541,
      \_rgb_pixel_reg[8]_17\ => pixel_counter_n_545,
      \_rgb_pixel_reg[8]_18\ => pixel_counter_n_550,
      \_rgb_pixel_reg[8]_19\ => pixel_counter_n_555,
      \_rgb_pixel_reg[8]_2\ => pixel_counter_n_349,
      \_rgb_pixel_reg[8]_20\ => pixel_counter_n_560,
      \_rgb_pixel_reg[8]_21\ => pixel_counter_n_566,
      \_rgb_pixel_reg[8]_22\ => pixel_counter_n_576,
      \_rgb_pixel_reg[8]_23\ => truck_obstacle_n_273,
      \_rgb_pixel_reg[8]_3\ => pixel_counter_n_363,
      \_rgb_pixel_reg[8]_4\ => pixel_counter_n_376,
      \_rgb_pixel_reg[8]_5\ => pixel_counter_n_381,
      \_rgb_pixel_reg[8]_6\ => pixel_counter_n_382,
      \_rgb_pixel_reg[8]_7\ => pixel_counter_n_407,
      \_rgb_pixel_reg[8]_8\ => pixel_counter_n_428,
      \_rgb_pixel_reg[8]_9\ => pixel_counter_n_497,
      \_rgb_pixel_reg[9]\(0) => pixel_counter_n_83,
      \_rgb_pixel_reg[9]_0\ => pixel_counter_n_94,
      \_rgb_pixel_reg[9]_1\ => pixel_counter_n_97,
      \_rgb_pixel_reg[9]_10\ => pixel_counter_n_505,
      \_rgb_pixel_reg[9]_11\ => pixel_counter_n_506,
      \_rgb_pixel_reg[9]_12\ => pixel_counter_n_507,
      \_rgb_pixel_reg[9]_13\ => pixel_counter_n_512,
      \_rgb_pixel_reg[9]_14\ => pixel_counter_n_542,
      \_rgb_pixel_reg[9]_15\ => pixel_counter_n_546,
      \_rgb_pixel_reg[9]_16\ => pixel_counter_n_551,
      \_rgb_pixel_reg[9]_17\ => pixel_counter_n_556,
      \_rgb_pixel_reg[9]_18\ => pixel_counter_n_561,
      \_rgb_pixel_reg[9]_19\ => pixel_counter_n_567,
      \_rgb_pixel_reg[9]_2\ => pixel_counter_n_205,
      \_rgb_pixel_reg[9]_20\ => pixel_counter_n_572,
      \_rgb_pixel_reg[9]_21\ => pixel_counter_n_577,
      \_rgb_pixel_reg[9]_22\ => truck_obstacle_n_272,
      \_rgb_pixel_reg[9]_3\ => pixel_counter_n_210,
      \_rgb_pixel_reg[9]_4\ => pixel_counter_n_498,
      \_rgb_pixel_reg[9]_5\ => pixel_counter_n_499,
      \_rgb_pixel_reg[9]_6\ => pixel_counter_n_500,
      \_rgb_pixel_reg[9]_7\ => pixel_counter_n_502,
      \_rgb_pixel_reg[9]_8\ => pixel_counter_n_503,
      \_rgb_pixel_reg[9]_9\ => pixel_counter_n_504,
      address00_out(2 downto 1) => address00_out(4 downto 3),
      address00_out(0) => address00_out(1),
      address02_out(2 downto 1) => address02_out(4 downto 3),
      address02_out(0) => address02_out(1),
      address1000_out(5 downto 0) => address1000_out(5 downto 0),
      address1001_out(5 downto 0) => address1001_out_4(5 downto 0),
      address1001_out_0(6 downto 0) => address1001_out(6 downto 0),
      address1003_out(5 downto 0) => address1003_out(5 downto 0),
      address1019_out(6 downto 0) => address1019_out(6 downto 0),
      address1037_out(5 downto 0) => address1037_out(5 downto 0),
      address1039_out(5 downto 0) => address1039_out(5 downto 0),
      address109_out(5 downto 0) => address109_out(5 downto 0),
      address2017_out(6 downto 0) => address2017_out(6 downto 0),
      address2033_out(5 downto 0) => address2033_out(5 downto 0),
      address2035_out(5 downto 0) => address2035_out(5 downto 0),
      address208_out(5 downto 0) => address208_out(5 downto 0),
      address3015_out(6 downto 0) => address3015_out(6 downto 0),
      address3029_out(5 downto 0) => address3029_out(5 downto 0),
      address3031_out(5 downto 0) => address3031_out(5 downto 0),
      address307_out(5 downto 0) => address307_out(5 downto 0),
      address4013_out(6 downto 0) => address4013_out(6 downto 0),
      address4025_out(5 downto 0) => address4025_out(5 downto 0),
      address4027_out(5 downto 0) => address4027_out(5 downto 0),
      address406_out(5 downto 0) => address406_out(5 downto 0),
      address5011_out(6 downto 0) => address5011_out(6 downto 0),
      address5021_out(5 downto 0) => address5021_out(5 downto 0),
      address5023_out(5 downto 0) => address5023_out(5 downto 0),
      address505_out(5 downto 0) => address505_out(5 downto 0),
      address6017_out(5 downto 0) => address6017_out(5 downto 0),
      address6019_out(5 downto 0) => address6019_out(5 downto 0),
      address604_out(5 downto 0) => address604_out(5 downto 0),
      address609_out(6 downto 0) => address609_out(6 downto 0),
      address7013_out(5 downto 0) => address7013_out(5 downto 0),
      address7015_out(5 downto 0) => address7015_out(5 downto 0),
      address703_out(5 downto 0) => address703_out(5 downto 0),
      address707_out(6 downto 0) => address707_out(6 downto 0),
      address8011_out(5 downto 0) => address8011_out(5 downto 0),
      address802_out(5 downto 0) => address802_out(5 downto 0),
      address805_out(6 downto 0) => address805_out(6 downto 0),
      address809_out(5 downto 0) => address809_out(5 downto 0),
      address901_out(5 downto 0) => address901_out(5 downto 0),
      address903_out(6 downto 0) => address903_out(6 downto 0),
      address905_out(5 downto 0) => address905_out(5 downto 0),
      address907_out(5 downto 0) => address907_out(5 downto 0),
      fsync_in => fsync_in,
      \hc_reg[0]_0\ => frogger_background_n_154,
      \hc_reg[0]_1\ => frogger_background_n_142,
      \hc_reg[0]_2\ => frogger_background_n_150,
      \hc_reg[0]_3\ => frogger_background_n_158,
      \hc_reg[0]_4\ => frogger_background_n_166,
      \hc_reg[0]_rep_0\ => player_frog_n_207,
      \hc_reg[0]_rep__0_0\ => g0_b4_n_0,
      \hc_reg[0]_rep__0_1\ => g1_b4_n_0,
      \hc_reg[0]_rep__0_10\ => g10_b4_n_0,
      \hc_reg[0]_rep__0_100\ => \g14_b4__6_n_0\,
      \hc_reg[0]_rep__0_101\ => \g15_b4__6_n_0\,
      \hc_reg[0]_rep__0_102\ => \g0_b7__6_n_0\,
      \hc_reg[0]_rep__0_103\ => \g1_b7__6_n_0\,
      \hc_reg[0]_rep__0_104\ => \g2_b7__6_n_0\,
      \hc_reg[0]_rep__0_105\ => \g3_b7__6_n_0\,
      \hc_reg[0]_rep__0_106\ => \g4_b7__6_n_0\,
      \hc_reg[0]_rep__0_107\ => \g5_b7__6_n_0\,
      \hc_reg[0]_rep__0_108\ => \g6_b7__6_n_0\,
      \hc_reg[0]_rep__0_109\ => \g7_b7__6_n_0\,
      \hc_reg[0]_rep__0_11\ => g11_b4_n_0,
      \hc_reg[0]_rep__0_110\ => \g8_b7__6_n_0\,
      \hc_reg[0]_rep__0_111\ => \g9_b7__6_n_0\,
      \hc_reg[0]_rep__0_112\ => \g10_b7__6_n_0\,
      \hc_reg[0]_rep__0_113\ => \g11_b7__6_n_0\,
      \hc_reg[0]_rep__0_114\ => \g12_b7__6_n_0\,
      \hc_reg[0]_rep__0_115\ => \g13_b7__6_n_0\,
      \hc_reg[0]_rep__0_116\ => \g14_b7__6_n_0\,
      \hc_reg[0]_rep__0_117\ => \g15_b7__6_n_0\,
      \hc_reg[0]_rep__0_12\ => g12_b4_n_0,
      \hc_reg[0]_rep__0_13\ => g13_b4_n_0,
      \hc_reg[0]_rep__0_14\ => g14_b4_n_0,
      \hc_reg[0]_rep__0_15\ => g15_b4_n_0,
      \hc_reg[0]_rep__0_16\ => \g0_b4__0_n_0\,
      \hc_reg[0]_rep__0_17\ => \g1_b4__0_n_0\,
      \hc_reg[0]_rep__0_18\ => \g2_b4__0_n_0\,
      \hc_reg[0]_rep__0_19\ => \g3_b4__0_n_0\,
      \hc_reg[0]_rep__0_2\ => g2_b4_n_0,
      \hc_reg[0]_rep__0_20\ => \g4_b4__0_n_0\,
      \hc_reg[0]_rep__0_21\ => \g5_b4__0_n_0\,
      \hc_reg[0]_rep__0_22\ => \g6_b4__0_n_0\,
      \hc_reg[0]_rep__0_23\ => \g7_b4__0_n_0\,
      \hc_reg[0]_rep__0_24\ => \g8_b4__0_n_0\,
      \hc_reg[0]_rep__0_25\ => \g9_b4__0_n_0\,
      \hc_reg[0]_rep__0_26\ => \g10_b4__0_n_0\,
      \hc_reg[0]_rep__0_27\ => \g11_b4__0_n_0\,
      \hc_reg[0]_rep__0_28\ => \g12_b4__0_n_0\,
      \hc_reg[0]_rep__0_29\ => \g13_b4__0_n_0\,
      \hc_reg[0]_rep__0_3\ => g3_b4_n_0,
      \hc_reg[0]_rep__0_30\ => \g14_b4__0_n_0\,
      \hc_reg[0]_rep__0_31\ => \g15_b4__0_n_0\,
      \hc_reg[0]_rep__0_32\ => \g0_b4__1_n_0\,
      \hc_reg[0]_rep__0_33\ => \g1_b4__1_n_0\,
      \hc_reg[0]_rep__0_34\ => \g2_b4__1_n_0\,
      \hc_reg[0]_rep__0_35\ => \g3_b4__1_n_0\,
      \hc_reg[0]_rep__0_36\ => \g4_b4__1_n_0\,
      \hc_reg[0]_rep__0_37\ => \g5_b4__1_n_0\,
      \hc_reg[0]_rep__0_38\ => \g6_b4__1_n_0\,
      \hc_reg[0]_rep__0_39\ => \g7_b4__1_n_0\,
      \hc_reg[0]_rep__0_4\ => g4_b4_n_0,
      \hc_reg[0]_rep__0_40\ => \g8_b4__1_n_0\,
      \hc_reg[0]_rep__0_41\ => \g9_b4__1_n_0\,
      \hc_reg[0]_rep__0_42\ => \g10_b4__1_n_0\,
      \hc_reg[0]_rep__0_43\ => \g11_b4__1_n_0\,
      \hc_reg[0]_rep__0_44\ => \g12_b4__1_n_0\,
      \hc_reg[0]_rep__0_45\ => \g13_b4__1_n_0\,
      \hc_reg[0]_rep__0_46\ => \g14_b4__1_n_0\,
      \hc_reg[0]_rep__0_47\ => \g15_b4__1_n_0\,
      \hc_reg[0]_rep__0_48\ => \g0_b4__2_n_0\,
      \hc_reg[0]_rep__0_49\ => \g1_b4__2_n_0\,
      \hc_reg[0]_rep__0_5\ => g5_b4_n_0,
      \hc_reg[0]_rep__0_50\ => \g2_b4__2_n_0\,
      \hc_reg[0]_rep__0_51\ => \g3_b4__2_n_0\,
      \hc_reg[0]_rep__0_52\ => \g4_b4__2_n_0\,
      \hc_reg[0]_rep__0_53\ => \g5_b4__2_n_0\,
      \hc_reg[0]_rep__0_54\ => \g6_b4__2_n_0\,
      \hc_reg[0]_rep__0_55\ => \g7_b4__2_n_0\,
      \hc_reg[0]_rep__0_56\ => \g8_b4__2_n_0\,
      \hc_reg[0]_rep__0_57\ => \g9_b4__2_n_0\,
      \hc_reg[0]_rep__0_58\ => \g10_b4__2_n_0\,
      \hc_reg[0]_rep__0_59\ => \g11_b4__2_n_0\,
      \hc_reg[0]_rep__0_6\ => g6_b4_n_0,
      \hc_reg[0]_rep__0_60\ => \g12_b4__2_n_0\,
      \hc_reg[0]_rep__0_61\ => \g13_b4__2_n_0\,
      \hc_reg[0]_rep__0_62\ => \g14_b4__2_n_0\,
      \hc_reg[0]_rep__0_63\ => \g15_b4__2_n_0\,
      \hc_reg[0]_rep__0_64\ => \g0_b7__2_n_0\,
      \hc_reg[0]_rep__0_65\ => \g1_b7__2_n_0\,
      \hc_reg[0]_rep__0_66\ => \g2_b7__2_n_0\,
      \hc_reg[0]_rep__0_67\ => \g3_b7__2_n_0\,
      \hc_reg[0]_rep__0_68\ => \g6_b7__2_n_0\,
      \hc_reg[0]_rep__0_69\ => \g7_b7__2_n_0\,
      \hc_reg[0]_rep__0_7\ => g7_b4_n_0,
      \hc_reg[0]_rep__0_70\ => \g0_b4__3_n_0\,
      \hc_reg[0]_rep__0_71\ => \g1_b4__3_n_0\,
      \hc_reg[0]_rep__0_72\ => \g2_b4__3_n_0\,
      \hc_reg[0]_rep__0_73\ => \g3_b4__3_n_0\,
      \hc_reg[0]_rep__0_74\ => \g4_b4__3_n_0\,
      \hc_reg[0]_rep__0_75\ => \g5_b4__3_n_0\,
      \hc_reg[0]_rep__0_76\ => \g6_b4__3_n_0\,
      \hc_reg[0]_rep__0_77\ => \g7_b4__3_n_0\,
      \hc_reg[0]_rep__0_78\ => \g8_b4__3_n_0\,
      \hc_reg[0]_rep__0_79\ => \g9_b4__3_n_0\,
      \hc_reg[0]_rep__0_8\ => g8_b4_n_0,
      \hc_reg[0]_rep__0_80\ => \g10_b4__3_n_0\,
      \hc_reg[0]_rep__0_81\ => \g11_b4__3_n_0\,
      \hc_reg[0]_rep__0_82\ => \g12_b4__3_n_0\,
      \hc_reg[0]_rep__0_83\ => \g13_b4__3_n_0\,
      \hc_reg[0]_rep__0_84\ => \g14_b4__3_n_0\,
      \hc_reg[0]_rep__0_85\ => \g15_b4__3_n_0\,
      \hc_reg[0]_rep__0_86\ => \g0_b4__6_n_0\,
      \hc_reg[0]_rep__0_87\ => \g1_b4__6_n_0\,
      \hc_reg[0]_rep__0_88\ => \g2_b4__6_n_0\,
      \hc_reg[0]_rep__0_89\ => \g3_b4__6_n_0\,
      \hc_reg[0]_rep__0_9\ => g9_b4_n_0,
      \hc_reg[0]_rep__0_90\ => \g4_b4__6_n_0\,
      \hc_reg[0]_rep__0_91\ => \g5_b4__6_n_0\,
      \hc_reg[0]_rep__0_92\ => \g6_b4__6_n_0\,
      \hc_reg[0]_rep__0_93\ => \g7_b4__6_n_0\,
      \hc_reg[0]_rep__0_94\ => \g8_b4__6_n_0\,
      \hc_reg[0]_rep__0_95\ => \g9_b4__6_n_0\,
      \hc_reg[0]_rep__0_96\ => \g10_b4__6_n_0\,
      \hc_reg[0]_rep__0_97\ => \g11_b4__6_n_0\,
      \hc_reg[0]_rep__0_98\ => \g12_b4__6_n_0\,
      \hc_reg[0]_rep__0_99\ => \g13_b4__6_n_0\,
      \hc_reg[0]_rep__10_0\ => \g0_b0__4_n_0\,
      \hc_reg[0]_rep__10_1\ => \g1_b0__4_n_0\,
      \hc_reg[0]_rep__10_10\ => \g10_b0__4_n_0\,
      \hc_reg[0]_rep__10_11\ => \g11_b0__4_n_0\,
      \hc_reg[0]_rep__10_12\ => \g12_b0__4_n_0\,
      \hc_reg[0]_rep__10_13\ => \g13_b0__4_n_0\,
      \hc_reg[0]_rep__10_14\ => \g14_b0__4_n_0\,
      \hc_reg[0]_rep__10_15\ => \g15_b0__4_n_0\,
      \hc_reg[0]_rep__10_16\ => \g0_b1__5_n_0\,
      \hc_reg[0]_rep__10_17\ => \g1_b1__5_n_0\,
      \hc_reg[0]_rep__10_18\ => \g2_b1__5_n_0\,
      \hc_reg[0]_rep__10_19\ => \g3_b1__5_n_0\,
      \hc_reg[0]_rep__10_2\ => \g2_b0__4_n_0\,
      \hc_reg[0]_rep__10_20\ => \g4_b1__5_n_0\,
      \hc_reg[0]_rep__10_21\ => \g5_b1__5_n_0\,
      \hc_reg[0]_rep__10_22\ => \g6_b1__5_n_0\,
      \hc_reg[0]_rep__10_23\ => \g7_b1__5_n_0\,
      \hc_reg[0]_rep__10_24\ => \g8_b1__5_n_0\,
      \hc_reg[0]_rep__10_25\ => \g9_b1__5_n_0\,
      \hc_reg[0]_rep__10_26\ => \g10_b1__5_n_0\,
      \hc_reg[0]_rep__10_27\ => \g11_b1__5_n_0\,
      \hc_reg[0]_rep__10_28\ => \g12_b1__5_n_0\,
      \hc_reg[0]_rep__10_29\ => \g13_b1__5_n_0\,
      \hc_reg[0]_rep__10_3\ => \g3_b0__4_n_0\,
      \hc_reg[0]_rep__10_30\ => \g14_b1__5_n_0\,
      \hc_reg[0]_rep__10_31\ => \g15_b1__5_n_0\,
      \hc_reg[0]_rep__10_4\ => \g4_b0__4_n_0\,
      \hc_reg[0]_rep__10_5\ => \g5_b0__4_n_0\,
      \hc_reg[0]_rep__10_6\ => \g6_b0__4_n_0\,
      \hc_reg[0]_rep__10_7\ => \g7_b0__4_n_0\,
      \hc_reg[0]_rep__10_8\ => \g8_b0__4_n_0\,
      \hc_reg[0]_rep__10_9\ => \g9_b0__4_n_0\,
      \hc_reg[0]_rep__11_0\ => \g0_b1__4_n_0\,
      \hc_reg[0]_rep__11_1\ => \g1_b1__4_n_0\,
      \hc_reg[0]_rep__11_10\ => \g10_b1__4_n_0\,
      \hc_reg[0]_rep__11_11\ => \g11_b1__4_n_0\,
      \hc_reg[0]_rep__11_12\ => \g12_b1__4_n_0\,
      \hc_reg[0]_rep__11_13\ => \g13_b1__4_n_0\,
      \hc_reg[0]_rep__11_14\ => \g14_b1__4_n_0\,
      \hc_reg[0]_rep__11_15\ => \g15_b1__4_n_0\,
      \hc_reg[0]_rep__11_16\ => \g0_b1__6_n_0\,
      \hc_reg[0]_rep__11_17\ => \g1_b1__6_n_0\,
      \hc_reg[0]_rep__11_18\ => \g2_b1__6_n_0\,
      \hc_reg[0]_rep__11_19\ => \g3_b1__6_n_0\,
      \hc_reg[0]_rep__11_2\ => \g2_b1__4_n_0\,
      \hc_reg[0]_rep__11_20\ => \g4_b1__6_n_0\,
      \hc_reg[0]_rep__11_21\ => \g5_b1__6_n_0\,
      \hc_reg[0]_rep__11_22\ => \g6_b1__6_n_0\,
      \hc_reg[0]_rep__11_23\ => \g7_b1__6_n_0\,
      \hc_reg[0]_rep__11_24\ => \g8_b1__6_n_0\,
      \hc_reg[0]_rep__11_25\ => \g9_b1__6_n_0\,
      \hc_reg[0]_rep__11_26\ => \g10_b1__6_n_0\,
      \hc_reg[0]_rep__11_27\ => \g11_b1__6_n_0\,
      \hc_reg[0]_rep__11_28\ => \g12_b1__6_n_0\,
      \hc_reg[0]_rep__11_29\ => \g13_b1__6_n_0\,
      \hc_reg[0]_rep__11_3\ => \g3_b1__4_n_0\,
      \hc_reg[0]_rep__11_30\ => \g14_b1__6_n_0\,
      \hc_reg[0]_rep__11_31\ => \g15_b1__6_n_0\,
      \hc_reg[0]_rep__11_32\ => \g4_b8__6_n_0\,
      \hc_reg[0]_rep__11_33\ => \g5_b8__6_n_0\,
      \hc_reg[0]_rep__11_34\ => \g6_b8__6_n_0\,
      \hc_reg[0]_rep__11_35\ => \g7_b8__6_n_0\,
      \hc_reg[0]_rep__11_36\ => \g8_b8__6_n_0\,
      \hc_reg[0]_rep__11_37\ => \g9_b8__6_n_0\,
      \hc_reg[0]_rep__11_38\ => \g10_b8__6_n_0\,
      \hc_reg[0]_rep__11_39\ => \g11_b8__6_n_0\,
      \hc_reg[0]_rep__11_4\ => \g4_b1__4_n_0\,
      \hc_reg[0]_rep__11_40\ => \g12_b8__6_n_0\,
      \hc_reg[0]_rep__11_41\ => \g13_b8__6_n_0\,
      \hc_reg[0]_rep__11_42\ => \g14_b8__6_n_0\,
      \hc_reg[0]_rep__11_43\ => \g15_b8__6_n_0\,
      \hc_reg[0]_rep__11_5\ => \g5_b1__4_n_0\,
      \hc_reg[0]_rep__11_6\ => \g6_b1__4_n_0\,
      \hc_reg[0]_rep__11_7\ => \g7_b1__4_n_0\,
      \hc_reg[0]_rep__11_8\ => \g8_b1__4_n_0\,
      \hc_reg[0]_rep__11_9\ => \g9_b1__4_n_0\,
      \hc_reg[0]_rep__12_0\ => g0_b9_n_0,
      \hc_reg[0]_rep__12_1\ => g1_b9_n_0,
      \hc_reg[0]_rep__12_10\ => g10_b9_n_0,
      \hc_reg[0]_rep__12_11\ => g11_b9_n_0,
      \hc_reg[0]_rep__12_12\ => g12_b9_n_0,
      \hc_reg[0]_rep__12_13\ => g13_b9_n_0,
      \hc_reg[0]_rep__12_14\ => \g0_b9__0_n_0\,
      \hc_reg[0]_rep__12_15\ => \g1_b9__0_n_0\,
      \hc_reg[0]_rep__12_16\ => \g2_b9__0_n_0\,
      \hc_reg[0]_rep__12_17\ => \g3_b9__0_n_0\,
      \hc_reg[0]_rep__12_18\ => \g4_b9__0_n_0\,
      \hc_reg[0]_rep__12_19\ => \g5_b9__0_n_0\,
      \hc_reg[0]_rep__12_2\ => g2_b9_n_0,
      \hc_reg[0]_rep__12_20\ => \g6_b9__0_n_0\,
      \hc_reg[0]_rep__12_21\ => \g7_b9__0_n_0\,
      \hc_reg[0]_rep__12_22\ => \g8_b9__0_n_0\,
      \hc_reg[0]_rep__12_23\ => \g9_b9__0_n_0\,
      \hc_reg[0]_rep__12_24\ => \g10_b9__0_n_0\,
      \hc_reg[0]_rep__12_25\ => \g11_b9__0_n_0\,
      \hc_reg[0]_rep__12_26\ => \g12_b9__0_n_0\,
      \hc_reg[0]_rep__12_27\ => \g13_b9__0_n_0\,
      \hc_reg[0]_rep__12_28\ => \g14_b9__0_n_0\,
      \hc_reg[0]_rep__12_29\ => \g15_b9__0_n_0\,
      \hc_reg[0]_rep__12_3\ => g3_b9_n_0,
      \hc_reg[0]_rep__12_30\ => \g0_b8__4_n_0\,
      \hc_reg[0]_rep__12_31\ => \g1_b8__4_n_0\,
      \hc_reg[0]_rep__12_32\ => \g2_b8__4_n_0\,
      \hc_reg[0]_rep__12_33\ => \g3_b8__4_n_0\,
      \hc_reg[0]_rep__12_34\ => \g4_b8__4_n_0\,
      \hc_reg[0]_rep__12_35\ => \g5_b8__4_n_0\,
      \hc_reg[0]_rep__12_36\ => \g6_b8__4_n_0\,
      \hc_reg[0]_rep__12_37\ => \g7_b8__4_n_0\,
      \hc_reg[0]_rep__12_38\ => \g8_b8__4_n_0\,
      \hc_reg[0]_rep__12_39\ => \g9_b8__4_n_0\,
      \hc_reg[0]_rep__12_4\ => g4_b9_n_0,
      \hc_reg[0]_rep__12_40\ => \g10_b8__4_n_0\,
      \hc_reg[0]_rep__12_41\ => \g11_b8__4_n_0\,
      \hc_reg[0]_rep__12_42\ => \g12_b8__4_n_0\,
      \hc_reg[0]_rep__12_43\ => \g13_b8__4_n_0\,
      \hc_reg[0]_rep__12_44\ => \g14_b8__4_n_0\,
      \hc_reg[0]_rep__12_45\ => \g15_b8__4_n_0\,
      \hc_reg[0]_rep__12_46\ => \g0_b8__5_n_0\,
      \hc_reg[0]_rep__12_47\ => \g1_b8__5_n_0\,
      \hc_reg[0]_rep__12_48\ => \g2_b8__5_n_0\,
      \hc_reg[0]_rep__12_49\ => \g3_b8__5_n_0\,
      \hc_reg[0]_rep__12_5\ => g5_b9_n_0,
      \hc_reg[0]_rep__12_50\ => \g4_b8__5_n_0\,
      \hc_reg[0]_rep__12_51\ => \g5_b8__5_n_0\,
      \hc_reg[0]_rep__12_52\ => \g6_b8__5_n_0\,
      \hc_reg[0]_rep__12_53\ => \g7_b8__5_n_0\,
      \hc_reg[0]_rep__12_54\ => \g8_b8__5_n_0\,
      \hc_reg[0]_rep__12_55\ => \g9_b8__5_n_0\,
      \hc_reg[0]_rep__12_56\ => \g10_b8__5_n_0\,
      \hc_reg[0]_rep__12_57\ => \g11_b8__5_n_0\,
      \hc_reg[0]_rep__12_58\ => \g12_b8__5_n_0\,
      \hc_reg[0]_rep__12_59\ => \g13_b8__5_n_0\,
      \hc_reg[0]_rep__12_6\ => g6_b9_n_0,
      \hc_reg[0]_rep__12_60\ => \g14_b8__5_n_0\,
      \hc_reg[0]_rep__12_61\ => \g15_b8__5_n_0\,
      \hc_reg[0]_rep__12_62\ => \g0_b8__6_n_0\,
      \hc_reg[0]_rep__12_63\ => \g1_b8__6_n_0\,
      \hc_reg[0]_rep__12_64\ => \g2_b8__6_n_0\,
      \hc_reg[0]_rep__12_65\ => \g3_b8__6_n_0\,
      \hc_reg[0]_rep__12_66\ => \g0_b9__6_n_0\,
      \hc_reg[0]_rep__12_67\ => \g1_b9__6_n_0\,
      \hc_reg[0]_rep__12_68\ => \g2_b9__6_n_0\,
      \hc_reg[0]_rep__12_69\ => \g3_b9__6_n_0\,
      \hc_reg[0]_rep__12_7\ => g7_b9_n_0,
      \hc_reg[0]_rep__12_70\ => \g4_b9__6_n_0\,
      \hc_reg[0]_rep__12_71\ => \g5_b9__6_n_0\,
      \hc_reg[0]_rep__12_72\ => \g6_b9__6_n_0\,
      \hc_reg[0]_rep__12_73\ => \g7_b9__6_n_0\,
      \hc_reg[0]_rep__12_74\ => \g8_b9__6_n_0\,
      \hc_reg[0]_rep__12_75\ => \g9_b9__6_n_0\,
      \hc_reg[0]_rep__12_76\ => \g10_b9__6_n_0\,
      \hc_reg[0]_rep__12_77\ => \g11_b9__6_n_0\,
      \hc_reg[0]_rep__12_78\ => \g12_b9__6_n_0\,
      \hc_reg[0]_rep__12_79\ => \g13_b9__6_n_0\,
      \hc_reg[0]_rep__12_8\ => g8_b9_n_0,
      \hc_reg[0]_rep__12_80\ => \g14_b9__6_n_0\,
      \hc_reg[0]_rep__12_81\ => \g15_b9__6_n_0\,
      \hc_reg[0]_rep__12_9\ => g9_b9_n_0,
      \hc_reg[0]_rep__13_0\ => g14_b9_n_0,
      \hc_reg[0]_rep__13_1\ => g15_b9_n_0,
      \hc_reg[0]_rep__13_10\ => \g8_b9__1_n_0\,
      \hc_reg[0]_rep__13_11\ => \g9_b9__1_n_0\,
      \hc_reg[0]_rep__13_12\ => \g10_b9__1_n_0\,
      \hc_reg[0]_rep__13_13\ => \g11_b9__1_n_0\,
      \hc_reg[0]_rep__13_14\ => \g12_b9__1_n_0\,
      \hc_reg[0]_rep__13_15\ => \g13_b9__1_n_0\,
      \hc_reg[0]_rep__13_16\ => \g14_b9__1_n_0\,
      \hc_reg[0]_rep__13_17\ => \g15_b9__1_n_0\,
      \hc_reg[0]_rep__13_18\ => \g0_b9__2_n_0\,
      \hc_reg[0]_rep__13_19\ => \g1_b9__2_n_0\,
      \hc_reg[0]_rep__13_2\ => \g0_b9__1_n_0\,
      \hc_reg[0]_rep__13_20\ => \g2_b9__2_n_0\,
      \hc_reg[0]_rep__13_21\ => \g3_b9__2_n_0\,
      \hc_reg[0]_rep__13_22\ => \g4_b9__2_n_0\,
      \hc_reg[0]_rep__13_23\ => \g5_b9__2_n_0\,
      \hc_reg[0]_rep__13_24\ => \g6_b9__2_n_0\,
      \hc_reg[0]_rep__13_25\ => \g7_b9__2_n_0\,
      \hc_reg[0]_rep__13_26\ => \g8_b9__2_n_0\,
      \hc_reg[0]_rep__13_27\ => \g9_b9__2_n_0\,
      \hc_reg[0]_rep__13_28\ => \g10_b9__2_n_0\,
      \hc_reg[0]_rep__13_29\ => \g11_b9__2_n_0\,
      \hc_reg[0]_rep__13_3\ => \g1_b9__1_n_0\,
      \hc_reg[0]_rep__13_30\ => \g12_b9__2_n_0\,
      \hc_reg[0]_rep__13_31\ => \g13_b9__2_n_0\,
      \hc_reg[0]_rep__13_32\ => \g14_b9__2_n_0\,
      \hc_reg[0]_rep__13_33\ => \g15_b9__2_n_0\,
      \hc_reg[0]_rep__13_34\ => \g0_b9__3_n_0\,
      \hc_reg[0]_rep__13_35\ => \g1_b9__3_n_0\,
      \hc_reg[0]_rep__13_36\ => \g2_b9__3_n_0\,
      \hc_reg[0]_rep__13_37\ => \g3_b9__3_n_0\,
      \hc_reg[0]_rep__13_38\ => \g4_b9__3_n_0\,
      \hc_reg[0]_rep__13_39\ => \g5_b9__3_n_0\,
      \hc_reg[0]_rep__13_4\ => \g2_b9__1_n_0\,
      \hc_reg[0]_rep__13_40\ => \g6_b9__3_n_0\,
      \hc_reg[0]_rep__13_41\ => \g7_b9__3_n_0\,
      \hc_reg[0]_rep__13_42\ => \g8_b9__3_n_0\,
      \hc_reg[0]_rep__13_43\ => \g9_b9__3_n_0\,
      \hc_reg[0]_rep__13_44\ => \g10_b9__3_n_0\,
      \hc_reg[0]_rep__13_45\ => \g11_b9__3_n_0\,
      \hc_reg[0]_rep__13_46\ => \g12_b9__3_n_0\,
      \hc_reg[0]_rep__13_47\ => \g13_b9__3_n_0\,
      \hc_reg[0]_rep__13_48\ => \g14_b9__3_n_0\,
      \hc_reg[0]_rep__13_49\ => \g15_b9__3_n_0\,
      \hc_reg[0]_rep__13_5\ => \g3_b9__1_n_0\,
      \hc_reg[0]_rep__13_50\ => \g0_b9__4_n_0\,
      \hc_reg[0]_rep__13_51\ => \g1_b9__4_n_0\,
      \hc_reg[0]_rep__13_52\ => \g2_b9__4_n_0\,
      \hc_reg[0]_rep__13_53\ => \g3_b9__4_n_0\,
      \hc_reg[0]_rep__13_54\ => \g4_b9__4_n_0\,
      \hc_reg[0]_rep__13_55\ => \g5_b9__4_n_0\,
      \hc_reg[0]_rep__13_56\ => \g6_b9__4_n_0\,
      \hc_reg[0]_rep__13_57\ => \g7_b9__4_n_0\,
      \hc_reg[0]_rep__13_58\ => \g8_b9__4_n_0\,
      \hc_reg[0]_rep__13_59\ => \g9_b9__4_n_0\,
      \hc_reg[0]_rep__13_6\ => \g4_b9__1_n_0\,
      \hc_reg[0]_rep__13_60\ => \g10_b9__4_n_0\,
      \hc_reg[0]_rep__13_61\ => \g11_b9__4_n_0\,
      \hc_reg[0]_rep__13_62\ => \g12_b9__4_n_0\,
      \hc_reg[0]_rep__13_63\ => \g13_b9__4_n_0\,
      \hc_reg[0]_rep__13_64\ => \g14_b9__4_n_0\,
      \hc_reg[0]_rep__13_65\ => \g15_b9__4_n_0\,
      \hc_reg[0]_rep__13_66\ => \g0_b9__5_n_0\,
      \hc_reg[0]_rep__13_67\ => \g1_b9__5_n_0\,
      \hc_reg[0]_rep__13_68\ => \g2_b9__5_n_0\,
      \hc_reg[0]_rep__13_69\ => \g3_b9__5_n_0\,
      \hc_reg[0]_rep__13_7\ => \g5_b9__1_n_0\,
      \hc_reg[0]_rep__13_70\ => \g4_b9__5_n_0\,
      \hc_reg[0]_rep__13_71\ => \g5_b9__5_n_0\,
      \hc_reg[0]_rep__13_72\ => \g6_b9__5_n_0\,
      \hc_reg[0]_rep__13_73\ => \g7_b9__5_n_0\,
      \hc_reg[0]_rep__13_74\ => \g8_b9__5_n_0\,
      \hc_reg[0]_rep__13_75\ => \g9_b9__5_n_0\,
      \hc_reg[0]_rep__13_76\ => \g10_b9__5_n_0\,
      \hc_reg[0]_rep__13_77\ => \g11_b9__5_n_0\,
      \hc_reg[0]_rep__13_78\ => \g12_b9__5_n_0\,
      \hc_reg[0]_rep__13_79\ => \g13_b9__5_n_0\,
      \hc_reg[0]_rep__13_8\ => \g6_b9__1_n_0\,
      \hc_reg[0]_rep__13_80\ => \g14_b9__5_n_0\,
      \hc_reg[0]_rep__13_81\ => \g15_b9__5_n_0\,
      \hc_reg[0]_rep__13_9\ => \g7_b9__1_n_0\,
      \hc_reg[0]_rep__14_0\ => pixel_counter_n_459,
      \hc_reg[0]_rep__14_1\ => \g0_b6__4_n_0\,
      \hc_reg[0]_rep__14_10\ => \g9_b6__4_n_0\,
      \hc_reg[0]_rep__14_11\ => \g10_b6__4_n_0\,
      \hc_reg[0]_rep__14_12\ => \g11_b6__4_n_0\,
      \hc_reg[0]_rep__14_13\ => \g12_b6__4_n_0\,
      \hc_reg[0]_rep__14_14\ => \g13_b6__4_n_0\,
      \hc_reg[0]_rep__14_15\ => \g14_b6__4_n_0\,
      \hc_reg[0]_rep__14_16\ => \g15_b6__4_n_0\,
      \hc_reg[0]_rep__14_17\ => \g0_b6__5_n_0\,
      \hc_reg[0]_rep__14_18\ => \g1_b6__5_n_0\,
      \hc_reg[0]_rep__14_19\ => \g2_b6__5_n_0\,
      \hc_reg[0]_rep__14_2\ => \g1_b6__4_n_0\,
      \hc_reg[0]_rep__14_20\ => \g3_b6__5_n_0\,
      \hc_reg[0]_rep__14_21\ => \g4_b6__5_n_0\,
      \hc_reg[0]_rep__14_22\ => \g5_b6__5_n_0\,
      \hc_reg[0]_rep__14_23\ => \g6_b6__5_n_0\,
      \hc_reg[0]_rep__14_24\ => \g7_b6__5_n_0\,
      \hc_reg[0]_rep__14_25\ => \g8_b6__5_n_0\,
      \hc_reg[0]_rep__14_26\ => \g9_b6__5_n_0\,
      \hc_reg[0]_rep__14_27\ => \g10_b6__5_n_0\,
      \hc_reg[0]_rep__14_28\ => \g11_b6__5_n_0\,
      \hc_reg[0]_rep__14_29\ => \g12_b6__5_n_0\,
      \hc_reg[0]_rep__14_3\ => \g2_b6__4_n_0\,
      \hc_reg[0]_rep__14_30\ => \g13_b6__5_n_0\,
      \hc_reg[0]_rep__14_31\ => \g14_b6__5_n_0\,
      \hc_reg[0]_rep__14_32\ => \g15_b6__5_n_0\,
      \hc_reg[0]_rep__14_33\ => \g0_b6__6_n_0\,
      \hc_reg[0]_rep__14_34\ => \g1_b6__6_n_0\,
      \hc_reg[0]_rep__14_35\ => \g2_b6__6_n_0\,
      \hc_reg[0]_rep__14_36\ => \g3_b6__6_n_0\,
      \hc_reg[0]_rep__14_37\ => \g4_b6__6_n_0\,
      \hc_reg[0]_rep__14_38\ => \g5_b6__6_n_0\,
      \hc_reg[0]_rep__14_39\ => \g6_b6__6_n_0\,
      \hc_reg[0]_rep__14_4\ => \g3_b6__4_n_0\,
      \hc_reg[0]_rep__14_40\ => \g7_b6__6_n_0\,
      \hc_reg[0]_rep__14_41\ => \g8_b6__6_n_0\,
      \hc_reg[0]_rep__14_42\ => \g9_b6__6_n_0\,
      \hc_reg[0]_rep__14_43\ => \g10_b6__6_n_0\,
      \hc_reg[0]_rep__14_44\ => \g11_b6__6_n_0\,
      \hc_reg[0]_rep__14_45\ => \g12_b6__6_n_0\,
      \hc_reg[0]_rep__14_46\ => \g13_b6__6_n_0\,
      \hc_reg[0]_rep__14_47\ => \g14_b6__6_n_0\,
      \hc_reg[0]_rep__14_48\ => \g15_b6__6_n_0\,
      \hc_reg[0]_rep__14_5\ => \g4_b6__4_n_0\,
      \hc_reg[0]_rep__14_6\ => \g5_b6__4_n_0\,
      \hc_reg[0]_rep__14_7\ => \g6_b6__4_n_0\,
      \hc_reg[0]_rep__14_8\ => \g7_b6__4_n_0\,
      \hc_reg[0]_rep__14_9\ => \g8_b6__4_n_0\,
      \hc_reg[0]_rep__1_0\ => g0_b7_n_0,
      \hc_reg[0]_rep__1_1\ => g1_b7_n_0,
      \hc_reg[0]_rep__1_10\ => g10_b7_n_0,
      \hc_reg[0]_rep__1_100\ => \g10_b7__4_n_0\,
      \hc_reg[0]_rep__1_101\ => \g11_b7__4_n_0\,
      \hc_reg[0]_rep__1_102\ => \g12_b7__4_n_0\,
      \hc_reg[0]_rep__1_103\ => \g13_b7__4_n_0\,
      \hc_reg[0]_rep__1_104\ => \g14_b7__4_n_0\,
      \hc_reg[0]_rep__1_105\ => \g15_b7__4_n_0\,
      \hc_reg[0]_rep__1_106\ => \g12_b4__5_n_0\,
      \hc_reg[0]_rep__1_107\ => \g13_b4__5_n_0\,
      \hc_reg[0]_rep__1_108\ => \g0_b7__5_n_0\,
      \hc_reg[0]_rep__1_109\ => \g1_b7__5_n_0\,
      \hc_reg[0]_rep__1_11\ => g11_b7_n_0,
      \hc_reg[0]_rep__1_110\ => \g2_b7__5_n_0\,
      \hc_reg[0]_rep__1_111\ => \g3_b7__5_n_0\,
      \hc_reg[0]_rep__1_112\ => \g4_b7__5_n_0\,
      \hc_reg[0]_rep__1_113\ => \g5_b7__5_n_0\,
      \hc_reg[0]_rep__1_114\ => \g6_b7__5_n_0\,
      \hc_reg[0]_rep__1_115\ => \g7_b7__5_n_0\,
      \hc_reg[0]_rep__1_116\ => \g8_b7__5_n_0\,
      \hc_reg[0]_rep__1_117\ => \g9_b7__5_n_0\,
      \hc_reg[0]_rep__1_118\ => \g10_b7__5_n_0\,
      \hc_reg[0]_rep__1_119\ => \g11_b7__5_n_0\,
      \hc_reg[0]_rep__1_12\ => g12_b7_n_0,
      \hc_reg[0]_rep__1_120\ => \g12_b7__5_n_0\,
      \hc_reg[0]_rep__1_121\ => \g13_b7__5_n_0\,
      \hc_reg[0]_rep__1_122\ => \g14_b7__5_n_0\,
      \hc_reg[0]_rep__1_123\ => \g15_b7__5_n_0\,
      \hc_reg[0]_rep__1_13\ => g13_b7_n_0,
      \hc_reg[0]_rep__1_14\ => g14_b7_n_0,
      \hc_reg[0]_rep__1_15\ => g15_b7_n_0,
      \hc_reg[0]_rep__1_16\ => \g0_b7__0_n_0\,
      \hc_reg[0]_rep__1_17\ => \g1_b7__0_n_0\,
      \hc_reg[0]_rep__1_18\ => \g2_b7__0_n_0\,
      \hc_reg[0]_rep__1_19\ => \g3_b7__0_n_0\,
      \hc_reg[0]_rep__1_2\ => g2_b7_n_0,
      \hc_reg[0]_rep__1_20\ => \g4_b7__0_n_0\,
      \hc_reg[0]_rep__1_21\ => \g5_b7__0_n_0\,
      \hc_reg[0]_rep__1_22\ => \g6_b7__0_n_0\,
      \hc_reg[0]_rep__1_23\ => \g7_b7__0_n_0\,
      \hc_reg[0]_rep__1_24\ => \g8_b7__0_n_0\,
      \hc_reg[0]_rep__1_25\ => \g9_b7__0_n_0\,
      \hc_reg[0]_rep__1_26\ => \g10_b7__0_n_0\,
      \hc_reg[0]_rep__1_27\ => \g11_b7__0_n_0\,
      \hc_reg[0]_rep__1_28\ => \g12_b7__0_n_0\,
      \hc_reg[0]_rep__1_29\ => \g13_b7__0_n_0\,
      \hc_reg[0]_rep__1_3\ => g3_b7_n_0,
      \hc_reg[0]_rep__1_30\ => \g14_b7__0_n_0\,
      \hc_reg[0]_rep__1_31\ => \g15_b7__0_n_0\,
      \hc_reg[0]_rep__1_32\ => \g0_b7__1_n_0\,
      \hc_reg[0]_rep__1_33\ => \g1_b7__1_n_0\,
      \hc_reg[0]_rep__1_34\ => \g2_b7__1_n_0\,
      \hc_reg[0]_rep__1_35\ => \g3_b7__1_n_0\,
      \hc_reg[0]_rep__1_36\ => \g4_b7__1_n_0\,
      \hc_reg[0]_rep__1_37\ => \g5_b7__1_n_0\,
      \hc_reg[0]_rep__1_38\ => \g6_b7__1_n_0\,
      \hc_reg[0]_rep__1_39\ => \g7_b7__1_n_0\,
      \hc_reg[0]_rep__1_4\ => g4_b7_n_0,
      \hc_reg[0]_rep__1_40\ => \g8_b7__1_n_0\,
      \hc_reg[0]_rep__1_41\ => \g9_b7__1_n_0\,
      \hc_reg[0]_rep__1_42\ => \g10_b7__1_n_0\,
      \hc_reg[0]_rep__1_43\ => \g11_b7__1_n_0\,
      \hc_reg[0]_rep__1_44\ => \g12_b7__1_n_0\,
      \hc_reg[0]_rep__1_45\ => \g13_b7__1_n_0\,
      \hc_reg[0]_rep__1_46\ => \g14_b7__1_n_0\,
      \hc_reg[0]_rep__1_47\ => \g15_b7__1_n_0\,
      \hc_reg[0]_rep__1_48\ => \g4_b7__2_n_0\,
      \hc_reg[0]_rep__1_49\ => \g5_b7__2_n_0\,
      \hc_reg[0]_rep__1_5\ => g5_b7_n_0,
      \hc_reg[0]_rep__1_50\ => \g8_b7__2_n_0\,
      \hc_reg[0]_rep__1_51\ => \g9_b7__2_n_0\,
      \hc_reg[0]_rep__1_52\ => \g10_b7__2_n_0\,
      \hc_reg[0]_rep__1_53\ => \g11_b7__2_n_0\,
      \hc_reg[0]_rep__1_54\ => \g12_b7__2_n_0\,
      \hc_reg[0]_rep__1_55\ => \g13_b7__2_n_0\,
      \hc_reg[0]_rep__1_56\ => \g14_b7__2_n_0\,
      \hc_reg[0]_rep__1_57\ => \g15_b7__2_n_0\,
      \hc_reg[0]_rep__1_58\ => \g0_b7__3_n_0\,
      \hc_reg[0]_rep__1_59\ => \g1_b7__3_n_0\,
      \hc_reg[0]_rep__1_6\ => g6_b7_n_0,
      \hc_reg[0]_rep__1_60\ => \g2_b7__3_n_0\,
      \hc_reg[0]_rep__1_61\ => \g3_b7__3_n_0\,
      \hc_reg[0]_rep__1_62\ => \g4_b7__3_n_0\,
      \hc_reg[0]_rep__1_63\ => \g5_b7__3_n_0\,
      \hc_reg[0]_rep__1_64\ => \g6_b7__3_n_0\,
      \hc_reg[0]_rep__1_65\ => \g7_b7__3_n_0\,
      \hc_reg[0]_rep__1_66\ => \g8_b7__3_n_0\,
      \hc_reg[0]_rep__1_67\ => \g9_b7__3_n_0\,
      \hc_reg[0]_rep__1_68\ => \g10_b7__3_n_0\,
      \hc_reg[0]_rep__1_69\ => \g11_b7__3_n_0\,
      \hc_reg[0]_rep__1_7\ => g7_b7_n_0,
      \hc_reg[0]_rep__1_70\ => \g12_b7__3_n_0\,
      \hc_reg[0]_rep__1_71\ => \g13_b7__3_n_0\,
      \hc_reg[0]_rep__1_72\ => \g14_b7__3_n_0\,
      \hc_reg[0]_rep__1_73\ => \g15_b7__3_n_0\,
      \hc_reg[0]_rep__1_74\ => \g0_b4__4_n_0\,
      \hc_reg[0]_rep__1_75\ => \g1_b4__4_n_0\,
      \hc_reg[0]_rep__1_76\ => \g2_b4__4_n_0\,
      \hc_reg[0]_rep__1_77\ => \g3_b4__4_n_0\,
      \hc_reg[0]_rep__1_78\ => \g4_b4__4_n_0\,
      \hc_reg[0]_rep__1_79\ => \g5_b4__4_n_0\,
      \hc_reg[0]_rep__1_8\ => g8_b7_n_0,
      \hc_reg[0]_rep__1_80\ => \g6_b4__4_n_0\,
      \hc_reg[0]_rep__1_81\ => \g7_b4__4_n_0\,
      \hc_reg[0]_rep__1_82\ => \g8_b4__4_n_0\,
      \hc_reg[0]_rep__1_83\ => \g9_b4__4_n_0\,
      \hc_reg[0]_rep__1_84\ => \g10_b4__4_n_0\,
      \hc_reg[0]_rep__1_85\ => \g11_b4__4_n_0\,
      \hc_reg[0]_rep__1_86\ => \g12_b4__4_n_0\,
      \hc_reg[0]_rep__1_87\ => \g13_b4__4_n_0\,
      \hc_reg[0]_rep__1_88\ => \g14_b4__4_n_0\,
      \hc_reg[0]_rep__1_89\ => \g15_b4__4_n_0\,
      \hc_reg[0]_rep__1_9\ => g9_b7_n_0,
      \hc_reg[0]_rep__1_90\ => \g0_b7__4_n_0\,
      \hc_reg[0]_rep__1_91\ => \g1_b7__4_n_0\,
      \hc_reg[0]_rep__1_92\ => \g2_b7__4_n_0\,
      \hc_reg[0]_rep__1_93\ => \g3_b7__4_n_0\,
      \hc_reg[0]_rep__1_94\ => \g4_b7__4_n_0\,
      \hc_reg[0]_rep__1_95\ => \g5_b7__4_n_0\,
      \hc_reg[0]_rep__1_96\ => \g6_b7__4_n_0\,
      \hc_reg[0]_rep__1_97\ => \g7_b7__4_n_0\,
      \hc_reg[0]_rep__1_98\ => \g8_b7__4_n_0\,
      \hc_reg[0]_rep__1_99\ => \g9_b7__4_n_0\,
      \hc_reg[0]_rep__2_0\ => \g0_b6__2_n_0\,
      \hc_reg[0]_rep__2_1\ => \g1_b6__2_n_0\,
      \hc_reg[0]_rep__2_10\ => \g10_b6__2_n_0\,
      \hc_reg[0]_rep__2_11\ => \g11_b6__2_n_0\,
      \hc_reg[0]_rep__2_12\ => \g12_b6__2_n_0\,
      \hc_reg[0]_rep__2_13\ => \g13_b6__2_n_0\,
      \hc_reg[0]_rep__2_14\ => \g14_b6__2_n_0\,
      \hc_reg[0]_rep__2_15\ => \g15_b6__2_n_0\,
      \hc_reg[0]_rep__2_16\ => \g0_b6__3_n_0\,
      \hc_reg[0]_rep__2_17\ => \g1_b6__3_n_0\,
      \hc_reg[0]_rep__2_18\ => \g2_b6__3_n_0\,
      \hc_reg[0]_rep__2_19\ => \g3_b6__3_n_0\,
      \hc_reg[0]_rep__2_2\ => \g2_b6__2_n_0\,
      \hc_reg[0]_rep__2_20\ => \g4_b6__3_n_0\,
      \hc_reg[0]_rep__2_21\ => \g5_b6__3_n_0\,
      \hc_reg[0]_rep__2_22\ => \g6_b6__3_n_0\,
      \hc_reg[0]_rep__2_23\ => \g7_b6__3_n_0\,
      \hc_reg[0]_rep__2_24\ => \g8_b6__3_n_0\,
      \hc_reg[0]_rep__2_25\ => \g9_b6__3_n_0\,
      \hc_reg[0]_rep__2_26\ => \g10_b6__3_n_0\,
      \hc_reg[0]_rep__2_27\ => \g11_b6__3_n_0\,
      \hc_reg[0]_rep__2_28\ => \g12_b6__3_n_0\,
      \hc_reg[0]_rep__2_29\ => \g13_b6__3_n_0\,
      \hc_reg[0]_rep__2_3\ => \g3_b6__2_n_0\,
      \hc_reg[0]_rep__2_30\ => \g14_b6__3_n_0\,
      \hc_reg[0]_rep__2_31\ => \g15_b6__3_n_0\,
      \hc_reg[0]_rep__2_32\ => \g0_b4__5_n_0\,
      \hc_reg[0]_rep__2_33\ => \g1_b4__5_n_0\,
      \hc_reg[0]_rep__2_34\ => \g2_b4__5_n_0\,
      \hc_reg[0]_rep__2_35\ => \g3_b4__5_n_0\,
      \hc_reg[0]_rep__2_36\ => \g4_b4__5_n_0\,
      \hc_reg[0]_rep__2_37\ => \g5_b4__5_n_0\,
      \hc_reg[0]_rep__2_38\ => \g6_b4__5_n_0\,
      \hc_reg[0]_rep__2_39\ => \g7_b4__5_n_0\,
      \hc_reg[0]_rep__2_4\ => \g4_b6__2_n_0\,
      \hc_reg[0]_rep__2_40\ => \g8_b4__5_n_0\,
      \hc_reg[0]_rep__2_41\ => \g9_b4__5_n_0\,
      \hc_reg[0]_rep__2_42\ => \g10_b4__5_n_0\,
      \hc_reg[0]_rep__2_43\ => \g11_b4__5_n_0\,
      \hc_reg[0]_rep__2_44\ => \g14_b4__5_n_0\,
      \hc_reg[0]_rep__2_45\ => \g15_b4__5_n_0\,
      \hc_reg[0]_rep__2_5\ => \g5_b6__2_n_0\,
      \hc_reg[0]_rep__2_6\ => \g6_b6__2_n_0\,
      \hc_reg[0]_rep__2_7\ => \g7_b6__2_n_0\,
      \hc_reg[0]_rep__2_8\ => \g8_b6__2_n_0\,
      \hc_reg[0]_rep__2_9\ => \g9_b6__2_n_0\,
      \hc_reg[0]_rep__3_0\ => \g0_b6__0_n_0\,
      \hc_reg[0]_rep__3_1\ => \g1_b6__0_n_0\,
      \hc_reg[0]_rep__3_10\ => \g10_b6__0_n_0\,
      \hc_reg[0]_rep__3_11\ => \g11_b6__0_n_0\,
      \hc_reg[0]_rep__3_12\ => \g12_b6__0_n_0\,
      \hc_reg[0]_rep__3_13\ => \g13_b6__0_n_0\,
      \hc_reg[0]_rep__3_14\ => \g14_b6__0_n_0\,
      \hc_reg[0]_rep__3_15\ => \g15_b6__0_n_0\,
      \hc_reg[0]_rep__3_16\ => \g0_b6__1_n_0\,
      \hc_reg[0]_rep__3_17\ => \g1_b6__1_n_0\,
      \hc_reg[0]_rep__3_18\ => \g2_b6__1_n_0\,
      \hc_reg[0]_rep__3_19\ => \g3_b6__1_n_0\,
      \hc_reg[0]_rep__3_2\ => \g2_b6__0_n_0\,
      \hc_reg[0]_rep__3_20\ => \g4_b6__1_n_0\,
      \hc_reg[0]_rep__3_21\ => \g5_b6__1_n_0\,
      \hc_reg[0]_rep__3_22\ => \g6_b6__1_n_0\,
      \hc_reg[0]_rep__3_23\ => \g7_b6__1_n_0\,
      \hc_reg[0]_rep__3_24\ => \g8_b6__1_n_0\,
      \hc_reg[0]_rep__3_25\ => \g9_b6__1_n_0\,
      \hc_reg[0]_rep__3_26\ => \g10_b6__1_n_0\,
      \hc_reg[0]_rep__3_27\ => \g11_b6__1_n_0\,
      \hc_reg[0]_rep__3_28\ => \g12_b6__1_n_0\,
      \hc_reg[0]_rep__3_29\ => \g13_b6__1_n_0\,
      \hc_reg[0]_rep__3_3\ => \g3_b6__0_n_0\,
      \hc_reg[0]_rep__3_30\ => \g14_b6__1_n_0\,
      \hc_reg[0]_rep__3_31\ => \g15_b6__1_n_0\,
      \hc_reg[0]_rep__3_4\ => \g4_b6__0_n_0\,
      \hc_reg[0]_rep__3_5\ => \g5_b6__0_n_0\,
      \hc_reg[0]_rep__3_6\ => \g6_b6__0_n_0\,
      \hc_reg[0]_rep__3_7\ => \g7_b6__0_n_0\,
      \hc_reg[0]_rep__3_8\ => \g8_b6__0_n_0\,
      \hc_reg[0]_rep__3_9\ => \g9_b6__0_n_0\,
      \hc_reg[0]_rep__4_0\ => g0_b6_n_0,
      \hc_reg[0]_rep__4_1\ => g1_b6_n_0,
      \hc_reg[0]_rep__4_10\ => g10_b6_n_0,
      \hc_reg[0]_rep__4_11\ => g11_b6_n_0,
      \hc_reg[0]_rep__4_12\ => g12_b6_n_0,
      \hc_reg[0]_rep__4_13\ => g13_b6_n_0,
      \hc_reg[0]_rep__4_14\ => g14_b6_n_0,
      \hc_reg[0]_rep__4_15\ => g15_b6_n_0,
      \hc_reg[0]_rep__4_16\ => \g0_b0__7_n_0\,
      \hc_reg[0]_rep__4_17\ => \g1_b0__7_n_0\,
      \hc_reg[0]_rep__4_18\ => \g2_b0__7_n_0\,
      \hc_reg[0]_rep__4_19\ => \g3_b0__7_n_0\,
      \hc_reg[0]_rep__4_2\ => g2_b6_n_0,
      \hc_reg[0]_rep__4_20\ => \g4_b0__7_n_0\,
      \hc_reg[0]_rep__4_21\ => \g5_b0__7_n_0\,
      \hc_reg[0]_rep__4_22\ => \g6_b0__7_n_0\,
      \hc_reg[0]_rep__4_23\ => \g7_b0__7_n_0\,
      \hc_reg[0]_rep__4_24\ => \g8_b0__7_n_0\,
      \hc_reg[0]_rep__4_25\ => \g9_b0__7_n_0\,
      \hc_reg[0]_rep__4_26\ => \g10_b0__7_n_0\,
      \hc_reg[0]_rep__4_27\ => \g11_b0__7_n_0\,
      \hc_reg[0]_rep__4_28\ => \g12_b0__7_n_0\,
      \hc_reg[0]_rep__4_29\ => \g13_b0__7_n_0\,
      \hc_reg[0]_rep__4_3\ => g3_b6_n_0,
      \hc_reg[0]_rep__4_30\ => \g14_b0__7_n_0\,
      \hc_reg[0]_rep__4_31\ => \g15_b0__7_n_0\,
      \hc_reg[0]_rep__4_32\ => \g0_b1__7_n_0\,
      \hc_reg[0]_rep__4_33\ => \g1_b1__7_n_0\,
      \hc_reg[0]_rep__4_34\ => \g2_b1__7_n_0\,
      \hc_reg[0]_rep__4_35\ => \g3_b1__7_n_0\,
      \hc_reg[0]_rep__4_36\ => \g4_b1__7_n_0\,
      \hc_reg[0]_rep__4_37\ => \g5_b1__7_n_0\,
      \hc_reg[0]_rep__4_38\ => \g6_b1__7_n_0\,
      \hc_reg[0]_rep__4_39\ => \g7_b1__7_n_0\,
      \hc_reg[0]_rep__4_4\ => g4_b6_n_0,
      \hc_reg[0]_rep__4_40\ => \g8_b1__7_n_0\,
      \hc_reg[0]_rep__4_41\ => \g9_b1__7_n_0\,
      \hc_reg[0]_rep__4_42\ => \g10_b1__7_n_0\,
      \hc_reg[0]_rep__4_43\ => \g11_b1__7_n_0\,
      \hc_reg[0]_rep__4_44\ => \g12_b1__7_n_0\,
      \hc_reg[0]_rep__4_45\ => \g13_b1__7_n_0\,
      \hc_reg[0]_rep__4_46\ => \g14_b1__7_n_0\,
      \hc_reg[0]_rep__4_47\ => \g15_b1__7_n_0\,
      \hc_reg[0]_rep__4_48\ => \g0_b4__7_n_0\,
      \hc_reg[0]_rep__4_49\ => \g1_b4__7_n_0\,
      \hc_reg[0]_rep__4_5\ => g5_b6_n_0,
      \hc_reg[0]_rep__4_50\ => \g2_b4__7_n_0\,
      \hc_reg[0]_rep__4_51\ => \g3_b4__7_n_0\,
      \hc_reg[0]_rep__4_52\ => \g4_b4__7_n_0\,
      \hc_reg[0]_rep__4_53\ => \g5_b4__7_n_0\,
      \hc_reg[0]_rep__4_54\ => \g6_b4__7_n_0\,
      \hc_reg[0]_rep__4_55\ => \g7_b4__7_n_0\,
      \hc_reg[0]_rep__4_6\ => g6_b6_n_0,
      \hc_reg[0]_rep__4_7\ => g7_b6_n_0,
      \hc_reg[0]_rep__4_8\ => g8_b6_n_0,
      \hc_reg[0]_rep__4_9\ => g9_b6_n_0,
      \hc_reg[0]_rep__5_0\ => \g8_b4__7_n_0\,
      \hc_reg[0]_rep__5_1\ => \g9_b4__7_n_0\,
      \hc_reg[0]_rep__5_10\ => g2_b5_n_0,
      \hc_reg[0]_rep__5_11\ => g3_b5_n_0,
      \hc_reg[0]_rep__5_12\ => g4_b5_n_0,
      \hc_reg[0]_rep__5_13\ => g5_b5_n_0,
      \hc_reg[0]_rep__5_14\ => g6_b5_n_0,
      \hc_reg[0]_rep__5_15\ => g7_b5_n_0,
      \hc_reg[0]_rep__5_16\ => g8_b5_n_0,
      \hc_reg[0]_rep__5_17\ => g9_b5_n_0,
      \hc_reg[0]_rep__5_18\ => g10_b5_n_0,
      \hc_reg[0]_rep__5_19\ => g11_b5_n_0,
      \hc_reg[0]_rep__5_2\ => \g10_b4__7_n_0\,
      \hc_reg[0]_rep__5_20\ => g12_b5_n_0,
      \hc_reg[0]_rep__5_21\ => g13_b5_n_0,
      \hc_reg[0]_rep__5_22\ => g14_b5_n_0,
      \hc_reg[0]_rep__5_23\ => g15_b5_n_0,
      \hc_reg[0]_rep__5_24\ => \g0_b6__7_n_0\,
      \hc_reg[0]_rep__5_25\ => \g1_b6__7_n_0\,
      \hc_reg[0]_rep__5_26\ => \g2_b6__7_n_0\,
      \hc_reg[0]_rep__5_27\ => \g3_b6__7_n_0\,
      \hc_reg[0]_rep__5_28\ => \g5_b6__7_n_0\,
      \hc_reg[0]_rep__5_29\ => \g4_b6__7_n_0\,
      \hc_reg[0]_rep__5_3\ => \g11_b4__7_n_0\,
      \hc_reg[0]_rep__5_30\ => \g8_b6__7_n_0\,
      \hc_reg[0]_rep__5_31\ => \g9_b6__7_n_0\,
      \hc_reg[0]_rep__5_32\ => \g10_b6__7_n_0\,
      \hc_reg[0]_rep__5_33\ => \g11_b6__7_n_0\,
      \hc_reg[0]_rep__5_34\ => \g12_b6__7_n_0\,
      \hc_reg[0]_rep__5_35\ => \g13_b6__7_n_0\,
      \hc_reg[0]_rep__5_36\ => \g14_b6__7_n_0\,
      \hc_reg[0]_rep__5_37\ => \g15_b6__7_n_0\,
      \hc_reg[0]_rep__5_38\ => \g0_b8__7_n_0\,
      \hc_reg[0]_rep__5_39\ => \g1_b8__7_n_0\,
      \hc_reg[0]_rep__5_4\ => \g12_b4__7_n_0\,
      \hc_reg[0]_rep__5_40\ => \g2_b8__7_n_0\,
      \hc_reg[0]_rep__5_41\ => \g3_b8__7_n_0\,
      \hc_reg[0]_rep__5_42\ => \g4_b8__7_n_0\,
      \hc_reg[0]_rep__5_43\ => \g5_b8__7_n_0\,
      \hc_reg[0]_rep__5_44\ => \g6_b8__7_n_0\,
      \hc_reg[0]_rep__5_45\ => \g7_b8__7_n_0\,
      \hc_reg[0]_rep__5_46\ => \g8_b8__7_n_0\,
      \hc_reg[0]_rep__5_47\ => \g9_b8__7_n_0\,
      \hc_reg[0]_rep__5_48\ => \g10_b8__7_n_0\,
      \hc_reg[0]_rep__5_49\ => \g11_b8__7_n_0\,
      \hc_reg[0]_rep__5_5\ => \g13_b4__7_n_0\,
      \hc_reg[0]_rep__5_50\ => \g12_b8__7_n_0\,
      \hc_reg[0]_rep__5_51\ => \g13_b8__7_n_0\,
      \hc_reg[0]_rep__5_52\ => \g14_b8__7_n_0\,
      \hc_reg[0]_rep__5_53\ => \g15_b8__7_n_0\,
      \hc_reg[0]_rep__5_54\ => \g0_b9__7_n_0\,
      \hc_reg[0]_rep__5_55\ => \g1_b9__7_n_0\,
      \hc_reg[0]_rep__5_56\ => \g2_b9__7_n_0\,
      \hc_reg[0]_rep__5_57\ => \g3_b9__7_n_0\,
      \hc_reg[0]_rep__5_58\ => \g4_b9__7_n_0\,
      \hc_reg[0]_rep__5_59\ => \g5_b9__7_n_0\,
      \hc_reg[0]_rep__5_6\ => \g14_b4__7_n_0\,
      \hc_reg[0]_rep__5_60\ => \g6_b9__7_n_0\,
      \hc_reg[0]_rep__5_61\ => \g7_b9__7_n_0\,
      \hc_reg[0]_rep__5_62\ => \g8_b9__7_n_0\,
      \hc_reg[0]_rep__5_63\ => \g9_b9__7_n_0\,
      \hc_reg[0]_rep__5_64\ => \g10_b9__7_n_0\,
      \hc_reg[0]_rep__5_65\ => \g11_b9__7_n_0\,
      \hc_reg[0]_rep__5_66\ => \g12_b9__7_n_0\,
      \hc_reg[0]_rep__5_67\ => \g13_b9__7_n_0\,
      \hc_reg[0]_rep__5_68\ => \g14_b9__7_n_0\,
      \hc_reg[0]_rep__5_69\ => \g15_b9__7_n_0\,
      \hc_reg[0]_rep__5_7\ => \g15_b4__7_n_0\,
      \hc_reg[0]_rep__5_70\ => g0_b10_n_0,
      \hc_reg[0]_rep__5_71\ => g1_b10_n_0,
      \hc_reg[0]_rep__5_72\ => g2_b10_n_0,
      \hc_reg[0]_rep__5_73\ => g3_b10_n_0,
      \hc_reg[0]_rep__5_74\ => g4_b10_n_0,
      \hc_reg[0]_rep__5_75\ => g5_b10_n_0,
      \hc_reg[0]_rep__5_76\ => g6_b10_n_0,
      \hc_reg[0]_rep__5_77\ => g7_b10_n_0,
      \hc_reg[0]_rep__5_78\ => g8_b10_n_0,
      \hc_reg[0]_rep__5_79\ => g9_b10_n_0,
      \hc_reg[0]_rep__5_8\ => g0_b5_n_0,
      \hc_reg[0]_rep__5_80\ => g10_b10_n_0,
      \hc_reg[0]_rep__5_81\ => g11_b10_n_0,
      \hc_reg[0]_rep__5_82\ => g12_b10_n_0,
      \hc_reg[0]_rep__5_83\ => g13_b10_n_0,
      \hc_reg[0]_rep__5_84\ => g14_b10_n_0,
      \hc_reg[0]_rep__5_85\ => g15_b10_n_0,
      \hc_reg[0]_rep__5_86\ => g5_b11_n_0,
      \hc_reg[0]_rep__5_87\ => g1_b11_n_0,
      \hc_reg[0]_rep__5_88\ => g15_b11_n_0,
      \hc_reg[0]_rep__5_89\ => g13_b11_n_0,
      \hc_reg[0]_rep__5_9\ => g1_b5_n_0,
      \hc_reg[0]_rep__5_90\ => g2_b11_n_0,
      \hc_reg[0]_rep__5_91\ => g8_b11_n_0,
      \hc_reg[0]_rep__5_92\ => g9_b11_n_0,
      \hc_reg[0]_rep__5_93\ => g15_b2_n_0,
      \hc_reg[0]_rep__6_0\ => g0_b8_n_0,
      \hc_reg[0]_rep__6_1\ => g1_b8_n_0,
      \hc_reg[0]_rep__6_10\ => g10_b8_n_0,
      \hc_reg[0]_rep__6_11\ => g11_b8_n_0,
      \hc_reg[0]_rep__6_12\ => g12_b8_n_0,
      \hc_reg[0]_rep__6_13\ => g13_b8_n_0,
      \hc_reg[0]_rep__6_14\ => g14_b8_n_0,
      \hc_reg[0]_rep__6_15\ => g15_b8_n_0,
      \hc_reg[0]_rep__6_16\ => \g0_b8__0_n_0\,
      \hc_reg[0]_rep__6_17\ => \g1_b8__0_n_0\,
      \hc_reg[0]_rep__6_18\ => \g2_b8__0_n_0\,
      \hc_reg[0]_rep__6_19\ => \g3_b8__0_n_0\,
      \hc_reg[0]_rep__6_2\ => g2_b8_n_0,
      \hc_reg[0]_rep__6_20\ => \g4_b8__0_n_0\,
      \hc_reg[0]_rep__6_21\ => \g5_b8__0_n_0\,
      \hc_reg[0]_rep__6_22\ => \g6_b8__0_n_0\,
      \hc_reg[0]_rep__6_23\ => \g7_b8__0_n_0\,
      \hc_reg[0]_rep__6_24\ => \g8_b8__0_n_0\,
      \hc_reg[0]_rep__6_25\ => \g9_b8__0_n_0\,
      \hc_reg[0]_rep__6_26\ => \g10_b8__0_n_0\,
      \hc_reg[0]_rep__6_27\ => \g11_b8__0_n_0\,
      \hc_reg[0]_rep__6_28\ => \g12_b8__0_n_0\,
      \hc_reg[0]_rep__6_29\ => \g13_b8__0_n_0\,
      \hc_reg[0]_rep__6_3\ => g3_b8_n_0,
      \hc_reg[0]_rep__6_30\ => \g14_b8__0_n_0\,
      \hc_reg[0]_rep__6_31\ => \g15_b8__0_n_0\,
      \hc_reg[0]_rep__6_32\ => \g0_b8__2_n_0\,
      \hc_reg[0]_rep__6_33\ => \g1_b8__2_n_0\,
      \hc_reg[0]_rep__6_34\ => \g2_b8__2_n_0\,
      \hc_reg[0]_rep__6_35\ => \g3_b8__2_n_0\,
      \hc_reg[0]_rep__6_36\ => \g4_b8__2_n_0\,
      \hc_reg[0]_rep__6_37\ => \g5_b8__2_n_0\,
      \hc_reg[0]_rep__6_38\ => \g6_b8__2_n_0\,
      \hc_reg[0]_rep__6_39\ => \g7_b8__2_n_0\,
      \hc_reg[0]_rep__6_4\ => g4_b8_n_0,
      \hc_reg[0]_rep__6_40\ => \g8_b8__2_n_0\,
      \hc_reg[0]_rep__6_41\ => \g9_b8__2_n_0\,
      \hc_reg[0]_rep__6_42\ => \g10_b8__2_n_0\,
      \hc_reg[0]_rep__6_43\ => \g11_b8__2_n_0\,
      \hc_reg[0]_rep__6_44\ => \g12_b8__2_n_0\,
      \hc_reg[0]_rep__6_45\ => \g13_b8__2_n_0\,
      \hc_reg[0]_rep__6_46\ => \g14_b8__2_n_0\,
      \hc_reg[0]_rep__6_47\ => \g15_b8__2_n_0\,
      \hc_reg[0]_rep__6_48\ => \g0_b8__3_n_0\,
      \hc_reg[0]_rep__6_49\ => \g1_b8__3_n_0\,
      \hc_reg[0]_rep__6_5\ => g5_b8_n_0,
      \hc_reg[0]_rep__6_50\ => \g2_b8__3_n_0\,
      \hc_reg[0]_rep__6_51\ => \g3_b8__3_n_0\,
      \hc_reg[0]_rep__6_52\ => \g4_b8__3_n_0\,
      \hc_reg[0]_rep__6_53\ => \g5_b8__3_n_0\,
      \hc_reg[0]_rep__6_54\ => \g6_b8__3_n_0\,
      \hc_reg[0]_rep__6_55\ => \g7_b8__3_n_0\,
      \hc_reg[0]_rep__6_56\ => \g8_b8__3_n_0\,
      \hc_reg[0]_rep__6_57\ => \g9_b8__3_n_0\,
      \hc_reg[0]_rep__6_58\ => \g10_b8__3_n_0\,
      \hc_reg[0]_rep__6_59\ => \g11_b8__3_n_0\,
      \hc_reg[0]_rep__6_6\ => g6_b8_n_0,
      \hc_reg[0]_rep__6_60\ => \g12_b8__3_n_0\,
      \hc_reg[0]_rep__6_61\ => \g13_b8__3_n_0\,
      \hc_reg[0]_rep__6_62\ => \g14_b8__3_n_0\,
      \hc_reg[0]_rep__6_63\ => \g15_b8__3_n_0\,
      \hc_reg[0]_rep__6_7\ => g7_b8_n_0,
      \hc_reg[0]_rep__6_8\ => g8_b8_n_0,
      \hc_reg[0]_rep__6_9\ => g9_b8_n_0,
      \hc_reg[0]_rep__7_0\ => g0_b0_n_0,
      \hc_reg[0]_rep__7_1\ => g1_b0_n_0,
      \hc_reg[0]_rep__7_10\ => g10_b0_n_0,
      \hc_reg[0]_rep__7_11\ => g11_b0_n_0,
      \hc_reg[0]_rep__7_12\ => g12_b0_n_0,
      \hc_reg[0]_rep__7_13\ => g13_b0_n_0,
      \hc_reg[0]_rep__7_14\ => g14_b0_n_0,
      \hc_reg[0]_rep__7_15\ => g15_b0_n_0,
      \hc_reg[0]_rep__7_16\ => g0_b1_n_0,
      \hc_reg[0]_rep__7_17\ => g1_b1_n_0,
      \hc_reg[0]_rep__7_18\ => g2_b1_n_0,
      \hc_reg[0]_rep__7_19\ => g3_b1_n_0,
      \hc_reg[0]_rep__7_2\ => g2_b0_n_0,
      \hc_reg[0]_rep__7_20\ => g4_b1_n_0,
      \hc_reg[0]_rep__7_21\ => g5_b1_n_0,
      \hc_reg[0]_rep__7_22\ => g6_b1_n_0,
      \hc_reg[0]_rep__7_23\ => g7_b1_n_0,
      \hc_reg[0]_rep__7_24\ => g8_b1_n_0,
      \hc_reg[0]_rep__7_25\ => g9_b1_n_0,
      \hc_reg[0]_rep__7_26\ => g10_b1_n_0,
      \hc_reg[0]_rep__7_27\ => g11_b1_n_0,
      \hc_reg[0]_rep__7_28\ => g12_b1_n_0,
      \hc_reg[0]_rep__7_29\ => g13_b1_n_0,
      \hc_reg[0]_rep__7_3\ => g3_b0_n_0,
      \hc_reg[0]_rep__7_30\ => g14_b1_n_0,
      \hc_reg[0]_rep__7_31\ => g15_b1_n_0,
      \hc_reg[0]_rep__7_32\ => \g0_b8__1_n_0\,
      \hc_reg[0]_rep__7_33\ => \g1_b8__1_n_0\,
      \hc_reg[0]_rep__7_34\ => \g2_b8__1_n_0\,
      \hc_reg[0]_rep__7_35\ => \g3_b8__1_n_0\,
      \hc_reg[0]_rep__7_36\ => \g4_b8__1_n_0\,
      \hc_reg[0]_rep__7_37\ => \g5_b8__1_n_0\,
      \hc_reg[0]_rep__7_38\ => \g6_b8__1_n_0\,
      \hc_reg[0]_rep__7_39\ => \g7_b8__1_n_0\,
      \hc_reg[0]_rep__7_4\ => g4_b0_n_0,
      \hc_reg[0]_rep__7_40\ => \g8_b8__1_n_0\,
      \hc_reg[0]_rep__7_41\ => \g9_b8__1_n_0\,
      \hc_reg[0]_rep__7_42\ => \g10_b8__1_n_0\,
      \hc_reg[0]_rep__7_43\ => \g11_b8__1_n_0\,
      \hc_reg[0]_rep__7_44\ => \g12_b8__1_n_0\,
      \hc_reg[0]_rep__7_45\ => \g13_b8__1_n_0\,
      \hc_reg[0]_rep__7_46\ => \g14_b8__1_n_0\,
      \hc_reg[0]_rep__7_47\ => \g15_b8__1_n_0\,
      \hc_reg[0]_rep__7_5\ => g5_b0_n_0,
      \hc_reg[0]_rep__7_6\ => g6_b0_n_0,
      \hc_reg[0]_rep__7_7\ => g7_b0_n_0,
      \hc_reg[0]_rep__7_8\ => g8_b0_n_0,
      \hc_reg[0]_rep__7_9\ => g9_b0_n_0,
      \hc_reg[0]_rep__8_0\ => \g0_b0__1_n_0\,
      \hc_reg[0]_rep__8_1\ => \g1_b0__1_n_0\,
      \hc_reg[0]_rep__8_10\ => \g10_b0__1_n_0\,
      \hc_reg[0]_rep__8_11\ => \g11_b0__1_n_0\,
      \hc_reg[0]_rep__8_12\ => \g12_b0__1_n_0\,
      \hc_reg[0]_rep__8_13\ => \g13_b0__1_n_0\,
      \hc_reg[0]_rep__8_14\ => \g14_b0__1_n_0\,
      \hc_reg[0]_rep__8_15\ => \g15_b0__1_n_0\,
      \hc_reg[0]_rep__8_16\ => \g0_b1__1_n_0\,
      \hc_reg[0]_rep__8_17\ => \g1_b1__1_n_0\,
      \hc_reg[0]_rep__8_18\ => \g2_b1__1_n_0\,
      \hc_reg[0]_rep__8_19\ => \g3_b1__1_n_0\,
      \hc_reg[0]_rep__8_2\ => \g2_b0__1_n_0\,
      \hc_reg[0]_rep__8_20\ => \g4_b1__1_n_0\,
      \hc_reg[0]_rep__8_21\ => \g5_b1__1_n_0\,
      \hc_reg[0]_rep__8_22\ => \g6_b1__1_n_0\,
      \hc_reg[0]_rep__8_23\ => \g7_b1__1_n_0\,
      \hc_reg[0]_rep__8_24\ => \g8_b1__1_n_0\,
      \hc_reg[0]_rep__8_25\ => \g9_b1__1_n_0\,
      \hc_reg[0]_rep__8_26\ => \g10_b1__1_n_0\,
      \hc_reg[0]_rep__8_27\ => \g11_b1__1_n_0\,
      \hc_reg[0]_rep__8_28\ => \g12_b1__1_n_0\,
      \hc_reg[0]_rep__8_29\ => \g13_b1__1_n_0\,
      \hc_reg[0]_rep__8_3\ => \g3_b0__1_n_0\,
      \hc_reg[0]_rep__8_30\ => \g14_b1__1_n_0\,
      \hc_reg[0]_rep__8_31\ => \g15_b1__1_n_0\,
      \hc_reg[0]_rep__8_32\ => \g0_b0__2_n_0\,
      \hc_reg[0]_rep__8_33\ => \g1_b0__2_n_0\,
      \hc_reg[0]_rep__8_34\ => \g2_b0__2_n_0\,
      \hc_reg[0]_rep__8_35\ => \g3_b0__2_n_0\,
      \hc_reg[0]_rep__8_36\ => \g4_b0__2_n_0\,
      \hc_reg[0]_rep__8_37\ => \g5_b0__2_n_0\,
      \hc_reg[0]_rep__8_38\ => \g6_b0__2_n_0\,
      \hc_reg[0]_rep__8_39\ => \g7_b0__2_n_0\,
      \hc_reg[0]_rep__8_4\ => \g4_b0__1_n_0\,
      \hc_reg[0]_rep__8_40\ => \g8_b0__2_n_0\,
      \hc_reg[0]_rep__8_41\ => \g9_b0__2_n_0\,
      \hc_reg[0]_rep__8_42\ => \g10_b0__2_n_0\,
      \hc_reg[0]_rep__8_43\ => \g11_b0__2_n_0\,
      \hc_reg[0]_rep__8_44\ => \g12_b0__2_n_0\,
      \hc_reg[0]_rep__8_45\ => \g13_b0__2_n_0\,
      \hc_reg[0]_rep__8_46\ => \g14_b0__2_n_0\,
      \hc_reg[0]_rep__8_47\ => \g15_b0__2_n_0\,
      \hc_reg[0]_rep__8_48\ => \g0_b1__2_n_0\,
      \hc_reg[0]_rep__8_49\ => \g1_b1__2_n_0\,
      \hc_reg[0]_rep__8_5\ => \g5_b0__1_n_0\,
      \hc_reg[0]_rep__8_50\ => \g2_b1__2_n_0\,
      \hc_reg[0]_rep__8_51\ => \g3_b1__2_n_0\,
      \hc_reg[0]_rep__8_52\ => \g4_b1__2_n_0\,
      \hc_reg[0]_rep__8_53\ => \g5_b1__2_n_0\,
      \hc_reg[0]_rep__8_54\ => \g6_b1__2_n_0\,
      \hc_reg[0]_rep__8_55\ => \g7_b1__2_n_0\,
      \hc_reg[0]_rep__8_56\ => \g8_b1__2_n_0\,
      \hc_reg[0]_rep__8_57\ => \g9_b1__2_n_0\,
      \hc_reg[0]_rep__8_58\ => \g10_b1__2_n_0\,
      \hc_reg[0]_rep__8_59\ => \g11_b1__2_n_0\,
      \hc_reg[0]_rep__8_6\ => \g6_b0__1_n_0\,
      \hc_reg[0]_rep__8_60\ => \g12_b1__2_n_0\,
      \hc_reg[0]_rep__8_61\ => \g13_b1__2_n_0\,
      \hc_reg[0]_rep__8_62\ => \g14_b1__2_n_0\,
      \hc_reg[0]_rep__8_63\ => \g15_b1__2_n_0\,
      \hc_reg[0]_rep__8_7\ => \g7_b0__1_n_0\,
      \hc_reg[0]_rep__8_8\ => \g8_b0__1_n_0\,
      \hc_reg[0]_rep__8_9\ => \g9_b0__1_n_0\,
      \hc_reg[0]_rep__9_0\ => \g0_b0__0_n_0\,
      \hc_reg[0]_rep__9_1\ => \g1_b0__0_n_0\,
      \hc_reg[0]_rep__9_10\ => \g10_b0__0_n_0\,
      \hc_reg[0]_rep__9_11\ => \g11_b0__0_n_0\,
      \hc_reg[0]_rep__9_12\ => \g12_b0__0_n_0\,
      \hc_reg[0]_rep__9_13\ => \g13_b0__0_n_0\,
      \hc_reg[0]_rep__9_14\ => \g14_b0__0_n_0\,
      \hc_reg[0]_rep__9_15\ => \g15_b0__0_n_0\,
      \hc_reg[0]_rep__9_16\ => \g0_b1__0_n_0\,
      \hc_reg[0]_rep__9_17\ => \g1_b1__0_n_0\,
      \hc_reg[0]_rep__9_18\ => \g2_b1__0_n_0\,
      \hc_reg[0]_rep__9_19\ => \g3_b1__0_n_0\,
      \hc_reg[0]_rep__9_2\ => \g2_b0__0_n_0\,
      \hc_reg[0]_rep__9_20\ => \g4_b1__0_n_0\,
      \hc_reg[0]_rep__9_21\ => \g5_b1__0_n_0\,
      \hc_reg[0]_rep__9_22\ => \g6_b1__0_n_0\,
      \hc_reg[0]_rep__9_23\ => \g7_b1__0_n_0\,
      \hc_reg[0]_rep__9_24\ => \g8_b1__0_n_0\,
      \hc_reg[0]_rep__9_25\ => \g9_b1__0_n_0\,
      \hc_reg[0]_rep__9_26\ => \g10_b1__0_n_0\,
      \hc_reg[0]_rep__9_27\ => \g11_b1__0_n_0\,
      \hc_reg[0]_rep__9_28\ => \g12_b1__0_n_0\,
      \hc_reg[0]_rep__9_29\ => \g13_b1__0_n_0\,
      \hc_reg[0]_rep__9_3\ => \g3_b0__0_n_0\,
      \hc_reg[0]_rep__9_30\ => \g14_b1__0_n_0\,
      \hc_reg[0]_rep__9_31\ => \g15_b1__0_n_0\,
      \hc_reg[0]_rep__9_32\ => \g0_b0__3_n_0\,
      \hc_reg[0]_rep__9_33\ => \g1_b0__3_n_0\,
      \hc_reg[0]_rep__9_34\ => \g2_b0__3_n_0\,
      \hc_reg[0]_rep__9_35\ => \g3_b0__3_n_0\,
      \hc_reg[0]_rep__9_36\ => \g4_b0__3_n_0\,
      \hc_reg[0]_rep__9_37\ => \g5_b0__3_n_0\,
      \hc_reg[0]_rep__9_38\ => \g6_b0__3_n_0\,
      \hc_reg[0]_rep__9_39\ => \g7_b0__3_n_0\,
      \hc_reg[0]_rep__9_4\ => \g4_b0__0_n_0\,
      \hc_reg[0]_rep__9_40\ => \g8_b0__3_n_0\,
      \hc_reg[0]_rep__9_41\ => \g9_b0__3_n_0\,
      \hc_reg[0]_rep__9_42\ => \g10_b0__3_n_0\,
      \hc_reg[0]_rep__9_43\ => \g11_b0__3_n_0\,
      \hc_reg[0]_rep__9_44\ => \g12_b0__3_n_0\,
      \hc_reg[0]_rep__9_45\ => \g13_b0__3_n_0\,
      \hc_reg[0]_rep__9_46\ => \g14_b0__3_n_0\,
      \hc_reg[0]_rep__9_47\ => \g15_b0__3_n_0\,
      \hc_reg[0]_rep__9_48\ => \g0_b1__3_n_0\,
      \hc_reg[0]_rep__9_49\ => \g1_b1__3_n_0\,
      \hc_reg[0]_rep__9_5\ => \g5_b0__0_n_0\,
      \hc_reg[0]_rep__9_50\ => \g2_b1__3_n_0\,
      \hc_reg[0]_rep__9_51\ => \g3_b1__3_n_0\,
      \hc_reg[0]_rep__9_52\ => \g4_b1__3_n_0\,
      \hc_reg[0]_rep__9_53\ => \g5_b1__3_n_0\,
      \hc_reg[0]_rep__9_54\ => \g6_b1__3_n_0\,
      \hc_reg[0]_rep__9_55\ => \g7_b1__3_n_0\,
      \hc_reg[0]_rep__9_56\ => \g8_b1__3_n_0\,
      \hc_reg[0]_rep__9_57\ => \g9_b1__3_n_0\,
      \hc_reg[0]_rep__9_58\ => \g10_b1__3_n_0\,
      \hc_reg[0]_rep__9_59\ => \g11_b1__3_n_0\,
      \hc_reg[0]_rep__9_6\ => \g6_b0__0_n_0\,
      \hc_reg[0]_rep__9_60\ => \g12_b1__3_n_0\,
      \hc_reg[0]_rep__9_61\ => \g13_b1__3_n_0\,
      \hc_reg[0]_rep__9_62\ => \g14_b1__3_n_0\,
      \hc_reg[0]_rep__9_63\ => \g15_b1__3_n_0\,
      \hc_reg[0]_rep__9_64\ => \g0_b0__5_n_0\,
      \hc_reg[0]_rep__9_65\ => \g1_b0__5_n_0\,
      \hc_reg[0]_rep__9_66\ => \g2_b0__5_n_0\,
      \hc_reg[0]_rep__9_67\ => \g3_b0__5_n_0\,
      \hc_reg[0]_rep__9_68\ => \g4_b0__5_n_0\,
      \hc_reg[0]_rep__9_69\ => \g5_b0__5_n_0\,
      \hc_reg[0]_rep__9_7\ => \g7_b0__0_n_0\,
      \hc_reg[0]_rep__9_70\ => \g6_b0__5_n_0\,
      \hc_reg[0]_rep__9_71\ => \g7_b0__5_n_0\,
      \hc_reg[0]_rep__9_72\ => \g8_b0__5_n_0\,
      \hc_reg[0]_rep__9_73\ => \g9_b0__5_n_0\,
      \hc_reg[0]_rep__9_74\ => \g10_b0__5_n_0\,
      \hc_reg[0]_rep__9_75\ => \g11_b0__5_n_0\,
      \hc_reg[0]_rep__9_76\ => \g12_b0__5_n_0\,
      \hc_reg[0]_rep__9_77\ => \g13_b0__5_n_0\,
      \hc_reg[0]_rep__9_78\ => \g14_b0__5_n_0\,
      \hc_reg[0]_rep__9_79\ => \g15_b0__5_n_0\,
      \hc_reg[0]_rep__9_8\ => \g8_b0__0_n_0\,
      \hc_reg[0]_rep__9_80\ => \g0_b0__6_n_0\,
      \hc_reg[0]_rep__9_81\ => \g1_b0__6_n_0\,
      \hc_reg[0]_rep__9_82\ => \g2_b0__6_n_0\,
      \hc_reg[0]_rep__9_83\ => \g3_b0__6_n_0\,
      \hc_reg[0]_rep__9_84\ => \g4_b0__6_n_0\,
      \hc_reg[0]_rep__9_85\ => \g5_b0__6_n_0\,
      \hc_reg[0]_rep__9_86\ => \g6_b0__6_n_0\,
      \hc_reg[0]_rep__9_87\ => \g7_b0__6_n_0\,
      \hc_reg[0]_rep__9_88\ => \g8_b0__6_n_0\,
      \hc_reg[0]_rep__9_89\ => \g9_b0__6_n_0\,
      \hc_reg[0]_rep__9_9\ => \g9_b0__0_n_0\,
      \hc_reg[0]_rep__9_90\ => \g10_b0__6_n_0\,
      \hc_reg[0]_rep__9_91\ => \g11_b0__6_n_0\,
      \hc_reg[0]_rep__9_92\ => \g12_b0__6_n_0\,
      \hc_reg[0]_rep__9_93\ => \g13_b0__6_n_0\,
      \hc_reg[0]_rep__9_94\ => \g14_b0__6_n_0\,
      \hc_reg[0]_rep__9_95\ => \g15_b0__6_n_0\,
      \hc_reg[1]_0\ => pixel_counter_n_421,
      \hc_reg[1]_rep_0\ => pixel_counter_n_465,
      \hc_reg[1]_rep__2_0\ => pixel_counter_n_468,
      \hc_reg[1]_rep__3_0\ => pixel_counter_n_483,
      \hc_reg[1]_rep__3_1\ => frogger_background_n_169,
      \hc_reg[1]_rep__3_2\ => frogger_background_n_177,
      \hc_reg[1]_rep__4_0\ => pixel_counter_n_471,
      \hc_reg[1]_rep__9_0\ => \g6_b6__7_n_0\,
      \hc_reg[1]_rep__9_1\ => g3_b11_n_0,
      \hc_reg[2]_0\ => pixel_counter_n_457,
      \hc_reg[2]_rep__2_0\ => frogger_background_n_132,
      \hc_reg[2]_rep__2_1\ => frogger_background_n_134,
      \hc_reg[3]_rep_0\ => pixel_counter_n_454,
      \hc_reg[3]_rep_1\ => pixel_counter_n_480,
      \hc_reg[3]_rep_2\ => frogger_background_n_133,
      \hc_reg[3]_rep_3\ => frogger_background_n_130,
      \hc_reg[3]_rep_4\ => frogger_background_n_131,
      \hc_reg[3]_rep_5\ => frogger_background_n_148,
      \hc_reg[3]_rep_6\ => frogger_background_n_140,
      \hc_reg[3]_rep__0_0\ => pixel_counter_n_481,
      \hc_reg[3]_rep__14_0\ => pixel_counter_n_456,
      \hc_reg[3]_rep__2_0\ => pixel_counter_n_60,
      \hc_reg[3]_rep__3_0\ => pixel_counter_n_479,
      \hc_reg[3]_rep__4_0\ => pixel_counter_n_482,
      \hc_reg[3]_rep__5_0\ => frogger_background_n_141,
      \hc_reg[3]_rep__6_0\ => frogger_background_n_149,
      \hc_reg[3]_rep__7_0\ => pixel_counter_n_470,
      \hc_reg[3]_rep__9_0\ => pixel_counter_n_484,
      \hc_reg[4]_rep_0\ => pixel_counter_n_458,
      \hc_reg[4]_rep_1\ => pixel_counter_n_461,
      \hc_reg[4]_rep__0_0\ => frogger_background_n_136,
      \hc_reg[4]_rep__0_1\ => frogger_background_n_147,
      \hc_reg[4]_rep__10_0\ => pixel_counter_n_451,
      \hc_reg[4]_rep__10_1\ => pixel_counter_n_452,
      \hc_reg[4]_rep__11_0\ => frogger_background_n_137,
      \hc_reg[4]_rep__13_0\ => pixel_counter_n_61,
      \hc_reg[4]_rep__13_1\ => pixel_counter_n_455,
      \hc_reg[4]_rep__2_0\ => pixel_counter_n_460,
      \hc_reg[4]_rep__2_1\ => pixel_counter_n_462,
      \hc_reg[4]_rep__2_2\ => frogger_background_n_173,
      \hc_reg[4]_rep__2_3\ => frogger_background_n_155,
      \hc_reg[4]_rep__2_4\ => frogger_background_n_159,
      \hc_reg[4]_rep__4_0\ => pixel_counter_n_463,
      \hc_reg[4]_rep__4_1\ => pixel_counter_n_464,
      \hc_reg[4]_rep__5_0\ => pixel_counter_n_466,
      \hc_reg[4]_rep__5_1\ => pixel_counter_n_467,
      \hc_reg[4]_rep__6_0\ => pixel_counter_n_469,
      \hc_reg[4]_rep__6_1\ => frogger_background_n_171,
      \hc_reg[4]_rep__6_10\ => frogger_background_n_175,
      \hc_reg[4]_rep__6_11\ => frogger_background_n_178,
      \hc_reg[4]_rep__6_2\ => frogger_background_n_25,
      \hc_reg[4]_rep__6_3\ => frogger_background_n_176,
      \hc_reg[4]_rep__6_4\ => frogger_background_n_162,
      \hc_reg[4]_rep__6_5\ => frogger_background_n_92,
      \hc_reg[4]_rep__6_6\ => frogger_background_n_168,
      \hc_reg[4]_rep__6_7\ => frogger_background_n_161,
      \hc_reg[4]_rep__6_8\ => frogger_background_n_167,
      \hc_reg[4]_rep__6_9\ => frogger_background_n_170,
      \hc_reg[4]_rep__7_0\ => frogger_background_n_91,
      \hc_reg[4]_rep__7_1\ => frogger_background_n_160,
      \hc_reg[4]_rep__8_0\ => pixel_counter_n_472,
      \hc_reg[4]_rep__8_1\ => pixel_counter_n_473,
      \hc_reg[4]_rep__8_2\ => pixel_counter_n_474,
      \hc_reg[4]_rep__8_3\ => frogger_background_n_143,
      \hc_reg[4]_rep__8_4\ => frogger_background_n_144,
      \hc_reg[5]_0\ => pixel_counter_n_453,
      \hcountd_reg[10]\(10 downto 0) => hcount_internal(10 downto 0),
      \hcountd_reg[10]_0\ => car_obstacle_n_84,
      \hcountd_reg[3]\ => pixel_counter_n_73,
      \hcountd_reg[4]\ => pixel_counter_n_74,
      \lane0_buff_reg[0]\ => frogger_background_n_116,
      \lane0_buff_reg[11]\(6) => frogger_background_n_15,
      \lane0_buff_reg[11]\(5) => frogger_background_n_16,
      \lane0_buff_reg[11]\(4) => frogger_background_n_20,
      \lane0_buff_reg[11]\(3) => frogger_background_n_21,
      \lane0_buff_reg[11]\(2) => frogger_background_n_22,
      \lane0_buff_reg[11]\(1) => frogger_background_n_23,
      \lane0_buff_reg[11]\(0) => frogger_background_n_24,
      \lane0_buff_reg[1]\ => frogger_background_n_172,
      \lane0_buff_reg[1]_0\ => frogger_background_n_174,
      \lane0_buff_reg[1]_1\(0) => \sel__6\(7),
      \lane1_buff_reg[0]\ => frogger_background_n_115,
      \lane1_buff_reg[12]\(7) => frogger_background_n_36,
      \lane1_buff_reg[12]\(6) => frogger_background_n_37,
      \lane1_buff_reg[12]\(5) => frogger_background_n_38,
      \lane1_buff_reg[12]\(4) => frogger_background_n_42,
      \lane1_buff_reg[12]\(3) => frogger_background_n_43,
      \lane1_buff_reg[12]\(2) => frogger_background_n_44,
      \lane1_buff_reg[12]\(1) => frogger_background_n_45,
      \lane1_buff_reg[12]\(0) => frogger_background_n_46,
      \lane1_buff_reg[1]\ => frogger_background_n_163,
      \lane1_buff_reg[1]_0\ => frogger_background_n_165,
      \lane1_buff_reg[1]_1\(0) => \sel__5\(7),
      \lane2_buff_reg[0]\ => frogger_background_n_95,
      \lane2_buff_reg[11]\(6) => frogger_background_n_26,
      \lane2_buff_reg[11]\(5) => frogger_background_n_27,
      \lane2_buff_reg[11]\(4) => frogger_background_n_31,
      \lane2_buff_reg[11]\(3) => frogger_background_n_32,
      \lane2_buff_reg[11]\(2) => frogger_background_n_33,
      \lane2_buff_reg[11]\(1) => frogger_background_n_34,
      \lane2_buff_reg[11]\(0) => frogger_background_n_35,
      \lane2_buff_reg[1]\(0) => \sel__4\(7),
      \lane3_buff_reg[0]\ => frogger_background_n_114,
      \lane3_buff_reg[0]_0\ => frogger_background_n_157,
      \lane3_buff_reg[12]\(7) => frogger_background_n_80,
      \lane3_buff_reg[12]\(6) => frogger_background_n_81,
      \lane3_buff_reg[12]\(5) => frogger_background_n_82,
      \lane3_buff_reg[12]\(4) => frogger_background_n_86,
      \lane3_buff_reg[12]\(3) => frogger_background_n_87,
      \lane3_buff_reg[12]\(2) => frogger_background_n_88,
      \lane3_buff_reg[12]\(1) => frogger_background_n_89,
      \lane3_buff_reg[12]\(0) => frogger_background_n_90,
      \lane3_buff_reg[1]\(0) => \sel__3\(7),
      \lane4_buff_reg[0]\ => frogger_background_n_153,
      \lane4_buff_reg[12]\(7) => frogger_background_n_47,
      \lane4_buff_reg[12]\(6) => frogger_background_n_48,
      \lane4_buff_reg[12]\(5) => frogger_background_n_49,
      \lane4_buff_reg[12]\(4) => frogger_background_n_53,
      \lane4_buff_reg[12]\(3) => frogger_background_n_54,
      \lane4_buff_reg[12]\(2) => frogger_background_n_55,
      \lane4_buff_reg[12]\(1) => frogger_background_n_56,
      \lane4_buff_reg[12]\(0) => frogger_background_n_57,
      \lane4_buff_reg[1]\(0) => \sel__2\(7),
      \lane5_buff_reg[12]\(7) => frogger_background_n_69,
      \lane5_buff_reg[12]\(6) => frogger_background_n_70,
      \lane5_buff_reg[12]\(5) => frogger_background_n_71,
      \lane5_buff_reg[12]\(4) => frogger_background_n_75,
      \lane5_buff_reg[12]\(3) => frogger_background_n_76,
      \lane5_buff_reg[12]\(2) => frogger_background_n_77,
      \lane5_buff_reg[12]\(1) => frogger_background_n_78,
      \lane5_buff_reg[12]\(0) => frogger_background_n_79,
      \lane5_buff_reg[1]\ => frogger_background_n_151,
      \lane5_buff_reg[1]_0\(1) => \sel__1\(7),
      \lane5_buff_reg[1]_0\(0) => \sel__1\(5),
      \lane6_buff_reg[0]\ => frogger_background_n_113,
      \lane6_buff_reg[12]\(7) => frogger_background_n_58,
      \lane6_buff_reg[12]\(6) => frogger_background_n_59,
      \lane6_buff_reg[12]\(5) => frogger_background_n_60,
      \lane6_buff_reg[12]\(4 downto 0) => p_0_in_1(4 downto 0),
      \lane6_buff_reg[1]\ => frogger_background_n_139,
      \lane6_buff_reg[1]_0\ => frogger_background_n_138,
      \lane6_buff_reg[1]_1\ => frogger_background_n_145,
      \lane6_buff_reg[1]_2\(1) => \sel__0\(7),
      \lane6_buff_reg[1]_2\(0) => \sel__0\(5),
      \lane7_buff_reg[12]\(7) => frogger_background_n_1,
      \lane7_buff_reg[12]\(6) => frogger_background_n_2,
      \lane7_buff_reg[12]\(5) => frogger_background_n_3,
      \lane7_buff_reg[12]\(4) => frogger_background_n_7,
      \lane7_buff_reg[12]\(3) => frogger_background_n_8,
      \lane7_buff_reg[12]\(2) => frogger_background_n_9,
      \lane7_buff_reg[12]\(1) => frogger_background_n_10,
      \lane7_buff_reg[12]\(0) => frogger_background_n_11,
      \lane7_buff_reg[20]\(0) => lane0_buff,
      nxt_pixel10_in => nxt_pixel10_in,
      nxt_pixel116_out => nxt_pixel116_out,
      nxt_pixel121_out => nxt_pixel121_out,
      nxt_pixel126_out => nxt_pixel126_out,
      nxt_pixel128_in => nxt_pixel128_in,
      nxt_pixel131_out => nxt_pixel131_out,
      nxt_pixel136_out => nxt_pixel136_out,
      nxt_pixel141_out => nxt_pixel141_out,
      nxt_pixel146_out => nxt_pixel146_out,
      \nxt_pixel1__2\ => \nxt_pixel1__2\,
      nxt_pixel2(7 downto 4) => nxt_pixel2(11 downto 8),
      nxt_pixel2(3) => nxt_pixel2(6),
      nxt_pixel2(2) => nxt_pixel2(4),
      nxt_pixel2(1) => nxt_pixel2(2),
      nxt_pixel2(0) => nxt_pixel2(0),
      nxt_rgb1 => nxt_rgb1,
      nxt_rgb15_out => nxt_rgb15_out,
      \obj_buff10_reg[15]\(0) => car_obstacle_n_201,
      \obj_buff10_reg[16]\(12) => truck_obstacle_n_85,
      \obj_buff10_reg[16]\(11) => truck_obstacle_n_86,
      \obj_buff10_reg[16]\(10) => truck_obstacle_n_87,
      \obj_buff10_reg[16]\(9) => truck_obstacle_n_88,
      \obj_buff10_reg[16]\(8) => truck_obstacle_n_89,
      \obj_buff10_reg[16]\(7) => truck_obstacle_n_90,
      \obj_buff10_reg[16]\(6) => truck_obstacle_n_91,
      \obj_buff10_reg[16]\(5) => truck_obstacle_n_92,
      \obj_buff10_reg[16]\(4) => truck_obstacle_n_93,
      \obj_buff10_reg[16]\(3) => truck_obstacle_n_94,
      \obj_buff10_reg[16]\(2) => truck_obstacle_n_95,
      \obj_buff10_reg[16]\(1) => truck_obstacle_n_96,
      \obj_buff10_reg[16]\(0) => truck_obstacle_n_97,
      \obj_buff10_reg[20]\ => car_obstacle_n_262,
      \obj_buff10_reg[21]\(10) => car_obstacle_n_6,
      \obj_buff10_reg[21]\(9 downto 5) => p_0_in1_in(4 downto 0),
      \obj_buff10_reg[21]\(4) => car_obstacle_n_19,
      \obj_buff10_reg[21]\(3) => car_obstacle_n_20,
      \obj_buff10_reg[21]\(2) => car_obstacle_n_21,
      \obj_buff10_reg[21]\(1) => car_obstacle_n_22,
      \obj_buff10_reg[21]\(0) => car_obstacle_n_23,
      \obj_buff10_reg[21]_0\ => car_obstacle_n_226,
      \obj_buff10_reg[5]\(0) => car_obstacle_n_162,
      \obj_buff1_reg[10]\ => player_frog_n_208,
      \obj_buff1_reg[12]\(5) => player_frog_n_200,
      \obj_buff1_reg[12]\(4) => player_frog_n_201,
      \obj_buff1_reg[12]\(3) => player_frog_n_202,
      \obj_buff1_reg[12]\(2) => player_frog_n_204,
      \obj_buff1_reg[12]\(1) => player_frog_n_205,
      \obj_buff1_reg[12]\(0) => player_frog_n_206,
      \obj_buff1_reg[15]\(0) => car_obstacle_n_204,
      \obj_buff1_reg[16]\(12) => truck_obstacle_n_4,
      \obj_buff1_reg[16]\(11) => truck_obstacle_n_5,
      \obj_buff1_reg[16]\(10) => truck_obstacle_n_6,
      \obj_buff1_reg[16]\(9) => truck_obstacle_n_7,
      \obj_buff1_reg[16]\(8) => truck_obstacle_n_8,
      \obj_buff1_reg[16]\(7) => truck_obstacle_n_9,
      \obj_buff1_reg[16]\(6) => truck_obstacle_n_10,
      \obj_buff1_reg[16]\(5) => truck_obstacle_n_11,
      \obj_buff1_reg[16]\(4) => truck_obstacle_n_12,
      \obj_buff1_reg[16]\(3) => truck_obstacle_n_13,
      \obj_buff1_reg[16]\(2) => truck_obstacle_n_14,
      \obj_buff1_reg[16]\(1) => truck_obstacle_n_15,
      \obj_buff1_reg[16]\(0) => truck_obstacle_n_16,
      \obj_buff1_reg[20]\(0) => pixel_counter_n_76,
      \obj_buff1_reg[20]_0\(0) => obj_buff10,
      \obj_buff1_reg[21]\(10) => p_2_in,
      \obj_buff1_reg[21]\(9 downto 5) => p_0_in36_in(4 downto 0),
      \obj_buff1_reg[21]\(4) => car_obstacle_n_137,
      \obj_buff1_reg[21]\(3) => car_obstacle_n_138,
      \obj_buff1_reg[21]\(2) => car_obstacle_n_139,
      \obj_buff1_reg[21]\(1) => car_obstacle_n_140,
      \obj_buff1_reg[21]\(0) => car_obstacle_n_141,
      \obj_buff1_reg[21]_0\ => truck_obstacle_n_265,
      \obj_buff1_reg[21]_1\ => truck_obstacle_n_267,
      \obj_buff1_reg[21]_2\ => truck_obstacle_n_269,
      \obj_buff1_reg[5]\(0) => car_obstacle_n_164,
      \obj_buff2_reg[16]\(12) => truck_obstacle_n_69,
      \obj_buff2_reg[16]\(11) => truck_obstacle_n_70,
      \obj_buff2_reg[16]\(10) => truck_obstacle_n_71,
      \obj_buff2_reg[16]\(9) => truck_obstacle_n_72,
      \obj_buff2_reg[16]\(8) => truck_obstacle_n_73,
      \obj_buff2_reg[16]\(7) => truck_obstacle_n_74,
      \obj_buff2_reg[16]\(6) => truck_obstacle_n_75,
      \obj_buff2_reg[16]\(5) => truck_obstacle_n_76,
      \obj_buff2_reg[16]\(4) => truck_obstacle_n_77,
      \obj_buff2_reg[16]\(3) => truck_obstacle_n_78,
      \obj_buff2_reg[16]\(2) => truck_obstacle_n_79,
      \obj_buff2_reg[16]\(1) => truck_obstacle_n_80,
      \obj_buff2_reg[16]\(0) => truck_obstacle_n_81,
      \obj_buff2_reg[21]\(12) => car_obstacle_n_26,
      \obj_buff2_reg[21]\(11 downto 6) => p_0_in32_in(5 downto 0),
      \obj_buff2_reg[21]\(5) => car_obstacle_n_38,
      \obj_buff2_reg[21]\(4) => car_obstacle_n_39,
      \obj_buff2_reg[21]\(3) => car_obstacle_n_40,
      \obj_buff2_reg[21]\(2) => car_obstacle_n_41,
      \obj_buff2_reg[21]\(1) => car_obstacle_n_42,
      \obj_buff2_reg[21]\(0) => car_obstacle_n_43,
      \obj_buff2_reg[21]_0\ => car_obstacle_n_235,
      \obj_buff2_reg[21]_1\ => truck_obstacle_n_264,
      \obj_buff2_reg[21]_2\ => truck_obstacle_n_266,
      \obj_buff2_reg[21]_3\ => truck_obstacle_n_268,
      \obj_buff3_reg[0]\(0) => obj_buff10_3,
      \obj_buff3_reg[21]\(12) => car_obstacle_n_66,
      \obj_buff3_reg[21]\(11) => car_obstacle_n_70,
      \obj_buff3_reg[21]\(10) => car_obstacle_n_71,
      \obj_buff3_reg[21]\(9) => car_obstacle_n_72,
      \obj_buff3_reg[21]\(8) => car_obstacle_n_73,
      \obj_buff3_reg[21]\(7) => car_obstacle_n_74,
      \obj_buff3_reg[21]\(6) => car_obstacle_n_75,
      \obj_buff3_reg[21]\(5) => car_obstacle_n_78,
      \obj_buff3_reg[21]\(4) => car_obstacle_n_79,
      \obj_buff3_reg[21]\(3) => car_obstacle_n_80,
      \obj_buff3_reg[21]\(2) => car_obstacle_n_81,
      \obj_buff3_reg[21]\(1) => car_obstacle_n_82,
      \obj_buff3_reg[21]\(0) => car_obstacle_n_83,
      \obj_buff3_reg[21]_0\(13) => truck_obstacle_n_100,
      \obj_buff3_reg[21]_0\(12 downto 6) => p_0_in14_in(6 downto 0),
      \obj_buff3_reg[21]_0\(5) => truck_obstacle_n_111,
      \obj_buff3_reg[21]_0\(4) => truck_obstacle_n_112,
      \obj_buff3_reg[21]_0\(3) => truck_obstacle_n_113,
      \obj_buff3_reg[21]_0\(2) => truck_obstacle_n_114,
      \obj_buff3_reg[21]_0\(1) => truck_obstacle_n_115,
      \obj_buff3_reg[21]_0\(0) => truck_obstacle_n_116,
      \obj_buff3_reg[21]_1\ => car_obstacle_n_256,
      \obj_buff3_reg[21]_2\ => car_obstacle_n_206,
      \obj_buff3_reg[21]_3\ => car_obstacle_n_214,
      \obj_buff3_reg[21]_4\ => car_obstacle_n_215,
      \obj_buff3_reg[21]_5\ => car_obstacle_n_212,
      \obj_buff3_reg[21]_6\ => car_obstacle_n_220,
      \obj_buff3_reg[21]_7\ => car_obstacle_n_267,
      \obj_buff3_reg[21]_8\ => car_obstacle_n_221,
      \obj_buff3_reg[21]_9\ => car_obstacle_n_203,
      \obj_buff4_reg[16]\(12) => truck_obstacle_n_51,
      \obj_buff4_reg[16]\(11) => truck_obstacle_n_52,
      \obj_buff4_reg[16]\(10) => truck_obstacle_n_53,
      \obj_buff4_reg[16]\(9) => truck_obstacle_n_54,
      \obj_buff4_reg[16]\(8) => truck_obstacle_n_55,
      \obj_buff4_reg[16]\(7) => truck_obstacle_n_56,
      \obj_buff4_reg[16]\(6) => truck_obstacle_n_57,
      \obj_buff4_reg[16]\(5) => truck_obstacle_n_58,
      \obj_buff4_reg[16]\(4) => truck_obstacle_n_59,
      \obj_buff4_reg[16]\(3) => truck_obstacle_n_60,
      \obj_buff4_reg[16]\(2) => truck_obstacle_n_61,
      \obj_buff4_reg[16]\(1) => truck_obstacle_n_62,
      \obj_buff4_reg[16]\(0) => truck_obstacle_n_63,
      \obj_buff4_reg[21]\(12) => car_obstacle_n_183,
      \obj_buff4_reg[21]\(11 downto 6) => p_0_in24_in(5 downto 0),
      \obj_buff4_reg[21]\(5) => car_obstacle_n_195,
      \obj_buff4_reg[21]\(4) => car_obstacle_n_196,
      \obj_buff4_reg[21]\(3) => car_obstacle_n_197,
      \obj_buff4_reg[21]\(2) => car_obstacle_n_198,
      \obj_buff4_reg[21]\(1) => car_obstacle_n_199,
      \obj_buff4_reg[21]\(0) => car_obstacle_n_200,
      \obj_buff4_reg[21]_0\ => car_obstacle_n_233,
      \obj_buff4_reg[21]_1\ => truck_obstacle_n_261,
      \obj_buff4_reg[21]_2\ => truck_obstacle_n_257,
      \obj_buff4_reg[21]_3\ => truck_obstacle_n_263,
      \obj_buff4_reg[21]_4\ => truck_obstacle_n_258,
      \obj_buff4_reg[21]_5\ => truck_obstacle_n_259,
      \obj_buff4_reg[21]_6\ => truck_obstacle_n_260,
      \obj_buff4_reg[21]_7\ => truck_obstacle_n_262,
      \obj_buff5_reg[21]\(12) => car_obstacle_n_165,
      \obj_buff5_reg[21]\(11 downto 6) => p_0_in20_in(5 downto 0),
      \obj_buff5_reg[21]\(5) => car_obstacle_n_177,
      \obj_buff5_reg[21]\(4) => car_obstacle_n_178,
      \obj_buff5_reg[21]\(3) => car_obstacle_n_179,
      \obj_buff5_reg[21]\(2) => car_obstacle_n_180,
      \obj_buff5_reg[21]\(1) => car_obstacle_n_181,
      \obj_buff5_reg[21]\(0) => car_obstacle_n_182,
      \obj_buff5_reg[21]_0\(13) => truck_obstacle_n_176,
      \obj_buff5_reg[21]_0\(12 downto 6) => p_0_in10_in(6 downto 0),
      \obj_buff5_reg[21]_0\(5) => truck_obstacle_n_187,
      \obj_buff5_reg[21]_0\(4) => truck_obstacle_n_188,
      \obj_buff5_reg[21]_0\(3) => truck_obstacle_n_189,
      \obj_buff5_reg[21]_0\(2) => truck_obstacle_n_190,
      \obj_buff5_reg[21]_0\(1) => truck_obstacle_n_191,
      \obj_buff5_reg[21]_0\(0) => truck_obstacle_n_192,
      \obj_buff5_reg[21]_1\ => car_obstacle_n_211,
      \obj_buff6_reg[21]\(12) => car_obstacle_n_45,
      \obj_buff6_reg[21]\(11) => car_obstacle_n_49,
      \obj_buff6_reg[21]\(10) => car_obstacle_n_50,
      \obj_buff6_reg[21]\(9) => car_obstacle_n_51,
      \obj_buff6_reg[21]\(8) => car_obstacle_n_52,
      \obj_buff6_reg[21]\(7) => car_obstacle_n_53,
      \obj_buff6_reg[21]\(6) => car_obstacle_n_54,
      \obj_buff6_reg[21]\(5) => car_obstacle_n_57,
      \obj_buff6_reg[21]\(4) => car_obstacle_n_58,
      \obj_buff6_reg[21]\(3) => car_obstacle_n_59,
      \obj_buff6_reg[21]\(2) => car_obstacle_n_60,
      \obj_buff6_reg[21]\(1) => car_obstacle_n_61,
      \obj_buff6_reg[21]\(0) => car_obstacle_n_62,
      \obj_buff6_reg[21]_0\(13) => truck_obstacle_n_157,
      \obj_buff6_reg[21]_0\(12 downto 6) => p_0_in8_in_27(6 downto 0),
      \obj_buff6_reg[21]_0\(5) => truck_obstacle_n_168,
      \obj_buff6_reg[21]_0\(4) => truck_obstacle_n_169,
      \obj_buff6_reg[21]_0\(3) => truck_obstacle_n_170,
      \obj_buff6_reg[21]_0\(2) => truck_obstacle_n_171,
      \obj_buff6_reg[21]_0\(1) => truck_obstacle_n_172,
      \obj_buff6_reg[21]_0\(0) => truck_obstacle_n_173,
      \obj_buff6_reg[21]_1\ => car_obstacle_n_269,
      \obj_buff6_reg[21]_2\ => car_obstacle_n_264,
      \obj_buff6_reg[21]_3\ => car_obstacle_n_222,
      \obj_buff7_reg[15]\(0) => car_obstacle_n_202,
      \obj_buff7_reg[21]\(10) => car_obstacle_n_143,
      \obj_buff7_reg[21]\(9 downto 5) => p_0_in12_in(4 downto 0),
      \obj_buff7_reg[21]\(4) => car_obstacle_n_156,
      \obj_buff7_reg[21]\(3) => car_obstacle_n_157,
      \obj_buff7_reg[21]\(2) => car_obstacle_n_158,
      \obj_buff7_reg[21]\(1) => car_obstacle_n_159,
      \obj_buff7_reg[21]\(0) => car_obstacle_n_160,
      \obj_buff7_reg[21]_0\(13) => truck_obstacle_n_138,
      \obj_buff7_reg[21]_0\(12 downto 6) => p_0_in6_in(6 downto 0),
      \obj_buff7_reg[21]_0\(5) => truck_obstacle_n_149,
      \obj_buff7_reg[21]_0\(4) => truck_obstacle_n_150,
      \obj_buff7_reg[21]_0\(3) => truck_obstacle_n_151,
      \obj_buff7_reg[21]_0\(2) => truck_obstacle_n_152,
      \obj_buff7_reg[21]_0\(1) => truck_obstacle_n_153,
      \obj_buff7_reg[21]_0\(0) => truck_obstacle_n_154,
      \obj_buff7_reg[21]_1\ => car_obstacle_n_229,
      \obj_buff7_reg[21]_2\ => truck_obstacle_n_197,
      \obj_buff7_reg[21]_3\ => truck_obstacle_n_199,
      \obj_buff7_reg[21]_4\ => truck_obstacle_n_204,
      \obj_buff7_reg[5]\(0) => car_obstacle_n_142,
      \obj_buff8_reg[15]\(0) => car_obstacle_n_105,
      \obj_buff8_reg[16]\(12) => truck_obstacle_n_32,
      \obj_buff8_reg[16]\(11) => truck_obstacle_n_33,
      \obj_buff8_reg[16]\(10) => truck_obstacle_n_34,
      \obj_buff8_reg[16]\(9) => truck_obstacle_n_35,
      \obj_buff8_reg[16]\(8) => truck_obstacle_n_36,
      \obj_buff8_reg[16]\(7) => truck_obstacle_n_37,
      \obj_buff8_reg[16]\(6) => truck_obstacle_n_38,
      \obj_buff8_reg[16]\(5) => truck_obstacle_n_39,
      \obj_buff8_reg[16]\(4) => truck_obstacle_n_40,
      \obj_buff8_reg[16]\(3) => truck_obstacle_n_41,
      \obj_buff8_reg[16]\(2) => truck_obstacle_n_42,
      \obj_buff8_reg[16]\(1) => truck_obstacle_n_43,
      \obj_buff8_reg[16]\(0) => truck_obstacle_n_44,
      \obj_buff8_reg[21]\ => car_obstacle_n_219,
      \obj_buff8_reg[21]_0\(10) => car_obstacle_n_106,
      \obj_buff8_reg[21]_0\(9 downto 5) => p_0_in8_in(4 downto 0),
      \obj_buff8_reg[21]_0\(4) => car_obstacle_n_119,
      \obj_buff8_reg[21]_0\(3) => car_obstacle_n_120,
      \obj_buff8_reg[21]_0\(2) => car_obstacle_n_121,
      \obj_buff8_reg[21]_0\(1) => car_obstacle_n_122,
      \obj_buff8_reg[21]_0\(0) => car_obstacle_n_123,
      \obj_buff8_reg[21]_1\ => car_obstacle_n_223,
      \obj_buff8_reg[21]_2\ => truck_obstacle_n_236,
      \obj_buff8_reg[21]_3\ => truck_obstacle_n_238,
      \obj_buff8_reg[21]_4\ => truck_obstacle_n_237,
      \obj_buff8_reg[21]_5\ => truck_obstacle_n_240,
      \obj_buff8_reg[21]_6\ => truck_obstacle_n_239,
      \obj_buff8_reg[21]_7\ => truck_obstacle_n_235,
      \obj_buff8_reg[5]\(0) => car_obstacle_n_163,
      \obj_buff9_reg[16]\(12) => truck_obstacle_n_123,
      \obj_buff9_reg[16]\(11) => truck_obstacle_n_124,
      \obj_buff9_reg[16]\(10) => truck_obstacle_n_125,
      \obj_buff9_reg[16]\(9) => truck_obstacle_n_126,
      \obj_buff9_reg[16]\(8) => truck_obstacle_n_127,
      \obj_buff9_reg[16]\(7) => truck_obstacle_n_128,
      \obj_buff9_reg[16]\(6) => truck_obstacle_n_129,
      \obj_buff9_reg[16]\(5) => truck_obstacle_n_130,
      \obj_buff9_reg[16]\(4) => truck_obstacle_n_131,
      \obj_buff9_reg[16]\(3) => truck_obstacle_n_132,
      \obj_buff9_reg[16]\(2) => truck_obstacle_n_133,
      \obj_buff9_reg[16]\(1) => truck_obstacle_n_134,
      \obj_buff9_reg[16]\(0) => truck_obstacle_n_135,
      \obj_buff9_reg[20]\ => car_obstacle_n_85,
      \obj_buff9_reg[21]\ => car_obstacle_n_1,
      \obj_buff9_reg[21]_0\(10) => car_obstacle_n_87,
      \obj_buff9_reg[21]_0\(9 downto 5) => p_0_in4_in(4 downto 0),
      \obj_buff9_reg[21]_0\(4) => car_obstacle_n_100,
      \obj_buff9_reg[21]_0\(3) => car_obstacle_n_101,
      \obj_buff9_reg[21]_0\(2) => car_obstacle_n_102,
      \obj_buff9_reg[21]_0\(1) => car_obstacle_n_103,
      \obj_buff9_reg[21]_0\(0) => car_obstacle_n_104,
      \obj_buff9_reg[5]\(0) => car_obstacle_n_161,
      p_0_out(3) => p_0_out(9),
      p_0_out(2) => p_0_out(6),
      p_0_out(1) => p_0_out(4),
      p_0_out(0) => p_0_out(0),
      \p_0_out__1\(3) => \p_0_out__1\(9),
      \p_0_out__1\(2 downto 1) => \p_0_out__1\(7 downto 6),
      \p_0_out__1\(0) => \p_0_out__1\(0),
      \p_0_out__4\(7 downto 4) => \p_0_out__4\(11 downto 8),
      \p_0_out__4\(3) => \p_0_out__4\(6),
      \p_0_out__4\(2) => \p_0_out__4\(4),
      \p_0_out__4\(1) => \p_0_out__4\(2),
      \p_0_out__4\(0) => \p_0_out__4\(0),
      pclk => pclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sel(3) => pixel_counter_n_475,
      sel(2) => pixel_counter_n_476,
      sel(1) => pixel_counter_n_477,
      sel(0) => pixel_counter_n_478,
      sel0(0) => sel0(3),
      sel_1(0) => sel(7),
      \sel__0\(2 downto 1) => \sel__0\(9 downto 8),
      \sel__0\(0) => \sel__0\(6),
      \sel__1\(2 downto 1) => \sel__1\(9 downto 8),
      \sel__1\(0) => \sel__1\(6),
      \sel__2\(2 downto 1) => \sel__2\(9 downto 8),
      \sel__2\(0) => \sel__2\(6),
      \sel__3\(2 downto 1) => \sel__3\(9 downto 8),
      \sel__3\(0) => \sel__3\(6),
      \sel__4\(2 downto 1) => \sel__4\(9 downto 8),
      \sel__4\(0) => \sel__4\(6),
      \sel__5\(2 downto 1) => \sel__5\(9 downto 8),
      \sel__5\(0) => \sel__5\(6),
      \sel__6\(2 downto 1) => \sel__6\(9 downto 8),
      \sel__6\(0) => \sel__6\(6),
      \vc_reg[0]_rep__0_0\ => pixel_counter_n_448,
      \vc_reg[0]_rep__0_1\ => pixel_counter_n_450,
      \vc_reg[3]_0\ => car_obstacle_n_298,
      \vc_reg[3]_1\ => car_obstacle_n_316,
      \vc_reg[3]_10\ => car_obstacle_n_301,
      \vc_reg[3]_11\ => car_obstacle_n_312,
      \vc_reg[3]_12\ => car_obstacle_n_307,
      \vc_reg[3]_13\ => car_obstacle_n_332,
      \vc_reg[3]_14\ => car_obstacle_n_333,
      \vc_reg[3]_15\ => car_obstacle_n_338,
      \vc_reg[3]_16\ => car_obstacle_n_339,
      \vc_reg[3]_17\ => car_obstacle_n_343,
      \vc_reg[3]_18\ => car_obstacle_n_337,
      \vc_reg[3]_19\ => car_obstacle_n_335,
      \vc_reg[3]_2\ => car_obstacle_n_320,
      \vc_reg[3]_20\ => car_obstacle_n_341,
      \vc_reg[3]_21\ => car_obstacle_n_355,
      \vc_reg[3]_22\ => car_obstacle_n_356,
      \vc_reg[3]_23\ => car_obstacle_n_358,
      \vc_reg[3]_24\ => car_obstacle_n_362,
      \vc_reg[3]_25\ => truck_obstacle_n_283,
      \vc_reg[3]_26\ => truck_obstacle_n_291,
      \vc_reg[3]_27\ => truck_obstacle_n_296,
      \vc_reg[3]_28\ => truck_obstacle_n_288,
      \vc_reg[3]_29\ => truck_obstacle_n_287,
      \vc_reg[3]_3\ => car_obstacle_n_325,
      \vc_reg[3]_30\ => truck_obstacle_n_295,
      \vc_reg[3]_31\ => truck_obstacle_n_298,
      \vc_reg[3]_32\ => truck_obstacle_n_290,
      \vc_reg[3]_33\ => truck_obstacle_n_289,
      \vc_reg[3]_34\ => truck_obstacle_n_297,
      \vc_reg[3]_35\ => truck_obstacle_n_286,
      \vc_reg[3]_36\ => truck_obstacle_n_294,
      \vc_reg[3]_37\ => truck_obstacle_n_285,
      \vc_reg[3]_38\ => truck_obstacle_n_293,
      \vc_reg[3]_39\ => truck_obstacle_n_284,
      \vc_reg[3]_4\ => car_obstacle_n_329,
      \vc_reg[3]_40\ => truck_obstacle_n_292,
      \vc_reg[3]_41\ => truck_obstacle_n_299,
      \vc_reg[3]_42\ => truck_obstacle_n_307,
      \vc_reg[3]_43\ => truck_obstacle_n_312,
      \vc_reg[3]_44\ => truck_obstacle_n_304,
      \vc_reg[3]_45\ => truck_obstacle_n_306,
      \vc_reg[3]_46\ => truck_obstacle_n_314,
      \vc_reg[3]_47\ => truck_obstacle_n_305,
      \vc_reg[3]_48\ => truck_obstacle_n_313,
      \vc_reg[3]_49\ => truck_obstacle_n_300,
      \vc_reg[3]_5\ => car_obstacle_n_345,
      \vc_reg[3]_50\ => truck_obstacle_n_308,
      \vc_reg[3]_51\ => truck_obstacle_n_301,
      \vc_reg[3]_52\ => truck_obstacle_n_309,
      \vc_reg[3]_53\ => truck_obstacle_n_302,
      \vc_reg[3]_54\ => truck_obstacle_n_310,
      \vc_reg[3]_55\ => truck_obstacle_n_303,
      \vc_reg[3]_56\ => truck_obstacle_n_311,
      \vc_reg[3]_57\ => truck_obstacle_n_315,
      \vc_reg[3]_58\ => truck_obstacle_n_323,
      \vc_reg[3]_59\ => truck_obstacle_n_320,
      \vc_reg[3]_6\ => car_obstacle_n_348,
      \vc_reg[3]_60\ => truck_obstacle_n_328,
      \vc_reg[3]_61\ => truck_obstacle_n_317,
      \vc_reg[3]_62\ => truck_obstacle_n_325,
      \vc_reg[3]_63\ => truck_obstacle_n_316,
      \vc_reg[3]_64\ => truck_obstacle_n_324,
      \vc_reg[3]_65\ => truck_obstacle_n_318,
      \vc_reg[3]_66\ => truck_obstacle_n_326,
      \vc_reg[3]_67\ => truck_obstacle_n_321,
      \vc_reg[3]_68\ => truck_obstacle_n_329,
      \vc_reg[3]_69\ => truck_obstacle_n_322,
      \vc_reg[3]_7\ => car_obstacle_n_353,
      \vc_reg[3]_70\ => truck_obstacle_n_330,
      \vc_reg[3]_71\ => truck_obstacle_n_319,
      \vc_reg[3]_72\ => truck_obstacle_n_327,
      \vc_reg[3]_73\ => truck_obstacle_n_331,
      \vc_reg[3]_74\ => truck_obstacle_n_338,
      \vc_reg[3]_75\ => truck_obstacle_n_337,
      \vc_reg[3]_76\ => truck_obstacle_n_336,
      \vc_reg[3]_77\ => truck_obstacle_n_334,
      \vc_reg[3]_78\ => truck_obstacle_n_332,
      \vc_reg[3]_79\ => truck_obstacle_n_333,
      \vc_reg[3]_8\ => car_obstacle_n_364,
      \vc_reg[3]_80\ => truck_obstacle_n_335,
      \vc_reg[3]_81\ => truck_obstacle_n_249,
      \vc_reg[3]_82\ => truck_obstacle_n_256,
      \vc_reg[3]_83\ => truck_obstacle_n_255,
      \vc_reg[3]_84\ => truck_obstacle_n_251,
      \vc_reg[3]_85\ => truck_obstacle_n_254,
      \vc_reg[3]_86\ => truck_obstacle_n_253,
      \vc_reg[3]_87\ => truck_obstacle_n_252,
      \vc_reg[3]_88\ => truck_obstacle_n_250,
      \vc_reg[3]_89\(2) => p_0_out_2(8),
      \vc_reg[3]_89\(1) => p_0_out_2(4),
      \vc_reg[3]_89\(0) => p_0_out_2(0),
      \vc_reg[3]_9\ => car_obstacle_n_366,
      \vc_reg[3]_90\ => frogger_background_n_152,
      \vc_reg[3]_91\ => frogger_background_n_135,
      \vc_reg[3]_92\ => frogger_background_n_146,
      \vc_reg[3]_93\ => frogger_background_n_156,
      \vc_reg[3]_94\ => frogger_background_n_164,
      \vc_reg[4]_0\ => car_obstacle_n_300,
      \vc_reg[4]_1\ => car_obstacle_n_330,
      \vc_reg[4]_10\ => car_obstacle_n_302,
      \vc_reg[4]_11\ => car_obstacle_n_303,
      \vc_reg[4]_12\ => car_obstacle_n_344,
      \vc_reg[4]_13\ => car_obstacle_n_263,
      \vc_reg[4]_14\ => car_obstacle_n_266,
      \vc_reg[4]_15\ => car_obstacle_n_365,
      \vc_reg[4]_16\ => car_obstacle_n_304,
      \vc_reg[4]_17\ => car_obstacle_n_310,
      \vc_reg[4]_18\ => car_obstacle_n_311,
      \vc_reg[4]_19\ => car_obstacle_n_306,
      \vc_reg[4]_2\ => car_obstacle_n_326,
      \vc_reg[4]_20\ => car_obstacle_n_308,
      \vc_reg[4]_21\ => car_obstacle_n_305,
      \vc_reg[4]_22\ => car_obstacle_n_309,
      \vc_reg[4]_23\ => car_obstacle_n_265,
      \vc_reg[4]_24\ => car_obstacle_n_225,
      \vc_reg[4]_25\ => car_obstacle_n_224,
      \vc_reg[4]_26\ => car_obstacle_n_313,
      \vc_reg[4]_27\ => car_obstacle_n_319,
      \vc_reg[4]_28\ => car_obstacle_n_314,
      \vc_reg[4]_29\ => car_obstacle_n_331,
      \vc_reg[4]_3\ => car_obstacle_n_352,
      \vc_reg[4]_30\ => car_obstacle_n_327,
      \vc_reg[4]_31\ => car_obstacle_n_318,
      \vc_reg[4]_32\ => car_obstacle_n_322,
      \vc_reg[4]_33\ => car_obstacle_n_317,
      \vc_reg[4]_34\ => car_obstacle_n_315,
      \vc_reg[4]_35\ => car_obstacle_n_321,
      \vc_reg[4]_36\ => car_obstacle_n_227,
      \vc_reg[4]_37\ => car_obstacle_n_328,
      \vc_reg[4]_38\ => car_obstacle_n_323,
      \vc_reg[4]_39\ => car_obstacle_n_324,
      \vc_reg[4]_4\ => car_obstacle_n_347,
      \vc_reg[4]_40\ => car_obstacle_n_228,
      \vc_reg[4]_41\ => car_obstacle_n_340,
      \vc_reg[4]_42\ => car_obstacle_n_334,
      \vc_reg[4]_43\ => car_obstacle_n_342,
      \vc_reg[4]_44\ => car_obstacle_n_336,
      \vc_reg[4]_45\ => car_obstacle_n_231,
      \vc_reg[4]_46\ => car_obstacle_n_232,
      \vc_reg[4]_47\ => car_obstacle_n_230,
      \vc_reg[4]_48\ => car_obstacle_n_351,
      \vc_reg[4]_49\ => car_obstacle_n_346,
      \vc_reg[4]_5\ => car_obstacle_n_259,
      \vc_reg[4]_50\ => car_obstacle_n_349,
      \vc_reg[4]_51\ => car_obstacle_n_350,
      \vc_reg[4]_52\ => car_obstacle_n_354,
      \vc_reg[4]_53\ => car_obstacle_n_234,
      \vc_reg[4]_54\ => car_obstacle_n_360,
      \vc_reg[4]_55\ => car_obstacle_n_361,
      \vc_reg[4]_56\ => car_obstacle_n_357,
      \vc_reg[4]_57\ => car_obstacle_n_363,
      \vc_reg[4]_58\ => car_obstacle_n_359,
      \vc_reg[4]_59\ => car_obstacle_n_216,
      \vc_reg[4]_6\ => car_obstacle_n_258,
      \vc_reg[4]_60\ => car_obstacle_n_213,
      \vc_reg[4]_61\ => car_obstacle_n_261,
      \vc_reg[4]_62\ => truck_obstacle_n_349,
      \vc_reg[4]_63\ => truck_obstacle_n_350,
      \vc_reg[4]_64\ => truck_obstacle_n_348,
      \vc_reg[4]_65\ => truck_obstacle_n_347,
      \vc_reg[4]_7\ => car_obstacle_n_268,
      \vc_reg[4]_8\ => car_obstacle_n_260,
      \vc_reg[4]_9\ => car_obstacle_n_299,
      \vcountd_reg[0]\ => pixel_counter_n_49,
      \vcountd_reg[9]\ => car_obstacle_n_205,
      \vcountd_reg[9]_0\ => car_obstacle_n_218,
      \vcountd_reg[9]_1\ => car_obstacle_n_217,
      \vcountd_reg[9]_2\ => car_obstacle_n_207,
      \vcountd_reg[9]_3\ => car_obstacle_n_208,
      \vcountd_reg[9]_4\ => car_obstacle_n_257,
      \vcountd_reg[9]_5\ => car_obstacle_n_209,
      \vcountd_reg[9]_6\ => car_obstacle_n_210
    );
player_frog: entity work.microblaze_Video_Controller_4regs_0_0_Frog_drawer
     port map (
      CO(0) => nxt_pixel45_in_19,
      D(1) => nxt_rgb(7),
      D(0) => nxt_rgb(3),
      DI(0) => truck_obstacle_n_282,
      E(0) => obj_buff10,
      Q(8 downto 5) => vcount_internal(10 downto 7),
      Q(4 downto 0) => vcount_internal(5 downto 1),
      S(0) => truck_obstacle_n_17,
      SR(0) => p_0_in0,
      \_rgb_out_reg[11]\(9) => player_frog_n_213,
      \_rgb_out_reg[11]\(8) => player_frog_n_214,
      \_rgb_out_reg[11]\(7) => player_frog_n_215,
      \_rgb_out_reg[11]\(6) => player_frog_n_216,
      \_rgb_out_reg[11]\(5) => player_frog_n_217,
      \_rgb_out_reg[11]\(4) => player_frog_n_218,
      \_rgb_out_reg[11]\(3) => player_frog_n_219,
      \_rgb_out_reg[11]\(2) => player_frog_n_220,
      \_rgb_out_reg[11]\(1) => player_frog_n_221,
      \_rgb_out_reg[11]\(0) => player_frog_n_222,
      \_rgb_pixel_reg[0]_0\(8 downto 6) => vcountd(9 downto 7),
      \_rgb_pixel_reg[0]_0\(5 downto 0) => vcountd(5 downto 0),
      \_rgb_pixel_reg[0]_1\(0) => player_frog_n_56,
      \_rgb_pixel_reg[0]_10\(0) => player_frog_n_127,
      \_rgb_pixel_reg[0]_11\(0) => player_frog_n_129,
      \_rgb_pixel_reg[0]_12\(0) => nxt_pixel343_in,
      \_rgb_pixel_reg[0]_13\(0) => nxt_pixel445_in,
      \_rgb_pixel_reg[0]_14\(0) => nxt_pixel3,
      \_rgb_pixel_reg[0]_15\(0) => nxt_pixel41_in,
      \_rgb_pixel_reg[0]_16\(0) => nxt_pixel318_in,
      \_rgb_pixel_reg[0]_17\(0) => nxt_pixel420_in,
      \_rgb_pixel_reg[0]_18\(0) => player_frog_n_150,
      \_rgb_pixel_reg[0]_19\(0) => player_frog_n_152,
      \_rgb_pixel_reg[0]_2\(0) => player_frog_n_60,
      \_rgb_pixel_reg[0]_20\(0) => player_frog_n_153,
      \_rgb_pixel_reg[0]_21\(0) => player_frog_n_155,
      \_rgb_pixel_reg[0]_22\(0) => player_frog_n_158,
      \_rgb_pixel_reg[0]_23\(7) => player_frog_n_199,
      \_rgb_pixel_reg[0]_23\(6) => player_frog_n_200,
      \_rgb_pixel_reg[0]_23\(5) => player_frog_n_201,
      \_rgb_pixel_reg[0]_23\(4) => player_frog_n_202,
      \_rgb_pixel_reg[0]_23\(3) => player_frog_n_203,
      \_rgb_pixel_reg[0]_23\(2) => player_frog_n_204,
      \_rgb_pixel_reg[0]_23\(1) => player_frog_n_205,
      \_rgb_pixel_reg[0]_23\(0) => player_frog_n_206,
      \_rgb_pixel_reg[0]_24\(0) => player_frog_n_229,
      \_rgb_pixel_reg[0]_25\(0) => player_frog_n_231,
      \_rgb_pixel_reg[0]_26\(0) => player_frog_n_232,
      \_rgb_pixel_reg[0]_27\(0) => player_frog_n_234,
      \_rgb_pixel_reg[0]_28\(0) => player_frog_n_235,
      \_rgb_pixel_reg[0]_29\(0) => player_frog_n_236,
      \_rgb_pixel_reg[0]_3\(0) => player_frog_n_66,
      \_rgb_pixel_reg[0]_30\(0) => player_frog_n_240,
      \_rgb_pixel_reg[0]_4\(2) => player_frog_n_67,
      \_rgb_pixel_reg[0]_4\(1) => player_frog_n_68,
      \_rgb_pixel_reg[0]_4\(0) => player_frog_n_69,
      \_rgb_pixel_reg[0]_5\(0) => player_frog_n_70,
      \_rgb_pixel_reg[0]_6\(2) => player_frog_n_92,
      \_rgb_pixel_reg[0]_6\(1) => player_frog_n_93,
      \_rgb_pixel_reg[0]_6\(0) => player_frog_n_94,
      \_rgb_pixel_reg[0]_7\(2) => player_frog_n_98,
      \_rgb_pixel_reg[0]_7\(1) => player_frog_n_99,
      \_rgb_pixel_reg[0]_7\(0) => player_frog_n_100,
      \_rgb_pixel_reg[0]_8\(0) => nxt_pixel333_in_8,
      \_rgb_pixel_reg[0]_9\(0) => nxt_pixel435_in_7,
      \_rgb_pixel_reg[10]_0\(1) => player_frog_n_19,
      \_rgb_pixel_reg[10]_0\(0) => player_frog_n_20,
      \_rgb_pixel_reg[10]_1\(1) => player_frog_n_24,
      \_rgb_pixel_reg[10]_1\(0) => player_frog_n_25,
      \_rgb_pixel_reg[10]_2\(2) => player_frog_n_71,
      \_rgb_pixel_reg[10]_2\(1) => player_frog_n_72,
      \_rgb_pixel_reg[10]_2\(0) => player_frog_n_73,
      \_rgb_pixel_reg[10]_3\ => player_frog_n_208,
      \_rgb_pixel_reg[11]_0\(0) => nxt_pixel440_in,
      \_rgb_pixel_reg[11]_1\(0) => nxt_pixel338_in,
      \_rgb_pixel_reg[11]_10\(2) => player_frog_n_185,
      \_rgb_pixel_reg[11]_10\(1) => player_frog_n_186,
      \_rgb_pixel_reg[11]_10\(0) => player_frog_n_187,
      \_rgb_pixel_reg[11]_11\(0) => player_frog_n_188,
      \_rgb_pixel_reg[11]_12\(2) => player_frog_n_189,
      \_rgb_pixel_reg[11]_12\(1) => player_frog_n_190,
      \_rgb_pixel_reg[11]_12\(0) => player_frog_n_191,
      \_rgb_pixel_reg[11]_13\(0) => player_frog_n_192,
      \_rgb_pixel_reg[11]_14\(0) => player_frog_n_242,
      \_rgb_pixel_reg[11]_15\(0) => player_frog_n_243,
      \_rgb_pixel_reg[11]_16\(0) => player_frog_n_244,
      \_rgb_pixel_reg[11]_17\(0) => player_frog_n_247,
      \_rgb_pixel_reg[11]_18\(0) => player_frog_n_248,
      \_rgb_pixel_reg[11]_2\(2) => player_frog_n_160,
      \_rgb_pixel_reg[11]_2\(1) => player_frog_n_161,
      \_rgb_pixel_reg[11]_2\(0) => player_frog_n_162,
      \_rgb_pixel_reg[11]_3\(1) => player_frog_n_163,
      \_rgb_pixel_reg[11]_3\(0) => player_frog_n_164,
      \_rgb_pixel_reg[11]_4\(2) => player_frog_n_165,
      \_rgb_pixel_reg[11]_4\(1) => player_frog_n_166,
      \_rgb_pixel_reg[11]_4\(0) => player_frog_n_167,
      \_rgb_pixel_reg[11]_5\(0) => player_frog_n_168,
      \_rgb_pixel_reg[11]_6\(2) => player_frog_n_169,
      \_rgb_pixel_reg[11]_6\(1) => player_frog_n_170,
      \_rgb_pixel_reg[11]_6\(0) => player_frog_n_171,
      \_rgb_pixel_reg[11]_7\(0) => player_frog_n_172,
      \_rgb_pixel_reg[11]_8\(2) => player_frog_n_173,
      \_rgb_pixel_reg[11]_8\(1) => player_frog_n_174,
      \_rgb_pixel_reg[11]_8\(0) => player_frog_n_175,
      \_rgb_pixel_reg[11]_9\(0) => player_frog_n_176,
      \_rgb_pixel_reg[1]_0\(0) => player_frog_n_49,
      \_rgb_pixel_reg[1]_1\(0) => player_frog_n_55,
      \_rgb_pixel_reg[1]_2\(0) => player_frog_n_61,
      \_rgb_pixel_reg[1]_3\(0) => player_frog_n_65,
      \_rgb_pixel_reg[1]_4\(2) => player_frog_n_86,
      \_rgb_pixel_reg[1]_4\(1) => player_frog_n_87,
      \_rgb_pixel_reg[1]_4\(0) => player_frog_n_88,
      \_rgb_pixel_reg[1]_5\(2) => player_frog_n_95,
      \_rgb_pixel_reg[1]_5\(1) => player_frog_n_96,
      \_rgb_pixel_reg[1]_5\(0) => player_frog_n_97,
      \_rgb_pixel_reg[1]_6\(0) => player_frog_n_126,
      \_rgb_pixel_reg[1]_7\(0) => player_frog_n_128,
      \_rgb_pixel_reg[1]_8\(0) => player_frog_n_227,
      \_rgb_pixel_reg[1]_9\(0) => player_frog_n_230,
      \_rgb_pixel_reg[2]_0\(0) => player_frog_n_31,
      \_rgb_pixel_reg[2]_1\(2) => player_frog_n_32,
      \_rgb_pixel_reg[2]_1\(1) => player_frog_n_33,
      \_rgb_pixel_reg[2]_1\(0) => player_frog_n_34,
      \_rgb_pixel_reg[2]_2\(0) => player_frog_n_35,
      \_rgb_pixel_reg[2]_3\(2) => player_frog_n_77,
      \_rgb_pixel_reg[2]_3\(1) => player_frog_n_78,
      \_rgb_pixel_reg[2]_3\(0) => player_frog_n_79,
      \_rgb_pixel_reg[2]_4\(0) => nxt_pixel3_22,
      \_rgb_pixel_reg[2]_5\(0) => nxt_pixel41_in_21,
      \_rgb_pixel_reg[2]_6\(0) => player_frog_n_122,
      \_rgb_pixel_reg[2]_7\(0) => player_frog_n_224,
      \_rgb_pixel_reg[3]_0\(0) => nxt_pixel313_in,
      \_rgb_pixel_reg[3]_1\(0) => nxt_pixel415_in,
      \_rgb_pixel_reg[3]_2\(0) => player_frog_n_157,
      \_rgb_pixel_reg[3]_3\(0) => player_frog_n_239,
      \_rgb_pixel_reg[3]_4\ => truck_obstacle_n_278,
      \_rgb_pixel_reg[4]_0\(0) => player_frog_n_50,
      \_rgb_pixel_reg[4]_1\(2) => player_frog_n_51,
      \_rgb_pixel_reg[4]_1\(1) => player_frog_n_52,
      \_rgb_pixel_reg[4]_1\(0) => player_frog_n_53,
      \_rgb_pixel_reg[4]_10\(0) => nxt_pixel430_in,
      \_rgb_pixel_reg[4]_11\(0) => nxt_pixel328_in,
      \_rgb_pixel_reg[4]_12\(0) => player_frog_n_228,
      \_rgb_pixel_reg[4]_2\(0) => player_frog_n_54,
      \_rgb_pixel_reg[4]_3\(2) => player_frog_n_57,
      \_rgb_pixel_reg[4]_3\(1) => player_frog_n_58,
      \_rgb_pixel_reg[4]_3\(0) => player_frog_n_59,
      \_rgb_pixel_reg[4]_4\(2) => player_frog_n_89,
      \_rgb_pixel_reg[4]_4\(1) => player_frog_n_90,
      \_rgb_pixel_reg[4]_4\(0) => player_frog_n_91,
      \_rgb_pixel_reg[4]_5\(0) => nxt_pixel318_in_14,
      \_rgb_pixel_reg[4]_6\(0) => nxt_pixel420_in_13,
      \_rgb_pixel_reg[4]_7\(0) => nxt_pixel323_in_12,
      \_rgb_pixel_reg[4]_8\(0) => nxt_pixel425_in_11,
      \_rgb_pixel_reg[4]_9\(0) => player_frog_n_125,
      \_rgb_pixel_reg[5]_0\(2) => player_frog_n_21,
      \_rgb_pixel_reg[5]_0\(1) => player_frog_n_22,
      \_rgb_pixel_reg[5]_0\(0) => player_frog_n_23,
      \_rgb_pixel_reg[5]_1\(0) => player_frog_n_36,
      \_rgb_pixel_reg[5]_10\(0) => nxt_pixel328_in_10,
      \_rgb_pixel_reg[5]_11\(0) => nxt_pixel430_in_9,
      \_rgb_pixel_reg[5]_12\(0) => player_frog_n_123,
      \_rgb_pixel_reg[5]_13\(0) => player_frog_n_124,
      \_rgb_pixel_reg[5]_14\(0) => nxt_pixel333_in,
      \_rgb_pixel_reg[5]_15\(0) => nxt_pixel435_in,
      \_rgb_pixel_reg[5]_16\(0) => nxt_pixel323_in,
      \_rgb_pixel_reg[5]_17\(0) => nxt_pixel425_in,
      \_rgb_pixel_reg[5]_18\(0) => player_frog_n_154,
      \_rgb_pixel_reg[5]_19\(0) => player_frog_n_159,
      \_rgb_pixel_reg[5]_2\(0) => player_frog_n_40,
      \_rgb_pixel_reg[5]_20\(0) => player_frog_n_225,
      \_rgb_pixel_reg[5]_21\(0) => player_frog_n_226,
      \_rgb_pixel_reg[5]_22\(0) => player_frog_n_238,
      \_rgb_pixel_reg[5]_23\(0) => player_frog_n_241,
      \_rgb_pixel_reg[5]_3\(0) => player_frog_n_41,
      \_rgb_pixel_reg[5]_4\(0) => player_frog_n_45,
      \_rgb_pixel_reg[5]_5\(2) => player_frog_n_62,
      \_rgb_pixel_reg[5]_5\(1) => player_frog_n_63,
      \_rgb_pixel_reg[5]_5\(0) => player_frog_n_64,
      \_rgb_pixel_reg[5]_6\(2) => player_frog_n_80,
      \_rgb_pixel_reg[5]_6\(1) => player_frog_n_81,
      \_rgb_pixel_reg[5]_6\(0) => player_frog_n_82,
      \_rgb_pixel_reg[5]_7\(2) => player_frog_n_83,
      \_rgb_pixel_reg[5]_7\(1) => player_frog_n_84,
      \_rgb_pixel_reg[5]_7\(0) => player_frog_n_85,
      \_rgb_pixel_reg[5]_8\(0) => nxt_pixel343_in_26,
      \_rgb_pixel_reg[5]_9\(0) => nxt_pixel445_in_25,
      \_rgb_pixel_reg[6]_0\(0) => player_frog_n_26,
      \_rgb_pixel_reg[6]_1\(2) => player_frog_n_27,
      \_rgb_pixel_reg[6]_1\(1) => player_frog_n_28,
      \_rgb_pixel_reg[6]_1\(0) => player_frog_n_29,
      \_rgb_pixel_reg[6]_10\(0) => nxt_pixel313_in_18,
      \_rgb_pixel_reg[6]_11\(0) => nxt_pixel415_in_17,
      \_rgb_pixel_reg[6]_12\(0) => nxt_pixel440_in_16,
      \_rgb_pixel_reg[6]_13\(0) => nxt_pixel338_in_15,
      \_rgb_pixel_reg[6]_14\(0) => player_frog_n_121,
      \_rgb_pixel_reg[6]_15\(0) => nxt_pixel38_in,
      \_rgb_pixel_reg[6]_16\(0) => nxt_pixel410_in,
      \_rgb_pixel_reg[6]_17\(0) => nxt_pixel33_in,
      \_rgb_pixel_reg[6]_18\(0) => nxt_pixel45_in,
      \_rgb_pixel_reg[6]_19\(0) => player_frog_n_151,
      \_rgb_pixel_reg[6]_2\(0) => player_frog_n_30,
      \_rgb_pixel_reg[6]_20\(0) => player_frog_n_156,
      \_rgb_pixel_reg[6]_21\(0) => player_frog_n_223,
      \_rgb_pixel_reg[6]_22\(0) => player_frog_n_233,
      \_rgb_pixel_reg[6]_23\(0) => player_frog_n_237,
      \_rgb_pixel_reg[6]_3\(2) => player_frog_n_37,
      \_rgb_pixel_reg[6]_3\(1) => player_frog_n_38,
      \_rgb_pixel_reg[6]_3\(0) => player_frog_n_39,
      \_rgb_pixel_reg[6]_4\(2) => player_frog_n_42,
      \_rgb_pixel_reg[6]_4\(1) => player_frog_n_43,
      \_rgb_pixel_reg[6]_4\(0) => player_frog_n_44,
      \_rgb_pixel_reg[6]_5\(2) => player_frog_n_46,
      \_rgb_pixel_reg[6]_5\(1) => player_frog_n_47,
      \_rgb_pixel_reg[6]_5\(0) => player_frog_n_48,
      \_rgb_pixel_reg[6]_6\(2) => player_frog_n_74,
      \_rgb_pixel_reg[6]_6\(1) => player_frog_n_75,
      \_rgb_pixel_reg[6]_6\(0) => player_frog_n_76,
      \_rgb_pixel_reg[6]_7\(0) => nxt_pixel38_in_24,
      \_rgb_pixel_reg[6]_8\(0) => nxt_pixel410_in_23,
      \_rgb_pixel_reg[6]_9\(0) => nxt_pixel33_in_20,
      \_rgb_pixel_reg[7]_0\ => truck_obstacle_n_274,
      \_rgb_pixel_reg[8]_0\(2) => player_frog_n_177,
      \_rgb_pixel_reg[8]_0\(1) => player_frog_n_178,
      \_rgb_pixel_reg[8]_0\(0) => player_frog_n_179,
      \_rgb_pixel_reg[8]_1\(0) => player_frog_n_180,
      \_rgb_pixel_reg[8]_2\(2) => player_frog_n_181,
      \_rgb_pixel_reg[8]_2\(1) => player_frog_n_182,
      \_rgb_pixel_reg[8]_2\(0) => player_frog_n_183,
      \_rgb_pixel_reg[8]_3\(0) => player_frog_n_184,
      \_rgb_pixel_reg[8]_4\(0) => player_frog_n_245,
      \_rgb_pixel_reg[8]_5\(0) => player_frog_n_246,
      \_rgb_pixel_reg[9]_0\ => player_frog_n_207,
      address00_out(2 downto 1) => address00_out(4 downto 3),
      address00_out(0) => address00_out(1),
      address02_out(2 downto 1) => address02_out(4 downto 3),
      address02_out(0) => address02_out(1),
      hblank_in => hblank_in,
      \hc_reg[0]_rep\ => pixel_counter_n_421,
      \hc_reg[0]_rep_0\(0) => address00_out(2),
      \hc_reg[0]_rep_1\ => pixel_counter_n_423,
      \hc_reg[0]_rep_2\ => pixel_counter_n_434,
      \hc_reg[0]_rep_3\ => pixel_counter_n_436,
      \hc_reg[0]_rep__5\ => pixel_counter_n_452,
      \hc_reg[10]\(7 downto 4) => hcount_internal(10 downto 7),
      \hc_reg[10]\(3) => hcount_internal(5),
      \hc_reg[10]\(2 downto 0) => hcount_internal(2 downto 0),
      \hc_reg[1]_rep__15\ => pixel_counter_n_459,
      \hc_reg[1]_rep__9\ => pixel_counter_n_451,
      \hc_reg[2]\ => pixel_counter_n_433,
      \hc_reg[2]_rep__0\ => pixel_counter_n_450,
      \hc_reg[3]_rep__3\ => pixel_counter_n_73,
      \hc_reg[3]_rep__4\ => pixel_counter_n_427,
      \hc_reg[3]_rep__4_0\ => pixel_counter_n_431,
      \hc_reg[3]_rep__4_1\ => pixel_counter_n_453,
      \hc_reg[3]_rep__4_2\ => pixel_counter_n_425,
      \hc_reg[4]_rep__12\ => pixel_counter_n_74,
      hcountd(9 downto 6) => hcountd(10 downto 7),
      hcountd(5 downto 0) => hcountd(5 downto 0),
      hcountd_0(0) => hcountd_0(6),
      \hcountd_reg[6]\(0) => car_obstacle_n_293,
      \hcountd_reg[6]_0\(0) => car_obstacle_n_2,
      \hcountd_reg[6]_1\(0) => car_obstacle_n_4,
      \hcountd_reg[6]_10\(0) => truck_obstacle_n_216,
      \hcountd_reg[6]_11\(0) => truck_obstacle_n_28,
      \hcountd_reg[6]_12\(0) => truck_obstacle_n_218,
      \hcountd_reg[6]_13\(0) => truck_obstacle_n_46,
      \hcountd_reg[6]_14\(0) => truck_obstacle_n_219,
      \hcountd_reg[6]_15\(0) => truck_obstacle_n_47,
      \hcountd_reg[6]_16\(0) => truck_obstacle_n_221,
      \hcountd_reg[6]_17\(0) => truck_obstacle_n_65,
      \hcountd_reg[6]_18\(0) => truck_obstacle_n_223,
      \hcountd_reg[6]_19\(0) => truck_obstacle_n_99,
      \hcountd_reg[6]_2\(0) => car_obstacle_n_5,
      \hcountd_reg[6]_20\(0) => truck_obstacle_n_226,
      \hcountd_reg[6]_21\(0) => truck_obstacle_n_119,
      \hcountd_reg[6]_22\(0) => truck_obstacle_n_228,
      \hcountd_reg[6]_23\(0) => truck_obstacle_n_137,
      \hcountd_reg[6]_24\(0) => truck_obstacle_n_230,
      \hcountd_reg[6]_25\(0) => truck_obstacle_n_156,
      \hcountd_reg[6]_26\(0) => truck_obstacle_n_232,
      \hcountd_reg[6]_27\(0) => truck_obstacle_n_175,
      \hcountd_reg[6]_28\(0) => truck_obstacle_n_234,
      \hcountd_reg[6]_29\(0) => truck_obstacle_n_194,
      \hcountd_reg[6]_3\(0) => car_obstacle_n_24,
      \hcountd_reg[6]_4\(0) => car_obstacle_n_25,
      \hcountd_reg[6]_5\(0) => car_obstacle_n_275,
      \hcountd_reg[6]_6\(0) => car_obstacle_n_44,
      \hcountd_reg[6]_7\(0) => car_obstacle_n_63,
      \hcountd_reg[6]_8\(0) => car_obstacle_n_64,
      \hcountd_reg[6]_9\(0) => car_obstacle_n_65,
      \lane0_buff_reg[9]\(7) => frogger_background_n_17,
      \lane0_buff_reg[9]\(6) => frogger_background_n_18,
      \lane0_buff_reg[9]\(5) => frogger_background_n_19,
      \lane0_buff_reg[9]\(4) => frogger_background_n_20,
      \lane0_buff_reg[9]\(3) => frogger_background_n_21,
      \lane0_buff_reg[9]\(2) => frogger_background_n_22,
      \lane0_buff_reg[9]\(1) => frogger_background_n_23,
      \lane0_buff_reg[9]\(0) => frogger_background_n_24,
      \lane1_buff_reg[9]\(7) => frogger_background_n_39,
      \lane1_buff_reg[9]\(6) => frogger_background_n_40,
      \lane1_buff_reg[9]\(5) => frogger_background_n_41,
      \lane1_buff_reg[9]\(4) => frogger_background_n_42,
      \lane1_buff_reg[9]\(3) => frogger_background_n_43,
      \lane1_buff_reg[9]\(2) => frogger_background_n_44,
      \lane1_buff_reg[9]\(1) => frogger_background_n_45,
      \lane1_buff_reg[9]\(0) => frogger_background_n_46,
      \lane2_buff_reg[9]\(7) => frogger_background_n_28,
      \lane2_buff_reg[9]\(6) => frogger_background_n_29,
      \lane2_buff_reg[9]\(5) => frogger_background_n_30,
      \lane2_buff_reg[9]\(4) => frogger_background_n_31,
      \lane2_buff_reg[9]\(3) => frogger_background_n_32,
      \lane2_buff_reg[9]\(2) => frogger_background_n_33,
      \lane2_buff_reg[9]\(1) => frogger_background_n_34,
      \lane2_buff_reg[9]\(0) => frogger_background_n_35,
      \lane3_buff_reg[9]\(7) => frogger_background_n_83,
      \lane3_buff_reg[9]\(6) => frogger_background_n_84,
      \lane3_buff_reg[9]\(5) => frogger_background_n_85,
      \lane3_buff_reg[9]\(4) => frogger_background_n_86,
      \lane3_buff_reg[9]\(3) => frogger_background_n_87,
      \lane3_buff_reg[9]\(2) => frogger_background_n_88,
      \lane3_buff_reg[9]\(1) => frogger_background_n_89,
      \lane3_buff_reg[9]\(0) => frogger_background_n_90,
      \lane4_buff_reg[9]\(7) => frogger_background_n_50,
      \lane4_buff_reg[9]\(6) => frogger_background_n_51,
      \lane4_buff_reg[9]\(5) => frogger_background_n_52,
      \lane4_buff_reg[9]\(4) => frogger_background_n_53,
      \lane4_buff_reg[9]\(3) => frogger_background_n_54,
      \lane4_buff_reg[9]\(2) => frogger_background_n_55,
      \lane4_buff_reg[9]\(1) => frogger_background_n_56,
      \lane4_buff_reg[9]\(0) => frogger_background_n_57,
      \lane5_buff_reg[9]\(7) => frogger_background_n_72,
      \lane5_buff_reg[9]\(6) => frogger_background_n_73,
      \lane5_buff_reg[9]\(5) => frogger_background_n_74,
      \lane5_buff_reg[9]\(4) => frogger_background_n_75,
      \lane5_buff_reg[9]\(3) => frogger_background_n_76,
      \lane5_buff_reg[9]\(2) => frogger_background_n_77,
      \lane5_buff_reg[9]\(1) => frogger_background_n_78,
      \lane5_buff_reg[9]\(0) => frogger_background_n_79,
      \lane6_buff_reg[9]\(7 downto 6) => p_0_in_1(9 downto 8),
      \lane6_buff_reg[9]\(5 downto 0) => p_0_in_1(5 downto 0),
      \lane7_buff_reg[9]\(7) => frogger_background_n_4,
      \lane7_buff_reg[9]\(6) => frogger_background_n_5,
      \lane7_buff_reg[9]\(5) => frogger_background_n_6,
      \lane7_buff_reg[9]\(4) => frogger_background_n_7,
      \lane7_buff_reg[9]\(3) => frogger_background_n_8,
      \lane7_buff_reg[9]\(2) => frogger_background_n_9,
      \lane7_buff_reg[9]\(1) => frogger_background_n_10,
      \lane7_buff_reg[9]\(0) => frogger_background_n_11,
      \nxt_pixel1__2\ => \nxt_pixel1__2\,
      nxt_rgb1 => nxt_rgb1,
      \obj_buff10_reg[16]\(0) => car_obstacle_n_253,
      \obj_buff10_reg[19]\(0) => car_obstacle_n_244,
      \obj_buff10_reg[20]\(16 downto 14) => p_0_in1_in(10 downto 8),
      \obj_buff10_reg[20]\(13 downto 8) => p_0_in1_in(5 downto 0),
      \obj_buff10_reg[20]\(7) => car_obstacle_n_16,
      \obj_buff10_reg[20]\(6) => car_obstacle_n_17,
      \obj_buff10_reg[20]\(5) => car_obstacle_n_18,
      \obj_buff10_reg[20]\(4) => car_obstacle_n_19,
      \obj_buff10_reg[20]\(3) => car_obstacle_n_20,
      \obj_buff10_reg[20]\(2) => car_obstacle_n_21,
      \obj_buff10_reg[20]\(1) => car_obstacle_n_22,
      \obj_buff10_reg[20]\(0) => car_obstacle_n_23,
      \obj_buff10_reg[20]_0\(14 downto 12) => p_0_in1_in_28(10 downto 8),
      \obj_buff10_reg[20]_0\(11) => truck_obstacle_n_86,
      \obj_buff10_reg[20]_0\(10) => truck_obstacle_n_87,
      \obj_buff10_reg[20]_0\(9) => truck_obstacle_n_88,
      \obj_buff10_reg[20]_0\(8) => truck_obstacle_n_89,
      \obj_buff10_reg[20]_0\(7) => truck_obstacle_n_90,
      \obj_buff10_reg[20]_0\(6) => truck_obstacle_n_91,
      \obj_buff10_reg[20]_0\(5) => truck_obstacle_n_92,
      \obj_buff10_reg[20]_0\(4) => truck_obstacle_n_93,
      \obj_buff10_reg[20]_0\(3) => truck_obstacle_n_94,
      \obj_buff10_reg[20]_0\(2) => truck_obstacle_n_95,
      \obj_buff10_reg[20]_0\(1) => truck_obstacle_n_96,
      \obj_buff10_reg[20]_0\(0) => truck_obstacle_n_97,
      \obj_buff10_reg[6]\(0) => truck_obstacle_n_222,
      \obj_buff10_reg[6]_0\(0) => truck_obstacle_n_98,
      \obj_buff10_reg[8]\(0) => truck_obstacle_n_212,
      \obj_buff10_reg[8]_0\(0) => truck_obstacle_n_24,
      \obj_buff1_reg[10]_0\ => pixel_counter_n_424,
      \obj_buff1_reg[13]_0\ => pixel_counter_n_435,
      \obj_buff1_reg[13]_1\ => pixel_counter_n_430,
      \obj_buff1_reg[16]_0\(0) => car_obstacle_n_236,
      \obj_buff1_reg[19]_0\(0) => car_obstacle_n_246,
      \obj_buff1_reg[20]_0\(16) => car_obstacle_n_125,
      \obj_buff1_reg[20]_0\(15) => car_obstacle_n_126,
      \obj_buff1_reg[20]_0\(14) => car_obstacle_n_127,
      \obj_buff1_reg[20]_0\(13 downto 8) => p_0_in36_in(5 downto 0),
      \obj_buff1_reg[20]_0\(7) => car_obstacle_n_134,
      \obj_buff1_reg[20]_0\(6) => car_obstacle_n_135,
      \obj_buff1_reg[20]_0\(5) => car_obstacle_n_136,
      \obj_buff1_reg[20]_0\(4) => car_obstacle_n_137,
      \obj_buff1_reg[20]_0\(3) => car_obstacle_n_138,
      \obj_buff1_reg[20]_0\(2) => car_obstacle_n_139,
      \obj_buff1_reg[20]_0\(1) => car_obstacle_n_140,
      \obj_buff1_reg[20]_0\(0) => car_obstacle_n_141,
      \obj_buff1_reg[20]_1\(14 downto 12) => p_0_in18_in(10 downto 8),
      \obj_buff1_reg[20]_1\(11) => truck_obstacle_n_5,
      \obj_buff1_reg[20]_1\(10) => truck_obstacle_n_6,
      \obj_buff1_reg[20]_1\(9) => truck_obstacle_n_7,
      \obj_buff1_reg[20]_1\(8) => truck_obstacle_n_8,
      \obj_buff1_reg[20]_1\(7) => truck_obstacle_n_9,
      \obj_buff1_reg[20]_1\(6) => truck_obstacle_n_10,
      \obj_buff1_reg[20]_1\(5) => truck_obstacle_n_11,
      \obj_buff1_reg[20]_1\(4) => truck_obstacle_n_12,
      \obj_buff1_reg[20]_1\(3) => truck_obstacle_n_13,
      \obj_buff1_reg[20]_1\(2) => truck_obstacle_n_14,
      \obj_buff1_reg[20]_1\(1) => truck_obstacle_n_15,
      \obj_buff1_reg[20]_1\(0) => truck_obstacle_n_16,
      \obj_buff1_reg[3]_0\ => pixel_counter_n_426,
      \obj_buff1_reg[3]_1\ => pixel_counter_n_428,
      \obj_buff1_reg[3]_2\ => pixel_counter_n_497,
      \obj_buff1_reg[3]_3\ => pixel_counter_n_496,
      \obj_buff1_reg[6]_0\(0) => truck_obstacle_n_205,
      \obj_buff1_reg[8]_0\(0) => truck_obstacle_n_215,
      \obj_buff1_reg[8]_1\(0) => truck_obstacle_n_27,
      \obj_buff2_reg[19]\(0) => car_obstacle_n_241,
      \obj_buff2_reg[20]\(16 downto 14) => p_0_in32_in(10 downto 8),
      \obj_buff2_reg[20]\(13 downto 8) => p_0_in32_in(5 downto 0),
      \obj_buff2_reg[20]\(7) => car_obstacle_n_36,
      \obj_buff2_reg[20]\(6) => car_obstacle_n_37,
      \obj_buff2_reg[20]\(5) => car_obstacle_n_38,
      \obj_buff2_reg[20]\(4) => car_obstacle_n_39,
      \obj_buff2_reg[20]\(3) => car_obstacle_n_40,
      \obj_buff2_reg[20]\(2) => car_obstacle_n_41,
      \obj_buff2_reg[20]\(1) => car_obstacle_n_42,
      \obj_buff2_reg[20]\(0) => car_obstacle_n_43,
      \obj_buff2_reg[20]_0\(14 downto 12) => p_0_in16_in_29(10 downto 8),
      \obj_buff2_reg[20]_0\(11) => truck_obstacle_n_70,
      \obj_buff2_reg[20]_0\(10) => truck_obstacle_n_71,
      \obj_buff2_reg[20]_0\(9) => truck_obstacle_n_72,
      \obj_buff2_reg[20]_0\(8) => truck_obstacle_n_73,
      \obj_buff2_reg[20]_0\(7) => truck_obstacle_n_74,
      \obj_buff2_reg[20]_0\(6) => truck_obstacle_n_75,
      \obj_buff2_reg[20]_0\(5) => truck_obstacle_n_76,
      \obj_buff2_reg[20]_0\(4) => truck_obstacle_n_77,
      \obj_buff2_reg[20]_0\(3) => truck_obstacle_n_78,
      \obj_buff2_reg[20]_0\(2) => truck_obstacle_n_79,
      \obj_buff2_reg[20]_0\(1) => truck_obstacle_n_80,
      \obj_buff2_reg[20]_0\(0) => truck_obstacle_n_81,
      \obj_buff2_reg[6]\(0) => car_obstacle_n_255,
      \obj_buff2_reg[6]_0\(0) => truck_obstacle_n_224,
      \obj_buff2_reg[6]_1\(0) => truck_obstacle_n_117,
      \obj_buff2_reg[8]\(0) => truck_obstacle_n_211,
      \obj_buff2_reg[8]_0\(0) => truck_obstacle_n_23,
      \obj_buff3_reg[16]\(0) => car_obstacle_n_247,
      \obj_buff3_reg[19]\(0) => car_obstacle_n_237,
      \obj_buff3_reg[20]\(16 downto 14) => p_0_in28_in(10 downto 8),
      \obj_buff3_reg[20]\(13) => car_obstacle_n_70,
      \obj_buff3_reg[20]\(12) => car_obstacle_n_71,
      \obj_buff3_reg[20]\(11) => car_obstacle_n_72,
      \obj_buff3_reg[20]\(10) => car_obstacle_n_73,
      \obj_buff3_reg[20]\(9) => car_obstacle_n_74,
      \obj_buff3_reg[20]\(8) => car_obstacle_n_75,
      \obj_buff3_reg[20]\(7) => car_obstacle_n_76,
      \obj_buff3_reg[20]\(6) => car_obstacle_n_77,
      \obj_buff3_reg[20]\(5) => car_obstacle_n_78,
      \obj_buff3_reg[20]\(4) => car_obstacle_n_79,
      \obj_buff3_reg[20]\(3) => car_obstacle_n_80,
      \obj_buff3_reg[20]\(2) => car_obstacle_n_81,
      \obj_buff3_reg[20]\(1) => car_obstacle_n_82,
      \obj_buff3_reg[20]\(0) => car_obstacle_n_83,
      \obj_buff3_reg[20]_0\(14) => truck_obstacle_n_101,
      \obj_buff3_reg[20]_0\(13) => truck_obstacle_n_102,
      \obj_buff3_reg[20]_0\(12) => truck_obstacle_n_103,
      \obj_buff3_reg[20]_0\(11 downto 6) => p_0_in14_in(5 downto 0),
      \obj_buff3_reg[20]_0\(5) => truck_obstacle_n_111,
      \obj_buff3_reg[20]_0\(4) => truck_obstacle_n_112,
      \obj_buff3_reg[20]_0\(3) => truck_obstacle_n_113,
      \obj_buff3_reg[20]_0\(2) => truck_obstacle_n_114,
      \obj_buff3_reg[20]_0\(1) => truck_obstacle_n_115,
      \obj_buff3_reg[20]_0\(0) => truck_obstacle_n_116,
      \obj_buff3_reg[6]\(0) => truck_obstacle_n_225,
      \obj_buff3_reg[6]_0\(0) => truck_obstacle_n_118,
      \obj_buff3_reg[8]\(0) => truck_obstacle_n_210,
      \obj_buff3_reg[8]_0\(0) => truck_obstacle_n_22,
      \obj_buff4_reg[16]\(0) => car_obstacle_n_248,
      \obj_buff4_reg[19]\(0) => car_obstacle_n_238,
      \obj_buff4_reg[20]\(16) => car_obstacle_n_184,
      \obj_buff4_reg[20]\(15) => car_obstacle_n_185,
      \obj_buff4_reg[20]\(14) => car_obstacle_n_186,
      \obj_buff4_reg[20]\(13 downto 8) => p_0_in24_in(5 downto 0),
      \obj_buff4_reg[20]\(7) => car_obstacle_n_193,
      \obj_buff4_reg[20]\(6) => car_obstacle_n_194,
      \obj_buff4_reg[20]\(5) => car_obstacle_n_195,
      \obj_buff4_reg[20]\(4) => car_obstacle_n_196,
      \obj_buff4_reg[20]\(3) => car_obstacle_n_197,
      \obj_buff4_reg[20]\(2) => car_obstacle_n_198,
      \obj_buff4_reg[20]\(1) => car_obstacle_n_199,
      \obj_buff4_reg[20]\(0) => car_obstacle_n_200,
      \obj_buff4_reg[20]_0\(14 downto 12) => p_0_in12_in_30(10 downto 8),
      \obj_buff4_reg[20]_0\(11) => truck_obstacle_n_52,
      \obj_buff4_reg[20]_0\(10) => truck_obstacle_n_53,
      \obj_buff4_reg[20]_0\(9) => truck_obstacle_n_54,
      \obj_buff4_reg[20]_0\(8) => truck_obstacle_n_55,
      \obj_buff4_reg[20]_0\(7) => truck_obstacle_n_56,
      \obj_buff4_reg[20]_0\(6) => truck_obstacle_n_57,
      \obj_buff4_reg[20]_0\(5) => truck_obstacle_n_58,
      \obj_buff4_reg[20]_0\(4) => truck_obstacle_n_59,
      \obj_buff4_reg[20]_0\(3) => truck_obstacle_n_60,
      \obj_buff4_reg[20]_0\(2) => truck_obstacle_n_61,
      \obj_buff4_reg[20]_0\(1) => truck_obstacle_n_62,
      \obj_buff4_reg[20]_0\(0) => truck_obstacle_n_63,
      \obj_buff4_reg[6]\(0) => truck_obstacle_n_220,
      \obj_buff4_reg[6]_0\(0) => truck_obstacle_n_64,
      \obj_buff4_reg[8]\(0) => truck_obstacle_n_213,
      \obj_buff4_reg[8]_0\(0) => truck_obstacle_n_25,
      \obj_buff5_reg[16]\(0) => car_obstacle_n_249,
      \obj_buff5_reg[19]\(0) => car_obstacle_n_239,
      \obj_buff5_reg[20]\(16) => car_obstacle_n_166,
      \obj_buff5_reg[20]\(15) => car_obstacle_n_167,
      \obj_buff5_reg[20]\(14) => car_obstacle_n_168,
      \obj_buff5_reg[20]\(13 downto 8) => p_0_in20_in(5 downto 0),
      \obj_buff5_reg[20]\(7) => car_obstacle_n_175,
      \obj_buff5_reg[20]\(6) => car_obstacle_n_176,
      \obj_buff5_reg[20]\(5) => car_obstacle_n_177,
      \obj_buff5_reg[20]\(4) => car_obstacle_n_178,
      \obj_buff5_reg[20]\(3) => car_obstacle_n_179,
      \obj_buff5_reg[20]\(2) => car_obstacle_n_180,
      \obj_buff5_reg[20]\(1) => car_obstacle_n_181,
      \obj_buff5_reg[20]\(0) => car_obstacle_n_182,
      \obj_buff5_reg[20]_0\(14) => truck_obstacle_n_177,
      \obj_buff5_reg[20]_0\(13) => truck_obstacle_n_178,
      \obj_buff5_reg[20]_0\(12) => truck_obstacle_n_179,
      \obj_buff5_reg[20]_0\(11 downto 6) => p_0_in10_in(5 downto 0),
      \obj_buff5_reg[20]_0\(5) => truck_obstacle_n_187,
      \obj_buff5_reg[20]_0\(4) => truck_obstacle_n_188,
      \obj_buff5_reg[20]_0\(3) => truck_obstacle_n_189,
      \obj_buff5_reg[20]_0\(2) => truck_obstacle_n_190,
      \obj_buff5_reg[20]_0\(1) => truck_obstacle_n_191,
      \obj_buff5_reg[20]_0\(0) => truck_obstacle_n_192,
      \obj_buff5_reg[6]\(0) => truck_obstacle_n_233,
      \obj_buff5_reg[6]_0\(0) => truck_obstacle_n_193,
      \obj_buff5_reg[8]\(0) => truck_obstacle_n_206,
      \obj_buff5_reg[8]_0\(0) => truck_obstacle_n_18,
      \obj_buff6_reg[16]\(0) => car_obstacle_n_250,
      \obj_buff6_reg[19]\(0) => car_obstacle_n_240,
      \obj_buff6_reg[20]\(16 downto 14) => p_0_in16_in(10 downto 8),
      \obj_buff6_reg[20]\(13) => car_obstacle_n_49,
      \obj_buff6_reg[20]\(12) => car_obstacle_n_50,
      \obj_buff6_reg[20]\(11) => car_obstacle_n_51,
      \obj_buff6_reg[20]\(10) => car_obstacle_n_52,
      \obj_buff6_reg[20]\(9) => car_obstacle_n_53,
      \obj_buff6_reg[20]\(8) => car_obstacle_n_54,
      \obj_buff6_reg[20]\(7) => car_obstacle_n_55,
      \obj_buff6_reg[20]\(6) => car_obstacle_n_56,
      \obj_buff6_reg[20]\(5) => car_obstacle_n_57,
      \obj_buff6_reg[20]\(4) => car_obstacle_n_58,
      \obj_buff6_reg[20]\(3) => car_obstacle_n_59,
      \obj_buff6_reg[20]\(2) => car_obstacle_n_60,
      \obj_buff6_reg[20]\(1) => car_obstacle_n_61,
      \obj_buff6_reg[20]\(0) => car_obstacle_n_62,
      \obj_buff6_reg[20]_0\(14) => truck_obstacle_n_158,
      \obj_buff6_reg[20]_0\(13) => truck_obstacle_n_159,
      \obj_buff6_reg[20]_0\(12) => truck_obstacle_n_160,
      \obj_buff6_reg[20]_0\(11 downto 6) => p_0_in8_in_27(5 downto 0),
      \obj_buff6_reg[20]_0\(5) => truck_obstacle_n_168,
      \obj_buff6_reg[20]_0\(4) => truck_obstacle_n_169,
      \obj_buff6_reg[20]_0\(3) => truck_obstacle_n_170,
      \obj_buff6_reg[20]_0\(2) => truck_obstacle_n_171,
      \obj_buff6_reg[20]_0\(1) => truck_obstacle_n_172,
      \obj_buff6_reg[20]_0\(0) => truck_obstacle_n_173,
      \obj_buff6_reg[6]\(0) => truck_obstacle_n_231,
      \obj_buff6_reg[6]_0\(0) => truck_obstacle_n_174,
      \obj_buff6_reg[8]\(0) => truck_obstacle_n_207,
      \obj_buff6_reg[8]_0\(0) => truck_obstacle_n_19,
      \obj_buff7_reg[16]\(0) => car_obstacle_n_251,
      \obj_buff7_reg[19]\(0) => car_obstacle_n_242,
      \obj_buff7_reg[20]\(16) => car_obstacle_n_144,
      \obj_buff7_reg[20]\(15) => car_obstacle_n_145,
      \obj_buff7_reg[20]\(14) => car_obstacle_n_146,
      \obj_buff7_reg[20]\(13 downto 8) => p_0_in12_in(5 downto 0),
      \obj_buff7_reg[20]\(7) => car_obstacle_n_153,
      \obj_buff7_reg[20]\(6) => car_obstacle_n_154,
      \obj_buff7_reg[20]\(5) => car_obstacle_n_155,
      \obj_buff7_reg[20]\(4) => car_obstacle_n_156,
      \obj_buff7_reg[20]\(3) => car_obstacle_n_157,
      \obj_buff7_reg[20]\(2) => car_obstacle_n_158,
      \obj_buff7_reg[20]\(1) => car_obstacle_n_159,
      \obj_buff7_reg[20]\(0) => car_obstacle_n_160,
      \obj_buff7_reg[20]_0\(14) => truck_obstacle_n_139,
      \obj_buff7_reg[20]_0\(13) => truck_obstacle_n_140,
      \obj_buff7_reg[20]_0\(12) => truck_obstacle_n_141,
      \obj_buff7_reg[20]_0\(11 downto 6) => p_0_in6_in(5 downto 0),
      \obj_buff7_reg[20]_0\(5) => truck_obstacle_n_149,
      \obj_buff7_reg[20]_0\(4) => truck_obstacle_n_150,
      \obj_buff7_reg[20]_0\(3) => truck_obstacle_n_151,
      \obj_buff7_reg[20]_0\(2) => truck_obstacle_n_152,
      \obj_buff7_reg[20]_0\(1) => truck_obstacle_n_153,
      \obj_buff7_reg[20]_0\(0) => truck_obstacle_n_154,
      \obj_buff7_reg[6]\(0) => truck_obstacle_n_229,
      \obj_buff7_reg[6]_0\(0) => truck_obstacle_n_155,
      \obj_buff7_reg[8]\(0) => truck_obstacle_n_208,
      \obj_buff7_reg[8]_0\(0) => truck_obstacle_n_20,
      \obj_buff8_reg[16]\(0) => car_obstacle_n_254,
      \obj_buff8_reg[19]\(0) => car_obstacle_n_245,
      \obj_buff8_reg[20]\(16) => car_obstacle_n_107,
      \obj_buff8_reg[20]\(15) => car_obstacle_n_108,
      \obj_buff8_reg[20]\(14) => car_obstacle_n_109,
      \obj_buff8_reg[20]\(13 downto 8) => p_0_in8_in(5 downto 0),
      \obj_buff8_reg[20]\(7) => car_obstacle_n_116,
      \obj_buff8_reg[20]\(6) => car_obstacle_n_117,
      \obj_buff8_reg[20]\(5) => car_obstacle_n_118,
      \obj_buff8_reg[20]\(4) => car_obstacle_n_119,
      \obj_buff8_reg[20]\(3) => car_obstacle_n_120,
      \obj_buff8_reg[20]\(2) => car_obstacle_n_121,
      \obj_buff8_reg[20]\(1) => car_obstacle_n_122,
      \obj_buff8_reg[20]\(0) => car_obstacle_n_123,
      \obj_buff8_reg[20]_0\(14) => truck_obstacle_n_29,
      \obj_buff8_reg[20]_0\(13) => truck_obstacle_n_30,
      \obj_buff8_reg[20]_0\(12) => truck_obstacle_n_31,
      \obj_buff8_reg[20]_0\(11) => truck_obstacle_n_33,
      \obj_buff8_reg[20]_0\(10) => truck_obstacle_n_34,
      \obj_buff8_reg[20]_0\(9) => truck_obstacle_n_35,
      \obj_buff8_reg[20]_0\(8) => truck_obstacle_n_36,
      \obj_buff8_reg[20]_0\(7) => truck_obstacle_n_37,
      \obj_buff8_reg[20]_0\(6) => truck_obstacle_n_38,
      \obj_buff8_reg[20]_0\(5) => truck_obstacle_n_39,
      \obj_buff8_reg[20]_0\(4) => truck_obstacle_n_40,
      \obj_buff8_reg[20]_0\(3) => truck_obstacle_n_41,
      \obj_buff8_reg[20]_0\(2) => truck_obstacle_n_42,
      \obj_buff8_reg[20]_0\(1) => truck_obstacle_n_43,
      \obj_buff8_reg[20]_0\(0) => truck_obstacle_n_44,
      \obj_buff8_reg[6]\(0) => truck_obstacle_n_217,
      \obj_buff8_reg[6]_0\(0) => truck_obstacle_n_45,
      \obj_buff8_reg[8]\(0) => truck_obstacle_n_214,
      \obj_buff8_reg[8]_0\(0) => truck_obstacle_n_26,
      \obj_buff9_reg[16]\(0) => car_obstacle_n_252,
      \obj_buff9_reg[19]\(0) => car_obstacle_n_243,
      \obj_buff9_reg[20]\(16) => car_obstacle_n_88,
      \obj_buff9_reg[20]\(15) => car_obstacle_n_89,
      \obj_buff9_reg[20]\(14) => car_obstacle_n_90,
      \obj_buff9_reg[20]\(13 downto 8) => p_0_in4_in(5 downto 0),
      \obj_buff9_reg[20]\(7) => car_obstacle_n_97,
      \obj_buff9_reg[20]\(6) => car_obstacle_n_98,
      \obj_buff9_reg[20]\(5) => car_obstacle_n_99,
      \obj_buff9_reg[20]\(4) => car_obstacle_n_100,
      \obj_buff9_reg[20]\(3) => car_obstacle_n_101,
      \obj_buff9_reg[20]\(2) => car_obstacle_n_102,
      \obj_buff9_reg[20]\(1) => car_obstacle_n_103,
      \obj_buff9_reg[20]\(0) => car_obstacle_n_104,
      \obj_buff9_reg[20]_0\(14 downto 12) => p_0_in2_in(10 downto 8),
      \obj_buff9_reg[20]_0\(11) => truck_obstacle_n_124,
      \obj_buff9_reg[20]_0\(10) => truck_obstacle_n_125,
      \obj_buff9_reg[20]_0\(9) => truck_obstacle_n_126,
      \obj_buff9_reg[20]_0\(8) => truck_obstacle_n_127,
      \obj_buff9_reg[20]_0\(7) => truck_obstacle_n_128,
      \obj_buff9_reg[20]_0\(6) => truck_obstacle_n_129,
      \obj_buff9_reg[20]_0\(5) => truck_obstacle_n_130,
      \obj_buff9_reg[20]_0\(4) => truck_obstacle_n_131,
      \obj_buff9_reg[20]_0\(3) => truck_obstacle_n_132,
      \obj_buff9_reg[20]_0\(2) => truck_obstacle_n_133,
      \obj_buff9_reg[20]_0\(1) => truck_obstacle_n_134,
      \obj_buff9_reg[20]_0\(0) => truck_obstacle_n_135,
      \obj_buff9_reg[6]\(0) => truck_obstacle_n_227,
      \obj_buff9_reg[6]_0\(0) => truck_obstacle_n_136,
      \obj_buff9_reg[8]\(0) => truck_obstacle_n_209,
      \obj_buff9_reg[8]_0\(0) => truck_obstacle_n_21,
      pclk => pclk,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sel0(0) => sel0(3),
      \slv_reg2_reg[31]\(31 downto 0) => slv_reg2(31 downto 0),
      vblank_in => vblank_in,
      \vc_reg[0]_rep\ => pixel_counter_n_49,
      \vc_reg[0]_rep_0\(0) => address02_out(2),
      \vc_reg[0]_rep_1\ => pixel_counter_n_422,
      \vc_reg[0]_rep_2\ => pixel_counter_n_429,
      \vc_reg[0]_rep_3\ => pixel_counter_n_432,
      \vc_reg[0]_rep__0\ => pixel_counter_n_448,
      \vc_reg[3]\(3) => p_0_out(9),
      \vc_reg[3]\(2) => p_0_out(6),
      \vc_reg[3]\(1) => p_0_out(4),
      \vc_reg[3]\(0) => p_0_out(0),
      vcountd(0) => vcountd_31(6),
      \vcountd_reg[6]\(0) => car_obstacle_n_270,
      \vcountd_reg[6]_0\(0) => car_obstacle_n_271,
      \vcountd_reg[6]_1\(0) => car_obstacle_n_272,
      \vcountd_reg[6]_2\(0) => car_obstacle_n_273,
      \vcountd_reg[6]_3\(0) => car_obstacle_n_274,
      \vcountd_reg[6]_4\(0) => car_obstacle_n_3,
      \vcountd_reg[6]_5\(0) => car_obstacle_n_276,
      \vcountd_reg[6]_6\(0) => car_obstacle_n_277,
      \vcountd_reg[6]_7\(0) => car_obstacle_n_278,
      \vcountd_reg[6]_8\(0) => car_obstacle_n_279
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => p_0_in0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => p_0_in0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => p_0_in0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => p_0_in0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => p_0_in0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => p_0_in0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => p_0_in0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => p_0_in0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => p_0_in0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => p_0_in0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => p_0_in0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => p_0_in0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => p_0_in0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => p_0_in0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => p_0_in0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => p_0_in0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => p_0_in0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => p_0_in0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => p_0_in0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => p_0_in0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => p_0_in0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg0(29),
      R => p_0_in0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => p_0_in0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg0(30),
      R => p_0_in0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg0(31),
      R => p_0_in0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => p_0_in0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => p_0_in0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => p_0_in0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => p_0_in0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => p_0_in0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => p_0_in0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => p_0_in0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => p_0_in0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => p_0_in0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => p_0_in0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => p_0_in0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => p_0_in0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => p_0_in0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => p_0_in0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => p_0_in0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => p_0_in0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => p_0_in0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => p_0_in0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => p_0_in0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => p_0_in0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => p_0_in0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => p_0_in0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => p_0_in0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => p_0_in0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => p_0_in0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => p_0_in0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => p_0_in0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => p_0_in0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => p_0_in0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => p_0_in0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => p_0_in0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => p_0_in0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => p_0_in0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => p_0_in0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => p_0_in0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => p_0_in0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => p_0_in0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => p_0_in0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => p_0_in0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_awvalid,
      O => slv_reg_wren
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => p_0_in0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => p_0_in0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => p_0_in0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => p_0_in0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => p_0_in0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => p_0_in0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => p_0_in0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => p_0_in0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => p_0_in0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => p_0_in0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => p_0_in0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => p_0_in0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => p_0_in0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => p_0_in0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => p_0_in0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => p_0_in0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => p_0_in0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => p_0_in0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => p_0_in0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => p_0_in0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => p_0_in0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => p_0_in0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => p_0_in0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => p_0_in0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => p_0_in0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => p_0_in0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => p_0_in0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => p_0_in0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => p_0_in0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => p_0_in0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => p_0_in0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => p_0_in0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(15)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(31)
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => p_0_in0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => p_0_in0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => p_0_in0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => p_0_in0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => p_0_in0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => p_0_in0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => p_0_in0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => p_0_in0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => p_0_in0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => p_0_in0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => p_0_in0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => p_0_in0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => p_0_in0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => p_0_in0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => p_0_in0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => p_0_in0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => p_0_in0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => p_0_in0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => p_0_in0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => p_0_in0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => p_0_in0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => p_0_in0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => p_0_in0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => p_0_in0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => p_0_in0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => p_0_in0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => p_0_in0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => p_0_in0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => p_0_in0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => p_0_in0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => p_0_in0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => p_0_in0
    );
truck_obstacle: entity work.microblaze_Video_Controller_4regs_0_0_Truck_drawer
     port map (
      D(2) => nxt_pixel30_out(10),
      D(1) => nxt_pixel30_out(6),
      D(0) => nxt_pixel30_out(2),
      DI(0) => truck_obstacle_n_282,
      E(0) => obj_buff10_3,
      Q(0) => vcount_internal(6),
      S(0) => truck_obstacle_n_17,
      SR(0) => p_0_in0,
      \_rgb_out_reg[0]\ => truck_obstacle_n_281,
      \_rgb_out_reg[10]\ => truck_obstacle_n_271,
      \_rgb_out_reg[11]\ => truck_obstacle_n_270,
      \_rgb_out_reg[1]\ => truck_obstacle_n_280,
      \_rgb_out_reg[2]\ => truck_obstacle_n_279,
      \_rgb_out_reg[3]\ => truck_obstacle_n_278,
      \_rgb_out_reg[4]\ => truck_obstacle_n_277,
      \_rgb_out_reg[5]\ => truck_obstacle_n_276,
      \_rgb_out_reg[6]\ => truck_obstacle_n_275,
      \_rgb_out_reg[7]\ => truck_obstacle_n_274,
      \_rgb_out_reg[8]\ => truck_obstacle_n_273,
      \_rgb_out_reg[9]\ => truck_obstacle_n_272,
      \_rgb_pixel_reg[0]_0\(15 downto 13) => p_0_in18_in(10 downto 8),
      \_rgb_pixel_reg[0]_0\(12) => truck_obstacle_n_4,
      \_rgb_pixel_reg[0]_0\(11) => truck_obstacle_n_5,
      \_rgb_pixel_reg[0]_0\(10) => truck_obstacle_n_6,
      \_rgb_pixel_reg[0]_0\(9) => truck_obstacle_n_7,
      \_rgb_pixel_reg[0]_0\(8) => truck_obstacle_n_8,
      \_rgb_pixel_reg[0]_0\(7) => truck_obstacle_n_9,
      \_rgb_pixel_reg[0]_0\(6) => truck_obstacle_n_10,
      \_rgb_pixel_reg[0]_0\(5) => truck_obstacle_n_11,
      \_rgb_pixel_reg[0]_0\(4) => truck_obstacle_n_12,
      \_rgb_pixel_reg[0]_0\(3) => truck_obstacle_n_13,
      \_rgb_pixel_reg[0]_0\(2) => truck_obstacle_n_14,
      \_rgb_pixel_reg[0]_0\(1) => truck_obstacle_n_15,
      \_rgb_pixel_reg[0]_0\(0) => truck_obstacle_n_16,
      \_rgb_pixel_reg[0]_1\(0) => truck_obstacle_n_19,
      \_rgb_pixel_reg[0]_10\(16) => truck_obstacle_n_100,
      \_rgb_pixel_reg[0]_10\(15) => truck_obstacle_n_101,
      \_rgb_pixel_reg[0]_10\(14) => truck_obstacle_n_102,
      \_rgb_pixel_reg[0]_10\(13) => truck_obstacle_n_103,
      \_rgb_pixel_reg[0]_10\(12 downto 6) => p_0_in14_in(6 downto 0),
      \_rgb_pixel_reg[0]_10\(5) => truck_obstacle_n_111,
      \_rgb_pixel_reg[0]_10\(4) => truck_obstacle_n_112,
      \_rgb_pixel_reg[0]_10\(3) => truck_obstacle_n_113,
      \_rgb_pixel_reg[0]_10\(2) => truck_obstacle_n_114,
      \_rgb_pixel_reg[0]_10\(1) => truck_obstacle_n_115,
      \_rgb_pixel_reg[0]_10\(0) => truck_obstacle_n_116,
      \_rgb_pixel_reg[0]_11\(16) => truck_obstacle_n_138,
      \_rgb_pixel_reg[0]_11\(15) => truck_obstacle_n_139,
      \_rgb_pixel_reg[0]_11\(14) => truck_obstacle_n_140,
      \_rgb_pixel_reg[0]_11\(13) => truck_obstacle_n_141,
      \_rgb_pixel_reg[0]_11\(12 downto 6) => p_0_in6_in(6 downto 0),
      \_rgb_pixel_reg[0]_11\(5) => truck_obstacle_n_149,
      \_rgb_pixel_reg[0]_11\(4) => truck_obstacle_n_150,
      \_rgb_pixel_reg[0]_11\(3) => truck_obstacle_n_151,
      \_rgb_pixel_reg[0]_11\(2) => truck_obstacle_n_152,
      \_rgb_pixel_reg[0]_11\(1) => truck_obstacle_n_153,
      \_rgb_pixel_reg[0]_11\(0) => truck_obstacle_n_154,
      \_rgb_pixel_reg[0]_12\(16) => truck_obstacle_n_157,
      \_rgb_pixel_reg[0]_12\(15) => truck_obstacle_n_158,
      \_rgb_pixel_reg[0]_12\(14) => truck_obstacle_n_159,
      \_rgb_pixel_reg[0]_12\(13) => truck_obstacle_n_160,
      \_rgb_pixel_reg[0]_12\(12 downto 6) => p_0_in8_in_27(6 downto 0),
      \_rgb_pixel_reg[0]_12\(5) => truck_obstacle_n_168,
      \_rgb_pixel_reg[0]_12\(4) => truck_obstacle_n_169,
      \_rgb_pixel_reg[0]_12\(3) => truck_obstacle_n_170,
      \_rgb_pixel_reg[0]_12\(2) => truck_obstacle_n_171,
      \_rgb_pixel_reg[0]_12\(1) => truck_obstacle_n_172,
      \_rgb_pixel_reg[0]_12\(0) => truck_obstacle_n_173,
      \_rgb_pixel_reg[0]_13\(0) => truck_obstacle_n_174,
      \_rgb_pixel_reg[0]_14\(0) => truck_obstacle_n_175,
      \_rgb_pixel_reg[0]_15\(16) => truck_obstacle_n_176,
      \_rgb_pixel_reg[0]_15\(15) => truck_obstacle_n_177,
      \_rgb_pixel_reg[0]_15\(14) => truck_obstacle_n_178,
      \_rgb_pixel_reg[0]_15\(13) => truck_obstacle_n_179,
      \_rgb_pixel_reg[0]_15\(12 downto 6) => p_0_in10_in(6 downto 0),
      \_rgb_pixel_reg[0]_15\(5) => truck_obstacle_n_187,
      \_rgb_pixel_reg[0]_15\(4) => truck_obstacle_n_188,
      \_rgb_pixel_reg[0]_15\(3) => truck_obstacle_n_189,
      \_rgb_pixel_reg[0]_15\(2) => truck_obstacle_n_190,
      \_rgb_pixel_reg[0]_15\(1) => truck_obstacle_n_191,
      \_rgb_pixel_reg[0]_15\(0) => truck_obstacle_n_192,
      \_rgb_pixel_reg[0]_16\ => truck_obstacle_n_197,
      \_rgb_pixel_reg[0]_17\(0) => truck_obstacle_n_205,
      \_rgb_pixel_reg[0]_18\(0) => truck_obstacle_n_207,
      \_rgb_pixel_reg[0]_19\(0) => truck_obstacle_n_212,
      \_rgb_pixel_reg[0]_2\(0) => truck_obstacle_n_24,
      \_rgb_pixel_reg[0]_20\(0) => truck_obstacle_n_215,
      \_rgb_pixel_reg[0]_21\(0) => truck_obstacle_n_216,
      \_rgb_pixel_reg[0]_22\(0) => truck_obstacle_n_222,
      \_rgb_pixel_reg[0]_23\(0) => truck_obstacle_n_223,
      \_rgb_pixel_reg[0]_24\(0) => truck_obstacle_n_231,
      \_rgb_pixel_reg[0]_25\(0) => truck_obstacle_n_232,
      \_rgb_pixel_reg[0]_26\ => truck_obstacle_n_254,
      \_rgb_pixel_reg[0]_27\ => truck_obstacle_n_261,
      \_rgb_pixel_reg[0]_28\ => truck_obstacle_n_283,
      \_rgb_pixel_reg[0]_29\ => truck_obstacle_n_291,
      \_rgb_pixel_reg[0]_3\(0) => truck_obstacle_n_27,
      \_rgb_pixel_reg[0]_30\ => truck_obstacle_n_299,
      \_rgb_pixel_reg[0]_31\ => truck_obstacle_n_307,
      \_rgb_pixel_reg[0]_32\ => truck_obstacle_n_315,
      \_rgb_pixel_reg[0]_33\ => truck_obstacle_n_323,
      \_rgb_pixel_reg[0]_34\ => truck_obstacle_n_331,
      \_rgb_pixel_reg[0]_4\(0) => truck_obstacle_n_28,
      \_rgb_pixel_reg[0]_5\(15 downto 13) => p_0_in12_in_30(10 downto 8),
      \_rgb_pixel_reg[0]_5\(12) => truck_obstacle_n_51,
      \_rgb_pixel_reg[0]_5\(11) => truck_obstacle_n_52,
      \_rgb_pixel_reg[0]_5\(10) => truck_obstacle_n_53,
      \_rgb_pixel_reg[0]_5\(9) => truck_obstacle_n_54,
      \_rgb_pixel_reg[0]_5\(8) => truck_obstacle_n_55,
      \_rgb_pixel_reg[0]_5\(7) => truck_obstacle_n_56,
      \_rgb_pixel_reg[0]_5\(6) => truck_obstacle_n_57,
      \_rgb_pixel_reg[0]_5\(5) => truck_obstacle_n_58,
      \_rgb_pixel_reg[0]_5\(4) => truck_obstacle_n_59,
      \_rgb_pixel_reg[0]_5\(3) => truck_obstacle_n_60,
      \_rgb_pixel_reg[0]_5\(2) => truck_obstacle_n_61,
      \_rgb_pixel_reg[0]_5\(1) => truck_obstacle_n_62,
      \_rgb_pixel_reg[0]_5\(0) => truck_obstacle_n_63,
      \_rgb_pixel_reg[0]_6\(15 downto 13) => p_0_in16_in_29(10 downto 8),
      \_rgb_pixel_reg[0]_6\(12) => truck_obstacle_n_69,
      \_rgb_pixel_reg[0]_6\(11) => truck_obstacle_n_70,
      \_rgb_pixel_reg[0]_6\(10) => truck_obstacle_n_71,
      \_rgb_pixel_reg[0]_6\(9) => truck_obstacle_n_72,
      \_rgb_pixel_reg[0]_6\(8) => truck_obstacle_n_73,
      \_rgb_pixel_reg[0]_6\(7) => truck_obstacle_n_74,
      \_rgb_pixel_reg[0]_6\(6) => truck_obstacle_n_75,
      \_rgb_pixel_reg[0]_6\(5) => truck_obstacle_n_76,
      \_rgb_pixel_reg[0]_6\(4) => truck_obstacle_n_77,
      \_rgb_pixel_reg[0]_6\(3) => truck_obstacle_n_78,
      \_rgb_pixel_reg[0]_6\(2) => truck_obstacle_n_79,
      \_rgb_pixel_reg[0]_6\(1) => truck_obstacle_n_80,
      \_rgb_pixel_reg[0]_6\(0) => truck_obstacle_n_81,
      \_rgb_pixel_reg[0]_7\(15 downto 13) => p_0_in1_in_28(10 downto 8),
      \_rgb_pixel_reg[0]_7\(12) => truck_obstacle_n_85,
      \_rgb_pixel_reg[0]_7\(11) => truck_obstacle_n_86,
      \_rgb_pixel_reg[0]_7\(10) => truck_obstacle_n_87,
      \_rgb_pixel_reg[0]_7\(9) => truck_obstacle_n_88,
      \_rgb_pixel_reg[0]_7\(8) => truck_obstacle_n_89,
      \_rgb_pixel_reg[0]_7\(7) => truck_obstacle_n_90,
      \_rgb_pixel_reg[0]_7\(6) => truck_obstacle_n_91,
      \_rgb_pixel_reg[0]_7\(5) => truck_obstacle_n_92,
      \_rgb_pixel_reg[0]_7\(4) => truck_obstacle_n_93,
      \_rgb_pixel_reg[0]_7\(3) => truck_obstacle_n_94,
      \_rgb_pixel_reg[0]_7\(2) => truck_obstacle_n_95,
      \_rgb_pixel_reg[0]_7\(1) => truck_obstacle_n_96,
      \_rgb_pixel_reg[0]_7\(0) => truck_obstacle_n_97,
      \_rgb_pixel_reg[0]_8\(0) => truck_obstacle_n_98,
      \_rgb_pixel_reg[0]_9\(0) => truck_obstacle_n_99,
      \_rgb_pixel_reg[10]_0\ => truck_obstacle_n_237,
      \_rgb_pixel_reg[10]_1\ => truck_obstacle_n_256,
      \_rgb_pixel_reg[10]_10\ => truck_obstacle_n_335,
      \_rgb_pixel_reg[10]_11\ => truck_obstacle_n_349,
      \_rgb_pixel_reg[10]_12\ => truck_obstacle_n_350,
      \_rgb_pixel_reg[10]_2\ => truck_obstacle_n_258,
      \_rgb_pixel_reg[10]_3\ => truck_obstacle_n_264,
      \_rgb_pixel_reg[10]_4\ => truck_obstacle_n_265,
      \_rgb_pixel_reg[10]_5\ => truck_obstacle_n_287,
      \_rgb_pixel_reg[10]_6\ => truck_obstacle_n_295,
      \_rgb_pixel_reg[10]_7\ => truck_obstacle_n_311,
      \_rgb_pixel_reg[10]_8\ => truck_obstacle_n_319,
      \_rgb_pixel_reg[10]_9\ => truck_obstacle_n_327,
      \_rgb_pixel_reg[11]_0\(0) => truck_obstacle_n_23,
      \_rgb_pixel_reg[11]_1\(0) => truck_obstacle_n_65,
      \_rgb_pixel_reg[11]_10\(11 downto 0) => car_pixel(11 downto 0),
      \_rgb_pixel_reg[11]_2\(0) => truck_obstacle_n_117,
      \_rgb_pixel_reg[11]_3\(0) => truck_obstacle_n_211,
      \_rgb_pixel_reg[11]_4\(0) => truck_obstacle_n_221,
      \_rgb_pixel_reg[11]_5\(0) => truck_obstacle_n_224,
      \_rgb_pixel_reg[11]_6\ => truck_obstacle_n_238,
      \_rgb_pixel_reg[11]_7\ => truck_obstacle_n_347,
      \_rgb_pixel_reg[11]_8\ => truck_obstacle_n_348,
      \_rgb_pixel_reg[11]_9\(11 downto 0) => background_pixel(11 downto 0),
      \_rgb_pixel_reg[1]_0\ => truck_obstacle_n_255,
      \_rgb_pixel_reg[1]_1\ => truck_obstacle_n_300,
      \_rgb_pixel_reg[1]_2\ => truck_obstacle_n_308,
      \_rgb_pixel_reg[1]_3\ => truck_obstacle_n_316,
      \_rgb_pixel_reg[1]_4\ => truck_obstacle_n_324,
      \_rgb_pixel_reg[2]_0\ => truck_obstacle_n_235,
      \_rgb_pixel_reg[2]_1\ => truck_obstacle_n_253,
      \_rgb_pixel_reg[2]_10\ => truck_obstacle_n_325,
      \_rgb_pixel_reg[2]_11\ => truck_obstacle_n_333,
      \_rgb_pixel_reg[2]_2\ => truck_obstacle_n_262,
      \_rgb_pixel_reg[2]_3\ => truck_obstacle_n_268,
      \_rgb_pixel_reg[2]_4\ => truck_obstacle_n_269,
      \_rgb_pixel_reg[2]_5\ => truck_obstacle_n_285,
      \_rgb_pixel_reg[2]_6\ => truck_obstacle_n_293,
      \_rgb_pixel_reg[2]_7\ => truck_obstacle_n_301,
      \_rgb_pixel_reg[2]_8\ => truck_obstacle_n_309,
      \_rgb_pixel_reg[2]_9\ => truck_obstacle_n_317,
      \_rgb_pixel_reg[3]_0\(0) => truck_obstacle_n_20,
      \_rgb_pixel_reg[3]_1\(0) => truck_obstacle_n_155,
      \_rgb_pixel_reg[3]_10\ => truck_obstacle_n_320,
      \_rgb_pixel_reg[3]_11\ => truck_obstacle_n_328,
      \_rgb_pixel_reg[3]_12\ => truck_obstacle_n_336,
      \_rgb_pixel_reg[3]_2\(0) => truck_obstacle_n_156,
      \_rgb_pixel_reg[3]_3\ => truck_obstacle_n_199,
      \_rgb_pixel_reg[3]_4\(0) => truck_obstacle_n_208,
      \_rgb_pixel_reg[3]_5\(0) => truck_obstacle_n_229,
      \_rgb_pixel_reg[3]_6\(0) => truck_obstacle_n_230,
      \_rgb_pixel_reg[3]_7\ => truck_obstacle_n_251,
      \_rgb_pixel_reg[3]_8\ => truck_obstacle_n_263,
      \_rgb_pixel_reg[3]_9\ => truck_obstacle_n_303,
      \_rgb_pixel_reg[4]_0\(0) => truck_obstacle_n_25,
      \_rgb_pixel_reg[4]_1\(0) => truck_obstacle_n_47,
      \_rgb_pixel_reg[4]_2\(0) => truck_obstacle_n_64,
      \_rgb_pixel_reg[4]_3\(0) => truck_obstacle_n_213,
      \_rgb_pixel_reg[4]_4\(0) => truck_obstacle_n_219,
      \_rgb_pixel_reg[4]_5\(0) => truck_obstacle_n_220,
      \_rgb_pixel_reg[4]_6\ => truck_obstacle_n_239,
      \_rgb_pixel_reg[4]_7\ => truck_obstacle_n_284,
      \_rgb_pixel_reg[4]_8\ => truck_obstacle_n_292,
      \_rgb_pixel_reg[4]_9\ => truck_obstacle_n_332,
      \_rgb_pixel_reg[5]_0\(0) => truck_obstacle_n_18,
      \_rgb_pixel_reg[5]_1\(0) => truck_obstacle_n_22,
      \_rgb_pixel_reg[5]_10\(0) => truck_obstacle_n_233,
      \_rgb_pixel_reg[5]_11\(0) => truck_obstacle_n_234,
      \_rgb_pixel_reg[5]_12\ => truck_obstacle_n_290,
      \_rgb_pixel_reg[5]_13\ => truck_obstacle_n_298,
      \_rgb_pixel_reg[5]_14\ => truck_obstacle_n_322,
      \_rgb_pixel_reg[5]_15\ => truck_obstacle_n_330,
      \_rgb_pixel_reg[5]_2\(0) => truck_obstacle_n_118,
      \_rgb_pixel_reg[5]_3\(0) => truck_obstacle_n_119,
      \_rgb_pixel_reg[5]_4\(0) => truck_obstacle_n_193,
      \_rgb_pixel_reg[5]_5\(0) => truck_obstacle_n_194,
      \_rgb_pixel_reg[5]_6\(0) => truck_obstacle_n_206,
      \_rgb_pixel_reg[5]_7\(0) => truck_obstacle_n_210,
      \_rgb_pixel_reg[5]_8\(0) => truck_obstacle_n_225,
      \_rgb_pixel_reg[5]_9\(0) => truck_obstacle_n_226,
      \_rgb_pixel_reg[6]_0\(0) => truck_obstacle_n_21,
      \_rgb_pixel_reg[6]_1\(0) => truck_obstacle_n_26,
      \_rgb_pixel_reg[6]_10\(0) => truck_obstacle_n_217,
      \_rgb_pixel_reg[6]_11\(0) => truck_obstacle_n_218,
      \_rgb_pixel_reg[6]_12\(0) => truck_obstacle_n_227,
      \_rgb_pixel_reg[6]_13\(0) => truck_obstacle_n_228,
      \_rgb_pixel_reg[6]_14\ => truck_obstacle_n_240,
      \_rgb_pixel_reg[6]_15\ => truck_obstacle_n_252,
      \_rgb_pixel_reg[6]_16\ => truck_obstacle_n_260,
      \_rgb_pixel_reg[6]_17\ => truck_obstacle_n_266,
      \_rgb_pixel_reg[6]_18\ => truck_obstacle_n_267,
      \_rgb_pixel_reg[6]_19\ => truck_obstacle_n_286,
      \_rgb_pixel_reg[6]_2\(15) => truck_obstacle_n_29,
      \_rgb_pixel_reg[6]_2\(14) => truck_obstacle_n_30,
      \_rgb_pixel_reg[6]_2\(13) => truck_obstacle_n_31,
      \_rgb_pixel_reg[6]_2\(12) => truck_obstacle_n_32,
      \_rgb_pixel_reg[6]_2\(11) => truck_obstacle_n_33,
      \_rgb_pixel_reg[6]_2\(10) => truck_obstacle_n_34,
      \_rgb_pixel_reg[6]_2\(9) => truck_obstacle_n_35,
      \_rgb_pixel_reg[6]_2\(8) => truck_obstacle_n_36,
      \_rgb_pixel_reg[6]_2\(7) => truck_obstacle_n_37,
      \_rgb_pixel_reg[6]_2\(6) => truck_obstacle_n_38,
      \_rgb_pixel_reg[6]_2\(5) => truck_obstacle_n_39,
      \_rgb_pixel_reg[6]_2\(4) => truck_obstacle_n_40,
      \_rgb_pixel_reg[6]_2\(3) => truck_obstacle_n_41,
      \_rgb_pixel_reg[6]_2\(2) => truck_obstacle_n_42,
      \_rgb_pixel_reg[6]_2\(1) => truck_obstacle_n_43,
      \_rgb_pixel_reg[6]_2\(0) => truck_obstacle_n_44,
      \_rgb_pixel_reg[6]_20\ => truck_obstacle_n_294,
      \_rgb_pixel_reg[6]_21\ => truck_obstacle_n_302,
      \_rgb_pixel_reg[6]_22\ => truck_obstacle_n_310,
      \_rgb_pixel_reg[6]_23\ => truck_obstacle_n_318,
      \_rgb_pixel_reg[6]_24\ => truck_obstacle_n_326,
      \_rgb_pixel_reg[6]_25\ => truck_obstacle_n_334,
      \_rgb_pixel_reg[6]_3\(0) => truck_obstacle_n_45,
      \_rgb_pixel_reg[6]_4\(0) => truck_obstacle_n_46,
      \_rgb_pixel_reg[6]_5\(15 downto 13) => p_0_in2_in(10 downto 8),
      \_rgb_pixel_reg[6]_5\(12) => truck_obstacle_n_123,
      \_rgb_pixel_reg[6]_5\(11) => truck_obstacle_n_124,
      \_rgb_pixel_reg[6]_5\(10) => truck_obstacle_n_125,
      \_rgb_pixel_reg[6]_5\(9) => truck_obstacle_n_126,
      \_rgb_pixel_reg[6]_5\(8) => truck_obstacle_n_127,
      \_rgb_pixel_reg[6]_5\(7) => truck_obstacle_n_128,
      \_rgb_pixel_reg[6]_5\(6) => truck_obstacle_n_129,
      \_rgb_pixel_reg[6]_5\(5) => truck_obstacle_n_130,
      \_rgb_pixel_reg[6]_5\(4) => truck_obstacle_n_131,
      \_rgb_pixel_reg[6]_5\(3) => truck_obstacle_n_132,
      \_rgb_pixel_reg[6]_5\(2) => truck_obstacle_n_133,
      \_rgb_pixel_reg[6]_5\(1) => truck_obstacle_n_134,
      \_rgb_pixel_reg[6]_5\(0) => truck_obstacle_n_135,
      \_rgb_pixel_reg[6]_6\(0) => truck_obstacle_n_136,
      \_rgb_pixel_reg[6]_7\(0) => truck_obstacle_n_137,
      \_rgb_pixel_reg[6]_8\(0) => truck_obstacle_n_209,
      \_rgb_pixel_reg[6]_9\(0) => truck_obstacle_n_214,
      \_rgb_pixel_reg[7]_0\ => truck_obstacle_n_236,
      \_rgb_pixel_reg[7]_1\ => truck_obstacle_n_257,
      \_rgb_pixel_reg[7]_2\ => truck_obstacle_n_288,
      \_rgb_pixel_reg[7]_3\ => truck_obstacle_n_296,
      \_rgb_pixel_reg[7]_4\(1) => sel0(2),
      \_rgb_pixel_reg[7]_4\(0) => sel0(0),
      \_rgb_pixel_reg[8]_0\ => truck_obstacle_n_204,
      \_rgb_pixel_reg[8]_1\ => truck_obstacle_n_250,
      \_rgb_pixel_reg[8]_10\ => truck_obstacle_n_329,
      \_rgb_pixel_reg[8]_11\ => truck_obstacle_n_337,
      \_rgb_pixel_reg[8]_2\ => truck_obstacle_n_259,
      \_rgb_pixel_reg[8]_3\ => truck_obstacle_n_289,
      \_rgb_pixel_reg[8]_4\ => truck_obstacle_n_297,
      \_rgb_pixel_reg[8]_5\ => truck_obstacle_n_304,
      \_rgb_pixel_reg[8]_6\ => truck_obstacle_n_305,
      \_rgb_pixel_reg[8]_7\ => truck_obstacle_n_312,
      \_rgb_pixel_reg[8]_8\ => truck_obstacle_n_313,
      \_rgb_pixel_reg[8]_9\ => truck_obstacle_n_321,
      \_rgb_pixel_reg[9]_0\ => truck_obstacle_n_249,
      \_rgb_pixel_reg[9]_1\ => truck_obstacle_n_306,
      \_rgb_pixel_reg[9]_2\ => truck_obstacle_n_314,
      \_rgb_pixel_reg[9]_3\ => truck_obstacle_n_338,
      address1000_out(5 downto 0) => address1000_out(5 downto 0),
      address1001_out(6 downto 0) => address1001_out(6 downto 0),
      address1019_out(6 downto 0) => address1019_out(6 downto 0),
      address109_out(5 downto 0) => address109_out(5 downto 0),
      address2017_out(6 downto 0) => address2017_out(6 downto 0),
      address208_out(5 downto 0) => address208_out(5 downto 0),
      address3015_out(6 downto 0) => address3015_out(6 downto 0),
      address307_out(5 downto 0) => address307_out(5 downto 0),
      address4013_out(6 downto 0) => address4013_out(6 downto 0),
      address406_out(5 downto 0) => address406_out(5 downto 0),
      address5011_out(6 downto 0) => address5011_out(6 downto 0),
      address505_out(5 downto 0) => address505_out(5 downto 0),
      address604_out(5 downto 0) => address604_out(5 downto 0),
      address609_out(6 downto 0) => address609_out(6 downto 0),
      address703_out(5 downto 0) => address703_out(5 downto 0),
      address707_out(6 downto 0) => address707_out(6 downto 0),
      address802_out(5 downto 0) => address802_out(5 downto 0),
      address805_out(6 downto 0) => address805_out(6 downto 0),
      address901_out(5 downto 0) => address901_out(5 downto 0),
      address903_out(6 downto 0) => address903_out(6 downto 0),
      \hc_reg[3]_rep__14\ => pixel_counter_n_531,
      \hc_reg[3]_rep__3\ => pixel_counter_n_73,
      \hc_reg[4]_rep__13\ => pixel_counter_n_75,
      \hc_reg[6]\(4 downto 3) => hcount_internal(6 downto 5),
      \hc_reg[6]\(2 downto 0) => hcount_internal(2 downto 0),
      hcountd(9 downto 6) => hcountd(10 downto 7),
      hcountd(5 downto 0) => hcountd(5 downto 0),
      hcountd_0(0) => hcountd_0(6),
      \hcountd_reg[10]\(0) => player_frog_n_150,
      \hcountd_reg[10]_0\(0) => player_frog_n_151,
      \hcountd_reg[10]_1\(0) => player_frog_n_152,
      \hcountd_reg[10]_2\(0) => player_frog_n_153,
      \hcountd_reg[10]_3\(0) => player_frog_n_154,
      \hcountd_reg[10]_4\(0) => player_frog_n_155,
      \hcountd_reg[10]_5\(0) => player_frog_n_156,
      \hcountd_reg[10]_6\(0) => player_frog_n_157,
      \hcountd_reg[10]_7\(0) => player_frog_n_158,
      \hcountd_reg[10]_8\(0) => player_frog_n_159,
      nxt_pixel10_in => nxt_pixel10_in,
      nxt_pixel116_out => nxt_pixel116_out,
      nxt_pixel121_out => nxt_pixel121_out,
      nxt_pixel126_out => nxt_pixel126_out,
      nxt_pixel128_in => nxt_pixel128_in,
      nxt_pixel131_out => nxt_pixel131_out,
      nxt_pixel136_out => nxt_pixel136_out,
      nxt_pixel141_out => nxt_pixel141_out,
      nxt_pixel146_out => nxt_pixel146_out,
      nxt_pixel2(7 downto 4) => nxt_pixel2(11 downto 8),
      nxt_pixel2(3) => nxt_pixel2(6),
      nxt_pixel2(2) => nxt_pixel2(4),
      nxt_pixel2(1) => nxt_pixel2(2),
      nxt_pixel2(0) => nxt_pixel2(0),
      \obj_buff10_reg[20]_0\(0) => nxt_pixel41_in,
      \obj_buff1_reg[20]_0\(0) => nxt_pixel445_in,
      \obj_buff1_reg[6]_0\(0) => player_frog_n_203,
      \obj_buff2_reg[20]_0\(0) => nxt_pixel440_in,
      \obj_buff3_reg[20]_0\(0) => nxt_pixel435_in,
      \obj_buff3_reg[21]_0\ => pixel_counter_n_191,
      \obj_buff3_reg[21]_1\ => pixel_counter_n_193,
      \obj_buff3_reg[21]_2\ => pixel_counter_n_195,
      \obj_buff3_reg[21]_3\ => pixel_counter_n_196,
      \obj_buff3_reg[21]_4\ => pixel_counter_n_213,
      \obj_buff3_reg[21]_5\ => pixel_counter_n_210,
      \obj_buff3_reg[21]_6\ => pixel_counter_n_201,
      \obj_buff3_reg[21]_7\ => pixel_counter_n_212,
      \obj_buff3_reg[21]_8\ => pixel_counter_n_211,
      \obj_buff4_reg[20]_0\(0) => nxt_pixel430_in,
      \obj_buff5_reg[20]_0\(0) => nxt_pixel425_in,
      \obj_buff5_reg[21]_0\ => pixel_counter_n_209,
      \obj_buff5_reg[21]_1\ => pixel_counter_n_208,
      \obj_buff5_reg[21]_2\ => pixel_counter_n_203,
      \obj_buff6_reg[20]_0\(0) => nxt_pixel420_in,
      \obj_buff6_reg[21]_0\ => pixel_counter_n_207,
      \obj_buff6_reg[21]_1\ => pixel_counter_n_205,
      \obj_buff6_reg[21]_2\ => pixel_counter_n_206,
      \obj_buff7_reg[20]_0\(0) => nxt_pixel415_in,
      \obj_buff7_reg[21]_0\ => pixel_counter_n_192,
      \obj_buff7_reg[21]_1\ => pixel_counter_n_194,
      \obj_buff7_reg[21]_2\ => pixel_counter_n_200,
      \obj_buff7_reg[21]_3\ => pixel_counter_n_202,
      \obj_buff7_reg[21]_4\ => pixel_counter_n_204,
      \obj_buff8_reg[20]_0\(0) => nxt_pixel410_in,
      \obj_buff9_reg[20]_0\(0) => nxt_pixel45_in,
      \p_0_out__4\(7 downto 4) => \p_0_out__4\(11 downto 8),
      \p_0_out__4\(3) => \p_0_out__4\(6),
      \p_0_out__4\(2) => \p_0_out__4\(4),
      \p_0_out__4\(1) => \p_0_out__4\(2),
      \p_0_out__4\(0) => \p_0_out__4\(0),
      pclk => pclk,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg2_reg[31]\(30 downto 26) => slv_reg2(31 downto 27),
      \slv_reg2_reg[31]\(25 downto 0) => slv_reg2(25 downto 0),
      \vc_reg[3]\ => pixel_counter_n_216,
      vcountd(0) => vcountd_31(6),
      \vcountd_reg[10]\(0) => player_frog_n_232,
      \vcountd_reg[10]_0\(0) => player_frog_n_233,
      \vcountd_reg[10]_1\(0) => player_frog_n_234,
      \vcountd_reg[10]_2\(0) => player_frog_n_235,
      \vcountd_reg[10]_3\(0) => player_frog_n_236,
      \vcountd_reg[10]_4\(0) => player_frog_n_237,
      \vcountd_reg[10]_5\(0) => player_frog_n_238,
      \vcountd_reg[10]_6\(0) => player_frog_n_239,
      \vcountd_reg[10]_7\(0) => player_frog_n_240,
      \vcountd_reg[10]_8\(0) => player_frog_n_241,
      \vcountd_reg[9]\(8 downto 6) => vcountd(9 downto 7),
      \vcountd_reg[9]\(5 downto 0) => vcountd(5 downto 0),
      \vcountd_reg[9]_0\(0) => nxt_pixel313_in,
      \vcountd_reg[9]_1\(0) => nxt_pixel338_in,
      \vcountd_reg[9]_2\(0) => nxt_pixel328_in,
      \vcountd_reg[9]_3\(0) => nxt_pixel3,
      \vcountd_reg[9]_4\(0) => nxt_pixel33_in,
      \vcountd_reg[9]_5\(0) => nxt_pixel343_in,
      \vcountd_reg[9]_6\(0) => nxt_pixel333_in,
      \vcountd_reg[9]_7\(0) => nxt_pixel323_in,
      \vcountd_reg[9]_8\(0) => nxt_pixel318_in,
      \vcountd_reg[9]_9\(0) => nxt_pixel38_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1 is
  port (
    s00_axi_awready : out STD_LOGIC;
    rgb_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    hsync_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    pclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    hsync_in : in STD_LOGIC;
    vsync_in : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    hblank_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    fsync_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1 : entity is "Video_Controller_4regs_v1";
end microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1 is
begin
Video_Controller_4regs_v1_S00_AXI_inst: entity work.microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1_S00_AXI
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      fsync_in => fsync_in,
      hblank_in => hblank_in,
      hsync_in => hsync_in,
      hsync_out => hsync_out,
      pclk => pclk,
      rgb_out(11 downto 0) => rgb_out(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      vblank_in => vblank_in,
      vsync_in => vsync_in,
      vsync_out => vsync_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0 is
  port (
    rgb_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    hsync_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    pclk : in STD_LOGIC;
    fsync_in : in STD_LOGIC;
    hsync_in : in STD_LOGIC;
    vsync_in : in STD_LOGIC;
    hblank_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of microblaze_Video_Controller_4regs_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of microblaze_Video_Controller_4regs_0_0 : entity is "microblaze_Video_Controller_4regs_0_0,Video_Controller_4regs_v1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of microblaze_Video_Controller_4regs_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of microblaze_Video_Controller_4regs_0_0 : entity is "Video_Controller_4regs_v1,Vivado 2017.3";
end microblaze_Video_Controller_4regs_0_0;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1
     port map (
      fsync_in => fsync_in,
      hblank_in => hblank_in,
      hsync_in => hsync_in,
      hsync_out => hsync_out,
      pclk => pclk,
      rgb_out(11 downto 0) => rgb_out(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      vblank_in => vblank_in,
      vsync_in => vsync_in,
      vsync_out => vsync_out
    );
end STRUCTURE;
