# riscv-core
A small RISC-V core in Python and Verilog

# Prerequisite
RISC-V test suite: https://github.com/riscv-software-src/riscv-tests

# Notes
RISC-V instruction decode
![alt text](docs/riscv_instruction_decode.jpg)

## TODO
- Write a core in Python
- Port over to Verilog
