var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[49.7178, 30.2526, 22.041, 46.4799, 68.5771], "total":[224698, 376637, 1261, 1041, 1689], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[1720, 2581, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 4 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 4 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:54 (_ALoader_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":54}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:56 (_AFeeder_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":56}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:57 (_BLoader_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":57}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:59 (_BFeeder_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":59}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:60 (_Out_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:62 (_ALoader_T_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":62}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:64 (_AFeeder_T_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":64}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:65 (_BLoader_T_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":65}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:67 (_BFeeder_T_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":67}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:68 (_Out_T_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:70 (_E_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":70}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_AFeeder", "compute_units":1, "type":"function", "total_percent":[1.91223, 1.18574, 0.830758, 2.06414, 0], "total_kernel_resources":[6091, 14196, 56, 0, 202], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:144)\\n - \'_124\' (a.cl:271)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":144}], [{"filename":"a.cl", "line":271}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:141)\\n - \'_AFeeder_in_v_temp\' (a.cl:143)\\n - \'_55\' (a.cl:190)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":141}], [{"filename":"a.cl", "line":143}], [{"filename":"a.cl", "line":190}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:140)", "type":"resource", "data":[1026, 4514, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":140}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"a.cl:145 (_AFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 56, 0, 0], "debug":[[{"filename":"a.cl", "line":145}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 5, 6, 7)", "Bank width":"256 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 5, 6, 7 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_AFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:145", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":145}]]}, {"name":"a.cl:156", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":156}]]}]}]}, {"name":"kernel_AFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[535, 5904, 0, 0, 96], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[535, 5904, 0, 0, 96]}]}, {"name":"Feedback", "type":"resource", "data":[80, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:143", "type":"resource", "data":[15, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":143}]]}, {"name":"a.cl:144", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":144}]]}, {"name":"a.cl:266", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[256, 256, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[256, 256, 0, 0, 0]}]}, {"name":"a.cl:143", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":143}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:165", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":165}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:202", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":202}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:209", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":209}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:213", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":213}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:231", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":231}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"145"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:238", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":238}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:254", "type":"resource", "data":[1104, 2120, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":254}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[1104, 2120, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"145"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:263", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":263}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:266", "type":"resource", "data":[1615, 834, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[1612, 832, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:271", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_AFeeder_T", "compute_units":1, "type":"function", "total_percent":[1.95985, 1.18855, 0.871898, 2.06414, 0], "total_kernel_resources":[6275, 14899, 56, 0, 194], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_cycle_temp\' (a.cl:796)\\n - \'_463\' (a.cl:922)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":796}], [{"filename":"a.cl", "line":922}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_value_shreg\' (a.cl:793)\\n - \'_AFeeder_T_in_v_temp\' (a.cl:795)\\n - \'_394\' (a.cl:842)", "type":"resource", "data":[158, 678, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":793}], [{"filename":"a.cl", "line":795}], [{"filename":"a.cl", "line":842}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_AFeeder_T_channel_array\' (a.cl:792)", "type":"resource", "data":[907, 4059, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":792}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"a.cl:797 (_AFeeder_T_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 56, 0, 0], "debug":[[{"filename":"a.cl", "line":797}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 5, 6, 7)", "Bank width":"256 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 5, 6, 7 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_AFeeder_T.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:797", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":797}]]}, {"name":"a.cl:808", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":808}]]}]}]}, {"name":"kernel_AFeeder_T.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[742, 6704, 0, 0, 88], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[742, 6704, 0, 0, 88]}]}, {"name":"Feedback", "type":"resource", "data":[80, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:795", "type":"resource", "data":[15, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":795}]]}, {"name":"a.cl:796", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":796}]]}, {"name":"a.cl:917", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":917}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[244, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[244, 192, 0, 0, 0]}]}, {"name":"a.cl:795", "type":"resource", "data":[244, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":795}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[244, 192, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:817", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":817}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:854", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":854}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:861", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":861}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:865", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":865}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:883", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":883}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"797"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:890", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":890}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:905", "type":"resource", "data":[1104, 2120, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":905}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[1104, 2120, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"797"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:914", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":914}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:917", "type":"resource", "data":[1585, 674, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":917}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[1582, 672, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:922", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":922}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_ALoader", "compute_units":1, "type":"function", "total_percent":[0.972662, 0.637523, 0.396243, 0.589753, 0.131752], "total_kernel_resources":[3887, 6771, 16, 1.5, 78], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"91"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:81)\\n - \'_ALoader_s0_j\' (a.cl:85)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}], [{"filename":"a.cl", "line":85}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:81)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:85)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:88)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_ALoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[24, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 95, 0, 0, 0]}, {"name":"a.cl:79", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]]}, {"name":"a.cl:81", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:88", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:81", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:132", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]]}]}]}, {"name":"kernel_ALoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 234, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 234, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:81", "type":"resource", "data":[16.6667, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:84", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:81", "type":"resource", "data":[274, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:84", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[200, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:112", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":112}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 137, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 137, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[72, 173, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:112", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":112}]]}, {"name":"a.cl:81", "type":"resource", "data":[14.1333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:84", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]]}, {"name":"a.cl:85", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}, {"name":"a.cl:88", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:85", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:97", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 240, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 240, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[81, 146, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:112", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":112}]]}, {"name":"a.cl:81", "type":"resource", "data":[13.3333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:84", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]]}, {"name":"a.cl:85", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}, {"name":"a.cl:88", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]]}, {"name":"a.cl:97", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:88", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:98", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":98}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:99", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":99}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:102", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":102}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[62, 312, 1, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[62, 312, 1, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[168, 341, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:102", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":102}]]}, {"name":"a.cl:112", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":112}]]}, {"name":"a.cl:81", "type":"resource", "data":[13.3333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:84", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]]}, {"name":"a.cl:85", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}, {"name":"a.cl:88", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]]}, {"name":"a.cl:91", "type":"resource", "data":[40, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]]}, {"name":"a.cl:93", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]]}, {"name":"a.cl:95", "type":"resource", "data":[16, 44, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}]]}, {"name":"a.cl:97", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}]}, {"name":"a.cl:88", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[75.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:93", "type":"resource", "data":[90, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:95", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:102", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":102}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:110", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:111", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":111}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:112", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":112}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:113", "type":"resource", "data":[561.5, 2218.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":113}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:123", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":123}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_ALoader_T", "compute_units":1, "type":"function", "total_percent":[0.946277, 0.605805, 0.396536, 0.589753, 0.131752], "total_kernel_resources":[3936, 6776, 16, 1.5, 62], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"743"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_ALoader_T_s0_j\' (a.cl:733)\\n - \'_ALoader_T_s0_i\' (a.cl:737)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}], [{"filename":"a.cl", "line":737}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_T_s0_i\' (a.cl:737)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_T_s0_j\' (a.cl:733)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_T_s0_k\' (a.cl:740)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":740}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_ALoader_T.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[24, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 95, 0, 0, 0]}, {"name":"a.cl:731", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":731}]]}, {"name":"a.cl:733", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]]}, {"name":"a.cl:740", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":740}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:733", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:740", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":740}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_T.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:784", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":784}]]}]}]}, {"name":"kernel_ALoader_T.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 172, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 172, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:733", "type":"resource", "data":[33.6667, 137, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]]}, {"name":"a.cl:736", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":736}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:733", "type":"resource", "data":[158, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:736", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":736}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:737", "type":"resource", "data":[200, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:740", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":740}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_T.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[66, 317, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[66, 317, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[57, 103, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:733", "type":"resource", "data":[6.13333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]]}, {"name":"a.cl:736", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":736}]]}, {"name":"a.cl:737", "type":"resource", "data":[23.8, 52, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]]}, {"name":"a.cl:740", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":740}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:733", "type":"resource", "data":[116, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:737", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:749", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":749}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:764", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":764}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_T.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 175, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 175, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[73, 109, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:733", "type":"resource", "data":[5.33333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]]}, {"name":"a.cl:736", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":736}]]}, {"name":"a.cl:737", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]]}, {"name":"a.cl:740", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":740}]]}, {"name":"a.cl:749", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":749}]]}, {"name":"a.cl:764", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":764}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:740", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":740}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:750", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":750}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:751", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":751}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:754", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":754}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_T.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[58, 279, 1, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[58, 279, 1, 0, 10]}]}, {"name":"Feedback", "type":"resource", "data":[160, 304, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:733", "type":"resource", "data":[5.33333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]]}, {"name":"a.cl:736", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":736}]]}, {"name":"a.cl:737", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]]}, {"name":"a.cl:740", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":740}]]}, {"name":"a.cl:743", "type":"resource", "data":[40, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":743}]]}, {"name":"a.cl:745", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":745}]]}, {"name":"a.cl:747", "type":"resource", "data":[16, 44, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":747}]]}, {"name":"a.cl:749", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":749}]]}, {"name":"a.cl:754", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":754}]]}, {"name":"a.cl:764", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":764}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}]}, {"name":"a.cl:740", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":740}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:743", "type":"resource", "data":[75.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":743}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:745", "type":"resource", "data":[90, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":745}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:747", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":747}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:754", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":754}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:762", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":762}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:763", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":763}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:764", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":764}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:765", "type":"resource", "data":[561.5, 2218.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":765}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:775", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":775}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BFeeder", "compute_units":1, "type":"function", "total_percent":[1.95985, 1.18855, 0.871898, 2.06414, 0], "total_kernel_resources":[6275, 14899, 56, 0, 194], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:348)\\n - \'_243\' (a.cl:474)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":348}], [{"filename":"a.cl", "line":474}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:345)\\n - \'_BFeeder_in_v_temp\' (a.cl:347)\\n - \'_175\' (a.cl:394)", "type":"resource", "data":[158, 678, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":345}], [{"filename":"a.cl", "line":347}], [{"filename":"a.cl", "line":394}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:344)", "type":"resource", "data":[907, 4059, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"a.cl:349 (_BFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 56, 0, 0], "debug":[[{"filename":"a.cl", "line":349}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 5, 6, 7)", "Bank width":"256 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 5, 6, 7 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_BFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:349", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":349}]]}, {"name":"a.cl:360", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":360}]]}]}]}, {"name":"kernel_BFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[742, 6704, 0, 0, 88], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[742, 6704, 0, 0, 88]}]}, {"name":"Feedback", "type":"resource", "data":[80, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:347", "type":"resource", "data":[15, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":347}]]}, {"name":"a.cl:348", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":348}]]}, {"name":"a.cl:469", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":469}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[244, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[244, 192, 0, 0, 0]}]}, {"name":"a.cl:347", "type":"resource", "data":[244, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":347}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[244, 192, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:369", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":369}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:406", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":406}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:413", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":413}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:417", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":417}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:435", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":435}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"349"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:442", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":442}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:457", "type":"resource", "data":[1104, 2120, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":457}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[1104, 2120, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"349"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:466", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":466}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:469", "type":"resource", "data":[1585, 674, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":469}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[1582, 672, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:474", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":474}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BFeeder_T", "compute_units":1, "type":"function", "total_percent":[1.91223, 1.18574, 0.830758, 2.06414, 0], "total_kernel_resources":[6091, 14196, 56, 0, 202], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_cycle_temp\' (a.cl:999)\\n - \'_587\' (a.cl:1125)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":999}], [{"filename":"a.cl", "line":1125}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_value_shreg\' (a.cl:996)\\n - \'_BFeeder_T_in_v_temp\' (a.cl:998)\\n - \'_519\' (a.cl:1045)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":996}], [{"filename":"a.cl", "line":998}], [{"filename":"a.cl", "line":1045}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BFeeder_T_channel_array\' (a.cl:995)", "type":"resource", "data":[1026, 4514, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":995}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"a.cl:1000 (_BFeeder_T_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 56, 0, 0], "debug":[[{"filename":"a.cl", "line":1000}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 5, 6, 7)", "Bank width":"256 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 5, 6, 7 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_BFeeder_T.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1000", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1000}]]}, {"name":"a.cl:1011", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1011}]]}]}]}, {"name":"kernel_BFeeder_T.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[535, 5904, 0, 0, 96], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[535, 5904, 0, 0, 96]}]}, {"name":"Feedback", "type":"resource", "data":[80, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1120", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1120}]]}, {"name":"a.cl:998", "type":"resource", "data":[15, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":998}]]}, {"name":"a.cl:999", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":999}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[256, 256, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[256, 256, 0, 0, 0]}]}, {"name":"a.cl:998", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":998}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1020", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1020}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1057", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1057}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1064", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1064}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1068", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1068}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1086", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1086}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"1000"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:1093", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1093}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1108", "type":"resource", "data":[1104, 2120, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1108}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[1104, 2120, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"1000"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:1117", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1117}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1120", "type":"resource", "data":[1615, 834, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1120}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[1612, 832, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1125", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1125}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BLoader", "compute_units":1, "type":"function", "total_percent":[0.944123, 0.605922, 0.394487, 0.589753, 0.131752], "total_kernel_resources":[3937, 6741, 16, 1.5, 62], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"295"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:285)\\n - \'_BLoader_s0_j\' (a.cl:289)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}], [{"filename":"a.cl", "line":289}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:285)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:289)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":289}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:292)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_BLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[24, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 95, 0, 0, 0]}, {"name":"a.cl:283", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":283}]]}, {"name":"a.cl:285", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"a.cl:292", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:285", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:292", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:336", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}]]}]}]}, {"name":"kernel_BLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 172, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 172, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:285", "type":"resource", "data":[33.6667, 137, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"a.cl:288", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":288}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:285", "type":"resource", "data":[158, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:288", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":288}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:289", "type":"resource", "data":[200, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":289}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:292", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[68, 285, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[68, 285, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[56, 100, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:285", "type":"resource", "data":[6.13333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"a.cl:288", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":288}]]}, {"name":"a.cl:289", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":289}]]}, {"name":"a.cl:292", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:285", "type":"resource", "data":[116, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:289", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":289}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:301", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":316}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 175, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 175, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[73, 109, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:285", "type":"resource", "data":[5.33333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"a.cl:288", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":288}]]}, {"name":"a.cl:289", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":289}]]}, {"name":"a.cl:292", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]]}, {"name":"a.cl:301", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]]}, {"name":"a.cl:316", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:292", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:302", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":302}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:303", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":303}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:306", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[58, 279, 1, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[58, 279, 1, 0, 10]}]}, {"name":"Feedback", "type":"resource", "data":[160, 304, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:285", "type":"resource", "data":[5.33333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"a.cl:288", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":288}]]}, {"name":"a.cl:289", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":289}]]}, {"name":"a.cl:292", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]]}, {"name":"a.cl:295", "type":"resource", "data":[40, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]]}, {"name":"a.cl:297", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}, {"name":"a.cl:299", "type":"resource", "data":[16, 44, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]]}, {"name":"a.cl:301", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]]}, {"name":"a.cl:306", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]]}, {"name":"a.cl:316", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}]}, {"name":"a.cl:292", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:295", "type":"resource", "data":[75.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:297", "type":"resource", "data":[90, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:299", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:306", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:314", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:315", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":315}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:317", "type":"resource", "data":[561.5, 2218.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":317}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:327", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":327}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BLoader_T", "compute_units":1, "type":"function", "total_percent":[0.972662, 0.637523, 0.396243, 0.589753, 0.131752], "total_kernel_resources":[3887, 6771, 16, 1.5, 78], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"946"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_BLoader_T_s0_j\' (a.cl:936)\\n - \'_BLoader_T_s0_i\' (a.cl:940)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":936}], [{"filename":"a.cl", "line":940}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_T_s0_i\' (a.cl:940)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":940}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_T_s0_j\' (a.cl:936)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":936}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_T_s0_k\' (a.cl:943)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":943}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_BLoader_T.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[24, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 95, 0, 0, 0]}, {"name":"a.cl:934", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":934}]]}, {"name":"a.cl:936", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":936}]]}, {"name":"a.cl:943", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":943}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:936", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":936}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:943", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":943}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_T.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:987", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":987}]]}]}]}, {"name":"kernel_BLoader_T.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 234, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 234, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:936", "type":"resource", "data":[16.6667, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":936}]]}, {"name":"a.cl:939", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":939}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:936", "type":"resource", "data":[274, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":936}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:939", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":939}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:940", "type":"resource", "data":[200, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":940}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:943", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":943}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:967", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":967}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_T.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 137, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 137, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[72, 173, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:936", "type":"resource", "data":[14.1333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":936}]]}, {"name":"a.cl:939", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":939}]]}, {"name":"a.cl:940", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":940}]]}, {"name":"a.cl:943", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":943}]]}, {"name":"a.cl:967", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":967}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:940", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":940}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:952", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":952}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_T.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 240, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 240, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[81, 146, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:936", "type":"resource", "data":[13.3333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":936}]]}, {"name":"a.cl:939", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":939}]]}, {"name":"a.cl:940", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":940}]]}, {"name":"a.cl:943", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":943}]]}, {"name":"a.cl:952", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":952}]]}, {"name":"a.cl:967", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":967}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:943", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":943}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:953", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":953}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:954", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":954}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:957", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":957}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_T.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[62, 312, 1, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[62, 312, 1, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[168, 341, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:936", "type":"resource", "data":[13.3333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":936}]]}, {"name":"a.cl:939", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":939}]]}, {"name":"a.cl:940", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":940}]]}, {"name":"a.cl:943", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":943}]]}, {"name":"a.cl:946", "type":"resource", "data":[40, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":946}]]}, {"name":"a.cl:948", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":948}]]}, {"name":"a.cl:950", "type":"resource", "data":[16, 44, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":950}]]}, {"name":"a.cl:952", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":952}]]}, {"name":"a.cl:957", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":957}]]}, {"name":"a.cl:967", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":967}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}]}, {"name":"a.cl:943", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":943}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:946", "type":"resource", "data":[75.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":946}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:948", "type":"resource", "data":[90, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":948}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:950", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":950}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:957", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":957}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:965", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":965}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:966", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":966}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:967", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":967}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:968", "type":"resource", "data":[561.5, 2218.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":968}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:978", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":978}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_E", "compute_units":1, "type":"function", "total_percent":[0.461717, 0.320225, 0.174625, 0, 0.527009], "total_kernel_resources":[2136, 2984, 0, 8, 30], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_E_s0_i\' (a.cl:1381)\\n - \'_E_s0_j\' (a.cl:1385)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1381}], [{"filename":"a.cl", "line":1385}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_E_s0_i\' (a.cl:1381)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1381}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_E.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 97, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 63, 0, 0, 0]}, {"name":"a.cl:1381", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1381}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1381", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1381}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_E.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1404", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1404}]]}]}]}, {"name":"kernel_E.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 36, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 36, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:1381", "type":"resource", "data":[23.6667, 79, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1381}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:1381", "type":"resource", "data":[159, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1381}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1385", "type":"resource", "data":[168, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1385}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_E.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 38, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 38, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[31, 54, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.2, 0, 0, 0, 0]}, {"name":"a.cl:1381", "type":"resource", "data":[8.4, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1381}]]}, {"name":"a.cl:1385", "type":"resource", "data":[22.4, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1385}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1385", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1385}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_E.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[21, 69, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[21, 69, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[71, 60, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1381", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1381}]]}, {"name":"a.cl:1385", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1385}]]}, {"name":"a.cl:1388", "type":"resource", "data":[31, 27, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1388}]]}, {"name":"a.cl:1390", "type":"resource", "data":[8, 9, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1390}]]}, {"name":"a.cl:1392", "type":"resource", "data":[8, 9, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1392}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1385", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1385}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1388", "type":"resource", "data":[15.5, 1.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1388}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2.5, 0.5, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1390", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1390}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1392", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1392}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1394", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1394}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1395", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1395}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1396", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"a.cl", "line":1396}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}], "replace_name":"true"}, {"name":"a.cl:1397", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1397}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[4.96875, 3.0419, 2.18861, 4.71802, 33.8603], "total_kernel_resources":[20810, 37399, 128, 513.5, 259], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_260\' (a.cl:553)\\n - \'_265\' (a.cl:565)\\n - \'_267\' (a.cl:568)\\n - \'_AFeeder_channel_array\' (a.cl:485)", "type":"resource", "data":[533, 2629, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":485}], [{"filename":"a.cl", "line":553}], [{"filename":"a.cl", "line":565}], [{"filename":"a.cl", "line":568}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_269\' (a.cl:572)\\n - \'_274\' (a.cl:584)\\n - \'_276\' (a.cl:587)\\n - \'_BFeeder_channel_array\' (a.cl:484)", "type":"resource", "data":[975, 4319, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":484}], [{"filename":"a.cl", "line":572}], [{"filename":"a.cl", "line":584}], [{"filename":"a.cl", "line":587}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_284\' (a.cl:602)\\n - \'_Z_shreg\' (a.cl:487)", "type":"resource", "data":[448, 832, 64, 0, 0], "debug":[[{"filename":"a.cl", "line":487}], [{"filename":"a.cl", "line":602}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 9 and depth 1"}, {"type":"text", "text":"64 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 9 width by 1 depth,\\n64 regs, 32 width by 256 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:496)\\n - \'_327\' (a.cl:680)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}], [{"filename":"a.cl", "line":680}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:488)\\n - \'_340\' (a.cl:708)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":488}], [{"filename":"a.cl", "line":708}]], "details":[{"type":"text", "text":"Type: Shift Register (8 or fewer tap points)"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i_j\' (a.cl:503)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":503}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:506)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:495)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:488)", "type":"resource", "data":[392, 728, 56, 0, 0], "debug":[[{"filename":"a.cl", "line":488}]], "details":[{"type":"text", "text":"Type: Shift Register (112 or fewer tap points)"}, {"type":"text", "text":"56 registers of width 9 and depth 1"}, {"type":"text", "text":"56 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n56 regs, 9 width by 1 depth,\\n56 regs, 32 width by 256 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 263, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 132, 0, 0, 0]}, {"name":"a.cl:501", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]]}, {"name":"a.cl:503", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":503}]]}, {"name":"a.cl:636", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":636}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:501", "type":"resource", "data":[128, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":501}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:503", "type":"resource", "data":[200, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":503}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:636", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":636}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:722", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":722}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:484", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":484}]]}, {"name":"a.cl:503", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":503}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:484", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":484}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:503", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":503}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:506", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 41, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 73, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.4, 0, 0, 0, 0]}, {"name":"a.cl:484", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":484}]]}, {"name":"a.cl:495", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}, {"name":"a.cl:503", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":503}]]}, {"name":"a.cl:506", "type":"resource", "data":[32, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]]}, {"name":"a.cl:540", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":540}]]}, {"name":"a.cl:572", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":572}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[10.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":2, "data":[10.8, 0, 0, 0, 0]}]}, {"name":"a.cl:484", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":484}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:506", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:509", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":509}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:540", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":540}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:572", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":572}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:637", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":637}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4085, 20230, 1, 0, 230], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4085, 20230, 1, 0, 230]}]}, {"name":"Feedback", "type":"resource", "data":[2994, 2017, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1356.8, 791.2, 0, 0, 0]}, {"name":"a.cl:484", "type":"resource", "data":[49.6, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":484}]]}, {"name":"a.cl:485", "type":"resource", "data":[64, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":485}]]}, {"name":"a.cl:487", "type":"resource", "data":[336, 176, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":487}]]}, {"name":"a.cl:488", "type":"resource", "data":[302, 162, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":488}]]}, {"name":"a.cl:495", "type":"resource", "data":[11.2, 50.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}, {"name":"a.cl:496", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}]]}, {"name":"a.cl:503", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":503}]]}, {"name":"a.cl:506", "type":"resource", "data":[56, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]]}, {"name":"a.cl:509", "type":"resource", "data":[40, 94, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":509}]]}, {"name":"a.cl:511", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":511}]]}, {"name":"a.cl:513", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":513}]]}, {"name":"a.cl:540", "type":"resource", "data":[25.6, 26, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":540}]]}, {"name":"a.cl:543", "type":"resource", "data":[16, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":543}]]}, {"name":"a.cl:553", "type":"resource", "data":[16, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":553}]]}, {"name":"a.cl:572", "type":"resource", "data":[25.6, 26, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":572}]]}, {"name":"a.cl:622", "type":"resource", "data":[340, 180, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":622}]]}, {"name":"a.cl:637", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":637}]]}, {"name":"a.cl:709", "type":"resource", "data":[294, 154, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":709}]]}, {"name":"a.cl:715", "type":"resource", "data":[3.2, 14.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":715}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 7, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[2437.2, 576, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":332, "data":[1834.4, 576, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[2.8, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":240, "data":[540, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":480, "data":[60, 0, 0, 0, 0]}]}, {"name":"a.cl:484", "type":"resource", "data":[386.067, 165.333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":484}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[377.667, 165.333, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[8.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:485", "type":"resource", "data":[490.333, 26.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":485}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[490.333, 26.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:487", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":487}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":64, "data":[144, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:488", "type":"resource", "data":[140, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":488}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":56, "data":[126, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:495", "type":"resource", "data":[46.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[46.8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:506", "type":"resource", "data":[3, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]], "children":[{"name":"1-bit Or", "type":"resource", "count":7, "data":[3, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:509", "type":"resource", "data":[72.5, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":509}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":7, "data":[3.5, 0.333333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:511", "type":"resource", "data":[115, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":511}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:513", "type":"resource", "data":[88, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":513}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:537", "type":"resource", "data":[36.6667, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":537}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:540", "type":"resource", "data":[276.067, 165.333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":540}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[273.667, 165.333, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[1.4, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:543", "type":"resource", "data":[179.333, 26.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":543}]], "children":[{"name":"32-bit Select", "type":"resource", "count":40, "data":[178.333, 26.6667, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:553", "type":"resource", "data":[178.333, 26.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":553}]], "children":[{"name":"32-bit Select", "type":"resource", "count":40, "data":[178.333, 26.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:572", "type":"resource", "data":[275.067, 165.333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":572}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[273.667, 165.333, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[1.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:594", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":594}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:603", "type":"resource", "data":[2048, 2048, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":603}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[2048, 2048, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:614", "type":"resource", "data":[0, 0, 0, 256, 0], "debug":[[{"filename":"a.cl", "line":614}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":128, "data":[0, 0, 0, 256, 0]}], "replace_name":"true"}, {"name":"a.cl:615", "type":"resource", "data":[0, 0, 0, 256, 0], "debug":[[{"filename":"a.cl", "line":615}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":128, "data":[0, 0, 0, 256, 0]}], "replace_name":"true"}, {"name":"a.cl:622", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":622}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":64, "data":[144, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:633", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":633}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:638", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":638}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:639", "type":"resource", "data":[1664, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":639}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:651", "type":"resource", "data":[43, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":651}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:655", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":655}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:657", "type":"resource", "data":[1.16667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":657}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:659", "type":"resource", "data":[1.16667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":659}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:660", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":660}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:681", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":681}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:682", "type":"resource", "data":[35.8333, 1.33333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":682}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:686", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":686}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:709", "type":"resource", "data":[140, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":709}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":56, "data":[126, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:715", "type":"resource", "data":[52.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":715}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[20.8, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out_T", "compute_units":1, "type":"function", "total_percent":[4.98057, 3.03628, 2.20365, 4.71802, 33.8603], "total_kernel_resources":[20802, 37656, 128, 513.5, 257], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_channel_array\' (a.cl:1136)\\n - \'_604\' (a.cl:1205)\\n - \'_609\' (a.cl:1217)\\n - \'_611\' (a.cl:1220)", "type":"resource", "data":[533, 2629, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1136}], [{"filename":"a.cl", "line":1205}], [{"filename":"a.cl", "line":1217}], [{"filename":"a.cl", "line":1220}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_channel_array\' (a.cl:1135)\\n - \'_613\' (a.cl:1224)\\n - \'_618\' (a.cl:1236)\\n - \'_620\' (a.cl:1239)", "type":"resource", "data":[975, 4319, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1135}], [{"filename":"a.cl", "line":1224}], [{"filename":"a.cl", "line":1236}], [{"filename":"a.cl", "line":1239}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_base_temp\' (a.cl:1148)\\n - \'_671\' (a.cl:1332)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1148}], [{"filename":"a.cl", "line":1332}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_shreg\' (a.cl:1139)\\n - \'_684\' (a.cl:1360)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1139}], [{"filename":"a.cl", "line":1360}]], "details":[{"type":"text", "text":"Type: Shift Register (8 or fewer tap points)"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_T_shreg\' (a.cl:1138)\\n - \'_628\' (a.cl:1254)", "type":"resource", "data":[448, 832, 64, 0, 0], "debug":[[{"filename":"a.cl", "line":1138}], [{"filename":"a.cl", "line":1254}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 9 and depth 1"}, {"type":"text", "text":"64 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 9 width by 1 depth,\\n64 regs, 32 width by 256 depth"}]}, {"name":"Private Variable: \\n - \'_X_T_s0_j_i\' (a.cl:1155)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1155}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_T_s0_k\' (a.cl:1158)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1158}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_T_pipe_iter_temp\' (a.cl:1147)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1147}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_T_pipe_shreg\' (a.cl:1139)", "type":"resource", "data":[392, 728, 56, 0, 0], "debug":[[{"filename":"a.cl", "line":1139}]], "details":[{"type":"text", "text":"Type: Shift Register (112 or fewer tap points)"}, {"type":"text", "text":"56 registers of width 9 and depth 1"}, {"type":"text", "text":"56 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n56 regs, 9 width by 1 depth,\\n56 regs, 32 width by 256 depth"}]}, {"name":"kernel_Out_T.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 264, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 133, 0, 0, 0]}, {"name":"a.cl:1153", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1153}]]}, {"name":"a.cl:1155", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1155}]]}, {"name":"a.cl:1288", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1288}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1153", "type":"resource", "data":[128, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":1153}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1155", "type":"resource", "data":[200, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1155}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1288", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1288}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_T.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1374", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1374}]]}]}]}, {"name":"kernel_Out_T.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1135", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1135}]]}, {"name":"a.cl:1155", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1155}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1135", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1135}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1155", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1155}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1158", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1158}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_T.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 41, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 73, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.4, 0, 0, 0, 0]}, {"name":"a.cl:1135", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1135}]]}, {"name":"a.cl:1147", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1147}]]}, {"name":"a.cl:1155", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1155}]]}, {"name":"a.cl:1158", "type":"resource", "data":[32, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1158}]]}, {"name":"a.cl:1192", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1192}]]}, {"name":"a.cl:1224", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1224}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[10.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":2, "data":[10.8, 0, 0, 0, 0]}]}, {"name":"a.cl:1135", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1135}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1158", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1158}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1161", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1161}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1192", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1192}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1224", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1224}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1289", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1289}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_T.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4077, 20486, 1, 0, 228], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4077, 20486, 1, 0, 228]}]}, {"name":"Feedback", "type":"resource", "data":[2994, 2017, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1356.8, 791.2, 0, 0, 0]}, {"name":"a.cl:1135", "type":"resource", "data":[49.6, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1135}]]}, {"name":"a.cl:1136", "type":"resource", "data":[64, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1136}]]}, {"name":"a.cl:1138", "type":"resource", "data":[336, 176, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1138}]]}, {"name":"a.cl:1139", "type":"resource", "data":[302, 162, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1139}]]}, {"name":"a.cl:1147", "type":"resource", "data":[11.2, 50.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1147}]]}, {"name":"a.cl:1148", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1148}]]}, {"name":"a.cl:1155", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1155}]]}, {"name":"a.cl:1158", "type":"resource", "data":[56, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1158}]]}, {"name":"a.cl:1161", "type":"resource", "data":[40, 94, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1161}]]}, {"name":"a.cl:1163", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1163}]]}, {"name":"a.cl:1165", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1165}]]}, {"name":"a.cl:1192", "type":"resource", "data":[25.6, 26, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1192}]]}, {"name":"a.cl:1195", "type":"resource", "data":[16, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1195}]]}, {"name":"a.cl:1205", "type":"resource", "data":[16, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1205}]]}, {"name":"a.cl:1224", "type":"resource", "data":[25.6, 26, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1224}]]}, {"name":"a.cl:1274", "type":"resource", "data":[340, 180, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1274}]]}, {"name":"a.cl:1289", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1289}]]}, {"name":"a.cl:1361", "type":"resource", "data":[294, 154, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1361}]]}, {"name":"a.cl:1367", "type":"resource", "data":[3.2, 14.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1367}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 7, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[2437.2, 576, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":332, "data":[1834.4, 576, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[2.8, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":240, "data":[540, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":480, "data":[60, 0, 0, 0, 0]}]}, {"name":"a.cl:1135", "type":"resource", "data":[386.067, 165.333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1135}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[377.667, 165.333, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[8.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1136", "type":"resource", "data":[490.333, 26.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1136}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[490.333, 26.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1138", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1138}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":64, "data":[144, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1139", "type":"resource", "data":[140, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1139}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":56, "data":[126, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1147", "type":"resource", "data":[46.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1147}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[46.8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1158", "type":"resource", "data":[3, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1158}]], "children":[{"name":"1-bit Or", "type":"resource", "count":7, "data":[3, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1161", "type":"resource", "data":[72.5, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1161}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":7, "data":[3.5, 0.333333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1163", "type":"resource", "data":[115, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1163}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1165", "type":"resource", "data":[88, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1165}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1189", "type":"resource", "data":[36.6667, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1189}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1192", "type":"resource", "data":[276.067, 165.333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1192}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[273.667, 165.333, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[1.4, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1195", "type":"resource", "data":[179.333, 26.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1195}]], "children":[{"name":"32-bit Select", "type":"resource", "count":40, "data":[178.333, 26.6667, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1205", "type":"resource", "data":[178.333, 26.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1205}]], "children":[{"name":"32-bit Select", "type":"resource", "count":40, "data":[178.333, 26.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1224", "type":"resource", "data":[275.067, 165.333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1224}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[273.667, 165.333, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[1.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1246", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1246}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1255", "type":"resource", "data":[2048, 2048, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1255}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[2048, 2048, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1266", "type":"resource", "data":[0, 0, 0, 256, 0], "debug":[[{"filename":"a.cl", "line":1266}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":128, "data":[0, 0, 0, 256, 0]}], "replace_name":"true"}, {"name":"a.cl:1267", "type":"resource", "data":[0, 0, 0, 256, 0], "debug":[[{"filename":"a.cl", "line":1267}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":128, "data":[0, 0, 0, 256, 0]}], "replace_name":"true"}, {"name":"a.cl:1274", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1274}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":64, "data":[144, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1285", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1285}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1290", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1290}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1291", "type":"resource", "data":[1664, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1291}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1303", "type":"resource", "data":[43, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1303}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1307", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1307}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1309", "type":"resource", "data":[1.16667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1309}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1311", "type":"resource", "data":[1.16667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1311}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1312", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1312}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1333", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1333}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1334", "type":"resource", "data":[35.8333, 1.33333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1334}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1338", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1338}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1361", "type":"resource", "data":[140, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1361}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":56, "data":[126, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1367", "type":"resource", "data":[52.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1367}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[20.8, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.779881, 0.481273, 0.34059, 0, 0], "total_kernel_resources":[2892, 5820, 0, 0, 61], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_unloader_s0_i\' (a.cl:1415)\\n - \'_unloader_s0_j\' (a.cl:1419)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1415}], [{"filename":"a.cl", "line":1419}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:1412)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1412}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:1415)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1415}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 118, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"a.cl:1415", "type":"resource", "data":[2, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1415}]]}, {"name":"a.cl:1417", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1417}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1415", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1415}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1440", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1440}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 37, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 37, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 115, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"a.cl:1412", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1412}]]}, {"name":"a.cl:1415", "type":"resource", "data":[28.6667, 115, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1415}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}, {"name":"a.cl:1412", "type":"resource", "data":[69, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1412}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1415", "type":"resource", "data":[173, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1415}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1419", "type":"resource", "data":[184, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1419}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[48, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 70, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 70, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 54, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1412", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1412}]]}, {"name":"a.cl:1415", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1415}]]}, {"name":"a.cl:1419", "type":"resource", "data":[22, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1419}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1419", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1419}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1422", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1422}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 197, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 197, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[97, 174, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 44.6667, 0, 0, 0]}, {"name":"a.cl:1412", "type":"resource", "data":[16, 44.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1412}]]}, {"name":"a.cl:1415", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1415}]]}, {"name":"a.cl:1419", "type":"resource", "data":[17, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1419}]]}, {"name":"a.cl:1422", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1422}]]}, {"name":"a.cl:1433", "type":"resource", "data":[16, 44.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1433}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[1.33333, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[3.33333, 0, 0, 0, 0]}]}, {"name":"a.cl:1412", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1412}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[1.33333, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[3.33333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1419", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1419}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1422", "type":"resource", "data":[11.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1422}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1424", "type":"resource", "data":[41, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1424}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1426", "type":"resource", "data":[40, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1426}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1428", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1428}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1431", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":1431}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:1433", "type":"resource", "data":[80, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1433}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[1.33333, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[3.33333, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1720,2581,61,0,0],"details":[{"text":"Global interconnect for 4 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":54}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:54 (_ALoader_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":56}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:56 (_AFeeder_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":57}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:57 (_BLoader_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":59}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:59 (_BFeeder_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":60}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_Out_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":62}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:62 (_ALoader_T_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":64}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:64 (_AFeeder_T_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":65}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:65 (_BLoader_T_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":67}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:67 (_BFeeder_T_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":68}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:68 (_Out_T_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":70}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:70 (_E_channel)","type":"resource"}],"data":[121,30018,257,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[112,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:144)\\n - \'_124\' (a.cl:271)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:141)\\n - \'_AFeeder_in_v_temp\' (a.cl:143)\\n - \'_55\' (a.cl:190)","type":"resource"},{"data":[1026,4514,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:140)","type":"resource"},{"data":[0,0,56,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 5, 6, 7 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"256 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 5, 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"a.cl:145 (_AFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[535,5904,0,0,96],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":8,"data":[256,256,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[791,6160,0,0,96],"name":"No Source Line","type":"resource"},{"children":[{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"a.cl","line":143}]],"name":"32-bit Select","type":"resource"}],"data":[208,0,0,0,0],"debug":[[{"filename":"a.cl","line":143}]],"name":"a.cl:143","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":165}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":165}]],"name":"a.cl:165","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"a.cl:202","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"a.cl:209","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":213}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":213}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"a.cl","line":213}]],"name":"a.cl:213","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"a.cl:231","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":238}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":238}]],"name":"a.cl:238","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"a.cl","line":254}]],"name":"Load","type":"resource"}],"data":[1104,2120,0,0,0],"debug":[[{"filename":"a.cl","line":254}]],"name":"a.cl:254","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":263}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":263}]],"name":"a.cl:263","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[1612,832,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"Channel Write","type":"resource"}],"data":[1615,834,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"a.cl:266","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"a.cl:271","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6091,14196,56,0,202],"debug":[[{"filename":"a.cl","line":140}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_AFeeder","total_kernel_resources":[6091,14196,56,0,202],"total_percent":[1.91223,1.18574,0.830758,2.06414,0],"type":"function"},{"children":[{"data":[112,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_cycle_temp\' (a.cl:796)\\n - \'_463\' (a.cl:922)","type":"resource"},{"data":[158,678,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_value_shreg\' (a.cl:793)\\n - \'_AFeeder_T_in_v_temp\' (a.cl:795)\\n - \'_394\' (a.cl:842)","type":"resource"},{"data":[907,4059,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_AFeeder_T_channel_array\' (a.cl:792)","type":"resource"},{"data":[0,0,56,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 5, 6, 7 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"256 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 5, 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"a.cl:797 (_AFeeder_T_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[742,6704,0,0,88],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":8,"data":[244,192,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[986,6896,0,0,88],"name":"No Source Line","type":"resource"},{"children":[{"count":8,"data":[244,192,0,0,0],"debug":[[{"filename":"a.cl","line":795}]],"name":"32-bit Select","type":"resource"}],"data":[244,192,0,0,0],"debug":[[{"filename":"a.cl","line":795}]],"name":"a.cl:795","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":817}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":817}]],"name":"a.cl:817","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":854}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":854}]],"name":"a.cl:854","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":861}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":861}]],"name":"a.cl:861","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":865}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":865}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"a.cl","line":865}]],"name":"a.cl:865","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":883}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":883}]],"name":"a.cl:883","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":890}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":890}]],"name":"a.cl:890","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"a.cl","line":905}]],"name":"Load","type":"resource"}],"data":[1104,2120,0,0,0],"debug":[[{"filename":"a.cl","line":905}]],"name":"a.cl:905","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":914}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":914}]],"name":"a.cl:914","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[1582,672,0,0,0],"debug":[[{"filename":"a.cl","line":917}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":917}]],"name":"Channel Write","type":"resource"}],"data":[1585,674,0,0,0],"debug":[[{"filename":"a.cl","line":917}]],"name":"a.cl:917","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":922}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":922}]],"name":"a.cl:922","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6275,14899,56,0,194],"debug":[[{"filename":"a.cl","line":792}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_AFeeder_T","total_kernel_resources":[6275,14899,56,0,194],"total_percent":[1.95985,1.18855,0.871898,2.06414,0],"type":"function"},{"children":[{"data":[383,765,0,0,54],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:81)\\n - \'_ALoader_s0_j\' (a.cl:85)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:81)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:85)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:88)","type":"resource"},{"children":[{"count":5,"data":[99,1018,1,0,14],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[348,1018,1,0,14],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"a.cl:79","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"33-bit Select","type":"resource"}],"data":[395,37,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"a.cl:81","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"a.cl:88","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"a.cl:84","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,35,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"a.cl:112","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"a.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"a.cl:98","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"a.cl:99","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"a.cl:102","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"5-bit Select","type":"resource"}],"data":[75.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"5-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"a.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"4-bit Select","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"a.cl:95","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"a.cl:110","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"a.cl:111","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[560,2218,15,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"Load","type":"resource"}],"data":[561.5,2218.5,15,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"a.cl:113","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"a.cl:123","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3886.999966,6770.999996,16,1.5,78],"debug":[[{"filename":"a.cl","line":81}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":91}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_ALoader","total_kernel_resources":[3887,6771,16,1.5,78],"total_percent":[0.972662,0.637523,0.396243,0.589753,0.131752],"type":"function"},{"children":[{"data":[369,686,0,0,40],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_ALoader_T_s0_j\' (a.cl:733)\\n - \'_ALoader_T_s0_i\' (a.cl:737)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_T_s0_i\' (a.cl:737)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_T_s0_j\' (a.cl:733)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_T_s0_k\' (a.cl:740)","type":"resource"},{"children":[{"count":5,"data":[145,1038,1,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[394,1038,1,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":731}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":731}]],"name":"a.cl:731","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":733}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":733}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":733}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":733}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":733}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":733}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":733}]],"name":"33-bit Select","type":"resource"}],"data":[395,37,0,0,0],"debug":[[{"filename":"a.cl","line":733}]],"name":"a.cl:733","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":740}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":740}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":740}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":740}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":740}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":740}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":740}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"a.cl","line":740}]],"name":"a.cl:740","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":736}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":736}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"a.cl","line":736}]],"name":"a.cl:736","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"a.cl:737","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":749}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":749}]],"name":"a.cl:749","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"a.cl:764","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":750}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":750}]],"name":"a.cl:750","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":751}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":751}]],"name":"a.cl:751","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"a.cl:754","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"5-bit Select","type":"resource"}],"data":[75.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"a.cl:743","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":745}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":745}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":745}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":745}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":745}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":745}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":745}]],"name":"5-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"a.cl","line":745}]],"name":"a.cl:745","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":747}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":747}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":747}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":747}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":747}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":747}]],"name":"4-bit Select","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":747}]],"name":"a.cl:747","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"a.cl:762","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":763}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":763}]],"name":"a.cl:763","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":765}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":765}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[560,2218,15,0,0],"debug":[[{"filename":"a.cl","line":765}]],"name":"Load","type":"resource"}],"data":[561.5,2218.5,15,0,0],"debug":[[{"filename":"a.cl","line":765}]],"name":"a.cl:765","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":775}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":775}]],"name":"a.cl:775","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3935.999966,6775.999996,16,1.5,62],"debug":[[{"filename":"a.cl","line":733}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":743}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_ALoader_T","total_kernel_resources":[3936,6776,16,1.5,62],"total_percent":[0.946277,0.605805,0.396536,0.589753,0.131752],"type":"function"},{"children":[{"data":[112,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:348)\\n - \'_243\' (a.cl:474)","type":"resource"},{"data":[158,678,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:345)\\n - \'_BFeeder_in_v_temp\' (a.cl:347)\\n - \'_175\' (a.cl:394)","type":"resource"},{"data":[907,4059,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:344)","type":"resource"},{"data":[0,0,56,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 5, 6, 7 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"256 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 5, 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"a.cl:349 (_BFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[742,6704,0,0,88],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":8,"data":[244,192,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[986,6896,0,0,88],"name":"No Source Line","type":"resource"},{"children":[{"count":8,"data":[244,192,0,0,0],"debug":[[{"filename":"a.cl","line":347}]],"name":"32-bit Select","type":"resource"}],"data":[244,192,0,0,0],"debug":[[{"filename":"a.cl","line":347}]],"name":"a.cl:347","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":369}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":369}]],"name":"a.cl:369","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":406}]],"name":"a.cl:406","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":413}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":413}]],"name":"a.cl:413","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":417}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":417}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"a.cl","line":417}]],"name":"a.cl:417","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":435}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":435}]],"name":"a.cl:435","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":442}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":442}]],"name":"a.cl:442","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"a.cl","line":457}]],"name":"Load","type":"resource"}],"data":[1104,2120,0,0,0],"debug":[[{"filename":"a.cl","line":457}]],"name":"a.cl:457","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":466}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":466}]],"name":"a.cl:466","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[1582,672,0,0,0],"debug":[[{"filename":"a.cl","line":469}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":469}]],"name":"Channel Write","type":"resource"}],"data":[1585,674,0,0,0],"debug":[[{"filename":"a.cl","line":469}]],"name":"a.cl:469","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":474}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":474}]],"name":"a.cl:474","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6275,14899,56,0,194],"debug":[[{"filename":"a.cl","line":344}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_BFeeder","total_kernel_resources":[6275,14899,56,0,194],"total_percent":[1.95985,1.18855,0.871898,2.06414,0],"type":"function"},{"children":[{"data":[112,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_cycle_temp\' (a.cl:999)\\n - \'_587\' (a.cl:1125)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_value_shreg\' (a.cl:996)\\n - \'_BFeeder_T_in_v_temp\' (a.cl:998)\\n - \'_519\' (a.cl:1045)","type":"resource"},{"data":[1026,4514,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BFeeder_T_channel_array\' (a.cl:995)","type":"resource"},{"data":[0,0,56,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 5, 6, 7 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"256 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 5, 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"a.cl:1000 (_BFeeder_T_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[535,5904,0,0,96],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":8,"data":[256,256,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[791,6160,0,0,96],"name":"No Source Line","type":"resource"},{"children":[{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"a.cl","line":998}]],"name":"32-bit Select","type":"resource"}],"data":[208,0,0,0,0],"debug":[[{"filename":"a.cl","line":998}]],"name":"a.cl:998","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1020}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1020}]],"name":"a.cl:1020","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":1057}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":1057}]],"name":"a.cl:1057","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":1064}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":1064}]],"name":"a.cl:1064","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":1068}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":1068}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"a.cl","line":1068}]],"name":"a.cl:1068","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":1086}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":1086}]],"name":"a.cl:1086","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":1093}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":1093}]],"name":"a.cl:1093","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"a.cl","line":1108}]],"name":"Load","type":"resource"}],"data":[1104,2120,0,0,0],"debug":[[{"filename":"a.cl","line":1108}]],"name":"a.cl:1108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":1117}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":1117}]],"name":"a.cl:1117","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[1612,832,0,0,0],"debug":[[{"filename":"a.cl","line":1120}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":1120}]],"name":"Channel Write","type":"resource"}],"data":[1615,834,0,0,0],"debug":[[{"filename":"a.cl","line":1120}]],"name":"a.cl:1120","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1125}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1125}]],"name":"a.cl:1125","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6091,14196,56,0,202],"debug":[[{"filename":"a.cl","line":995}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_BFeeder_T","total_kernel_resources":[6091,14196,56,0,202],"total_percent":[1.91223,1.18574,0.830758,2.06414,0],"type":"function"},{"children":[{"data":[368,683,0,0,40],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:285)\\n - \'_BLoader_s0_j\' (a.cl:289)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:285)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:289)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:292)","type":"resource"},{"children":[{"count":5,"data":[147,1006,1,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[396,1006,1,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":283}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":283}]],"name":"a.cl:283","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"33-bit Select","type":"resource"}],"data":[395,37,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"a.cl:285","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"a.cl:292","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"a.cl:288","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"a.cl:289","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"a.cl:301","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"a.cl:316","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"a.cl:302","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":303}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":303}]],"name":"a.cl:303","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"a.cl:306","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"5-bit Select","type":"resource"}],"data":[75.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"a.cl:295","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"5-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"a.cl:297","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"4-bit Select","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"a.cl:299","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"a.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":315}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":315}]],"name":"a.cl:315","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":317}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":317}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[560,2218,15,0,0],"debug":[[{"filename":"a.cl","line":317}]],"name":"Load","type":"resource"}],"data":[561.5,2218.5,15,0,0],"debug":[[{"filename":"a.cl","line":317}]],"name":"a.cl:317","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":327}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":327}]],"name":"a.cl:327","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3936.999966,6740.999996,16,1.5,62],"debug":[[{"filename":"a.cl","line":285}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":295}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_BLoader","total_kernel_resources":[3937,6741,16,1.5,62],"total_percent":[0.944123,0.605922,0.394487,0.589753,0.131752],"type":"function"},{"children":[{"data":[383,765,0,0,54],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BLoader_T_s0_j\' (a.cl:936)\\n - \'_BLoader_T_s0_i\' (a.cl:940)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_T_s0_i\' (a.cl:940)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_T_s0_j\' (a.cl:936)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_T_s0_k\' (a.cl:943)","type":"resource"},{"children":[{"count":5,"data":[99,1018,1,0,14],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[348,1018,1,0,14],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":934}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":934}]],"name":"a.cl:934","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":936}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":936}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":936}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":936}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":936}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":936}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":936}]],"name":"33-bit Select","type":"resource"}],"data":[395,37,0,0,0],"debug":[[{"filename":"a.cl","line":936}]],"name":"a.cl:936","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":943}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":943}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":943}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":943}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":943}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":943}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":943}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"a.cl","line":943}]],"name":"a.cl:943","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":939}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":939}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"a.cl","line":939}]],"name":"a.cl:939","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":940}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":940}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":940}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":940}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":940}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":940}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,35,0,0,0],"debug":[[{"filename":"a.cl","line":940}]],"name":"a.cl:940","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":967}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":967}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":967}]],"name":"a.cl:967","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":952}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":952}]],"name":"a.cl:952","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":953}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":953}]],"name":"a.cl:953","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":954}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":954}]],"name":"a.cl:954","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":957}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":957}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":957}]],"name":"a.cl:957","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":946}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":946}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":946}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":946}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":946}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":946}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":946}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":946}]],"name":"5-bit Select","type":"resource"}],"data":[75.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":946}]],"name":"a.cl:946","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":948}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":948}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":948}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":948}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":948}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":948}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":948}]],"name":"5-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"a.cl","line":948}]],"name":"a.cl:948","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":950}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":950}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":950}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":950}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":950}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":950}]],"name":"4-bit Select","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":950}]],"name":"a.cl:950","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":965}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":965}]],"name":"a.cl:965","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":966}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":966}]],"name":"a.cl:966","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[560,2218,15,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"Load","type":"resource"}],"data":[561.5,2218.5,15,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"a.cl:968","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":978}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":978}]],"name":"a.cl:978","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3886.999966,6770.999996,16,1.5,78],"debug":[[{"filename":"a.cl","line":936}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":946}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_BLoader_T","total_kernel_resources":[3887,6771,16,1.5,78],"total_percent":[0.972662,0.637523,0.396243,0.589753,0.131752],"type":"function"},{"children":[{"data":[164,219,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_E_s0_i\' (a.cl:1381)\\n - \'_E_s0_j\' (a.cl:1385)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_E_s0_i\' (a.cl:1381)","type":"resource"},{"children":[{"count":4,"data":[37,206,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[46,206,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":1381}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":1381}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":1381}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":1381}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":1381}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1381}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1381}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":1381}]],"name":"33-bit Select","type":"resource"}],"data":[312,36,0,0,0],"debug":[[{"filename":"a.cl","line":1381}]],"name":"a.cl:1381","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":1385}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1385}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":1385}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":1385}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":1385}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1385}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":1385}]],"name":"1-bit Or","type":"resource"}],"data":[213.5,35.5,0,0,0],"debug":[[{"filename":"a.cl","line":1385}]],"name":"a.cl:1385","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":1388}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":1388}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1388}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1388}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1388}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1388}]],"name":"4-bit Select","type":"resource"}],"data":[15.5,1.5,0,0,0],"debug":[[{"filename":"a.cl","line":1388}]],"name":"a.cl:1388","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1390}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1390}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1390}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1390}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":1390}]],"name":"5-bit Select","type":"resource"}],"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":1390}]],"name":"a.cl:1390","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1392}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1392}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1392}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":1392}]],"name":"5-bit Select","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1392}]],"name":"a.cl:1392","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1394}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1394}]],"name":"a.cl:1394","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1395}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1395}]],"name":"a.cl:1395","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"a.cl","line":1396}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"a.cl","line":1396}]],"name":"a.cl:1396","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":1397}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":1397}]],"name":"a.cl:1397","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2136,2984,0,8,30],"debug":[[{"filename":"a.cl","line":1381}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_E","total_kernel_resources":[2136,2984,0,8,30],"total_percent":[0.461717,0.320225,0.174625,0,0.527009],"type":"function"},{"children":[{"data":[3115,2131,7,0,19],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[533,2629,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_260\' (a.cl:553)\\n - \'_265\' (a.cl:565)\\n - \'_267\' (a.cl:568)\\n - \'_AFeeder_channel_array\' (a.cl:485)","type":"resource"},{"data":[975,4319,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_269\' (a.cl:572)\\n - \'_274\' (a.cl:584)\\n - \'_276\' (a.cl:587)\\n - \'_BFeeder_channel_array\' (a.cl:484)","type":"resource"},{"data":[448,832,64,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"64 registers of width 9 and depth 1","type":"text"},{"text":"64 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n64 regs, 9 width by 1 depth,\\n64 regs, 32 width by 256 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_284\' (a.cl:602)\\n - \'_Z_shreg\' (a.cl:487)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:496)\\n - \'_327\' (a.cl:680)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Shift Register (8 or fewer tap points)","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:488)\\n - \'_340\' (a.cl:708)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i_j\' (a.cl:503)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:506)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:495)","type":"resource"},{"data":[392,728,56,0,0],"details":[{"text":"Type: Shift Register (112 or fewer tap points)","type":"text"},{"text":"56 registers of width 9 and depth 1","type":"text"},{"text":"56 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n56 regs, 9 width by 1 depth,\\n56 regs, 32 width by 256 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:488)","type":"resource"},{"children":[{"count":4,"data":[4087,20405,1,0,230],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[10.8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":332,"data":[1834.4,576,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[2.8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"5-bit Select","type":"resource"},{"count":240,"data":[540,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":480,"data":[60,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Select","type":"resource"}],"data":[6541,20981,1,0,230],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[128,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"a.cl:501","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"a.cl","line":503}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":503}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":503}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":503}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":503}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":503}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":503}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,69,0,0,0],"debug":[[{"filename":"a.cl","line":503}]],"name":"a.cl:503","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":636}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":636}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":636}]],"name":"a.cl:636","type":"resource"},{"children":[{"count":2,"data":[32.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":484}]],"name":"33-bit Select","type":"resource"},{"count":64,"data":[377.667,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":484}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[8.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":484}]],"name":"5-bit Select","type":"resource"}],"data":[418.467,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":484}]],"name":"a.cl:484","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[117,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"a.cl:506","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"1-bit And","type":"resource"},{"count":7,"data":[3.5,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"2-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[104.5,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"a.cl:509","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":540}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[273.667,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":540}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[1.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":540}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":540}]],"name":"Channel Read","type":"resource"}],"data":[281.467,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":540}]],"name":"a.cl:540","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":572}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[273.667,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":572}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[1.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":572}]],"name":"5-bit Select","type":"resource"}],"data":[280.467,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":572}]],"name":"a.cl:572","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"a.cl:637","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[490.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":485}]],"name":"32-bit Select","type":"resource"}],"data":[490.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":485}]],"name":"a.cl:485","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[144,0,0,0,0],"debug":[[{"filename":"a.cl","line":487}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":487}]],"name":"9-bit Select","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":487}]],"name":"a.cl:487","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[126,0,0,0,0],"debug":[[{"filename":"a.cl","line":488}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":488}]],"name":"9-bit Select","type":"resource"}],"data":[140,0,0,0,0],"debug":[[{"filename":"a.cl","line":488}]],"name":"a.cl:488","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[46.8,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"32-bit Select","type":"resource"}],"data":[46.8,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"a.cl:495","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":511}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":511}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":511}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":511}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":511}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":511}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[115,0,0,0,0],"debug":[[{"filename":"a.cl","line":511}]],"name":"a.cl:511","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":513}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":513}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":513}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":513}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":513}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[88,0,0,0,0],"debug":[[{"filename":"a.cl","line":513}]],"name":"a.cl:513","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":537}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":537}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.6667,1,0,0,0],"debug":[[{"filename":"a.cl","line":537}]],"name":"a.cl:537","replace_name":"true","type":"resource"},{"children":[{"count":40,"data":[178.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"Channel Read","type":"resource"}],"data":[179.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"a.cl:543","replace_name":"true","type":"resource"},{"children":[{"count":40,"data":[178.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":553}]],"name":"32-bit Select","type":"resource"}],"data":[178.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":553}]],"name":"a.cl:553","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":594}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":594}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"a.cl","line":594}]],"name":"a.cl:594","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[2048,2048,0,0,0],"debug":[[{"filename":"a.cl","line":603}]],"name":"32-bit Select","type":"resource"}],"data":[2048,2048,0,0,0],"debug":[[{"filename":"a.cl","line":603}]],"name":"a.cl:603","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,256,0],"debug":[[{"filename":"a.cl","line":614}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,256,0],"debug":[[{"filename":"a.cl","line":614}]],"name":"a.cl:614","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,256,0],"debug":[[{"filename":"a.cl","line":615}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,256,0],"debug":[[{"filename":"a.cl","line":615}]],"name":"a.cl:615","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[144,0,0,0,0],"debug":[[{"filename":"a.cl","line":622}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":622}]],"name":"9-bit Select","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":622}]],"name":"a.cl:622","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":633}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":633}]],"name":"a.cl:633","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"a.cl:638","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1664,0,0,0,0],"debug":[[{"filename":"a.cl","line":639}]],"name":"32-bit Select","type":"resource"}],"data":[1664,0,0,0,0],"debug":[[{"filename":"a.cl","line":639}]],"name":"a.cl:639","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":651}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":651}]],"name":"32-bit Or","type":"resource"}],"data":[43,0,0,0,0],"debug":[[{"filename":"a.cl","line":651}]],"name":"a.cl:651","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.666667,0,0,0,0],"debug":[[{"filename":"a.cl","line":655}]],"name":"1-bit And","type":"resource"}],"data":[0.666667,0,0,0,0],"debug":[[{"filename":"a.cl","line":655}]],"name":"a.cl:655","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"a.cl:657","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":659}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":659}]],"name":"a.cl:659","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":660}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":660}]],"name":"a.cl:660","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":681}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":681}]],"name":"a.cl:681","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":682}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":682}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.33333,0,0,0],"debug":[[{"filename":"a.cl","line":682}]],"name":"a.cl:682","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":686}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":686}]],"name":"a.cl:686","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[126,0,0,0,0],"debug":[[{"filename":"a.cl","line":709}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":709}]],"name":"9-bit Select","type":"resource"}],"data":[140,0,0,0,0],"debug":[[{"filename":"a.cl","line":709}]],"name":"a.cl:709","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":715}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[20.8,0,0,0,0],"debug":[[{"filename":"a.cl","line":715}]],"name":"32-bit Select","type":"resource"}],"data":[52.8,0,0,0,0],"debug":[[{"filename":"a.cl","line":715}]],"name":"a.cl:715","replace_name":"true","type":"resource"}],"compute_units":1,"data":[20810.000007,37398.999096,128,513.5,259],"debug":[[{"filename":"a.cl","line":484}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[20810,37399,128,513.5,259],"total_percent":[4.96875,3.0419,2.18861,4.71802,33.8603],"type":"function"},{"children":[{"data":[3115,2131,7,0,19],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[533,2629,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_channel_array\' (a.cl:1136)\\n - \'_604\' (a.cl:1205)\\n - \'_609\' (a.cl:1217)\\n - \'_611\' (a.cl:1220)","type":"resource"},{"data":[975,4319,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_channel_array\' (a.cl:1135)\\n - \'_613\' (a.cl:1224)\\n - \'_618\' (a.cl:1236)\\n - \'_620\' (a.cl:1239)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_base_temp\' (a.cl:1148)\\n - \'_671\' (a.cl:1332)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Shift Register (8 or fewer tap points)","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_shreg\' (a.cl:1139)\\n - \'_684\' (a.cl:1360)","type":"resource"},{"data":[448,832,64,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"64 registers of width 9 and depth 1","type":"text"},{"text":"64 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n64 regs, 9 width by 1 depth,\\n64 regs, 32 width by 256 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_T_shreg\' (a.cl:1138)\\n - \'_628\' (a.cl:1254)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_T_s0_j_i\' (a.cl:1155)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_T_s0_k\' (a.cl:1158)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_T_pipe_iter_temp\' (a.cl:1147)","type":"resource"},{"data":[392,728,56,0,0],"details":[{"text":"Type: Shift Register (112 or fewer tap points)","type":"text"},{"text":"56 registers of width 9 and depth 1","type":"text"},{"text":"56 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n56 regs, 9 width by 1 depth,\\n56 regs, 32 width by 256 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_T_pipe_shreg\' (a.cl:1139)","type":"resource"},{"children":[{"count":4,"data":[4079,20662,1,0,228],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[10.8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":332,"data":[1834.4,576,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[2.8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"5-bit Select","type":"resource"},{"count":240,"data":[540,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":480,"data":[60,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Select","type":"resource"}],"data":[6533,21238,1,0,228],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":1153}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":1153}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":1153}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1153}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[128,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":1153}]],"name":"a.cl:1153","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"a.cl","line":1155}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":1155}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":1155}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1155}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":1155}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1155}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1155}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,69,0,0,0],"debug":[[{"filename":"a.cl","line":1155}]],"name":"a.cl:1155","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":1288}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1288}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":1288}]],"name":"a.cl:1288","type":"resource"},{"children":[{"count":2,"data":[32.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1135}]],"name":"33-bit Select","type":"resource"},{"count":64,"data":[377.667,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":1135}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[8.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1135}]],"name":"5-bit Select","type":"resource"}],"data":[418.467,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":1135}]],"name":"a.cl:1135","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1158}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":1158}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":1158}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1158}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":1158}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1158}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[117,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":1158}]],"name":"a.cl:1158","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":1161}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1161}]],"name":"1-bit And","type":"resource"},{"count":7,"data":[3.5,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":1161}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1161}]],"name":"2-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":1161}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1161}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1161}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[104.5,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":1161}]],"name":"a.cl:1161","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1192}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[273.667,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":1192}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[1.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1192}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1192}]],"name":"Channel Read","type":"resource"}],"data":[281.467,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":1192}]],"name":"a.cl:1192","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1224}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[273.667,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":1224}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[1.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1224}]],"name":"5-bit Select","type":"resource"}],"data":[280.467,165.333,0,0,0],"debug":[[{"filename":"a.cl","line":1224}]],"name":"a.cl:1224","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1289}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1289}]],"name":"a.cl:1289","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[490.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":1136}]],"name":"32-bit Select","type":"resource"}],"data":[490.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":1136}]],"name":"a.cl:1136","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[144,0,0,0,0],"debug":[[{"filename":"a.cl","line":1138}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":1138}]],"name":"9-bit Select","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":1138}]],"name":"a.cl:1138","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[126,0,0,0,0],"debug":[[{"filename":"a.cl","line":1139}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":1139}]],"name":"9-bit Select","type":"resource"}],"data":[140,0,0,0,0],"debug":[[{"filename":"a.cl","line":1139}]],"name":"a.cl:1139","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[46.8,0,0,0,0],"debug":[[{"filename":"a.cl","line":1147}]],"name":"32-bit Select","type":"resource"}],"data":[46.8,0,0,0,0],"debug":[[{"filename":"a.cl","line":1147}]],"name":"a.cl:1147","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1163}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1163}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":1163}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":1163}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1163}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1163}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[115,0,0,0,0],"debug":[[{"filename":"a.cl","line":1163}]],"name":"a.cl:1163","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1165}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":1165}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":1165}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1165}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1165}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[88,0,0,0,0],"debug":[[{"filename":"a.cl","line":1165}]],"name":"a.cl:1165","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":1189}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":1189}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.6667,1,0,0,0],"debug":[[{"filename":"a.cl","line":1189}]],"name":"a.cl:1189","replace_name":"true","type":"resource"},{"children":[{"count":40,"data":[178.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":1195}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1195}]],"name":"Channel Read","type":"resource"}],"data":[179.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":1195}]],"name":"a.cl:1195","replace_name":"true","type":"resource"},{"children":[{"count":40,"data":[178.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":1205}]],"name":"32-bit Select","type":"resource"}],"data":[178.333,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":1205}]],"name":"a.cl:1205","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":1246}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1246}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"a.cl","line":1246}]],"name":"a.cl:1246","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[2048,2048,0,0,0],"debug":[[{"filename":"a.cl","line":1255}]],"name":"32-bit Select","type":"resource"}],"data":[2048,2048,0,0,0],"debug":[[{"filename":"a.cl","line":1255}]],"name":"a.cl:1255","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,256,0],"debug":[[{"filename":"a.cl","line":1266}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,256,0],"debug":[[{"filename":"a.cl","line":1266}]],"name":"a.cl:1266","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,256,0],"debug":[[{"filename":"a.cl","line":1267}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,256,0],"debug":[[{"filename":"a.cl","line":1267}]],"name":"a.cl:1267","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[144,0,0,0,0],"debug":[[{"filename":"a.cl","line":1274}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":1274}]],"name":"9-bit Select","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":1274}]],"name":"a.cl:1274","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1285}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1285}]],"name":"a.cl:1285","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":1290}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":1290}]],"name":"a.cl:1290","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1664,0,0,0,0],"debug":[[{"filename":"a.cl","line":1291}]],"name":"32-bit Select","type":"resource"}],"data":[1664,0,0,0,0],"debug":[[{"filename":"a.cl","line":1291}]],"name":"a.cl:1291","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1303}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1303}]],"name":"32-bit Or","type":"resource"}],"data":[43,0,0,0,0],"debug":[[{"filename":"a.cl","line":1303}]],"name":"a.cl:1303","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.666667,0,0,0,0],"debug":[[{"filename":"a.cl","line":1307}]],"name":"1-bit And","type":"resource"}],"data":[0.666667,0,0,0,0],"debug":[[{"filename":"a.cl","line":1307}]],"name":"a.cl:1307","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":1309}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":1309}]],"name":"a.cl:1309","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":1311}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":1311}]],"name":"a.cl:1311","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":1312}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":1312}]],"name":"a.cl:1312","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1333}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1333}]],"name":"a.cl:1333","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":1334}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":1334}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.33333,0,0,0],"debug":[[{"filename":"a.cl","line":1334}]],"name":"a.cl:1334","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":1338}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":1338}]],"name":"a.cl:1338","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[126,0,0,0,0],"debug":[[{"filename":"a.cl","line":1361}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":1361}]],"name":"9-bit Select","type":"resource"}],"data":[140,0,0,0,0],"debug":[[{"filename":"a.cl","line":1361}]],"name":"a.cl:1361","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1367}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[20.8,0,0,0,0],"debug":[[{"filename":"a.cl","line":1367}]],"name":"32-bit Select","type":"resource"}],"data":[52.8,0,0,0,0],"debug":[[{"filename":"a.cl","line":1367}]],"name":"a.cl:1367","replace_name":"true","type":"resource"}],"compute_units":1,"data":[20802.000007,37655.999096,128,513.5,257],"debug":[[{"filename":"a.cl","line":1135}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out_T","total_kernel_resources":[20802,37656,128,513.5,257],"total_percent":[4.98057,3.03628,2.20365,4.71802,33.8603],"type":"function"},{"children":[{"data":[200,369,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_unloader_s0_i\' (a.cl:1415)\\n - \'_unloader_s0_j\' (a.cl:1419)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:1412)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:1415)","type":"resource"},{"children":[{"count":4,"data":[35,335,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":6,"data":[59.3333,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Select","type":"resource"},{"count":3,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"5-bit Select","type":"resource"}],"data":[98.99996,335,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,55,0,0,0],"debug":[[{"filename":"a.cl","line":1415}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":1415}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":1415}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":1415}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":1415}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1415}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1415}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[326,57,0,0,0],"debug":[[{"filename":"a.cl","line":1415}]],"name":"a.cl:1415","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":1417}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":1417}]],"name":"a.cl:1417","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":1412}]],"name":"32-bit Integer Add","type":"resource"},{"count":6,"data":[69.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1412}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":1412}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1412}]],"name":"4-bit Select","type":"resource"},{"count":3,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1412}]],"name":"5-bit Select","type":"resource"}],"data":[116.99996,0,0,0,0],"debug":[[{"filename":"a.cl","line":1412}]],"name":"a.cl:1412","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":1419}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":1419}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":1419}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":1419}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":1419}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1419}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1419}]],"name":"1-bit Or","type":"resource"}],"data":[229.5,35,0,0,0],"debug":[[{"filename":"a.cl","line":1419}]],"name":"a.cl:1419","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1422}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1422}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1422}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1422}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1422}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1422}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[43.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1422}]],"name":"a.cl:1422","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1424}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1424}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1424}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1424}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1424}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":1424}]],"name":"a.cl:1424","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1426}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1426}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1426}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1426}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"a.cl","line":1426}]],"name":"a.cl:1426","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1428}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1428}]],"name":"a.cl:1428","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":1431}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":1431}]],"name":"a.cl:1431","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1433}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[43.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1433}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1433}]],"name":"4-bit Select","type":"resource"},{"count":3,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1433}]],"name":"5-bit Select","type":"resource"}],"data":[80,0,0,0,0],"debug":[[{"filename":"a.cl","line":1433}]],"name":"a.cl:1433","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2891.99992,5820,0,0,61],"debug":[[{"filename":"a.cl","line":1412}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2892,5820,0,0,61],"total_percent":[0.779881,0.481273,0.34059,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[90197.999798,204184.998176,864,1041,1689],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[224698,376637,1261,1041,1689],"total_percent":[49.7178,30.2526,22.041,46.4799,68.5771],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_AFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_AFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_AFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":165}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"a.cl", "line":231}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"a.cl", "line":231}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"a.cl", "line":231}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"a.cl", "line":231}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"a.cl", "line":231}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"a.cl", "line":231}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"a.cl", "line":231}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"a.cl", "line":231}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":266}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":25, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":156}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"26"}]}, {"type":"inst", "id":26, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":27, "name":"Local Memory", "children":[{"type":"memsys", "id":28, "name":"_AFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":145}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"256 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":53, "name":"kernel_BFeeder", "children":[{"type":"bb", "id":54, "name":"kernel_BFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":55, "name":"kernel_BFeeder.B1", "children":[{"type":"inst", "id":56, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":369}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":58, "name":"Store", "debug":[[{"filename":"a.cl", "line":435}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":59, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"Store", "debug":[[{"filename":"a.cl", "line":435}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":61, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Store", "debug":[[{"filename":"a.cl", "line":435}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":63, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Store", "debug":[[{"filename":"a.cl", "line":435}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":65, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":66, "name":"Store", "debug":[[{"filename":"a.cl", "line":435}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":67, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":68, "name":"Store", "debug":[[{"filename":"a.cl", "line":435}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":69, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":70, "name":"Store", "debug":[[{"filename":"a.cl", "line":435}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":72, "name":"Store", "debug":[[{"filename":"a.cl", "line":435}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":74, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":469}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":76, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":360}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"77"}]}, {"type":"inst", "id":77, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":78, "name":"Local Memory", "children":[{"type":"memsys", "id":79, "name":"_BFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":349}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"256 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":104, "name":"kernel_Out", "children":[{"type":"bb", "id":105, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":106, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":107, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"109"}]}, {"type":"bb", "id":108, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"111"}]}, {"type":"bb", "id":109, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":110, "name":"kernel_Out.B5", "children":[{"type":"inst", "id":112, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":540}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":113, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":543}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":114, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":686}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"50", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":116, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":509}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"117"}]}, {"type":"inst", "id":117, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"50", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"50", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":111, "name":"kernel_Out.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":118, "name":"kernel_AFeeder_T", "children":[{"type":"bb", "id":119, "name":"kernel_AFeeder_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":120, "name":"kernel_AFeeder_T.B1", "children":[{"type":"inst", "id":121, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":817}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"a.cl", "line":883}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":124, "name":"Load", "debug":[[{"filename":"a.cl", "line":905}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":125, "name":"Store", "debug":[[{"filename":"a.cl", "line":883}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":126, "name":"Load", "debug":[[{"filename":"a.cl", "line":905}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":127, "name":"Store", "debug":[[{"filename":"a.cl", "line":883}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"a.cl", "line":905}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":129, "name":"Store", "debug":[[{"filename":"a.cl", "line":883}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"a.cl", "line":905}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":131, "name":"Store", "debug":[[{"filename":"a.cl", "line":883}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":132, "name":"Load", "debug":[[{"filename":"a.cl", "line":905}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"a.cl", "line":883}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":134, "name":"Load", "debug":[[{"filename":"a.cl", "line":905}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"a.cl", "line":883}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":136, "name":"Load", "debug":[[{"filename":"a.cl", "line":905}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"a.cl", "line":883}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":138, "name":"Load", "debug":[[{"filename":"a.cl", "line":905}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":139, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":917}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":141, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":808}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"142"}]}, {"type":"inst", "id":142, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":143, "name":"Local Memory", "children":[{"type":"memsys", "id":144, "name":"_AFeeder_T_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":797}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"256 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":169, "name":"kernel_BFeeder_T", "children":[{"type":"bb", "id":170, "name":"kernel_BFeeder_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":171, "name":"kernel_BFeeder_T.B1", "children":[{"type":"inst", "id":172, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1020}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":174, "name":"Store", "debug":[[{"filename":"a.cl", "line":1086}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":175, "name":"Load", "debug":[[{"filename":"a.cl", "line":1108}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":176, "name":"Store", "debug":[[{"filename":"a.cl", "line":1086}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":177, "name":"Load", "debug":[[{"filename":"a.cl", "line":1108}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":178, "name":"Store", "debug":[[{"filename":"a.cl", "line":1086}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":179, "name":"Load", "debug":[[{"filename":"a.cl", "line":1108}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":180, "name":"Store", "debug":[[{"filename":"a.cl", "line":1086}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":181, "name":"Load", "debug":[[{"filename":"a.cl", "line":1108}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":182, "name":"Store", "debug":[[{"filename":"a.cl", "line":1086}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":183, "name":"Load", "debug":[[{"filename":"a.cl", "line":1108}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":184, "name":"Store", "debug":[[{"filename":"a.cl", "line":1086}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":185, "name":"Load", "debug":[[{"filename":"a.cl", "line":1108}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":186, "name":"Store", "debug":[[{"filename":"a.cl", "line":1086}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":187, "name":"Load", "debug":[[{"filename":"a.cl", "line":1108}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":188, "name":"Store", "debug":[[{"filename":"a.cl", "line":1086}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":189, "name":"Load", "debug":[[{"filename":"a.cl", "line":1108}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":190, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":1120}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":192, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":1011}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"193"}]}, {"type":"inst", "id":193, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":194, "name":"Local Memory", "children":[{"type":"memsys", "id":195, "name":"_BFeeder_T_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":1000}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"256 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":220, "name":"kernel_Out_T", "children":[{"type":"bb", "id":221, "name":"kernel_Out_T.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":222, "name":"kernel_Out_T.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":223, "name":"kernel_Out_T.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"225"}]}, {"type":"bb", "id":224, "name":"kernel_Out_T.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"227"}]}, {"type":"bb", "id":225, "name":"kernel_Out_T.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":226, "name":"kernel_Out_T.B5", "children":[{"type":"inst", "id":228, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1192}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":229, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1195}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":230, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":1338}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"50", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":232, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":1161}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"233"}]}, {"type":"inst", "id":233, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"50", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"50", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":227, "name":"kernel_Out_T.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":234, "name":"kernel_E", "children":[{"type":"bb", "id":235, "name":"kernel_E.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":236, "name":"kernel_E.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":237, "name":"kernel_E.B2", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"239"}]}, {"type":"bb", "id":238, "name":"kernel_E.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"241"}]}, {"type":"bb", "id":239, "name":"kernel_E.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":240, "name":"kernel_E.B5", "children":[{"type":"inst", "id":242, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1394}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":243, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1395}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":244, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":1397}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"12", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":246, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":1388}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"247"}]}, {"type":"inst", "id":247, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":241, "name":"kernel_E.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":248, "name":"kernel_ALoader", "children":[{"type":"bb", "id":249, "name":"kernel_ALoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":250, "name":"kernel_ALoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":251, "name":"kernel_ALoader.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"252"}]}, {"type":"bb", "id":252, "name":"kernel_ALoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":253, "name":"kernel_ALoader.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"255"}]}, {"type":"bb", "id":254, "name":"kernel_ALoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"257"}]}, {"type":"bb", "id":255, "name":"kernel_ALoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":256, "name":"kernel_ALoader.B7", "children":[{"type":"inst", "id":258, "name":"Load", "debug":[[{"filename":"a.cl", "line":113}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":259, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":123}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"136", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":260, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":91}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"261"}]}, {"type":"inst", "id":261, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"136", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"136", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":257, "name":"kernel_ALoader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":263, "name":"kernel_BLoader", "children":[{"type":"bb", "id":264, "name":"kernel_BLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":265, "name":"kernel_BLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":266, "name":"kernel_BLoader.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"267"}]}, {"type":"bb", "id":267, "name":"kernel_BLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":268, "name":"kernel_BLoader.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"270"}]}, {"type":"bb", "id":269, "name":"kernel_BLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"272"}]}, {"type":"bb", "id":270, "name":"kernel_BLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":271, "name":"kernel_BLoader.B7", "children":[{"type":"inst", "id":273, "name":"Load", "debug":[[{"filename":"a.cl", "line":317}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":274, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":327}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"136", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":275, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":295}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"276"}]}, {"type":"inst", "id":276, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"136", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"136", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":272, "name":"kernel_BLoader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":277, "name":"kernel_ALoader_T", "children":[{"type":"bb", "id":278, "name":"kernel_ALoader_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":279, "name":"kernel_ALoader_T.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":280, "name":"kernel_ALoader_T.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"281"}]}, {"type":"bb", "id":281, "name":"kernel_ALoader_T.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":282, "name":"kernel_ALoader_T.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"284"}]}, {"type":"bb", "id":283, "name":"kernel_ALoader_T.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"286"}]}, {"type":"bb", "id":284, "name":"kernel_ALoader_T.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":285, "name":"kernel_ALoader_T.B7", "children":[{"type":"inst", "id":287, "name":"Load", "debug":[[{"filename":"a.cl", "line":765}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":288, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":775}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"136", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":289, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":743}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"290"}]}, {"type":"inst", "id":290, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"136", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"136", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":286, "name":"kernel_ALoader_T.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":291, "name":"kernel_BLoader_T", "children":[{"type":"bb", "id":292, "name":"kernel_BLoader_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":293, "name":"kernel_BLoader_T.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":294, "name":"kernel_BLoader_T.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"295"}]}, {"type":"bb", "id":295, "name":"kernel_BLoader_T.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":296, "name":"kernel_BLoader_T.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"298"}]}, {"type":"bb", "id":297, "name":"kernel_BLoader_T.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"300"}]}, {"type":"bb", "id":298, "name":"kernel_BLoader_T.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":299, "name":"kernel_BLoader_T.B7", "children":[{"type":"inst", "id":301, "name":"Load", "debug":[[{"filename":"a.cl", "line":968}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":302, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":978}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"136", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":303, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":946}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"304"}]}, {"type":"inst", "id":304, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"136", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"136", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":300, "name":"kernel_BLoader_T.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":305, "name":"kernel_unloader", "children":[{"type":"bb", "id":306, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":307, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":308, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"310"}]}, {"type":"bb", "id":309, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"312"}]}, {"type":"bb", "id":310, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":311, "name":"kernel_unloader.B5", "children":[{"type":"inst", "id":313, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1428}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":314, "name":"Store", "debug":[[{"filename":"a.cl", "line":1431}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":315, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":1422}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"316"}]}, {"type":"inst", "id":316, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":312, "name":"kernel_unloader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":317, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":318, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":262, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":140, "name":"_AFeeder_T_channel", "debug":[[{"filename":"a.cl", "line":789}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":24, "name":"_AFeeder_channel", "debug":[[{"filename":"a.cl", "line":137}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":122, "name":"_ALoader_T_channel", "debug":[[{"filename":"a.cl", "line":789}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_ALoader_channel", "debug":[[{"filename":"a.cl", "line":137}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":191, "name":"_BFeeder_T_channel", "debug":[[{"filename":"a.cl", "line":992}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":75, "name":"_BFeeder_channel", "debug":[[{"filename":"a.cl", "line":341}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":173, "name":"_BLoader_T_channel", "debug":[[{"filename":"a.cl", "line":992}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":57, "name":"_BLoader_channel", "debug":[[{"filename":"a.cl", "line":341}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":245, "name":"_E_channel", "debug":[[{"filename":"a.cl", "line":1376}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":231, "name":"_Out_T_channel", "debug":[[{"filename":"a.cl", "line":1130}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":115, "name":"_Out_channel", "debug":[[{"filename":"a.cl", "line":479}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":23, "to":24}, {"from":28, "to":8}, {"from":28, "to":10}, {"from":28, "to":12}, {"from":28, "to":14}, {"from":28, "to":16}, {"from":28, "to":18}, {"from":28, "to":20}, {"from":28, "to":22}, {"from":7, "to":28}, {"from":9, "to":28}, {"from":11, "to":28}, {"from":13, "to":28}, {"from":15, "to":28}, {"from":17, "to":28}, {"from":19, "to":28}, {"from":21, "to":28}, {"from":26, "to":25}, {"from":3, "to":25}, {"from":5, "to":26}, {"from":7, "to":26}, {"from":8, "to":26}, {"from":9, "to":26}, {"from":10, "to":26}, {"from":11, "to":26}, {"from":12, "to":26}, {"from":13, "to":26}, {"from":14, "to":26}, {"from":15, "to":26}, {"from":16, "to":26}, {"from":17, "to":26}, {"from":18, "to":26}, {"from":19, "to":26}, {"from":20, "to":26}, {"from":21, "to":26}, {"from":22, "to":26}, {"from":23, "to":26}, {"from":25, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":5, "to":9}, {"from":5, "to":10}, {"from":5, "to":11}, {"from":5, "to":12}, {"from":5, "to":13}, {"from":5, "to":14}, {"from":5, "to":15}, {"from":5, "to":16}, {"from":5, "to":17}, {"from":5, "to":18}, {"from":5, "to":19}, {"from":5, "to":20}, {"from":5, "to":21}, {"from":5, "to":22}, {"from":7, "to":23}, {"from":8, "to":23}, {"from":9, "to":23}, {"from":10, "to":23}, {"from":11, "to":23}, {"from":12, "to":23}, {"from":13, "to":23}, {"from":14, "to":23}, {"from":15, "to":23}, {"from":16, "to":23}, {"from":17, "to":23}, {"from":18, "to":23}, {"from":19, "to":23}, {"from":20, "to":23}, {"from":21, "to":23}, {"from":22, "to":23}, {"from":57, "to":56}, {"from":74, "to":75}, {"from":79, "to":59}, {"from":79, "to":61}, {"from":79, "to":63}, {"from":79, "to":65}, {"from":79, "to":67}, {"from":79, "to":69}, {"from":79, "to":71}, {"from":79, "to":73}, {"from":58, "to":79}, {"from":60, "to":79}, {"from":62, "to":79}, {"from":64, "to":79}, {"from":66, "to":79}, {"from":68, "to":79}, {"from":70, "to":79}, {"from":72, "to":79}, {"from":77, "to":76}, {"from":54, "to":76}, {"from":56, "to":77}, {"from":58, "to":77}, {"from":59, "to":77}, {"from":60, "to":77}, {"from":61, "to":77}, {"from":62, "to":77}, {"from":63, "to":77}, {"from":64, "to":77}, {"from":65, "to":77}, {"from":66, "to":77}, {"from":67, "to":77}, {"from":68, "to":77}, {"from":69, "to":77}, {"from":70, "to":77}, {"from":71, "to":77}, {"from":72, "to":77}, {"from":73, "to":77}, {"from":74, "to":77}, {"from":76, "to":56}, {"from":56, "to":58}, {"from":56, "to":59}, {"from":56, "to":60}, {"from":56, "to":61}, {"from":56, "to":62}, {"from":56, "to":63}, {"from":56, "to":64}, {"from":56, "to":65}, {"from":56, "to":66}, {"from":56, "to":67}, {"from":56, "to":68}, {"from":56, "to":69}, {"from":56, "to":70}, {"from":56, "to":71}, {"from":56, "to":72}, {"from":56, "to":73}, {"from":58, "to":74}, {"from":59, "to":74}, {"from":60, "to":74}, {"from":61, "to":74}, {"from":62, "to":74}, {"from":63, "to":74}, {"from":64, "to":74}, {"from":65, "to":74}, {"from":66, "to":74}, {"from":67, "to":74}, {"from":68, "to":74}, {"from":69, "to":74}, {"from":70, "to":74}, {"from":71, "to":74}, {"from":72, "to":74}, {"from":73, "to":74}, {"from":75, "to":112}, {"from":24, "to":113}, {"from":114, "to":115}, {"from":109, "to":106}, {"from":109, "to":107}, {"from":105, "to":107}, {"from":111, "to":108}, {"from":107, "to":108}, {"from":111, "to":109}, {"from":117, "to":116}, {"from":108, "to":116}, {"from":112, "to":117}, {"from":113, "to":117}, {"from":114, "to":117}, {"from":117, "to":111}, {"from":116, "to":112}, {"from":116, "to":113}, {"from":112, "to":114}, {"from":113, "to":114}, {"from":122, "to":121}, {"from":139, "to":140}, {"from":144, "to":124}, {"from":144, "to":126}, {"from":144, "to":128}, {"from":144, "to":130}, {"from":144, "to":132}, {"from":144, "to":134}, {"from":144, "to":136}, {"from":144, "to":138}, {"from":123, "to":144}, {"from":125, "to":144}, {"from":127, "to":144}, {"from":129, "to":144}, {"from":131, "to":144}, {"from":133, "to":144}, {"from":135, "to":144}, {"from":137, "to":144}, {"from":142, "to":141}, {"from":119, "to":141}, {"from":121, "to":142}, {"from":123, "to":142}, {"from":124, "to":142}, {"from":125, "to":142}, {"from":126, "to":142}, {"from":127, "to":142}, {"from":128, "to":142}, {"from":129, "to":142}, {"from":130, "to":142}, {"from":131, "to":142}, {"from":132, "to":142}, {"from":133, "to":142}, {"from":134, "to":142}, {"from":135, "to":142}, {"from":136, "to":142}, {"from":137, "to":142}, {"from":138, "to":142}, {"from":139, "to":142}, {"from":141, "to":121}, {"from":121, "to":123}, {"from":121, "to":124}, {"from":121, "to":125}, {"from":121, "to":126}, {"from":121, "to":127}, {"from":121, "to":128}, {"from":121, "to":129}, {"from":121, "to":130}, {"from":121, "to":131}, {"from":121, "to":132}, {"from":121, "to":133}, {"from":121, "to":134}, {"from":121, "to":135}, {"from":121, "to":136}, {"from":121, "to":137}, {"from":121, "to":138}, {"from":123, "to":139}, {"from":124, "to":139}, {"from":125, "to":139}, {"from":126, "to":139}, {"from":127, "to":139}, {"from":128, "to":139}, {"from":129, "to":139}, {"from":130, "to":139}, {"from":131, "to":139}, {"from":132, "to":139}, {"from":133, "to":139}, {"from":134, "to":139}, {"from":135, "to":139}, {"from":136, "to":139}, {"from":137, "to":139}, {"from":138, "to":139}, {"from":173, "to":172}, {"from":190, "to":191}, {"from":195, "to":175}, {"from":195, "to":177}, {"from":195, "to":179}, {"from":195, "to":181}, {"from":195, "to":183}, {"from":195, "to":185}, {"from":195, "to":187}, {"from":195, "to":189}, {"from":174, "to":195}, {"from":176, "to":195}, {"from":178, "to":195}, {"from":180, "to":195}, {"from":182, "to":195}, {"from":184, "to":195}, {"from":186, "to":195}, {"from":188, "to":195}, {"from":193, "to":192}, {"from":170, "to":192}, {"from":172, "to":193}, {"from":174, "to":193}, {"from":175, "to":193}, {"from":176, "to":193}, {"from":177, "to":193}, {"from":178, "to":193}, {"from":179, "to":193}, {"from":180, "to":193}, {"from":181, "to":193}, {"from":182, "to":193}, {"from":183, "to":193}, {"from":184, "to":193}, {"from":185, "to":193}, {"from":186, "to":193}, {"from":187, "to":193}, {"from":188, "to":193}, {"from":189, "to":193}, {"from":190, "to":193}, {"from":192, "to":172}, {"from":172, "to":174}, {"from":172, "to":175}, {"from":172, "to":176}, {"from":172, "to":177}, {"from":172, "to":178}, {"from":172, "to":179}, {"from":172, "to":180}, {"from":172, "to":181}, {"from":172, "to":182}, {"from":172, "to":183}, {"from":172, "to":184}, {"from":172, "to":185}, {"from":172, "to":186}, {"from":172, "to":187}, {"from":172, "to":188}, {"from":172, "to":189}, {"from":174, "to":190}, {"from":175, "to":190}, {"from":176, "to":190}, {"from":177, "to":190}, {"from":178, "to":190}, {"from":179, "to":190}, {"from":180, "to":190}, {"from":181, "to":190}, {"from":182, "to":190}, {"from":183, "to":190}, {"from":184, "to":190}, {"from":185, "to":190}, {"from":186, "to":190}, {"from":187, "to":190}, {"from":188, "to":190}, {"from":189, "to":190}, {"from":191, "to":228}, {"from":140, "to":229}, {"from":230, "to":231}, {"from":225, "to":222}, {"from":225, "to":223}, {"from":221, "to":223}, {"from":227, "to":224}, {"from":223, "to":224}, {"from":227, "to":225}, {"from":233, "to":232}, {"from":224, "to":232}, {"from":228, "to":233}, {"from":229, "to":233}, {"from":230, "to":233}, {"from":233, "to":227}, {"from":232, "to":228}, {"from":232, "to":229}, {"from":228, "to":230}, {"from":229, "to":230}, {"from":115, "to":242}, {"from":231, "to":243}, {"from":244, "to":245}, {"from":239, "to":236}, {"from":239, "to":237}, {"from":235, "to":237}, {"from":241, "to":238}, {"from":237, "to":238}, {"from":241, "to":239}, {"from":247, "to":246}, {"from":238, "to":246}, {"from":242, "to":247}, {"from":243, "to":247}, {"from":244, "to":247}, {"from":247, "to":241}, {"from":246, "to":242}, {"from":246, "to":243}, {"from":242, "to":244}, {"from":243, "to":244}, {"from":259, "to":6}, {"from":252, "to":250}, {"from":252, "to":251}, {"from":249, "to":251}, {"from":255, "to":252}, {"from":255, "to":253}, {"from":251, "to":253}, {"from":257, "to":254}, {"from":253, "to":254}, {"from":257, "to":255}, {"from":261, "to":260}, {"from":254, "to":260}, {"from":258, "to":261}, {"from":259, "to":261}, {"from":261, "to":257}, {"from":260, "to":258}, {"from":258, "to":259}, {"from":262, "to":258}, {"from":274, "to":57}, {"from":267, "to":265}, {"from":267, "to":266}, {"from":264, "to":266}, {"from":270, "to":267}, {"from":270, "to":268}, {"from":266, "to":268}, {"from":272, "to":269}, {"from":268, "to":269}, {"from":272, "to":270}, {"from":276, "to":275}, {"from":269, "to":275}, {"from":273, "to":276}, {"from":274, "to":276}, {"from":276, "to":272}, {"from":275, "to":273}, {"from":273, "to":274}, {"from":262, "to":273}, {"from":288, "to":122}, {"from":281, "to":279}, {"from":281, "to":280}, {"from":278, "to":280}, {"from":284, "to":281}, {"from":284, "to":282}, {"from":280, "to":282}, {"from":286, "to":283}, {"from":282, "to":283}, {"from":286, "to":284}, {"from":290, "to":289}, {"from":283, "to":289}, {"from":287, "to":290}, {"from":288, "to":290}, {"from":290, "to":286}, {"from":289, "to":287}, {"from":287, "to":288}, {"from":262, "to":287}, {"from":302, "to":173}, {"from":295, "to":293}, {"from":295, "to":294}, {"from":292, "to":294}, {"from":298, "to":295}, {"from":298, "to":296}, {"from":294, "to":296}, {"from":300, "to":297}, {"from":296, "to":297}, {"from":300, "to":298}, {"from":304, "to":303}, {"from":297, "to":303}, {"from":301, "to":304}, {"from":302, "to":304}, {"from":304, "to":300}, {"from":303, "to":301}, {"from":301, "to":302}, {"from":262, "to":301}, {"from":245, "to":313}, {"from":310, "to":307}, {"from":310, "to":308}, {"from":306, "to":308}, {"from":312, "to":309}, {"from":308, "to":309}, {"from":312, "to":310}, {"from":316, "to":315}, {"from":309, "to":315}, {"from":313, "to":316}, {"from":314, "to":316}, {"from":316, "to":312}, {"from":315, "to":313}, {"from":313, "to":314}, {"from":314, "to":262}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_AFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":137}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_AFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":156}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"165"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"266"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":169}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_BFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":341}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":360}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"369"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"469"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":373}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":479}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":503}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":506}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":509}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"540"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"543"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"686"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":511}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":513}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":516}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":519}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":524}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":548}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":551}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":609}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":630}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":667}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":672}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":690}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":693}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":696}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}]}]}, {"name":"Kernel: kernel_AFeeder_T", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":789}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_AFeeder_T.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":808}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"817"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"917"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":821}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_BFeeder_T", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":992}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BFeeder_T.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":1011}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1020"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"1120"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1024}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out_T", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":1130}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out_T.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1155}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_T.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1158}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_T.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":1161}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1192"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1195"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"1338"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1163}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1165}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1168}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1171}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1176}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1200}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1203}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1261}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1282}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1319}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1324}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1342}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1345}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1348}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}]}]}, {"name":"Kernel: kernel_E", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":1376}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_E.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1381}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_E.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1385}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_E.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":1388}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1394"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1395"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"1397"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1390}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1392}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_ALoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":73}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_ALoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":81}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":88}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":91}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"113"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"123"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":93}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":95}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_BLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":277}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":285}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":289}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":292}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":295}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"317"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"327"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":297}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":299}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_ALoader_T", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":725}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_ALoader_T.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":733}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_T.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":737}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_T.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":740}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_T.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":743}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"765"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"775"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":745}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":747}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_BLoader_T", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":928}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BLoader_T.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":936}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_T.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":940}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_T.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":943}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_T.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":946}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"968"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"978"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":948}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":950}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":1407}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1415}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1419}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":1422}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1428"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"1431"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1424}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1426}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_AFeeder.B0":{"name":"kernel_AFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_AFeeder.B1":{"name":"kernel_AFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"156"}]}]}}, "kernel_BFeeder.B0":{"name":"kernel_BFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BFeeder.B1":{"name":"kernel_BFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"360"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"503"}]}]}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"506"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":50, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"509"}]}]}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_AFeeder_T.B0":{"name":"kernel_AFeeder_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_AFeeder_T.B1":{"name":"kernel_AFeeder_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"808"}]}]}}, "kernel_BFeeder_T.B0":{"name":"kernel_BFeeder_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BFeeder_T.B1":{"name":"kernel_BFeeder_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1011"}]}]}}, "kernel_Out_T.B0":{"name":"kernel_Out_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out_T.B1":{"name":"kernel_Out_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out_T.B2":{"name":"kernel_Out_T.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1155"}]}]}}, "kernel_Out_T.B3":{"name":"kernel_Out_T.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1158"}]}]}}, "kernel_Out_T.B4":{"name":"kernel_Out_T.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out_T.B5":{"name":"kernel_Out_T.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":50, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1161"}]}]}}, "kernel_Out_T.B6":{"name":"kernel_Out_T.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_E.B0":{"name":"kernel_E.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_E.B1":{"name":"kernel_E.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_E.B2":{"name":"kernel_E.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1381"}]}]}}, "kernel_E.B3":{"name":"kernel_E.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1385"}]}]}}, "kernel_E.B4":{"name":"kernel_E.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_E.B5":{"name":"kernel_E.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1388"}]}]}}, "kernel_E.B6":{"name":"kernel_E.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader.B0":{"name":"kernel_ALoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader.B1":{"name":"kernel_ALoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader.B2":{"name":"kernel_ALoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"81"}]}]}}, "kernel_ALoader.B3":{"name":"kernel_ALoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_ALoader.B4":{"name":"kernel_ALoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"85"}]}]}}, "kernel_ALoader.B5":{"name":"kernel_ALoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"88"}]}]}}, "kernel_ALoader.B6":{"name":"kernel_ALoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader.B7":{"name":"kernel_ALoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":136, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"91"}]}]}}, "kernel_ALoader.B8":{"name":"kernel_ALoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_BLoader.B0":{"name":"kernel_BLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader.B1":{"name":"kernel_BLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader.B2":{"name":"kernel_BLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"285"}]}]}}, "kernel_BLoader.B3":{"name":"kernel_BLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_BLoader.B4":{"name":"kernel_BLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"289"}]}]}}, "kernel_BLoader.B5":{"name":"kernel_BLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"292"}]}]}}, "kernel_BLoader.B6":{"name":"kernel_BLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_BLoader.B7":{"name":"kernel_BLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":136, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"295"}]}]}}, "kernel_BLoader.B8":{"name":"kernel_BLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_ALoader_T.B0":{"name":"kernel_ALoader_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader_T.B1":{"name":"kernel_ALoader_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader_T.B2":{"name":"kernel_ALoader_T.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"733"}]}]}}, "kernel_ALoader_T.B3":{"name":"kernel_ALoader_T.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_ALoader_T.B4":{"name":"kernel_ALoader_T.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"737"}]}]}}, "kernel_ALoader_T.B5":{"name":"kernel_ALoader_T.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"740"}]}]}}, "kernel_ALoader_T.B6":{"name":"kernel_ALoader_T.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader_T.B7":{"name":"kernel_ALoader_T.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":136, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"743"}]}]}}, "kernel_ALoader_T.B8":{"name":"kernel_ALoader_T.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_BLoader_T.B0":{"name":"kernel_BLoader_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader_T.B1":{"name":"kernel_BLoader_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader_T.B2":{"name":"kernel_BLoader_T.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"936"}]}]}}, "kernel_BLoader_T.B3":{"name":"kernel_BLoader_T.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_BLoader_T.B4":{"name":"kernel_BLoader_T.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"940"}]}]}}, "kernel_BLoader_T.B5":{"name":"kernel_BLoader_T.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"943"}]}]}}, "kernel_BLoader_T.B6":{"name":"kernel_BLoader_T.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_BLoader_T.B7":{"name":"kernel_BLoader_T.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":136, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"946"}]}]}}, "kernel_BLoader_T.B8":{"name":"kernel_BLoader_T.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1415"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1419"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1422"}]}]}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_AFeeder":{"debug":[{"filename":"a.cl", "line":137}], "loop_hierachy":{"kernel_AFeeder__no_loop":["kernel_AFeeder.B0"], "kernel_AFeeder.B1":["kernel_AFeeder.B1"]}}, "kernel_BFeeder":{"debug":[{"filename":"a.cl", "line":341}], "loop_hierachy":{"kernel_BFeeder__no_loop":["kernel_BFeeder.B0"], "kernel_BFeeder.B1":["kernel_BFeeder.B1"]}}, "kernel_Out":{"debug":[{"filename":"a.cl", "line":479}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B1"], "kernel_Out.B2":["kernel_Out.B2", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3", "kernel_Out.B5", "kernel_Out.B6"], "kernel_Out.B5":["kernel_Out.B5"]}}, "kernel_AFeeder_T":{"debug":[{"filename":"a.cl", "line":789}], "loop_hierachy":{"kernel_AFeeder_T__no_loop":["kernel_AFeeder_T.B0"], "kernel_AFeeder_T.B1":["kernel_AFeeder_T.B1"]}}, "kernel_BFeeder_T":{"debug":[{"filename":"a.cl", "line":992}], "loop_hierachy":{"kernel_BFeeder_T__no_loop":["kernel_BFeeder_T.B0"], "kernel_BFeeder_T.B1":["kernel_BFeeder_T.B1"]}}, "kernel_Out_T":{"debug":[{"filename":"a.cl", "line":1130}], "loop_hierachy":{"kernel_Out_T__no_loop":["kernel_Out_T.B0", "kernel_Out_T.B1"], "kernel_Out_T.B2":["kernel_Out_T.B2", "kernel_Out_T.B3", "kernel_Out_T.B4"], "kernel_Out_T.B3":["kernel_Out_T.B3", "kernel_Out_T.B5", "kernel_Out_T.B6"], "kernel_Out_T.B5":["kernel_Out_T.B5"]}}, "kernel_E":{"debug":[{"filename":"a.cl", "line":1376}], "loop_hierachy":{"kernel_E__no_loop":["kernel_E.B0", "kernel_E.B1"], "kernel_E.B2":["kernel_E.B2", "kernel_E.B3", "kernel_E.B4"], "kernel_E.B3":["kernel_E.B3", "kernel_E.B5", "kernel_E.B6"], "kernel_E.B5":["kernel_E.B5"]}}, "kernel_ALoader":{"debug":[{"filename":"a.cl", "line":73}], "loop_hierachy":{"kernel_ALoader__no_loop":["kernel_ALoader.B0", "kernel_ALoader.B1"], "kernel_ALoader.B2":["kernel_ALoader.B2", "kernel_ALoader.B4", "kernel_ALoader.B3"], "kernel_ALoader.B4":["kernel_ALoader.B4", "kernel_ALoader.B5", "kernel_ALoader.B6"], "kernel_ALoader.B5":["kernel_ALoader.B5", "kernel_ALoader.B7", "kernel_ALoader.B8"], "kernel_ALoader.B7":["kernel_ALoader.B7"]}}, "kernel_BLoader":{"debug":[{"filename":"a.cl", "line":277}], "loop_hierachy":{"kernel_BLoader__no_loop":["kernel_BLoader.B0", "kernel_BLoader.B1"], "kernel_BLoader.B2":["kernel_BLoader.B2", "kernel_BLoader.B4", "kernel_BLoader.B3"], "kernel_BLoader.B4":["kernel_BLoader.B4", "kernel_BLoader.B5", "kernel_BLoader.B6"], "kernel_BLoader.B5":["kernel_BLoader.B5", "kernel_BLoader.B7", "kernel_BLoader.B8"], "kernel_BLoader.B7":["kernel_BLoader.B7"]}}, "kernel_ALoader_T":{"debug":[{"filename":"a.cl", "line":725}], "loop_hierachy":{"kernel_ALoader_T__no_loop":["kernel_ALoader_T.B0", "kernel_ALoader_T.B1"], "kernel_ALoader_T.B2":["kernel_ALoader_T.B2", "kernel_ALoader_T.B4", "kernel_ALoader_T.B3"], "kernel_ALoader_T.B4":["kernel_ALoader_T.B4", "kernel_ALoader_T.B5", "kernel_ALoader_T.B6"], "kernel_ALoader_T.B5":["kernel_ALoader_T.B5", "kernel_ALoader_T.B7", "kernel_ALoader_T.B8"], "kernel_ALoader_T.B7":["kernel_ALoader_T.B7"]}}, "kernel_BLoader_T":{"debug":[{"filename":"a.cl", "line":928}], "loop_hierachy":{"kernel_BLoader_T__no_loop":["kernel_BLoader_T.B0", "kernel_BLoader_T.B1"], "kernel_BLoader_T.B2":["kernel_BLoader_T.B2", "kernel_BLoader_T.B4", "kernel_BLoader_T.B3"], "kernel_BLoader_T.B4":["kernel_BLoader_T.B4", "kernel_BLoader_T.B5", "kernel_BLoader_T.B6"], "kernel_BLoader_T.B5":["kernel_BLoader_T.B5", "kernel_BLoader_T.B7", "kernel_BLoader_T.B8"], "kernel_BLoader_T.B7":["kernel_BLoader_T.B7"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":1407}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B5", "kernel_unloader.B6"], "kernel_unloader.B5":["kernel_unloader.B5"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":137}]]}, {"name":"kernel_AFeeder_T", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":789}]]}, {"name":"kernel_ALoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":73}]]}, {"name":"kernel_ALoader_T", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":725}]]}, {"name":"kernel_BFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":341}]]}, {"name":"kernel_BFeeder_T", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":992}]]}, {"name":"kernel_BLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":277}]]}, {"name":"kernel_BLoader_T", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":928}]]}, {"name":"kernel_E", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":1376}]]}, {"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":479}]]}, {"name":"kernel_Out_T", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":1130}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":1407}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder", "data":[6091, 14196, 56, 0, 202], "debug":[[{"filename":"a.cl", "line":137}]]}, {"name":"kernel_AFeeder_T", "data":[6275, 14899, 56, 0, 194], "debug":[[{"filename":"a.cl", "line":789}]]}, {"name":"kernel_ALoader", "data":[3887, 6771, 16, 1.5, 78], "debug":[[{"filename":"a.cl", "line":73}]]}, {"name":"kernel_ALoader_T", "data":[3936, 6776, 16, 1.5, 62], "debug":[[{"filename":"a.cl", "line":725}]]}, {"name":"kernel_BFeeder", "data":[6275, 14899, 56, 0, 194], "debug":[[{"filename":"a.cl", "line":341}]]}, {"name":"kernel_BFeeder_T", "data":[6091, 14196, 56, 0, 202], "debug":[[{"filename":"a.cl", "line":992}]]}, {"name":"kernel_BLoader", "data":[3937, 6741, 16, 1.5, 62], "debug":[[{"filename":"a.cl", "line":277}]]}, {"name":"kernel_BLoader_T", "data":[3887, 6771, 16, 1.5, 78], "debug":[[{"filename":"a.cl", "line":928}]]}, {"name":"kernel_E", "data":[2136, 2984, 0, 8, 30], "debug":[[{"filename":"a.cl", "line":1376}]]}, {"name":"kernel_Out", "data":[20810, 37399, 128, 513.5, 259], "debug":[[{"filename":"a.cl", "line":479}]]}, {"name":"kernel_Out_T", "data":[20802, 37656, 128, 513.5, 257], "debug":[[{"filename":"a.cl", "line":1130}]]}, {"name":"kernel_unloader", "data":[2892, 5820, 0, 0, 61], "debug":[[{"filename":"a.cl", "line":1407}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[88357, 171519, 544, 1041, 1689]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1720, 2581, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[121, 30018, 257, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[224698, 376637, 1261, 1041, 1689], "data_percent":[26.2989, 22.041, 46.4799, 68.5771]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Tue Aug 16 06:56:53 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u146242/syr2k_lab/a10_1/a.cl","line":145}]],"details":["/home/u146242/syr2k_lab/a10_1/a.cl:145:57: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[253.00 ,506.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[128398.6 ,356261 ,540 ,1040 ,1416  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[64.6 ,156 ,0 ,0 ,0]  },  {"name":"kernel_AFeeder","data":[9226.2 ,21209 ,56 ,0 ,202]  },  {"name":"kernel_AFeeder_T","data":[9280.2 ,22023 ,56 ,0 ,194]  },  {"name":"kernel_ALoader","data":[2914.8 ,5236 ,15 ,1 ,21]  },  {"name":"kernel_ALoader_T","data":[2577.9 ,5228 ,15 ,1 ,19]  },  {"name":"kernel_BFeeder","data":[9287.2 ,22022 ,56 ,0 ,194]  },  {"name":"kernel_BFeeder_T","data":[9187.1 ,21184 ,56 ,0 ,202]  },  {"name":"kernel_BLoader","data":[2579.9 ,5226 ,15 ,1 ,19]  },  {"name":"kernel_BLoader_T","data":[2632.2 ,5218 ,15 ,1 ,21]  },  {"name":"kernel_E","data":[1274.6 ,2246 ,0 ,8 ,17]  },  {"name":"kernel_Out","data":[38217.7 ,120113 ,128 ,514 ,244]  },  {"name":"kernel_Out_T","data":[38239.6 ,120364 ,128 ,514 ,242]  },  {"name":"kernel_unloader","data":[2916.6 ,6036 ,0 ,0 ,41]  }]}}';
var fileJSON=[{"path":"/home/u146242/syr2k_lab/a10_1/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/syr2k_lab/a10_1/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012channel float8 _ALoader_channel __attribute__((depth(256))) ;\012typedef struct { float8 s[8]; } _AFeeder_channel_array_t;\012channel _AFeeder_channel_array_t _AFeeder_channel __attribute__((depth(256))) ;\012channel float8 _BLoader_channel __attribute__((depth(256))) ;\012typedef struct { float8 s[8]; } _BFeeder_channel_array_t;\012channel _BFeeder_channel_array_t _BFeeder_channel __attribute__((depth(256))) ;\012channel float8 _Out_channel __attribute__((depth(256))) ;\012\012channel float8 _ALoader_T_channel __attribute__((depth(256))) ;\012typedef struct { float8 s[8]; } _AFeeder_T_channel_array_t;\012channel _AFeeder_T_channel_array_t _AFeeder_T_channel __attribute__((depth(256))) ;\012channel float8 _BLoader_T_channel __attribute__((depth(256))) ;\012typedef struct { float8 s[8]; } _BFeeder_T_channel_array_t;\012channel _BFeeder_T_channel_array_t _BFeeder_T_channel __attribute__((depth(256))) ;\012channel float8 _Out_T_channel __attribute__((depth(256))) ;\012\012channel float8 _E_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_ALoader\012#define __address_space__ASerializer_mem_channel __global\012__kernel void kernel_ALoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__ASerializer_mem_channel const float *restrict _ASerializer_mem_channel)\012{\012 int _0 = _A_extent_1 >> 7;\012 int _1 = _0 + 1;\012 for (int _ALoader_s0_i = 0; _ALoader_s0_i < 0 + _1; _ALoader_s0_i++)\012 {\012  int _2 = _B_extent_0 >> 7;\012  int _3 = _2 - _ALoader_s0_i + ((_ALoader_s0_i < _0) ? 0 : 1);\012  for (int _ALoader_s0_j = _ALoader_s0_i; _ALoader_s0_j < _ALoader_s0_i + _3; _ALoader_s0_j++)\012  {\012   int _4 = _A_extent_0 >> 7;\012   for (int _ALoader_s0_k = 0; _ALoader_s0_k < 0 + _4; _ALoader_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _ALoader_s0_kk = 0; _ALoader_s0_kk < 0 + 16; _ALoader_s0_kk++)\012    {\012     for (int _ALoader_s0_ii = 0; _ALoader_s0_ii < 0 + 16; _ALoader_s0_ii++)\012     {\012      for (int _ALoader_s0_iii = 0; _ALoader_s0_iii < 0 + 8; _ALoader_s0_iii++)\012      {\012       bool _5 = _ALoader_s0_j == _ALoader_s0_i;\012       bool _6 = _ALoader_s0_k == 0;\012       bool _7 = _5 && _6;\012       int _8 = _A_extent_1 >> 7;\012       bool _9 = _ALoader_s0_i < _8;\012       bool _10 = _7 || _9;\012       if (_10)\012       {\012        float8 _18;\012        int _19 = _A_extent_1 >> 7;\012        bool _20 = _ALoader_s0_i < _19;\012        if (_20)\012        {\012         int _21 = _ALoader_s0_iii*8 + _ALoader_s0_ii*64 + _ALoader_s0_kk*1024;\012         int _22 = _21 + _ALoader_s0_k*16384;\012         int _23 = _22 + _ALoader_s0_i*16384*_4;\012         float8 _33 = vload8(0, (__address_space__ASerializer_mem_channel float*)_ASerializer_mem_channel + _23);\012         _18 = _33;\012        } // if _20\012        else\012        {\012         float _34 = float_from_bits(0 /* 0 */);\012         float8 _35 = _34;\012         _18 = _35;\012        } // if _20 else\012        float8 _36 = _18;\012        write_channel_intel(_ALoader_channel, _36);\012        (void)_36;\012       } // if _16\012      } // for _ALoader_s0_iii\012     } // for _ALoader_s0_ii\012    } // for _ALoader_s0_kk\012   } // for _ALoader_s0_k\012  } // for _ALoader_s0_j\012 } // for _ALoader_s0_i\012} // kernel kernel_ALoader\012#undef __address_space__ASerializer_mem_channel\012// Address spaces for kernel_AFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_AFeeder(\012)\012{\012 _AFeeder_channel_array_t _AFeeder_channel_array;\012 float8 _AFeeder_value_shreg;\012 uint _AFeeder_time_stamp_shreg;\012 float8 _AFeeder_in_v_temp;\012 uint _AFeeder_cycle_temp;\012 float8 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _AFeeder_DB_0_ibuffer[2][16][16][8];\012 #pragma unroll\012 for (int _AFeeder_s0_jjj_init = 0; _AFeeder_s0_jjj_init < 0 + 8; _AFeeder_s0_jjj_init++)\012 {\012  bool _39 = _AFeeder_s0_jjj_init == 0;\012  if (_39)\012  {\012   uint _40 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012   _AFeeder_cycle_temp = _40;\012  } // if _39\012 } // for _AFeeder_s0_jjj_init\012 while(1)\012 {\012  uint _41 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012  uint _42 = _AFeeder_cycle_temp;\012  uint _43 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012  uint _44 = _42 & _43;\012  bool _45 = _41 <= _44;\012  if (_45)\012  {\012   float8 __46 = read_channel_intel(_ALoader_channel);\012   _AFeeder_in_v_temp = __46;\012  } // if _45\012  #pragma unroll\012  for (int _AFeeder_s0_buf = 0; _AFeeder_s0_buf < 0 + 8; _AFeeder_s0_buf++)\012  {\012   bool _47 = _AFeeder_s0_buf == 0;\012   if (_47)\012   {\012    float8 _48 = _AFeeder_in_v_temp;\012    _AFeeder_value_shreg = _48;\012    (void)_48;\012    uint _49 = _AFeeder_cycle_temp;\012    _AFeeder_time_stamp_shreg = _49;\012    (void)_49;\012   } // if _47\012   else\012   {\012    float8 _51 = _AFeeder_value_shreg;\012    _AFeeder_value_shreg = _51;\012    (void)_51;\012    uint _53 = _AFeeder_time_stamp_shreg;\012    _AFeeder_time_stamp_shreg = _53;\012    (void)_53;\012   } // if _47 else\012   float8 _55 = _AFeeder_value_shreg;\012   float8 _56 = __fpga_reg(__fpga_reg(_55));\012   _AFeeder_value_shreg = _56;\012   (void)_56;\012   uint _58 = _AFeeder_time_stamp_shreg;\012   uint _59 = __fpga_reg(__fpga_reg(_58));\012   _AFeeder_time_stamp_shreg = _59;\012   (void)_59;\012   uint _60 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012   uint _62 = _AFeeder_time_stamp_shreg;\012   uint _63 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012   uint _64 = _62 & _63;\012   bool _65 = _60 <= _64;\012   if (_65)\012   {\012    uint _67 = _AFeeder_time_stamp_shreg;\012    uint _68 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012    uint _69 = _67 & _68;\012    uint _70 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012    uint _71 = _69 - _70;\012    uint _72 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _73 = _71 & _72;\012    int _74 = (int)(_73);\012    bool _75 = _AFeeder_s0_buf == _74;\012    if (_75)\012    {\012     float8 _77 = _AFeeder_value_shreg;\012     uint _79 = _AFeeder_time_stamp_shreg;\012     uint _80 = (uint)(ADD_UINT64_T_SUFFIX(12));\012     uint _81 = _79 >> _80;\012     uint _82 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _83 = _81 & _82;\012     bool _84 = (bool)(_83);\012     uint _86 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012     uint _87 = _79 & _86;\012     uint _88 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012     uint _89 = _87 - _88;\012     int _90 = (int)(_89);\012     int _91 = _90 >> 7;\012     int _93 = _90 >> 3;\012     int _94 = _93 & 15;\012     _AFeeder_DB_0_ibuffer[_84][_91][_94][_AFeeder_s0_buf] = _77;\012    } // if _75\012   } // if _65\012   uint _95 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _97 = _AFeeder_time_stamp_shreg;\012   uint _98 = (uint)(ADD_UINT64_T_SUFFIX(12));\012   uint _99 = _97 >> _98;\012   bool _100 = _95 < _99;\012   if (_100)\012   {\012    uint _102 = _AFeeder_time_stamp_shreg;\012    uint _103 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012    uint _104 = _102 & _103;\012    int _105 = (int)(_104);\012    uint _106 = (uint)(ADD_UINT64_T_SUFFIX(12));\012    uint _107 = _102 >> _106;\012    uint _108 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _109 = _107 & _108;\012    bool _110 = (bool)(_109);\012    bool _111 = !(_110);\012    int _112 = _105 >> 8;\012    int _113 = _105 >> 4;\012    int _114 = _113 & 15;\012    float8 _115 = _AFeeder_DB_0_ibuffer[_111][_112][_114][_AFeeder_s0_buf];\012    _AFeeder_channel_array.s[_AFeeder_s0_buf] = _115;\012    (void)_AFeeder_s0_buf;\012   } // if _100\012  } // for _AFeeder_s0_buf\012  uint _116 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _118 = _AFeeder_time_stamp_shreg;\012  uint _119 = (uint)(ADD_UINT64_T_SUFFIX(12));\012  uint _120 = _118 >> _119;\012  bool _121 = _116 < _120;\012  if (_121)\012  {\012   write_channel_intel(_AFeeder_channel, _AFeeder_channel_array);\012   (void)_AFeeder_channel_array;\012  } // if _121\012  uint _122 = _AFeeder_cycle_temp;\012  uint _123 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _124 = _122 + _123;\012  _AFeeder_cycle_temp = _124;\012 } // while _AFeeder_s0_outermost_loop_infinite\012} // kernel kernel_AFeeder\012// Address spaces for kernel_BLoader\012#define __address_space__BSerializer_mem_channel __global\012__kernel void kernel_BLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__BSerializer_mem_channel const float *restrict _BSerializer_mem_channel)\012{\012 int _125 = _A_extent_1 >> 7;\012 int _126 = _125 + 1;\012 for (int _BLoader_s0_i = 0; _BLoader_s0_i < 0 + _126; _BLoader_s0_i++)\012 {\012  int _127 = _B_extent_0 >> 7;\012  int _128 = _127 - _BLoader_s0_i + ((_BLoader_s0_i < _125) ? 0 : 1);;\012  for (int _BLoader_s0_j = _BLoader_s0_i; _BLoader_s0_j < _BLoader_s0_i + _128; _BLoader_s0_j++)\012  {\012   int _129 = _A_extent_0 >> 7;\012   for (int _BLoader_s0_k = 0; _BLoader_s0_k < 0 + _129; _BLoader_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _BLoader_s0_kk = 0; _BLoader_s0_kk < 0 + 16; _BLoader_s0_kk++)\012    {\012     for (int _BLoader_s0_jj = 0; _BLoader_s0_jj < 0 + 16; _BLoader_s0_jj++)\012     {\012      for (int _BLoader_s0_jjj = 0; _BLoader_s0_jjj < 0 + 8; _BLoader_s0_jjj++)\012      {\012       bool _130 = _BLoader_s0_j == _BLoader_s0_i;\012       bool _131 = _BLoader_s0_k == 0;\012       bool _132 = _130 && _131;\012       int _139 = _A_extent_1 >> 7;\012       bool _140 = _BLoader_s0_i < _139;\012       bool _141 = _132 || _140;\012       if (_141)\012       {\012        float8 _142;\012        int _143 = _A_extent_1 >> 7;\012        bool _144 = _BLoader_s0_i < _143;\012        if (_144)\012        {\012         int _18 = _BLoader_s0_jjj*8 + _BLoader_s0_jj*64 + _BLoader_s0_kk*1024;\012         int _19 = _18 + _BLoader_s0_k*16384;\012         int _20 = _19 + _BLoader_s0_j*16384*_129;\012         float8 _153 = vload8(0, (__address_space__BSerializer_mem_channel float*)_BSerializer_mem_channel + _20);\012         _142 = _153;\012        } // if _144\012        else\012        {\012         float _154 = float_from_bits(0 /* 0 */);\012         float8 _155 = _154;\012         _142 = _155;\012        } // if _144 else\012        float8 _156 = _142;\012        write_channel_intel(_BLoader_channel, _156);\012        (void)_156;\012       } // if _141\012      } // for _BLoader_s0_jjj\012     } // for _BLoader_s0_jj\012    } // for _BLoader_s0_kk\012   } // for _BLoader_s0_k\012  } // for _BLoader_s0_j\012 } // for _BLoader_s0_i\012} // kernel kernel_BLoader\012#undef __address_space__BSerializer_mem_channel\012// Address spaces for kernel_BFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_BFeeder(\012)\012{\012 _BFeeder_channel_array_t _BFeeder_channel_array;\012 float8 _BFeeder_value_shreg;\012 uint _BFeeder_time_stamp_shreg;\012 float8 _BFeeder_in_v_temp;\012 uint _BFeeder_cycle_temp;\012 float8 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _BFeeder_DB_0_ibuffer[2][16][16][8];\012 #pragma unroll\012 for (int _BFeeder_s0_iii_init = 0; _BFeeder_s0_iii_init < 0 + 8; _BFeeder_s0_iii_init++)\012 {\012  bool _159 = _BFeeder_s0_iii_init == 0;\012  if (_159)\012  {\012   uint _160 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012   _BFeeder_cycle_temp = _160;\012  } // if _159\012 } // for _BFeeder_s0_iii_init\012 while(1)\012 {\012  uint _161 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012  uint _162 = _BFeeder_cycle_temp;\012  uint _163 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012  uint _164 = _162 & _163;\012  bool _165 = _161 <= _164;\012  if (_165)\012  {\012   float8 __166 = read_channel_intel(_BLoader_channel);\012   _BFeeder_in_v_temp = __166;\012  } // if _165\012  #pragma unroll\012  for (int _BFeeder_s0_buf = 0; _BFeeder_s0_buf < 0 + 8; _BFeeder_s0_buf++)\012  {\012   bool _167 = _BFeeder_s0_buf == 0;\012   if (_167)\012   {\012    float8 _168 = _BFeeder_in_v_temp;\012    _BFeeder_value_shreg = _168;\012    (void)_168;\012    uint _169 = _BFeeder_cycle_temp;\012    _BFeeder_time_stamp_shreg = _169;\012    (void)_169;\012   } // if _167\012   else\012   {\012    float8 _171 = _BFeeder_value_shreg;\012    _BFeeder_value_shreg = _171;\012    (void)_171;\012    uint _173 = _BFeeder_time_stamp_shreg;\012    _BFeeder_time_stamp_shreg = _173;\012    (void)_173;\012   } // if _167 else\012   float8 _175 = _BFeeder_value_shreg;\012   float8 _176 = __fpga_reg(__fpga_reg(_175));\012   _BFeeder_value_shreg = _176;\012   (void)_176;\012   uint _178 = _BFeeder_time_stamp_shreg;\012   uint _179 = __fpga_reg(__fpga_reg(_178));\012   _BFeeder_time_stamp_shreg = _179;\012   (void)_179;\012   uint _180 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012   uint _182 = _BFeeder_time_stamp_shreg;\012   uint _183 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012   uint _184 = _182 & _183;\012   bool _185 = _180 <= _184;\012   if (_185)\012   {\012    uint _187 = _BFeeder_time_stamp_shreg;\012    uint _188 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012    uint _189 = _187 & _188;\012    uint _190 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012    uint _191 = _189 - _190;\012    uint _192 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _193 = _191 & _192;\012    int _194 = (int)(_193);\012    bool _195 = _BFeeder_s0_buf == _194;\012    if (_195)\012    {\012     float8 _197 = _BFeeder_value_shreg;\012     uint _199 = _BFeeder_time_stamp_shreg;\012     uint _200 = (uint)(ADD_UINT64_T_SUFFIX(12));\012     uint _201 = _199 >> _200;\012     uint _202 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _203 = _201 & _202;\012     bool _204 = (bool)(_203);\012     uint _206 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012     uint _207 = _199 & _206;\012     uint _208 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012     uint _209 = _207 - _208;\012     int _210 = (int)(_209);\012     int _211 = _210 >> 7;\012     int _213 = _210 >> 3;\012     int _214 = _213 & 15;\012     _BFeeder_DB_0_ibuffer[_204][_211][_214][_BFeeder_s0_buf] = _197;\012    } // if _195\012   } // if _185\012   uint _215 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _217 = _BFeeder_time_stamp_shreg;\012   uint _218 = (uint)(ADD_UINT64_T_SUFFIX(12));\012   uint _219 = _217 >> _218;\012   bool _220 = _215 < _219;\012   if (_220)\012   {\012    uint _222 = _BFeeder_time_stamp_shreg;\012    uint _223 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012    uint _224 = _222 & _223;\012    int _225 = (int)(_224);\012    uint _226 = (uint)(ADD_UINT64_T_SUFFIX(12));\012    uint _227 = _222 >> _226;\012    uint _228 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _229 = _227 & _228;\012    bool _230 = (bool)(_229);\012    bool _231 = !(_230);\012    int _232 = _225 >> 8;\012    int _233 = _225 & 15;\012    float8 _234 = _BFeeder_DB_0_ibuffer[_231][_232][_233][_BFeeder_s0_buf];\012    _BFeeder_channel_array.s[_BFeeder_s0_buf] = _234;\012    (void)_BFeeder_s0_buf;\012   } // if _220\012  } // for _BFeeder_s0_buf\012  uint _235 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _237 = _BFeeder_time_stamp_shreg;\012  uint _238 = (uint)(ADD_UINT64_T_SUFFIX(12));\012  uint _239 = _237 >> _238;\012  bool _240 = _235 < _239;\012  if (_240)\012  {\012   write_channel_intel(_BFeeder_channel, _BFeeder_channel_array);\012   (void)_BFeeder_channel_array;\012  } // if _240\012  uint _241 = _BFeeder_cycle_temp;\012  uint _242 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _243 = _241 + _242;\012  _BFeeder_cycle_temp = _243;\012 } // while _BFeeder_s0_outermost_loop_infinite\012} // kernel kernel_BFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _BFeeder_channel_array_t _BFeeder_channel_array;\012 _AFeeder_channel_array_t _AFeeder_channel_array;\012 // produce Z\012 float _Z_shreg[256][8][8];\012 float _Z_pipe_shreg[8][1793];\012 // produce Y\012 float8 _Y_shreg[8];\012 float _Z_temp[8][8];\012 // produce X\012 float8 _X_shreg[8];\012 float _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 2048;\012 _Z_pipe_base_temp = 0;\012 int _244 = _A_extent_1 >> 7;\012 int _246 = _B_extent_0 >> 7;\012 int _243 = (2 * _246 - _244 + 1) * _244 / 2;\012 int _245 = _243 + 1;\012 for (int _X_s0_i_j = 0; _X_s0_i_j < 0 + _245; _X_s0_i_j++)\012 {\012   int _248 = _A_extent_0 >> 7;\012   for (int _X_s0_k = 0; _X_s0_k < 0 + _248; _X_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _X_s0_kk = 0; _X_s0_kk < 0 + 16; _X_s0_kk++)\012    {\012     for (int _X_s0_ii = 0; _X_s0_ii < 0 + 16; _X_s0_ii++)\012     {\012      for (int _X_s0_jj = 0; _X_s0_jj < 0 + 16; _X_s0_jj++)\012      {\012       #pragma unroll\012       for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 8; _dummy__1_s0_iii++)\012       {\012        #pragma unroll\012        for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 8; _dummy_s0_jjj++)\012        {\012         float _250 = _Z_shreg[255][_dummy_s0_jjj][_dummy__1_s0_iii];\012         _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _250;\012         #pragma unroll\012         for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 255; _dummy__2_s0_l1++)\012         {\012          int _251 = 255 - _dummy__2_s0_l1;\012          int _252 = 254 - _dummy__2_s0_l1;\012          float _254 = _Z_shreg[_252][_dummy_s0_jjj][_dummy__1_s0_iii];\012          _Z_shreg[_251][_dummy_s0_jjj][_dummy__1_s0_iii] = _254;\012          (void)_254;\012         } // for _dummy__2_s0_l1\012         float _255 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012         _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _255;\012         (void)_255;\012        } // for _dummy_s0_jjj\012       } // for _dummy__1_s0_iii\012       bool _257 = _X_s0_i_j < _243;\012       if (_257)\012       {\012        _BFeeder_channel_array_t __258 = read_channel_intel(_BFeeder_channel);\012        _BFeeder_channel_array = __258;\012        (void)__258;\012        _AFeeder_channel_array_t __259 = read_channel_intel(_AFeeder_channel);\012        _AFeeder_channel_array = __259;\012        (void)__259;\012       } // if _257\012       #pragma unroll\012       for (int _X_s0_iii = 0; _X_s0_iii < 0 + 8; _X_s0_iii++)\012       {\012        #pragma unroll\012        for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 8; _X_s0_jjj++)\012        {\012         float8 _260;\012         bool _261 = _X_s0_jjj == 0;\012         if (_261)\012         {\012          float8 __262 = _AFeeder_channel_array.s[_X_s0_iii];\012          _260 = __262;\012         } // if _261\012         else\012         {\012          float8 _264 = _X_shreg[_X_s0_iii];\012          _260 = _264;\012         } // if _261 else\012         float8 _265 = _260;\012         _X_shreg[_X_s0_iii] = _265;\012         (void)_265;\012         float8 _267 = _X_shreg[_X_s0_iii];\012         float8 _268 = __fpga_reg(__fpga_reg(_267));\012         _X_shreg[_X_s0_iii] = _268;\012         (void)_268;\012         float8 _269;\012         bool _270 = _X_s0_iii == 0;\012         if (_270)\012         {\012          float8 __271 = _BFeeder_channel_array.s[_X_s0_jjj];\012          _269 = __271;\012         } // if _270\012         else\012         {\012          float8 _273 = _Y_shreg[_X_s0_jjj];\012          _269 = _273;\012         } // if _270 else\012         float8 _274 = _269;\012         _Y_shreg[_X_s0_jjj] = _274;\012         (void)_274;\012         float8 _276 = _Y_shreg[_X_s0_jjj];\012         float8 _277 = __fpga_reg(__fpga_reg(_276));\012         _Y_shreg[_X_s0_jjj] = _277;\012         (void)_277;\012         float _278;\012         bool _279 = _X_s0_k == 0;\012         bool _280 = _X_s0_kk == 0;\012         bool _281 = _279 && _280;\012         if (_281)\012         {\012          float _282 = float_from_bits(0 /* 0 */);\012          _278 = _282;\012         } // if _281\012         else\012         {\012          float _284 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012          float _285 = __fpga_reg(_284);\012          _278 = _285;\012         } // if _281 else\012         float _286 = _278;\012         _Z_shreg_temp = _286;\012         #pragma unroll\012         for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012         {\012          float _287 = _Z_shreg_temp;\012          float _289 = _X_shreg[_X_s0_iii][_X_s0_kkk];\012          float _291 = _Y_shreg[_X_s0_jjj][_X_s0_kkk];\012          float _292 = _289 * _291;\012          float _293 = _287 + _292;\012          _Z_shreg_temp = _293;\012          int _294 = _X_s0_kkk & 3;\012          bool _295 = _294 == 3;\012          if (_295)\012          {\012           float _296 = _Z_shreg_temp;\012           float _297 = __fpga_reg(_296);\012           _Z_shreg_temp = _297;\012          } // if _295\012         } // for _X_s0_kkk\012         float _298 = _Z_shreg_temp;\012         _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _298;\012         (void)_298;\012         #pragma unroll\012         for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012         {\012          bool _299 = _X_s0_kkk == 7;\012          bool _300 = _X_s0_kk == 15;\012          bool _301 = _299 && _300;\012          int _302 = _A_extent_0 >> 7;\012          int _303 = _302 + -1;\012          bool _304 = _X_s0_k == _303;\012          bool _305 = _301 && _304;\012          if (_305)\012          {\012           int _306 = _X_s0_iii * 256;\012           float _308 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012           _Z_pipe_shreg[_X_s0_jjj][_306] = _308;\012           (void)_308;\012          } // if _305\012         } // for _X_s0_kkk\012        } // for _X_s0_jjj\012       } // for _X_s0_iii\012       bool _309 = _X_s0_jj == 0;\012       bool _310 = _X_s0_ii == 0;\012       bool _311 = _309 && _310;\012       int _312 = _A_extent_0 >> 7;\012       int _313 = _312 + -1;\012       bool _314 = _X_s0_k == _313;\012       bool _315 = _311 && _314;\012       bool _316 = _X_s0_kk == 15;\012       bool _317 = _315 && _316;\012       bool _319 = _X_s0_i_j < _243;\012       bool _320 = _317 && _319;\012       if (_320)\012       {\012        int _321 = _Z_pipe_iter_temp;\012        _Z_pipe_base_temp = _321;\012       } // if _320\012       float8 _Out_channel_temp;\012       #pragma unroll\012       for (int _Z_pipe_b__62 = 0; _Z_pipe_b__62 < 0 + 8; _Z_pipe_b__62++)\012       {\012        float _323 = _Z_pipe_shreg[_Z_pipe_b__62][0];\012        _Out_channel_temp[_Z_pipe_b__62] = _323;\012        #pragma unroll\012        for (int _Z_pipe_b__62_dummy = 0; _Z_pipe_b__62_dummy < 0 + 8; _Z_pipe_b__62_dummy++)\012        {\012         float _324 = _Out_channel_temp[_Z_pipe_b__62_dummy];\012         float _325 = __fpga_reg(__fpga_reg(_324));\012         _Out_channel_temp[_Z_pipe_b__62_dummy] = _325;\012        } // for _Z_pipe_b__62_dummy\012       } // for _Z_pipe_b__62\012       int _326 = _Z_pipe_iter_temp;\012       int _327 = _Z_pipe_base_temp;\012       int _328 = _327 + 2048;\012       bool _329 = _326 < _328;\012       if (_329)\012       {\012        float8 _330 = _Out_channel_temp;\012        write_channel_intel(_Out_channel, _330);\012        (void)_330;\012       } // if _329\012       #pragma unroll\012       for (int _Z_pipe_b__63 = 0; _Z_pipe_b__63 < 0 + 8; _Z_pipe_b__63++)\012       {\012        #pragma unroll\012        for (int _Z_pipe_p__31 = 0; _Z_pipe_p__31 < 0 + 7; _Z_pipe_p__31++)\012        {\012         #pragma unroll\012         for (int _Z_pipe_l__31 = 0; _Z_pipe_l__31 < 0 + 255; _Z_pipe_l__31++)\012         {\012          int _331 = _Z_pipe_p__31 * 256;\012          int _332 = _331 + _Z_pipe_l__31;\012          int _333 = _332 + 1;\012          float _335 = _Z_pipe_shreg[_Z_pipe_b__63][_333];\012          _Z_pipe_shreg[_Z_pipe_b__63][_332] = _335;\012          (void)_335;\012         } // for _Z_pipe_l__31\012         int _336 = _Z_pipe_p__31 * 256;\012         int _337 = _336 + 255;\012         int _338 = _336 + 256;\012         float _340 = _Z_pipe_shreg[_Z_pipe_b__63][_338];\012         float _341 = __fpga_reg(__fpga_reg(_340));\012         _Z_pipe_shreg[_Z_pipe_b__63][_337] = _341;\012         (void)_341;\012        } // for _Z_pipe_p__31\012       } // for _Z_pipe_b__63\012       int _342 = _Z_pipe_iter_temp;\012       int _343 = _342 + 1;\012       _Z_pipe_iter_temp = _343;\012      } // for _X_s0_jj\012     } // for _X_s0_ii\012    } // for _X_s0_kk\012   } // for _X_s0_k\012 } // for _X_s0_i_j\012} // kernel kernel_Out\012// Address spaces for kernel_ALoader_T\012#define __address_space__ASerializer_T_mem_channel __global\012__kernel void kernel_ALoader_T(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__ASerializer_T_mem_channel const float *restrict _ASerializer_T_mem_channel)\012{\012 int _344 = _B_extent_0 >> 7;\012 int _345 = _344 + 1;\012 for (int _ALoader_T_s0_j = 0; _ALoader_T_s0_j < 0 + _345; _ALoader_T_s0_j++)\012 {\012  int _346 = _A_extent_1 >> 7;\012  int _347 = _346 - _ALoader_T_s0_j + ((_ALoader_T_s0_j < _344) ? 0 : 1);\012  for (int _ALoader_T_s0_i = _ALoader_T_s0_j; _ALoader_T_s0_i < _ALoader_T_s0_j + _347; _ALoader_T_s0_i++)\012  {\012   int _348 = _A_extent_0 >> 7;\012   for (int _ALoader_T_s0_k = 0; _ALoader_T_s0_k < 0 + _348; _ALoader_T_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _ALoader_T_s0_kk = 0; _ALoader_T_s0_kk < 0 + 16; _ALoader_T_s0_kk++)\012    {\012     for (int _ALoader_T_s0_ii = 0; _ALoader_T_s0_ii < 0 + 16; _ALoader_T_s0_ii++)\012     {\012      for (int _ALoader_T_s0_iii = 0; _ALoader_T_s0_iii < 0 + 8; _ALoader_T_s0_iii++)\012      {\012       bool _349 = _ALoader_T_s0_i == _ALoader_T_s0_j;\012       bool _350 = _ALoader_T_s0_k == 0;\012       bool _351 = _349 && _350;\012       int _358 = _B_extent_0 >> 7;\012       bool _359 = _ALoader_T_s0_j < _358;\012       bool _360 = _351 || _359;\012       if (_360)\012       {\012        float8 _361;\012        int _362 = _B_extent_0 >> 7;\012        bool _363 = _ALoader_T_s0_j < _362;\012        if (_363)\012        {\012         int _18 = _ALoader_T_s0_iii*8 + _ALoader_T_s0_ii*64 + _ALoader_T_s0_kk*1024;\012         int _19 = _18 + _ALoader_T_s0_k*16384;\012         int _20 = _19 + _ALoader_T_s0_i*16384*_348;\012         float8 _372 = vload8(0, (__address_space__ASerializer_T_mem_channel float*)_ASerializer_T_mem_channel + _20);\012         _361 = _372;\012        } // if _363\012        else\012        {\012         float _373 = float_from_bits(0 /* 0 */);\012         float8 _374 = _373;\012         _361 = _374;\012        } // if _363 else\012        float8 _375 = _361;\012        write_channel_intel(_ALoader_T_channel, _375);\012        (void)_375;\012       } // if _360\012      } // for _ALoader_T_s0_iii\012     } // for _ALoader_T_s0_ii\012    } // for _ALoader_T_s0_kk\012   } // for _ALoader_T_s0_k\012  } // for _ALoader_T_s0_i\012 } // for _ALoader_T_s0_j\012} // kernel kernel_ALoader_T\012#undef __address_space__ASerializer_T_mem_channel\012// Address spaces for kernel_AFeeder_T\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_AFeeder_T(\012)\012{\012 _AFeeder_T_channel_array_t _AFeeder_T_channel_array;\012 float8 _AFeeder_T_value_shreg;\012 uint _AFeeder_T_time_stamp_shreg;\012 float8 _AFeeder_T_in_v_temp;\012 uint _AFeeder_T_cycle_temp;\012 float8 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _AFeeder_T_DB_0_ibuffer[2][16][16][8];\012 #pragma unroll\012 for (int _AFeeder_T_s0_jjj_init = 0; _AFeeder_T_s0_jjj_init < 0 + 8; _AFeeder_T_s0_jjj_init++)\012 {\012  bool _378 = _AFeeder_T_s0_jjj_init == 0;\012  if (_378)\012  {\012   uint _379 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012   _AFeeder_T_cycle_temp = _379;\012  } // if _378\012 } // for _AFeeder_T_s0_jjj_init\012 while(1)\012 {\012  uint _380 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012  uint _381 = _AFeeder_T_cycle_temp;\012  uint _382 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012  uint _383 = _381 & _382;\012  bool _384 = _380 <= _383;\012  if (_384)\012  {\012   float8 __385 = read_channel_intel(_ALoader_T_channel);\012   _AFeeder_T_in_v_temp = __385;\012  } // if _384\012  #pragma unroll\012  for (int _AFeeder_T_s0_buf = 0; _AFeeder_T_s0_buf < 0 + 8; _AFeeder_T_s0_buf++)\012  {\012   bool _386 = _AFeeder_T_s0_buf == 0;\012   if (_386)\012   {\012    float8 _387 = _AFeeder_T_in_v_temp;\012    _AFeeder_T_value_shreg = _387;\012    (void)_387;\012    uint _388 = _AFeeder_T_cycle_temp;\012    _AFeeder_T_time_stamp_shreg = _388;\012    (void)_388;\012   } // if _386\012   else\012   {\012    float8 _390 = _AFeeder_T_value_shreg;\012    _AFeeder_T_value_shreg = _390;\012    (void)_390;\012    uint _392 = _AFeeder_T_time_stamp_shreg;\012    _AFeeder_T_time_stamp_shreg = _392;\012    (void)_392;\012   } // if _386 else\012   float8 _394 = _AFeeder_T_value_shreg;\012   float8 _395 = __fpga_reg(__fpga_reg(_394));\012   _AFeeder_T_value_shreg = _395;\012   (void)_395;\012   uint _397 = _AFeeder_T_time_stamp_shreg;\012   uint _398 = __fpga_reg(__fpga_reg(_397));\012   _AFeeder_T_time_stamp_shreg = _398;\012   (void)_398;\012   uint _399 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012   uint _401 = _AFeeder_T_time_stamp_shreg;\012   uint _402 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012   uint _403 = _401 & _402;\012   bool _404 = _399 <= _403;\012   if (_404)\012   {\012    uint _406 = _AFeeder_T_time_stamp_shreg;\012    uint _407 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012    uint _408 = _406 & _407;\012    uint _409 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012    uint _410 = _408 - _409;\012    uint _411 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _412 = _410 & _411;\012    int _413 = (int)(_412);\012    bool _414 = _AFeeder_T_s0_buf == _413;\012    if (_414)\012    {\012     float8 _416 = _AFeeder_T_value_shreg;\012     uint _418 = _AFeeder_T_time_stamp_shreg;\012     uint _419 = (uint)(ADD_UINT64_T_SUFFIX(12));\012     uint _420 = _418 >> _419;\012     uint _421 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _422 = _420 & _421;\012     bool _423 = (bool)(_422);\012     uint _425 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012     uint _426 = _418 & _425;\012     uint _427 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012     uint _428 = _426 - _427;\012     int _429 = (int)(_428);\012     int _430 = _429 >> 7;\012     int _432 = _429 >> 3;\012     int _433 = _432 & 15;\012     _AFeeder_T_DB_0_ibuffer[_423][_430][_433][_AFeeder_T_s0_buf] = _416;\012    } // if _414\012   } // if _404\012   uint _434 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _436 = _AFeeder_T_time_stamp_shreg;\012   uint _437 = (uint)(ADD_UINT64_T_SUFFIX(12));\012   uint _438 = _436 >> _437;\012   bool _439 = _434 < _438;\012   if (_439)\012   {\012    uint _441 = _AFeeder_T_time_stamp_shreg;\012    uint _442 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012    uint _443 = _441 & _442;\012    int _444 = (int)(_443);\012    uint _445 = (uint)(ADD_UINT64_T_SUFFIX(12));\012    uint _446 = _441 >> _445;\012    uint _447 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _448 = _446 & _447;\012    bool _449 = (bool)(_448);\012    bool _450 = !(_449);\012    int _451 = _444 >> 8;\012    int _452 = _444 & 15;\012    float8 _453 = _AFeeder_T_DB_0_ibuffer[_450][_451][_452][_AFeeder_T_s0_buf];\012    _AFeeder_T_channel_array.s[_AFeeder_T_s0_buf] = _453;\012    (void)_AFeeder_T_s0_buf;\012   } // if _439\012  } // for _AFeeder_T_s0_buf\012  uint _455 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _457 = _AFeeder_T_time_stamp_shreg;\012  uint _458 = (uint)(ADD_UINT64_T_SUFFIX(12));\012  uint _459 = _457 >> _458;\012  bool _460 = _455 < _459;\012  if (_460)\012  {\012   write_channel_intel(_AFeeder_T_channel, _AFeeder_T_channel_array);\012   (void)_AFeeder_T_channel_array;\012  } // if _460\012  uint _461 = _AFeeder_T_cycle_temp;\012  uint _462 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _463 = _461 + _462;\012  _AFeeder_T_cycle_temp = _463;\012 } // while _AFeeder_T_s0_outermost_loop_infinite\012} // kernel kernel_AFeeder_T\012// Address spaces for kernel_BLoader_T\012#define __address_space__BSerializer_T_mem_channel __global\012__kernel void kernel_BLoader_T(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__BSerializer_T_mem_channel const float *restrict _BSerializer_T_mem_channel)\012{\012 int _464 = _B_extent_0 >> 7;\012 int _465 = _464 + 1;\012 for (int _BLoader_T_s0_j = 0; _BLoader_T_s0_j < 0 + _465; _BLoader_T_s0_j++)\012 {\012  int _466 = _A_extent_1 >> 7;\012  int _467 = _466 - _BLoader_T_s0_j + ((_BLoader_T_s0_j < _464) ? 0 : 1);\012  for (int _BLoader_T_s0_i = _BLoader_T_s0_j; _BLoader_T_s0_i < _BLoader_T_s0_j + _467; _BLoader_T_s0_i++)\012  {\012   int _468 = _A_extent_0 >> 7;\012   for (int _BLoader_T_s0_k = 0; _BLoader_T_s0_k < 0 + _468; _BLoader_T_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _BLoader_T_s0_kk = 0; _BLoader_T_s0_kk < 0 + 16; _BLoader_T_s0_kk++)\012    {\012     for (int _BLoader_T_s0_jj = 0; _BLoader_T_s0_jj < 0 + 16; _BLoader_T_s0_jj++)\012     {\012      for (int _BLoader_T_s0_jjj = 0; _BLoader_T_s0_jjj < 0 + 8; _BLoader_T_s0_jjj++)\012      {\012       bool _469 = _BLoader_T_s0_i == _BLoader_T_s0_j;\012       bool _470 = _BLoader_T_s0_k == 0;\012       bool _471 = _469 && _470;\012       int _478 = _B_extent_0 >> 7;\012       bool _479 = _BLoader_T_s0_j < _478;\012       bool _480 = _471 || _479;\012       if (_480)\012       {\012        float8 _482;\012        int _483 = _B_extent_0 >> 7;\012        bool _484 = _BLoader_T_s0_j < _483;\012        if (_484)\012        {\012         int _18 = _BLoader_T_s0_jjj*8 + _BLoader_T_s0_jj*64 + _BLoader_T_s0_kk*1024;\012         int _19 = _18 + _BLoader_T_s0_k*16384;\012         int _20 = _19 + _BLoader_T_s0_j*16384*_468;\012         float8 _497 = vload8(0, (__address_space__BSerializer_T_mem_channel float*)_BSerializer_T_mem_channel + _20);\012         _482 = _497;\012        } // if _484\012        else\012        {\012         float _498 = float_from_bits(0 /* 0 */);\012         float8 _499 = _498;\012         _482 = _499;\012        } // if _484 else\012        float8 _500 = _482;\012        write_channel_intel(_BLoader_T_channel, _500);\012        (void)_500;\012       } // if _480\012      } // for _BLoader_T_s0_jjj\012     } // for _BLoader_T_s0_jj\012    } // for _BLoader_T_s0_kk\012   } // for _BLoader_T_s0_k\012  } // for _BLoader_T_s0_i\012 } // for _BLoader_T_s0_j\012} // kernel kernel_BLoader_T\012#undef __address_space__BSerializer_T_mem_channel\012// Address spaces for kernel_BFeeder_T\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_BFeeder_T(\012)\012{\012 _BFeeder_T_channel_array_t _BFeeder_T_channel_array;\012 float8 _BFeeder_T_value_shreg;\012 uint _BFeeder_T_time_stamp_shreg;\012 float8 _BFeeder_T_in_v_temp;\012 uint _BFeeder_T_cycle_temp;\012 float8 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _BFeeder_T_DB_0_ibuffer[2][16][16][8];\012 #pragma unroll\012 for (int _BFeeder_T_s0_iii_init = 0; _BFeeder_T_s0_iii_init < 0 + 8; _BFeeder_T_s0_iii_init++)\012 {\012  bool _503 = _BFeeder_T_s0_iii_init == 0;\012  if (_503)\012  {\012   uint _504 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012   _BFeeder_T_cycle_temp = _504;\012  } // if _503\012 } // for _BFeeder_T_s0_iii_init\012 while(1)\012 {\012  uint _505 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012  uint _506 = _BFeeder_T_cycle_temp;\012  uint _507 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012  uint _508 = _506 & _507;\012  bool _509 = _505 <= _508;\012  if (_509)\012  {\012   float8 __510 = read_channel_intel(_BLoader_T_channel);\012   _BFeeder_T_in_v_temp = __510;\012  } // if _509\012  #pragma unroll\012  for (int _BFeeder_T_s0_buf = 0; _BFeeder_T_s0_buf < 0 + 8; _BFeeder_T_s0_buf++)\012  {\012   bool _511 = _BFeeder_T_s0_buf == 0;\012   if (_511)\012   {\012    float8 _512 = _BFeeder_T_in_v_temp;\012    _BFeeder_T_value_shreg = _512;\012    (void)_512;\012    uint _513 = _BFeeder_T_cycle_temp;\012    _BFeeder_T_time_stamp_shreg = _513;\012    (void)_513;\012   } // if _511\012   else\012   {\012    float8 _515 = _BFeeder_T_value_shreg;\012    _BFeeder_T_value_shreg = _515;\012    (void)_515;\012    uint _517 = _BFeeder_T_time_stamp_shreg;\012    _BFeeder_T_time_stamp_shreg = _517;\012    (void)_517;\012   } // if _511 else\012   float8 _519 = _BFeeder_T_value_shreg;\012   float8 _520 = __fpga_reg(__fpga_reg(_519));\012   _BFeeder_T_value_shreg = _520;\012   (void)_520;\012   uint _522 = _BFeeder_T_time_stamp_shreg;\012   uint _523 = __fpga_reg(__fpga_reg(_522));\012   _BFeeder_T_time_stamp_shreg = _523;\012   (void)_523;\012   uint _524 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012   uint _526 = _BFeeder_T_time_stamp_shreg;\012   uint _527 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012   uint _528 = _526 & _527;\012   bool _529 = _524 <= _528;\012   if (_529)\012   {\012    uint _531 = _BFeeder_T_time_stamp_shreg;\012    uint _532 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012    uint _533 = _531 & _532;\012    uint _534 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012    uint _535 = _533 - _534;\012    uint _536 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _537 = _535 & _536;\012    int _538 = (int)(_537);\012    bool _539 = _BFeeder_T_s0_buf == _538;\012    if (_539)\012    {\012     float8 _541 = _BFeeder_T_value_shreg;\012     uint _543 = _BFeeder_T_time_stamp_shreg;\012     uint _544 = (uint)(ADD_UINT64_T_SUFFIX(12));\012     uint _545 = _543 >> _544;\012     uint _546 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _547 = _545 & _546;\012     bool _548 = (bool)(_547);\012     uint _550 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012     uint _551 = _543 & _550;\012     uint _552 = (uint)(ADD_UINT64_T_SUFFIX(2048));\012     uint _553 = _551 - _552;\012     int _554 = (int)(_553);\012     int _555 = _554 >> 7;\012     int _557 = _554 >> 3;\012     int _558 = _557 & 15;\012     _BFeeder_T_DB_0_ibuffer[_548][_555][_558][_BFeeder_T_s0_buf] = _541;\012    } // if _539\012   } // if _529\012   uint _559 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _561 = _BFeeder_T_time_stamp_shreg;\012   uint _562 = (uint)(ADD_UINT64_T_SUFFIX(12));\012   uint _563 = _561 >> _562;\012   bool _564 = _559 < _563;\012   if (_564)\012   {\012    uint _566 = _BFeeder_T_time_stamp_shreg;\012    uint _567 = (uint)(ADD_UINT64_T_SUFFIX(4095));\012    uint _568 = _566 & _567;\012    int _569 = (int)(_568);\012    uint _570 = (uint)(ADD_UINT64_T_SUFFIX(12));\012    uint _571 = _566 >> _570;\012    uint _572 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _573 = _571 & _572;\012    bool _574 = (bool)(_573);\012    bool _575 = !(_574);\012    int _576 = _569 >> 8;\012    int _577 = (_569 >> 4) & 15;\012    float8 _578 = _BFeeder_T_DB_0_ibuffer[_575][_576][_577][_BFeeder_T_s0_buf];\012    _BFeeder_T_channel_array.s[_BFeeder_T_s0_buf] = _578;\012    (void)_BFeeder_T_s0_buf;\012   } // if _564\012  } // for _BFeeder_T_s0_buf\012  uint _579 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _581 = _BFeeder_T_time_stamp_shreg;\012  uint _582 = (uint)(ADD_UINT64_T_SUFFIX(12));\012  uint _583 = _581 >> _582;\012  bool _584 = _579 < _583;\012  if (_584)\012  {\012   write_channel_intel(_BFeeder_T_channel, _BFeeder_T_channel_array);\012   (void)_BFeeder_T_channel_array;\012  } // if _584\012  uint _585 = _BFeeder_T_cycle_temp;\012  uint _586 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _587 = _585 + _586;\012  _BFeeder_T_cycle_temp = _587;\012 } // while _BFeeder_T_s0_outermost_loop_infinite\012} // kernel kernel_BFeeder_T\012// Address spaces for kernel_Out_T\012__kernel void kernel_Out_T(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _BFeeder_T_channel_array_t _BFeeder_T_channel_array;\012 _AFeeder_T_channel_array_t _AFeeder_T_channel_array;\012 // produce Z_T\012 float _Z_T_shreg[256][8][8];\012 float _Z_T_pipe_shreg[8][1793];\012 // produce Y_T\012 float8 _Y_T_shreg[8];\012 float _Z_T_temp[8][8];\012 float _Z_temp[8][8];\012 // produce X_T\012 float8 _X_T_shreg[8];\012 float _Z_T_shreg_temp;\012 int _Z_T_pipe_iter_temp;\012 int _Z_T_pipe_base_temp;\012 _Z_T_pipe_iter_temp = 2048;\012 _Z_T_pipe_base_temp = 0;\012 int _588 = _B_extent_0 >> 7;\012 int _590 = _A_extent_1 >> 7;\012 int _591 = (2 * _588 - _590 + 1) * _590 / 2;\012 int _589 = _591 + 1;\012 for (int _X_T_s0_j_i = 0; _X_T_s0_j_i < 0 + _589; _X_T_s0_j_i++)\012 {\012   int _592 = _A_extent_0 >> 7;\012   for (int _X_T_s0_k = 0; _X_T_s0_k < 0 + _592; _X_T_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _X_T_s0_kk = 0; _X_T_s0_kk < 0 + 16; _X_T_s0_kk++)\012    {\012     for (int _X_T_s0_jj = 0; _X_T_s0_jj < 0 + 16; _X_T_s0_jj++)\012     {\012      for (int _X_T_s0_ii = 0; _X_T_s0_ii < 0 + 16; _X_T_s0_ii++)\012      {\012       #pragma unroll\012       for (int _dummy__4_s0_jjj = 0; _dummy__4_s0_jjj < 0 + 8; _dummy__4_s0_jjj++)\012       {\012        #pragma unroll\012        for (int _dummy__3_s0_iii = 0; _dummy__3_s0_iii < 0 + 8; _dummy__3_s0_iii++)\012        {\012         float _594 = _Z_T_shreg[255][_dummy__3_s0_iii][_dummy__4_s0_jjj];\012         _Z_T_temp[_dummy__3_s0_iii][_dummy__4_s0_jjj] = _594;\012         #pragma unroll\012         for (int _dummy__5_s0_l1 = 0; _dummy__5_s0_l1 < 0 + 255; _dummy__5_s0_l1++)\012         {\012          int _595 = 255 - _dummy__5_s0_l1;\012          int _596 = 254 - _dummy__5_s0_l1;\012          float _598 = _Z_T_shreg[_596][_dummy__3_s0_iii][_dummy__4_s0_jjj];\012          _Z_T_shreg[_595][_dummy__3_s0_iii][_dummy__4_s0_jjj] = _598;\012          (void)_598;\012         } // for _dummy__5_s0_l1\012         float _599 = _Z_T_temp[_dummy__3_s0_iii][_dummy__4_s0_jjj];\012         _Z_T_shreg[0][_dummy__3_s0_iii][_dummy__4_s0_jjj] = _599;\012         (void)_599;\012        } // for _dummy__3_s0_iii\012       } // for _dummy__4_s0_jjj\012       bool _601 = _X_T_s0_j_i < _591;\012       if (_601)\012       {\012        _BFeeder_T_channel_array_t __602 = read_channel_intel(_BFeeder_T_channel);\012        _BFeeder_T_channel_array = __602;\012        (void)__602;\012        _AFeeder_T_channel_array_t __603 = read_channel_intel(_AFeeder_T_channel);\012        _AFeeder_T_channel_array = __603;\012        (void)__603;\012       } // if _601\012       #pragma unroll\012       for (int _X_T_s0_jjj = 0; _X_T_s0_jjj < 0 + 8; _X_T_s0_jjj++)\012       {\012        #pragma unroll\012        for (int _X_T_s0_iii = 0; _X_T_s0_iii < 0 + 8; _X_T_s0_iii++)\012        {\012         float8 _604;\012         bool _605 = _X_T_s0_jjj == 0;\012         if (_605)\012         {\012          float8 __606 = _AFeeder_T_channel_array.s[_X_T_s0_iii];\012          _604 = __606;\012         } // if _605\012         else\012         {\012          float8 _608 = _X_T_shreg[_X_T_s0_iii];\012          _604 = _608;\012         } // if _605 else\012         float8 _609 = _604;\012         _X_T_shreg[_X_T_s0_iii] = _609;\012         (void)_609;\012         float8 _611 = _X_T_shreg[_X_T_s0_iii];\012         float8 _612 = __fpga_reg(__fpga_reg(_611));\012         _X_T_shreg[_X_T_s0_iii] = _612;\012         (void)_612;\012         float8 _613;\012         bool _614 = _X_T_s0_iii == 0;\012         if (_614)\012         {\012          float8 __615 = _BFeeder_T_channel_array.s[_X_T_s0_jjj];\012          _613 = __615;\012         } // if _614\012         else\012         {\012          float8 _617 = _Y_T_shreg[_X_T_s0_jjj];\012          _613 = _617;\012         } // if _614 else\012         float8 _618 = _613;\012         _Y_T_shreg[_X_T_s0_jjj] = _618;\012         (void)_618;\012         float8 _620 = _Y_T_shreg[_X_T_s0_jjj];\012         float8 _621 = __fpga_reg(__fpga_reg(_620));\012         _Y_T_shreg[_X_T_s0_jjj] = _621;\012         (void)_621;\012         float _622;\012         bool _623 = _X_T_s0_k == 0;\012         bool _624 = _X_T_s0_kk == 0;\012         bool _625 = _623 && _624;\012         if (_625)\012         {\012          float _626 = float_from_bits(0 /* 0 */);\012          _622 = _626;\012         } // if _625\012         else\012         {\012          float _628 = _Z_T_shreg[0][_X_T_s0_iii][_X_T_s0_jjj];\012          float _629 = __fpga_reg(_628);\012          _622 = _629;\012         } // if _625 else\012         float _630 = _622;\012         _Z_T_shreg_temp = _630;\012         #pragma unroll\012         for (int _X_T_s0_kkk = 0; _X_T_s0_kkk < 0 + 8; _X_T_s0_kkk++)\012         {\012          float _631 = _Z_T_shreg_temp;\012          float _633 = _X_T_shreg[_X_T_s0_iii][_X_T_s0_kkk];\012          float _635 = _Y_T_shreg[_X_T_s0_jjj][_X_T_s0_kkk];\012          float _636 = _633 * _635;\012          float _637 = _631 + _636;\012          _Z_T_shreg_temp = _637;\012          int _638 = _X_T_s0_kkk & 3;\012          bool _639 = _638 == 3;\012          if (_639)\012          {\012           float _640 = _Z_T_shreg_temp;\012           float _641 = __fpga_reg(_640);\012           _Z_T_shreg_temp = _641;\012          } // if _639\012         } // for _X_T_s0_kkk\012         float _642 = _Z_T_shreg_temp;\012         _Z_T_shreg[0][_X_T_s0_iii][_X_T_s0_jjj] = _642;\012         (void)_642;\012         #pragma unroll\012         for (int _X_T_s0_kkk = 0; _X_T_s0_kkk < 0 + 8; _X_T_s0_kkk++)\012         {\012          bool _643 = _X_T_s0_kkk == 7;\012          bool _644 = _X_T_s0_kk == 15;\012          bool _645 = _643 && _644;\012          int _646 = _A_extent_0 >> 7;\012          int _647 = _646 + -1;\012          bool _648 = _X_T_s0_k == _647;\012          bool _649 = _645 && _648;\012          if (_649)\012          {\012           int _650 = _X_T_s0_jjj * 256;\012           float _652 = _Z_T_shreg[0][_X_T_s0_iii][_X_T_s0_jjj];\012           _Z_T_pipe_shreg[_X_T_s0_iii][_650] = _652;\012           (void)_652;\012          } // if _649\012         } // for _X_T_s0_kkk\012        } // for _X_T_s0_iii\012       } // for _X_T_s0_jjj\012       bool _653 = _X_T_s0_ii == 0;\012       bool _654 = _X_T_s0_jj == 0;\012       bool _655 = _653 && _654;\012       int _656 = _A_extent_0 >> 7;\012       int _657 = _656 + -1;\012       bool _658 = _X_T_s0_k == _657;\012       bool _659 = _655 && _658;\012       bool _660 = _X_T_s0_kk == 15;\012       bool _661 = _659 && _660;\012       bool _663 = _X_T_s0_j_i < _591;\012       bool _664 = _661 && _663;\012       if (_664)\012       {\012        int _665 = _Z_T_pipe_iter_temp;\012        _Z_T_pipe_base_temp = _665;\012       } // if _664\012       float8 _Out_T_channel_temp;\012       #pragma unroll\012       for (int _Z_T_pipe_b__62 = 0; _Z_T_pipe_b__62 < 0 + 8; _Z_T_pipe_b__62++)\012       {\012        float _667 = _Z_T_pipe_shreg[_Z_T_pipe_b__62][0];\012        _Out_T_channel_temp[_Z_T_pipe_b__62] = _667;\012        #pragma unroll\012        for (int _Z_T_pipe_b__62_dummy = 0; _Z_T_pipe_b__62_dummy < 0 + 8; _Z_T_pipe_b__62_dummy++)\012        {\012         float _668 = _Out_T_channel_temp[_Z_T_pipe_b__62_dummy];\012         float _669 = __fpga_reg(__fpga_reg(_668));\012         _Out_T_channel_temp[_Z_T_pipe_b__62_dummy] = _669;\012        } // for _Z_T_pipe_b__62_dummy\012       } // for _Z_T_pipe_b__62\012       int _670 = _Z_T_pipe_iter_temp;\012       int _671 = _Z_T_pipe_base_temp;\012       int _672 = _671 + 2048;\012       bool _673 = _670 < _672;\012       if (_673)\012       {\012        float8 _674 = _Out_T_channel_temp;\012        write_channel_intel(_Out_T_channel, _674);\012        (void)_674;\012       } // if _673\012       #pragma unroll\012       for (int _Z_T_pipe_b__63 = 0; _Z_T_pipe_b__63 < 0 + 8; _Z_T_pipe_b__63++)\012       {\012        #pragma unroll\012        for (int _Z_T_pipe_p__31 = 0; _Z_T_pipe_p__31 < 0 + 7; _Z_T_pipe_p__31++)\012        {\012         #pragma unroll\012         for (int _Z_T_pipe_l__31 = 0; _Z_T_pipe_l__31 < 0 + 255; _Z_T_pipe_l__31++)\012         {\012          int _675 = _Z_T_pipe_p__31 * 256;\012          int _676 = _675 + _Z_T_pipe_l__31;\012          int _677 = _676 + 1;\012          float _679 = _Z_T_pipe_shreg[_Z_T_pipe_b__63][_677];\012          _Z_T_pipe_shreg[_Z_T_pipe_b__63][_676] = _679;\012          (void)_679;\012         } // for _Z_T_pipe_l__31\012         int _680 = _Z_T_pipe_p__31 * 256;\012         int _681 = _680 + 255;\012         int _682 = _680 + 256;\012         float _684 = _Z_T_pipe_shreg[_Z_T_pipe_b__63][_682];\012         float _685 = __fpga_reg(__fpga_reg(_684));\012         _Z_T_pipe_shreg[_Z_T_pipe_b__63][_681] = _685;\012         (void)_685;\012        } // for _Z_T_pipe_p__31\012       } // for _Z_T_pipe_b__63\012       int _686 = _Z_T_pipe_iter_temp;\012       int _687 = _686 + 1;\012       _Z_T_pipe_iter_temp = _687;\012      } // for _X_T_s0_ii\012     } // for _X_T_s0_jj\012    } // for _X_T_s0_kk\012   } // for _X_T_s0_k\012 } // for _X_T_s0_j_i\012} // kernel kernel_Out_T\012// Address spaces for kernel_E\012__kernel void kernel_E(\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 int _688 = _A_extent_1 >> 7;\012 for (int _E_s0_i = 0; _E_s0_i < 0 + _688; _E_s0_i++)\012 {\012  int _689 = _B_extent_0 >> 7;\012  int _690 = _689 - _E_s0_i;\012  for (int _E_s0_j = _E_s0_i; _E_s0_j < _E_s0_i + _690; _E_s0_j++)\012  {\012   #pragma loop_coalesce 3\012   for (int _E_s0_iii = 0; _E_s0_iii < 0 + 8; _E_s0_iii++)\012   {\012    for (int _E_s0_ii = 0; _E_s0_ii < 0 + 16; _E_s0_ii++)\012    {\012     for (int _E_s0_jj = 0; _E_s0_jj < 0 + 16; _E_s0_jj++)\012     {\012      float8 __691 = read_channel_intel(_Out_channel);\012      float8 __692 = read_channel_intel(_Out_T_channel);\012      float8 _693 = __691 + __692;\012      write_channel_intel(_E_channel, _693);\012      (void)_693;\012     } // for _E_s0_iii\012    } // for _E_s0_jj\012   } // for _E_s0_ii\012  } // for _E_s0_j\012 } // for _E_s0_i\012} // kernel kernel_E\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _694 = _A_extent_1 >> 7;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _694; _unloader_s0_i++)\012 {\012  int _695 = _B_extent_0 >> 7;\012  int _696 = _695 - _unloader_s0_i;\012  for (int _unloader_s0_j = _unloader_s0_i; _unloader_s0_j < _unloader_s0_i + _696; _unloader_s0_j++)\012  {\012   #pragma loop_coalesce 3\012   for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 8; _unloader_s0_iii++)\012   {\012    for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 16; _unloader_s0_ii++)\012    {\012     for (int _unloader_s0_jj = 0; _unloader_s0_jj < 0 + 16; _unloader_s0_jj++)\012     {\012      float8 __697 = read_channel_intel(_E_channel);\012      int _698 = _addr_temp;\012      int _699 = _698 * 8;\012      vstore8(__697, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _699);\012      int _700 = _addr_temp;\012      int _701 = _700 + 1;\012      _addr_temp = _701;\012     } // for _unloader_s0_iii\012    } // for _unloader_s0_jj\012   } // for _unloader_s0_ii\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012"}];
