/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 0 0 184 232)
	(text "fp_div_base" (rect 60 0 139 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 216 25 228)(font "Arial" ))
	(port
		(pt 0 40)
		(input)
		(text "dataa[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "dataa[31..0]" (rect 20 33 75 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 56)
		(input)
		(text "datab[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "datab[31..0]" (rect 20 49 75 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56)(line_width 3))
	)
	(port
		(pt 0 72)
		(input)
		(text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
		(text "clock" (rect 20 65 43 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 88)
		(input)
		(text "clk_en" (rect 0 0 36 14)(font "Arial" (font_size 8)))
		(text "clk_en" (rect 20 81 49 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 0 104)
		(input)
		(text "aclr" (rect 0 0 21 14)(font "Arial" (font_size 8)))
		(text "aclr" (rect 20 97 36 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104))
	)
	(port
		(pt 184 40)
		(output)
		(text "result[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "result[31..0]" (rect 108 33 163 46)(font "Arial" (font_size 8)))
		(line (pt 184 40)(pt 168 40)(line_width 3))
	)
	(drawing
		(text "Clock Cycles: 6" (rect 20 114 106 239)(font "Arial" ))
		(text "Single Precision" (rect 20 130 104 271)(font "Arial" ))
		(text "Exponent Width: 8" (rect 20 146 115 303)(font "Arial" ))
		(text "Mantissa Width: 23" (rect 20 162 118 335)(font "Arial" ))
		(text "Optimization: Area" (rect 20 178 114 367)(font "Arial" ))
		(line (pt 0 0)(pt 186 0))
		(line (pt 186 0)(pt 186 234))
		(line (pt 0 234)(pt 186 234))
		(line (pt 0 0)(pt 0 234))
		(line (pt 16 24)(pt 170 24))
		(line (pt 170 24)(pt 170 210))
		(line (pt 16 210)(pt 170 210))
		(line (pt 16 24)(pt 16 210))
	)
)
