Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Codigos_VHDL/BloquesAritmeticos/contar/pr1_isim_beh.exe -prj /home/ise/Codigos_VHDL/BloquesAritmeticos/contar/pr1_beh.prj work.pr1 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/contar/ModuloDisplay.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/contar/cuenta.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/contar/superior.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/contar/pr1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96764 KB
Fuse CPU Usage: 1140 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity cuenta [cuenta_default]
Compiling architecture behavioral of entity ModuloDisplay [modulodisplay_default]
Compiling architecture behavioral of entity superior [superior_default]
Compiling architecture behavior of entity pr1
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable /home/ise/Codigos_VHDL/BloquesAritmeticos/contar/pr1_isim_beh.exe
Fuse Memory Usage: 111952 KB
Fuse CPU Usage: 1390 ms
GCC CPU Usage: 320 ms
