`timescale 1ns / 1ps

module Dcounter(
    input ini_clk,      //æ‰“æ‹ä¸“ç”¨æ—¶é’Ÿã€?
    input clk,
    input[1:0] btns,    //æŒ‰é”®ï¼ŒåŠ å‡ç”¨ã€‚äº”ä¸?æŒ‰é”®ï¼Œèƒ½ç”¨åˆ°çš„åªæœ‰ä¸Šä¸‹ä¸¤ä¸?ã€?
    input btn_ena,      //æŒ‰é”®ä½¿èƒ½ä½ã€‚æš‚åœäº†ä¸”é€‰ä¸­äº†æ‰èƒ½è°ƒæ—¶é—´ã€?
    input arstn,
    input ena,
    input load,
    input[7:0]  data,       
    input[1:0] exp_code,//ç‰¹æ®Šæƒ…å†µä»£ç 
    output c_D, 
    output[4:0] day_out
    );
    
    reg [4:0] state; //2^5=32>31
    wire [4:0] day;
    wire up,down;
    assign up = btn_ena & btns[1];
    assign down = btn_ena & btns[0];
    assign day = state + 1'b1; //æ—¥æœŸæ²¡æœ‰0å?


    // æ‰“æ‹ï¼Œè¾¹æ²¿æ?€æµ‹ã€?
    reg up_d0, up_d1;
    always @ (posedge ini_clk or negedge arstn) begin
        if (~arstn) begin
            up_d0 <= 1'b0;
            up_d1 <= 1'b0;
        end
        else begin 
            up_d0 <= up;
            up_d1 <= up_d0;
        end
    end

    reg down_d0, down_d1;
    always @ (posedge ini_clk or negedge arstn) begin
        if (~arstn) begin
            down_d0 <= 1'b0;
            down_d1 <= 1'b0;
        end
        else begin 
            down_d0 <= down;
            down_d1 <= down_d0;
        end
    end

    reg clk_d0,clk_d1;
    always @(posedge ini_clk or negedge arstn) begin
        if (~arstn) begin 
            clk_d0 <= 0;
            clk_d1 <= 0;
        end
        else begin 
            clk_d0 <= clk;
            clk_d1 <= clk_d0;
        end
    end
    
    //æ—¥è?¡æ•°å™?ï¼Œè?¡æ•°åˆ?30è¿›ä½
    always @ (posedge ini_clk or negedge arstn) begin
        if (~arstn) begin
            state <= 5'd0;
        end
        else if (load) begin
            state <= 10*data[7:4]+data[3:0]-1;
        end
        else if (clk_d0&(~clk_d1)) begin          
            if (((state>=5'd27)&&(exp_code==2'b00))||
                ((state>=5'd28)&&(exp_code==2'b01))||
                ((state>=5'd29)&&(exp_code==2'b10))||
                ((state>=5'd30)&&(exp_code==2'b11)))
                state <= 5'd0;
            else
                state <= state + 1'b1;
        end
        else if (up_d0&(~up_d1)) begin
            if (((state>=5'd27)&&(exp_code==2'b00))||
                ((state>=5'd28)&&(exp_code==2'b01))||
                ((state>=5'd29)&&(exp_code==2'b10))||
                ((state>=5'd30)&&(exp_code==2'b11)))
                state <= 5'd0;
            else 
                state <= state + 1'b1;
        end
        else if (down_d0&(~down_d1)) begin
            if (state == 5'd0) 
                state <= 5'd0;
            else 
                state <= state - 1'b1;
        end
        else
            state <= state;
    end

    // å†™åœ¨ä¸¤ä¸ªalwayså—é‡Œé?ä¼šæŠ¥é”™ã€‚åŒä¸€ä¸?å¯„å­˜å™¨å?šä¸ªä¿¡å·åŒæ—¶èµ‹å€¼ã€?
    // always @(posedge (up) or posedge (down)) begin 
    //     if (up == 1) begin
    //         if (((state>=5'd27)&&(exp_code==2'b00))||
    //             ((state>=5'd28)&&(exp_code==2'b01))||
    //             ((state>=5'd29)&&(exp_code==2'b10))||
    //             ((state>=5'd30)&&(exp_code==2'b11)))
    //         state <= 5'd0;
    //         else 
    //             state <= state + 1;
    //     end
    //     else if (down ==1) begin
    //         if (state == 0) 
    //             state <= 5'd0;
    //         else 
    //             state <= state-1;
    //     end
    // end


    //æ•°ç è¾“å‡º
    assign day_out = day;

    //è¿›ä½è¾“å‡º
    assign c_D = (((day==5'd28)&&(exp_code==2'b00))||
                ((day==5'd29)&&(exp_code==2'b01))||
                ((day==5'd30)&&(exp_code==2'b10))||
                ((day==5'd31)&&(exp_code==2'b11)));

endmodule