# RISC-V CPU Implementation

A simple single-cycle RISC-V CPU implementation in Verilog.

## Project Structure

*   `rtl/`: **Register Transfer Level**. Contains the Verilog source code.
    *   `core/`: CPU core components (ALU, Control, Pipeline, etc.).
    *   `memory/`: Memory components (IMEM, DMEM).
    *   `peripherals/`: Peripheral devices (Timer, UART).
*   `tests/`: **Tests**. Contains Cocotb testbenches and software tests.
*   `tools/`: **Tools**. Helper scripts for hex generation and testing.
*   `doc/`: **Documentation**. Design notes and references.
*   `build/`: **Build Artifacts**. Generated by the test runner (executables, waveforms, hex files).

## Prerequisites

*   **Icarus Verilog**: Simulator (`brew install icarus-verilog`).
*   **LLVM**: Cross-compiler toolchain (`brew install llvm`).
*   **Python 3**: For test runner and Cocotb.

## Setup

1.  Create a Python virtual environment:
    ```bash
    python3 -m venv .venv
    source .venv/bin/activate
    ```

2.  Install dependencies:
    ```bash
    pip install -r requirements.txt
    ```

## Build & Run Tests

We use **Pytest** and **Cocotb** for testing.

### Run All Tests
```bash
python3 test_runner.py
# OR
pytest test_runner.py
```

### Run Specific Test
```bash
pytest test_runner.py -k test_simple_alu
```

### View Waveforms
Waveform files are generated in `build/<test_name>/wave.vcd`.
