{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 15 23:03:02 2014 " "Info: Processing started: Sat Nov 15 23:03:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro -c micro " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(17) " "Warning (10268): Verilog HDL information at pc.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "pc.v" "" { Text "C:/Users/sen/micro/pc.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/sen/micro/pc.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/sen/micro/alu.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file micro.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro " "Info: Found entity 1: micro" {  } { { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Info: Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file phase_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_gen " "Info: Found entity 1: phase_gen" {  } { { "phase_gen.v" "" { Text "C:/Users/sen/micro/phase_gen.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file embedded_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_ram " "Info: Found entity 1: embedded_ram" {  } { { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we micro.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at micro.v(23): created implicit net for \"we\"" {  } { { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q memory.v(25) " "Warning (10236): Verilog HDL Implicit Net warning at memory.v(25): created implicit net for \"q\"" {  } { { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro " "Info: Elaborating entity \"micro\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_gen phase_gen:phase_gen_obj " "Info: Elaborating entity \"phase_gen\" for hierarchy \"phase_gen:phase_gen_obj\"" {  } { { "micro.v" "phase_gen_obj" { Text "C:/Users/sen/micro/micro.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_obj " "Info: Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_obj\"" {  } { { "micro.v" "register_file_obj" { Text "C:/Users/sen/micro/micro.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(20) " "Warning (10240): Verilog HDL Always Construct warning at register_file.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Users/sen/micro/register_file.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 register_file.v(36) " "Warning (10230): Verilog HDL assignment warning at register_file.v(36): truncated value with size 256 to match size of target (1)" {  } { { "register_file.v" "" { Text "C:/Users/sen/micro/register_file.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_obj " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu_obj\"" {  } { { "micro.v" "alu_obj" { Text "C:/Users/sen/micro/micro.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "alu.v(27) " "Warning (10059): Verilog HDL Case Statement warning at alu.v(27): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "alu.v" "" { Text "C:/Users/sen/micro/alu.v" 27 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dr_out 0 alu.v(15) " "Warning (10030): Net \"dr_out\" at alu.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/sen/micro/alu.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_obj " "Info: Elaborating entity \"memory\" for hierarchy \"memory:memory_obj\"" {  } { { "micro.v" "memory_obj" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "memory.v(40) " "Warning (10059): Verilog HDL Case Statement warning at memory.v(40): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 40 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "memory.v(41) " "Warning (10059): Verilog HDL Case Statement warning at memory.v(41): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 41 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mdr_out 0 memory.v(14) " "Warning (10030): Net \"mdr_out\" at memory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_ram memory:memory_obj\|embedded_ram:embedded_ram_obj " "Info: Elaborating entity \"embedded_ram\" for hierarchy \"memory:memory_obj\|embedded_ram:embedded_ram_obj\"" {  } { { "memory.v" "embedded_ram_obj" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\"" {  } { { "embedded_ram.v" "altsyncram_component" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\"" {  } { { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1dl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1dl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1dl1 " "Info: Found entity 1: altsyncram_1dl1" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1dl1 memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated " "Info: Elaborating entity \"altsyncram_1dl1\" for hierarchy \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[2\] " "Warning (12110): Net \"ra1\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[2\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[1\] " "Warning (12110): Net \"ra1\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[1\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[0\] " "Warning (12110): Net \"ra1\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[0\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[2\] " "Warning (12110): Net \"ra2\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[2\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[1\] " "Warning (12110): Net \"ra2\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[1\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[0\] " "Warning (12110): Net \"ra2\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[0\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[2\] " "Warning (12110): Net \"ra1\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[2\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[1\] " "Warning (12110): Net \"ra1\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[1\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[0\] " "Warning (12110): Net \"ra1\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[0\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[2\] " "Warning (12110): Net \"ra2\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[2\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[1\] " "Warning (12110): Net \"ra2\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[1\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[0\] " "Warning (12110): Net \"ra2\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[0\]" { Text "C:/Users/sen/micro/micro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[0\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[1\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[2\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[3\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[4\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[5\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[6\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[7\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[8\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[9\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[10\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[11\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[12\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[13\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[14\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[15\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[16\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[17\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[18\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[19\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[20\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[21\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[22\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[23\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[24\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[25\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[26\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[27\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[28\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[29\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[30\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[31\] " "Warning (14320): Synthesized away node \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 25 0 0 } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "phase_gen:phase_gen_obj\|n_rst_d\[2\] " "Info: Register \"phase_gen:phase_gen_obj\|n_rst_d\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "phase_gen:phase_gen_obj\|phase\[0\] " "Info: Register \"phase_gen:phase_gen_obj\|phase\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "phase_gen:phase_gen_obj\|n_rst_d\[0\] " "Info: Register \"phase_gen:phase_gen_obj\|n_rst_d\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "phase_gen:phase_gen_obj\|n_rst_d\[1\] " "Info: Register \"phase_gen:phase_gen_obj\|n_rst_d\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "phase_gen:phase_gen_obj\|phase\[4\] " "Info: Register \"phase_gen:phase_gen_obj\|phase\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "phase_gen:phase_gen_obj\|phase\[3\] " "Info: Register \"phase_gen:phase_gen_obj\|phase\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "phase_gen:phase_gen_obj\|phase\[2\] " "Info: Register \"phase_gen:phase_gen_obj\|phase\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "phase_gen:phase_gen_obj\|phase\[1\] " "Info: Register \"phase_gen:phase_gen_obj\|phase\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sen/micro/micro.map.smsg " "Info: Generated suppressed messages file C:/Users/sen/micro/micro.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "Warning (15610): No output dependent on input pin \"rst\"" {  } { { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Info: Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 15 23:03:04 2014 " "Info: Processing ended: Sat Nov 15 23:03:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 15 23:03:04 2014 " "Info: Processing started: Sat Nov 15 23:03:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off micro -c micro " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "micro EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"micro\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sen/micro/" { { 0 { 0 ""} 0 17 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sen/micro/" { { 0 { 0 ""} 0 18 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 8 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sen/micro/" { { 0 { 0 ""} 0 10 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { rst } } } { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 8 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sen/micro/" { { 0 { 0 ""} 0 11 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Warning: Timing netlist is empty. No timing reports will be generated." {  } {  } 0 0 "Timing netlist is empty. No timing reports will be generated." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "micro.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'micro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 42 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X23_Y10 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Info: Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 15 23:03:06 2014 " "Info: Processing ended: Sat Nov 15 23:03:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 15 23:03:07 2014 " "Info: Processing started: Sat Nov 15 23:03:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off micro -c micro " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 15 23:03:07 2014 " "Info: Processing started: Sat Nov 15 23:03:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta micro -c micro " "Info: Command: quartus_sta micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Warning: Timing netlist is empty. No timing reports will be generated." {  } {  } 0 0 "Timing netlist is empty. No timing reports will be generated." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "micro.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'micro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 15 23:03:07 2014 " "Info: Processing ended: Sat Nov 15 23:03:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 15 23:03:07 2014 " "Info: Processing ended: Sat Nov 15 23:03:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 15 23:03:08 2014 " "Info: Processing started: Sat Nov 15 23:03:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off micro -c micro " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "micro.vo micro_v.sdo C:/Users/sen/micro/simulation/modelsim/ simulation " "Info: Generated files \"micro.vo\" and \"micro_v.sdo\" in directory \"C:/Users/sen/micro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 15 23:03:09 2014 " "Info: Processing ended: Sat Nov 15 23:03:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Info: Quartus II Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
