
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000747                       # Number of seconds simulated
sim_ticks                                   746550427                       # Number of ticks simulated
final_tick                                  746550427                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 287516                       # Simulator instruction rate (inst/s)
host_op_rate                                   308201                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              260135712                       # Simulator tick rate (ticks/s)
host_mem_usage                                1194296                       # Number of bytes of host memory used
host_seconds                                     2.87                       # Real time elapsed on the host
sim_insts                                      825120                       # Number of instructions simulated
sim_ops                                        884484                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           30272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           12032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              43840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        30272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 685                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           40549170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16116795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       2057463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              58723428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      40549170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40549170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          40549170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16116795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      2057463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             58723428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         685                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  43840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   43840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     746432141                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1370                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.193548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.599138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.991927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           75     34.56%     34.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           42     19.35%     53.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           28     12.90%     66.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           19      8.76%     75.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           15      6.91%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           10      4.61%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            6      2.76%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           22     10.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          217                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     34530490                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                61930490                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25204.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45204.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        58.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     58.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1147                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1089681.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   398055                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             204153.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1611120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy               483600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1117270.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         34720.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    670988.550000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    26626.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     2074728.075000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           6621263.025000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              8.869144                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            720245675                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       271662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2607500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    670244099                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7393996                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      23351466                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     42681704                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   62610                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4847                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1090                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                30705                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   30001                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.707214                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   27767                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                104                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             312                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              148                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           74                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       746550427                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           896220                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              12660                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         836924                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       62610                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              57932                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        846878                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2242                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           410                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          366                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    837961                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   226                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             861507                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.041749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.301844                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    22013      2.56%      2.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   781514     90.71%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57980      6.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               861507                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.069860                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.933838                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    28815                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 50753                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    759735                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21304                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    900                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                29852                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   238                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 891838                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2097                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    900                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    46145                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    5292                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2096                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    763603                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 43471                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 890071                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   774                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    51                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      2                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  24224                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   5824                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              764566                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3993863                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1007572                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                759156                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     5409                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 60                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     36199                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               210761                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              105328                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              4283                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     888654                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 110                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    887677                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                53                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            4279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        861507                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.030377                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.703620                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              200570     23.28%     23.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              434197     50.40%     73.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              226740     26.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          861507                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18831     67.94%     67.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8881     32.04%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                571700     64.40%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               210682     23.73%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              105266     11.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 887677                       # Type of FU issued
system.cpu.iq.rate                           0.990468                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       27717                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031224                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2664594                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            893041                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       886447                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  37                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 915364                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      21                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            58311                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1314                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          238                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    900                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1323                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3144                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              889270                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                210761                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               105328                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 60                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3122                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            110                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          777                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  887                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                886609                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                209950                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1068                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           506                       # number of nop insts executed
system.cpu.iew.exec_refs                       315137                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    61023                       # Number of branches executed
system.cpu.iew.exec_stores                     105187                       # Number of stores executed
system.cpu.iew.exec_rate                     0.989276                       # Inst execution rate
system.cpu.iew.wb_sent                         886535                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        886463                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    521126                       # num instructions producing a value
system.cpu.iew.wb_consumers                    560916                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.989113                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.929062                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            3587                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             110                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               875                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       859339                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.029844                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.787743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       254186     29.58%     29.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       325321     37.86%     67.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       279832     32.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       859339                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               825621                       # Number of instructions committed
system.cpu.commit.committedOps                 884985                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         314537                       # Number of memory references committed
system.cpu.commit.loads                        209447                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                      60851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    878994                       # Number of committed integer instructions.
system.cpu.commit.function_calls                27582                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           570445     64.46%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          209447     23.67%     88.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         105074     11.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            884985                       # Class of committed instruction
system.cpu.commit.bw_lim_events                279832                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1467949                       # The number of ROB reads
system.cpu.rob.rob_writes                     1779314                       # The number of ROB writes
system.cpu.timesIdled                             413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      825120                       # Number of Instructions Simulated
system.cpu.committedOps                        884484                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.086169                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.086169                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.920667                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.920667                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1001765                       # number of integer regfile reads
system.cpu.int_regfile_writes                  743321                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   3289198                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17157                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  315821                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    197                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           158.675383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              256117                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               206                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1243.286408                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218246                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   158.675383                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.154956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.154956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.201172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1026150                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1026150                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       151272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          151272                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       104748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         104748                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        256020                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           256020                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       256020                       # number of overall hits
system.cpu.dcache.overall_hits::total          256020                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           208                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          160                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          368                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            368                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          368                       # number of overall misses
system.cpu.dcache.overall_misses::total           368                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     20345192                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20345192                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     13244700                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13244700                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        98294                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        98294                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     33589892                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33589892                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     33589892                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33589892                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       151480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       104908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       104908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       256388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       256388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       256388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       256388                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001373                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001525                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001525                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.020408                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020408                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001435                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001435                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001435                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001435                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 97813.423077                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97813.423077                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82779.375000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82779.375000                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        98294                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        98294                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91276.880435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91276.880435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91276.880435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91276.880435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           67                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           65                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          206                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     14233471                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14233471                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6158369                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6158369                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     20391840                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20391840                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     20391840                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20391840                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000620                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000620                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000803                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000803                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000803                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 100946.602837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100946.602837                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 94744.138462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94744.138462                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 98989.514563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98989.514563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 98989.514563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98989.514563                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               216                       # number of replacements
system.cpu.icache.tags.tagsinuse           263.119214                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              837311                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               580                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1443.639655                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   263.119214                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.513905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.513905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1676500                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1676500                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       837311                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          837311                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        837311                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           837311                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       837311                       # number of overall hits
system.cpu.icache.overall_hits::total          837311                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          649                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           649                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          649                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            649                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          649                       # number of overall misses
system.cpu.icache.overall_misses::total           649                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53523576                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53523576                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53523576                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53523576                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53523576                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53523576                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       837960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       837960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       837960                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       837960                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       837960                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       837960                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000774                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000774                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000774                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000774                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000774                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000774                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 82470.841294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82470.841294                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 82470.841294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82470.841294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 82470.841294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82470.841294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8322                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               121                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.776860                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          216                       # number of writebacks
system.cpu.icache.writebacks::total               216                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           68                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           68                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          581                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          581                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     48860443                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48860443                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     48860443                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48860443                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     48860443                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48860443                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000693                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000693                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000693                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000693                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000693                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000693                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84097.148021                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84097.148021                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84097.148021                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84097.148021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84097.148021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84097.148021                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued               97                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  97                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     7                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    40.767956                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        99                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4594000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       28.913735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    11.854221                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.007059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.002894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009953                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002930                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.021240                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     15880                       # Number of tag accesses
system.l2.tags.data_accesses                    15880                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks          192                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              192                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             105                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                105                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   105                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    12                       # number of demand (read+write) hits
system.l2.demand_hits::total                      117                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  105                       # number of overall hits
system.l2.overall_hits::cpu.data                   12                       # number of overall hits
system.l2.overall_hits::total                     117                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  54                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              476                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             140                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 476                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 194                       # number of demand (read+write) misses
system.l2.demand_misses::total                    670                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                476                       # number of overall misses
system.l2.overall_misses::cpu.data                194                       # number of overall misses
system.l2.overall_misses::total                   670                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      5876815                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5876815                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     46740463                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46740463                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     13857788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13857788                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      46740463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      19734603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         66475066                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     46740463                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     19734603                       # number of overall miss cycles
system.l2.overall_miss_latency::total        66475066                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks          192                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          192                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             65                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                65                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               581                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               206                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  787                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              581                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              206                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 787                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.830769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.830769                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.819277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.819277                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.992908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.992908                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.819277                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.941748                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.851334                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.819277                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.941748                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.851334                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 108829.907407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108829.907407                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 98194.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98194.250000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 98984.200000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98984.200000                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 98194.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101724.757732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99216.516418                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 98194.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101724.757732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99216.516418                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           39                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             39                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             54                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          474                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          134                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               662                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              701                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2209302                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2209302                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      5316251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5316251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     41647087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41647087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     11958158                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11958158                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     41647087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     17274409                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58921496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     41647087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     17274409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2209302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61130798                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.830769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.830769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.815835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.815835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.950355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950355                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.815835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.912621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.841169                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.815835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.912621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890724                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 56648.769231                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 56648.769231                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 98449.092593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98449.092593                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87863.052743                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87863.052743                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89239.985075                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89239.985075                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 87863.052743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91885.154255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89005.280967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 87863.052743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91885.154255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 56648.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87205.132668                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           685                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           45                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                631                       # Transaction distribution
system.membus.trans_dist::ReadExReq                54                       # Transaction distribution
system.membus.trans_dist::ReadExResp               54                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            631                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        43840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   43840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               685                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     685    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 685                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1004691                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3756255                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1003                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             15                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           15                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    746550427                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               721                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          216                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              65                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           581                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        50944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        13184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  64128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              52                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              839                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081049                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.273073                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    771     91.90%     91.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     68      8.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                839                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1195355                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1451084                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            519786                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
