<reference anchor="IEEE 1364-1.2002" target="https://ieeexplore.ieee.org/document/1146718">
  <front>
    <title>IEEE Standard for Verilog Register Transfer Level Synthesis</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2002.94220"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>New York</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2019" month="May" day="1"/>
    <keyword>IEEE Standards</keyword>
    <keyword>Hardware design languages</keyword>
    <keyword>Syntactics</keyword>
    <keyword>Patents</keyword>
    <keyword>Semantics</keyword>
    <keyword>Registers</keyword>
    <keyword>hardware description language</keyword>
    <keyword>HDL</keyword>
    <keyword>RTL</keyword>
    <keyword>synthesis</keyword>
    <keyword>Verilog &amp;#174;</keyword>
    <abstract>Superseded by IEC/IEEE 62142-2005. To develop a standard syntax and semantics for Verilog RTL synthesis. This standard shall define the subset of IEEE 1364 (Verilog HDL) which is suitable for RTL synthesis and shall define the semantics of that subset for the synthesis domain. This standard shall be based on the current existing standard IEEE 1364. To define syntax and semantics which can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools currently use the IEEE 1364 standard. This will allow users of synthesis tools to produce well-defined designs whose functional characteristics are independent of any particular synthesis implementation by making their design compliant with this developed standard. Standard syntax and semantics for Verilog Â® HDL-based RTL synthesis are described inthis standard.</abstract>
  </front>
</reference>