;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/10/2018 10:31:22 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x2E790000  	11897
0x0008	0x2CED0000  	11501
0x000C	0x2CED0000  	11501
0x0010	0x2CED0000  	11501
0x0014	0x2CED0000  	11501
0x0018	0x2CED0000  	11501
0x001C	0x2CED0000  	11501
0x0020	0x2CED0000  	11501
0x0024	0x2CED0000  	11501
0x0028	0x2CED0000  	11501
0x002C	0x2CED0000  	11501
0x0030	0x2CED0000  	11501
0x0034	0x2CED0000  	11501
0x0038	0x2CED0000  	11501
0x003C	0x2CED0000  	11501
0x0040	0x2CED0000  	11501
0x0044	0x2CED0000  	11501
0x0048	0x2CED0000  	11501
0x004C	0x2CED0000  	11501
0x0050	0x2CED0000  	11501
0x0054	0x2CED0000  	11501
0x0058	0x2CED0000  	11501
0x005C	0x2CED0000  	11501
0x0060	0x2CED0000  	11501
0x0064	0x2CED0000  	11501
0x0068	0x2CED0000  	11501
0x006C	0x2CED0000  	11501
0x0070	0x2CED0000  	11501
0x0074	0x2CED0000  	11501
0x0078	0x2CED0000  	11501
0x007C	0x2CED0000  	11501
0x0080	0x2CED0000  	11501
0x0084	0x2CED0000  	11501
0x0088	0x2CED0000  	11501
0x008C	0x2CED0000  	11501
0x0090	0x2CED0000  	11501
0x0094	0x2CED0000  	11501
0x0098	0x2CED0000  	11501
0x009C	0x2CED0000  	11501
0x00A0	0x2CED0000  	11501
0x00A4	0x2CED0000  	11501
0x00A8	0x2CED0000  	11501
0x00AC	0x2CED0000  	11501
0x00B0	0x2CED0000  	11501
0x00B4	0x2CED0000  	11501
0x00B8	0x2CED0000  	11501
0x00BC	0x2CED0000  	11501
0x00C0	0x2CED0000  	11501
0x00C4	0x2CED0000  	11501
0x00C8	0x2CED0000  	11501
0x00CC	0x2CED0000  	11501
0x00D0	0x2CED0000  	11501
0x00D4	0x2CED0000  	11501
0x00D8	0x2CED0000  	11501
0x00DC	0x2CED0000  	11501
0x00E0	0x2CED0000  	11501
0x00E4	0x2CED0000  	11501
0x00E8	0x2CED0000  	11501
0x00EC	0x2CED0000  	11501
0x00F0	0x2CED0000  	11501
0x00F4	0x2CED0000  	11501
0x00F8	0x2CED0000  	11501
0x00FC	0x2CED0000  	11501
; end of ____SysVT
_main:
;Click_IrThermo_3_MSP.c, 73 :: 		void main()
0x2E78	0xF7FFFF5C  BL	11572
0x2E7C	0xF7FFFF3A  BL	11508
0x2E80	0xF000FAE4  BL	13388
0x2E84	0xF7FFFF4C  BL	11552
0x2E88	0xF000FA92  BL	13232
;Click_IrThermo_3_MSP.c, 75 :: 		systemInit();
0x2E8C	0xF7FFFEB8  BL	_systemInit+0
;Click_IrThermo_3_MSP.c, 76 :: 		applicationInit();
0x2E90	0xF7FFFE66  BL	_applicationInit+0
;Click_IrThermo_3_MSP.c, 78 :: 		while (1)
L_main6:
;Click_IrThermo_3_MSP.c, 80 :: 		applicationTask();
0x2E94	0xF7FFFED4  BL	_applicationTask+0
;Click_IrThermo_3_MSP.c, 81 :: 		}
0x2E98	0xE7FC    B	L_main6
;Click_IrThermo_3_MSP.c, 82 :: 		}
L_end_main:
L__main_end_loop:
0x2E9A	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_MSP432P.c, 39 :: 		
0x2B4C	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 41 :: 		
L_loopDW:
;__Lib_System_MSP432P.c, 42 :: 		
0x2B4E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_MSP432P.c, 43 :: 		
0x2B52	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_MSP432P.c, 44 :: 		
0x2B56	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_MSP432P.c, 45 :: 		
0x2B5A	0xD1F8    BNE	L_loopDW
;__Lib_System_MSP432P.c, 47 :: 		
L_end___CC2DW:
0x2B5C	0xB001    ADD	SP, SP, #4
0x2B5E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_MSP432P.c, 82 :: 		
0x2BB8	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 84 :: 		
0x2BBA	0xF04F0900  MOV	R9, #0
;__Lib_System_MSP432P.c, 85 :: 		
0x2BBE	0xF04F0C00  MOV	R12, #0
;__Lib_System_MSP432P.c, 86 :: 		
0x2BC2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_MSP432P.c, 87 :: 		
0x2BC6	0xDC04    BGT	L_loopFZs
;__Lib_System_MSP432P.c, 88 :: 		
0x2BC8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_MSP432P.c, 89 :: 		
0x2BCC	0xDB01    BLT	L_loopFZs
;__Lib_System_MSP432P.c, 90 :: 		
0x2BCE	0x46D4    MOV	R12, R10
;__Lib_System_MSP432P.c, 91 :: 		
0x2BD0	0x46EA    MOV	R10, SP
;__Lib_System_MSP432P.c, 92 :: 		
L_loopFZs:
;__Lib_System_MSP432P.c, 93 :: 		
0x2BD2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_MSP432P.c, 94 :: 		
0x2BD6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_MSP432P.c, 95 :: 		
0x2BDA	0xD1FA    BNE	L_loopFZs
;__Lib_System_MSP432P.c, 96 :: 		
0x2BDC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_MSP432P.c, 97 :: 		
0x2BE0	0xDD05    BLE	L_norep
;__Lib_System_MSP432P.c, 98 :: 		
0x2BE2	0x46E2    MOV	R10, R12
;__Lib_System_MSP432P.c, 99 :: 		
0x2BE4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_MSP432P.c, 100 :: 		
0x2BE8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_MSP432P.c, 101 :: 		
0x2BEC	0xE7F1    B	L_loopFZs
;__Lib_System_MSP432P.c, 102 :: 		
L_norep:
;__Lib_System_MSP432P.c, 105 :: 		
L_end___FillZeros:
0x2BEE	0xB001    ADD	SP, SP, #4
0x2BF0	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_IrThermo_3_MSP.c, 36 :: 		void systemInit()
0x2C00	0xB081    SUB	SP, SP, #4
0x2C02	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_MSP.c, 39 :: 		mikrobus_i2cInit( _MIKROBUS1, &_IRTHERMO3_I2C_CFG[0] );
0x2C06	0x480C    LDR	R0, [PC, #48]
0x2C08	0x4601    MOV	R1, R0
0x2C0A	0x2000    MOVS	R0, #0
0x2C0C	0xF7FFFD6C  BL	_mikrobus_i2cInit+0
;Click_IrThermo_3_MSP.c, 40 :: 		mikrobus_logInit( _MIKROBUS2, 56000 );
0x2C10	0xF64D21C0  MOVW	R1, #56000
0x2C14	0x2001    MOVS	R0, #1
0x2C16	0xF7FFFD49  BL	_mikrobus_logInit+0
;Click_IrThermo_3_MSP.c, 42 :: 		Delay_ms( 100 );
0x2C1A	0xF644777D  MOVW	R7, #20349
0x2C1E	0xF2C00712  MOVT	R7, #18
0x2C22	0xBF00    NOP
L_systemInit0:
0x2C24	0x1E7F    SUBS	R7, R7, #1
0x2C26	0xD1FD    BNE	L_systemInit0
0x2C28	0xBF00    NOP
0x2C2A	0xBF00    NOP
0x2C2C	0xBF00    NOP
0x2C2E	0xBF00    NOP
;Click_IrThermo_3_MSP.c, 43 :: 		}
L_end_systemInit:
0x2C30	0xF8DDE000  LDR	LR, [SP, #0]
0x2C34	0xB001    ADD	SP, SP, #4
0x2C36	0x4770    BX	LR
0x2C38	0x2BFC0000  	__IRTHERMO3_I2C_CFG+0
; end of _systemInit
_mikrobus_i2cInit:
;clicker_2_MSP432.c, 221 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x26E8	0xB081    SUB	SP, SP, #4
0x26EA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;clicker_2_MSP432.c, 223 :: 		switch( bus )
0x26EE	0xE009    B	L_mikrobus_i2cInit83
; bus end address is: 0 (R0)
;clicker_2_MSP432.c, 226 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
0x26F0	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x26F2	0xF7FFFBCB  BL	clicker_2_MSP432__i2cInit_1+0
0x26F6	0xE00A    B	L_end_mikrobus_i2cInit
;clicker_2_MSP432.c, 229 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 4 (R1)
0x26F8	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x26FA	0xF7FFFA5B  BL	clicker_2_MSP432__i2cInit_2+0
0x26FE	0xE006    B	L_end_mikrobus_i2cInit
;clicker_2_MSP432.c, 243 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x2700	0x2001    MOVS	R0, #1
0x2702	0xE004    B	L_end_mikrobus_i2cInit
;clicker_2_MSP432.c, 244 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2704	0x2800    CMP	R0, #0
0x2706	0xD0F3    BEQ	L_mikrobus_i2cInit85
0x2708	0x2801    CMP	R0, #1
0x270A	0xD0F5    BEQ	L_mikrobus_i2cInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x270C	0xE7F8    B	L_mikrobus_i2cInit87
;clicker_2_MSP432.c, 247 :: 		}
L_end_mikrobus_i2cInit:
0x270E	0xF8DDE000  LDR	LR, [SP, #0]
0x2712	0xB001    ADD	SP, SP, #4
0x2714	0x4770    BX	LR
; end of _mikrobus_i2cInit
clicker_2_MSP432__i2cInit_1:
;__c2_msp432_i2c.c, 27 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1E8C	0xB081    SUB	SP, SP, #4
0x1E8E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_msp432_i2c.c, 29 :: 		I2C1_Init_Advanced((unsigned long) cfg[0],(unsigned long) cfg[1], &_GPIO_MODULE_I2CB1_C1213 );
0x1E92	0x1D01    ADDS	R1, R0, #4
0x1E94	0x680A    LDR	R2, [R1, #0]
0x1E96	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1E98	0x4608    MOV	R0, R1
0x1E9A	0x4611    MOV	R1, R2
0x1E9C	0x4A03    LDR	R2, [PC, #12]
0x1E9E	0xF7FFFE79  BL	_I2C1_Init_Advanced+0
;__c2_msp432_i2c.c, 30 :: 		return _MIKROBUS_OK;
0x1EA2	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_i2c.c, 31 :: 		}
L_end__i2cInit_1:
0x1EA4	0xF8DDE000  LDR	LR, [SP, #0]
0x1EA8	0xB001    ADD	SP, SP, #4
0x1EAA	0x4770    BX	LR
0x1EAC	0x31300000  	__GPIO_MODULE_I2CB1_C1213+0
; end of clicker_2_MSP432__i2cInit_1
_I2C1_Init_Advanced:
;__Lib_I2C_MSP.c, 539 :: 		
; module start address is: 8 (R2)
; clockSource start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1B94	0xB081    SUB	SP, SP, #4
0x1B96	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; clockSource end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; clockSource start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_I2C_MSP.c, 540 :: 		
0x1B9A	0x4613    MOV	R3, R2
; module end address is: 8 (R2)
0x1B9C	0x460A    MOV	R2, R1
; clockSource end address is: 4 (R1)
0x1B9E	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x1BA0	0x4803    LDR	R0, [PC, #12]
0x1BA2	0xF7FFFCA1  BL	__Lib_I2C_MSP_I2Cx_Init_Advanced+0
;__Lib_I2C_MSP.c, 541 :: 		
L_end_I2C1_Init_Advanced:
0x1BA6	0xF8DDE000  LDR	LR, [SP, #0]
0x1BAA	0xB001    ADD	SP, SP, #4
0x1BAC	0x4770    BX	LR
0x1BAE	0xBF00    NOP
0x1BB0	0x24004000  	EUSCI_B1_UCB1CTLW0+0
; end of _I2C1_Init_Advanced
__Lib_I2C_MSP_I2Cx_Init_Advanced:
;__Lib_I2C_MSP.c, 740 :: 		
; module start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
0x14E8	0xB087    SUB	SP, SP, #28
0x14EA	0xF8CDE000  STR	LR, [SP, #0]
0x14EE	0x4684    MOV	R12, R0
0x14F0	0x9105    STR	R1, [SP, #20]
0x14F2	0x9206    STR	R2, [SP, #24]
; module end address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 48 (R12)
; module start address is: 12 (R3)
;__Lib_I2C_MSP.c, 745 :: 		
0x14F4	0x4618    MOV	R0, R3
; module end address is: 12 (R3)
0x14F6	0xF7FFFE31  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_MSP.c, 747 :: 		
0x14FA	0x4660    MOV	R0, R12
0x14FC	0xF7FFFE84  BL	__Lib_I2C_MSP_I2C_disableModule+0
;__Lib_I2C_MSP.c, 749 :: 		
0x1500	0x9906    LDR	R1, [SP, #24]
0x1502	0x4660    MOV	R0, R12
0x1504	0xF7FFFE74  BL	__Lib_I2C_MSP_I2C_SetClockSource+0
;__Lib_I2C_MSP.c, 750 :: 		
0x1508	0xF8BC5000  LDRH	R5, [R12, #0]
0x150C	0xF6407401  MOVW	R4, #3841
0x1510	0xEA450404  ORR	R4, R5, R4, LSL #0
0x1514	0xF8AC4000  STRH	R4, [R12, #0]
;__Lib_I2C_MSP.c, 752 :: 		
0x1518	0xAC01    ADD	R4, SP, #4
0x151A	0x4620    MOV	R0, R4
0x151C	0xF7FFFDC6  BL	_CS_GetClocksFrequency+0
;__Lib_I2C_MSP.c, 753 :: 		
0x1520	0x9C06    LDR	R4, [SP, #24]
0x1522	0x2C40    CMP	R4, #64
0x1524	0xD105    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced103
;__Lib_I2C_MSP.c, 754 :: 		
0x1526	0x9D05    LDR	R5, [SP, #20]
0x1528	0x9C01    LDR	R4, [SP, #4]
0x152A	0xFBB4F4F5  UDIV	R4, R4, R5
; preScalarValue start address is: 0 (R0)
0x152E	0xB2A0    UXTH	R0, R4
; preScalarValue end address is: 0 (R0)
0x1530	0xE009    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced104
L___Lib_I2C_MSP_I2Cx_Init_Advanced103:
;__Lib_I2C_MSP.c, 755 :: 		
0x1532	0x9C06    LDR	R4, [SP, #24]
0x1534	0x2C80    CMP	R4, #128
0x1536	0xD105    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced105
;__Lib_I2C_MSP.c, 756 :: 		
0x1538	0x9D05    LDR	R5, [SP, #20]
0x153A	0x9C04    LDR	R4, [SP, #16]
0x153C	0xFBB4F4F5  UDIV	R4, R4, R5
; preScalarValue start address is: 0 (R0)
0x1540	0xB2A0    UXTH	R0, R4
; preScalarValue end address is: 0 (R0)
0x1542	0xE000    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced106
L___Lib_I2C_MSP_I2Cx_Init_Advanced105:
;__Lib_I2C_MSP.c, 758 :: 		
; preScalarValue start address is: 0 (R0)
0x1544	0x2000    MOVS	R0, #0
; preScalarValue end address is: 0 (R0)
L___Lib_I2C_MSP_I2Cx_Init_Advanced106:
; preScalarValue start address is: 0 (R0)
; preScalarValue end address is: 0 (R0)
L___Lib_I2C_MSP_I2Cx_Init_Advanced104:
;__Lib_I2C_MSP.c, 760 :: 		
; preScalarValue start address is: 0 (R0)
0x1546	0xF10C0406  ADD	R4, R12, #6
0x154A	0x8020    STRH	R0, [R4, #0]
; preScalarValue end address is: 0 (R0)
;__Lib_I2C_MSP.c, 762 :: 		
0x154C	0x4C1D    LDR	R4, [PC, #116]
0x154E	0x45A4    CMP	R12, R4
0x1550	0xD106    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced107
;__Lib_I2C_MSP.c, 763 :: 		
0x1552	0x4D1D    LDR	R5, [PC, #116]
0x1554	0x4C1D    LDR	R4, [PC, #116]
0x1556	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 764 :: 		
0x1558	0x4D1D    LDR	R5, [PC, #116]
0x155A	0x4C1E    LDR	R4, [PC, #120]
0x155C	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 765 :: 		
0x155E	0xE01C    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced108
L___Lib_I2C_MSP_I2Cx_Init_Advanced107:
;__Lib_I2C_MSP.c, 766 :: 		
0x1560	0x4C1D    LDR	R4, [PC, #116]
0x1562	0x45A4    CMP	R12, R4
0x1564	0xD106    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced109
;__Lib_I2C_MSP.c, 767 :: 		
0x1566	0x4D1D    LDR	R5, [PC, #116]
0x1568	0x4C18    LDR	R4, [PC, #96]
0x156A	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 768 :: 		
0x156C	0x4D1C    LDR	R5, [PC, #112]
0x156E	0x4C19    LDR	R4, [PC, #100]
0x1570	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 769 :: 		
0x1572	0xE012    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced110
L___Lib_I2C_MSP_I2Cx_Init_Advanced109:
;__Lib_I2C_MSP.c, 770 :: 		
0x1574	0x4C1B    LDR	R4, [PC, #108]
0x1576	0x45A4    CMP	R12, R4
0x1578	0xD106    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced111
;__Lib_I2C_MSP.c, 771 :: 		
0x157A	0x4D1B    LDR	R5, [PC, #108]
0x157C	0x4C13    LDR	R4, [PC, #76]
0x157E	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 772 :: 		
0x1580	0x4D1A    LDR	R5, [PC, #104]
0x1582	0x4C14    LDR	R4, [PC, #80]
0x1584	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 773 :: 		
0x1586	0xE008    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced112
L___Lib_I2C_MSP_I2Cx_Init_Advanced111:
;__Lib_I2C_MSP.c, 774 :: 		
0x1588	0x4C19    LDR	R4, [PC, #100]
0x158A	0x45A4    CMP	R12, R4
0x158C	0xD105    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced113
;__Lib_I2C_MSP.c, 775 :: 		
0x158E	0x4D19    LDR	R5, [PC, #100]
0x1590	0x4C0E    LDR	R4, [PC, #56]
0x1592	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 776 :: 		
0x1594	0x4D18    LDR	R5, [PC, #96]
0x1596	0x4C0F    LDR	R4, [PC, #60]
0x1598	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 777 :: 		
L___Lib_I2C_MSP_I2Cx_Init_Advanced113:
L___Lib_I2C_MSP_I2Cx_Init_Advanced112:
L___Lib_I2C_MSP_I2Cx_Init_Advanced110:
L___Lib_I2C_MSP_I2Cx_Init_Advanced108:
;__Lib_I2C_MSP.c, 779 :: 		
0x159A	0xF2400101  MOVW	R1, #1
0x159E	0x4660    MOV	R0, R12
0x15A0	0xF7FFFD74  BL	__Lib_I2C_MSP_I2C_setMode+0
;__Lib_I2C_MSP.c, 781 :: 		
0x15A4	0x4660    MOV	R0, R12
0x15A6	0xF7FFFD79  BL	__Lib_I2C_MSP_I2C_enableModule+0
;__Lib_I2C_MSP.c, 783 :: 		
0x15AA	0x2103    MOVS	R1, #3
0x15AC	0x4660    MOV	R0, R12
0x15AE	0xF7FFFD5B  BL	__Lib_I2C_MSP_I2C_clearInterruptFlag+0
;__Lib_I2C_MSP.c, 784 :: 		
0x15B2	0x2102    MOVS	R1, #2
0x15B4	0x4660    MOV	R0, R12
; I2C_BASE end address is: 48 (R12)
0x15B6	0xF7FFFD61  BL	__Lib_I2C_MSP_I2C_enableInterrupt+0
;__Lib_I2C_MSP.c, 785 :: 		
L_end_I2Cx_Init_Advanced:
0x15BA	0xF8DDE000  LDR	LR, [SP, #0]
0x15BE	0xB007    ADD	SP, SP, #28
0x15C0	0x4770    BX	LR
0x15C2	0xBF00    NOP
0x15C4	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x15C8	0x0AF50000  	_I2C0_Read+0
0x15CC	0x00882000  	_I2C_Read_Ptr+0
0x15D0	0x0A150000  	_I2C0_Write+0
0x15D4	0x008C2000  	_I2C_Write_Ptr+0
0x15D8	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x15DC	0x0AD10000  	_I2C1_Read+0
0x15E0	0x09C50000  	_I2C1_Write+0
0x15E4	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x15E8	0x0B3D0000  	_I2C2_Read+0
0x15EC	0x09A10000  	_I2C2_Write+0
0x15F0	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x15F4	0x0B190000  	_I2C3_Read+0
0x15F8	0x0B610000  	_I2C3_Write+0
; end of __Lib_I2C_MSP_I2Cx_Init_Advanced
_CS_GetClocksFrequency:
;__Lib_System_MSP432P.c, 586 :: 		
; CS_Clocks start address is: 0 (R0)
0x10AC	0xB082    SUB	SP, SP, #8
0x10AE	0xF8CDE000  STR	LR, [SP, #0]
0x10B2	0x4604    MOV	R4, R0
; CS_Clocks end address is: 0 (R0)
; CS_Clocks start address is: 16 (R4)
;__Lib_System_MSP432P.c, 589 :: 		
0x10B4	0x4928    LDR	R1, [PC, #160]
0x10B6	0x6809    LDR	R1, [R1, #0]
0x10B8	0xF40161E0  AND	R1, R1, #1792
0x10BC	0x0A09    LSRS	R1, R1, #8
; lsource start address is: 0 (R0)
0x10BE	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 590 :: 		
0x10C0	0x4925    LDR	R1, [PC, #148]
0x10C2	0x6809    LDR	R1, [R1, #0]
0x10C4	0xF00161E0  AND	R1, R1, #117440512
0x10C8	0x0E09    LSRS	R1, R1, #24
; ldivider start address is: 8 (R2)
0x10CA	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 591 :: 		
0x10CC	0x4621    MOV	R1, R4
0x10CE	0x9101    STR	R1, [SP, #4]
0x10D0	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x10D2	0xF7FFFED7  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x10D6	0x9901    LDR	R1, [SP, #4]
0x10D8	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 593 :: 		
0x10DA	0x491F    LDR	R1, [PC, #124]
0x10DC	0x6809    LDR	R1, [R1, #0]
0x10DE	0xF0010170  AND	R1, R1, #112
0x10E2	0x0909    LSRS	R1, R1, #4
; lsource start address is: 0 (R0)
0x10E4	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 594 :: 		
0x10E6	0x491C    LDR	R1, [PC, #112]
0x10E8	0x6809    LDR	R1, [R1, #0]
0x10EA	0xF40101E0  AND	R1, R1, #7340032
0x10EE	0x0D09    LSRS	R1, R1, #20
; ldivider start address is: 8 (R2)
0x10F0	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 595 :: 		
0x10F2	0xF2040108  ADDW	R1, R4, #8
0x10F6	0x9101    STR	R1, [SP, #4]
0x10F8	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x10FA	0xF7FFFEC3  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x10FE	0x9901    LDR	R1, [SP, #4]
0x1100	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 597 :: 		
0x1102	0x4915    LDR	R1, [PC, #84]
0x1104	0x6809    LDR	R1, [R1, #0]
0x1106	0xF0010170  AND	R1, R1, #112
0x110A	0x0909    LSRS	R1, R1, #4
; lsource start address is: 0 (R0)
0x110C	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 598 :: 		
0x110E	0x4912    LDR	R1, [PC, #72]
0x1110	0x6809    LDR	R1, [R1, #0]
0x1112	0xF00141E0  AND	R1, R1, #1879048192
0x1116	0x0F09    LSRS	R1, R1, #28
; ldivider start address is: 8 (R2)
0x1118	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 599 :: 		
0x111A	0xF204010C  ADDW	R1, R4, #12
0x111E	0x9101    STR	R1, [SP, #4]
0x1120	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x1122	0xF7FFFEAF  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x1126	0x9901    LDR	R1, [SP, #4]
0x1128	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 601 :: 		
0x112A	0x490B    LDR	R1, [PC, #44]
0x112C	0x6809    LDR	R1, [R1, #0]
0x112E	0xF0010107  AND	R1, R1, #7
; lsource start address is: 0 (R0)
0x1132	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 602 :: 		
0x1134	0x4908    LDR	R1, [PC, #32]
0x1136	0x6809    LDR	R1, [R1, #0]
0x1138	0xF40121E0  AND	R1, R1, #458752
0x113C	0x0C09    LSRS	R1, R1, #16
; ldivider start address is: 8 (R2)
0x113E	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 603 :: 		
0x1140	0x1D21    ADDS	R1, R4, #4
; CS_Clocks end address is: 16 (R4)
0x1142	0x9101    STR	R1, [SP, #4]
0x1144	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x1146	0xF7FFFE9D  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x114A	0x9901    LDR	R1, [SP, #4]
0x114C	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 604 :: 		
L_end_CS_GetClocksFrequency:
0x114E	0xF8DDE000  LDR	LR, [SP, #0]
0x1152	0xB002    ADD	SP, SP, #8
0x1154	0x4770    BX	LR
0x1156	0xBF00    NOP
0x1158	0x04084001  	CS_CSCTL1+0
; end of _CS_GetClocksFrequency
__Lib_System_MSP432P_CS_ComputeClockFrequency:
;__Lib_System_MSP432P.c, 526 :: 		
; divider start address is: 4 (R1)
; source start address is: 0 (R0)
0x0E84	0xB081    SUB	SP, SP, #4
0x0E86	0xF8CDE000  STR	LR, [SP, #0]
0x0E8A	0x4602    MOV	R2, R0
; divider end address is: 4 (R1)
; source end address is: 0 (R0)
; source start address is: 8 (R2)
; divider start address is: 4 (R1)
;__Lib_System_MSP432P.c, 529 :: 		
0x0E8C	0x4608    MOV	R0, R1
; divider end address is: 4 (R1)
0x0E8E	0xF7FFFD7F  BL	__Lib_System_MSP432P_CS_GetDividerValue+0
; calcDivider start address is: 12 (R3)
0x0E92	0xB2C3    UXTB	R3, R0
;__Lib_System_MSP432P.c, 531 :: 		
0x0E94	0xE071    B	L___Lib_System_MSP432P_CS_ComputeClockFrequency48
; source end address is: 8 (R2)
;__Lib_System_MSP432P.c, 533 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency50:
;__Lib_System_MSP432P.c, 534 :: 		
0x0E96	0x4A42    LDR	R2, [PC, #264]
0x0E98	0x6812    LDR	R2, [R2, #0]
0x0E9A	0xF0020201  AND	R2, R2, #1
0x0E9E	0xB1D2    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency51
;__Lib_System_MSP432P.c, 535 :: 		
0x0EA0	0xF2400001  MOVW	R0, #1
0x0EA4	0xF7FFFDA0  BL	__Lib_System_MSP432P_CS_ClearInterruptFlag+0
;__Lib_System_MSP432P.c, 536 :: 		
0x0EA8	0x4A3D    LDR	R2, [PC, #244]
0x0EAA	0x6812    LDR	R2, [R2, #0]
0x0EAC	0xF0020201  AND	R2, R2, #1
0x0EB0	0xB18A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency52
;__Lib_System_MSP432P.c, 537 :: 		
0x0EB2	0x4A3C    LDR	R2, [PC, #240]
0x0EB4	0x6812    LDR	R2, [R2, #0]
0x0EB6	0xF4024200  AND	R2, R2, #32768
0x0EBA	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency53
;__Lib_System_MSP432P.c, 538 :: 		
0x0EBC	0xF44F32FA  MOV	R2, #128000
0x0EC0	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0EC4	0x4610    MOV	R0, R2
0x0EC6	0xE066    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency53:
;__Lib_System_MSP432P.c, 540 :: 		
; calcDivider start address is: 12 (R3)
0x0EC8	0xF2480200  MOVW	R2, #32768
0x0ECC	0xFBB2F2F3  UDIV	R2, R2, R3
0x0ED0	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x0ED2	0xB290    UXTH	R0, R2
0x0ED4	0xE05F    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 541 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency52:
;__Lib_System_MSP432P.c, 542 :: 		
; calcDivider start address is: 12 (R3)
L___Lib_System_MSP432P_CS_ComputeClockFrequency51:
;__Lib_System_MSP432P.c, 543 :: 		
0x0ED6	0x4A34    LDR	R2, [PC, #208]
0x0ED8	0x6812    LDR	R2, [R2, #0]
0x0EDA	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0EDE	0x4610    MOV	R0, R2
0x0EE0	0xE059    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 546 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency55:
;__Lib_System_MSP432P.c, 547 :: 		
; calcDivider start address is: 12 (R3)
0x0EE2	0x4A2F    LDR	R2, [PC, #188]
0x0EE4	0x6812    LDR	R2, [R2, #0]
0x0EE6	0xF0020202  AND	R2, R2, #2
0x0EEA	0xB1D2    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency56
;__Lib_System_MSP432P.c, 548 :: 		
0x0EEC	0xF2400002  MOVW	R0, #2
0x0EF0	0xF7FFFD7A  BL	__Lib_System_MSP432P_CS_ClearInterruptFlag+0
;__Lib_System_MSP432P.c, 549 :: 		
0x0EF4	0x4A2A    LDR	R2, [PC, #168]
0x0EF6	0x6812    LDR	R2, [R2, #0]
0x0EF8	0xF0020202  AND	R2, R2, #2
0x0EFC	0xB18A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency57
;__Lib_System_MSP432P.c, 550 :: 		
0x0EFE	0x4A29    LDR	R2, [PC, #164]
0x0F00	0x6812    LDR	R2, [R2, #0]
0x0F02	0xF4024200  AND	R2, R2, #32768
0x0F06	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency58
;__Lib_System_MSP432P.c, 551 :: 		
0x0F08	0xF44F32FA  MOV	R2, #128000
0x0F0C	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0F10	0x4610    MOV	R0, R2
0x0F12	0xE040    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency58:
;__Lib_System_MSP432P.c, 553 :: 		
; calcDivider start address is: 12 (R3)
0x0F14	0xF2480200  MOVW	R2, #32768
0x0F18	0xFBB2F2F3  UDIV	R2, R2, R3
0x0F1C	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x0F1E	0xB290    UXTH	R0, R2
0x0F20	0xE039    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 554 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency57:
;__Lib_System_MSP432P.c, 555 :: 		
; calcDivider start address is: 12 (R3)
L___Lib_System_MSP432P_CS_ComputeClockFrequency56:
;__Lib_System_MSP432P.c, 556 :: 		
0x0F22	0x4A22    LDR	R2, [PC, #136]
0x0F24	0x6812    LDR	R2, [R2, #0]
0x0F26	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0F2A	0x4610    MOV	R0, R2
0x0F2C	0xE033    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 559 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency60:
;__Lib_System_MSP432P.c, 560 :: 		
; calcDivider start address is: 12 (R3)
0x0F2E	0x4A20    LDR	R2, [PC, #128]
0x0F30	0x6812    LDR	R2, [R2, #0]
0x0F32	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0F36	0x4610    MOV	R0, R2
0x0F38	0xE02D    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 563 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency61:
;__Lib_System_MSP432P.c, 564 :: 		
; calcDivider start address is: 12 (R3)
0x0F3A	0x4A1A    LDR	R2, [PC, #104]
0x0F3C	0x6812    LDR	R2, [R2, #0]
0x0F3E	0xF4024200  AND	R2, R2, #32768
0x0F42	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency62
;__Lib_System_MSP432P.c, 565 :: 		
0x0F44	0xF44F32FA  MOV	R2, #128000
0x0F48	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0F4C	0x4610    MOV	R0, R2
0x0F4E	0xE022    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency62:
;__Lib_System_MSP432P.c, 567 :: 		
; calcDivider start address is: 12 (R3)
0x0F50	0xF2480200  MOVW	R2, #32768
0x0F54	0xFBB2F2F3  UDIV	R2, R2, R3
0x0F58	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x0F5A	0xB290    UXTH	R0, R2
0x0F5C	0xE01B    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 569 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency64:
;__Lib_System_MSP432P.c, 570 :: 		
; calcDivider start address is: 12 (R3)
0x0F5E	0xF7FFFD79  BL	__Lib_System_MSP432P_CS_getDCOFrequency+0
0x0F62	0xFBB0F2F3  UDIV	R2, R0, R3
; calcDivider end address is: 12 (R3)
0x0F66	0x4610    MOV	R0, R2
0x0F68	0xE015    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 572 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency65:
;__Lib_System_MSP432P.c, 573 :: 		
; calcDivider start address is: 12 (R3)
0x0F6A	0x4A12    LDR	R2, [PC, #72]
0x0F6C	0x6812    LDR	R2, [R2, #0]
0x0F6E	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0F72	0x4610    MOV	R0, R2
0x0F74	0xE00F    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 575 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency66:
;__Lib_System_MSP432P.c, 576 :: 		
0x0F76	0x2000    MOVS	R0, #0
0x0F78	0xE00D    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 577 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency48:
; calcDivider start address is: 12 (R3)
; source start address is: 8 (R2)
0x0F7A	0x2A00    CMP	R2, #0
0x0F7C	0xF43FAF8B  BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency50
0x0F80	0x2A05    CMP	R2, #5
0x0F82	0xD0AE    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency55
0x0F84	0x2A01    CMP	R2, #1
0x0F86	0xD0D2    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency60
0x0F88	0x2A02    CMP	R2, #2
0x0F8A	0xD0D6    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency61
0x0F8C	0x2A03    CMP	R2, #3
0x0F8E	0xD0E6    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency64
0x0F90	0x2A04    CMP	R2, #4
0x0F92	0xD0EA    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency65
; source end address is: 8 (R2)
; calcDivider end address is: 12 (R3)
0x0F94	0xE7EF    B	L___Lib_System_MSP432P_CS_ComputeClockFrequency66
;__Lib_System_MSP432P.c, 578 :: 		
L_end_CS_ComputeClockFrequency:
0x0F96	0xF8DDE000  LDR	LR, [SP, #0]
0x0F9A	0xB001    ADD	SP, SP, #4
0x0F9C	0x4770    BX	LR
0x0F9E	0xBF00    NOP
0x0FA0	0x04484001  	CS_CSIFG+0
0x0FA4	0x04304001  	CS_CSCLKEN+0
0x0FA8	0x00942000  	__Lib_System_MSP432P_lfxtFreq+0
0x0FAC	0x00982000  	__Lib_System_MSP432P_hfxtFreq+0
0x0FB0	0x002C2000  	__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY+0
0x0FB4	0x00302000  	__Lib_System_MSP432P_CS_MODCLK_FREQUENCY+0
; end of __Lib_System_MSP432P_CS_ComputeClockFrequency
__Lib_System_MSP432P_CS_GetDividerValue:
;__Lib_System_MSP432P.c, 459 :: 		
; divider start address is: 0 (R0)
0x0990	0xB081    SUB	SP, SP, #4
; divider end address is: 0 (R0)
; divider start address is: 0 (R0)
;__Lib_System_MSP432P.c, 460 :: 		
0x0992	0x2101    MOVS	R1, #1
0x0994	0xB209    SXTH	R1, R1
0x0996	0x4081    LSLS	R1, R0
0x0998	0xB209    SXTH	R1, R1
; divider end address is: 0 (R0)
0x099A	0xB208    SXTH	R0, R1
;__Lib_System_MSP432P.c, 461 :: 		
L_end_CS_GetDividerValue:
0x099C	0xB001    ADD	SP, SP, #4
0x099E	0x4770    BX	LR
; end of __Lib_System_MSP432P_CS_GetDividerValue
__Lib_System_MSP432P_CS_ClearInterruptFlag:
;__Lib_System_MSP432P.c, 469 :: 		
; flags start address is: 0 (R0)
0x09E8	0xB081    SUB	SP, SP, #4
; flags end address is: 0 (R0)
; flags start address is: 0 (R0)
;__Lib_System_MSP432P.c, 471 :: 		
0x09EA	0x4A07    LDR	R2, [PC, #28]
0x09EC	0x4907    LDR	R1, [PC, #28]
0x09EE	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 472 :: 		
0x09F0	0x4907    LDR	R1, [PC, #28]
0x09F2	0x6809    LDR	R1, [R1, #0]
0x09F4	0xEA410200  ORR	R2, R1, R0, LSL #0
; flags end address is: 0 (R0)
0x09F8	0x4905    LDR	R1, [PC, #20]
0x09FA	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 474 :: 		
0x09FC	0x2201    MOVS	R2, #1
0x09FE	0x4903    LDR	R1, [PC, #12]
0x0A00	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 475 :: 		
L_end_CS_ClearInterruptFlag:
0x0A02	0xB001    ADD	SP, SP, #4
0x0A04	0x4770    BX	LR
0x0A06	0xBF00    NOP
0x0A08	0x695A0000  	#26970
0x0A0C	0x04004001  	CS_CSKEY+0
0x0A10	0x04504001  	CS_CSCLRIFG+0
; end of __Lib_System_MSP432P_CS_ClearInterruptFlag
__Lib_System_MSP432P_CS_getDCOFrequency:
;__Lib_System_MSP432P.c, 483 :: 		
0x0A54	0xB082    SUB	SP, SP, #8
;__Lib_System_MSP432P.c, 486 :: 		
0x0A56	0x4817    LDR	R0, [PC, #92]
0x0A58	0x6800    LDR	R0, [R0, #0]
0x0A5A	0xF40021E0  AND	R1, R0, #458752
0x0A5E	0xE014    B	L___Lib_System_MSP432P_CS_getDCOFrequency39
;__Lib_System_MSP432P.c, 488 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency41:
;__Lib_System_MSP432P.c, 489 :: 		
0x0A60	0x4815    LDR	R0, [PC, #84]
0x0A62	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 490 :: 		
0x0A64	0xE023    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 491 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency42:
;__Lib_System_MSP432P.c, 492 :: 		
0x0A66	0x4815    LDR	R0, [PC, #84]
0x0A68	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 493 :: 		
0x0A6A	0xE020    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 494 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency43:
;__Lib_System_MSP432P.c, 495 :: 		
0x0A6C	0x4814    LDR	R0, [PC, #80]
0x0A6E	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 496 :: 		
0x0A70	0xE01D    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 497 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency44:
;__Lib_System_MSP432P.c, 498 :: 		
0x0A72	0x4814    LDR	R0, [PC, #80]
0x0A74	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 499 :: 		
0x0A76	0xE01A    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 500 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency45:
;__Lib_System_MSP432P.c, 501 :: 		
0x0A78	0x4813    LDR	R0, [PC, #76]
0x0A7A	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 502 :: 		
0x0A7C	0xE017    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 503 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency46:
;__Lib_System_MSP432P.c, 504 :: 		
0x0A7E	0x4813    LDR	R0, [PC, #76]
0x0A80	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 505 :: 		
0x0A82	0xE014    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 506 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency47:
;__Lib_System_MSP432P.c, 507 :: 		
0x0A84	0x2000    MOVS	R0, #0
0x0A86	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 508 :: 		
0x0A88	0xE011    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
L___Lib_System_MSP432P_CS_getDCOFrequency39:
0x0A8A	0x2900    CMP	R1, #0
0x0A8C	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency41
0x0A8E	0xF5B13F80  CMP	R1, #65536
0x0A92	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency42
0x0A94	0xF5B13F00  CMP	R1, #131072
0x0A98	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency43
0x0A9A	0xF5B13F40  CMP	R1, #196608
0x0A9E	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency44
0x0AA0	0xF5B12F80  CMP	R1, #262144
0x0AA4	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency45
0x0AA6	0xF5B12FA0  CMP	R1, #327680
0x0AAA	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency46
0x0AAC	0xE7EA    B	L___Lib_System_MSP432P_CS_getDCOFrequency47
L___Lib_System_MSP432P_CS_getDCOFrequency40:
;__Lib_System_MSP432P.c, 510 :: 		
0x0AAE	0x9801    LDR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 511 :: 		
L_end_CS_getDCOFrequency:
0x0AB0	0xB002    ADD	SP, SP, #8
0x0AB2	0x4770    BX	LR
0x0AB4	0x04044001  	CS_CSCTL0+0
0x0AB8	0xE3600016  	#1500000
0x0ABC	0xC6C0002D  	#3000000
0x0AC0	0x8D80005B  	#6000000
0x0AC4	0x1B0000B7  	#12000000
0x0AC8	0x3600016E  	#24000000
0x0ACC	0x6C0002DC  	#48000000
; end of __Lib_System_MSP432P_CS_getDCOFrequency
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_MSP.c, 202 :: 		
; module start address is: 0 (R0)
0x115C	0xB081    SUB	SP, SP, #4
0x115E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_MSP.c, 206 :: 		
; cnt start address is: 40 (R10)
0x1162	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; cnt end address is: 40 (R10)
0x1166	0x4681    MOV	R9, R0
L_GPIO_Alternate_Function_Enable27:
; cnt start address is: 40 (R10)
; module start address is: 36 (R9)
0x1168	0xF10901D8  ADD	R1, R9, #216
0x116C	0x7809    LDRB	R1, [R1, #0]
0x116E	0x458A    CMP	R10, R1
0x1170	0xD23A    BCS	L_GPIO_Alternate_Function_Enable28
;__Lib_GPIO_MSP.c, 207 :: 		
0x1172	0x210C    MOVS	R1, #12
0x1174	0xFB0AF101  MUL	R1, R10, R1
0x1178	0xEB090101  ADD	R1, R9, R1, LSL #0
; tmpPinDsc start address is: 44 (R11)
0x117C	0x468B    MOV	R11, R1
;__Lib_GPIO_MSP.c, 209 :: 		
0x117E	0xF10B0108  ADD	R1, R11, #8
0x1182	0x7809    LDRB	R1, [R1, #0]
0x1184	0x291F    CMP	R1, #31
0x1186	0xD115    BNE	L_GPIO_Alternate_Function_Enable30
;__Lib_GPIO_MSP.c, 210 :: 		
0x1188	0xF10B0108  ADD	R1, R11, #8
0x118C	0x7809    LDRB	R1, [R1, #0]
0x118E	0xB2CC    UXTB	R4, R1
0x1190	0xF10B0106  ADD	R1, R11, #6
0x1194	0x8809    LDRH	R1, [R1, #0]
0x1196	0xB28B    UXTH	R3, R1
0x1198	0xF10B0104  ADD	R1, R11, #4
0x119C	0x8809    LDRH	R1, [R1, #0]
0x119E	0xB28A    UXTH	R2, R1
0x11A0	0xF8DB1000  LDR	R1, [R11, #0]
; tmpPinDsc end address is: 44 (R11)
0x11A4	0x4608    MOV	R0, R1
0x11A6	0xB291    UXTH	R1, R2
0x11A8	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x11AA	0xB410    PUSH	(R4)
0x11AC	0xF7FFFD14  BL	_GPIO_Config+0
0x11B0	0xB001    ADD	SP, SP, #4
0x11B2	0xE014    B	L_GPIO_Alternate_Function_Enable31
L_GPIO_Alternate_Function_Enable30:
;__Lib_GPIO_MSP.c, 212 :: 		
; tmpPinDsc start address is: 44 (R11)
0x11B4	0xF10B0108  ADD	R1, R11, #8
0x11B8	0x7809    LDRB	R1, [R1, #0]
0x11BA	0xB2CC    UXTB	R4, R1
0x11BC	0xF10B0106  ADD	R1, R11, #6
0x11C0	0x8809    LDRH	R1, [R1, #0]
0x11C2	0xB28B    UXTH	R3, R1
0x11C4	0xF10B0104  ADD	R1, R11, #4
0x11C8	0x8809    LDRH	R1, [R1, #0]
0x11CA	0xB28A    UXTH	R2, R1
0x11CC	0xF8DB1000  LDR	R1, [R11, #0]
; tmpPinDsc end address is: 44 (R11)
0x11D0	0x4608    MOV	R0, R1
0x11D2	0xB291    UXTH	R1, R2
0x11D4	0x22FF    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x11D6	0xB410    PUSH	(R4)
0x11D8	0xF7FFFCFE  BL	_GPIO_Config+0
0x11DC	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable31:
;__Lib_GPIO_MSP.c, 206 :: 		
0x11DE	0xF10A0A01  ADD	R10, R10, #1
0x11E2	0xFA5FFA8A  UXTB	R10, R10
;__Lib_GPIO_MSP.c, 213 :: 		
; module end address is: 36 (R9)
; cnt end address is: 40 (R10)
0x11E6	0xE7BF    B	L_GPIO_Alternate_Function_Enable27
L_GPIO_Alternate_Function_Enable28:
;__Lib_GPIO_MSP.c, 214 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x11E8	0xF8DDE000  LDR	LR, [SP, #0]
0x11EC	0xB001    ADD	SP, SP, #4
0x11EE	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
_GPIO_Config:
;__Lib_GPIO_MSP.c, 112 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0BD8	0xB083    SUB	SP, SP, #12
0x0BDA	0xF8CDE000  STR	LR, [SP, #0]
0x0BDE	0xB28D    UXTH	R5, R1
0x0BE0	0x4601    MOV	R1, R0
0x0BE2	0xB2D0    UXTB	R0, R2
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 4 (R1)
; pin_mask start address is: 20 (R5)
; dir start address is: 0 (R0)
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
0x0BE4	0xF9BD200C  LDRSH	R2, [SP, #12]
;__Lib_GPIO_MSP.c, 117 :: 		
0x0BE8	0xF0010401  AND	R4, R1, #1
0x0BEC	0xB114    CBZ	R4, L__GPIO_Config32
;__Lib_GPIO_MSP.c, 118 :: 		
0x0BEE	0x022F    LSLS	R7, R5, #8
0x0BF0	0xB2BF    UXTH	R7, R7
; pin_mask end address is: 20 (R5)
; pin_mask start address is: 28 (R7)
; pin_mask end address is: 28 (R7)
0x0BF2	0xE000    B	L_GPIO_Config0
L__GPIO_Config32:
;__Lib_GPIO_MSP.c, 117 :: 		
0x0BF4	0xB2AF    UXTH	R7, R5
;__Lib_GPIO_MSP.c, 118 :: 		
L_GPIO_Config0:
;__Lib_GPIO_MSP.c, 120 :: 		
; pin_mask start address is: 28 (R7)
0x0BF6	0x4C8F    LDR	R4, [PC, #572]
0x0BF8	0x1B0C    SUB	R4, R1, R4
; port end address is: 4 (R1)
0x0BFA	0x0964    LSRS	R4, R4, #5
0x0BFC	0x0165    LSLS	R5, R4, #5
0x0BFE	0x4C8D    LDR	R4, [PC, #564]
0x0C00	0x1964    ADDS	R4, R4, R5
; port start address is: 32 (R8)
0x0C02	0x46A0    MOV	R8, R4
;__Lib_GPIO_MSP.c, 123 :: 		
0x0C04	0x4C8C    LDR	R4, [PC, #560]
0x0C06	0x42A0    CMP	R0, R4
0x0C08	0xD107    BNE	L_GPIO_Config1
; dir end address is: 0 (R0)
;__Lib_GPIO_MSP.c, 124 :: 		
0x0C0A	0xF1080604  ADD	R6, R8, #4
0x0C0E	0x43FD    MVN	R5, R7
0x0C10	0xB2AD    UXTH	R5, R5
0x0C12	0x8834    LDRH	R4, [R6, #0]
0x0C14	0x402C    ANDS	R4, R5
0x0C16	0x8034    STRH	R4, [R6, #0]
0x0C18	0xE007    B	L_GPIO_Config2
L_GPIO_Config1:
;__Lib_GPIO_MSP.c, 125 :: 		
; dir start address is: 0 (R0)
0x0C1A	0x4C88    LDR	R4, [PC, #544]
0x0C1C	0x42A0    CMP	R0, R4
0x0C1E	0xD104    BNE	L_GPIO_Config3
; dir end address is: 0 (R0)
;__Lib_GPIO_MSP.c, 126 :: 		
0x0C20	0xF1080504  ADD	R5, R8, #4
0x0C24	0x882C    LDRH	R4, [R5, #0]
0x0C26	0x433C    ORRS	R4, R7
0x0C28	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config3:
L_GPIO_Config2:
;__Lib_GPIO_MSP.c, 128 :: 		
0x0C2A	0xF2400401  MOVW	R4, __GPIO_CFG_RESISTOR_DISABLE
0x0C2E	0xEA030404  AND	R4, R3, R4, LSL #0
0x0C32	0xB2A4    UXTH	R4, R4
0x0C34	0xB13C    CBZ	R4, L_GPIO_Config4
;__Lib_GPIO_MSP.c, 129 :: 		
0x0C36	0xF1080606  ADD	R6, R8, #6
0x0C3A	0x43FD    MVN	R5, R7
0x0C3C	0xB2AD    UXTH	R5, R5
0x0C3E	0x8834    LDRH	R4, [R6, #0]
0x0C40	0x402C    ANDS	R4, R5
0x0C42	0x8034    STRH	R4, [R6, #0]
0x0C44	0xE00A    B	L_GPIO_Config5
L_GPIO_Config4:
;__Lib_GPIO_MSP.c, 130 :: 		
0x0C46	0xF2400402  MOVW	R4, __GPIO_CFG_RESISTOR_ENABLE
0x0C4A	0xEA030404  AND	R4, R3, R4, LSL #0
0x0C4E	0xB2A4    UXTH	R4, R4
0x0C50	0xB124    CBZ	R4, L_GPIO_Config6
;__Lib_GPIO_MSP.c, 131 :: 		
0x0C52	0xF1080506  ADD	R5, R8, #6
0x0C56	0x882C    LDRH	R4, [R5, #0]
0x0C58	0x433C    ORRS	R4, R7
0x0C5A	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config6:
L_GPIO_Config5:
;__Lib_GPIO_MSP.c, 133 :: 		
0x0C5C	0xF2400404  MOVW	R4, __GPIO_CFG_DRIVE_REGULAR
0x0C60	0xEA030404  AND	R4, R3, R4, LSL #0
0x0C64	0xB2A4    UXTH	R4, R4
0x0C66	0xB13C    CBZ	R4, L_GPIO_Config7
;__Lib_GPIO_MSP.c, 134 :: 		
0x0C68	0xF1080608  ADD	R6, R8, #8
0x0C6C	0x43FD    MVN	R5, R7
0x0C6E	0xB2AD    UXTH	R5, R5
0x0C70	0x8834    LDRH	R4, [R6, #0]
0x0C72	0x402C    ANDS	R4, R5
0x0C74	0x8034    STRH	R4, [R6, #0]
0x0C76	0xE00A    B	L_GPIO_Config8
L_GPIO_Config7:
;__Lib_GPIO_MSP.c, 135 :: 		
0x0C78	0xF2400408  MOVW	R4, __GPIO_CFG_DRIVE_HIGH
0x0C7C	0xEA030404  AND	R4, R3, R4, LSL #0
0x0C80	0xB2A4    UXTH	R4, R4
0x0C82	0xB124    CBZ	R4, L_GPIO_Config9
;__Lib_GPIO_MSP.c, 136 :: 		
0x0C84	0xF1080508  ADD	R5, R8, #8
0x0C88	0x882C    LDRH	R4, [R5, #0]
0x0C8A	0x433C    ORRS	R4, R7
0x0C8C	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config9:
L_GPIO_Config8:
;__Lib_GPIO_MSP.c, 138 :: 		
0x0C8E	0xF2400410  MOVW	R4, __GPIO_CFG_INT_LOW2HIGH
0x0C92	0xEA030404  AND	R4, R3, R4, LSL #0
0x0C96	0xB2A4    UXTH	R4, R4
0x0C98	0xB13C    CBZ	R4, L_GPIO_Config10
;__Lib_GPIO_MSP.c, 139 :: 		
0x0C9A	0xF1080618  ADD	R6, R8, #24
0x0C9E	0x43FD    MVN	R5, R7
0x0CA0	0xB2AD    UXTH	R5, R5
0x0CA2	0x8834    LDRH	R4, [R6, #0]
0x0CA4	0x402C    ANDS	R4, R5
0x0CA6	0x8034    STRH	R4, [R6, #0]
0x0CA8	0xE00A    B	L_GPIO_Config11
L_GPIO_Config10:
;__Lib_GPIO_MSP.c, 140 :: 		
0x0CAA	0xF2400420  MOVW	R4, __GPIO_CFG_INT_HIGH2LOW
0x0CAE	0xEA030404  AND	R4, R3, R4, LSL #0
0x0CB2	0xB2A4    UXTH	R4, R4
0x0CB4	0xB124    CBZ	R4, L_GPIO_Config12
;__Lib_GPIO_MSP.c, 141 :: 		
0x0CB6	0xF1080518  ADD	R5, R8, #24
0x0CBA	0x882C    LDRH	R4, [R5, #0]
0x0CBC	0x433C    ORRS	R4, R7
0x0CBE	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config12:
L_GPIO_Config11:
;__Lib_GPIO_MSP.c, 143 :: 		
0x0CC0	0xF2400440  MOVW	R4, __GPIO_CFG_INT_DISABLE
0x0CC4	0xEA030404  AND	R4, R3, R4, LSL #0
0x0CC8	0xB2A4    UXTH	R4, R4
0x0CCA	0xB13C    CBZ	R4, L_GPIO_Config13
;__Lib_GPIO_MSP.c, 144 :: 		
0x0CCC	0xF108061A  ADD	R6, R8, #26
0x0CD0	0x43FD    MVN	R5, R7
0x0CD2	0xB2AD    UXTH	R5, R5
0x0CD4	0x8834    LDRH	R4, [R6, #0]
0x0CD6	0x402C    ANDS	R4, R5
0x0CD8	0x8034    STRH	R4, [R6, #0]
0x0CDA	0xE00A    B	L_GPIO_Config14
L_GPIO_Config13:
;__Lib_GPIO_MSP.c, 145 :: 		
0x0CDC	0xF2400480  MOVW	R4, __GPIO_CFG_INT_ENABLE
0x0CE0	0xEA030404  AND	R4, R3, R4, LSL #0
0x0CE4	0xB2A4    UXTH	R4, R4
0x0CE6	0xB124    CBZ	R4, L_GPIO_Config15
;__Lib_GPIO_MSP.c, 146 :: 		
0x0CE8	0xF108051A  ADD	R5, R8, #26
0x0CEC	0x882C    LDRH	R4, [R5, #0]
0x0CEE	0x433C    ORRS	R4, R7
0x0CF0	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config15:
L_GPIO_Config14:
;__Lib_GPIO_MSP.c, 148 :: 		
0x0CF2	0xF4037480  AND	R4, R3, #256
0x0CF6	0xB2A4    UXTH	R4, R4
0x0CF8	0xB97C    CBNZ	R4, L_GPIO_Config16
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 150 :: 		
0x0CFA	0xF108060A  ADD	R6, R8, #10
0x0CFE	0x43FD    MVN	R5, R7
0x0D00	0xB2AD    UXTH	R5, R5
0x0D02	0x8834    LDRH	R4, [R6, #0]
0x0D04	0x402C    ANDS	R4, R5
0x0D06	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 151 :: 		
0x0D08	0xF108060C  ADD	R6, R8, #12
; port end address is: 32 (R8)
0x0D0C	0x43FD    MVN	R5, R7
0x0D0E	0xB2AD    UXTH	R5, R5
; pin_mask end address is: 28 (R7)
0x0D10	0x8834    LDRH	R4, [R6, #0]
0x0D12	0x402C    ANDS	R4, R5
0x0D14	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 152 :: 		
0x0D16	0x2000    MOVS	R0, #0
0x0D18	0xE087    B	L_end_GPIO_Config
;__Lib_GPIO_MSP.c, 153 :: 		
L_GPIO_Config16:
;__Lib_GPIO_MSP.c, 155 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; port start address is: 32 (R8)
; pin_mask start address is: 28 (R7)
0x0D1A	0x2A1F    CMP	R2, #31
0x0D1C	0xDD01    BLE	L_GPIO_Config17
; pin_mask end address is: 28 (R7)
; port end address is: 32 (R8)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 156 :: 		
0x0D1E	0x2001    MOVS	R0, #1
0x0D20	0xE083    B	L_end_GPIO_Config
L_GPIO_Config17:
;__Lib_GPIO_MSP.c, 160 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; port start address is: 32 (R8)
; pin_mask start address is: 28 (R7)
0x0D22	0xF7FFFE89  BL	__Lib_GPIO_MSP_GPIO_PMAP_Unlock+0
;__Lib_GPIO_MSP.c, 161 :: 		
; i start address is: 0 (R0)
0x0D26	0x2000    MOVS	R0, #0
; pin_mask end address is: 28 (R7)
; port end address is: 32 (R8)
; i end address is: 0 (R0)
0x0D28	0xB2B9    UXTH	R1, R7
0x0D2A	0xB2C7    UXTB	R7, R0
0x0D2C	0x4640    MOV	R0, R8
L_GPIO_Config18:
; i start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
; port start address is: 0 (R0)
; port end address is: 0 (R0)
; pin_mask start address is: 4 (R1)
; pin_mask end address is: 4 (R1)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; config start address is: 12 (R3)
; config end address is: 12 (R3)
0x0D2E	0x2F10    CMP	R7, #16
0x0D30	0xF080807A  BCS	L_GPIO_Config19
; port end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 162 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0D34	0xFA21F407  LSR	R4, R1, R7
0x0D38	0xB2A4    UXTH	R4, R4
0x0D3A	0xF0040401  AND	R4, R4, #1
0x0D3E	0xB2A4    UXTH	R4, R4
0x0D40	0x2C00    CMP	R4, #0
0x0D42	0xF000806E  BEQ	L_GPIO_Config21
;__Lib_GPIO_MSP.c, 165 :: 		
0x0D46	0xF200060A  ADDW	R6, R0, #10
0x0D4A	0x43CD    MVN	R5, R1
0x0D4C	0xB2AD    UXTH	R5, R5
0x0D4E	0x8834    LDRH	R4, [R6, #0]
0x0D50	0x402C    ANDS	R4, R5
0x0D52	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 166 :: 		
0x0D54	0xF200060C  ADDW	R6, R0, #12
0x0D58	0x43CD    MVN	R5, R1
0x0D5A	0xB2AD    UXTH	R5, R5
0x0D5C	0x8834    LDRH	R4, [R6, #0]
0x0D5E	0x402C    ANDS	R4, R5
0x0D60	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 168 :: 		
0x0D62	0xF4036480  AND	R4, R3, #1024
0x0D66	0xB2A4    UXTH	R4, R4
0x0D68	0xB12C    CBZ	R4, L_GPIO_Config22
;__Lib_GPIO_MSP.c, 169 :: 		
0x0D6A	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_GPIO_MSP.c, 170 :: 		
0x0D6E	0x2400    MOVS	R4, #0
0x0D70	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_GPIO_MSP.c, 171 :: 		
0x0D74	0xE00D    B	L_GPIO_Config23
L_GPIO_Config22:
0x0D76	0xF4036400  AND	R4, R3, #2048
0x0D7A	0xB2A4    UXTH	R4, R4
0x0D7C	0xB12C    CBZ	R4, L_GPIO_Config24
;__Lib_GPIO_MSP.c, 172 :: 		
0x0D7E	0x2400    MOVS	R4, #0
0x0D80	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_GPIO_MSP.c, 173 :: 		
0x0D84	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_GPIO_MSP.c, 174 :: 		
0x0D88	0xE003    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_MSP.c, 175 :: 		
0x0D8A	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_GPIO_MSP.c, 176 :: 		
0x0D8E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_GPIO_MSP.c, 177 :: 		
L_GPIO_Config25:
L_GPIO_Config23:
;__Lib_GPIO_MSP.c, 179 :: 		
0x0D92	0xF200060A  ADDW	R6, R0, #10
0x0D96	0x8835    LDRH	R5, [R6, #0]
0x0D98	0xF8BD4006  LDRH	R4, [SP, #6]
0x0D9C	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0DA0	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 180 :: 		
0x0DA2	0xF200060C  ADDW	R6, R0, #12
0x0DA6	0x8835    LDRH	R5, [R6, #0]
0x0DA8	0xF8BD4008  LDRH	R4, [SP, #8]
0x0DAC	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0DB0	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 183 :: 		
0x0DB2	0x4C23    LDR	R4, [PC, #140]
0x0DB4	0x1B04    SUB	R4, R0, R4
;__Lib_GPIO_MSP.c, 184 :: 		
0x0DB6	0x0964    LSRS	R4, R4, #5
0x0DB8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_GPIO_MSP.c, 186 :: 		
0x0DBC	0x4C21    LDR	R4, [PC, #132]
0x0DBE	0x42A2    CMP	R2, R4
0x0DC0	0xD018    BEQ	L_GPIO_Config26
;__Lib_GPIO_MSP.c, 187 :: 		
0x0DC2	0xF8BD4004  LDRH	R4, [SP, #4]
0x0DC6	0x00E4    LSLS	R4, R4, #3
0x0DC8	0xB2A4    UXTH	R4, R4
0x0DCA	0x0065    LSLS	R5, R4, #1
0x0DCC	0x4C1E    LDR	R4, [PC, #120]
0x0DCE	0x1965    ADDS	R5, R4, R5
0x0DD0	0x087C    LSRS	R4, R7, #1
0x0DD2	0xB2E4    UXTB	R4, R4
0x0DD4	0x0064    LSLS	R4, R4, #1
0x0DD6	0x192E    ADDS	R6, R5, R4
0x0DD8	0xF0070401  AND	R4, R7, #1
0x0DDC	0xB2E4    UXTB	R4, R4
0x0DDE	0x00E5    LSLS	R5, R4, #3
0x0DE0	0xB22D    SXTH	R5, R5
0x0DE2	0xF24004FF  MOVW	R4, #255
0x0DE6	0x40AC    LSLS	R4, R5
0x0DE8	0xB2A4    UXTH	R4, R4
0x0DEA	0x43E5    MVN	R5, R4
0x0DEC	0xB2AD    UXTH	R5, R5
0x0DEE	0x8834    LDRH	R4, [R6, #0]
0x0DF0	0x402C    ANDS	R4, R5
0x0DF2	0x8034    STRH	R4, [R6, #0]
L_GPIO_Config26:
;__Lib_GPIO_MSP.c, 189 :: 		
0x0DF4	0xF8BD4004  LDRH	R4, [SP, #4]
0x0DF8	0x00E4    LSLS	R4, R4, #3
0x0DFA	0xB2A4    UXTH	R4, R4
0x0DFC	0x0065    LSLS	R5, R4, #1
0x0DFE	0x4C12    LDR	R4, [PC, #72]
0x0E00	0x1965    ADDS	R5, R4, R5
0x0E02	0x087C    LSRS	R4, R7, #1
0x0E04	0xB2E4    UXTB	R4, R4
0x0E06	0x0064    LSLS	R4, R4, #1
0x0E08	0x192E    ADDS	R6, R5, R4
0x0E0A	0xF0070401  AND	R4, R7, #1
0x0E0E	0xB2E4    UXTB	R4, R4
0x0E10	0x00E5    LSLS	R5, R4, #3
0x0E12	0xB22D    SXTH	R5, R5
0x0E14	0xB294    UXTH	R4, R2
0x0E16	0xFA04F505  LSL	R5, R4, R5
0x0E1A	0xB2AD    UXTH	R5, R5
0x0E1C	0x8834    LDRH	R4, [R6, #0]
0x0E1E	0x432C    ORRS	R4, R5
0x0E20	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 190 :: 		
L_GPIO_Config21:
;__Lib_GPIO_MSP.c, 161 :: 		
0x0E22	0x1C7F    ADDS	R7, R7, #1
0x0E24	0xB2FF    UXTB	R7, R7
;__Lib_GPIO_MSP.c, 191 :: 		
; port end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
; i end address is: 28 (R7)
0x0E26	0xE782    B	L_GPIO_Config18
L_GPIO_Config19:
;__Lib_GPIO_MSP.c, 193 :: 		
0x0E28	0x2000    MOVS	R0, #0
;__Lib_GPIO_MSP.c, 194 :: 		
L_end_GPIO_Config:
0x0E2A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E2E	0xB003    ADD	SP, SP, #12
0x0E30	0x4770    BX	LR
0x0E32	0xBF00    NOP
0x0E34	0x4C004000  	#1073761280
0x0E38	0x00000000  	__GPIO_DIR_INPUT
0x0E3C	0x00010000  	__GPIO_DIR_OUTPUT
0x0E40	0x4C004000  	DIO_PAIN+0
0x0E44	0x00000000  	__GPIO_PM_NONE
0x0E48	0x50084000  	PMAP_P1MAP01+0
; end of _GPIO_Config
__Lib_GPIO_MSP_GPIO_PMAP_Unlock:
;__Lib_GPIO_MSP.c, 80 :: 		
0x0A38	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_MSP.c, 82 :: 		
0x0A3A	0xF6425152  MOVW	R1, #11602
0x0A3E	0x4803    LDR	R0, [PC, #12]
0x0A40	0x8001    STRH	R1, [R0, #0]
;__Lib_GPIO_MSP.c, 83 :: 		
0x0A42	0x2102    MOVS	R1, #2
0x0A44	0x4802    LDR	R0, [PC, #8]
0x0A46	0x8001    STRH	R1, [R0, #0]
;__Lib_GPIO_MSP.c, 84 :: 		
L_end_GPIO_PMAP_Unlock:
0x0A48	0xB001    ADD	SP, SP, #4
0x0A4A	0x4770    BX	LR
0x0A4C	0x50004000  	PMAP_PMAPKEYID+0
0x0A50	0x50024000  	PMAP_PMAPCTL+0
; end of __Lib_GPIO_MSP_GPIO_PMAP_Unlock
__Lib_I2C_MSP_I2C_disableModule:
;__Lib_I2C_MSP.c, 77 :: 		
; I2C_BASE start address is: 0 (R0)
0x1208	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 78 :: 		
0x120A	0x2201    MOVS	R2, #1
0x120C	0x8801    LDRH	R1, [R0, #0]
0x120E	0xF3620100  BFI	R1, R2, #0, #1
0x1212	0x8001    STRH	R1, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 79 :: 		
L_end_I2C_disableModule:
0x1214	0xB001    ADD	SP, SP, #4
0x1216	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_disableModule
__Lib_I2C_MSP_I2C_SetClockSource:
;__Lib_I2C_MSP.c, 85 :: 		
; clockSource start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x11F0	0xB081    SUB	SP, SP, #4
; clockSource end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; clockSource start address is: 4 (R1)
;__Lib_I2C_MSP.c, 86 :: 		
0x11F2	0x8803    LDRH	R3, [R0, #0]
0x11F4	0xF64F723F  MOVW	R2, #65343
0x11F8	0xEA030202  AND	R2, R3, R2, LSL #0
0x11FC	0x8002    STRH	R2, [R0, #0]
;__Lib_I2C_MSP.c, 87 :: 		
0x11FE	0x8802    LDRH	R2, [R0, #0]
0x1200	0x430A    ORRS	R2, R1
; clockSource end address is: 4 (R1)
0x1202	0x8002    STRH	R2, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 88 :: 		
L_end_I2C_SetClockSource:
0x1204	0xB001    ADD	SP, SP, #4
0x1206	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_SetClockSource
__Lib_I2C_MSP_I2C_setMode:
;__Lib_I2C_MSP.c, 99 :: 		
; mode start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x108C	0xB081    SUB	SP, SP, #4
; mode end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_MSP.c, 100 :: 		
0x108E	0xB28B    UXTH	R3, R1
; mode end address is: 4 (R1)
0x1090	0x8802    LDRH	R2, [R0, #0]
0x1092	0xF3631204  BFI	R2, R3, #4, #1
0x1096	0x8002    STRH	R2, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 101 :: 		
L_end_I2C_setMode:
0x1098	0xB001    ADD	SP, SP, #4
0x109A	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_setMode
__Lib_I2C_MSP_I2C_enableModule:
;__Lib_I2C_MSP.c, 81 :: 		
; I2C_BASE start address is: 0 (R0)
0x109C	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 82 :: 		
0x109E	0x2200    MOVS	R2, #0
0x10A0	0x8801    LDRH	R1, [R0, #0]
0x10A2	0xF3620100  BFI	R1, R2, #0, #1
0x10A6	0x8001    STRH	R1, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 83 :: 		
L_end_I2C_enableModule:
0x10A8	0xB001    ADD	SP, SP, #4
0x10AA	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_enableModule
__Lib_I2C_MSP_I2C_clearInterruptFlag:
;__Lib_I2C_MSP.c, 103 :: 		
; mask start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1068	0xB081    SUB	SP, SP, #4
; mask end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; mask start address is: 4 (R1)
;__Lib_I2C_MSP.c, 104 :: 		
0x106A	0xF200042C  ADDW	R4, R0, #44
; I2C_BASE end address is: 0 (R0)
0x106E	0x43CB    MVN	R3, R1
0x1070	0xB29B    UXTH	R3, R3
; mask end address is: 4 (R1)
0x1072	0x8822    LDRH	R2, [R4, #0]
0x1074	0x401A    ANDS	R2, R3
0x1076	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 105 :: 		
L_end_I2C_clearInterruptFlag:
0x1078	0xB001    ADD	SP, SP, #4
0x107A	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_clearInterruptFlag
__Lib_I2C_MSP_I2C_enableInterrupt:
;__Lib_I2C_MSP.c, 107 :: 		
; mask start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x107C	0xB081    SUB	SP, SP, #4
; mask end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; mask start address is: 4 (R1)
;__Lib_I2C_MSP.c, 108 :: 		
0x107E	0xF200032A  ADDW	R3, R0, #42
; I2C_BASE end address is: 0 (R0)
0x1082	0x881A    LDRH	R2, [R3, #0]
0x1084	0x430A    ORRS	R2, R1
; mask end address is: 4 (R1)
0x1086	0x801A    STRH	R2, [R3, #0]
;__Lib_I2C_MSP.c, 109 :: 		
L_end_I2C_enableInterrupt:
0x1088	0xB001    ADD	SP, SP, #4
0x108A	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_enableInterrupt
clicker_2_MSP432__i2cInit_2:
;__c2_msp432_i2c.c, 33 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1BB4	0xB081    SUB	SP, SP, #4
0x1BB6	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_msp432_i2c.c, 35 :: 		I2C1_Init_Advanced((unsigned long) cfg[0],(unsigned long) cfg[1], &_GPIO_MODULE_I2CB1_C1213 );
0x1BBA	0x1D01    ADDS	R1, R0, #4
0x1BBC	0x680A    LDR	R2, [R1, #0]
0x1BBE	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1BC0	0x4608    MOV	R0, R1
0x1BC2	0x4611    MOV	R1, R2
0x1BC4	0x4A03    LDR	R2, [PC, #12]
0x1BC6	0xF7FFFFE5  BL	_I2C1_Init_Advanced+0
;__c2_msp432_i2c.c, 36 :: 		return _MIKROBUS_OK;
0x1BCA	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_i2c.c, 37 :: 		}
L_end__i2cInit_2:
0x1BCC	0xF8DDE000  LDR	LR, [SP, #0]
0x1BD0	0xB001    ADD	SP, SP, #4
0x1BD2	0x4770    BX	LR
0x1BD4	0x31300000  	__GPIO_MODULE_I2CB1_C1213+0
; end of clicker_2_MSP432__i2cInit_2
_mikrobus_logInit:
;clicker_2_MSP432.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x26AC	0xB081    SUB	SP, SP, #4
0x26AE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;clicker_2_MSP432.c, 284 :: 		switch( port )
0x26B2	0xE00D    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;clicker_2_MSP432.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x26B4	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x26B6	0xF7FFFC83  BL	clicker_2_MSP432__log_init1+0
0x26BA	0xE010    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x26BC	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x26BE	0xF7FFFC19  BL	clicker_2_MSP432__log_init2+0
0x26C2	0xE00C    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 305 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x26C4	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x26C6	0xF7FFFC03  BL	clicker_2_MSP432__log_initUart+0
0x26CA	0xE008    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit93:
0x26CC	0x2001    MOVS	R0, #1
0x26CE	0xE006    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 314 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x26D0	0x2800    CMP	R0, #0
0x26D2	0xD0EF    BEQ	L_mikrobus_logInit90
0x26D4	0x2801    CMP	R0, #1
0x26D6	0xD0F1    BEQ	L_mikrobus_logInit91
0x26D8	0x2810    CMP	R0, #16
0x26DA	0xD0F3    BEQ	L_mikrobus_logInit92
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x26DC	0xE7F6    B	L_mikrobus_logInit93
;clicker_2_MSP432.c, 316 :: 		}
L_end_mikrobus_logInit:
0x26DE	0xF8DDE000  LDR	LR, [SP, #0]
0x26E2	0xB001    ADD	SP, SP, #4
0x26E4	0x4770    BX	LR
; end of _mikrobus_logInit
clicker_2_MSP432__log_init1:
;__c2_msp432_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1FC0	0xB081    SUB	SP, SP, #4
0x1FC2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 25 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x1FC6	0xF7FFFD6B  BL	_UART2_Init+0
;__c2_msp432_log.c, 26 :: 		logger = UART2_Write;
0x1FCA	0x4A04    LDR	R2, [PC, #16]
0x1FCC	0x4904    LDR	R1, [PC, #16]
0x1FCE	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 27 :: 		return 0;
0x1FD0	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 28 :: 		}
L_end__log_init1:
0x1FD2	0xF8DDE000  LDR	LR, [SP, #0]
0x1FD6	0xB001    ADD	SP, SP, #4
0x1FD8	0x4770    BX	LR
0x1FDA	0xBF00    NOP
0x1FDC	0x1B190000  	_UART2_Write+0
0x1FE0	0x00342000  	_logger+0
; end of clicker_2_MSP432__log_init1
_UART2_Init:
;__Lib_UART_MSP.c, 797 :: 		
; baudRate start address is: 0 (R0)
0x1AA0	0xB081    SUB	SP, SP, #4
0x1AA2	0xF8CDE000  STR	LR, [SP, #0]
0x1AA6	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 798 :: 		
0x1AA8	0x4A0B    LDR	R2, [PC, #44]
0x1AAA	0x490C    LDR	R1, [PC, #48]
0x1AAC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 799 :: 		
0x1AAE	0x4A0C    LDR	R2, [PC, #48]
0x1AB0	0x490C    LDR	R1, [PC, #48]
0x1AB2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 800 :: 		
0x1AB4	0x4A0C    LDR	R2, [PC, #48]
0x1AB6	0x490D    LDR	R1, [PC, #52]
0x1AB8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 801 :: 		
0x1ABA	0x4A0D    LDR	R2, [PC, #52]
0x1ABC	0x490D    LDR	R1, [PC, #52]
0x1ABE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 803 :: 		
0x1AC0	0x480D    LDR	R0, [PC, #52]
0x1AC2	0xF7FFFB4B  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 804 :: 		
0x1AC6	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x1AC8	0x480C    LDR	R0, [PC, #48]
0x1ACA	0xF7FFFDCD  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 805 :: 		
L_end_UART2_Init:
0x1ACE	0xF8DDE000  LDR	LR, [SP, #0]
0x1AD2	0xB001    ADD	SP, SP, #4
0x1AD4	0x4770    BX	LR
0x1AD6	0xBF00    NOP
0x1AD8	0x1B190000  	_UART2_Write+0
0x1ADC	0x009C2000  	_UART_Wr_Ptr+0
0x1AE0	0xFFFFFFFF  	_UART2_Read+0
0x1AE4	0x00A02000  	_UART_Rd_Ptr+0
0x1AE8	0xFFFFFFFF  	_UART2_Data_Ready+0
0x1AEC	0x00A42000  	_UART_Rdy_Ptr+0
0x1AF0	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x1AF4	0x00A82000  	_UART_Tx_Idle_Ptr+0
0x1AF8	0x2F780000  	__GPIO_MODULE_UARTA2_B23+0
0x1AFC	0x18004000  	EUSCI_A2_UCA2CTLW0+0
; end of _UART2_Init
__Lib_UART_MSP_UARTx_Init:
;__Lib_UART_MSP.c, 295 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1668	0xB081    SUB	SP, SP, #4
0x166A	0xF8CDE000  STR	LR, [SP, #0]
0x166E	0x4607    MOV	R7, R0
0x1670	0x460C    MOV	R4, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 28 (R7)
; baudRate start address is: 16 (R4)
;__Lib_UART_MSP.c, 297 :: 		
0x1672	0x4638    MOV	R0, R7
0x1674	0xF7FFFE40  BL	__Lib_UART_MSP_UARTx_Disable+0
;__Lib_UART_MSP.c, 299 :: 		
0x1678	0xF2400180  MOVW	R1, #128
0x167C	0x4638    MOV	R0, R7
0x167E	0xF7FFFDD9  BL	__Lib_UART_MSP_UARTx_SetClockSource+0
;__Lib_UART_MSP.c, 301 :: 		
0x1682	0xF2400100  MOVW	R1, #0
0x1686	0x4638    MOV	R0, R7
0x1688	0xF7FFFDC6  BL	__Lib_UART_MSP_UARTx_SetSB+0
;__Lib_UART_MSP.c, 303 :: 		
0x168C	0xF2400100  MOVW	R1, #0
0x1690	0x4638    MOV	R0, R7
0x1692	0xF7FFFE39  BL	__Lib_UART_MSP_UARTx_SetStopBits+0
;__Lib_UART_MSP.c, 305 :: 		
0x1696	0xF2400100  MOVW	R1, #0
0x169A	0x4638    MOV	R0, R7
0x169C	0xF7FFFE4E  BL	__Lib_UART_MSP_UARTx_SetParity+0
;__Lib_UART_MSP.c, 307 :: 		
0x16A0	0xF2400100  MOVW	R1, #0
0x16A4	0x4638    MOV	R0, R7
0x16A6	0xF7FFFE15  BL	__Lib_UART_MSP_UARTx_SetMode+0
;__Lib_UART_MSP.c, 309 :: 		
0x16AA	0xF2400100  MOVW	R1, #0
0x16AE	0x4638    MOV	R0, R7
0x16B0	0xF7FFFE00  BL	__Lib_UART_MSP_UARTx_SetDataLength+0
;__Lib_UART_MSP.c, 311 :: 		
0x16B4	0x4621    MOV	R1, R4
; baudRate end address is: 16 (R4)
0x16B6	0x4638    MOV	R0, R7
0x16B8	0xF7FFFE66  BL	__Lib_UART_MSP_UARTx_SetBaudRate+0
;__Lib_UART_MSP.c, 313 :: 		
0x16BC	0x4638    MOV	R0, R7
; uartBase end address is: 28 (R7)
0x16BE	0xF7FFFE33  BL	__Lib_UART_MSP_UARTx_Enable+0
;__Lib_UART_MSP.c, 314 :: 		
L_end_UARTx_Init:
0x16C2	0xF8DDE000  LDR	LR, [SP, #0]
0x16C6	0xB001    ADD	SP, SP, #4
0x16C8	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Init
__Lib_UART_MSP_UARTx_Disable:
;__Lib_UART_MSP.c, 89 :: 		
; uartBase start address is: 0 (R0)
0x12F8	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_MSP.c, 90 :: 		
0x12FA	0x8801    LDRH	R1, [R0, #0]
0x12FC	0xF0410101  ORR	R1, R1, #1
0x1300	0x8001    STRH	R1, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 91 :: 		
L_end_UARTx_Disable:
0x1302	0xB001    ADD	SP, SP, #4
0x1304	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Disable
__Lib_UART_MSP_UARTx_SetClockSource:
;__Lib_UART_MSP.c, 114 :: 		
; clockSource start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1234	0xB081    SUB	SP, SP, #4
; clockSource end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; clockSource start address is: 4 (R1)
;__Lib_UART_MSP.c, 115 :: 		
0x1236	0x8803    LDRH	R3, [R0, #0]
0x1238	0xF64F723F  MOVW	R2, #65343
0x123C	0xEA030202  AND	R2, R3, R2, LSL #0
0x1240	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 116 :: 		
0x1242	0x8802    LDRH	R2, [R0, #0]
0x1244	0x430A    ORRS	R2, R1
; clockSource end address is: 4 (R1)
0x1246	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 117 :: 		
L_end_UARTx_SetClockSource:
0x1248	0xB001    ADD	SP, SP, #4
0x124A	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetClockSource
__Lib_UART_MSP_UARTx_SetSB:
;__Lib_UART_MSP.c, 128 :: 		
; sb start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1218	0xB081    SUB	SP, SP, #4
; sb end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; sb start address is: 4 (R1)
;__Lib_UART_MSP.c, 129 :: 		
0x121A	0xB931    CBNZ	R1, L___Lib_UART_MSP_UARTx_SetSB8
; sb end address is: 4 (R1)
;__Lib_UART_MSP.c, 130 :: 		
0x121C	0x8803    LDRH	R3, [R0, #0]
0x121E	0xF64D72FF  MOVW	R2, #57343
0x1222	0xEA030202  AND	R2, R3, R2, LSL #0
0x1226	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x1228	0xE002    B	L___Lib_UART_MSP_UARTx_SetSB9
L___Lib_UART_MSP_UARTx_SetSB8:
;__Lib_UART_MSP.c, 132 :: 		
; sb start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x122A	0x8802    LDRH	R2, [R0, #0]
0x122C	0x430A    ORRS	R2, R1
; sb end address is: 4 (R1)
0x122E	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetSB9:
;__Lib_UART_MSP.c, 133 :: 		
L_end_UARTx_SetSB:
0x1230	0xB001    ADD	SP, SP, #4
0x1232	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetSB
__Lib_UART_MSP_UARTx_SetStopBits:
;__Lib_UART_MSP.c, 144 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1308	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_MSP.c, 145 :: 		
0x130A	0xF5B16F00  CMP	R1, #2048
0x130E	0xD103    BNE	L___Lib_UART_MSP_UARTx_SetStopBits10
;__Lib_UART_MSP.c, 146 :: 		
0x1310	0x8802    LDRH	R2, [R0, #0]
0x1312	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x1314	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x1316	0xE005    B	L___Lib_UART_MSP_UARTx_SetStopBits11
L___Lib_UART_MSP_UARTx_SetStopBits10:
;__Lib_UART_MSP.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x1318	0x8803    LDRH	R3, [R0, #0]
0x131A	0xF24F72FF  MOVW	R2, #63487
0x131E	0xEA030202  AND	R2, R3, R2, LSL #0
0x1322	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetStopBits11:
;__Lib_UART_MSP.c, 149 :: 		
L_end_UARTx_SetStopBits:
0x1324	0xB001    ADD	SP, SP, #4
0x1326	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetStopBits
__Lib_UART_MSP_UARTx_SetParity:
;__Lib_UART_MSP.c, 161 :: 		
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x133C	0xB081    SUB	SP, SP, #4
; parity end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parity start address is: 4 (R1)
;__Lib_UART_MSP.c, 162 :: 		
0x133E	0xE019    B	L___Lib_UART_MSP_UARTx_SetParity12
; parity end address is: 4 (R1)
;__Lib_UART_MSP.c, 163 :: 		
L___Lib_UART_MSP_UARTx_SetParity14:
;__Lib_UART_MSP.c, 164 :: 		
0x1340	0x8803    LDRH	R3, [R0, #0]
0x1342	0xF64772FF  MOVW	R2, #32767
0x1346	0xEA030202  AND	R2, R3, R2, LSL #0
0x134A	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 165 :: 		
0x134C	0xE019    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 168 :: 		
L___Lib_UART_MSP_UARTx_SetParity15:
;__Lib_UART_MSP.c, 169 :: 		
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x134E	0x8802    LDRH	R2, [R0, #0]
0x1350	0xF4424200  ORR	R2, R2, #32768
0x1354	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 170 :: 		
0x1356	0x8802    LDRH	R2, [R0, #0]
0x1358	0x430A    ORRS	R2, R1
; parity end address is: 4 (R1)
0x135A	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 171 :: 		
0x135C	0xE011    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 174 :: 		
L___Lib_UART_MSP_UARTx_SetParity16:
;__Lib_UART_MSP.c, 175 :: 		
; uartBase start address is: 0 (R0)
0x135E	0x8802    LDRH	R2, [R0, #0]
0x1360	0xF4424200  ORR	R2, R2, #32768
0x1364	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 176 :: 		
0x1366	0x8803    LDRH	R3, [R0, #0]
0x1368	0xF64B72FF  MOVW	R2, #49151
0x136C	0xEA030202  AND	R2, R3, R2, LSL #0
0x1370	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 177 :: 		
0x1372	0xE006    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 179 :: 		
L___Lib_UART_MSP_UARTx_SetParity12:
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1374	0x2900    CMP	R1, #0
0x1376	0xD0E3    BEQ	L___Lib_UART_MSP_UARTx_SetParity14
0x1378	0xF5B14F80  CMP	R1, #16384
0x137C	0xD0E7    BEQ	L___Lib_UART_MSP_UARTx_SetParity15
0x137E	0x2900    CMP	R1, #0
0x1380	0xD0ED    BEQ	L___Lib_UART_MSP_UARTx_SetParity16
; uartBase end address is: 0 (R0)
; parity end address is: 4 (R1)
L___Lib_UART_MSP_UARTx_SetParity13:
;__Lib_UART_MSP.c, 180 :: 		
L_end_UARTx_SetParity:
0x1382	0xB001    ADD	SP, SP, #4
0x1384	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetParity
__Lib_UART_MSP_UARTx_SetMode:
;__Lib_UART_MSP.c, 191 :: 		
; mode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x12D4	0xB081    SUB	SP, SP, #4
; mode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_UART_MSP.c, 192 :: 		
0x12D6	0xF5B17F80  CMP	R1, #256
0x12DA	0xD104    BNE	L___Lib_UART_MSP_UARTx_SetMode17
; mode end address is: 4 (R1)
;__Lib_UART_MSP.c, 193 :: 		
0x12DC	0x8802    LDRH	R2, [R0, #0]
0x12DE	0xF4427280  ORR	R2, R2, #256
0x12E2	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x12E4	0xE005    B	L___Lib_UART_MSP_UARTx_SetMode18
L___Lib_UART_MSP_UARTx_SetMode17:
;__Lib_UART_MSP.c, 195 :: 		
; uartBase start address is: 0 (R0)
0x12E6	0x8803    LDRH	R3, [R0, #0]
0x12E8	0xF64F62FF  MOVW	R2, #65279
0x12EC	0xEA030202  AND	R2, R3, R2, LSL #0
0x12F0	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetMode18:
;__Lib_UART_MSP.c, 196 :: 		
L_end_UARTx_SetMode:
0x12F2	0xB001    ADD	SP, SP, #4
0x12F4	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetMode
__Lib_UART_MSP_UARTx_SetDataLength:
;__Lib_UART_MSP.c, 207 :: 		
; dataLength start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x12B4	0xB081    SUB	SP, SP, #4
; dataLength end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; dataLength start address is: 4 (R1)
;__Lib_UART_MSP.c, 208 :: 		
0x12B6	0xF5B15F80  CMP	R1, #4096
0x12BA	0xD103    BNE	L___Lib_UART_MSP_UARTx_SetDataLength19
;__Lib_UART_MSP.c, 209 :: 		
0x12BC	0x8802    LDRH	R2, [R0, #0]
0x12BE	0x430A    ORRS	R2, R1
; dataLength end address is: 4 (R1)
0x12C0	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x12C2	0xE005    B	L___Lib_UART_MSP_UARTx_SetDataLength20
L___Lib_UART_MSP_UARTx_SetDataLength19:
;__Lib_UART_MSP.c, 211 :: 		
; uartBase start address is: 0 (R0)
0x12C4	0x8803    LDRH	R3, [R0, #0]
0x12C6	0xF64E72FF  MOVW	R2, #61439
0x12CA	0xEA030202  AND	R2, R3, R2, LSL #0
0x12CE	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetDataLength20:
;__Lib_UART_MSP.c, 212 :: 		
L_end_UARTx_SetDataLength:
0x12D0	0xB001    ADD	SP, SP, #4
0x12D2	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetDataLength
__Lib_UART_MSP_UARTx_SetBaudRate:
;__Lib_UART_MSP.c, 240 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1388	0xB088    SUB	SP, SP, #32
0x138A	0xF8CDE000  STR	LR, [SP, #0]
0x138E	0x4605    MOV	R5, R0
0x1390	0x460E    MOV	R6, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 20 (R5)
; baudRate start address is: 24 (R6)
;__Lib_UART_MSP.c, 250 :: 		
0x1392	0xAA04    ADD	R2, SP, #16
0x1394	0x4610    MOV	R0, R2
0x1396	0xF7FFFE89  BL	_CS_GetClocksFrequency+0
;__Lib_UART_MSP.c, 252 :: 		
0x139A	0xAA04    ADD	R2, SP, #16
0x139C	0x4611    MOV	R1, R2
0x139E	0x4628    MOV	R0, R5
0x13A0	0xF7FFFD54  BL	__Lib_UART_MSP_UARTx_GetFreq+0
; uartFreq start address is: 0 (R0)
;__Lib_UART_MSP.c, 254 :: 		
0x13A4	0xEE000A90  VMOV	S1, R0
0x13A8	0xEEF80A60  VCVT.F32.U32	S1, S1
; uartFreq end address is: 0 (R0)
0x13AC	0xEE006A10  VMOV	S0, R6
0x13B0	0xEEB80A40  VCVT.F32.U32	S0, S0
; baudRate end address is: 24 (R6)
0x13B4	0xEE800A80  VDIV.F32	S0, S1, S0
; Nf start address is: 8 (S2)
0x13B8	0xEEB01A40  VMOV.F32	S2, S0
;__Lib_UART_MSP.c, 256 :: 		
0x13BC	0xAA01    ADD	R2, SP, #4
0x13BE	0x4610    MOV	R0, R2
0x13C0	0xF7FFFDFA  BL	__Lib_UART_MSP__modf+0
;__Lib_UART_MSP.c, 258 :: 		
0x13C4	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x13C8	0xEEFC0A60  VCVT.U32.F32	S1, S1
0x13CC	0xEE102A90  VMOV	R2, S1
0x13D0	0xB292    UXTH	R2, R2
; idiv start address is: 4 (R1)
0x13D2	0xB291    UXTH	R1, R2
;__Lib_UART_MSP.c, 259 :: 		
0x13D4	0x4A41    LDR	R2, [PC, #260]
0x13D6	0xEE002A90  VMOV	S1, R2
0x13DA	0xEE200A20  VMUL.F32	S0, S0, S1
0x13DE	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x13E2	0xEE100A10  VMOV	R0, S0
0x13E6	0xB280    UXTH	R0, R0
; imod start address is: 0 (R0)
;__Lib_UART_MSP.c, 262 :: 		
0x13E8	0xF2050408  ADDW	R4, R5, #8
0x13EC	0x8823    LDRH	R3, [R4, #0]
0x13EE	0xF64F72FE  MOVW	R2, #65534
0x13F2	0xEA030202  AND	R2, R3, R2, LSL #0
0x13F6	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 263 :: 		
0x13F8	0x2910    CMP	R1, #16
0x13FA	0xD92E    BLS	L___Lib_UART_MSP_UARTx_SetBaudRate28
; idiv end address is: 4 (R1)
;__Lib_UART_MSP.c, 265 :: 		
0x13FC	0xF2050308  ADDW	R3, R5, #8
0x1400	0x881A    LDRH	R2, [R3, #0]
0x1402	0xF0420201  ORR	R2, R2, #1
0x1406	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 266 :: 		
0x1408	0xEEB30A00  VMOV.F32	S0, #16
0x140C	0xEE810A00  VDIV.F32	S0, S2, S0
0x1410	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1414	0xEE102A10  VMOV	R2, S0
0x1418	0xB292    UXTH	R2, R2
0x141A	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_UART_MSP.c, 267 :: 		
0x141E	0xEEB30A00  VMOV.F32	S0, #16
0x1422	0xEEC10A00  VDIV.F32	S1, S2, S0
0x1426	0xEEB30A00  VMOV.F32	S0, #16
0x142A	0xEE810A00  VDIV.F32	S0, S2, S0
; Nf end address is: 8 (S2)
0x142E	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1432	0xEE102A10  VMOV	R2, S0
0x1436	0xB292    UXTH	R2, R2
0x1438	0xEE002A10  VMOV	S0, R2
0x143C	0xEEB80A40  VCVT.F32.U32	S0, S0
0x1440	0xEE700AC0  VSUB.F32	S1, S1, S0
0x1444	0xEEB30A00  VMOV.F32	S0, #16
0x1448	0xEE200A80  VMUL.F32	S0, S1, S0
0x144C	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1450	0xEE102A10  VMOV	R2, S0
0x1454	0xB292    UXTH	R2, R2
0x1456	0xF8AD200A  STRH	R2, [SP, #10]
;__Lib_UART_MSP.c, 268 :: 		
L___Lib_UART_MSP_UARTx_SetBaudRate28:
;__Lib_UART_MSP.c, 270 :: 		
0x145A	0xB920    CBNZ	R0, L___Lib_UART_MSP_UARTx_SetBaudRate29
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 271 :: 		
0x145C	0x2200    MOVS	R2, #0
0x145E	0xF8AD200C  STRH	R2, [SP, #12]
0x1462	0x4628    MOV	R0, R5
0x1464	0xE016    B	L___Lib_UART_MSP_UARTx_SetBaudRate30
L___Lib_UART_MSP_UARTx_SetBaudRate29:
;__Lib_UART_MSP.c, 273 :: 		
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
0x1466	0x2401    MOVS	R4, #1
; uartBase end address is: 20 (R5)
; i end address is: 16 (R4)
0x1468	0x4629    MOV	R1, R5
L___Lib_UART_MSP_UARTx_SetBaudRate31:
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
; imod end address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x146A	0x2C24    CMP	R4, #36
0x146C	0xD211    BCS	L___Lib_UART_MSP_UARTx_SetBaudRate32
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 274 :: 		
; imod start address is: 0 (R0)
0x146E	0x0063    LSLS	R3, R4, #1
0x1470	0x4A1B    LDR	R2, [PC, #108]
0x1472	0x18D2    ADDS	R2, R2, R3
0x1474	0x8812    LDRH	R2, [R2, #0]
0x1476	0x4290    CMP	R0, R2
0x1478	0xD208    BCS	L___Lib_UART_MSP_UARTx_SetBaudRate34
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 275 :: 		
0x147A	0x1E62    SUBS	R2, R4, #1
0x147C	0xB212    SXTH	R2, R2
; i end address is: 16 (R4)
0x147E	0x0053    LSLS	R3, R2, #1
0x1480	0x4A18    LDR	R2, [PC, #96]
0x1482	0x18D2    ADDS	R2, R2, R3
0x1484	0x8812    LDRH	R2, [R2, #0]
0x1486	0xF8AD200C  STRH	R2, [SP, #12]
;__Lib_UART_MSP.c, 276 :: 		
0x148A	0xE002    B	L___Lib_UART_MSP_UARTx_SetBaudRate32
;__Lib_UART_MSP.c, 277 :: 		
L___Lib_UART_MSP_UARTx_SetBaudRate34:
;__Lib_UART_MSP.c, 273 :: 		
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
0x148C	0x1C64    ADDS	R4, R4, #1
0x148E	0xB2E4    UXTB	R4, R4
;__Lib_UART_MSP.c, 278 :: 		
; imod end address is: 0 (R0)
; i end address is: 16 (R4)
0x1490	0xE7EB    B	L___Lib_UART_MSP_UARTx_SetBaudRate31
L___Lib_UART_MSP_UARTx_SetBaudRate32:
;__Lib_UART_MSP.c, 279 :: 		
0x1492	0x4608    MOV	R0, R1
; uartBase end address is: 4 (R1)
L___Lib_UART_MSP_UARTx_SetBaudRate30:
;__Lib_UART_MSP.c, 281 :: 		
; uartBase start address is: 0 (R0)
0x1494	0x1D83    ADDS	R3, R0, #6
0x1496	0x2200    MOVS	R2, #0
0x1498	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 282 :: 		
0x149A	0x1D84    ADDS	R4, R0, #6
0x149C	0x8823    LDRH	R3, [R4, #0]
0x149E	0xF8BD2008  LDRH	R2, [SP, #8]
0x14A2	0xEA430202  ORR	R2, R3, R2, LSL #0
0x14A6	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 284 :: 		
0x14A8	0xF2000308  ADDW	R3, R0, #8
0x14AC	0x881A    LDRH	R2, [R3, #0]
0x14AE	0xF0020201  AND	R2, R2, #1
0x14B2	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 285 :: 		
0x14B4	0xF2000408  ADDW	R4, R0, #8
; uartBase end address is: 0 (R0)
0x14B8	0xF8BD200C  LDRH	R2, [SP, #12]
0x14BC	0x0213    LSLS	R3, R2, #8
0x14BE	0xB29B    UXTH	R3, R3
0x14C0	0xF8BD200A  LDRH	R2, [SP, #10]
0x14C4	0x0112    LSLS	R2, R2, #4
0x14C6	0xB292    UXTH	R2, R2
0x14C8	0x4313    ORRS	R3, R2
0x14CA	0xB29B    UXTH	R3, R3
0x14CC	0x8822    LDRH	R2, [R4, #0]
0x14CE	0x431A    ORRS	R2, R3
0x14D0	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 286 :: 		
L_end_UARTx_SetBaudRate:
0x14D2	0xF8DDE000  LDR	LR, [SP, #0]
0x14D6	0xB008    ADD	SP, SP, #32
0x14D8	0x4770    BX	LR
0x14DA	0xBF00    NOP
0x14DC	0x4000461C  	#1176256512
0x14E0	0x326C0000  	__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+0
0x14E4	0x32B40000  	__Lib_UART_MSP__UART_UCBRSx_TABLE+0
; end of __Lib_UART_MSP_UARTx_SetBaudRate
__Lib_UART_MSP_UARTx_GetFreq:
;__Lib_UART_MSP.c, 221 :: 		
; clocks start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E4C	0xB081    SUB	SP, SP, #4
; clocks end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; clocks start address is: 4 (R1)
;__Lib_UART_MSP.c, 224 :: 		
0x0E4E	0x8802    LDRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x0E50	0xF00202C0  AND	R2, R2, #192
0x0E54	0xB292    UXTH	R2, R2
0x0E56	0x0992    LSRS	R2, R2, #6
0x0E58	0xB292    UXTH	R2, R2
; clockSource start address is: 0 (R0)
0x0E5A	0xB290    UXTH	R0, R2
;__Lib_UART_MSP.c, 225 :: 		
0x0E5C	0xB90A    CBNZ	R2, L___Lib_UART_MSP_UARTx_GetFreq21
; clocks end address is: 4 (R1)
; clockSource end address is: 0 (R0)
;__Lib_UART_MSP.c, 226 :: 		
0x0E5E	0x2000    MOVS	R0, #0
0x0E60	0xE00E    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq21:
;__Lib_UART_MSP.c, 227 :: 		
; clockSource start address is: 0 (R0)
; clocks start address is: 4 (R1)
0x0E62	0x2801    CMP	R0, #1
0x0E64	0xD102    BNE	L___Lib_UART_MSP_UARTx_GetFreq23
; clockSource end address is: 0 (R0)
;__Lib_UART_MSP.c, 228 :: 		
0x0E66	0x680A    LDR	R2, [R1, #0]
; clocks end address is: 4 (R1)
0x0E68	0x4610    MOV	R0, R2
0x0E6A	0xE009    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq23:
;__Lib_UART_MSP.c, 229 :: 		
; clockSource start address is: 0 (R0)
; clocks start address is: 4 (R1)
0x0E6C	0x2802    CMP	R0, #2
0x0E6E	0xD002    BEQ	L___Lib_UART_MSP_UARTx_GetFreq68
0x0E70	0x2803    CMP	R0, #3
0x0E72	0xD000    BEQ	L___Lib_UART_MSP_UARTx_GetFreq67
; clocks end address is: 4 (R1)
; clockSource end address is: 0 (R0)
0x0E74	0xE004    B	L___Lib_UART_MSP_UARTx_GetFreq27
L___Lib_UART_MSP_UARTx_GetFreq68:
; clocks start address is: 4 (R1)
L___Lib_UART_MSP_UARTx_GetFreq67:
;__Lib_UART_MSP.c, 230 :: 		
0x0E76	0xF201020C  ADDW	R2, R1, #12
; clocks end address is: 4 (R1)
0x0E7A	0x6812    LDR	R2, [R2, #0]
0x0E7C	0x4610    MOV	R0, R2
0x0E7E	0xE7FF    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq27:
;__Lib_UART_MSP.c, 231 :: 		
L_end_UARTx_GetFreq:
0x0E80	0xB001    ADD	SP, SP, #4
0x0E82	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_GetFreq
__Lib_UART_MSP__modf:
;__Lib_UART_MSP.c, 63 :: 		
; iptr start address is: 0 (R0)
0x0FB8	0xB082    SUB	SP, SP, #8
0x0FBA	0xED8D0A01  VSTR.32	S0, [SP, #4]
; iptr end address is: 0 (R0)
; iptr start address is: 0 (R0)
;__Lib_UART_MSP.c, 67 :: 		
0x0FBE	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0FC2	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0FC6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0FCA	0xDB0A    BLT	L___Lib_UART_MSP__modf1
0x0FCC	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0FD0	0xEEB70A00  VMOV.F32	S0, #1
0x0FD4	0xEEF40AC0  VCMPE.F32	S1, S0
0x0FD8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0FDC	0xDA01    BGE	L___Lib_UART_MSP__modf1
0x0FDE	0x2101    MOVS	R1, #1
0x0FE0	0xE000    B	L___Lib_UART_MSP__modf0
L___Lib_UART_MSP__modf1:
0x0FE2	0x2100    MOVS	R1, #0
L___Lib_UART_MSP__modf0:
; bbb start address is: 4 (R1)
;__Lib_UART_MSP.c, 68 :: 		
0x0FE4	0xB989    CBNZ	R1, L___Lib_UART_MSP__modf65
; bbb end address is: 4 (R1)
0x0FE6	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0FEA	0xEEBF0A00  VMOV.F32	S0, #-1
0x0FEE	0xEEF40AC0  VCMPE.F32	S1, S0
0x0FF2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0FF6	0xDD07    BLE	L___Lib_UART_MSP__modf64
0x0FF8	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0FFC	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1000	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1004	0xDC00    BGT	L___Lib_UART_MSP__modf63
0x1006	0xE000    B	L___Lib_UART_MSP__modf61
L___Lib_UART_MSP__modf64:
L___Lib_UART_MSP__modf63:
0x1008	0xE008    B	L___Lib_UART_MSP__modf6
L___Lib_UART_MSP__modf61:
L___Lib_UART_MSP__modf65:
;__Lib_UART_MSP.c, 69 :: 		
0x100A	0xF04F0100  MOV	R1, #0
0x100E	0xEE001A10  VMOV	S0, R1
0x1012	0xED000A00  VSTR.32	S0, [R0, #0]
; iptr end address is: 0 (R0)
;__Lib_UART_MSP.c, 70 :: 		
0x1016	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x101A	0xE023    B	L_end__modf
;__Lib_UART_MSP.c, 71 :: 		
L___Lib_UART_MSP__modf6:
;__Lib_UART_MSP.c, 73 :: 		
; iptr start address is: 0 (R0)
0x101C	0xA901    ADD	R1, SP, #4
0x101E	0x6809    LDR	R1, [R1, #0]
0x1020	0x0DC9    LSRS	R1, R1, #23
0x1022	0xF00101FF  AND	R1, R1, #255
0x1026	0x397F    SUBS	R1, #127
;__Lib_UART_MSP.c, 74 :: 		
0x1028	0xB289    UXTH	R1, R1
0x102A	0x2918    CMP	R1, #24
0x102C	0xD908    BLS	L___Lib_UART_MSP__modf7
;__Lib_UART_MSP.c, 75 :: 		
0x102E	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1032	0xED000A00  VSTR.32	S0, [R0, #0]
; iptr end address is: 0 (R0)
;__Lib_UART_MSP.c, 76 :: 		
0x1036	0xF04F0100  MOV	R1, #0
0x103A	0xEE001A10  VMOV	S0, R1
0x103E	0xE011    B	L_end__modf
;__Lib_UART_MSP.c, 77 :: 		
L___Lib_UART_MSP__modf7:
;__Lib_UART_MSP.c, 78 :: 		
; iptr start address is: 0 (R0)
0x1040	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1044	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1048	0xEE101A10  VMOV	R1, S0
0x104C	0xEE001A10  VMOV	S0, R1
0x1050	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x1054	0xED000A00  VSTR.32	S0, [R0, #0]
;__Lib_UART_MSP.c, 80 :: 		
0x1058	0xED500A00  VLDR.32	S1, [R0, #0]
; iptr end address is: 0 (R0)
0x105C	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1060	0xEE300A60  VSUB.F32	S0, S0, S1
;__Lib_UART_MSP.c, 81 :: 		
L_end__modf:
0x1064	0xB002    ADD	SP, SP, #8
0x1066	0x4770    BX	LR
; end of __Lib_UART_MSP__modf
__Lib_UART_MSP_UARTx_Enable:
;__Lib_UART_MSP.c, 99 :: 		
; uartBase start address is: 0 (R0)
0x1328	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_MSP.c, 100 :: 		
0x132A	0x8802    LDRH	R2, [R0, #0]
0x132C	0xF64F71FE  MOVW	R1, #65534
0x1330	0xEA020101  AND	R1, R2, R1, LSL #0
0x1334	0x8001    STRH	R1, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 101 :: 		
L_end_UARTx_Enable:
0x1336	0xB001    ADD	SP, SP, #4
0x1338	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Enable
clicker_2_MSP432__log_init2:
;__c2_msp432_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x1EF4	0xB081    SUB	SP, SP, #4
0x1EF6	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 32 :: 		UART1_Init( baud );
; baud end address is: 0 (R0)
0x1EFA	0xF7FFFC77  BL	_UART1_Init+0
;__c2_msp432_log.c, 33 :: 		logger = UART1_Write;
0x1EFE	0x4A04    LDR	R2, [PC, #16]
0x1F00	0x4904    LDR	R1, [PC, #16]
0x1F02	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 34 :: 		return 0;
0x1F04	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 35 :: 		}
L_end__log_init2:
0x1F06	0xF8DDE000  LDR	LR, [SP, #0]
0x1F0A	0xB001    ADD	SP, SP, #4
0x1F0C	0x4770    BX	LR
0x1F0E	0xBF00    NOP
0x1F10	0x184D0000  	_UART1_Write+0
0x1F14	0x00342000  	_logger+0
; end of clicker_2_MSP432__log_init2
_UART1_Init:
;__Lib_UART_MSP.c, 675 :: 		
; baudRate start address is: 0 (R0)
0x17EC	0xB081    SUB	SP, SP, #4
0x17EE	0xF8CDE000  STR	LR, [SP, #0]
0x17F2	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 676 :: 		
0x17F4	0x4A0B    LDR	R2, [PC, #44]
0x17F6	0x490C    LDR	R1, [PC, #48]
0x17F8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 677 :: 		
0x17FA	0x4A0C    LDR	R2, [PC, #48]
0x17FC	0x490C    LDR	R1, [PC, #48]
0x17FE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 678 :: 		
0x1800	0x4A0C    LDR	R2, [PC, #48]
0x1802	0x490D    LDR	R1, [PC, #52]
0x1804	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 679 :: 		
0x1806	0x4A0D    LDR	R2, [PC, #52]
0x1808	0x490D    LDR	R1, [PC, #52]
0x180A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 681 :: 		
0x180C	0x480D    LDR	R0, [PC, #52]
0x180E	0xF7FFFCA5  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 682 :: 		
0x1812	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x1814	0x480C    LDR	R0, [PC, #48]
0x1816	0xF7FFFF27  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 683 :: 		
L_end_UART1_Init:
0x181A	0xF8DDE000  LDR	LR, [SP, #0]
0x181E	0xB001    ADD	SP, SP, #4
0x1820	0x4770    BX	LR
0x1822	0xBF00    NOP
0x1824	0x184D0000  	_UART1_Write+0
0x1828	0x009C2000  	_UART_Wr_Ptr+0
0x182C	0xFFFFFFFF  	_UART1_Read+0
0x1830	0x00A02000  	_UART_Rd_Ptr+0
0x1834	0xFFFFFFFF  	_UART1_Data_Ready+0
0x1838	0x00A42000  	_UART_Rdy_Ptr+0
0x183C	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x1840	0x00A82000  	_UART_Tx_Idle_Ptr+0
0x1844	0x2E9C0000  	__GPIO_MODULE_UARTA1_A1011+0
0x1848	0x14004000  	EUSCI_A1_UCA1CTLW0+0
; end of _UART1_Init
clicker_2_MSP432__log_initUart:
;__c2_msp432_log.c, 37 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x1ED0	0xB081    SUB	SP, SP, #4
0x1ED2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 39 :: 		UART0_Init( baud );
; baud end address is: 0 (R0)
0x1ED6	0xF7FFFE2D  BL	_UART0_Init+0
;__c2_msp432_log.c, 40 :: 		logger = UART0_Write;
0x1EDA	0x4A04    LDR	R2, [PC, #16]
0x1EDC	0x4904    LDR	R1, [PC, #16]
0x1EDE	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 41 :: 		return 0;
0x1EE0	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 42 :: 		}
L_end__log_initUart:
0x1EE2	0xF8DDE000  LDR	LR, [SP, #0]
0x1EE6	0xB001    ADD	SP, SP, #4
0x1EE8	0x4770    BX	LR
0x1EEA	0xBF00    NOP
0x1EEC	0x18810000  	_UART0_Write+0
0x1EF0	0x00342000  	_logger+0
; end of clicker_2_MSP432__log_initUart
_UART0_Init:
;__Lib_UART_MSP.c, 553 :: 		
; baudRate start address is: 0 (R0)
0x1B34	0xB081    SUB	SP, SP, #4
0x1B36	0xF8CDE000  STR	LR, [SP, #0]
0x1B3A	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 554 :: 		
0x1B3C	0x4A0B    LDR	R2, [PC, #44]
0x1B3E	0x490C    LDR	R1, [PC, #48]
0x1B40	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 555 :: 		
0x1B42	0x4A0C    LDR	R2, [PC, #48]
0x1B44	0x490C    LDR	R1, [PC, #48]
0x1B46	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 556 :: 		
0x1B48	0x4A0C    LDR	R2, [PC, #48]
0x1B4A	0x490D    LDR	R1, [PC, #52]
0x1B4C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 557 :: 		
0x1B4E	0x4A0D    LDR	R2, [PC, #52]
0x1B50	0x490D    LDR	R1, [PC, #52]
0x1B52	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 559 :: 		
0x1B54	0x480D    LDR	R0, [PC, #52]
0x1B56	0xF7FFFB01  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 560 :: 		
0x1B5A	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x1B5C	0x480C    LDR	R0, [PC, #48]
0x1B5E	0xF7FFFD83  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 561 :: 		
L_end_UART0_Init:
0x1B62	0xF8DDE000  LDR	LR, [SP, #0]
0x1B66	0xB001    ADD	SP, SP, #4
0x1B68	0x4770    BX	LR
0x1B6A	0xBF00    NOP
0x1B6C	0x18810000  	_UART0_Write+0
0x1B70	0x009C2000  	_UART_Wr_Ptr+0
0x1B74	0xFFFFFFFF  	_UART0_Read+0
0x1B78	0x00A02000  	_UART_Rd_Ptr+0
0x1B7C	0xFFFFFFFF  	_UART0_Data_Ready+0
0x1B80	0x00A42000  	_UART_Rdy_Ptr+0
0x1B84	0xFFFFFFFF  	_UART0_Tx_Idle+0
0x1B88	0x00A82000  	_UART_Tx_Idle_Ptr+0
0x1B8C	0x30540000  	__GPIO_MODULE_UARTA0_A23+0
0x1B90	0x10004000  	EUSCI_A0_UCA0CTLW0+0
; end of _UART0_Init
_applicationInit:
;Click_IrThermo_3_MSP.c, 45 :: 		void applicationInit()
0x2B60	0xB081    SUB	SP, SP, #4
0x2B62	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_MSP.c, 47 :: 		irthermo3_i2cDriverInit( (T_IRTHERMO3_P)&_MIKROBUS1_GPIO, (T_IRTHERMO3_P)&_MIKROBUS1_I2C, 0x3A );
0x2B66	0x223A    MOVS	R2, #58
0x2B68	0x490B    LDR	R1, [PC, #44]
0x2B6A	0x480C    LDR	R0, [PC, #48]
0x2B6C	0xF7FFFDD4  BL	_irthermo3_i2cDriverInit+0
;Click_IrThermo_3_MSP.c, 48 :: 		Delay_ms( 500 );
0x2B70	0xF648577D  MOVW	R7, #36221
0x2B74	0xF2C0075B  MOVT	R7, #91
0x2B78	0xBF00    NOP
0x2B7A	0xBF00    NOP
L_applicationInit2:
0x2B7C	0x1E7F    SUBS	R7, R7, #1
0x2B7E	0xD1FD    BNE	L_applicationInit2
0x2B80	0xBF00    NOP
0x2B82	0xBF00    NOP
0x2B84	0xBF00    NOP
;Click_IrThermo_3_MSP.c, 49 :: 		irthermo3_init(); //irthermo initialization
0x2B86	0xF7FFFDD9  BL	_irthermo3_init+0
;Click_IrThermo_3_MSP.c, 50 :: 		irthermo3_setMode(_MODE_CONTINUOUS);
0x2B8A	0x2003    MOVS	R0, __MODE_CONTINUOUS
0x2B8C	0xF7FFFA66  BL	_irthermo3_setMode+0
;Click_IrThermo_3_MSP.c, 52 :: 		}
L_end_applicationInit:
0x2B90	0xF8DDE000  LDR	LR, [SP, #0]
0x2B94	0xB001    ADD	SP, SP, #4
0x2B96	0x4770    BX	LR
0x2B98	0x2BF40000  	__MIKROBUS1_I2C+0
0x2B9C	0x320C0000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_irthermo3_i2cDriverInit:
;__irthermo3_driver.c, 278 :: 		void irthermo3_i2cDriverInit(T_IRTHERMO3_P gpioObj, T_IRTHERMO3_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2718	0xB081    SUB	SP, SP, #4
0x271A	0xF8CDE000  STR	LR, [SP, #0]
0x271E	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__irthermo3_driver.c, 280 :: 		_slaveAddress = slave;
0x2720	0x4B05    LDR	R3, [PC, #20]
0x2722	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__irthermo3_driver.c, 281 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x2724	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x2726	0xF7FFFB91  BL	__irthermo3_driver_hal_i2cMap+0
;__irthermo3_driver.c, 282 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x272A	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x272C	0xF7FFFA54  BL	__irthermo3_driver_hal_gpioMap+0
;__irthermo3_driver.c, 286 :: 		}
L_end_irthermo3_i2cDriverInit:
0x2730	0xF8DDE000  LDR	LR, [SP, #0]
0x2734	0xB001    ADD	SP, SP, #4
0x2736	0x4770    BX	LR
0x2738	0x001B2000  	__irthermo3_driver__slaveAddress+0
; end of _irthermo3_i2cDriverInit
__irthermo3_driver_hal_i2cMap:
;__hal_msp432.c, 79 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_msp432.c, 83 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x1E4C	0x6802    LDR	R2, [R0, #0]
0x1E4E	0x4903    LDR	R1, [PC, #12]
0x1E50	0x600A    STR	R2, [R1, #0]
;__hal_msp432.c, 84 :: 		fp_i2cRead     = tmp->i2cRead;
0x1E52	0x1D01    ADDS	R1, R0, #4
; i2cObj end address is: 0 (R0)
0x1E54	0x680A    LDR	R2, [R1, #0]
0x1E56	0x4902    LDR	R1, [PC, #8]
0x1E58	0x600A    STR	R2, [R1, #0]
;__hal_msp432.c, 85 :: 		}
L_end_hal_i2cMap:
0x1E5A	0x4770    BX	LR
0x1E5C	0x00382000  	__irthermo3_driver_fp_i2cWrite+0
0x1E60	0x00702000  	__irthermo3_driver_fp_i2cRead+0
; end of __irthermo3_driver_hal_i2cMap
__irthermo3_driver_hal_gpioMap:
;__irthermo3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__irthermo3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1BD8	0x4770    BX	LR
; end of __irthermo3_driver_hal_gpioMap
_irthermo3_init:
;__irthermo3_driver.c, 305 :: 		void irthermo3_init(){
0x273C	0xB082    SUB	SP, SP, #8
0x273E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 306 :: 		waitForEEPROM(750);
0x2742	0xF24020EE  MOVW	R0, #750
0x2746	0xF7FFFACD  BL	_waitForEEPROM+0
;__irthermo3_driver.c, 307 :: 		irthermo3_setMode(_MODE_SLEEP);  //MUST BE IN SLEEP MODE BEFORE READINGS
0x274A	0x2001    MOVS	R0, #1
0x274C	0xF7FFFC86  BL	_irthermo3_setMode+0
;__irthermo3_driver.c, 309 :: 		P_R = (float)readEEPROM32(EE_P_R) * pow(2.0,-8.0);
0x2750	0xF242400C  MOVW	R0, #9228
0x2754	0xF7FFFC46  BL	_readEEPROM32+0
0x2758	0xEE000A10  VMOV	S0, R0
0x275C	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2760	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2764	0xEEFA0A00  VMOV.F32	S1, #-8
0x2768	0xEEB00A00  VMOV.F32	S0, #2
0x276C	0xF7FFFBD4  BL	_pow+0
0x2770	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2774	0xEE200A80  VMUL.F32	S0, S1, S0
0x2778	0x488F    LDR	R0, [PC, #572]
0x277A	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 310 :: 		P_G = (float)readEEPROM32(EE_P_G) * pow(2.0,-20.0);
0x277E	0xF242400E  MOVW	R0, #9230
0x2782	0xF7FFFC2F  BL	_readEEPROM32+0
0x2786	0xEE000A10  VMOV	S0, R0
0x278A	0xEEB80A40  VCVT.F32.U32	S0, S0
0x278E	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2792	0xEEFB0A04  VMOV.F32	S1, #-20
0x2796	0xEEB00A00  VMOV.F32	S0, #2
0x279A	0xF7FFFBBD  BL	_pow+0
0x279E	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x27A2	0xEE200A80  VMUL.F32	S0, S1, S0
0x27A6	0x4885    LDR	R0, [PC, #532]
0x27A8	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 311 :: 		P_T = (float)readEEPROM32(EE_P_T) * pow(2.0,-44.0);
0x27AC	0xF2424010  MOVW	R0, #9232
0x27B0	0xF7FFFC18  BL	_readEEPROM32+0
0x27B4	0xEE000A10  VMOV	S0, R0
0x27B8	0xEEB80A40  VCVT.F32.U32	S0, S0
0x27BC	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x27C0	0x487F    LDR	R0, [PC, #508]
0x27C2	0xEE000A90  VMOV	S1, R0
0x27C6	0xEEB00A00  VMOV.F32	S0, #2
0x27CA	0xF7FFFBA5  BL	_pow+0
0x27CE	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x27D2	0xEE200A80  VMUL.F32	S0, S1, S0
0x27D6	0x487B    LDR	R0, [PC, #492]
0x27D8	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 312 :: 		P_O = (float)readEEPROM32(EE_P_O) * pow(2.0,-8.0);
0x27DC	0xF2424012  MOVW	R0, #9234
0x27E0	0xF7FFFC00  BL	_readEEPROM32+0
0x27E4	0xEE000A10  VMOV	S0, R0
0x27E8	0xEEB80A40  VCVT.F32.U32	S0, S0
0x27EC	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x27F0	0xEEFA0A00  VMOV.F32	S1, #-8
0x27F4	0xEEB00A00  VMOV.F32	S0, #2
0x27F8	0xF7FFFB8E  BL	_pow+0
0x27FC	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2800	0xEE200A80  VMUL.F32	S0, S1, S0
0x2804	0x4870    LDR	R0, [PC, #448]
0x2806	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 313 :: 		Ea = (float)readEEPROM32(EE_Ea) * pow(2.0,-16.0);
0x280A	0xF2424024  MOVW	R0, #9252
0x280E	0xF7FFFBE9  BL	_readEEPROM32+0
0x2812	0xEE000A10  VMOV	S0, R0
0x2816	0xEEB80A40  VCVT.F32.U32	S0, S0
0x281A	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x281E	0xEEFB0A00  VMOV.F32	S1, #-16
0x2822	0xEEB00A00  VMOV.F32	S0, #2
0x2826	0xF7FFFB77  BL	_pow+0
0x282A	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x282E	0xEE200A80  VMUL.F32	S0, S1, S0
0x2832	0x4866    LDR	R0, [PC, #408]
0x2834	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 314 :: 		Eb = (float)readEEPROM32(EE_Eb) * pow(2.0,-8.0);
0x2838	0xF2424026  MOVW	R0, #9254
0x283C	0xF7FFFBD2  BL	_readEEPROM32+0
0x2840	0xEE000A10  VMOV	S0, R0
0x2844	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2848	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x284C	0xEEFA0A00  VMOV.F32	S1, #-8
0x2850	0xEEB00A00  VMOV.F32	S0, #2
0x2854	0xF7FFFB60  BL	_pow+0
0x2858	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x285C	0xEE200A80  VMUL.F32	S0, S1, S0
0x2860	0x485B    LDR	R0, [PC, #364]
0x2862	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 315 :: 		Fa = (float)readEEPROM32(EE_Fa) * pow(2.0,-46.0);
0x2866	0xF2424028  MOVW	R0, #9256
0x286A	0xF7FFFBBB  BL	_readEEPROM32+0
0x286E	0xEE000A10  VMOV	S0, R0
0x2872	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2876	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x287A	0x4856    LDR	R0, [PC, #344]
0x287C	0xEE000A90  VMOV	S1, R0
0x2880	0xEEB00A00  VMOV.F32	S0, #2
0x2884	0xF7FFFB48  BL	_pow+0
0x2888	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x288C	0xEE200A80  VMUL.F32	S0, S1, S0
0x2890	0x4851    LDR	R0, [PC, #324]
0x2892	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 316 :: 		Fb = (float)readEEPROM32(EE_Fb) * pow(2.0,-36.0);
0x2896	0xF242402A  MOVW	R0, #9258
0x289A	0xF7FFFBA3  BL	_readEEPROM32+0
0x289E	0xEE000A10  VMOV	S0, R0
0x28A2	0xEEB80A40  VCVT.F32.U32	S0, S0
0x28A6	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x28AA	0x484C    LDR	R0, [PC, #304]
0x28AC	0xEE000A90  VMOV	S1, R0
0x28B0	0xEEB00A00  VMOV.F32	S0, #2
0x28B4	0xF7FFFB30  BL	_pow+0
0x28B8	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x28BC	0xEE200A80  VMUL.F32	S0, S1, S0
0x28C0	0x4847    LDR	R0, [PC, #284]
0x28C2	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 317 :: 		Ga = (float)readEEPROM32(EE_Ga) * pow(2.0,-36.0);
0x28C6	0xF242402C  MOVW	R0, #9260
0x28CA	0xF7FFFB8B  BL	_readEEPROM32+0
0x28CE	0xEE000A10  VMOV	S0, R0
0x28D2	0xEEB80A40  VCVT.F32.U32	S0, S0
0x28D6	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x28DA	0x4840    LDR	R0, [PC, #256]
0x28DC	0xEE000A90  VMOV	S1, R0
0x28E0	0xEEB00A00  VMOV.F32	S0, #2
0x28E4	0xF7FFFB18  BL	_pow+0
0x28E8	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x28EC	0xEE200A80  VMUL.F32	S0, S1, S0
0x28F0	0x483C    LDR	R0, [PC, #240]
0x28F2	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 318 :: 		Gb = (float)readEEPROM16(EE_Gb) * pow(2.0,-10.0);
0x28F6	0xF242402E  MOVW	R0, #9262
0x28FA	0xF7FEFCA7  BL	_readEEPROM16+0
0x28FE	0xEE000A10  VMOV	S0, R0
0x2902	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2906	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x290A	0xEEFA0A04  VMOV.F32	S1, #-10
0x290E	0xEEB00A00  VMOV.F32	S0, #2
0x2912	0xF7FFFB01  BL	_pow+0
0x2916	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x291A	0xEE200A80  VMUL.F32	S0, S1, S0
0x291E	0x4832    LDR	R0, [PC, #200]
0x2920	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 319 :: 		Ka = (float)readEEPROM16(EE_Ka) * pow(2.0,-10.0);
0x2924	0xF242402F  MOVW	R0, #9263
0x2928	0xF7FEFC90  BL	_readEEPROM16+0
0x292C	0xEE000A10  VMOV	S0, R0
0x2930	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2934	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2938	0xEEFA0A04  VMOV.F32	S1, #-10
0x293C	0xEEB00A00  VMOV.F32	S0, #2
0x2940	0xF7FFFAEA  BL	_pow+0
0x2944	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2948	0xEE200A80  VMUL.F32	S0, S1, S0
0x294C	0x4827    LDR	R0, [PC, #156]
0x294E	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 320 :: 		Ha = (float)readEEPROM16(EE_Ha) * pow(2.0,-14.0);
0x2952	0xF2424081  MOVW	R0, #9345
0x2956	0xF7FEFC79  BL	_readEEPROM16+0
0x295A	0xEE000A10  VMOV	S0, R0
0x295E	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2962	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2966	0xEEFA0A0C  VMOV.F32	S1, #-14
0x296A	0xEEB00A00  VMOV.F32	S0, #2
0x296E	0xF7FFFAD3  BL	_pow+0
0x2972	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2976	0xEE200A80  VMUL.F32	S0, S1, S0
0x297A	0x481D    LDR	R0, [PC, #116]
0x297C	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 321 :: 		Hb = (float)readEEPROM16(EE_Hb) * pow(2.0,-14.0);
0x2980	0xF2424082  MOVW	R0, #9346
0x2984	0xF7FEFC62  BL	_readEEPROM16+0
0x2988	0xEE000A10  VMOV	S0, R0
0x298C	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2990	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2994	0xEEFA0A0C  VMOV.F32	S1, #-14
0x2998	0xEEB00A00  VMOV.F32	S0, #2
0x299C	0xF7FFFABC  BL	_pow+0
0x29A0	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x29A4	0xEE200A80  VMUL.F32	S0, S1, S0
0x29A8	0x4812    LDR	R0, [PC, #72]
0x29AA	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 322 :: 		}
L_end_irthermo3_init:
0x29AE	0xF8DDE000  LDR	LR, [SP, #0]
0x29B2	0xB002    ADD	SP, SP, #8
0x29B4	0x4770    BX	LR
0x29B6	0xBF00    NOP
0x29B8	0x003C2000  	_P_R+0
0x29BC	0x00402000  	_P_G+0
0x29C0	0x0000C230  	#-1037041664
0x29C4	0x00442000  	_P_T+0
0x29C8	0x00482000  	_P_O+0
0x29CC	0x004C2000  	_Ea+0
0x29D0	0x00502000  	_Eb+0
0x29D4	0x0000C238  	#-1036517376
0x29D8	0x00542000  	_Fa+0
0x29DC	0x0000C210  	#-1039138816
0x29E0	0x00582000  	_Fb+0
0x29E4	0x005C2000  	_Ga+0
0x29E8	0x00602000  	_Gb+0
0x29EC	0x00642000  	_Ka+0
0x29F0	0x00682000  	_Ha+0
0x29F4	0x006C2000  	_Hb+0
; end of _irthermo3_init
_waitForEEPROM:
;__irthermo3_driver.c, 188 :: 		void waitForEEPROM(uint16_t timeout_ms){
0x1CE4	0xB083    SUB	SP, SP, #12
0x1CE6	0xF8CDE000  STR	LR, [SP, #0]
0x1CEA	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 189 :: 		uint16_t counter = 0;
0x1CEE	0xF2400100  MOVW	R1, #0
0x1CF2	0xF8AD1004  STRH	R1, [SP, #4]
;__irthermo3_driver.c, 190 :: 		while(eepromBusy()){
L_waitForEEPROM3:
0x1CF6	0xF7FFFF03  BL	_eepromBusy+0
0x1CFA	0xB168    CBZ	R0, L_waitForEEPROM4
;__irthermo3_driver.c, 191 :: 		Delay_1ms();
0x1CFC	0xF7FFFE48  BL	_Delay_1ms+0
;__irthermo3_driver.c, 192 :: 		counter++;
0x1D00	0xF8BD1004  LDRH	R1, [SP, #4]
0x1D04	0x1C4A    ADDS	R2, R1, #1
0x1D06	0xB292    UXTH	R2, R2
0x1D08	0xF8AD2004  STRH	R2, [SP, #4]
;__irthermo3_driver.c, 193 :: 		if(counter > timeout_ms){
0x1D0C	0xF8BD1008  LDRH	R1, [SP, #8]
0x1D10	0x428A    CMP	R2, R1
0x1D12	0xD900    BLS	L_waitForEEPROM5
;__irthermo3_driver.c, 194 :: 		return;
0x1D14	0xE000    B	L_end_waitForEEPROM
;__irthermo3_driver.c, 195 :: 		}
L_waitForEEPROM5:
;__irthermo3_driver.c, 196 :: 		}
0x1D16	0xE7EE    B	L_waitForEEPROM3
L_waitForEEPROM4:
;__irthermo3_driver.c, 197 :: 		}
L_end_waitForEEPROM:
0x1D18	0xF8DDE000  LDR	LR, [SP, #0]
0x1D1C	0xB003    ADD	SP, SP, #12
0x1D1E	0x4770    BX	LR
; end of _waitForEEPROM
_eepromBusy:
;__irthermo3_driver.c, 183 :: 		uint8_t eepromBusy(){
0x1B00	0xB081    SUB	SP, SP, #4
0x1B02	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 184 :: 		uint8_t retValue = (getStatus() & (uint16_t)(0x0001 << BIT_EEPROM_BUSY));
0x1B06	0xF7FFFDF5  BL	_getStatus+0
0x1B0A	0xF4007000  AND	R0, R0, #512
;__irthermo3_driver.c, 185 :: 		return retValue;
0x1B0E	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 186 :: 		}
L_end_eepromBusy:
0x1B10	0xF8DDE000  LDR	LR, [SP, #0]
0x1B14	0xB001    ADD	SP, SP, #4
0x1B16	0x4770    BX	LR
; end of _eepromBusy
_getStatus:
;__irthermo3_driver.c, 128 :: 		uint16_t getStatus(){
0x16F4	0xB081    SUB	SP, SP, #4
0x16F6	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 129 :: 		return readEEPROM16(REG_STATUS);
0x16FA	0xF64370FF  MOVW	R0, #16383
0x16FE	0xF7FFFDA5  BL	_readEEPROM16+0
;__irthermo3_driver.c, 130 :: 		}
L_end_getStatus:
0x1702	0xF8DDE000  LDR	LR, [SP, #0]
0x1706	0xB001    ADD	SP, SP, #4
0x1708	0x4770    BX	LR
; end of _getStatus
_readEEPROM16:
;__irthermo3_driver.c, 200 :: 		uint16_t readEEPROM16(uint16_t adr){
; adr start address is: 0 (R0)
0x124C	0xB082    SUB	SP, SP, #8
0x124E	0xF8CDE000  STR	LR, [SP, #0]
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
;__irthermo3_driver.c, 203 :: 		uint16_t retVal = 0;
;__irthermo3_driver.c, 204 :: 		adress[0] = (adr & 0xFF00) >> 8;
0x1252	0xAA01    ADD	R2, SP, #4
0x1254	0xF400417F  AND	R1, R0, #65280
0x1258	0xB289    UXTH	R1, R1
0x125A	0x0A09    LSRS	R1, R1, #8
0x125C	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 205 :: 		adress[1] = (adr & 0x00FF);
0x125E	0x1C52    ADDS	R2, R2, #1
0x1260	0xF00001FF  AND	R1, R0, #255
; adr end address is: 0 (R0)
0x1264	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 206 :: 		hal_i2cStart();
0x1266	0xF7FFFCB3  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 207 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0x126A	0xAA01    ADD	R2, SP, #4
0x126C	0x4910    LDR	R1, [PC, #64]
0x126E	0x7809    LDRB	R1, [R1, #0]
0x1270	0x2300    MOVS	R3, #0
0x1272	0xB2C8    UXTB	R0, R1
0x1274	0x4611    MOV	R1, R2
0x1276	0x2202    MOVS	R2, #2
0x1278	0xF7FFFC96  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 208 :: 		hal_i2cRead(_slaveAddress,tmp,2,END_MODE_STOP);
0x127C	0xF10D0206  ADD	R2, SP, #6
0x1280	0x490B    LDR	R1, [PC, #44]
0x1282	0x7809    LDRB	R1, [R1, #0]
0x1284	0x2301    MOVS	R3, #1
0x1286	0xB2C8    UXTB	R0, R1
0x1288	0x4611    MOV	R1, R2
0x128A	0x2202    MOVS	R2, #2
0x128C	0xF7FFFC7A  BL	__irthermo3_driver_hal_i2cRead+0
;__irthermo3_driver.c, 209 :: 		retVal = tmp[0];
0x1290	0xF10D0306  ADD	R3, SP, #6
0x1294	0x7819    LDRB	R1, [R3, #0]
; retVal start address is: 0 (R0)
0x1296	0xB2C8    UXTB	R0, R1
;__irthermo3_driver.c, 210 :: 		retVal <<= 8;
0x1298	0x0202    LSLS	R2, R0, #8
0x129A	0xB292    UXTH	R2, R2
; retVal end address is: 0 (R0)
;__irthermo3_driver.c, 211 :: 		retVal |= tmp[1];
0x129C	0x1C59    ADDS	R1, R3, #1
0x129E	0x7809    LDRB	R1, [R1, #0]
0x12A0	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 212 :: 		return retVal;
0x12A4	0xB288    UXTH	R0, R1
;__irthermo3_driver.c, 213 :: 		}
L_end_readEEPROM16:
0x12A6	0xF8DDE000  LDR	LR, [SP, #0]
0x12AA	0xB002    ADD	SP, SP, #8
0x12AC	0x4770    BX	LR
0x12AE	0xBF00    NOP
0x12B0	0x001B2000  	__irthermo3_driver__slaveAddress+0
; end of _readEEPROM16
__irthermo3_driver_hal_i2cStart:
;__hal_msp432.c, 87 :: 		static int hal_i2cStart()
;__hal_msp432.c, 89 :: 		int res = 0;
; res start address is: 0 (R0)
0x0BD0	0xF2400000  MOVW	R0, #0
0x0BD4	0xB200    SXTH	R0, R0
;__hal_msp432.c, 90 :: 		return res;
; res end address is: 0 (R0)
;__hal_msp432.c, 91 :: 		}
L_end_hal_i2cStart:
0x0BD6	0x4770    BX	LR
; end of __irthermo3_driver_hal_i2cStart
__irthermo3_driver_hal_i2cWrite:
;__hal_msp432.c, 93 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x0BA8	0xB082    SUB	SP, SP, #8
0x0BAA	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_msp432.c, 95 :: 		int res = 0;
0x0BAE	0xF2400400  MOVW	R4, #0
0x0BB2	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_msp432.c, 97 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x0BB6	0x4C05    LDR	R4, [PC, #20]
0x0BB8	0x6824    LDR	R4, [R4, #0]
0x0BBA	0x47A0    BLX	R4
0x0BBC	0xF9BD4004  LDRSH	R4, [SP, #4]
0x0BC0	0x4304    ORRS	R4, R0
;__hal_msp432.c, 98 :: 		return res;
0x0BC2	0xB220    SXTH	R0, R4
;__hal_msp432.c, 99 :: 		}
L_end_hal_i2cWrite:
0x0BC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0BC8	0xB002    ADD	SP, SP, #8
0x0BCA	0x4770    BX	LR
0x0BCC	0x00382000  	__irthermo3_driver_fp_i2cWrite+0
; end of __irthermo3_driver_hal_i2cWrite
_I2C0_Write:
;__Lib_I2C_MSP.c, 498 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A14	0xB081    SUB	SP, SP, #4
0x0A16	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 499 :: 		
0x0A1A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A1C	0x4613    MOV	R3, R2
0x0A1E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0A20	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0A22	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0A24	0xF7FFFEF2  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x0A28	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 500 :: 		
L_end_I2C0_Write:
0x0A2A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A2E	0xB001    ADD	SP, SP, #4
0x0A30	0x4770    BX	LR
0x0A32	0xBF00    NOP
0x0A34	0x20004000  	EUSCI_B0_UCB0CTLW0+0
; end of _I2C0_Write
__Lib_I2C_MSP_I2Cx_Write:
;__Lib_I2C_MSP.c, 263 :: 		
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x080C	0xB087    SUB	SP, SP, #28
0x080E	0xF8CDE000  STR	LR, [SP, #0]
0x0812	0xF88D1004  STRB	R1, [SP, #4]
0x0816	0x4601    MOV	R1, R0
0x0818	0xF89D0004  LDRB	R0, [SP, #4]
0x081C	0x9205    STR	R2, [SP, #20]
0x081E	0x9306    STR	R3, [SP, #24]
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0820	0x9C07    LDR	R4, [SP, #28]
0x0822	0x9407    STR	R4, [SP, #28]
;__Lib_I2C_MSP.c, 266 :: 		
0x0824	0x4C4C    LDR	R4, [PC, #304]
0x0826	0x42A1    CMP	R1, R4
0x0828	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Write45
;__Lib_I2C_MSP.c, 267 :: 		
0x082A	0x4D4C    LDR	R5, [PC, #304]
0x082C	0x682C    LDR	R4, [R5, #0]
0x082E	0x9403    STR	R4, [SP, #12]
0x0830	0x462C    MOV	R4, R5
0x0832	0x6824    LDR	R4, [R4, #0]
0x0834	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 268 :: 		
0x0836	0x4C4A    LDR	R4, [PC, #296]
0x0838	0x6825    LDR	R5, [R4, #0]
0x083A	0x4C4A    LDR	R4, [PC, #296]
0x083C	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 269 :: 		
0x083E	0xE028    B	L___Lib_I2C_MSP_I2Cx_Write46
L___Lib_I2C_MSP_I2Cx_Write45:
;__Lib_I2C_MSP.c, 270 :: 		
0x0840	0x4C49    LDR	R4, [PC, #292]
0x0842	0x42A1    CMP	R1, R4
0x0844	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Write47
;__Lib_I2C_MSP.c, 271 :: 		
0x0846	0x4D49    LDR	R5, [PC, #292]
0x0848	0x682C    LDR	R4, [R5, #0]
0x084A	0x9403    STR	R4, [SP, #12]
0x084C	0x462C    MOV	R4, R5
0x084E	0x6824    LDR	R4, [R4, #0]
0x0850	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 272 :: 		
0x0852	0x4C47    LDR	R4, [PC, #284]
0x0854	0x6825    LDR	R5, [R4, #0]
0x0856	0x4C43    LDR	R4, [PC, #268]
0x0858	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 273 :: 		
0x085A	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Write48
L___Lib_I2C_MSP_I2Cx_Write47:
;__Lib_I2C_MSP.c, 274 :: 		
0x085C	0x4C45    LDR	R4, [PC, #276]
0x085E	0x42A1    CMP	R1, R4
0x0860	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Write49
;__Lib_I2C_MSP.c, 275 :: 		
0x0862	0x4D45    LDR	R5, [PC, #276]
0x0864	0x682C    LDR	R4, [R5, #0]
0x0866	0x9403    STR	R4, [SP, #12]
0x0868	0x462C    MOV	R4, R5
0x086A	0x6824    LDR	R4, [R4, #0]
0x086C	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 276 :: 		
0x086E	0x4C43    LDR	R4, [PC, #268]
0x0870	0x6825    LDR	R5, [R4, #0]
0x0872	0x4C3C    LDR	R4, [PC, #240]
0x0874	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 277 :: 		
0x0876	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Write50
L___Lib_I2C_MSP_I2Cx_Write49:
;__Lib_I2C_MSP.c, 278 :: 		
0x0878	0x4C41    LDR	R4, [PC, #260]
0x087A	0x42A1    CMP	R1, R4
0x087C	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Write51
;__Lib_I2C_MSP.c, 279 :: 		
0x087E	0x4D41    LDR	R5, [PC, #260]
0x0880	0x682C    LDR	R4, [R5, #0]
0x0882	0x9403    STR	R4, [SP, #12]
0x0884	0x462C    MOV	R4, R5
0x0886	0x6824    LDR	R4, [R4, #0]
0x0888	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 280 :: 		
0x088A	0x4C3F    LDR	R4, [PC, #252]
0x088C	0x6825    LDR	R5, [R4, #0]
0x088E	0x4C35    LDR	R4, [PC, #212]
0x0890	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 281 :: 		
L___Lib_I2C_MSP_I2Cx_Write51:
L___Lib_I2C_MSP_I2Cx_Write50:
L___Lib_I2C_MSP_I2Cx_Write48:
L___Lib_I2C_MSP_I2Cx_Write46:
;__Lib_I2C_MSP.c, 283 :: 		
0x0892	0x9101    STR	R1, [SP, #4]
; slave_address end address is: 0 (R0)
0x0894	0x9102    STR	R1, [SP, #8]
0x0896	0xB2C1    UXTB	R1, R0
0x0898	0x9802    LDR	R0, [SP, #8]
0x089A	0xF7FFFD0F  BL	__Lib_I2C_MSP_I2C_setSlaveAddress+0
0x089E	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_MSP.c, 284 :: 		
0x08A0	0x4C3A    LDR	R4, [PC, #232]
0x08A2	0x7824    LDRB	R4, [R4, #0]
0x08A4	0xB954    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Write52
;__Lib_I2C_MSP.c, 285 :: 		
0x08A6	0x9101    STR	R1, [SP, #4]
0x08A8	0x4608    MOV	R0, R1
0x08AA	0x2101    MOVS	R1, #1
0x08AC	0xF7FFFDBC  BL	__Lib_I2C_MSP_I2Cx_Start+0
0x08B0	0x9901    LDR	R1, [SP, #4]
0x08B2	0xB108    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Write53
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 286 :: 		
0x08B4	0x2001    MOVS	R0, #1
0x08B6	0xE04B    B	L_end_I2Cx_Write
L___Lib_I2C_MSP_I2Cx_Write53:
;__Lib_I2C_MSP.c, 287 :: 		
; I2C_BASE start address is: 4 (R1)
0x08B8	0x460D    MOV	R5, R1
0x08BA	0xE01F    B	L___Lib_I2C_MSP_I2Cx_Write54
L___Lib_I2C_MSP_I2Cx_Write52:
;__Lib_I2C_MSP.c, 289 :: 		
0x08BC	0x2501    MOVS	R5, #1
0x08BE	0x880C    LDRH	R4, [R1, #0]
0x08C0	0xF3651404  BFI	R4, R5, #4, #1
0x08C4	0x800C    STRH	R4, [R1, #0]
; I2C_BASE end address is: 4 (R1)
0x08C6	0x4608    MOV	R0, R1
;__Lib_I2C_MSP.c, 290 :: 		
L___Lib_I2C_MSP_I2Cx_Write55:
; I2C_BASE start address is: 0 (R0)
0x08C8	0x8805    LDRH	R5, [R0, #0]
0x08CA	0xF3C50480  UBFX	R4, R5, #2, #1
0x08CE	0xB16C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Write56
;__Lib_I2C_MSP.c, 291 :: 		
0x08D0	0x9C04    LDR	R4, [SP, #16]
0x08D2	0xB154    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Write57
;__Lib_I2C_MSP.c, 292 :: 		
0x08D4	0x9C03    LDR	R4, [SP, #12]
0x08D6	0xB92C    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Write58
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 293 :: 		
0x08D8	0x2007    MOVS	R0, #7
0x08DA	0x4C22    LDR	R4, [PC, #136]
0x08DC	0x6824    LDR	R4, [R4, #0]
0x08DE	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 294 :: 		
0x08E0	0x2001    MOVS	R0, #1
0x08E2	0xE035    B	L_end_I2Cx_Write
;__Lib_I2C_MSP.c, 295 :: 		
L___Lib_I2C_MSP_I2Cx_Write58:
;__Lib_I2C_MSP.c, 296 :: 		
; I2C_BASE start address is: 0 (R0)
0x08E4	0x9C03    LDR	R4, [SP, #12]
0x08E6	0x1E64    SUBS	R4, R4, #1
0x08E8	0x9403    STR	R4, [SP, #12]
;__Lib_I2C_MSP.c, 297 :: 		
L___Lib_I2C_MSP_I2Cx_Write57:
;__Lib_I2C_MSP.c, 298 :: 		
0x08EA	0xE7ED    B	L___Lib_I2C_MSP_I2Cx_Write55
L___Lib_I2C_MSP_I2Cx_Write56:
;__Lib_I2C_MSP.c, 299 :: 		
0x08EC	0x8804    LDRH	R4, [R0, #0]
0x08EE	0xF0440402  ORR	R4, R4, #2
0x08F2	0x8004    STRH	R4, [R0, #0]
;__Lib_I2C_MSP.c, 300 :: 		
0x08F4	0x2500    MOVS	R5, #0
0x08F6	0x4C25    LDR	R4, [PC, #148]
0x08F8	0x7025    STRB	R5, [R4, #0]
; I2C_BASE end address is: 0 (R0)
0x08FA	0x4605    MOV	R5, R0
;__Lib_I2C_MSP.c, 301 :: 		
L___Lib_I2C_MSP_I2Cx_Write54:
;__Lib_I2C_MSP.c, 303 :: 		
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x08FC	0x2600    MOVS	R6, #0
; I2C_BASE end address is: 20 (R5)
; i end address is: 24 (R6)
0x08FE	0x462A    MOV	R2, R5
0x0900	0x4631    MOV	R1, R6
L___Lib_I2C_MSP_I2Cx_Write59:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0x0902	0x9C06    LDR	R4, [SP, #24]
0x0904	0x42A1    CMP	R1, R4
0x0906	0xD214    BCS	L___Lib_I2C_MSP_I2Cx_Write60
;__Lib_I2C_MSP.c, 304 :: 		
0x0908	0x9C05    LDR	R4, [SP, #20]
0x090A	0x1864    ADDS	R4, R4, R1
0x090C	0x7824    LDRB	R4, [R4, #0]
0x090E	0x9201    STR	R2, [SP, #4]
0x0910	0x9102    STR	R1, [SP, #8]
0x0912	0xB2E1    UXTB	R1, R4
0x0914	0x4610    MOV	R0, R2
0x0916	0xF7FFFCFF  BL	__Lib_I2C_MSP_I2Cx_WriteByte+0
0x091A	0x9902    LDR	R1, [SP, #8]
0x091C	0x9A01    LDR	R2, [SP, #4]
0x091E	0xB120    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Write62
; i end address is: 4 (R1)
;__Lib_I2C_MSP.c, 305 :: 		
0x0920	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x0922	0xF7FFFCE7  BL	__Lib_I2C_MSP_I2Cx_Stop+0
;__Lib_I2C_MSP.c, 306 :: 		
0x0926	0x2001    MOVS	R0, #1
0x0928	0xE012    B	L_end_I2Cx_Write
;__Lib_I2C_MSP.c, 307 :: 		
L___Lib_I2C_MSP_I2Cx_Write62:
;__Lib_I2C_MSP.c, 303 :: 		
; I2C_BASE start address is: 8 (R2)
; i start address is: 4 (R1)
0x092A	0x1C4C    ADDS	R4, R1, #1
; i end address is: 4 (R1)
; i start address is: 24 (R6)
0x092C	0x4626    MOV	R6, R4
;__Lib_I2C_MSP.c, 308 :: 		
; i end address is: 24 (R6)
0x092E	0x4631    MOV	R1, R6
0x0930	0xE7E7    B	L___Lib_I2C_MSP_I2Cx_Write59
L___Lib_I2C_MSP_I2Cx_Write60:
;__Lib_I2C_MSP.c, 310 :: 		
0x0932	0x9C07    LDR	R4, [SP, #28]
0x0934	0x2C01    CMP	R4, #1
0x0936	0xD107    BNE	L___Lib_I2C_MSP_I2Cx_Write63
;__Lib_I2C_MSP.c, 311 :: 		
0x0938	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x093A	0xF7FFFCDB  BL	__Lib_I2C_MSP_I2Cx_Stop+0
0x093E	0x2800    CMP	R0, #0
0x0940	0xD001    BEQ	L___Lib_I2C_MSP_I2Cx_Write64
;__Lib_I2C_MSP.c, 312 :: 		
0x0942	0x2001    MOVS	R0, #1
0x0944	0xE004    B	L_end_I2Cx_Write
L___Lib_I2C_MSP_I2Cx_Write64:
;__Lib_I2C_MSP.c, 313 :: 		
0x0946	0xE002    B	L___Lib_I2C_MSP_I2Cx_Write65
L___Lib_I2C_MSP_I2Cx_Write63:
;__Lib_I2C_MSP.c, 315 :: 		
0x0948	0x2501    MOVS	R5, #1
0x094A	0x4C10    LDR	R4, [PC, #64]
0x094C	0x7025    STRB	R5, [R4, #0]
;__Lib_I2C_MSP.c, 316 :: 		
L___Lib_I2C_MSP_I2Cx_Write65:
;__Lib_I2C_MSP.c, 318 :: 		
0x094E	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 319 :: 		
L_end_I2Cx_Write:
0x0950	0xF8DDE000  LDR	LR, [SP, #0]
0x0954	0xB007    ADD	SP, SP, #28
0x0956	0x4770    BX	LR
0x0958	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x095C	0x001C2000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x0960	0x00782000  	_I2C0_timeout_Ptr+0
0x0964	0x00742000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x0968	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x096C	0x00202000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x0970	0x007C2000  	_I2C1_timeout_Ptr+0
0x0974	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x0978	0x00242000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x097C	0x00802000  	_I2C2_timeout_Ptr+0
0x0980	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x0984	0x00282000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x0988	0x00842000  	_I2C3_timeout_Ptr+0
0x098C	0x001A2000  	__Lib_I2C_MSP__DELAY_RESTART+0
; end of __Lib_I2C_MSP_I2Cx_Write
clicker_2_MSP432__setAN_1:
;__c2_msp432_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ DIO_P6OUT.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x025C	0x4901    LDR	R1, [PC, #4]
0x025E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x0260	0x4770    BX	LR
0x0262	0xBF00    NOP
0x0264	0x88604209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setAN_1
clicker_2_MSP432__setRST_1:
;__c2_msp432_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ DIO_P5OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0250	0x4901    LDR	R1, [PC, #4]
0x0252	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x0254	0x4770    BX	LR
0x0256	0xBF00    NOP
0x0258	0x88584209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setRST_1
clicker_2_MSP432__setCS_1:
;__c2_msp432_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ DIO_P5OUT.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0244	0x4901    LDR	R1, [PC, #4]
0x0246	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0248	0x4770    BX	LR
0x024A	0xBF00    NOP
0x024C	0x88404209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setCS_1
clicker_2_MSP432__setSCK_1:
;__c2_msp432_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ DIO_P1OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0268	0x4901    LDR	R1, [PC, #4]
0x026A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x026C	0x4770    BX	LR
0x026E	0xBF00    NOP
0x0270	0x80544209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setSCK_1
clicker_2_MSP432__setMISO_1:
;__c2_msp432_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ DIO_P1OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x028C	0x4901    LDR	R1, [PC, #4]
0x028E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x0290	0x4770    BX	LR
0x0292	0xBF00    NOP
0x0294	0x805C4209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMISO_1
clicker_2_MSP432__setMOSI_1:
;__c2_msp432_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ DIO_P1OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0280	0x4901    LDR	R1, [PC, #4]
0x0282	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x0284	0x4770    BX	LR
0x0286	0xBF00    NOP
0x0288	0x80584209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMOSI_1
clicker_2_MSP432__setPWM_1:
;__c2_msp432_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ DIO_P2OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0274	0x4901    LDR	R1, [PC, #4]
0x0276	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x0278	0x4770    BX	LR
0x027A	0xBF00    NOP
0x027C	0x807C4209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setPWM_1
clicker_2_MSP432__setINT_1:
;__c2_msp432_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ DIO_P2OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0208	0x4901    LDR	R1, [PC, #4]
0x020A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x020C	0x4770    BX	LR
0x020E	0xBF00    NOP
0x0210	0x80704209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setINT_1
clicker_2_MSP432__setRX_1:
;__c2_msp432_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ DIO_P3OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x01FC	0x4901    LDR	R1, [PC, #4]
0x01FE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x0200	0x4770    BX	LR
0x0202	0xBF00    NOP
0x0204	0x84484209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setRX_1
clicker_2_MSP432__setTX_1:
;__c2_msp432_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ DIO_P3OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x01F0	0x4901    LDR	R1, [PC, #4]
0x01F2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x01F4	0x4770    BX	LR
0x01F6	0xBF00    NOP
0x01F8	0x844C4209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setTX_1
clicker_2_MSP432__setSCL_1:
;__c2_msp432_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ DIO_P6OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0214	0x4901    LDR	R1, [PC, #4]
0x0216	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x0218	0x4770    BX	LR
0x021A	0xBF00    NOP
0x021C	0x88744209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSCL_1
clicker_2_MSP432__setSDA_1:
;__c2_msp432_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ DIO_P6OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0238	0x4901    LDR	R1, [PC, #4]
0x023A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x023C	0x4770    BX	LR
0x023E	0xBF00    NOP
0x0240	0x88704209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSDA_1
clicker_2_MSP432__setAN_2:
;__c2_msp432_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value) 	{ DIO_P4OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x022C	0x4901    LDR	R1, [PC, #4]
0x022E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x0230	0x4770    BX	LR
0x0232	0xBF00    NOP
0x0234	0x846C4209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setAN_2
clicker_2_MSP432__setRST_2:
;__c2_msp432_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value) 	{ DIO_P6OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0220	0x4901    LDR	R1, [PC, #4]
0x0222	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x0224	0x4770    BX	LR
0x0226	0xBF00    NOP
0x0228	0x887C4209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setRST_2
clicker_2_MSP432__setCS_2:
;__c2_msp432_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value) 	{ DIO_P5OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0598	0x4901    LDR	R1, [PC, #4]
0x059A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x059C	0x4770    BX	LR
0x059E	0xBF00    NOP
0x05A0	0x88484209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setCS_2
clicker_2_MSP432__setSCK_2:
;__c2_msp432_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value) 	{ DIO_P1OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x058C	0x4901    LDR	R1, [PC, #4]
0x058E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x0590	0x4770    BX	LR
0x0592	0xBF00    NOP
0x0594	0x80544209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setSCK_2
clicker_2_MSP432__setMISO_2:
;__c2_msp432_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value) 	{ DIO_P1OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0580	0x4901    LDR	R1, [PC, #4]
0x0582	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x0584	0x4770    BX	LR
0x0586	0xBF00    NOP
0x0588	0x805C4209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMISO_2
clicker_2_MSP432__setMOSI_2:
;__c2_msp432_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value) 	{ DIO_P1OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05A4	0x4901    LDR	R1, [PC, #4]
0x05A6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x05A8	0x4770    BX	LR
0x05AA	0xBF00    NOP
0x05AC	0x80584209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMOSI_2
clicker_2_MSP432__setPWM_2:
;__c2_msp432_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value) 	{ DIO_P2OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05C8	0x4901    LDR	R1, [PC, #4]
0x05CA	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x05CC	0x4770    BX	LR
0x05CE	0xBF00    NOP
0x05D0	0x80784209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setPWM_2
clicker_2_MSP432__setINT_2:
;__c2_msp432_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value) 	{ DIO_P6OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05BC	0x4901    LDR	R1, [PC, #4]
0x05BE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x05C0	0x4770    BX	LR
0x05C2	0xBF00    NOP
0x05C4	0x88784209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setINT_2
clicker_2_MSP432__setRX_2:
;__c2_msp432_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value) 	{ DIO_P2OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05B0	0x4901    LDR	R1, [PC, #4]
0x05B2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x05B4	0x4770    BX	LR
0x05B6	0xBF00    NOP
0x05B8	0x80684209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setRX_2
clicker_2_MSP432__setTX_2:
;__c2_msp432_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value) 	{ DIO_P2OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02B0	0x4901    LDR	R1, [PC, #4]
0x02B2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x02B4	0x4770    BX	LR
0x02B6	0xBF00    NOP
0x02B8	0x806C4209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setTX_2
clicker_2_MSP432__setSCL_2:
;__c2_msp432_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value) 	{ DIO_P6OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02A4	0x4901    LDR	R1, [PC, #4]
0x02A6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x02A8	0x4770    BX	LR
0x02AA	0xBF00    NOP
0x02AC	0x88744209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSCL_2
clicker_2_MSP432__setSDA_2:
;__c2_msp432_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value) 	{ DIO_P6OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0298	0x4901    LDR	R1, [PC, #4]
0x029A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x029C	0x4770    BX	LR
0x029E	0xBF00    NOP
0x02A0	0x88704209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSDA_2
__Lib_I2C_MSP_I2C_setSlaveAddress:
;__Lib_I2C_MSP.c, 90 :: 		
; slaveAddress start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x02BC	0xB081    SUB	SP, SP, #4
; slaveAddress end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slaveAddress start address is: 4 (R1)
;__Lib_I2C_MSP.c, 91 :: 		
0x02BE	0xF2000214  ADDW	R2, R0, #20
0x02C2	0x8812    LDRH	R2, [R2, #0]
;__Lib_I2C_MSP.c, 92 :: 		
0x02C4	0x428A    CMP	R2, R1
0x02C6	0xD00F    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress118
0x02C8	0xF2000216  ADDW	R2, R0, #22
0x02CC	0x8812    LDRH	R2, [R2, #0]
0x02CE	0x428A    CMP	R2, R1
0x02D0	0xD00A    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress117
;__Lib_I2C_MSP.c, 93 :: 		
0x02D2	0xF2000218  ADDW	R2, R0, #24
0x02D6	0x8812    LDRH	R2, [R2, #0]
0x02D8	0x428A    CMP	R2, R1
0x02DA	0xD005    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress116
;__Lib_I2C_MSP.c, 94 :: 		
0x02DC	0xF200021A  ADDW	R2, R0, #26
0x02E0	0x8812    LDRH	R2, [R2, #0]
0x02E2	0x428A    CMP	R2, R1
0x02E4	0xD000    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress115
0x02E6	0xE000    B	L___Lib_I2C_MSP_I2C_setSlaveAddress2
; I2C_BASE end address is: 0 (R0)
; slaveAddress end address is: 4 (R1)
;__Lib_I2C_MSP.c, 92 :: 		
L___Lib_I2C_MSP_I2C_setSlaveAddress118:
L___Lib_I2C_MSP_I2C_setSlaveAddress117:
;__Lib_I2C_MSP.c, 93 :: 		
L___Lib_I2C_MSP_I2C_setSlaveAddress116:
;__Lib_I2C_MSP.c, 94 :: 		
L___Lib_I2C_MSP_I2C_setSlaveAddress115:
0x02E8	0xE002    B	L_end_I2C_setSlaveAddress
L___Lib_I2C_MSP_I2C_setSlaveAddress2:
;__Lib_I2C_MSP.c, 96 :: 		
; slaveAddress start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x02EA	0xF2000220  ADDW	R2, R0, #32
; I2C_BASE end address is: 0 (R0)
0x02EE	0x8011    STRH	R1, [R2, #0]
; slaveAddress end address is: 4 (R1)
;__Lib_I2C_MSP.c, 97 :: 		
L_end_I2C_setSlaveAddress:
0x02F0	0xB001    ADD	SP, SP, #4
0x02F2	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_setSlaveAddress
__Lib_I2C_MSP_I2Cx_Start:
;__Lib_I2C_MSP.c, 159 :: 		
; mode start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0428	0xB085    SUB	SP, SP, #20
0x042A	0xF8CDE000  STR	LR, [SP, #0]
0x042E	0xB2CC    UXTB	R4, R1
0x0430	0x4601    MOV	R1, R0
; mode end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; mode start address is: 16 (R4)
;__Lib_I2C_MSP.c, 162 :: 		
0x0432	0x4A46    LDR	R2, [PC, #280]
0x0434	0x4291    CMP	R1, R2
0x0436	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Start14
;__Lib_I2C_MSP.c, 163 :: 		
0x0438	0x4B45    LDR	R3, [PC, #276]
0x043A	0x681A    LDR	R2, [R3, #0]
0x043C	0x9203    STR	R2, [SP, #12]
0x043E	0x461A    MOV	R2, R3
0x0440	0x6812    LDR	R2, [R2, #0]
0x0442	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 164 :: 		
0x0444	0x4A43    LDR	R2, [PC, #268]
0x0446	0x6813    LDR	R3, [R2, #0]
0x0448	0x4A43    LDR	R2, [PC, #268]
0x044A	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 165 :: 		
0x044C	0xE028    B	L___Lib_I2C_MSP_I2Cx_Start15
L___Lib_I2C_MSP_I2Cx_Start14:
;__Lib_I2C_MSP.c, 166 :: 		
0x044E	0x4A43    LDR	R2, [PC, #268]
0x0450	0x4291    CMP	R1, R2
0x0452	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Start16
;__Lib_I2C_MSP.c, 167 :: 		
0x0454	0x4B42    LDR	R3, [PC, #264]
0x0456	0x681A    LDR	R2, [R3, #0]
0x0458	0x9203    STR	R2, [SP, #12]
0x045A	0x461A    MOV	R2, R3
0x045C	0x6812    LDR	R2, [R2, #0]
0x045E	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 168 :: 		
0x0460	0x4A40    LDR	R2, [PC, #256]
0x0462	0x6813    LDR	R3, [R2, #0]
0x0464	0x4A3C    LDR	R2, [PC, #240]
0x0466	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 169 :: 		
0x0468	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Start17
L___Lib_I2C_MSP_I2Cx_Start16:
;__Lib_I2C_MSP.c, 170 :: 		
0x046A	0x4A3F    LDR	R2, [PC, #252]
0x046C	0x4291    CMP	R1, R2
0x046E	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Start18
;__Lib_I2C_MSP.c, 171 :: 		
0x0470	0x4B3E    LDR	R3, [PC, #248]
0x0472	0x681A    LDR	R2, [R3, #0]
0x0474	0x9203    STR	R2, [SP, #12]
0x0476	0x461A    MOV	R2, R3
0x0478	0x6812    LDR	R2, [R2, #0]
0x047A	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 172 :: 		
0x047C	0x4A3C    LDR	R2, [PC, #240]
0x047E	0x6813    LDR	R3, [R2, #0]
0x0480	0x4A35    LDR	R2, [PC, #212]
0x0482	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 173 :: 		
0x0484	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Start19
L___Lib_I2C_MSP_I2Cx_Start18:
;__Lib_I2C_MSP.c, 174 :: 		
0x0486	0x4A3B    LDR	R2, [PC, #236]
0x0488	0x4291    CMP	R1, R2
0x048A	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Start20
;__Lib_I2C_MSP.c, 175 :: 		
0x048C	0x4B3A    LDR	R3, [PC, #232]
0x048E	0x681A    LDR	R2, [R3, #0]
0x0490	0x9203    STR	R2, [SP, #12]
0x0492	0x461A    MOV	R2, R3
0x0494	0x6812    LDR	R2, [R2, #0]
0x0496	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 176 :: 		
0x0498	0x4A38    LDR	R2, [PC, #224]
0x049A	0x6813    LDR	R3, [R2, #0]
0x049C	0x4A2E    LDR	R2, [PC, #184]
0x049E	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 177 :: 		
L___Lib_I2C_MSP_I2Cx_Start20:
L___Lib_I2C_MSP_I2Cx_Start19:
L___Lib_I2C_MSP_I2Cx_Start17:
L___Lib_I2C_MSP_I2Cx_Start15:
;__Lib_I2C_MSP.c, 179 :: 		
0x04A0	0xF88D4004  STRB	R4, [SP, #4]
0x04A4	0x9102    STR	R1, [SP, #8]
0x04A6	0x4608    MOV	R0, R1
0x04A8	0xF7FFFE36  BL	__Lib_I2C_MSP_I2Cx_Wait_For_Idle+0
0x04AC	0x9902    LDR	R1, [SP, #8]
0x04AE	0xF89D4004  LDRB	R4, [SP, #4]
0x04B2	0xB108    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Start21
; I2C_BASE end address is: 4 (R1)
; mode end address is: 16 (R4)
;__Lib_I2C_MSP.c, 180 :: 		
0x04B4	0x2001    MOVS	R0, #1
0x04B6	0xE044    B	L_end_I2Cx_Start
L___Lib_I2C_MSP_I2Cx_Start21:
;__Lib_I2C_MSP.c, 182 :: 		
; mode start address is: 16 (R4)
; I2C_BASE start address is: 4 (R1)
0x04B8	0xB2E3    UXTB	R3, R4
0x04BA	0x880A    LDRH	R2, [R1, #0]
0x04BC	0xF3631204  BFI	R2, R3, #4, #1
0x04C0	0x800A    STRH	R2, [R1, #0]
;__Lib_I2C_MSP.c, 185 :: 		
0x04C2	0x880A    LDRH	R2, [R1, #0]
0x04C4	0xF0420202  ORR	R2, R2, #2
0x04C8	0x800A    STRH	R2, [R1, #0]
;__Lib_I2C_MSP.c, 187 :: 		
0x04CA	0x2C01    CMP	R4, #1
0x04CC	0xD11C    BNE	L___Lib_I2C_MSP_I2Cx_Start22
; I2C_BASE end address is: 4 (R1)
; mode end address is: 16 (R4)
0x04CE	0x4608    MOV	R0, R1
;__Lib_I2C_MSP.c, 188 :: 		
L___Lib_I2C_MSP_I2Cx_Start23:
; I2C_BASE start address is: 0 (R0)
0x04D0	0xF200022C  ADDW	R2, R0, #44
0x04D4	0x8813    LDRH	R3, [R2, #0]
0x04D6	0xF3C30240  UBFX	R2, R3, #1, #1
0x04DA	0xB96A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start24
;__Lib_I2C_MSP.c, 189 :: 		
0x04DC	0x9A04    LDR	R2, [SP, #16]
0x04DE	0xB152    CBZ	R2, L___Lib_I2C_MSP_I2Cx_Start25
;__Lib_I2C_MSP.c, 190 :: 		
0x04E0	0x9A03    LDR	R2, [SP, #12]
0x04E2	0xB92A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start26
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 191 :: 		
0x04E4	0x2006    MOVS	R0, #6
0x04E6	0x4C1C    LDR	R4, [PC, #112]
0x04E8	0x6824    LDR	R4, [R4, #0]
0x04EA	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 192 :: 		
0x04EC	0x2001    MOVS	R0, #1
0x04EE	0xE028    B	L_end_I2Cx_Start
;__Lib_I2C_MSP.c, 193 :: 		
L___Lib_I2C_MSP_I2Cx_Start26:
;__Lib_I2C_MSP.c, 194 :: 		
; I2C_BASE start address is: 0 (R0)
0x04F0	0x9A03    LDR	R2, [SP, #12]
0x04F2	0x1E52    SUBS	R2, R2, #1
0x04F4	0x9203    STR	R2, [SP, #12]
;__Lib_I2C_MSP.c, 195 :: 		
L___Lib_I2C_MSP_I2Cx_Start25:
;__Lib_I2C_MSP.c, 196 :: 		
0x04F6	0xE7EB    B	L___Lib_I2C_MSP_I2Cx_Start23
L___Lib_I2C_MSP_I2Cx_Start24:
;__Lib_I2C_MSP.c, 197 :: 		
0x04F8	0xF200042C  ADDW	R4, R0, #44
; I2C_BASE end address is: 0 (R0)
0x04FC	0x2300    MOVS	R3, #0
0x04FE	0x8822    LDRH	R2, [R4, #0]
0x0500	0xF3630241  BFI	R2, R3, #1, #1
0x0504	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 198 :: 		
0x0506	0xE01B    B	L___Lib_I2C_MSP_I2Cx_Start27
L___Lib_I2C_MSP_I2Cx_Start22:
;__Lib_I2C_MSP.c, 200 :: 		
; I2C_BASE start address is: 4 (R1)
0x0508	0x4608    MOV	R0, R1
L___Lib_I2C_MSP_I2Cx_Start28:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x050A	0xF200022C  ADDW	R2, R0, #44
0x050E	0x8813    LDRH	R3, [R2, #0]
0x0510	0xF3C30200  UBFX	R2, R3, #0, #1
0x0514	0xB96A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start29
;__Lib_I2C_MSP.c, 201 :: 		
0x0516	0x9A04    LDR	R2, [SP, #16]
0x0518	0xB152    CBZ	R2, L___Lib_I2C_MSP_I2Cx_Start30
;__Lib_I2C_MSP.c, 202 :: 		
0x051A	0x9A03    LDR	R2, [SP, #12]
0x051C	0xB92A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start31
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 203 :: 		
0x051E	0x2006    MOVS	R0, #6
0x0520	0x4C0D    LDR	R4, [PC, #52]
0x0522	0x6824    LDR	R4, [R4, #0]
0x0524	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 204 :: 		
0x0526	0x2001    MOVS	R0, #1
0x0528	0xE00B    B	L_end_I2Cx_Start
;__Lib_I2C_MSP.c, 205 :: 		
L___Lib_I2C_MSP_I2Cx_Start31:
;__Lib_I2C_MSP.c, 206 :: 		
; I2C_BASE start address is: 0 (R0)
0x052A	0x9A03    LDR	R2, [SP, #12]
0x052C	0x1E52    SUBS	R2, R2, #1
0x052E	0x9203    STR	R2, [SP, #12]
;__Lib_I2C_MSP.c, 207 :: 		
L___Lib_I2C_MSP_I2Cx_Start30:
;__Lib_I2C_MSP.c, 208 :: 		
0x0530	0xE7EB    B	L___Lib_I2C_MSP_I2Cx_Start28
L___Lib_I2C_MSP_I2Cx_Start29:
;__Lib_I2C_MSP.c, 209 :: 		
0x0532	0xF200042C  ADDW	R4, R0, #44
; I2C_BASE end address is: 0 (R0)
0x0536	0x2300    MOVS	R3, #0
0x0538	0x8822    LDRH	R2, [R4, #0]
0x053A	0xF3630200  BFI	R2, R3, #0, #1
0x053E	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 210 :: 		
L___Lib_I2C_MSP_I2Cx_Start27:
;__Lib_I2C_MSP.c, 212 :: 		
0x0540	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 213 :: 		
L_end_I2Cx_Start:
0x0542	0xF8DDE000  LDR	LR, [SP, #0]
0x0546	0xB005    ADD	SP, SP, #20
0x0548	0x4770    BX	LR
0x054A	0xBF00    NOP
0x054C	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x0550	0x001C2000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x0554	0x00782000  	_I2C0_timeout_Ptr+0
0x0558	0x00742000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x055C	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x0560	0x00202000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x0564	0x007C2000  	_I2C1_timeout_Ptr+0
0x0568	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x056C	0x00242000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x0570	0x00802000  	_I2C2_timeout_Ptr+0
0x0574	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x0578	0x00282000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x057C	0x00842000  	_I2C3_timeout_Ptr+0
; end of __Lib_I2C_MSP_I2Cx_Start
__Lib_I2C_MSP_I2Cx_Wait_For_Idle:
;__Lib_I2C_MSP.c, 125 :: 		
; I2C_BASE start address is: 0 (R0)
0x0118	0xB083    SUB	SP, SP, #12
0x011A	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 128 :: 		
0x011E	0x4927    LDR	R1, [PC, #156]
0x0120	0x4288    CMP	R0, R1
0x0122	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle3
;__Lib_I2C_MSP.c, 129 :: 		
0x0124	0x4A26    LDR	R2, [PC, #152]
0x0126	0x6811    LDR	R1, [R2, #0]
0x0128	0x9101    STR	R1, [SP, #4]
0x012A	0x4611    MOV	R1, R2
0x012C	0x6809    LDR	R1, [R1, #0]
0x012E	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 130 :: 		
0x0130	0x4924    LDR	R1, [PC, #144]
0x0132	0x680A    LDR	R2, [R1, #0]
0x0134	0x4924    LDR	R1, [PC, #144]
0x0136	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 131 :: 		
0x0138	0xE028    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle4
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle3:
;__Lib_I2C_MSP.c, 132 :: 		
0x013A	0x4924    LDR	R1, [PC, #144]
0x013C	0x4288    CMP	R0, R1
0x013E	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle5
;__Lib_I2C_MSP.c, 133 :: 		
0x0140	0x4A23    LDR	R2, [PC, #140]
0x0142	0x6811    LDR	R1, [R2, #0]
0x0144	0x9101    STR	R1, [SP, #4]
0x0146	0x4611    MOV	R1, R2
0x0148	0x6809    LDR	R1, [R1, #0]
0x014A	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 134 :: 		
0x014C	0x4921    LDR	R1, [PC, #132]
0x014E	0x680A    LDR	R2, [R1, #0]
0x0150	0x491D    LDR	R1, [PC, #116]
0x0152	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 135 :: 		
0x0154	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle6
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle5:
;__Lib_I2C_MSP.c, 136 :: 		
0x0156	0x4920    LDR	R1, [PC, #128]
0x0158	0x4288    CMP	R0, R1
0x015A	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle7
;__Lib_I2C_MSP.c, 137 :: 		
0x015C	0x4A1F    LDR	R2, [PC, #124]
0x015E	0x6811    LDR	R1, [R2, #0]
0x0160	0x9101    STR	R1, [SP, #4]
0x0162	0x4611    MOV	R1, R2
0x0164	0x6809    LDR	R1, [R1, #0]
0x0166	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 138 :: 		
0x0168	0x491D    LDR	R1, [PC, #116]
0x016A	0x680A    LDR	R2, [R1, #0]
0x016C	0x4916    LDR	R1, [PC, #88]
0x016E	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 139 :: 		
0x0170	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle8
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle7:
;__Lib_I2C_MSP.c, 140 :: 		
0x0172	0x491C    LDR	R1, [PC, #112]
0x0174	0x4288    CMP	R0, R1
0x0176	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle9
;__Lib_I2C_MSP.c, 141 :: 		
0x0178	0x4A1B    LDR	R2, [PC, #108]
0x017A	0x6811    LDR	R1, [R2, #0]
0x017C	0x9101    STR	R1, [SP, #4]
0x017E	0x4611    MOV	R1, R2
0x0180	0x6809    LDR	R1, [R1, #0]
0x0182	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 142 :: 		
0x0184	0x4919    LDR	R1, [PC, #100]
0x0186	0x680A    LDR	R2, [R1, #0]
0x0188	0x490F    LDR	R1, [PC, #60]
0x018A	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 143 :: 		
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle9:
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle8:
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle6:
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle4:
;__Lib_I2C_MSP.c, 145 :: 		
0x018C	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle10:
; I2C_BASE start address is: 12 (R3)
0x018E	0x4618    MOV	R0, R3
0x0190	0xF7FFFFB6  BL	__Lib_I2C_MSP_I2Cx_Is_Idle+0
0x0194	0xB968    CBNZ	R0, L___Lib_I2C_MSP_I2Cx_Wait_For_Idle11
;__Lib_I2C_MSP.c, 147 :: 		
0x0196	0x9902    LDR	R1, [SP, #8]
0x0198	0xB151    CBZ	R1, L___Lib_I2C_MSP_I2Cx_Wait_For_Idle12
;__Lib_I2C_MSP.c, 148 :: 		
0x019A	0x9901    LDR	R1, [SP, #4]
0x019C	0xB929    CBNZ	R1, L___Lib_I2C_MSP_I2Cx_Wait_For_Idle13
; I2C_BASE end address is: 12 (R3)
;__Lib_I2C_MSP.c, 149 :: 		
0x019E	0x2005    MOVS	R0, #5
0x01A0	0x4C09    LDR	R4, [PC, #36]
0x01A2	0x6824    LDR	R4, [R4, #0]
0x01A4	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 150 :: 		
0x01A6	0x2001    MOVS	R0, #1
0x01A8	0xE004    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_MSP.c, 151 :: 		
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle13:
;__Lib_I2C_MSP.c, 152 :: 		
; I2C_BASE start address is: 12 (R3)
0x01AA	0x9901    LDR	R1, [SP, #4]
0x01AC	0x1E49    SUBS	R1, R1, #1
0x01AE	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_MSP.c, 153 :: 		
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle12:
;__Lib_I2C_MSP.c, 154 :: 		
; I2C_BASE end address is: 12 (R3)
0x01B0	0xE7ED    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle10
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle11:
;__Lib_I2C_MSP.c, 155 :: 		
0x01B2	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 156 :: 		
L_end_I2Cx_Wait_For_Idle:
0x01B4	0xF8DDE000  LDR	LR, [SP, #0]
0x01B8	0xB003    ADD	SP, SP, #12
0x01BA	0x4770    BX	LR
0x01BC	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x01C0	0x001C2000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x01C4	0x00782000  	_I2C0_timeout_Ptr+0
0x01C8	0x00742000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x01CC	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x01D0	0x00202000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x01D4	0x007C2000  	_I2C1_timeout_Ptr+0
0x01D8	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x01DC	0x00242000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x01E0	0x00802000  	_I2C2_timeout_Ptr+0
0x01E4	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x01E8	0x00282000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x01EC	0x00842000  	_I2C3_timeout_Ptr+0
; end of __Lib_I2C_MSP_I2Cx_Wait_For_Idle
__Lib_I2C_MSP_I2Cx_Is_Idle:
;__Lib_I2C_MSP.c, 121 :: 		
; I2C_BASE start address is: 0 (R0)
0x0100	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 122 :: 		
0x0102	0xF2000108  ADDW	R1, R0, #8
; I2C_BASE end address is: 0 (R0)
0x0106	0x880A    LDRH	R2, [R1, #0]
0x0108	0xF3C21100  UBFX	R1, R2, #4, #1
0x010C	0xF0810101  EOR	R1, R1, #1
0x0110	0xB2C9    UXTB	R1, R1
0x0112	0xB2C8    UXTB	R0, R1
;__Lib_I2C_MSP.c, 123 :: 		
L_end_I2Cx_Is_Idle:
0x0114	0xB001    ADD	SP, SP, #4
0x0116	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2Cx_Is_Idle
__Lib_I2C_MSP_I2Cx_WriteByte:
;__Lib_I2C_MSP.c, 222 :: 		
; dataByte start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0318	0xB083    SUB	SP, SP, #12
0x031A	0xF8CDE000  STR	LR, [SP, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; dataByte start address is: 4 (R1)
;__Lib_I2C_MSP.c, 225 :: 		
0x031E	0x4A35    LDR	R2, [PC, #212]
0x0320	0x4290    CMP	R0, R2
0x0322	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte33
;__Lib_I2C_MSP.c, 226 :: 		
0x0324	0x4B34    LDR	R3, [PC, #208]
0x0326	0x681A    LDR	R2, [R3, #0]
0x0328	0x9201    STR	R2, [SP, #4]
0x032A	0x461A    MOV	R2, R3
0x032C	0x6812    LDR	R2, [R2, #0]
0x032E	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 227 :: 		
0x0330	0x4A32    LDR	R2, [PC, #200]
0x0332	0x6813    LDR	R3, [R2, #0]
0x0334	0x4A32    LDR	R2, [PC, #200]
0x0336	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 228 :: 		
0x0338	0xE028    B	L___Lib_I2C_MSP_I2Cx_WriteByte34
L___Lib_I2C_MSP_I2Cx_WriteByte33:
;__Lib_I2C_MSP.c, 229 :: 		
0x033A	0x4A32    LDR	R2, [PC, #200]
0x033C	0x4290    CMP	R0, R2
0x033E	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte35
;__Lib_I2C_MSP.c, 230 :: 		
0x0340	0x4B31    LDR	R3, [PC, #196]
0x0342	0x681A    LDR	R2, [R3, #0]
0x0344	0x9201    STR	R2, [SP, #4]
0x0346	0x461A    MOV	R2, R3
0x0348	0x6812    LDR	R2, [R2, #0]
0x034A	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 231 :: 		
0x034C	0x4A2F    LDR	R2, [PC, #188]
0x034E	0x6813    LDR	R3, [R2, #0]
0x0350	0x4A2B    LDR	R2, [PC, #172]
0x0352	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 232 :: 		
0x0354	0xE01A    B	L___Lib_I2C_MSP_I2Cx_WriteByte36
L___Lib_I2C_MSP_I2Cx_WriteByte35:
;__Lib_I2C_MSP.c, 233 :: 		
0x0356	0x4A2E    LDR	R2, [PC, #184]
0x0358	0x4290    CMP	R0, R2
0x035A	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte37
;__Lib_I2C_MSP.c, 234 :: 		
0x035C	0x4B2D    LDR	R3, [PC, #180]
0x035E	0x681A    LDR	R2, [R3, #0]
0x0360	0x9201    STR	R2, [SP, #4]
0x0362	0x461A    MOV	R2, R3
0x0364	0x6812    LDR	R2, [R2, #0]
0x0366	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 235 :: 		
0x0368	0x4A2B    LDR	R2, [PC, #172]
0x036A	0x6813    LDR	R3, [R2, #0]
0x036C	0x4A24    LDR	R2, [PC, #144]
0x036E	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 236 :: 		
0x0370	0xE00C    B	L___Lib_I2C_MSP_I2Cx_WriteByte38
L___Lib_I2C_MSP_I2Cx_WriteByte37:
;__Lib_I2C_MSP.c, 237 :: 		
0x0372	0x4A2A    LDR	R2, [PC, #168]
0x0374	0x4290    CMP	R0, R2
0x0376	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte39
;__Lib_I2C_MSP.c, 238 :: 		
0x0378	0x4B29    LDR	R3, [PC, #164]
0x037A	0x681A    LDR	R2, [R3, #0]
0x037C	0x9201    STR	R2, [SP, #4]
0x037E	0x461A    MOV	R2, R3
0x0380	0x6812    LDR	R2, [R2, #0]
0x0382	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 239 :: 		
0x0384	0x4A27    LDR	R2, [PC, #156]
0x0386	0x6813    LDR	R3, [R2, #0]
0x0388	0x4A1D    LDR	R2, [PC, #116]
0x038A	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 240 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte39:
L___Lib_I2C_MSP_I2Cx_WriteByte38:
L___Lib_I2C_MSP_I2Cx_WriteByte36:
L___Lib_I2C_MSP_I2Cx_WriteByte34:
;__Lib_I2C_MSP.c, 242 :: 		
0x038C	0xF200022C  ADDW	R2, R0, #44
0x0390	0x8813    LDRH	R3, [R2, #0]
0x0392	0xF3C31240  UBFX	R2, R3, #5, #1
0x0396	0xB132    CBZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte40
;__Lib_I2C_MSP.c, 243 :: 		
0x0398	0xF200042C  ADDW	R4, R0, #44
0x039C	0x2300    MOVS	R3, #0
0x039E	0x8822    LDRH	R2, [R4, #0]
0x03A0	0xF3631245  BFI	R2, R3, #5, #1
0x03A4	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 244 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte40:
;__Lib_I2C_MSP.c, 246 :: 		
0x03A6	0xF200020E  ADDW	R2, R0, #14
0x03AA	0x8011    STRH	R1, [R2, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 248 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte41:
; I2C_BASE start address is: 0 (R0)
0x03AC	0xF200022C  ADDW	R2, R0, #44
0x03B0	0x8813    LDRH	R3, [R2, #0]
0x03B2	0xF3C30240  UBFX	R2, R3, #1, #1
0x03B6	0xB96A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte42
;__Lib_I2C_MSP.c, 249 :: 		
0x03B8	0x9A02    LDR	R2, [SP, #8]
0x03BA	0xB152    CBZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte43
;__Lib_I2C_MSP.c, 250 :: 		
0x03BC	0x9A01    LDR	R2, [SP, #4]
0x03BE	0xB92A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte44
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 251 :: 		
0x03C0	0x2004    MOVS	R0, #4
0x03C2	0x4C0F    LDR	R4, [PC, #60]
0x03C4	0x6824    LDR	R4, [R4, #0]
0x03C6	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 252 :: 		
0x03C8	0x2001    MOVS	R0, #1
0x03CA	0xE00F    B	L_end_I2Cx_WriteByte
;__Lib_I2C_MSP.c, 253 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte44:
;__Lib_I2C_MSP.c, 254 :: 		
; I2C_BASE start address is: 0 (R0)
0x03CC	0x9A01    LDR	R2, [SP, #4]
0x03CE	0x1E52    SUBS	R2, R2, #1
0x03D0	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_MSP.c, 255 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte43:
;__Lib_I2C_MSP.c, 256 :: 		
0x03D2	0xE7EB    B	L___Lib_I2C_MSP_I2Cx_WriteByte41
L___Lib_I2C_MSP_I2Cx_WriteByte42:
;__Lib_I2C_MSP.c, 258 :: 		
0x03D4	0xF200042C  ADDW	R4, R0, #44
0x03D8	0x2300    MOVS	R3, #0
0x03DA	0x8822    LDRH	R2, [R4, #0]
0x03DC	0xF3630241  BFI	R2, R3, #1, #1
0x03E0	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 260 :: 		
0x03E2	0xF200022C  ADDW	R2, R0, #44
; I2C_BASE end address is: 0 (R0)
0x03E6	0x8813    LDRH	R3, [R2, #0]
0x03E8	0xF3C31040  UBFX	R0, R3, #5, #1
;__Lib_I2C_MSP.c, 261 :: 		
L_end_I2Cx_WriteByte:
0x03EC	0xF8DDE000  LDR	LR, [SP, #0]
0x03F0	0xB003    ADD	SP, SP, #12
0x03F2	0x4770    BX	LR
0x03F4	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x03F8	0x001C2000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x03FC	0x00782000  	_I2C0_timeout_Ptr+0
0x0400	0x00742000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x0404	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x0408	0x00202000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x040C	0x007C2000  	_I2C1_timeout_Ptr+0
0x0410	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x0414	0x00242000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x0418	0x00802000  	_I2C2_timeout_Ptr+0
0x041C	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x0420	0x00282000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x0424	0x00842000  	_I2C3_timeout_Ptr+0
; end of __Lib_I2C_MSP_I2Cx_WriteByte
__Lib_I2C_MSP_I2Cx_Stop:
;__Lib_I2C_MSP.c, 215 :: 		
; I2C_BASE start address is: 0 (R0)
0x02F4	0xB081    SUB	SP, SP, #4
0x02F6	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 216 :: 		
0x02FA	0x2201    MOVS	R2, #1
0x02FC	0x8801    LDRH	R1, [R0, #0]
0x02FE	0xF3620182  BFI	R1, R2, #2, #1
0x0302	0x8001    STRH	R1, [R0, #0]
;__Lib_I2C_MSP.c, 217 :: 		
; I2C_BASE end address is: 0 (R0)
0x0304	0xF7FFFF08  BL	__Lib_I2C_MSP_I2Cx_Wait_For_Idle+0
0x0308	0xB108    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Stop32
;__Lib_I2C_MSP.c, 218 :: 		
0x030A	0x2001    MOVS	R0, #1
0x030C	0xE000    B	L_end_I2Cx_Stop
L___Lib_I2C_MSP_I2Cx_Stop32:
;__Lib_I2C_MSP.c, 219 :: 		
0x030E	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 220 :: 		
L_end_I2Cx_Stop:
0x0310	0xF8DDE000  LDR	LR, [SP, #0]
0x0314	0xB001    ADD	SP, SP, #4
0x0316	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2Cx_Stop
_I2C1_Write:
;__Lib_I2C_MSP.c, 577 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x09C4	0xB081    SUB	SP, SP, #4
0x09C6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 578 :: 		
0x09CA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x09CC	0x4613    MOV	R3, R2
0x09CE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x09D0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x09D2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x09D4	0xF7FFFF1A  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x09D8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 579 :: 		
L_end_I2C1_Write:
0x09DA	0xF8DDE000  LDR	LR, [SP, #0]
0x09DE	0xB001    ADD	SP, SP, #4
0x09E0	0x4770    BX	LR
0x09E2	0xBF00    NOP
0x09E4	0x24004000  	EUSCI_B1_UCB1CTLW0+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_MSP.c, 656 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x09A0	0xB081    SUB	SP, SP, #4
0x09A2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 657 :: 		
0x09A6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x09A8	0x4613    MOV	R3, R2
0x09AA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x09AC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x09AE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x09B0	0xF7FFFF2C  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x09B4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 658 :: 		
L_end_I2C2_Write:
0x09B6	0xF8DDE000  LDR	LR, [SP, #0]
0x09BA	0xB001    ADD	SP, SP, #4
0x09BC	0x4770    BX	LR
0x09BE	0xBF00    NOP
0x09C0	0x28004000  	EUSCI_B2_UCB2CTLW0+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_MSP.c, 735 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B60	0xB081    SUB	SP, SP, #4
0x0B62	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 736 :: 		
0x0B66	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0B68	0x4613    MOV	R3, R2
0x0B6A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B6C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B6E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B70	0xF7FFFE4C  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x0B74	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 737 :: 		
L_end_I2C3_Write:
0x0B76	0xF8DDE000  LDR	LR, [SP, #0]
0x0B7A	0xB001    ADD	SP, SP, #4
0x0B7C	0x4770    BX	LR
0x0B7E	0xBF00    NOP
0x0B80	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
; end of _I2C3_Write
__irthermo3_driver_hal_i2cRead:
;__hal_msp432.c, 101 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x0B84	0xB082    SUB	SP, SP, #8
0x0B86	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_msp432.c, 103 :: 		int res = 0;
0x0B8A	0xF2400400  MOVW	R4, #0
0x0B8E	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_msp432.c, 105 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x0B92	0x4C04    LDR	R4, [PC, #16]
0x0B94	0x6824    LDR	R4, [R4, #0]
0x0B96	0x47A0    BLX	R4
;__hal_msp432.c, 106 :: 		return res;
0x0B98	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_msp432.c, 107 :: 		}
L_end_hal_i2cRead:
0x0B9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0BA0	0xB002    ADD	SP, SP, #8
0x0BA2	0x4770    BX	LR
0x0BA4	0x00702000  	__irthermo3_driver_fp_i2cRead+0
; end of __irthermo3_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_MSP.c, 484 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0AF4	0xB081    SUB	SP, SP, #4
0x0AF6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 485 :: 		
0x0AFA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0AFC	0x4613    MOV	R3, R2
0x0AFE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B00	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B02	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B04	0xF7FFFD66  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x0B08	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 486 :: 		
L_end_I2C0_Read:
0x0B0A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B0E	0xB001    ADD	SP, SP, #4
0x0B10	0x4770    BX	LR
0x0B12	0xBF00    NOP
0x0B14	0x20004000  	EUSCI_B0_UCB0CTLW0+0
; end of _I2C0_Read
__Lib_I2C_MSP_I2Cx_Read:
;__Lib_I2C_MSP.c, 323 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x05D4	0xB087    SUB	SP, SP, #28
0x05D6	0xF8CDE000  STR	LR, [SP, #0]
0x05DA	0xF88D1004  STRB	R1, [SP, #4]
0x05DE	0x4601    MOV	R1, R0
0x05E0	0xF89D0004  LDRB	R0, [SP, #4]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x05E4	0x9E07    LDR	R6, [SP, #28]
;__Lib_I2C_MSP.c, 327 :: 		
0x05E6	0x4C7B    LDR	R4, [PC, #492]
0x05E8	0x42A1    CMP	R1, R4
0x05EA	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Read66
;__Lib_I2C_MSP.c, 328 :: 		
0x05EC	0x4D7A    LDR	R5, [PC, #488]
0x05EE	0x682C    LDR	R4, [R5, #0]
0x05F0	0x9405    STR	R4, [SP, #20]
0x05F2	0x462C    MOV	R4, R5
0x05F4	0x6824    LDR	R4, [R4, #0]
0x05F6	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 329 :: 		
0x05F8	0x4C78    LDR	R4, [PC, #480]
0x05FA	0x6825    LDR	R5, [R4, #0]
0x05FC	0x4C78    LDR	R4, [PC, #480]
0x05FE	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 330 :: 		
0x0600	0xE028    B	L___Lib_I2C_MSP_I2Cx_Read67
L___Lib_I2C_MSP_I2Cx_Read66:
;__Lib_I2C_MSP.c, 331 :: 		
0x0602	0x4C78    LDR	R4, [PC, #480]
0x0604	0x42A1    CMP	R1, R4
0x0606	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Read68
;__Lib_I2C_MSP.c, 332 :: 		
0x0608	0x4D77    LDR	R5, [PC, #476]
0x060A	0x682C    LDR	R4, [R5, #0]
0x060C	0x9405    STR	R4, [SP, #20]
0x060E	0x462C    MOV	R4, R5
0x0610	0x6824    LDR	R4, [R4, #0]
0x0612	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 333 :: 		
0x0614	0x4C75    LDR	R4, [PC, #468]
0x0616	0x6825    LDR	R5, [R4, #0]
0x0618	0x4C71    LDR	R4, [PC, #452]
0x061A	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 334 :: 		
0x061C	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Read69
L___Lib_I2C_MSP_I2Cx_Read68:
;__Lib_I2C_MSP.c, 335 :: 		
0x061E	0x4C74    LDR	R4, [PC, #464]
0x0620	0x42A1    CMP	R1, R4
0x0622	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Read70
;__Lib_I2C_MSP.c, 336 :: 		
0x0624	0x4D73    LDR	R5, [PC, #460]
0x0626	0x682C    LDR	R4, [R5, #0]
0x0628	0x9405    STR	R4, [SP, #20]
0x062A	0x462C    MOV	R4, R5
0x062C	0x6824    LDR	R4, [R4, #0]
0x062E	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 337 :: 		
0x0630	0x4C71    LDR	R4, [PC, #452]
0x0632	0x6825    LDR	R5, [R4, #0]
0x0634	0x4C6A    LDR	R4, [PC, #424]
0x0636	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 338 :: 		
0x0638	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Read71
L___Lib_I2C_MSP_I2Cx_Read70:
;__Lib_I2C_MSP.c, 339 :: 		
0x063A	0x4C70    LDR	R4, [PC, #448]
0x063C	0x42A1    CMP	R1, R4
0x063E	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Read72
;__Lib_I2C_MSP.c, 340 :: 		
0x0640	0x4D6F    LDR	R5, [PC, #444]
0x0642	0x682C    LDR	R4, [R5, #0]
0x0644	0x9405    STR	R4, [SP, #20]
0x0646	0x462C    MOV	R4, R5
0x0648	0x6824    LDR	R4, [R4, #0]
0x064A	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 341 :: 		
0x064C	0x4C6D    LDR	R4, [PC, #436]
0x064E	0x6825    LDR	R5, [R4, #0]
0x0650	0x4C63    LDR	R4, [PC, #396]
0x0652	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 342 :: 		
L___Lib_I2C_MSP_I2Cx_Read72:
L___Lib_I2C_MSP_I2Cx_Read71:
L___Lib_I2C_MSP_I2Cx_Read69:
L___Lib_I2C_MSP_I2Cx_Read67:
;__Lib_I2C_MSP.c, 344 :: 		
0x0654	0x9201    STR	R2, [SP, #4]
; slave_address end address is: 0 (R0)
0x0656	0x9102    STR	R1, [SP, #8]
0x0658	0x9103    STR	R1, [SP, #12]
0x065A	0xB2C1    UXTB	R1, R0
0x065C	0x9803    LDR	R0, [SP, #12]
0x065E	0xF7FFFE2D  BL	__Lib_I2C_MSP_I2C_setSlaveAddress+0
0x0662	0x9902    LDR	R1, [SP, #8]
0x0664	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_MSP.c, 345 :: 		
0x0666	0x4C68    LDR	R4, [PC, #416]
0x0668	0x7824    LDRB	R4, [R4, #0]
0x066A	0xB97C    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read73
;__Lib_I2C_MSP.c, 346 :: 		
0x066C	0x9601    STR	R6, [SP, #4]
0x066E	0x9302    STR	R3, [SP, #8]
0x0670	0x9203    STR	R2, [SP, #12]
0x0672	0x9104    STR	R1, [SP, #16]
0x0674	0x4608    MOV	R0, R1
0x0676	0x2100    MOVS	R1, #0
0x0678	0xF7FFFED6  BL	__Lib_I2C_MSP_I2Cx_Start+0
0x067C	0x9904    LDR	R1, [SP, #16]
0x067E	0x9A03    LDR	R2, [SP, #12]
0x0680	0x9B02    LDR	R3, [SP, #8]
0x0682	0x9E01    LDR	R6, [SP, #4]
0x0684	0xB100    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Read74
; END_mode end address is: 24 (R6)
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 347 :: 		
0x0686	0xE0A0    B	L_end_I2Cx_Read
L___Lib_I2C_MSP_I2Cx_Read74:
;__Lib_I2C_MSP.c, 348 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0688	0x4630    MOV	R0, R6
0x068A	0xE061    B	L___Lib_I2C_MSP_I2Cx_Read75
L___Lib_I2C_MSP_I2Cx_Read73:
;__Lib_I2C_MSP.c, 350 :: 		
0x068C	0x2500    MOVS	R5, #0
0x068E	0x880C    LDRH	R4, [R1, #0]
0x0690	0xF3651404  BFI	R4, R5, #4, #1
0x0694	0x800C    STRH	R4, [R1, #0]
;__Lib_I2C_MSP.c, 351 :: 		
0x0696	0x2B01    CMP	R3, #1
0x0698	0xD139    BNE	L___Lib_I2C_MSP_I2Cx_Read76
; END_mode end address is: 24 (R6)
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x069A	0x4630    MOV	R0, R6
;__Lib_I2C_MSP.c, 352 :: 		
L___Lib_I2C_MSP_I2Cx_Read77:
; END_mode start address is: 0 (R0)
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x069C	0x880D    LDRH	R5, [R1, #0]
0x069E	0xF3C50480  UBFX	R4, R5, #2, #1
0x06A2	0xB164    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read78
;__Lib_I2C_MSP.c, 353 :: 		
0x06A4	0x9C06    LDR	R4, [SP, #24]
0x06A6	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read79
;__Lib_I2C_MSP.c, 354 :: 		
0x06A8	0x9C05    LDR	R4, [SP, #20]
0x06AA	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read80
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 355 :: 		
0x06AC	0x2007    MOVS	R0, #7
0x06AE	0x4C4C    LDR	R4, [PC, #304]
0x06B0	0x6824    LDR	R4, [R4, #0]
0x06B2	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 356 :: 		
0x06B4	0xE089    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 357 :: 		
L___Lib_I2C_MSP_I2Cx_Read80:
;__Lib_I2C_MSP.c, 358 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 0 (R0)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
0x06B6	0x9C05    LDR	R4, [SP, #20]
0x06B8	0x1E64    SUBS	R4, R4, #1
0x06BA	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 359 :: 		
L___Lib_I2C_MSP_I2Cx_Read79:
;__Lib_I2C_MSP.c, 360 :: 		
0x06BC	0xE7EE    B	L___Lib_I2C_MSP_I2Cx_Read77
L___Lib_I2C_MSP_I2Cx_Read78:
;__Lib_I2C_MSP.c, 361 :: 		
0x06BE	0x9C06    LDR	R4, [SP, #24]
0x06C0	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 363 :: 		
0x06C2	0x880C    LDRH	R4, [R1, #0]
0x06C4	0xF0440402  ORR	R4, R4, #2
0x06C8	0x800C    STRH	R4, [R1, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
0x06CA	0x9101    STR	R1, [SP, #4]
0x06CC	0x4611    MOV	R1, R2
0x06CE	0x461A    MOV	R2, R3
0x06D0	0x4603    MOV	R3, R0
0x06D2	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_MSP.c, 364 :: 		
L___Lib_I2C_MSP_I2Cx_Read81:
; I2C_BASE start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
0x06D4	0x8805    LDRH	R5, [R0, #0]
0x06D6	0xF3C50440  UBFX	R4, R5, #1, #1
0x06DA	0xB164    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read82
;__Lib_I2C_MSP.c, 365 :: 		
0x06DC	0x9C06    LDR	R4, [SP, #24]
0x06DE	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read83
;__Lib_I2C_MSP.c, 366 :: 		
0x06E0	0x9C05    LDR	R4, [SP, #20]
0x06E2	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read84
; I2C_BASE end address is: 0 (R0)
; buf end address is: 4 (R1)
; count end address is: 8 (R2)
; END_mode end address is: 12 (R3)
;__Lib_I2C_MSP.c, 367 :: 		
0x06E4	0x2006    MOVS	R0, #6
0x06E6	0x4C3E    LDR	R4, [PC, #248]
0x06E8	0x6824    LDR	R4, [R4, #0]
0x06EA	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 368 :: 		
0x06EC	0xE06D    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 369 :: 		
L___Lib_I2C_MSP_I2Cx_Read84:
;__Lib_I2C_MSP.c, 370 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x06EE	0x9C05    LDR	R4, [SP, #20]
0x06F0	0x1E64    SUBS	R4, R4, #1
0x06F2	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 371 :: 		
L___Lib_I2C_MSP_I2Cx_Read83:
;__Lib_I2C_MSP.c, 372 :: 		
0x06F4	0xE7EE    B	L___Lib_I2C_MSP_I2Cx_Read81
L___Lib_I2C_MSP_I2Cx_Read82:
;__Lib_I2C_MSP.c, 373 :: 		
0x06F6	0x9C06    LDR	R4, [SP, #24]
0x06F8	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 375 :: 		
0x06FA	0x8804    LDRH	R4, [R0, #0]
0x06FC	0xF0440404  ORR	R4, R4, #4
0x0700	0x8004    STRH	R4, [R0, #0]
;__Lib_I2C_MSP.c, 376 :: 		
0x0702	0x9201    STR	R2, [SP, #4]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 4 (R1)
; count end address is: 8 (R2)
; END_mode end address is: 12 (R3)
0x0704	0x460A    MOV	R2, R1
0x0706	0x4601    MOV	R1, R0
0x0708	0x4618    MOV	R0, R3
0x070A	0x9B01    LDR	R3, [SP, #4]
0x070C	0xE01D    B	L___Lib_I2C_MSP_I2Cx_Read85
L___Lib_I2C_MSP_I2Cx_Read76:
;__Lib_I2C_MSP.c, 378 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x070E	0x9301    STR	R3, [SP, #4]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0710	0x460B    MOV	R3, R1
0x0712	0x4630    MOV	R0, R6
0x0714	0x9901    LDR	R1, [SP, #4]
L___Lib_I2C_MSP_I2Cx_Read86:
; END_mode end address is: 24 (R6)
; END_mode start address is: 0 (R0)
; count start address is: 4 (R1)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 12 (R3)
0x0716	0x881D    LDRH	R5, [R3, #0]
0x0718	0xF3C50480  UBFX	R4, R5, #2, #1
0x071C	0xB164    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read87
;__Lib_I2C_MSP.c, 379 :: 		
0x071E	0x9C06    LDR	R4, [SP, #24]
0x0720	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read88
;__Lib_I2C_MSP.c, 380 :: 		
0x0722	0x9C05    LDR	R4, [SP, #20]
0x0724	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read89
; count end address is: 4 (R1)
; I2C_BASE end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
;__Lib_I2C_MSP.c, 381 :: 		
0x0726	0x2007    MOVS	R0, #7
0x0728	0x4C2D    LDR	R4, [PC, #180]
0x072A	0x6824    LDR	R4, [R4, #0]
0x072C	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 382 :: 		
0x072E	0xE04C    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 383 :: 		
L___Lib_I2C_MSP_I2Cx_Read89:
;__Lib_I2C_MSP.c, 384 :: 		
; END_mode start address is: 0 (R0)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 12 (R3)
; count start address is: 4 (R1)
0x0730	0x9C05    LDR	R4, [SP, #20]
0x0732	0x1E64    SUBS	R4, R4, #1
0x0734	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 385 :: 		
L___Lib_I2C_MSP_I2Cx_Read88:
;__Lib_I2C_MSP.c, 386 :: 		
0x0736	0xE7EE    B	L___Lib_I2C_MSP_I2Cx_Read86
L___Lib_I2C_MSP_I2Cx_Read87:
;__Lib_I2C_MSP.c, 387 :: 		
0x0738	0x9C06    LDR	R4, [SP, #24]
0x073A	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 389 :: 		
0x073C	0x881C    LDRH	R4, [R3, #0]
0x073E	0xF0440402  ORR	R4, R4, #2
0x0742	0x801C    STRH	R4, [R3, #0]
; count end address is: 4 (R1)
; I2C_BASE end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
0x0744	0x9301    STR	R3, [SP, #4]
0x0746	0x460B    MOV	R3, R1
0x0748	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_MSP.c, 390 :: 		
L___Lib_I2C_MSP_I2Cx_Read85:
;__Lib_I2C_MSP.c, 391 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 0 (R0)
0x074A	0x2500    MOVS	R5, #0
0x074C	0x4C2E    LDR	R4, [PC, #184]
0x074E	0x7025    STRB	R5, [R4, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 392 :: 		
L___Lib_I2C_MSP_I2Cx_Read75:
;__Lib_I2C_MSP.c, 394 :: 		
; END_mode start address is: 0 (R0)
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0750	0x1E5C    SUBS	R4, R3, #1
; count end address is: 12 (R3)
; i start address is: 12 (R3)
0x0752	0x4623    MOV	R3, R4
; buf end address is: 8 (R2)
; i end address is: 12 (R3)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
0x0754	0x9301    STR	R3, [SP, #4]
0x0756	0x4613    MOV	R3, R2
0x0758	0x9A01    LDR	R2, [SP, #4]
L___Lib_I2C_MSP_I2Cx_Read90:
; i start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 12 (R3)
; END_mode start address is: 0 (R0)
0x075A	0x2A00    CMP	R2, #0
0x075C	0xDB31    BLT	L___Lib_I2C_MSP_I2Cx_Read91
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
; buf end address is: 12 (R3)
; i end address is: 8 (R2)
;__Lib_I2C_MSP.c, 395 :: 		
L___Lib_I2C_MSP_I2Cx_Read93:
; END_mode start address is: 0 (R0)
; buf start address is: 12 (R3)
; I2C_BASE start address is: 4 (R1)
; i start address is: 8 (R2)
0x075E	0xF201042C  ADDW	R4, R1, #44
0x0762	0x8825    LDRH	R5, [R4, #0]
0x0764	0xF3C50400  UBFX	R4, R5, #0, #1
0x0768	0xB964    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read94
;__Lib_I2C_MSP.c, 396 :: 		
0x076A	0x9C06    LDR	R4, [SP, #24]
0x076C	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read95
;__Lib_I2C_MSP.c, 397 :: 		
0x076E	0x9C05    LDR	R4, [SP, #20]
0x0770	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read96
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
; buf end address is: 12 (R3)
; i end address is: 8 (R2)
;__Lib_I2C_MSP.c, 398 :: 		
0x0772	0x2003    MOVS	R0, #3
0x0774	0x4C1A    LDR	R4, [PC, #104]
0x0776	0x6824    LDR	R4, [R4, #0]
0x0778	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 399 :: 		
0x077A	0xE026    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 400 :: 		
L___Lib_I2C_MSP_I2Cx_Read96:
;__Lib_I2C_MSP.c, 401 :: 		
; i start address is: 8 (R2)
; buf start address is: 12 (R3)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 0 (R0)
0x077C	0x9C05    LDR	R4, [SP, #20]
0x077E	0x1E64    SUBS	R4, R4, #1
0x0780	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 402 :: 		
L___Lib_I2C_MSP_I2Cx_Read95:
;__Lib_I2C_MSP.c, 403 :: 		
0x0782	0xE7EC    B	L___Lib_I2C_MSP_I2Cx_Read93
L___Lib_I2C_MSP_I2Cx_Read94:
;__Lib_I2C_MSP.c, 404 :: 		
0x0784	0xE016    B	L___Lib_I2C_MSP_I2Cx_Read97
;__Lib_I2C_MSP.c, 405 :: 		
L___Lib_I2C_MSP_I2Cx_Read99:
;__Lib_I2C_MSP.c, 406 :: 		
0x0786	0xF201040C  ADDW	R4, R1, #12
0x078A	0x8824    LDRH	R4, [R4, #0]
0x078C	0x701C    STRB	R4, [R3, #0]
0x078E	0x1C5B    ADDS	R3, R3, #1
;__Lib_I2C_MSP.c, 407 :: 		
0x0790	0xE015    B	L___Lib_I2C_MSP_I2Cx_Read98
;__Lib_I2C_MSP.c, 408 :: 		
L___Lib_I2C_MSP_I2Cx_Read100:
;__Lib_I2C_MSP.c, 409 :: 		
0x0792	0x2501    MOVS	R5, #1
0x0794	0x880C    LDRH	R4, [R1, #0]
0x0796	0xF3650482  BFI	R4, R5, #2, #1
0x079A	0x800C    STRH	R4, [R1, #0]
;__Lib_I2C_MSP.c, 410 :: 		
0x079C	0xF201040C  ADDW	R4, R1, #12
0x07A0	0x8824    LDRH	R4, [R4, #0]
0x07A2	0x701C    STRB	R4, [R3, #0]
0x07A4	0x1C5B    ADDS	R3, R3, #1
;__Lib_I2C_MSP.c, 411 :: 		
0x07A6	0xE00A    B	L___Lib_I2C_MSP_I2Cx_Read98
;__Lib_I2C_MSP.c, 412 :: 		
L___Lib_I2C_MSP_I2Cx_Read101:
;__Lib_I2C_MSP.c, 413 :: 		
0x07A8	0xF201040C  ADDW	R4, R1, #12
0x07AC	0x8824    LDRH	R4, [R4, #0]
0x07AE	0x701C    STRB	R4, [R3, #0]
0x07B0	0x1C5B    ADDS	R3, R3, #1
;__Lib_I2C_MSP.c, 414 :: 		
0x07B2	0xE004    B	L___Lib_I2C_MSP_I2Cx_Read98
;__Lib_I2C_MSP.c, 415 :: 		
L___Lib_I2C_MSP_I2Cx_Read97:
0x07B4	0x2A00    CMP	R2, #0
0x07B6	0xD0E6    BEQ	L___Lib_I2C_MSP_I2Cx_Read99
0x07B8	0x2A01    CMP	R2, #1
0x07BA	0xD0EA    BEQ	L___Lib_I2C_MSP_I2Cx_Read100
0x07BC	0xE7F4    B	L___Lib_I2C_MSP_I2Cx_Read101
; buf end address is: 12 (R3)
L___Lib_I2C_MSP_I2Cx_Read98:
;__Lib_I2C_MSP.c, 394 :: 		
; buf start address is: 12 (R3)
0x07BE	0x1E52    SUBS	R2, R2, #1
;__Lib_I2C_MSP.c, 416 :: 		
; I2C_BASE end address is: 4 (R1)
; buf end address is: 12 (R3)
; i end address is: 8 (R2)
0x07C0	0xE7CB    B	L___Lib_I2C_MSP_I2Cx_Read90
L___Lib_I2C_MSP_I2Cx_Read91:
;__Lib_I2C_MSP.c, 418 :: 		
0x07C2	0xB910    CBNZ	R0, L___Lib_I2C_MSP_I2Cx_Read102
; END_mode end address is: 0 (R0)
;__Lib_I2C_MSP.c, 419 :: 		
0x07C4	0x2501    MOVS	R5, #1
0x07C6	0x4C10    LDR	R4, [PC, #64]
0x07C8	0x7025    STRB	R5, [R4, #0]
;__Lib_I2C_MSP.c, 420 :: 		
L___Lib_I2C_MSP_I2Cx_Read102:
;__Lib_I2C_MSP.c, 421 :: 		
L_end_I2Cx_Read:
0x07CA	0xF8DDE000  LDR	LR, [SP, #0]
0x07CE	0xB007    ADD	SP, SP, #28
0x07D0	0x4770    BX	LR
0x07D2	0xBF00    NOP
0x07D4	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x07D8	0x001C2000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x07DC	0x00782000  	_I2C0_timeout_Ptr+0
0x07E0	0x00742000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x07E4	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x07E8	0x00202000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x07EC	0x007C2000  	_I2C1_timeout_Ptr+0
0x07F0	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x07F4	0x00242000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x07F8	0x00802000  	_I2C2_timeout_Ptr+0
0x07FC	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x0800	0x00282000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x0804	0x00842000  	_I2C3_timeout_Ptr+0
0x0808	0x001A2000  	__Lib_I2C_MSP__DELAY_RESTART+0
; end of __Lib_I2C_MSP_I2Cx_Read
_I2C1_Read:
;__Lib_I2C_MSP.c, 563 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0AD0	0xB081    SUB	SP, SP, #4
0x0AD2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 564 :: 		
0x0AD6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0AD8	0x4613    MOV	R3, R2
0x0ADA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0ADC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0ADE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0AE0	0xF7FFFD78  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x0AE4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 565 :: 		
L_end_I2C1_Read:
0x0AE6	0xF8DDE000  LDR	LR, [SP, #0]
0x0AEA	0xB001    ADD	SP, SP, #4
0x0AEC	0x4770    BX	LR
0x0AEE	0xBF00    NOP
0x0AF0	0x24004000  	EUSCI_B1_UCB1CTLW0+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_MSP.c, 642 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B3C	0xB081    SUB	SP, SP, #4
0x0B3E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 643 :: 		
0x0B42	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0B44	0x4613    MOV	R3, R2
0x0B46	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B48	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B4A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B4C	0xF7FFFD42  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x0B50	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 644 :: 		
L_end_I2C2_Read:
0x0B52	0xF8DDE000  LDR	LR, [SP, #0]
0x0B56	0xB001    ADD	SP, SP, #4
0x0B58	0x4770    BX	LR
0x0B5A	0xBF00    NOP
0x0B5C	0x28004000  	EUSCI_B2_UCB2CTLW0+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_MSP.c, 721 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B18	0xB081    SUB	SP, SP, #4
0x0B1A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 722 :: 		
0x0B1E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0B20	0x4613    MOV	R3, R2
0x0B22	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B24	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B26	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B28	0xF7FFFD54  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x0B2C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 723 :: 		
L_end_I2C3_Read:
0x0B2E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B32	0xB001    ADD	SP, SP, #4
0x0B34	0x4770    BX	LR
0x0B36	0xBF00    NOP
0x0B38	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
; end of _I2C3_Read
_Delay_1ms:
;__Lib_Delays_MSP432.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays_MSP432.c, 42 :: 		Delay_ms(1);
0x1990	0xF64267DD  MOVW	R7, #11997
0x1994	0xF2C00700  MOVT	R7, #0
0x1998	0xBF00    NOP
0x199A	0xBF00    NOP
L_Delay_1ms14:
0x199C	0x1E7F    SUBS	R7, R7, #1
0x199E	0xD1FD    BNE	L_Delay_1ms14
0x19A0	0xBF00    NOP
0x19A2	0xBF00    NOP
0x19A4	0xBF00    NOP
;__Lib_Delays_MSP432.c, 43 :: 		}
L_end_Delay_1ms:
0x19A6	0x4770    BX	LR
; end of _Delay_1ms
_irthermo3_setMode:
;__irthermo3_driver.c, 324 :: 		void irthermo3_setMode(uint8_t mode){
0x205C	0xB082    SUB	SP, SP, #8
0x205E	0xF8CDE000  STR	LR, [SP, #0]
0x2062	0xF88D0004  STRB	R0, [SP, #4]
;__irthermo3_driver.c, 325 :: 		uint16_t reg  = readEEPROM16(REG_CONTROL);
0x2066	0xF2430001  MOVW	R0, #12289
0x206A	0xF7FFF8EF  BL	_readEEPROM16+0
;__irthermo3_driver.c, 326 :: 		reg &= ~(0x0003 << 1); //Clear the mode bits
0x206E	0xF64F71F9  MOVW	R1, #65529
0x2072	0xEA000201  AND	R2, R0, R1, LSL #0
0x2076	0xB292    UXTH	R2, R2
;__irthermo3_driver.c, 327 :: 		reg |= (mode << 1);
0x2078	0xF89D1004  LDRB	R1, [SP, #4]
0x207C	0x0049    LSLS	R1, R1, #1
0x207E	0xB289    UXTH	R1, R1
0x2080	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 328 :: 		writeEEPROM16(REG_CONTROL, reg);
0x2084	0xF2430001  MOVW	R0, #12289
0x2088	0xF7FFFC8E  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 329 :: 		}
L_end_irthermo3_setMode:
0x208C	0xF8DDE000  LDR	LR, [SP, #0]
0x2090	0xB002    ADD	SP, SP, #8
0x2092	0x4770    BX	LR
; end of _irthermo3_setMode
_writeEEPROM16:
;__irthermo3_driver.c, 234 :: 		void writeEEPROM16(uint16_t adr, uint16_t wData){
; wData start address is: 4 (R1)
; adr start address is: 0 (R0)
0x19A8	0xB082    SUB	SP, SP, #8
0x19AA	0xF8CDE000  STR	LR, [SP, #0]
; wData end address is: 4 (R1)
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
; wData start address is: 4 (R1)
;__irthermo3_driver.c, 237 :: 		wrData[0] = (wData & 0xFF00) >> 8;
0x19AE	0xF10D0306  ADD	R3, SP, #6
0x19B2	0xF401427F  AND	R2, R1, #65280
0x19B6	0xB292    UXTH	R2, R2
0x19B8	0x0A12    LSRS	R2, R2, #8
0x19BA	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 238 :: 		wrData[1] = (wData & 0x00FF);
0x19BC	0x1C5B    ADDS	R3, R3, #1
0x19BE	0xF00102FF  AND	R2, R1, #255
; wData end address is: 4 (R1)
0x19C2	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 239 :: 		adress[0] = (adr & 0xFF00) >> 8;
0x19C4	0xAB01    ADD	R3, SP, #4
0x19C6	0xF400427F  AND	R2, R0, #65280
0x19CA	0xB292    UXTH	R2, R2
0x19CC	0x0A12    LSRS	R2, R2, #8
0x19CE	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 240 :: 		adress[1] = (adr & 0x00FF);
0x19D0	0x1C5B    ADDS	R3, R3, #1
0x19D2	0xF00002FF  AND	R2, R0, #255
; adr end address is: 0 (R0)
0x19D6	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 241 :: 		hal_i2cStart();
0x19D8	0xF7FFF8FA  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 242 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0x19DC	0xAB01    ADD	R3, SP, #4
0x19DE	0x4A0B    LDR	R2, [PC, #44]
0x19E0	0x7812    LDRB	R2, [R2, #0]
0x19E2	0x4619    MOV	R1, R3
0x19E4	0x2300    MOVS	R3, #0
0x19E6	0xB2D0    UXTB	R0, R2
0x19E8	0x2202    MOVS	R2, #2
0x19EA	0xF7FFF8DD  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 243 :: 		hal_i2cWrite(_slaveAddress,wrData,2,END_MODE_STOP);
0x19EE	0xF10D0306  ADD	R3, SP, #6
0x19F2	0x4A06    LDR	R2, [PC, #24]
0x19F4	0x7812    LDRB	R2, [R2, #0]
0x19F6	0x4619    MOV	R1, R3
0x19F8	0x2301    MOVS	R3, #1
0x19FA	0xB2D0    UXTB	R0, R2
0x19FC	0x2202    MOVS	R2, #2
0x19FE	0xF7FFF8D3  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 244 :: 		}
L_end_writeEEPROM16:
0x1A02	0xF8DDE000  LDR	LR, [SP, #0]
0x1A06	0xB002    ADD	SP, SP, #8
0x1A08	0x4770    BX	LR
0x1A0A	0xBF00    NOP
0x1A0C	0x001B2000  	__irthermo3_driver__slaveAddress+0
; end of _writeEEPROM16
_readEEPROM32:
;__irthermo3_driver.c, 215 :: 		uint32_t readEEPROM32(uint16_t adr){
; adr start address is: 0 (R0)
0x1FE4	0xB083    SUB	SP, SP, #12
0x1FE6	0xF8CDE000  STR	LR, [SP, #0]
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
;__irthermo3_driver.c, 218 :: 		uint32_t retVal = 0;
;__irthermo3_driver.c, 219 :: 		adress[0] = (adr & 0xFF00) >> 8;
0x1FEA	0xAA01    ADD	R2, SP, #4
0x1FEC	0xF400417F  AND	R1, R0, #65280
0x1FF0	0xB289    UXTH	R1, R1
0x1FF2	0x0A09    LSRS	R1, R1, #8
0x1FF4	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 220 :: 		adress[1] = (adr & 0x00FF);
0x1FF6	0x1C52    ADDS	R2, R2, #1
0x1FF8	0xF00001FF  AND	R1, R0, #255
; adr end address is: 0 (R0)
0x1FFC	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 221 :: 		hal_i2cStart();
0x1FFE	0xF7FEFDE7  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 222 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0x2002	0xAA01    ADD	R2, SP, #4
0x2004	0x4914    LDR	R1, [PC, #80]
0x2006	0x7809    LDRB	R1, [R1, #0]
0x2008	0x2300    MOVS	R3, #0
0x200A	0xB2C8    UXTB	R0, R1
0x200C	0x4611    MOV	R1, R2
0x200E	0x2202    MOVS	R2, #2
0x2010	0xF7FEFDCA  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 223 :: 		hal_i2cRead(_slaveAddress,tmp,4,END_MODE_STOP);
0x2014	0xF10D0206  ADD	R2, SP, #6
0x2018	0x490F    LDR	R1, [PC, #60]
0x201A	0x7809    LDRB	R1, [R1, #0]
0x201C	0x2301    MOVS	R3, #1
0x201E	0xB2C8    UXTB	R0, R1
0x2020	0x4611    MOV	R1, R2
0x2022	0x2204    MOVS	R2, #4
0x2024	0xF7FEFDAE  BL	__irthermo3_driver_hal_i2cRead+0
;__irthermo3_driver.c, 224 :: 		retVal = tmp[2];   //lsw and msw are inverted
0x2028	0xF10D0306  ADD	R3, SP, #6
0x202C	0x1C99    ADDS	R1, R3, #2
0x202E	0x7809    LDRB	R1, [R1, #0]
; retVal start address is: 0 (R0)
0x2030	0xB2C8    UXTB	R0, R1
;__irthermo3_driver.c, 225 :: 		retVal <<= 8;
0x2032	0x0202    LSLS	R2, R0, #8
; retVal end address is: 0 (R0)
;__irthermo3_driver.c, 226 :: 		retVal |= tmp[3];
0x2034	0x1CD9    ADDS	R1, R3, #3
0x2036	0x7809    LDRB	R1, [R1, #0]
0x2038	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 227 :: 		retVal <<= 8;
0x203C	0x020A    LSLS	R2, R1, #8
;__irthermo3_driver.c, 228 :: 		retVal |= tmp[0];
0x203E	0x7819    LDRB	R1, [R3, #0]
0x2040	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 229 :: 		retVal <<= 8;
0x2044	0x020A    LSLS	R2, R1, #8
;__irthermo3_driver.c, 230 :: 		retVal |= tmp[1];
0x2046	0x1C59    ADDS	R1, R3, #1
0x2048	0x7809    LDRB	R1, [R1, #0]
0x204A	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 231 :: 		return retVal;
0x204E	0x4608    MOV	R0, R1
;__irthermo3_driver.c, 232 :: 		}
L_end_readEEPROM32:
0x2050	0xF8DDE000  LDR	LR, [SP, #0]
0x2054	0xB003    ADD	SP, SP, #12
0x2056	0x4770    BX	LR
0x2058	0x001B2000  	__irthermo3_driver__slaveAddress+0
; end of _readEEPROM32
_pow:
;__Lib_CMath.c, 397 :: 		
0x1F18	0xB082    SUB	SP, SP, #8
0x1F1A	0xF8CDE000  STR	LR, [SP, #0]
; y start address is: 4 (S1)
; x start address is: 0 (S0)
0x1F1E	0xEEF02A40  VMOV.F32	S5, S0
0x1F22	0xEEB02A60  VMOV.F32	S4, S1
; y end address is: 4 (S1)
; x end address is: 0 (S0)
; x start address is: 20 (S5)
; y start address is: 16 (S4)
;__Lib_CMath.c, 398 :: 		
; sign start address is: 0 (R0)
0x1F26	0x2000    MOVS	R0, #0
;__Lib_CMath.c, 402 :: 		
0x1F28	0xEEB52AC0  VCMPE.F32	S4, #0.0
0x1F2C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1F30	0xD102    BNE	L_pow60
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 403 :: 		
0x1F32	0xEEB70A00  VMOV.F32	S0, #1
0x1F36	0xE03E    B	L_end_pow
L_pow60:
;__Lib_CMath.c, 404 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x1F38	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x1F3C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1F40	0xD104    BNE	L_pow61
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 405 :: 		
0x1F42	0xF04F0200  MOV	R2, #0
0x1F46	0xEE002A10  VMOV	S0, R2
0x1F4A	0xE034    B	L_end_pow
L_pow61:
;__Lib_CMath.c, 406 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x1F4C	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x1F50	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1F54	0xDA1B    BGE	L__pow80
; sign end address is: 0 (R0)
;__Lib_CMath.c, 407 :: 		
0x1F56	0xEEBD0A42  VCVT.S32.F32	S0, S4
0x1F5A	0xEE102A10  VMOV	R2, S0
; yi start address is: 0 (R0)
0x1F5E	0x4610    MOV	R0, R2
;__Lib_CMath.c, 408 :: 		
0x1F60	0xEE002A10  VMOV	S0, R2
0x1F64	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x1F68	0xEEB40AC2  VCMPE.F32	S0, S4
0x1F6C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1F70	0xD004    BEQ	L_pow63
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; yi end address is: 0 (R0)
;__Lib_CMath.c, 409 :: 		
0x1F72	0xF04F0200  MOV	R2, #0
0x1F76	0xEE002A10  VMOV	S0, R2
0x1F7A	0xE01C    B	L_end_pow
L_pow63:
;__Lib_CMath.c, 410 :: 		
; yi start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x1F7C	0xF0000201  AND	R2, R0, #1
; yi end address is: 0 (R0)
; sign start address is: 0 (R0)
0x1F80	0xB2D0    UXTB	R0, R2
;__Lib_CMath.c, 411 :: 		
0x1F82	0xEEF10A62  VNEG.F32	S1, S5
; x end address is: 20 (S5)
; x start address is: 4 (S1)
; sign end address is: 0 (R0)
; x end address is: 4 (S1)
0x1F86	0xB2C5    UXTB	R5, R0
0x1F88	0xEEB00A60  VMOV.F32	S0, S1
;__Lib_CMath.c, 412 :: 		
0x1F8C	0xE005    B	L_pow62
L__pow80:
;__Lib_CMath.c, 406 :: 		
0x1F8E	0xF88D0004  STRB	R0, [SP, #4]
0x1F92	0xEEB00A62  VMOV.F32	S0, S5
0x1F96	0xF89D5004  LDRB	R5, [SP, #4]
;__Lib_CMath.c, 412 :: 		
L_pow62:
;__Lib_CMath.c, 413 :: 		
; x start address is: 0 (S0)
; sign start address is: 20 (R5)
; x end address is: 0 (S0)
0x1F9A	0xF7FFFD39  BL	_log+0
;__Lib_CMath.c, 414 :: 		
0x1F9E	0xEE200A02  VMUL.F32	S0, S0, S4
; y end address is: 16 (S4)
;__Lib_CMath.c, 415 :: 		
0x1FA2	0xF7FFFC7B  BL	_exp+0
; x start address is: 4 (S1)
0x1FA6	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 417 :: 		
0x1FAA	0xB115    CBZ	R5, L_pow64
; sign end address is: 20 (R5)
;__Lib_CMath.c, 418 :: 		
0x1FAC	0xEEB10A60  VNEG.F32	S0, S1
; x end address is: 4 (S1)
0x1FB0	0xE001    B	L_end_pow
L_pow64:
;__Lib_CMath.c, 419 :: 		
; x start address is: 4 (S1)
0x1FB2	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 420 :: 		
L_end_pow:
0x1FB6	0xF8DDE000  LDR	LR, [SP, #0]
0x1FBA	0xB002    ADD	SP, SP, #8
0x1FBC	0x4770    BX	LR
; end of _pow
_log:
;__Lib_CMath.c, 365 :: 		
0x1A10	0xB082    SUB	SP, SP, #8
0x1A12	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;__Lib_CMath.c, 381 :: 		
0x1A16	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1A1A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1A1E	0xDC04    BGT	L_log59
; x end address is: 0 (S0)
;__Lib_CMath.c, 382 :: 		
0x1A20	0xF04F0100  MOV	R1, #0
0x1A24	0xEE001A10  VMOV	S0, R1
0x1A28	0xE023    B	L_end_log
L_log59:
;__Lib_CMath.c, 383 :: 		
; x start address is: 0 (S0)
0x1A2A	0xA901    ADD	R1, SP, #4
0x1A2C	0x4608    MOV	R0, R1
; x end address is: 0 (S0)
0x1A2E	0xF7FFFE05  BL	_frexp+0
0x1A32	0xEEF00A00  VMOV.F32	S1, #2
0x1A36	0xEE600A20  VMUL.F32	S1, S0, S1
0x1A3A	0xEEB70A00  VMOV.F32	S0, #1
0x1A3E	0xEE300AC0  VSUB.F32	S0, S1, S0
;__Lib_CMath.c, 384 :: 		
0x1A42	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1A46	0x1E49    SUBS	R1, R1, #1
0x1A48	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_CMath.c, 385 :: 		
0x1A4C	0xF2400108  MOVW	R1, #8
0x1A50	0xB209    SXTH	R1, R1
0x1A52	0x480A    LDR	R0, [PC, #40]
0x1A54	0xF7FFFDD2  BL	__Lib_CMath_eval_poly+0
;__Lib_CMath.c, 386 :: 		
0x1A58	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1A5C	0xEE011A10  VMOV	S2, R1
0x1A60	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x1A64	0x4906    LDR	R1, [PC, #24]
0x1A66	0xEE001A90  VMOV	S1, R1
0x1A6A	0xEE600A81  VMUL.F32	S1, S1, S2
0x1A6E	0xEE300A20  VADD.F32	S0, S0, S1
;__Lib_CMath.c, 388 :: 		
L_end_log:
0x1A72	0xF8DDE000  LDR	LR, [SP, #0]
0x1A76	0xB002    ADD	SP, SP, #8
0x1A78	0x4770    BX	LR
0x1A7A	0xBF00    NOP
0x1A7C	0x33580000  	log_coeff_L0+0
0x1A80	0x72183F31  	#1060205080
; end of _log
_frexp:
;__Lib_CMath.c, 79 :: 		
; eptr start address is: 0 (R0)
0x163C	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;__Lib_CMath.c, 83 :: 		
0x163E	0xED8D0A01  VSTR.32	S0, [SP, #4]
; value end address is: 0 (S0)
;__Lib_CMath.c, 84 :: 		
0x1642	0xF8BD1006  LDRH	R1, [SP, #6]
0x1646	0xF3C111C7  UBFX	R1, R1, #7, #8
0x164A	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0x164C	0xB209    SXTH	R1, R1
;__Lib_CMath.c, 85 :: 		
0x164E	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;__Lib_CMath.c, 86 :: 		
0x1650	0x227E    MOVS	R2, #126
0x1652	0xF8BD1006  LDRH	R1, [SP, #6]
0x1656	0xF36211CE  BFI	R1, R2, #7, #8
0x165A	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 87 :: 		
0x165E	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 94 :: 		
L_end_frexp:
0x1662	0xB002    ADD	SP, SP, #8
0x1664	0x4770    BX	LR
; end of _frexp
__Lib_CMath_eval_poly:
;__Lib_CMath.c, 117 :: 		
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0x15FC	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0x15FE	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;__Lib_CMath.c, 120 :: 		
0x1602	0x008A    LSLS	R2, R1, #2
0x1604	0x1882    ADDS	R2, R0, R2
0x1606	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0x160A	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0x160E	0xEEB00A41  VMOV.F32	S0, S2
0x1612	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 121 :: 		
L___Lib_CMath_eval_poly17:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0x1616	0xB179    CBZ	R1, L___Lib_CMath_eval_poly18
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;__Lib_CMath.c, 122 :: 		
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0x1618	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0x161C	0x1E4A    SUBS	R2, R1, #1
0x161E	0xB212    SXTH	R2, R2
0x1620	0xB211    SXTH	R1, R2
0x1622	0x0092    LSLS	R2, R2, #2
0x1624	0x1882    ADDS	R2, R0, R2
0x1626	0xED120A00  VLDR.32	S0, [R2, #0]
0x162A	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
0x162E	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0x1632	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x1636	0xE7EE    B	L___Lib_CMath_eval_poly17
L___Lib_CMath_eval_poly18:
;__Lib_CMath.c, 124 :: 		
; res end address is: 0 (S0)
;__Lib_CMath.c, 125 :: 		
L_end_eval_poly:
0x1638	0xB001    ADD	SP, SP, #4
0x163A	0x4770    BX	LR
; end of __Lib_CMath_eval_poly
_exp:
;__Lib_CMath.c, 324 :: 		
0x189C	0xB081    SUB	SP, SP, #4
0x189E	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x18A2	0xEEF01A40  VMOV.F32	S3, S0
; x end address is: 0 (S0)
; x start address is: 12 (S3)
;__Lib_CMath.c, 342 :: 		
0x18A6	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x18AA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x18AE	0xD102    BNE	L_exp53
; x end address is: 12 (S3)
;__Lib_CMath.c, 343 :: 		
0x18B0	0xEEB70A00  VMOV.F32	S0, #1
0x18B4	0xE05D    B	L_end_exp
L_exp53:
;__Lib_CMath.c, 344 :: 		
; x start address is: 12 (S3)
0x18B6	0x4931    LDR	R1, [PC, #196]
0x18B8	0xEE001A10  VMOV	S0, R1
0x18BC	0xEEF41AC0  VCMPE.F32	S3, S0
0x18C0	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x18C4	0xDD03    BLE	L_exp54
; x end address is: 12 (S3)
;__Lib_CMath.c, 345 :: 		
0x18C6	0x492E    LDR	R1, [PC, #184]
0x18C8	0xEE001A10  VMOV	S0, R1
0x18CC	0xE051    B	L_end_exp
L_exp54:
;__Lib_CMath.c, 346 :: 		
; x start address is: 12 (S3)
0x18CE	0x492D    LDR	R1, [PC, #180]
0x18D0	0xEE001A10  VMOV	S0, R1
0x18D4	0xEEF41AC0  VCMPE.F32	S3, S0
0x18D8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x18DC	0xDA04    BGE	L_exp55
; x end address is: 12 (S3)
;__Lib_CMath.c, 347 :: 		
0x18DE	0xF04F0100  MOV	R1, #0
0x18E2	0xEE001A10  VMOV	S0, R1
0x18E6	0xE044    B	L_end_exp
L_exp55:
;__Lib_CMath.c, 348 :: 		
; x start address is: 12 (S3)
0x18E8	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x18EC	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x18F0	0xF2400100  MOVW	R1, #0
0x18F4	0xDA00    BGE	L__exp99
0x18F6	0x2101    MOVS	R1, #1
L__exp99:
; sign start address is: 12 (R3)
0x18F8	0xB2CB    UXTB	R3, R1
;__Lib_CMath.c, 349 :: 		
0x18FA	0xB2C9    UXTB	R1, R1
0x18FC	0xB111    CBZ	R1, L__exp79
;__Lib_CMath.c, 350 :: 		
0x18FE	0xEEF10A61  VNEG.F32	S1, S3
; x end address is: 12 (S3)
; x start address is: 4 (S1)
; x end address is: 4 (S1)
0x1902	0xE001    B	L_exp56
L__exp79:
;__Lib_CMath.c, 349 :: 		
0x1904	0xEEF00A61  VMOV.F32	S1, S3
;__Lib_CMath.c, 350 :: 		
L_exp56:
;__Lib_CMath.c, 351 :: 		
; x start address is: 4 (S1)
0x1908	0x491F    LDR	R1, [PC, #124]
0x190A	0xEE001A10  VMOV	S0, R1
0x190E	0xEE200A80  VMUL.F32	S0, S1, S0
; x end address is: 4 (S1)
; x start address is: 12 (S3)
0x1912	0xEEF01A40  VMOV.F32	S3, S0
;__Lib_CMath.c, 352 :: 		
0x1916	0xF7FFFEF9  BL	_floor+0
0x191A	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x191E	0xEE101A10  VMOV	R1, S0
0x1922	0xB209    SXTH	R1, R1
; exp start address is: 16 (R4)
0x1924	0xB20C    SXTH	R4, R1
;__Lib_CMath.c, 353 :: 		
0x1926	0xEE001A10  VMOV	S0, R1
0x192A	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x192E	0xEE310AC0  VSUB.F32	S0, S3, S0
; x end address is: 12 (S3)
;__Lib_CMath.c, 354 :: 		
0x1932	0xF2400109  MOVW	R1, #9
0x1936	0xB209    SXTH	R1, R1
0x1938	0x4814    LDR	R0, [PC, #80]
0x193A	0xF7FFFE5F  BL	__Lib_CMath_eval_poly+0
0x193E	0xB220    SXTH	R0, R4
; exp end address is: 16 (R4)
0x1940	0xF7FFFF24  BL	_ldexp+0
; x start address is: 4 (S1)
0x1944	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 355 :: 		
0x1948	0xB18B    CBZ	R3, L_exp57
; sign end address is: 12 (R3)
;__Lib_CMath.c, 356 :: 		
0x194A	0x490D    LDR	R1, [PC, #52]
0x194C	0xEE001A10  VMOV	S0, R1
0x1950	0xEEF40AC0  VCMPE.F32	S1, S0
0x1954	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1958	0xD104    BNE	L_exp58
; x end address is: 4 (S1)
;__Lib_CMath.c, 357 :: 		
0x195A	0xF04F0100  MOV	R1, #0
0x195E	0xEE001A10  VMOV	S0, R1
0x1962	0xE006    B	L_end_exp
L_exp58:
;__Lib_CMath.c, 358 :: 		
; x start address is: 4 (S1)
0x1964	0xEEB70A00  VMOV.F32	S0, #1
0x1968	0xEE800A20  VDIV.F32	S0, S0, S1
; x end address is: 4 (S1)
0x196C	0xE001    B	L_end_exp
;__Lib_CMath.c, 359 :: 		
L_exp57:
;__Lib_CMath.c, 360 :: 		
; x start address is: 4 (S1)
0x196E	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 361 :: 		
L_end_exp:
0x1972	0xF8DDE000  LDR	LR, [SP, #0]
0x1976	0xB001    ADD	SP, SP, #4
0x1978	0x4770    BX	LR
0x197A	0xBF00    NOP
0x197C	0xD4FE42B2  	#1119016190
0x1980	0xFFFF7F7F  	#2139095039
0x1984	0xAC50C2AE  	#-1028740016
0x1988	0xAA3B3FB8  	#1069066811
0x198C	0x33300000  	exp_coeff_L0+0
; end of _exp
_floor:
;__Lib_CMath.c, 38 :: 		
0x170C	0xB082    SUB	SP, SP, #8
0x170E	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 42 :: 		
0x1712	0xA901    ADD	R1, SP, #4
0x1714	0x6809    LDR	R1, [R1, #0]
0x1716	0x0DC9    LSRS	R1, R1, #23
0x1718	0xF00101FF  AND	R1, R1, #255
;__Lib_CMath.c, 43 :: 		
0x171C	0xB209    SXTH	R1, R1
0x171E	0x397F    SUBS	R1, #127
0x1720	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0x1722	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 44 :: 		
0x1724	0x2900    CMP	R1, #0
0x1726	0xDA0E    BGE	L_floor1
; expon end address is: 0 (R0)
;__Lib_CMath.c, 45 :: 		
0x1728	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x172C	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1730	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1734	0xDA02    BGE	L_floor2
;__Lib_CMath.c, 46 :: 		
0x1736	0xEEBF0A00  VMOV.F32	S0, #-1
0x173A	0xE024    B	L_end_floor
L_floor2:
;__Lib_CMath.c, 48 :: 		
0x173C	0xF04F0100  MOV	R1, #0
0x1740	0xEE001A10  VMOV	S0, R1
0x1744	0xE01F    B	L_end_floor
L_floor1:
;__Lib_CMath.c, 49 :: 		
; expon start address is: 0 (R0)
0x1746	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x1748	0x2918    CMP	R1, #24
0x174A	0xD902    BLS	L_floor4
;__Lib_CMath.c, 50 :: 		
0x174C	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1750	0xE019    B	L_end_floor
L_floor4:
;__Lib_CMath.c, 51 :: 		
0x1752	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1756	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x175A	0xEE101A10  VMOV	R1, S0
0x175E	0xEE001A90  VMOV	S1, R1
0x1762	0xEEF80AE0  VCVT.F32.S32	S1, S1
; i start address is: 8 (S2)
0x1766	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 53 :: 		
0x176A	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x176E	0xEEF40AC0  VCMPE.F32	S1, S0
0x1772	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1776	0xDD04    BLE	L_floor5
;__Lib_CMath.c, 54 :: 		
0x1778	0xEEB70A00  VMOV.F32	S0, #1
0x177C	0xEE310A40  VSUB.F32	S0, S2, S0
; i end address is: 8 (S2)
0x1780	0xE001    B	L_end_floor
L_floor5:
;__Lib_CMath.c, 55 :: 		
; i start address is: 8 (S2)
0x1782	0xEEB00A41  VMOV.F32	S0, S2
; i end address is: 8 (S2)
;__Lib_CMath.c, 56 :: 		
L_end_floor:
0x1786	0xB002    ADD	SP, SP, #8
0x1788	0x4770    BX	LR
; end of _floor
_ldexp:
;__Lib_CMath.c, 97 :: 		
; newexp start address is: 0 (R0)
0x178C	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;__Lib_CMath.c, 100 :: 		
0x178E	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 101 :: 		
0x1792	0xF8BD1006  LDRH	R1, [SP, #6]
0x1796	0xF3C111C7  UBFX	R1, R1, #7, #8
0x179A	0x1841    ADDS	R1, R0, R1
0x179C	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 102 :: 		
0x179E	0xB209    SXTH	R1, R1
0x17A0	0x2900    CMP	R1, #0
0x17A2	0xDA04    BGE	L_ldexp11
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 103 :: 		
0x17A4	0xF04F0100  MOV	R1, #0
0x17A8	0xEE001A10  VMOV	S0, R1
0x17AC	0xE019    B	L_end_ldexp
L_ldexp11:
;__Lib_CMath.c, 105 :: 		
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0x17AE	0xF1B00FFF  CMP	R0, #255
0x17B2	0xDD0D    BLE	L_ldexp13
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 106 :: 		
0x17B4	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x17B8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x17BC	0xDA04    BGE	L_ldexp14
; value end address is: 0 (S0)
;__Lib_CMath.c, 107 :: 		
0x17BE	0xF46F0100  MVN	R1, #8388608
0x17C2	0xEE001A10  VMOV	S0, R1
0x17C6	0xE00C    B	L_end_ldexp
L_ldexp14:
;__Lib_CMath.c, 109 :: 		
0x17C8	0x4907    LDR	R1, [PC, #28]
0x17CA	0xEE001A10  VMOV	S0, R1
0x17CE	0xE008    B	L_end_ldexp
L_ldexp13:
;__Lib_CMath.c, 111 :: 		
; newexp start address is: 0 (R0)
0x17D0	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0x17D2	0xF8BD1006  LDRH	R1, [SP, #6]
0x17D6	0xF36211CE  BFI	R1, R2, #7, #8
0x17DA	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 112 :: 		
0x17DE	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 114 :: 		
L_end_ldexp:
0x17E2	0xB002    ADD	SP, SP, #8
0x17E4	0x4770    BX	LR
0x17E6	0xBF00    NOP
0x17E8	0xFFFF7F7F  	#2139095039
; end of _ldexp
_applicationTask:
;Click_IrThermo_3_MSP.c, 54 :: 		void applicationTask()
0x2C40	0xB095    SUB	SP, SP, #84
0x2C42	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_MSP.c, 56 :: 		char tempA[] = "AMBIENT TEMPERATURE IS: ";
0x2C46	0xF10D0B1F  ADD	R11, SP, #31
0x2C4A	0xF10B0A31  ADD	R10, R11, #49
0x2C4E	0xF8DFC098  LDR	R12, [PC, #152]
0x2C52	0xF7FFFF7B  BL	___CC2DW+0
;Click_IrThermo_3_MSP.c, 57 :: 		char tempO[] = "OBJECT TEMPERATURE IS: ";
;Click_IrThermo_3_MSP.c, 61 :: 		ambijentalna = irthermo3_getAmbientTemperature();
0x2C56	0xF7FFFECF  BL	_irthermo3_getAmbientTemperature+0
; ambijentalna start address is: 0 (S0)
;Click_IrThermo_3_MSP.c, 62 :: 		mikrobus_logWrite(tempA,_LOG_TEXT);
0x2C5A	0xF10D001F  ADD	R0, SP, #31
0x2C5E	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2C62	0x2101    MOVS	R1, #1
0x2C64	0xF7FFFF3A  BL	_mikrobus_logWrite+0
0x2C68	0xED9D0A01  VLDR.32	S0, [SP, #4]
;Click_IrThermo_3_MSP.c, 63 :: 		LongDoubleToStr(ambijentalna,txtDouble);
0x2C6C	0xA802    ADD	R0, SP, #8
0x2C6E	0x9014    STR	R0, [SP, #80]
0x2C70	0xEE100A10  VMOV	R0, S0
0x2C74	0xF7FFFA1C  BL	__FloatToLongDouble+0
; ambijentalna end address is: 0 (S0)
0x2C78	0x9A14    LDR	R2, [SP, #80]
0x2C7A	0xEE000A10  VMOV	S0, R0
0x2C7E	0xEE001A90  VMOV	S1, R1
0x2C82	0x4610    MOV	R0, R2
0x2C84	0xF7FFFA34  BL	_LongDoubleToStr+0
;Click_IrThermo_3_MSP.c, 64 :: 		mikrobus_logWrite(txtDouble,_LOG_LINE);
0x2C88	0xA802    ADD	R0, SP, #8
0x2C8A	0x2102    MOVS	R1, #2
0x2C8C	0xF7FFFF26  BL	_mikrobus_logWrite+0
;Click_IrThermo_3_MSP.c, 66 :: 		objekta = irthermo3_getObjectTemperature();
0x2C90	0xF7FFFBC4  BL	_irthermo3_getObjectTemperature+0
; objekta start address is: 0 (S0)
;Click_IrThermo_3_MSP.c, 67 :: 		mikrobus_logWrite(tempO,_LOG_TEXT);
0x2C94	0xA80E    ADD	R0, SP, #56
0x2C96	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2C9A	0x2101    MOVS	R1, #1
0x2C9C	0xF7FFFF1E  BL	_mikrobus_logWrite+0
0x2CA0	0xED9D0A01  VLDR.32	S0, [SP, #4]
;Click_IrThermo_3_MSP.c, 68 :: 		LongDoubleToStr(objekta,txtDouble);
0x2CA4	0xA802    ADD	R0, SP, #8
0x2CA6	0x9014    STR	R0, [SP, #80]
0x2CA8	0xEE100A10  VMOV	R0, S0
0x2CAC	0xF7FFFA00  BL	__FloatToLongDouble+0
; objekta end address is: 0 (S0)
0x2CB0	0x9A14    LDR	R2, [SP, #80]
0x2CB2	0xEE000A10  VMOV	S0, R0
0x2CB6	0xEE001A90  VMOV	S1, R1
0x2CBA	0x4610    MOV	R0, R2
0x2CBC	0xF7FFFA18  BL	_LongDoubleToStr+0
;Click_IrThermo_3_MSP.c, 69 :: 		mikrobus_logWrite(txtDouble,_LOG_LINE);
0x2CC0	0xA802    ADD	R0, SP, #8
0x2CC2	0x2102    MOVS	R1, #2
0x2CC4	0xF7FFFF0A  BL	_mikrobus_logWrite+0
;Click_IrThermo_3_MSP.c, 70 :: 		Delay_ms(2000);
0x2CC8	0xF24357FD  MOVW	R7, #13821
0x2CCC	0xF2C0176E  MOVT	R7, #366
0x2CD0	0xBF00    NOP
0x2CD2	0xBF00    NOP
L_applicationTask4:
0x2CD4	0x1E7F    SUBS	R7, R7, #1
0x2CD6	0xD1FD    BNE	L_applicationTask4
0x2CD8	0xBF00    NOP
0x2CDA	0xBF00    NOP
0x2CDC	0xBF00    NOP
;Click_IrThermo_3_MSP.c, 71 :: 		}
L_end_applicationTask:
0x2CDE	0xF8DDE000  LDR	LR, [SP, #0]
0x2CE2	0xB015    ADD	SP, SP, #84
0x2CE4	0x4770    BX	LR
0x2CE6	0xBF00    NOP
0x2CE8	0x32FC0000  	?ICSapplicationTask_tempA_L0+0
; end of _applicationTask
_irthermo3_getAmbientTemperature:
;__irthermo3_driver.c, 331 :: 		float irthermo3_getAmbientTemperature(){
0x29F8	0xB083    SUB	SP, SP, #12
0x29FA	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 335 :: 		if(getMode() != _MODE_CONTINUOUS){
0x29FE	0xF7FFFA15  BL	_getMode+0
0x2A02	0x2803    CMP	R0, #3
0x2A04	0xD001    BEQ	L_irthermo3_getAmbientTemperature6
;__irthermo3_driver.c, 336 :: 		setSOCbit();
0x2A06	0xF7FFF9BB  BL	_setSOCbit+0
;__irthermo3_driver.c, 337 :: 		}
L_irthermo3_getAmbientTemperature6:
;__irthermo3_driver.c, 338 :: 		clearDataAvailable();
0x2A0A	0xF7FFF989  BL	_clearDataAvailable+0
;__irthermo3_driver.c, 339 :: 		waitForNewData(750);
0x2A0E	0xF24020EE  MOVW	R0, #750
0x2A12	0xF7FFF997  BL	_waitForNewData+0
;__irthermo3_driver.c, 341 :: 		sixRAM = (uint16_t)readEEPROM16(RAM_6);
0x2A16	0xF2440005  MOVW	R0, #16389
0x2A1A	0xF7FEFC17  BL	_readEEPROM16+0
; sixRAM start address is: 4 (R1)
0x2A1E	0xB201    SXTH	R1, R0
;__irthermo3_driver.c, 342 :: 		nineRAM = (uint16_t)readEEPROM16(RAM_9);
0x2A20	0xF8AD1004  STRH	R1, [SP, #4]
0x2A24	0xF2440008  MOVW	R0, #16392
0x2A28	0xF7FEFC10  BL	_readEEPROM16+0
0x2A2C	0xF9BD1004  LDRSH	R1, [SP, #4]
;__irthermo3_driver.c, 344 :: 		VRta = nineRAM + Gb * (sixRAM / 12.0);
0x2A30	0xEE011A10  VMOV	S2, R1
0x2A34	0xEEB81AC1  VCVT.F32.S32	S2, S2
; sixRAM end address is: 4 (R1)
0x2A38	0xEEB20A08  VMOV.F32	S0, #12
0x2A3C	0xEEC10A00  VDIV.F32	S1, S2, S0
0x2A40	0x4921    LDR	R1, [PC, #132]
0x2A42	0xED110A00  VLDR.32	S0, [R1, #0]
0x2A46	0xEE600A20  VMUL.F32	S1, S0, S1
0x2A4A	0xEE000A10  VMOV	S0, R0
0x2A4E	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2A52	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 345 :: 		AMB = ((sixRAM / 12.0) / VRta) * pow(2, 19);
0x2A56	0xEEB20A08  VMOV.F32	S0, #12
0x2A5A	0xEE810A00  VDIV.F32	S0, S2, S0
0x2A5E	0xEE800A20  VDIV.F32	S0, S0, S1
0x2A62	0xED8D0A02  VSTR.32	S0, [SP, #8]
0x2A66	0xEEF30A03  VMOV.F32	S1, #19
0x2A6A	0xEEB00A00  VMOV.F32	S0, #2
0x2A6E	0xF7FFFA53  BL	_pow+0
0x2A72	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x2A76	0xEE600A80  VMUL.F32	S1, S1, S0
;__irthermo3_driver.c, 346 :: 		ambientTemp = P_O + (AMB - P_R) / P_G + P_T * pow((AMB - P_R), 2);
0x2A7A	0x4814    LDR	R0, [PC, #80]
0x2A7C	0xED100A00  VLDR.32	S0, [R0, #0]
0x2A80	0xEE301AC0  VSUB.F32	S2, S1, S0
0x2A84	0x4812    LDR	R0, [PC, #72]
0x2A86	0xED100A00  VLDR.32	S0, [R0, #0]
0x2A8A	0xEEC10A00  VDIV.F32	S1, S2, S0
0x2A8E	0x4811    LDR	R0, [PC, #68]
0x2A90	0xED100A00  VLDR.32	S0, [R0, #0]
0x2A94	0xEE300A20  VADD.F32	S0, S0, S1
0x2A98	0xED8D0A02  VSTR.32	S0, [SP, #8]
0x2A9C	0xEEF00A00  VMOV.F32	S1, #2
0x2AA0	0xEEB00A41  VMOV.F32	S0, S2
0x2AA4	0xF7FFFA38  BL	_pow+0
0x2AA8	0x480B    LDR	R0, [PC, #44]
0x2AAA	0xED500A00  VLDR.32	S1, [R0, #0]
0x2AAE	0xEE600A80  VMUL.F32	S1, S1, S0
0x2AB2	0xED9D0A02  VLDR.32	S0, [SP, #8]
0x2AB6	0xEE300A20  VADD.F32	S0, S0, S1
;__irthermo3_driver.c, 347 :: 		return ambientTemp;
0x2ABA	0xEEB00A40  VMOV.F32	S0, S0
;__irthermo3_driver.c, 348 :: 		}
L_end_irthermo3_getAmbientTemperature:
0x2ABE	0xF8DDE000  LDR	LR, [SP, #0]
0x2AC2	0xB003    ADD	SP, SP, #12
0x2AC4	0x4770    BX	LR
0x2AC6	0xBF00    NOP
0x2AC8	0x00602000  	_Gb+0
0x2ACC	0x003C2000  	_P_R+0
0x2AD0	0x00402000  	_P_G+0
0x2AD4	0x00482000  	_P_O+0
0x2AD8	0x00442000  	_P_T+0
; end of _irthermo3_getAmbientTemperature
_getMode:
;__irthermo3_driver.c, 137 :: 		uint8_t getMode(){
0x1E2C	0xB081    SUB	SP, SP, #4
0x1E2E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 138 :: 		uint16_t mode = readEEPROM16(REG_CONTROL);
0x1E32	0xF2430001  MOVW	R0, #12289
0x1E36	0xF7FFFA09  BL	_readEEPROM16+0
;__irthermo3_driver.c, 139 :: 		mode = (mode >> 1) & 0x0003; //Clear all other bits
0x1E3A	0x0840    LSRS	R0, R0, #1
0x1E3C	0xB280    UXTH	R0, R0
0x1E3E	0xF0000003  AND	R0, R0, #3
;__irthermo3_driver.c, 140 :: 		return (uint8_t)mode;
0x1E42	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 141 :: 		}
L_end_getMode:
0x1E44	0xF8DDE000  LDR	LR, [SP, #0]
0x1E48	0xB001    ADD	SP, SP, #4
0x1E4A	0x4770    BX	LR
; end of _getMode
_setSOCbit:
;__irthermo3_driver.c, 143 :: 		void setSOCbit(){
0x1D80	0xB081    SUB	SP, SP, #4
0x1D82	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 144 :: 		uint16_t reg = readEEPROM16(REG_CONTROL);
0x1D86	0xF2430001  MOVW	R0, #12289
0x1D8A	0xF7FFFA5F  BL	_readEEPROM16+0
;__irthermo3_driver.c, 145 :: 		reg |= (1 << 3);
0x1D8E	0xF0400008  ORR	R0, R0, #8
;__irthermo3_driver.c, 146 :: 		writeEEPROM16(REG_CONTROL, reg); //Set the bit
0x1D92	0xB281    UXTH	R1, R0
0x1D94	0xF2430001  MOVW	R0, #12289
0x1D98	0xF7FFFE06  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 147 :: 		}
L_end_setSOCbit:
0x1D9C	0xF8DDE000  LDR	LR, [SP, #0]
0x1DA0	0xB001    ADD	SP, SP, #4
0x1DA2	0x4770    BX	LR
; end of _setSOCbit
_clearDataAvailable:
;__irthermo3_driver.c, 155 :: 		void clearDataAvailable(){
0x1D20	0xB081    SUB	SP, SP, #4
0x1D22	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 156 :: 		uint16_t reg = getStatus();
0x1D26	0xF7FFFCE5  BL	_getStatus+0
;__irthermo3_driver.c, 157 :: 		reg &= ~(1 << BIT_NEW_DATA); //Clear the bit
0x1D2A	0xF64F71FE  MOVW	R1, #65534
0x1D2E	0x4008    ANDS	R0, R1
;__irthermo3_driver.c, 158 :: 		writeEEPROM16(REG_STATUS, reg);
0x1D30	0xB281    UXTH	R1, R0
0x1D32	0xF64370FF  MOVW	R0, #16383
0x1D36	0xF7FFFE37  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 159 :: 		}
L_end_clearDataAvailable:
0x1D3A	0xF8DDE000  LDR	LR, [SP, #0]
0x1D3E	0xB001    ADD	SP, SP, #4
0x1D40	0x4770    BX	LR
; end of _clearDataAvailable
_waitForNewData:
;__irthermo3_driver.c, 161 :: 		void waitForNewData(uint16_t timeout_ms){
0x1D44	0xB083    SUB	SP, SP, #12
0x1D46	0xF8CDE000  STR	LR, [SP, #0]
0x1D4A	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 162 :: 		uint16_t counter = 0;
0x1D4E	0xF2400100  MOVW	R1, #0
0x1D52	0xF8AD1004  STRH	R1, [SP, #4]
;__irthermo3_driver.c, 163 :: 		while(!newDataAvailable()){
L_waitForNewData0:
0x1D56	0xF7FFFD87  BL	_newDataAvailable+0
0x1D5A	0xB968    CBNZ	R0, L_waitForNewData1
;__irthermo3_driver.c, 164 :: 		Delay_1ms();
0x1D5C	0xF7FFFE18  BL	_Delay_1ms+0
;__irthermo3_driver.c, 165 :: 		counter++;
0x1D60	0xF8BD1004  LDRH	R1, [SP, #4]
0x1D64	0x1C4A    ADDS	R2, R1, #1
0x1D66	0xB292    UXTH	R2, R2
0x1D68	0xF8AD2004  STRH	R2, [SP, #4]
;__irthermo3_driver.c, 166 :: 		if(counter > timeout_ms){
0x1D6C	0xF8BD1008  LDRH	R1, [SP, #8]
0x1D70	0x428A    CMP	R2, R1
0x1D72	0xD900    BLS	L_waitForNewData2
;__irthermo3_driver.c, 167 :: 		return;
0x1D74	0xE000    B	L_end_waitForNewData
;__irthermo3_driver.c, 168 :: 		}
L_waitForNewData2:
;__irthermo3_driver.c, 169 :: 		}
0x1D76	0xE7EE    B	L_waitForNewData0
L_waitForNewData1:
;__irthermo3_driver.c, 170 :: 		}
L_end_waitForNewData:
0x1D78	0xF8DDE000  LDR	LR, [SP, #0]
0x1D7C	0xB003    ADD	SP, SP, #12
0x1D7E	0x4770    BX	LR
; end of _waitForNewData
_newDataAvailable:
;__irthermo3_driver.c, 172 :: 		uint8_t newDataAvailable(){
0x1868	0xB081    SUB	SP, SP, #4
0x186A	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 173 :: 		uint8_t retValue = (getStatus() & (uint16_t)(0x0001 << BIT_NEW_DATA));
0x186E	0xF7FFFF41  BL	_getStatus+0
0x1872	0xF0000001  AND	R0, R0, #1
;__irthermo3_driver.c, 174 :: 		return retValue;
0x1876	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 175 :: 		}
L_end_newDataAvailable:
0x1878	0xF8DDE000  LDR	LR, [SP, #0]
0x187C	0xB001    ADD	SP, SP, #4
0x187E	0x4770    BX	LR
; end of _newDataAvailable
_mikrobus_logWrite:
;clicker_2_MSP432.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x2ADC	0xB083    SUB	SP, SP, #12
0x2ADE	0xF8CDE000  STR	LR, [SP, #0]
0x2AE2	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;clicker_2_MSP432.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x2AE4	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;clicker_2_MSP432.c, 321 :: 		uint8_t row = 13;
0x2AE6	0x220D    MOVS	R2, #13
0x2AE8	0xF88D2008  STRB	R2, [SP, #8]
0x2AEC	0x220A    MOVS	R2, #10
0x2AEE	0xF88D2009  STRB	R2, [SP, #9]
;clicker_2_MSP432.c, 322 :: 		uint8_t line = 10;
;clicker_2_MSP432.c, 323 :: 		switch( format )
0x2AF2	0xE01F    B	L_mikrobus_logWrite94
; format end address is: 4 (R1)
;clicker_2_MSP432.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite96:
;clicker_2_MSP432.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x2AF4	0xF7FFF9DC  BL	clicker_2_MSP432__log_write+0
;clicker_2_MSP432.c, 327 :: 		break;
0x2AF8	0xE023    B	L_mikrobus_logWrite95
;clicker_2_MSP432.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite97:
;clicker_2_MSP432.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite98:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x2AFA	0x7802    LDRB	R2, [R0, #0]
0x2AFC	0xB12A    CBZ	R2, L_mikrobus_logWrite99
;clicker_2_MSP432.c, 331 :: 		_log_write( ptr );
0x2AFE	0x9001    STR	R0, [SP, #4]
0x2B00	0xF7FFF9D6  BL	clicker_2_MSP432__log_write+0
0x2B04	0x9801    LDR	R0, [SP, #4]
;clicker_2_MSP432.c, 332 :: 		ptr++;
0x2B06	0x1C40    ADDS	R0, R0, #1
;clicker_2_MSP432.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x2B08	0xE7F7    B	L_mikrobus_logWrite98
L_mikrobus_logWrite99:
;clicker_2_MSP432.c, 334 :: 		break;
0x2B0A	0xE01A    B	L_mikrobus_logWrite95
;clicker_2_MSP432.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite100:
;clicker_2_MSP432.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite101:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x2B0C	0x7802    LDRB	R2, [R0, #0]
0x2B0E	0xB12A    CBZ	R2, L_mikrobus_logWrite102
;clicker_2_MSP432.c, 338 :: 		_log_write( ptr );
0x2B10	0x9001    STR	R0, [SP, #4]
0x2B12	0xF7FFF9CD  BL	clicker_2_MSP432__log_write+0
0x2B16	0x9801    LDR	R0, [SP, #4]
;clicker_2_MSP432.c, 339 :: 		ptr++;
0x2B18	0x1C40    ADDS	R0, R0, #1
;clicker_2_MSP432.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x2B1A	0xE7F7    B	L_mikrobus_logWrite101
L_mikrobus_logWrite102:
;clicker_2_MSP432.c, 341 :: 		_log_write( &row );
0x2B1C	0xAA02    ADD	R2, SP, #8
0x2B1E	0x4610    MOV	R0, R2
0x2B20	0xF7FFF9C6  BL	clicker_2_MSP432__log_write+0
;clicker_2_MSP432.c, 342 :: 		_log_write( &line );
0x2B24	0xF10D0209  ADD	R2, SP, #9
0x2B28	0x4610    MOV	R0, R2
0x2B2A	0xF7FFF9C1  BL	clicker_2_MSP432__log_write+0
;clicker_2_MSP432.c, 343 :: 		break;
0x2B2E	0xE008    B	L_mikrobus_logWrite95
;clicker_2_MSP432.c, 344 :: 		default :
L_mikrobus_logWrite103:
;clicker_2_MSP432.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x2B30	0x2006    MOVS	R0, #6
0x2B32	0xE007    B	L_end_mikrobus_logWrite
;clicker_2_MSP432.c, 346 :: 		}
L_mikrobus_logWrite94:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x2B34	0x2900    CMP	R1, #0
0x2B36	0xD0DD    BEQ	L_mikrobus_logWrite96
0x2B38	0x2901    CMP	R1, #1
0x2B3A	0xD0DE    BEQ	L_mikrobus_logWrite97
0x2B3C	0x2902    CMP	R1, #2
0x2B3E	0xD0E5    BEQ	L_mikrobus_logWrite100
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x2B40	0xE7F6    B	L_mikrobus_logWrite103
L_mikrobus_logWrite95:
;clicker_2_MSP432.c, 347 :: 		return 0;
0x2B42	0x2000    MOVS	R0, #0
;clicker_2_MSP432.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x2B44	0xF8DDE000  LDR	LR, [SP, #0]
0x2B48	0xB003    ADD	SP, SP, #12
0x2B4A	0x4770    BX	LR
; end of _mikrobus_logWrite
clicker_2_MSP432__log_write:
;__c2_msp432_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1EB0	0xB081    SUB	SP, SP, #4
0x1EB2	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__c2_msp432_log.c, 19 :: 		logger( *data_ );
0x1EB6	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1EB8	0xB2CC    UXTB	R4, R1
0x1EBA	0xB2A0    UXTH	R0, R4
0x1EBC	0x4C03    LDR	R4, [PC, #12]
0x1EBE	0x6824    LDR	R4, [R4, #0]
0x1EC0	0x47A0    BLX	R4
;__c2_msp432_log.c, 20 :: 		return 0;
0x1EC2	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 21 :: 		}
L_end__log_write:
0x1EC4	0xF8DDE000  LDR	LR, [SP, #0]
0x1EC8	0xB001    ADD	SP, SP, #4
0x1ECA	0x4770    BX	LR
0x1ECC	0x00342000  	_logger+0
; end of clicker_2_MSP432__log_write
_UART0_Write:
;__Lib_UART_MSP.c, 483 :: 		
; _data start address is: 0 (R0)
0x1880	0xB081    SUB	SP, SP, #4
0x1882	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 484 :: 		
0x1886	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1888	0x4803    LDR	R0, [PC, #12]
0x188A	0xF7FFFF1F  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 485 :: 		
L_end_UART0_Write:
0x188E	0xF8DDE000  LDR	LR, [SP, #0]
0x1892	0xB001    ADD	SP, SP, #4
0x1894	0x4770    BX	LR
0x1896	0xBF00    NOP
0x1898	0x10004000  	EUSCI_A0_UCA0CTLW0+0
; end of _UART0_Write
__Lib_UART_MSP_UARTx_Write:
;__Lib_UART_MSP.c, 372 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x16CC	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x16CE	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x16D2	0x4601    MOV	R1, R0
0x16D4	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_MSP.c, 373 :: 		
L___Lib_UART_MSP_UARTx_Write35:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x16D8	0xF201020A  ADDW	R2, R1, #10
0x16DC	0x8812    LDRH	R2, [R2, #0]
0x16DE	0xF0020201  AND	R2, R2, #1
0x16E2	0xB292    UXTH	R2, R2
0x16E4	0xB102    CBZ	R2, L___Lib_UART_MSP_UARTx_Write36
0x16E6	0xE7F7    B	L___Lib_UART_MSP_UARTx_Write35
L___Lib_UART_MSP_UARTx_Write36:
;__Lib_UART_MSP.c, 374 :: 		
0x16E8	0xF201020E  ADDW	R2, R1, #14
; uartBase end address is: 4 (R1)
0x16EC	0x8010    STRH	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_MSP.c, 375 :: 		
L_end_UARTx_Write:
0x16EE	0xB001    ADD	SP, SP, #4
0x16F0	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Write
_UART1_Write:
;__Lib_UART_MSP.c, 606 :: 		
; _data start address is: 0 (R0)
0x184C	0xB081    SUB	SP, SP, #4
0x184E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 607 :: 		
0x1852	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1854	0x4803    LDR	R0, [PC, #12]
0x1856	0xF7FFFF39  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 608 :: 		
L_end_UART1_Write:
0x185A	0xF8DDE000  LDR	LR, [SP, #0]
0x185E	0xB001    ADD	SP, SP, #4
0x1860	0x4770    BX	LR
0x1862	0xBF00    NOP
0x1864	0x14004000  	EUSCI_A1_UCA1CTLW0+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_MSP.c, 728 :: 		
; _data start address is: 0 (R0)
0x1B18	0xB081    SUB	SP, SP, #4
0x1B1A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 729 :: 		
0x1B1E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1B20	0x4803    LDR	R0, [PC, #12]
0x1B22	0xF7FFFDD3  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 730 :: 		
L_end_UART2_Write:
0x1B26	0xF8DDE000  LDR	LR, [SP, #0]
0x1B2A	0xB001    ADD	SP, SP, #4
0x1B2C	0x4770    BX	LR
0x1B2E	0xBF00    NOP
0x1B30	0x18004000  	EUSCI_A2_UCA2CTLW0+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_MSP.c, 850 :: 		
; _data start address is: 0 (R0)
0x1A84	0xB081    SUB	SP, SP, #4
0x1A86	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 851 :: 		
0x1A8A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1A8C	0x4803    LDR	R0, [PC, #12]
0x1A8E	0xF7FFFE1D  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 852 :: 		
L_end_UART3_Write:
0x1A92	0xF8DDE000  LDR	LR, [SP, #0]
0x1A96	0xB001    ADD	SP, SP, #4
0x1A98	0x4770    BX	LR
0x1A9A	0xBF00    NOP
0x1A9C	0x1C004000  	EUSCI_A3_UCA3CTLW0+0
; end of _UART3_Write
__FloatToLongDouble:
;__Lib_MathDouble.c, 370 :: 		
0x20B0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 372 :: 		
0x20B2	0xB504    PUSH	(R2, R14)
;__Lib_MathDouble.c, 374 :: 		
0x20B4	0x0042    LSLS	R2, R0, #1
;__Lib_MathDouble.c, 375 :: 		
0x20B6	0x0E12    LSRS	R2, R2, #24
;__Lib_MathDouble.c, 376 :: 		
0x20B8	0xD00D    BEQ	__me_unfl
;__Lib_MathDouble.c, 378 :: 		
0x20BA	0x2AFF    CMP	R2, #255
;__Lib_MathDouble.c, 379 :: 		
0x20BC	0xD00E    BEQ	__me_ovfl
;__Lib_MathDouble.c, 381 :: 		
0x20BE	0xF5027260  ADD	R2, R2, #896
;__Lib_MathDouble.c, 383 :: 		
0x20C2	0x0FC1    LSRS	R1, R0, #31
;__Lib_MathDouble.c, 384 :: 		
0x20C4	0xEA4222C1  ORR	R2, R2, R1, LSL #11
;__Lib_MathDouble.c, 386 :: 		
0x20C8	0x4601    MOV	R1, R0
;__Lib_MathDouble.c, 388 :: 		
0x20CA	0x0748    LSLS	R0, R1, #29
;__Lib_MathDouble.c, 389 :: 		
0x20CC	0x0249    LSLS	R1, R1, #9
;__Lib_MathDouble.c, 390 :: 		
0x20CE	0x0B09    LSRS	R1, R1, #12
;__Lib_MathDouble.c, 391 :: 		
0x20D0	0xEA415102  ORR	R1, R1, R2, LSL #20
;__Lib_MathDouble.c, 393 :: 		
0x20D4	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 395 :: 		
__me_unfl:
0x20D6	0x2100    MOVS	R1, #0
;__Lib_MathDouble.c, 396 :: 		
0x20D8	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 398 :: 		
0x20DA	0xE005    B	__me_lab_end
;__Lib_MathDouble.c, 400 :: 		
__me_ovfl:
0x20DC	0xF04F0000  MOV	R0, #0
;__Lib_MathDouble.c, 401 :: 		
0x20E0	0x0DC9    LSRS	R1, R1, #23
;__Lib_MathDouble.c, 402 :: 		
0x20E2	0x00C9    LSLS	R1, R1, #3
;__Lib_MathDouble.c, 403 :: 		
0x20E4	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 404 :: 		
0x20E6	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 405 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 406 :: 		
0x20E8	0xE8BD4004  POP	(R2, R14)
;__Lib_MathDouble.c, 408 :: 		
L_end__FloatToLongDouble:
0x20EC	0xB001    ADD	SP, SP, #4
0x20EE	0x4770    BX	LR
; end of __FloatToLongDouble
_LongDoubleToStr:
;__Lib_Conversions.c, 782 :: 		
; str start address is: 0 (R0)
0x20F0	0xB083    SUB	SP, SP, #12
0x20F2	0xF8CDE000  STR	LR, [SP, #0]
; dnum start address is: 0 (R0)
0x20F6	0xEE102A10  VMOV	R2, S0
0x20FA	0xEE103A90  VMOV	R3, S1
0x20FE	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; dnum end address is: 0 (R0)
; dnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 784 :: 		
; bpoint start address is: 0 (R0)
0x2100	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 786 :: 		
; dexpon start address is: 4 (R1)
0x2102	0xF2400100  MOVW	R1, #0
0x2106	0xB209    SXTH	R1, R1
;__Lib_Conversions.c, 789 :: 		
0x2108	0xE9CD2301  STRD	R2, R3, [SP, #4]
; dnum end address is: 8 (R2)
;__Lib_Conversions.c, 790 :: 		
0x210C	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x2110	0xF09232FF  EORS	R2, R2, #-1
0x2114	0xD101    BNE	L__LongDoubleToStr240
0x2116	0xF09332FF  EORS	R2, R3, #-1
L__LongDoubleToStr240:
0x211A	0xD106    BNE	L_LongDoubleToStr139
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 791 :: 		
0x211C	0x4AB7    LDR	R2, [PC, #732]
0x211E	0x4611    MOV	R1, R2
0x2120	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x2122	0xF7FFFE9F  BL	_strcpy+0
;__Lib_Conversions.c, 792 :: 		
0x2126	0x2003    MOVS	R0, #3
0x2128	0xE164    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 793 :: 		
L_LongDoubleToStr139:
;__Lib_Conversions.c, 794 :: 		
; str start address is: 16 (R4)
; i start address is: 28 (R7)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x212A	0x2701    MOVS	R7, #1
;__Lib_Conversions.c, 795 :: 		
0x212C	0xF89D300B  LDRB	R3, [SP, #11]
0x2130	0xF3C312C0  UBFX	R2, R3, #7, #1
0x2134	0xB15A    CBZ	R2, L__LongDoubleToStr192
;__Lib_Conversions.c, 796 :: 		
0x2136	0xF89D200B  LDRB	R2, [SP, #11]
0x213A	0xF36F12C7  BFC	R2, #7, #1
0x213E	0xF88D200B  STRB	R2, [SP, #11]
;__Lib_Conversions.c, 797 :: 		
0x2142	0x1C7F    ADDS	R7, R7, #1
0x2144	0xB2BF    UXTH	R7, R7
;__Lib_Conversions.c, 798 :: 		
0x2146	0x222D    MOVS	R2, #45
0x2148	0x7022    STRB	R2, [R4, #0]
0x214A	0x1C66    ADDS	R6, R4, #1
; str end address is: 16 (R4)
; str start address is: 24 (R6)
; str end address is: 24 (R6)
; i end address is: 28 (R7)
;__Lib_Conversions.c, 799 :: 		
0x214C	0xE000    B	L_LongDoubleToStr140
L__LongDoubleToStr192:
;__Lib_Conversions.c, 795 :: 		
0x214E	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 799 :: 		
L_LongDoubleToStr140:
;__Lib_Conversions.c, 800 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x2150	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x2154	0xF0920200  EORS	R2, R2, #0
0x2158	0xD101    BNE	L__LongDoubleToStr241
0x215A	0xF0930200  EORS	R2, R3, #0
L__LongDoubleToStr241:
0x215E	0xD106    BNE	L_LongDoubleToStr141
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 28 (R7)
;__Lib_Conversions.c, 801 :: 		
0x2160	0x4AA7    LDR	R2, [PC, #668]
0x2162	0x4611    MOV	R1, R2
0x2164	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x2166	0xF7FFFE7D  BL	_strcpy+0
;__Lib_Conversions.c, 802 :: 		
0x216A	0x2000    MOVS	R0, #0
0x216C	0xE142    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 803 :: 		
L_LongDoubleToStr141:
;__Lib_Conversions.c, 804 :: 		
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x216E	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2172	0xF04F0200  MOV	R2, #0
0x2176	0x4BA3    LDR	R3, [PC, #652]
0x2178	0xEA940202  EORS	R2, R4, R2, LSL #0
0x217C	0xD101    BNE	L__LongDoubleToStr242
0x217E	0xEA950203  EORS	R2, R5, R3, LSL #0
L__LongDoubleToStr242:
0x2182	0xD106    BNE	L_LongDoubleToStr142
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 805 :: 		
0x2184	0x4AA0    LDR	R2, [PC, #640]
0x2186	0x4611    MOV	R1, R2
0x2188	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x218A	0xF7FFFE6B  BL	_strcpy+0
;__Lib_Conversions.c, 806 :: 		
0x218E	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x2190	0xE130    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 807 :: 		
L_LongDoubleToStr142:
;__Lib_Conversions.c, 815 :: 		
; str start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x2192	0xFA5FFA80  UXTB	R10, R0
; dexpon end address is: 4 (R1)
; str end address is: 24 (R6)
0x2196	0xFA0FF981  SXTH	R9, R1
0x219A	0x46B3    MOV	R11, R6
L_LongDoubleToStr143:
; bpoint end address is: 0 (R0)
; str start address is: 44 (R11)
; dexpon start address is: 36 (R9)
; bpoint start address is: 40 (R10)
0x219C	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x21A0	0xF04F0200  MOV	R2, #0
0x21A4	0x4B99    LDR	R3, [PC, #612]
0x21A6	0xEE002A10  VMOV	S0, R2
0x21AA	0xEE003A90  VMOV	S1, R3
0x21AE	0xEE112A10  VMOV	R2, S2
0x21B2	0xEE113A90  VMOV	R3, S3
0x21B6	0xEE100A10  VMOV	R0, S0
0x21BA	0xEE101A90  VMOV	R1, S1
0x21BE	0xF7FFFDF1  BL	__Compare_DP+0
0x21C2	0xF2400000  MOVW	R0, #0
0x21C6	0xDD00    BLE	L__LongDoubleToStr243
0x21C8	0x2001    MOVS	R0, #1
L__LongDoubleToStr243:
0x21CA	0xB1C8    CBZ	R0, L_LongDoubleToStr144
;__Lib_Conversions.c, 816 :: 		
0x21CC	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x21D0	0xF04F0200  MOV	R2, #0
0x21D4	0x4B8E    LDR	R3, [PC, #568]
0x21D6	0xEE002A10  VMOV	S0, R2
0x21DA	0xEE003A90  VMOV	S1, R3
0x21DE	0xEE110A10  VMOV	R0, S2
0x21E2	0xEE111A90  VMOV	R1, S3
0x21E6	0xEE102A10  VMOV	R2, S0
0x21EA	0xEE103A90  VMOV	R3, S1
0x21EE	0xF7FFFCF5  BL	__Mul_DP+0
0x21F2	0xE9CD0101  STRD	R0, R1, [SP, #4]
;__Lib_Conversions.c, 817 :: 		
0x21F6	0xF1A90901  SUB	R9, R9, #1
0x21FA	0xFA0FF989  SXTH	R9, R9
;__Lib_Conversions.c, 818 :: 		
0x21FE	0xE7CD    B	L_LongDoubleToStr143
L_LongDoubleToStr144:
;__Lib_Conversions.c, 823 :: 		
; str end address is: 44 (R11)
; dexpon end address is: 36 (R9)
L_LongDoubleToStr145:
; bpoint end address is: 40 (R10)
; bpoint start address is: 40 (R10)
; dexpon start address is: 36 (R9)
; str start address is: 44 (R11)
0x2200	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x2204	0xF04F0200  MOV	R2, #0
0x2208	0x4B81    LDR	R3, [PC, #516]
0x220A	0xEE002A10  VMOV	S0, R2
0x220E	0xEE003A90  VMOV	S1, R3
0x2212	0xEE112A10  VMOV	R2, S2
0x2216	0xEE113A90  VMOV	R3, S3
0x221A	0xEE100A10  VMOV	R0, S0
0x221E	0xEE101A90  VMOV	R1, S1
0x2222	0xF7FFFDBF  BL	__Compare_DP+0
0x2226	0xF2400000  MOVW	R0, #0
0x222A	0xDC00    BGT	L__LongDoubleToStr244
0x222C	0x2001    MOVS	R0, #1
L__LongDoubleToStr244:
0x222E	0xB1C0    CBZ	R0, L_LongDoubleToStr146
;__Lib_Conversions.c, 824 :: 		
0x2230	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x2234	0x4A77    LDR	R2, [PC, #476]
0x2236	0x4B78    LDR	R3, [PC, #480]
0x2238	0xEE002A10  VMOV	S0, R2
0x223C	0xEE003A90  VMOV	S1, R3
0x2240	0xEE110A10  VMOV	R0, S2
0x2244	0xEE111A90  VMOV	R1, S3
0x2248	0xEE102A10  VMOV	R2, S0
0x224C	0xEE103A90  VMOV	R3, S1
0x2250	0xF7FFFCC4  BL	__Mul_DP+0
0x2254	0xE9CD0101  STRD	R0, R1, [SP, #4]
;__Lib_Conversions.c, 825 :: 		
0x2258	0xF1090901  ADD	R9, R9, #1
0x225C	0xFA0FF989  SXTH	R9, R9
;__Lib_Conversions.c, 826 :: 		
0x2260	0xE7CE    B	L_LongDoubleToStr145
L_LongDoubleToStr146:
;__Lib_Conversions.c, 839 :: 		
0x2262	0x9A02    LDR	R2, [SP, #8]
0x2264	0xF3C2520A  UBFX	R2, R2, #20, #11
0x2268	0xF2A232FF  SUBW	R2, R2, #1023
; d start address is: 0 (R0)
0x226C	0xB290    UXTH	R0, R2
;__Lib_Conversions.c, 843 :: 		
0x226E	0xAA01    ADD	R2, SP, #4
0x2270	0x1DD3    ADDS	R3, R2, #7
0x2272	0x2201    MOVS	R2, #1
0x2274	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 844 :: 		
0x2276	0x2301    MOVS	R3, #1
0x2278	0x9A02    LDR	R2, [SP, #8]
0x227A	0xF363521E  BFI	R2, R3, #20, #11
0x227E	0x9202    STR	R2, [SP, #8]
;__Lib_Conversions.c, 846 :: 		
0x2280	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2284	0x012B    LSLS	R3, R5, #4
0x2286	0x0F22    LSRS	R2, R4, #28
0x2288	0x4313    ORRS	R3, R2
0x228A	0x0122    LSLS	R2, R4, #4
0x228C	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 848 :: 		
0x2290	0xB286    UXTH	R6, R0
0x2292	0x2700    MOVS	R7, #0
; d end address is: 0 (R0)
0x2294	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2298	0xF1B60220  SUBS	R2, R6, #32
0x229C	0xD509    BPL	L__LongDoubleToStr245
0x229E	0xF1C60220  RSB	R2, R6, #32
0x22A2	0xFA24F202  LSR	R2, R4, R2
0x22A6	0xFA05F306  LSL	R3, R5, R6
0x22AA	0x4313    ORRS	R3, R2
0x22AC	0xFA04F206  LSL	R2, R4, R6
0x22B0	0xE002    B	L__LongDoubleToStr246
L__LongDoubleToStr245:
0x22B2	0xFA04F302  LSL	R3, R4, R2
0x22B6	0x2200    MOVS	R2, #0
L__LongDoubleToStr246:
0x22B8	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 850 :: 		
0x22BC	0xAA01    ADD	R2, SP, #4
0x22BE	0x1DD2    ADDS	R2, R2, #7
0x22C0	0x7812    LDRB	R2, [R2, #0]
0x22C2	0x3230    ADDS	R2, #48
0x22C4	0xF88B2000  STRB	R2, [R11, #0]
0x22C8	0xF10B0001  ADD	R0, R11, #1
; str end address is: 44 (R11)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 851 :: 		
0x22CC	0xF1B90F01  CMP	R9, #1
0x22D0	0xDB06    BLT	L__LongDoubleToStr189
0x22D2	0xF1B90F06  CMP	R9, #6
0x22D6	0xDC03    BGT	L__LongDoubleToStr188
0x22D8	0x4607    MOV	R7, R0
; bpoint end address is: 40 (R10)
0x22DA	0xFA5FF18A  UXTB	R1, R10
0x22DE	0xE003    B	L_LongDoubleToStr149
L__LongDoubleToStr189:
L__LongDoubleToStr188:
;__Lib_Conversions.c, 852 :: 		
0x22E0	0x222E    MOVS	R2, #46
0x22E2	0x7002    STRB	R2, [R0, #0]
0x22E4	0x1C47    ADDS	R7, R0, #1
; str end address is: 0 (R0)
; str start address is: 28 (R7)
;__Lib_Conversions.c, 853 :: 		
; bpoint start address is: 4 (R1)
0x22E6	0x2101    MOVS	R1, #1
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 854 :: 		
L_LongDoubleToStr149:
;__Lib_Conversions.c, 855 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 28 (R7)
; d start address is: 0 (R0)
0x22E8	0xF240000F  MOVW	R0, #15
; dexpon end address is: 36 (R9)
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x22EC	0xFA0FF689  SXTH	R6, R9
L_LongDoubleToStr150:
; d start address is: 0 (R0)
; str start address is: 28 (R7)
; bpoint start address is: 4 (R1)
; dexpon start address is: 24 (R6)
0x22F0	0xB378    CBZ	R0, L_LongDoubleToStr151
;__Lib_Conversions.c, 856 :: 		
0x22F2	0xAA01    ADD	R2, SP, #4
0x22F4	0x1DD3    ADDS	R3, R2, #7
0x22F6	0x2200    MOVS	R2, #0
0x22F8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 857 :: 		
0x22FA	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x22FE	0x009D    LSLS	R5, R3, #2
0x2300	0x0F94    LSRS	R4, R2, #30
0x2302	0x4325    ORRS	R5, R4
0x2304	0x0094    LSLS	R4, R2, #2
0x2306	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x230A	0x1912    ADDS	R2, R2, R4
0x230C	0x416B    ADCS	R3, R5
0x230E	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 858 :: 		
0x2312	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2316	0x006B    LSLS	R3, R5, #1
0x2318	0x0FE2    LSRS	R2, R4, #31
0x231A	0x4313    ORRS	R3, R2
0x231C	0x0062    LSLS	R2, R4, #1
0x231E	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 859 :: 		
0x2322	0xAA01    ADD	R2, SP, #4
0x2324	0x1DD2    ADDS	R2, R2, #7
0x2326	0x7812    LDRB	R2, [R2, #0]
0x2328	0x3230    ADDS	R2, #48
0x232A	0x703A    STRB	R2, [R7, #0]
0x232C	0x1C7A    ADDS	R2, R7, #1
; str end address is: 28 (R7)
; str start address is: 16 (R4)
0x232E	0x4614    MOV	R4, R2
;__Lib_Conversions.c, 860 :: 		
0x2330	0xB959    CBNZ	R1, L__LongDoubleToStr194
;__Lib_Conversions.c, 861 :: 		
0x2332	0x1E72    SUBS	R2, R6, #1
0x2334	0xB212    SXTH	R2, R2
; dexpon end address is: 24 (R6)
; dexpon start address is: 12 (R3)
0x2336	0xB213    SXTH	R3, R2
0x2338	0xB922    CBNZ	R2, L__LongDoubleToStr193
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 862 :: 		
0x233A	0x222E    MOVS	R2, #46
0x233C	0x7022    STRB	R2, [R4, #0]
0x233E	0x1C67    ADDS	R7, R4, #1
; str end address is: 16 (R4)
; str start address is: 28 (R7)
;__Lib_Conversions.c, 863 :: 		
; bpoint start address is: 4 (R1)
0x2340	0x2101    MOVS	R1, #1
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 864 :: 		
0x2342	0xE000    B	L_LongDoubleToStr154
L__LongDoubleToStr193:
;__Lib_Conversions.c, 861 :: 		
0x2344	0x4627    MOV	R7, R4
;__Lib_Conversions.c, 864 :: 		
L_LongDoubleToStr154:
; bpoint start address is: 4 (R1)
; str start address is: 28 (R7)
0x2346	0xB21E    SXTH	R6, R3
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x2348	0xE000    B	L_LongDoubleToStr153
L__LongDoubleToStr194:
;__Lib_Conversions.c, 860 :: 		
0x234A	0x4627    MOV	R7, R4
;__Lib_Conversions.c, 864 :: 		
L_LongDoubleToStr153:
;__Lib_Conversions.c, 855 :: 		
; str start address is: 28 (R7)
; bpoint start address is: 4 (R1)
; dexpon start address is: 24 (R6)
0x234C	0x1E40    SUBS	R0, R0, #1
0x234E	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 865 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x2350	0xE7CE    B	L_LongDoubleToStr150
L_LongDoubleToStr151:
;__Lib_Conversions.c, 866 :: 		
0x2352	0x4639    MOV	R1, R7
; dexpon end address is: 24 (R6)
0x2354	0xB230    SXTH	R0, R6
L_LongDoubleToStr155:
; str end address is: 28 (R7)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x2356	0x1E4A    SUBS	R2, R1, #1
0x2358	0x7812    LDRB	R2, [R2, #0]
0x235A	0x2A30    CMP	R2, #48
0x235C	0xD101    BNE	L_LongDoubleToStr156
;__Lib_Conversions.c, 867 :: 		
0x235E	0x1E49    SUBS	R1, R1, #1
0x2360	0xE7F9    B	L_LongDoubleToStr155
L_LongDoubleToStr156:
;__Lib_Conversions.c, 868 :: 		
0x2362	0x1E4A    SUBS	R2, R1, #1
0x2364	0x7812    LDRB	R2, [R2, #0]
0x2366	0x2A2E    CMP	R2, #46
0x2368	0xD101    BNE	L__LongDoubleToStr195
;__Lib_Conversions.c, 869 :: 		
0x236A	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x236C	0xE7FF    B	L_LongDoubleToStr157
L__LongDoubleToStr195:
;__Lib_Conversions.c, 868 :: 		
;__Lib_Conversions.c, 869 :: 		
L_LongDoubleToStr157:
;__Lib_Conversions.c, 870 :: 		
; str start address is: 4 (R1)
0x236E	0x2800    CMP	R0, #0
0x2370	0xD03C    BEQ	L__LongDoubleToStr200
;__Lib_Conversions.c, 871 :: 		
0x2372	0x2265    MOVS	R2, #101
0x2374	0x700A    STRB	R2, [R1, #0]
0x2376	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 872 :: 		
0x2378	0x2800    CMP	R0, #0
0x237A	0xDA05    BGE	L__LongDoubleToStr196
;__Lib_Conversions.c, 873 :: 		
0x237C	0x222D    MOVS	R2, #45
0x237E	0x700A    STRB	R2, [R1, #0]
0x2380	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 874 :: 		
0x2382	0x4243    RSBS	R3, R0, #0
0x2384	0xB21B    SXTH	R3, R3
; dexpon end address is: 0 (R0)
; dexpon start address is: 12 (R3)
; dexpon end address is: 12 (R3)
; str end address is: 4 (R1)
;__Lib_Conversions.c, 875 :: 		
0x2386	0xE000    B	L_LongDoubleToStr159
L__LongDoubleToStr196:
;__Lib_Conversions.c, 872 :: 		
0x2388	0xB203    SXTH	R3, R0
;__Lib_Conversions.c, 875 :: 		
L_LongDoubleToStr159:
;__Lib_Conversions.c, 876 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x238A	0xB298    UXTH	R0, R3
;__Lib_Conversions.c, 877 :: 		
0x238C	0xB29A    UXTH	R2, R3
; dexpon end address is: 12 (R3)
0x238E	0x2A63    CMP	R2, #99
0x2390	0xD915    BLS	L__LongDoubleToStr197
;__Lib_Conversions.c, 878 :: 		
0x2392	0x2264    MOVS	R2, #100
0x2394	0xFBB0F2F2  UDIV	R2, R0, R2
0x2398	0xB292    UXTH	R2, R2
0x239A	0x3230    ADDS	R2, #48
0x239C	0x700A    STRB	R2, [R1, #0]
0x239E	0x1C4D    ADDS	R5, R1, #1
0x23A0	0x4629    MOV	R1, R5
;__Lib_Conversions.c, 879 :: 		
0x23A2	0x220A    MOVS	R2, #10
0x23A4	0xFBB0F4F2  UDIV	R4, R0, R2
0x23A8	0xB2A4    UXTH	R4, R4
0x23AA	0x230A    MOVS	R3, #10
0x23AC	0xFBB4F2F3  UDIV	R2, R4, R3
0x23B0	0xFB034212  MLS	R2, R3, R2, R4
0x23B4	0xB292    UXTH	R2, R2
0x23B6	0x3230    ADDS	R2, #48
0x23B8	0x702A    STRB	R2, [R5, #0]
0x23BA	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 880 :: 		
0x23BC	0xE7FF    B	L_LongDoubleToStr160
L__LongDoubleToStr197:
;__Lib_Conversions.c, 877 :: 		
;__Lib_Conversions.c, 880 :: 		
L_LongDoubleToStr160:
;__Lib_Conversions.c, 881 :: 		
; str start address is: 4 (R1)
0x23BE	0x2809    CMP	R0, #9
0x23C0	0xD909    BLS	L__LongDoubleToStr198
0x23C2	0x2863    CMP	R0, #99
0x23C4	0xD208    BCS	L__LongDoubleToStr199
L__LongDoubleToStr186:
;__Lib_Conversions.c, 882 :: 		
0x23C6	0x220A    MOVS	R2, #10
0x23C8	0xFBB0F2F2  UDIV	R2, R0, R2
0x23CC	0xB292    UXTH	R2, R2
0x23CE	0x3230    ADDS	R2, #48
0x23D0	0x700A    STRB	R2, [R1, #0]
0x23D2	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 881 :: 		
0x23D4	0xE7FF    B	L__LongDoubleToStr191
L__LongDoubleToStr198:
L__LongDoubleToStr191:
; str start address is: 4 (R1)
; str end address is: 4 (R1)
0x23D6	0xE7FF    B	L__LongDoubleToStr190
L__LongDoubleToStr199:
L__LongDoubleToStr190:
;__Lib_Conversions.c, 883 :: 		
; str start address is: 4 (R1)
0x23D8	0x230A    MOVS	R3, #10
0x23DA	0xFBB0F2F3  UDIV	R2, R0, R3
0x23DE	0xFB030212  MLS	R2, R3, R2, R0
0x23E2	0xB292    UXTH	R2, R2
; d end address is: 0 (R0)
0x23E4	0x3230    ADDS	R2, #48
0x23E6	0x700A    STRB	R2, [R1, #0]
0x23E8	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 884 :: 		
0x23EA	0xE000    B	L_LongDoubleToStr158
L__LongDoubleToStr200:
;__Lib_Conversions.c, 870 :: 		
0x23EC	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 884 :: 		
L_LongDoubleToStr158:
;__Lib_Conversions.c, 885 :: 		
; str start address is: 0 (R0)
0x23EE	0x2200    MOVS	R2, #0
0x23F0	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 886 :: 		
0x23F2	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 887 :: 		
L_end_LongDoubleToStr:
0x23F4	0xF8DDE000  LDR	LR, [SP, #0]
0x23F8	0xB003    ADD	SP, SP, #12
0x23FA	0x4770    BX	LR
0x23FC	0x00102000  	?lstr4___Lib_Conversions+0
0x2400	0x00142000  	?lstr5___Lib_Conversions+0
0x2404	0x00007FF0  	#2146435072
0x2408	0x00162000  	?lstr6___Lib_Conversions+0
0x240C	0x00003FF0  	#1072693248
0x2410	0x00004024  	#1076101120
0x2414	0x999A9999  	#-1717986918
0x2418	0x99993FB9  	#1069128089
; end of _LongDoubleToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x1E64	0xB081    SUB	SP, SP, #4
0x1E66	0x9100    STR	R1, [SP, #0]
0x1E68	0x4601    MOV	R1, R0
0x1E6A	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x1E6C	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x1E6E	0x461C    MOV	R4, R3
0x1E70	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x1E72	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x1E74	0x4603    MOV	R3, R0
0x1E76	0x1C42    ADDS	R2, R0, #1
0x1E78	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x1E7A	0x781A    LDRB	R2, [R3, #0]
0x1E7C	0x7022    STRB	R2, [R4, #0]
0x1E7E	0x7822    LDRB	R2, [R4, #0]
0x1E80	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x1E82	0x462B    MOV	R3, R5
0x1E84	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x1E86	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x1E88	0xB001    ADD	SP, SP, #4
0x1E8A	0x4770    BX	LR
; end of _strcpy
__Compare_DP:
;__Lib_MathDouble.c, 1530 :: 		
0x1DA4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1532 :: 		
0x1DA6	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 1534 :: 		
0x1DA8	0x4299    CMP	R1, R3
;__Lib_MathDouble.c, 1535 :: 		
0x1DAA	0xD101    BNE	__me_label_1
;__Lib_MathDouble.c, 1536 :: 		
0x1DAC	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 1537 :: 		
0x1DAE	0xD02F    BEQ	__me_label_done
;__Lib_MathDouble.c, 1539 :: 		
__me_label_1:
;__Lib_MathDouble.c, 1540 :: 		
0x1DB0	0xEA500402  ORRS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1541 :: 		
0x1DB4	0xD104    BNE	__me_label_2
;__Lib_MathDouble.c, 1542 :: 		
0x1DB6	0xEA410403  ORR	R4, R1, R3, LSL #0
;__Lib_MathDouble.c, 1543 :: 		
0x1DBA	0x0064    LSLS	R4, R4, #1
;__Lib_MathDouble.c, 1544 :: 		
0x1DBC	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 1545 :: 		
0x1DBE	0xD027    BEQ	__me_label_done
;__Lib_MathDouble.c, 1547 :: 		
__me_label_2:
;__Lib_MathDouble.c, 1548 :: 		
0x1DC0	0xEA500441  ORRS	R4, R0, R1, LSL #1
;__Lib_MathDouble.c, 1549 :: 		
0x1DC4	0xD101    BNE	__me_label_3
;__Lib_MathDouble.c, 1551 :: 		
0x1DC6	0x429C    CMP	R4, R3
;__Lib_MathDouble.c, 1552 :: 		
0x1DC8	0xE022    B	__me_label_done
;__Lib_MathDouble.c, 1554 :: 		
__me_label_3:
;__Lib_MathDouble.c, 1555 :: 		
0x1DCA	0x004C    LSLS	R4, R1, #1
;__Lib_MathDouble.c, 1556 :: 		
0x1DCC	0x1564    ASRS	R4, R4, #21
;__Lib_MathDouble.c, 1557 :: 		
0x1DCE	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1558 :: 		
0x1DD0	0xD107    BNE	__me_label_4
;__Lib_MathDouble.c, 1559 :: 		
0x1DD2	0x005C    LSLS	R4, R3, #1
;__Lib_MathDouble.c, 1560 :: 		
0x1DD4	0x1564    ASRS	R4, R4, #21
;__Lib_MathDouble.c, 1561 :: 		
0x1DD6	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1562 :: 		
0x1DD8	0xD103    BNE	__me_label_4
;__Lib_MathDouble.c, 1564 :: 		
0x1DDA	0x0FDC    LSRS	R4, R3, #31
;__Lib_MathDouble.c, 1565 :: 		
0x1DDC	0xEBB434D1  SUBS	R4, R4, R1, LSR #31
;__Lib_MathDouble.c, 1566 :: 		
0x1DE0	0xE016    B	__me_label_done
;__Lib_MathDouble.c, 1568 :: 		
__me_label_4:
;__Lib_MathDouble.c, 1569 :: 		
0x1DE2	0x2B00    CMP	R3, #0
;__Lib_MathDouble.c, 1570 :: 		
0x1DE4	0xD40A    BMI	__me_label_6
;__Lib_MathDouble.c, 1572 :: 		
0x1DE6	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1573 :: 		
0x1DE8	0xD412    BMI	__me_label_done
;__Lib_MathDouble.c, 1575 :: 		
__me_label_op1_pos:
;__Lib_MathDouble.c, 1576 :: 		
0x1DEA	0x4299    CMP	R1, R3
;__Lib_MathDouble.c, 1577 :: 		
0x1DEC	0xD110    BNE	__me_label_done
;__Lib_MathDouble.c, 1578 :: 		
0x1DEE	0xEA900402  EORS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1579 :: 		
0x1DF2	0xD401    BMI	__me_label_5
;__Lib_MathDouble.c, 1580 :: 		
0x1DF4	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 1581 :: 		
0x1DF6	0xE00B    B	__me_label_done
;__Lib_MathDouble.c, 1583 :: 		
__me_label_5:
;__Lib_MathDouble.c, 1584 :: 		
0x1DF8	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 1585 :: 		
0x1DFA	0xE009    B	__me_label_done
;__Lib_MathDouble.c, 1587 :: 		
__me_label_6:
;__Lib_MathDouble.c, 1588 :: 		
0x1DFC	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1589 :: 		
0x1DFE	0xDC07    BGT	__me_label_done
;__Lib_MathDouble.c, 1590 :: 		
0x1E00	0x428B    CMP	R3, R1
;__Lib_MathDouble.c, 1591 :: 		
0x1E02	0xD105    BNE	__me_label_done
;__Lib_MathDouble.c, 1592 :: 		
0x1E04	0xEA900402  EORS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1593 :: 		
0x1E08	0xD401    BMI	__me_label_7
;__Lib_MathDouble.c, 1594 :: 		
0x1E0A	0x4282    CMP	R2, R0
;__Lib_MathDouble.c, 1595 :: 		
0x1E0C	0xE000    B	__me_label_done
;__Lib_MathDouble.c, 1597 :: 		
__me_label_7:
;__Lib_MathDouble.c, 1598 :: 		
0x1E0E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1600 :: 		
__me_label_done:
;__Lib_MathDouble.c, 1601 :: 		
0x1E10	0xF3EF8400  MRS	R4, #0
;__Lib_MathDouble.c, 1602 :: 		
0x1E14	0xBF54    ITE	PL
;__Lib_MathDouble.c, 1603 :: 		
0x1E16	0xF0445400  ORRPL	R4, R4, #536870912
;__Lib_MathDouble.c, 1604 :: 		
0x1E1A	0xF0245400  BICMI	R4, R4, #536870912
;__Lib_MathDouble.c, 1606 :: 		
0x1E1E	0xF3848800  MSR	#0, R4
;__Lib_MathDouble.c, 1608 :: 		
0x1E22	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 1610 :: 		
L_end__Compare_DP:
0x1E26	0xB001    ADD	SP, SP, #4
0x1E28	0x4770    BX	LR
; end of __Compare_DP
__Mul_DP:
;__Lib_MathDouble.c, 1275 :: 		
0x1BDC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1277 :: 		
0x1BDE	0xE92D41FC  PUSH	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1279 :: 		
0x1BE2	0xEA910803  EORS	R8, R1, R3, LSL #0
;__Lib_MathDouble.c, 1280 :: 		
0x1BE6	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1281 :: 		
0x1BE8	0xF04F4800  MOVMI	R8, #-2147483648
;__Lib_MathDouble.c, 1282 :: 		
0x1BEC	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 1284 :: 		
0x1BF0	0xEA4F25C3  LSL	R5, R3, #11
;__Lib_MathDouble.c, 1285 :: 		
0x1BF4	0xEA455552  ORR	R5, R5, R2, LSR #21
;__Lib_MathDouble.c, 1286 :: 		
0x1BF8	0xEA4F26C2  LSL	R6, R2, #11
;__Lib_MathDouble.c, 1287 :: 		
0x1BFC	0xEA4F0743  LSL	R7, R3, #1
;__Lib_MathDouble.c, 1288 :: 		
0x1C00	0x0D7F    LSRS	R7, R7, #21
;__Lib_MathDouble.c, 1289 :: 		
0x1C02	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1290 :: 		
0x1C04	0xF0454500  ORRNE	R5, R5, #-2147483648
;__Lib_MathDouble.c, 1291 :: 		
0x1C08	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1292 :: 		
0x1C0C	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1294 :: 		
0x1C10	0xE063    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1296 :: 		
0x1C12	0xF45F6EE0  MOVS	LR, #1792
;__Lib_MathDouble.c, 1297 :: 		
0x1C16	0xF11E0EFF  ADDS	LR, LR, #255
;__Lib_MathDouble.c, 1298 :: 		
0x1C1A	0x4577    CMP	R7, LR
;__Lib_MathDouble.c, 1299 :: 		
0x1C1C	0xD056    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1301 :: 		
0x1C1E	0xEA4F23C1  LSL	R3, R1, #11
;__Lib_MathDouble.c, 1302 :: 		
0x1C22	0xEA435350  ORR	R3, R3, R0, LSR #21
;__Lib_MathDouble.c, 1303 :: 		
0x1C26	0xEA4F22C0  LSL	R2, R0, #11
;__Lib_MathDouble.c, 1304 :: 		
0x1C2A	0xEA4F0441  LSL	R4, R1, #1
;__Lib_MathDouble.c, 1305 :: 		
0x1C2E	0x0D64    LSRS	R4, R4, #21
;__Lib_MathDouble.c, 1306 :: 		
0x1C30	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1307 :: 		
0x1C32	0xF0434300  ORRNE	R3, R3, #-2147483648
;__Lib_MathDouble.c, 1308 :: 		
0x1C36	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1309 :: 		
0x1C3A	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1311 :: 		
0x1C3E	0xE04C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1313 :: 		
0x1C40	0x4574    CMP	R4, LR
;__Lib_MathDouble.c, 1314 :: 		
0x1C42	0xD043    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1316 :: 		
0x1C44	0x19E4    ADDS	R4, R4, R7
;__Lib_MathDouble.c, 1319 :: 		
0x1C46	0xFBA30105  UMULL	R0, R1, R3, R5
;__Lib_MathDouble.c, 1320 :: 		
0x1C4A	0xFBA3E706  UMULL	LR, R7, R3, R6
;__Lib_MathDouble.c, 1321 :: 		
0x1C4E	0xFBA26306  UMULL	R6, R3, R2, R6
;__Lib_MathDouble.c, 1322 :: 		
0x1C52	0xEB1E0E03  ADDS	LR, LR, R3, LSL #0
;__Lib_MathDouble.c, 1323 :: 		
0x1C56	0xF1570700  ADCS	R7, R7, #0
;__Lib_MathDouble.c, 1324 :: 		
0x1C5A	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1325 :: 		
0x1C5E	0xFBA26305  UMULL	R6, R3, R2, R5
;__Lib_MathDouble.c, 1326 :: 		
0x1C62	0xEB1E0E06  ADDS	LR, LR, R6, LSL #0
;__Lib_MathDouble.c, 1327 :: 		
0x1C66	0xF1570700  ADCS	R7, R7, #0
;__Lib_MathDouble.c, 1328 :: 		
0x1C6A	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1329 :: 		
0x1C6E	0x18FF    ADDS	R7, R7, R3
;__Lib_MathDouble.c, 1330 :: 		
0x1C70	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1331 :: 		
0x1C74	0x19C0    ADDS	R0, R0, R7
;__Lib_MathDouble.c, 1332 :: 		
0x1C76	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1334 :: 		
0x1C7A	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1335 :: 		
0x1C7C	0xF44F6E80  MOVMI	LR, #1024
;__Lib_MathDouble.c, 1336 :: 		
0x1C80	0xF44F7E00  MOVPL	LR, #512
;__Lib_MathDouble.c, 1338 :: 		
0x1C84	0xEB10000E  ADDS	R0, R0, LR, LSL #0
;__Lib_MathDouble.c, 1339 :: 		
0x1C88	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1341 :: 		
0x1C8C	0xBF48    IT	MI
;__Lib_MathDouble.c, 1342 :: 		
0x1C8E	0x1C64    ADDMI	R4, R4, #1
;__Lib_MathDouble.c, 1343 :: 		
0x1C90	0xD401    BMI	__me_lab1
;__Lib_MathDouble.c, 1344 :: 		
0x1C92	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0x1C94	0x4149    ADCS	R1, R1
;__Lib_MathDouble.c, 1347 :: 		
__me_lab1:
0x1C96	0xF45F7740  MOVS	R7, #768
;__Lib_MathDouble.c, 1348 :: 		
0x1C9A	0x37FF    ADDS	R7, #255
;__Lib_MathDouble.c, 1349 :: 		
0x1C9C	0x1BE4    SUBS	R4, R4, R7
;__Lib_MathDouble.c, 1350 :: 		
0x1C9E	0xBFDE    ITTT	LE
;__Lib_MathDouble.c, 1351 :: 		
0x1CA0	0xF04F0100  MOVLE	R1, #0
;__Lib_MathDouble.c, 1352 :: 		
0x1CA4	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 1354 :: 		
0x1CA8	0xE017    BLE	__me_lab_end
;__Lib_MathDouble.c, 1356 :: 		
0x1CAA	0xF5176780  ADDS	R7, R7, #1024
;__Lib_MathDouble.c, 1357 :: 		
0x1CAE	0x42BC    CMP	R4, R7
;__Lib_MathDouble.c, 1358 :: 		
0x1CB0	0xD20C    BCS	__me_ovfl
;__Lib_MathDouble.c, 1360 :: 		
0x1CB2	0xEA4F20D0  LSR	R0, R0, #11
;__Lib_MathDouble.c, 1361 :: 		
0x1CB6	0xEA405041  ORR	R0, R0, R1, LSL #21
;__Lib_MathDouble.c, 1362 :: 		
0x1CBA	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 1363 :: 		
0x1CBE	0xEA4F3111  LSR	R1, R1, #12
;__Lib_MathDouble.c, 1364 :: 		
0x1CC2	0xEA415104  ORR	R1, R1, R4, LSL #20
;__Lib_MathDouble.c, 1365 :: 		
0x1CC6	0xEA410108  ORR	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1368 :: 		
0x1CCA	0xE006    B	__me_lab_end
;__Lib_MathDouble.c, 1371 :: 		
__me_ovfl:
0x1CCC	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 1372 :: 		
0x1CCE	0x21FF    MOVS	R1, #255
;__Lib_MathDouble.c, 1373 :: 		
0x1CD0	0x00C9    LSLS	R1, R1, #3
;__Lib_MathDouble.c, 1374 :: 		
0x1CD2	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 1375 :: 		
0x1CD4	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 1376 :: 		
0x1CD6	0xEA510108  ORRS	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1377 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 1378 :: 		
0x1CDA	0xE8BD41FC  POP	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1380 :: 		
L_end__Mul_DP:
0x1CDE	0xB001    ADD	SP, SP, #4
0x1CE0	0x4770    BX	LR
; end of __Mul_DP
_irthermo3_getObjectTemperature:
;__irthermo3_driver.c, 350 :: 		float irthermo3_getObjectTemperature(){
0x241C	0xB085    SUB	SP, SP, #20
0x241E	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 356 :: 		if(getMode() != _MODE_CONTINUOUS){
0x2422	0xF7FFFD03  BL	_getMode+0
0x2426	0x2803    CMP	R0, #3
0x2428	0xD001    BEQ	L_irthermo3_getObjectTemperature7
;__irthermo3_driver.c, 357 :: 		setSOCbit();
0x242A	0xF7FFFCA9  BL	_setSOCbit+0
;__irthermo3_driver.c, 358 :: 		}
L_irthermo3_getObjectTemperature7:
;__irthermo3_driver.c, 359 :: 		clearDataAvailable();
0x242E	0xF7FFFC77  BL	_clearDataAvailable+0
;__irthermo3_driver.c, 360 :: 		waitForNewData(750);
0x2432	0xF24020EE  MOVW	R0, #750
0x2436	0xF7FFFC85  BL	_waitForNewData+0
;__irthermo3_driver.c, 361 :: 		irthermo3_getAmbientTemperature();
0x243A	0xF000FADD  BL	_irthermo3_getAmbientTemperature+0
;__irthermo3_driver.c, 363 :: 		sixRAM = readEEPROM16(RAM_6);
0x243E	0xF2440005  MOVW	R0, #16389
0x2442	0xF7FEFF03  BL	_readEEPROM16+0
0x2446	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 364 :: 		nineRAM = readEEPROM16(RAM_9);
0x244A	0xF2440008  MOVW	R0, #16392
0x244E	0xF7FEFEFD  BL	_readEEPROM16+0
0x2452	0xF8AD000A  STRH	R0, [SP, #10]
;__irthermo3_driver.c, 365 :: 		cyclePosition = getCycle();
0x2456	0xF7FFFE1D  BL	_getCycle+0
; cyclePosition start address is: 4 (R1)
0x245A	0xB2C1    UXTB	R1, R0
;__irthermo3_driver.c, 366 :: 		if(cyclePosition == 1){
0x245C	0x2801    CMP	R0, #1
0x245E	0xD10C    BNE	L_irthermo3_getObjectTemperature8
; cyclePosition end address is: 4 (R1)
;__irthermo3_driver.c, 367 :: 		lowRAM = readEEPROM16(RAM_4);
0x2460	0xF2440003  MOVW	R0, #16387
0x2464	0xF7FEFEF2  BL	_readEEPROM16+0
0x2468	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 368 :: 		hiRam = readEEPROM16(RAM_5);
0x246C	0xF2440004  MOVW	R0, #16388
0x2470	0xF7FEFEEC  BL	_readEEPROM16+0
0x2474	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 369 :: 		}
0x2478	0xE01A    B	L_irthermo3_getObjectTemperature9
L_irthermo3_getObjectTemperature8:
;__irthermo3_driver.c, 370 :: 		else if(cyclePosition == 2){
; cyclePosition start address is: 4 (R1)
0x247A	0x2902    CMP	R1, #2
0x247C	0xD10C    BNE	L_irthermo3_getObjectTemperature10
; cyclePosition end address is: 4 (R1)
;__irthermo3_driver.c, 371 :: 		lowRAM = readEEPROM16(RAM_7);
0x247E	0xF2440006  MOVW	R0, #16390
0x2482	0xF7FEFEE3  BL	_readEEPROM16+0
0x2486	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 372 :: 		hiRam = readEEPROM16(RAM_8);
0x248A	0xF2440007  MOVW	R0, #16391
0x248E	0xF7FEFEDD  BL	_readEEPROM16+0
0x2492	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 373 :: 		}
0x2496	0xE00B    B	L_irthermo3_getObjectTemperature11
L_irthermo3_getObjectTemperature10:
;__irthermo3_driver.c, 375 :: 		lowRAM = readEEPROM16(RAM_4);
0x2498	0xF2440003  MOVW	R0, #16387
0x249C	0xF7FEFED6  BL	_readEEPROM16+0
0x24A0	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 376 :: 		hiRam = readEEPROM16(RAM_5);
0x24A4	0xF2440004  MOVW	R0, #16388
0x24A8	0xF7FEFED0  BL	_readEEPROM16+0
0x24AC	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 377 :: 		}
L_irthermo3_getObjectTemperature11:
L_irthermo3_getObjectTemperature9:
;__irthermo3_driver.c, 379 :: 		for (i = 0 ; i < 3 ; i++){
; i start address is: 40 (R10)
0x24B0	0xF2400A00  MOVW	R10, #0
; i end address is: 40 (R10)
0x24B4	0xFA5FF68A  UXTB	R6, R10
L_irthermo3_getObjectTemperature12:
; i start address is: 24 (R6)
0x24B8	0x2E03    CMP	R6, #3
0x24BA	0xF08080D1  BCS	L_irthermo3_getObjectTemperature13
;__irthermo3_driver.c, 380 :: 		VRta = nineRAM + Gb * (sixRAM / 12.0);
0x24BE	0xF9BD0008  LDRSH	R0, [SP, #8]
0x24C2	0xEE010A10  VMOV	S2, R0
0x24C6	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x24CA	0xEEB20A08  VMOV.F32	S0, #12
0x24CE	0xEEC10A00  VDIV.F32	S1, S2, S0
0x24D2	0x4867    LDR	R0, [PC, #412]
0x24D4	0xED100A00  VLDR.32	S0, [R0, #0]
0x24D8	0xEE600A20  VMUL.F32	S1, S0, S1
0x24DC	0xF9BD000A  LDRSH	R0, [SP, #10]
0x24E0	0xEE000A10  VMOV	S0, R0
0x24E4	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x24E8	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 381 :: 		AMB = (sixRAM / 12.0) / VRta * pow(2, 19);
0x24EC	0xEEB20A08  VMOV.F32	S0, #12
0x24F0	0xEE810A00  VDIV.F32	S0, S2, S0
0x24F4	0xEE800A20  VDIV.F32	S0, S0, S1
0x24F8	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x24FC	0xEEF30A03  VMOV.F32	S1, #19
0x2500	0xEEB00A00  VMOV.F32	S0, #2
0x2504	0xF7FFFD08  BL	_pow+0
0x2508	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x250C	0xEE600A80  VMUL.F32	S1, S1, S0
; AMB start address is: 28 (S7)
0x2510	0xEEF03A60  VMOV.F32	S7, S1
;__irthermo3_driver.c, 382 :: 		sensorTemp = P_O + (AMB - P_R) / P_G + P_T * pow((AMB - P_R), 2);
0x2514	0x4857    LDR	R0, [PC, #348]
0x2516	0xED100A00  VLDR.32	S0, [R0, #0]
0x251A	0xEE300AC0  VSUB.F32	S0, S1, S0
0x251E	0xEEF00A00  VMOV.F32	S1, #2
0x2522	0xF7FFFCF9  BL	_pow+0
;__irthermo3_driver.c, 385 :: 		S = (float)(lowRAM + hiRAM) / 2.0;
0x2526	0xF9BD1006  LDRSH	R1, [SP, #6]
0x252A	0xF9BD0004  LDRSH	R0, [SP, #4]
0x252E	0x1840    ADDS	R0, R0, R1
0x2530	0xB200    SXTH	R0, R0
0x2532	0xEE000A90  VMOV	S1, R0
0x2536	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x253A	0xEEB00A00  VMOV.F32	S0, #2
0x253E	0xEE801A80  VDIV.F32	S2, S1, S0
;__irthermo3_driver.c, 386 :: 		VRto = nineRAM + Ka * (sixRAM / 12.0);
0x2542	0xF9BD0008  LDRSH	R0, [SP, #8]
0x2546	0xEE000A90  VMOV	S1, R0
0x254A	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x254E	0xEEB20A08  VMOV.F32	S0, #12
0x2552	0xEEC00A80  VDIV.F32	S1, S1, S0
0x2556	0x4848    LDR	R0, [PC, #288]
0x2558	0xED100A00  VLDR.32	S0, [R0, #0]
0x255C	0xEE600A20  VMUL.F32	S1, S0, S1
0x2560	0xF9BD000A  LDRSH	R0, [SP, #10]
0x2564	0xEE000A10  VMOV	S0, R0
0x2568	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x256C	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 387 :: 		Sto = (S / 12.0) / VRto * (double)pow(2, 19);
0x2570	0xEEB20A08  VMOV.F32	S0, #12
0x2574	0xEE810A00  VDIV.F32	S0, S2, S0
0x2578	0xEE800A20  VDIV.F32	S0, S0, S1
0x257C	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x2580	0xEEF30A03  VMOV.F32	S1, #19
0x2584	0xEEB00A00  VMOV.F32	S0, #2
0x2588	0xF7FFFCC6  BL	_pow+0
0x258C	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x2590	0xEE203A80  VMUL.F32	S6, S1, S0
;__irthermo3_driver.c, 389 :: 		TAdut = (AMB - Eb) / Ea + 25.0;
0x2594	0x4839    LDR	R0, [PC, #228]
0x2596	0xED100A00  VLDR.32	S0, [R0, #0]
0x259A	0xEE730AC0  VSUB.F32	S1, S7, S0
; AMB end address is: 28 (S7)
0x259E	0x4838    LDR	R0, [PC, #224]
0x25A0	0xED100A00  VLDR.32	S0, [R0, #0]
0x25A4	0xEEC00A80  VDIV.F32	S1, S1, S0
0x25A8	0xEEB30A09  VMOV.F32	S0, #25
0x25AC	0xEE702A80  VADD.F32	S5, S1, S0
;__irthermo3_driver.c, 391 :: 		TAdutK = TAdut + 273.15;
0x25B0	0x4834    LDR	R0, [PC, #208]
0x25B2	0xEE000A10  VMOV	S0, R0
0x25B6	0xEE322A80  VADD.F32	S4, S5, S0
;__irthermo3_driver.c, 393 :: 		objectTemp = Sto / (EmissivityFactor * Fa * Ha * (1 + Ga * (TOdut - TO0) + Fb * (TAdut - TA0))) + pow(TAdutK, 4);
0x25BA	0x4833    LDR	R0, [PC, #204]
0x25BC	0xED500A00  VLDR.32	S1, [R0, #0]
0x25C0	0x4832    LDR	R0, [PC, #200]
0x25C2	0xED100A00  VLDR.32	S0, [R0, #0]
0x25C6	0xEE600A20  VMUL.F32	S1, S0, S1
0x25CA	0x4831    LDR	R0, [PC, #196]
0x25CC	0xED100A00  VLDR.32	S0, [R0, #0]
0x25D0	0xEE601A80  VMUL.F32	S3, S1, S0
0x25D4	0x482F    LDR	R0, [PC, #188]
0x25D6	0xED500A00  VLDR.32	S1, [R0, #0]
0x25DA	0x482F    LDR	R0, [PC, #188]
0x25DC	0xED100A00  VLDR.32	S0, [R0, #0]
0x25E0	0xEE700A60  VSUB.F32	S1, S0, S1
0x25E4	0x482D    LDR	R0, [PC, #180]
0x25E6	0xED100A00  VLDR.32	S0, [R0, #0]
0x25EA	0xEE600A20  VMUL.F32	S1, S0, S1
0x25EE	0xEEB70A00  VMOV.F32	S0, #1
0x25F2	0xEE301A20  VADD.F32	S2, S0, S1
0x25F6	0x482A    LDR	R0, [PC, #168]
0x25F8	0xED100A00  VLDR.32	S0, [R0, #0]
0x25FC	0xEE720AC0  VSUB.F32	S1, S5, S0
0x2600	0x4828    LDR	R0, [PC, #160]
0x2602	0xED100A00  VLDR.32	S0, [R0, #0]
0x2606	0xEE200A20  VMUL.F32	S0, S0, S1
0x260A	0xEE310A00  VADD.F32	S0, S2, S0
0x260E	0xEE210A80  VMUL.F32	S0, S3, S0
0x2612	0xEE830A00  VDIV.F32	S0, S6, S0
0x2616	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x261A	0xEEF10A00  VMOV.F32	S1, #4
0x261E	0xEEB00A42  VMOV.F32	S0, S4
0x2622	0xF7FFFC79  BL	_pow+0
0x2626	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x262A	0xEE300A80  VADD.F32	S0, S1, S0
;__irthermo3_driver.c, 395 :: 		objectTemp = pow(objectTemp, 0.25); //4th root
0x262E	0xEEF50A00  VMOV.F32	S1, #0.25
0x2632	0xEEB00A40  VMOV.F32	S0, S0
0x2636	0xF7FFFC6F  BL	_pow+0
;__irthermo3_driver.c, 396 :: 		objectTemp = objectTemp - 273.15 - Hb;
0x263A	0x4812    LDR	R0, [PC, #72]
0x263C	0xEE000A90  VMOV	S1, R0
0x2640	0xEE700A60  VSUB.F32	S1, S0, S1
0x2644	0x4818    LDR	R0, [PC, #96]
0x2646	0xED100A00  VLDR.32	S0, [R0, #0]
0x264A	0xEE300AC0  VSUB.F32	S0, S1, S0
;__irthermo3_driver.c, 398 :: 		TO0 = objectTemp;
0x264E	0x4811    LDR	R0, [PC, #68]
0x2650	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 379 :: 		for (i = 0 ; i < 3 ; i++){
0x2654	0x1C70    ADDS	R0, R6, #1
; i end address is: 24 (R6)
; i start address is: 40 (R10)
0x2656	0xFA5FFA80  UXTB	R10, R0
;__irthermo3_driver.c, 399 :: 		}
0x265A	0xFA5FF68A  UXTB	R6, R10
; i end address is: 40 (R10)
0x265E	0xE72B    B	L_irthermo3_getObjectTemperature12
L_irthermo3_getObjectTemperature13:
;__irthermo3_driver.c, 401 :: 		return (TO0);
0x2660	0x480C    LDR	R0, [PC, #48]
0x2662	0xED100A00  VLDR.32	S0, [R0, #0]
;__irthermo3_driver.c, 403 :: 		}
L_end_irthermo3_getObjectTemperature:
0x2666	0xF8DDE000  LDR	LR, [SP, #0]
0x266A	0xB005    ADD	SP, SP, #20
0x266C	0x4770    BX	LR
0x266E	0xBF00    NOP
0x2670	0x00602000  	_Gb+0
0x2674	0x003C2000  	_P_R+0
0x2678	0x00642000  	_Ka+0
0x267C	0x00502000  	_Eb+0
0x2680	0x004C2000  	_Ea+0
0x2684	0x93334388  	#1133024051
0x2688	0x00542000  	_Fa+0
0x268C	0x00002000  	_EmissivityFactor+0
0x2690	0x00682000  	_Ha+0
0x2694	0x00082000  	_TO0+0
0x2698	0x00042000  	_TOdut+0
0x269C	0x005C2000  	_Ga+0
0x26A0	0x000C2000  	_TA0+0
0x26A4	0x00582000  	_Fb+0
0x26A8	0x006C2000  	_Hb+0
; end of _irthermo3_getObjectTemperature
_getCycle:
;__irthermo3_driver.c, 132 :: 		uint8_t getCycle(){
0x2094	0xB081    SUB	SP, SP, #4
0x2096	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 133 :: 		uint8_t retValue = (getStatus() & 0x007C) >> 2;
0x209A	0xF7FFFB2B  BL	_getStatus+0
0x209E	0xF000007C  AND	R0, R0, #124
0x20A2	0xB280    UXTH	R0, R0
0x20A4	0x0880    LSRS	R0, R0, #2
;__irthermo3_driver.c, 134 :: 		return retValue;
0x20A6	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 135 :: 		}
L_end_getCycle:
0x20A8	0xF8DDE000  LDR	LR, [SP, #0]
0x20AC	0xB001    ADD	SP, SP, #4
0x20AE	0x4770    BX	LR
; end of _getCycle
__Lib_System_MSP432P_InitialSetUpRCCRCC2:
;__Lib_System_MSP432P.c, 344 :: 		
0x2D34	0xB083    SUB	SP, SP, #12
0x2D36	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_MSP432P.c, 348 :: 		
; ulCSCTL0 start address is: 12 (R3)
0x2D3A	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_MSP432P.c, 349 :: 		
; ulCSCTL1 start address is: 16 (R4)
0x2D3C	0x4C37    LDR	R4, [PC, #220]
;__Lib_System_MSP432P.c, 350 :: 		
; ulCSCTL2 start address is: 20 (R5)
0x2D3E	0x4D38    LDR	R5, [PC, #224]
;__Lib_System_MSP432P.c, 351 :: 		
; ulWDTCTL start address is: 24 (R6)
0x2D40	0x4E38    LDR	R6, [PC, #224]
;__Lib_System_MSP432P.c, 352 :: 		
; ulFLCTL_BANK0_RDCTL start address is: 28 (R7)
0x2D42	0x4F39    LDR	R7, [PC, #228]
;__Lib_System_MSP432P.c, 354 :: 		
; Fosc_kHz start address is: 0 (R0)
0x2D44	0x4839    LDR	R0, [PC, #228]
; Fosc_kHz end address is: 0 (R0)
;__Lib_System_MSP432P.c, 356 :: 		
0x2D46	0xF6452180  MOVW	R1, #23168
0x2D4A	0x4839    LDR	R0, [PC, #228]
0x2D4C	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 359 :: 		
0x2D4E	0xF0040007  AND	R0, R4, #7
0x2D52	0x2805    CMP	R0, #5
0x2D54	0xD004    BEQ	L___Lib_System_MSP432P_InitialSetUpRCCRCC269
0x2D56	0xF0040070  AND	R0, R4, #112
0x2D5A	0x2850    CMP	R0, #80
0x2D5C	0xD000    BEQ	L___Lib_System_MSP432P_InitialSetUpRCCRCC268
0x2D5E	0xE00B    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC230
L___Lib_System_MSP432P_InitialSetUpRCCRCC269:
L___Lib_System_MSP432P_InitialSetUpRCCRCC268:
;__Lib_System_MSP432P.c, 360 :: 		
0x2D60	0x2201    MOVS	R2, #1
0x2D62	0xB252    SXTB	R2, R2
0x2D64	0x4833    LDR	R0, [PC, #204]
0x2D66	0x8002    STRH	R2, [R0, #0]
;__Lib_System_MSP432P.c, 361 :: 		
0x2D68	0x2100    MOVS	R1, #0
0x2D6A	0xB249    SXTB	R1, R1
0x2D6C	0x4832    LDR	R0, [PC, #200]
0x2D6E	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 362 :: 		
0x2D70	0x4832    LDR	R0, [PC, #200]
0x2D72	0x8002    STRH	R2, [R0, #0]
;__Lib_System_MSP432P.c, 363 :: 		
0x2D74	0x4832    LDR	R0, [PC, #200]
0x2D76	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 364 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC230:
;__Lib_System_MSP432P.c, 366 :: 		
0x2D78	0x2180    MOVS	R1, #128
0x2D7A	0x4832    LDR	R0, [PC, #200]
0x2D7C	0x6001    STR	R1, [R0, #0]
; ulCSCTL0 end address is: 12 (R3)
; ulCSCTL1 end address is: 16 (R4)
; ulCSCTL2 end address is: 20 (R5)
; ulWDTCTL end address is: 24 (R6)
; ulFLCTL_BANK0_RDCTL end address is: 28 (R7)
0x2D7E	0x9501    STR	R5, [SP, #4]
0x2D80	0x9602    STR	R6, [SP, #8]
0x2D82	0x461E    MOV	R6, R3
0x2D84	0x4625    MOV	R5, R4
0x2D86	0x463A    MOV	R2, R7
0x2D88	0x9B02    LDR	R3, [SP, #8]
0x2D8A	0x9C01    LDR	R4, [SP, #4]
;__Lib_System_MSP432P.c, 369 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC231:
; ulFLCTL_BANK0_RDCTL start address is: 8 (R2)
; ulWDTCTL start address is: 12 (R3)
; ulCSCTL2 start address is: 16 (R4)
; ulCSCTL1 start address is: 20 (R5)
; ulCSCTL0 start address is: 24 (R6)
0x2D8C	0x482E    LDR	R0, [PC, #184]
0x2D8E	0x6800    LDR	R0, [R0, #0]
0x2D90	0xF4007080  AND	R0, R0, #256
0x2D94	0xB100    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC232
0x2D96	0xE7F9    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC231
L___Lib_System_MSP432P_InitialSetUpRCCRCC232:
;__Lib_System_MSP432P.c, 370 :: 		
0x2D98	0x492C    LDR	R1, [PC, #176]
0x2D9A	0x482D    LDR	R0, [PC, #180]
0x2D9C	0x6001    STR	R1, [R0, #0]
; ulFLCTL_BANK0_RDCTL end address is: 8 (R2)
; ulWDTCTL end address is: 12 (R3)
; ulCSCTL1 end address is: 20 (R5)
; ulCSCTL0 end address is: 24 (R6)
; ulCSCTL2 end address is: 16 (R4)
0x2D9E	0x9501    STR	R5, [SP, #4]
0x2DA0	0x4611    MOV	R1, R2
0x2DA2	0x4632    MOV	R2, R6
0x2DA4	0x461D    MOV	R5, R3
0x2DA6	0x9B01    LDR	R3, [SP, #4]
;__Lib_System_MSP432P.c, 371 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC233:
; ulCSCTL0 start address is: 8 (R2)
; ulCSCTL1 start address is: 12 (R3)
; ulCSCTL2 start address is: 16 (R4)
; ulWDTCTL start address is: 20 (R5)
; ulFLCTL_BANK0_RDCTL start address is: 4 (R1)
0x2DA8	0x4827    LDR	R0, [PC, #156]
0x2DAA	0x6800    LDR	R0, [R0, #0]
0x2DAC	0xF4007080  AND	R0, R0, #256
0x2DB0	0xB100    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC234
0x2DB2	0xE7F9    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC233
L___Lib_System_MSP432P_InitialSetUpRCCRCC234:
;__Lib_System_MSP432P.c, 373 :: 		
0x2DB4	0x4827    LDR	R0, [PC, #156]
0x2DB6	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 374 :: 		
0x2DB8	0x4827    LDR	R0, [PC, #156]
0x2DBA	0x6001    STR	R1, [R0, #0]
; ulFLCTL_BANK0_RDCTL end address is: 4 (R1)
;__Lib_System_MSP432P.c, 376 :: 		
0x2DBC	0x4927    LDR	R1, [PC, #156]
0x2DBE	0x4828    LDR	R0, [PC, #160]
0x2DC0	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 377 :: 		
0x2DC2	0x4828    LDR	R0, [PC, #160]
0x2DC4	0x6002    STR	R2, [R0, #0]
; ulCSCTL0 end address is: 8 (R2)
;__Lib_System_MSP432P.c, 378 :: 		
0x2DC6	0x4828    LDR	R0, [PC, #160]
0x2DC8	0x6003    STR	R3, [R0, #0]
; ulCSCTL1 end address is: 12 (R3)
;__Lib_System_MSP432P.c, 381 :: 		
0x2DCA	0x0D20    LSRS	R0, R4, #20
0x2DCC	0xF0000007  AND	R0, R0, #7
0x2DD0	0xB928    CBNZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC235
;__Lib_System_MSP432P.c, 382 :: 		
0x2DD2	0xF0440103  ORR	R1, R4, #3
; ulCSCTL2 end address is: 16 (R4)
0x2DD6	0x4825    LDR	R0, [PC, #148]
0x2DD8	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 383 :: 		
0x2DDA	0x462A    MOV	R2, R5
0x2DDC	0xE010    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC236
L___Lib_System_MSP432P_InitialSetUpRCCRCC235:
;__Lib_System_MSP432P.c, 384 :: 		
; ulCSCTL2 start address is: 16 (R4)
0x2DDE	0xF4443080  ORR	R0, R4, #65536
; ulCSCTL2 end address is: 16 (R4)
0x2DE2	0xF0400103  ORR	R1, R0, #3
0x2DE6	0x4821    LDR	R0, [PC, #132]
0x2DE8	0x6001    STR	R1, [R0, #0]
; ulWDTCTL end address is: 20 (R5)
0x2DEA	0x462A    MOV	R2, R5
;__Lib_System_MSP432P.c, 386 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC237:
; ulWDTCTL start address is: 8 (R2)
0x2DEC	0x4820    LDR	R0, [PC, #128]
0x2DEE	0x6800    LDR	R0, [R0, #0]
0x2DF0	0xB130    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC238
;__Lib_System_MSP432P.c, 387 :: 		
0x2DF2	0xF7FFFED5  BL	_Delay_1us+0
;__Lib_System_MSP432P.c, 388 :: 		
0x2DF6	0x2101    MOVS	R1, #1
0x2DF8	0xB249    SXTB	R1, R1
0x2DFA	0x481E    LDR	R0, [PC, #120]
0x2DFC	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 389 :: 		
0x2DFE	0xE7F5    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC237
L___Lib_System_MSP432P_InitialSetUpRCCRCC238:
;__Lib_System_MSP432P.c, 390 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC236:
; ulWDTCTL end address is: 8 (R2)
;__Lib_System_MSP432P.c, 393 :: 		
; ulWDTCTL start address is: 8 (R2)
0x2E00	0x2100    MOVS	R1, #0
0x2E02	0x4817    LDR	R0, [PC, #92]
0x2E04	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 396 :: 		
0x2E06	0xF44241B4  ORR	R1, R2, #23040
; ulWDTCTL end address is: 8 (R2)
0x2E0A	0x4809    LDR	R0, [PC, #36]
0x2E0C	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 397 :: 		
L_end_InitialSetUpRCCRCC2:
0x2E0E	0xF8DDE000  LDR	LR, [SP, #0]
0x2E12	0xB003    ADD	SP, SP, #12
0x2E14	0x4770    BX	LR
0x2E16	0xBF00    NOP
0x2E18	0x00000005  	#327680
0x2E1C	0x00330000  	#51
0x2E20	0x00030001  	#65539
0x2E24	0x00840000  	#132
0x2E28	0x10000000  	#4096
0x2E2C	0xBB800000  	#48000
0x2E30	0x480C4000  	WDT_A_WDTCTL+0
0x2E34	0xA54C4209  	DIO_PJSEL0+0
0x2E38	0xA58C4209  	DIO_PJSEL1+0
0x2E3C	0xA5484209  	DIO_PJSEL0+0
0x2E40	0xA5884209  	DIO_PJSEL1+0
0x2E44	0x3014E004  	SYSCTL_SYS_SRAM_BANKEN+0
0x2E48	0x00044001  	PCM_PCMCTL1+0
0x2E4C	0x0001695A  	#1767505921
0x2E50	0x00004001  	PCM_PCMCTL0+0
0x2E54	0x10104001  	FLCTL_FLCTL_BANK0_RDCTL+0
0x2E58	0x10144001  	FLCTL_FLCTL_BANK1_RDCTL+0
0x2E5C	0x695A0000  	#26970
0x2E60	0x04004001  	CS_CSKEY+0
0x2E64	0x04044001  	CS_CSCTL0+0
0x2E68	0x04084001  	CS_CSCTL1+0
0x2E6C	0x040C4001  	CS_CSCTL2+0
0x2E70	0x89044220  	CS_CSIFGbits+0
0x2E74	0x8A044220  	CS_CSCLRIFGbits+0
; end of __Lib_System_MSP432P_InitialSetUpRCCRCC2
_Delay_1us:
;__Lib_Delays_MSP432.c, 13 :: 		void Delay_1us() {
;__Lib_Delays_MSP432.c, 14 :: 		Delay_us(1);
0x2BA0	0xF2400709  MOVW	R7, #9
0x2BA4	0xF2C00700  MOVT	R7, #0
0x2BA8	0xBF00    NOP
0x2BAA	0xBF00    NOP
L_Delay_1us0:
0x2BAC	0x1E7F    SUBS	R7, R7, #1
0x2BAE	0xD1FD    BNE	L_Delay_1us0
0x2BB0	0xBF00    NOP
0x2BB2	0xBF00    NOP
0x2BB4	0xBF00    NOP
;__Lib_Delays_MSP432.c, 15 :: 		}
L_end_Delay_1us:
0x2BB6	0x4770    BX	LR
; end of _Delay_1us
__Lib_System_MSP432P_InitialSetUpFosc:
;__Lib_System_MSP432P.c, 335 :: 		
0x2D20	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 336 :: 		
0x2D22	0x4902    LDR	R1, [PC, #8]
0x2D24	0x4802    LDR	R0, [PC, #8]
0x2D26	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 337 :: 		
L_end_InitialSetUpFosc:
0x2D28	0xB001    ADD	SP, SP, #4
0x2D2A	0x4770    BX	LR
0x2D2C	0xBB800000  	#48000
0x2D30	0x00902000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_MSP432P_InitialSetUpFosc
___GenExcept:
;__Lib_System_MSP432P.c, 303 :: 		
0x2CEC	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 304 :: 		
L___GenExcept24:
;__Lib_System_MSP432P.c, 305 :: 		
0x2CEE	0xE7FE    B	L___GenExcept24
;__Lib_System_MSP432P.c, 306 :: 		
L_end___GenExcept:
0x2CF0	0xB001    ADD	SP, SP, #4
0x2CF2	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_MSP432P.c, 107 :: 		
0x2CF4	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 110 :: 		
0x2CF6	0xF64E5088  MOVW	R0, #60808
;__Lib_System_MSP432P.c, 111 :: 		
0x2CFA	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_MSP432P.c, 113 :: 		
0x2CFE	0x6801    LDR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 115 :: 		
0x2D00	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_MSP432P.c, 117 :: 		
0x2D04	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 119 :: 		
0x2D06	0xBF00    NOP
;__Lib_System_MSP432P.c, 120 :: 		
0x2D08	0xBF00    NOP
;__Lib_System_MSP432P.c, 121 :: 		
0x2D0A	0xBF00    NOP
;__Lib_System_MSP432P.c, 122 :: 		
0x2D0C	0xBF00    NOP
;__Lib_System_MSP432P.c, 124 :: 		
0x2D0E	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_MSP432P.c, 125 :: 		
0x2D12	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_MSP432P.c, 126 :: 		
0x2D16	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_MSP432P.c, 127 :: 		
L_end___EnableFPU:
0x2D1A	0xB001    ADD	SP, SP, #4
0x2D1C	0x4770    BX	LR
; end of ___EnableFPU
0x33B0	0xB500    PUSH	(R14)
0x33B2	0xF8DFB024  LDR	R11, [PC, #36]
0x33B6	0xF8DFA024  LDR	R10, [PC, #36]
0x33BA	0xF8DFC024  LDR	R12, [PC, #36]
0x33BE	0xF7FFFBC5  BL	11084
0x33C2	0xF8DFB020  LDR	R11, [PC, #32]
0x33C6	0xF8DFA020  LDR	R10, [PC, #32]
0x33CA	0xF8DFC020  LDR	R12, [PC, #32]
0x33CE	0xF7FFFBBD  BL	11084
0x33D2	0xBD00    POP	(R15)
0x33D4	0x4770    BX	LR
0x33D6	0xBF00    NOP
0x33D8	0x00002000  	#536870912
0x33DC	0x001B2000  	#536870939
0x33E0	0x337C0000  	#13180
0x33E4	0x001C2000  	#536870940
0x33E8	0x00342000  	#536870964
0x33EC	0x33980000  	#13208
0x344C	0xB500    PUSH	(R14)
0x344E	0xF8DFB010  LDR	R11, [PC, #16]
0x3452	0xF8DFA010  LDR	R10, [PC, #16]
0x3456	0xF7FFFBAF  BL	11192
0x345A	0xBD00    POP	(R15)
0x345C	0x4770    BX	LR
0x345E	0xBF00    NOP
0x3460	0x00002000  	#536870912
0x3464	0x00AC2000  	#536871084
;clicker_2_MSP432.c,15 :: __MIKROBUS1_I2C [8]
0x2BF4	0x000009C5 ;__MIKROBUS1_I2C+0
0x2BF8	0x00000AD1 ;__MIKROBUS1_I2C+4
; end of __MIKROBUS1_I2C
;Click_IrThermo_3_MSP.c,3 :: __IRTHERMO3_I2C_CFG [4]
0x2BFC	0x000186A0 ;__IRTHERMO3_I2C_CFG+0
; end of __IRTHERMO3_I2C_CFG
;__Lib_GPIO_MSP_Defs.c,134 :: __GPIO_MODULE_UARTA1_A1011 [220]
0x2E9C	0x40004C00 ;__GPIO_MODULE_UARTA1_A1011+0
0x2EA0	0x05050400 ;__GPIO_MODULE_UARTA1_A1011+4
0x2EA4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+8
0x2EA8	0x40004C00 ;__GPIO_MODULE_UARTA1_A1011+12
0x2EAC	0x05050800 ;__GPIO_MODULE_UARTA1_A1011+16
0x2EB0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+20
0x2EB4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+24
0x2EB8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+28
0x2EBC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+32
0x2EC0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+36
0x2EC4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+40
0x2EC8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+44
0x2ECC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+48
0x2ED0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+52
0x2ED4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+56
0x2ED8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+60
0x2EDC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+64
0x2EE0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+68
0x2EE4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+72
0x2EE8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+76
0x2EEC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+80
0x2EF0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+84
0x2EF4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+88
0x2EF8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+92
0x2EFC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+96
0x2F00	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+100
0x2F04	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+104
0x2F08	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+108
0x2F0C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+112
0x2F10	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+116
0x2F14	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+120
0x2F18	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+124
0x2F1C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+128
0x2F20	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+132
0x2F24	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+136
0x2F28	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+140
0x2F2C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+144
0x2F30	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+148
0x2F34	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+152
0x2F38	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+156
0x2F3C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+160
0x2F40	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+164
0x2F44	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+168
0x2F48	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+172
0x2F4C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+176
0x2F50	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+180
0x2F54	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+184
0x2F58	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+188
0x2F5C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+192
0x2F60	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+196
0x2F64	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+200
0x2F68	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+204
0x2F6C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+208
0x2F70	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+212
0x2F74	0x00000002 ;__GPIO_MODULE_UARTA1_A1011+216
; end of __GPIO_MODULE_UARTA1_A1011
;__Lib_GPIO_MSP_Defs.c,135 :: __GPIO_MODULE_UARTA2_B23 [220]
0x2F78	0x40004C20 ;__GPIO_MODULE_UARTA2_B23+0
0x2F7C	0x05050004 ;__GPIO_MODULE_UARTA2_B23+4
0x2F80	0x00000000 ;__GPIO_MODULE_UARTA2_B23+8
0x2F84	0x40004C20 ;__GPIO_MODULE_UARTA2_B23+12
0x2F88	0x05050008 ;__GPIO_MODULE_UARTA2_B23+16
0x2F8C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+20
0x2F90	0x00000000 ;__GPIO_MODULE_UARTA2_B23+24
0x2F94	0x00000000 ;__GPIO_MODULE_UARTA2_B23+28
0x2F98	0x00000000 ;__GPIO_MODULE_UARTA2_B23+32
0x2F9C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+36
0x2FA0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+40
0x2FA4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+44
0x2FA8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+48
0x2FAC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+52
0x2FB0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+56
0x2FB4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+60
0x2FB8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+64
0x2FBC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+68
0x2FC0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+72
0x2FC4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+76
0x2FC8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+80
0x2FCC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+84
0x2FD0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+88
0x2FD4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+92
0x2FD8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+96
0x2FDC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+100
0x2FE0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+104
0x2FE4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+108
0x2FE8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+112
0x2FEC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+116
0x2FF0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+120
0x2FF4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+124
0x2FF8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+128
0x2FFC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+132
0x3000	0x00000000 ;__GPIO_MODULE_UARTA2_B23+136
0x3004	0x00000000 ;__GPIO_MODULE_UARTA2_B23+140
0x3008	0x00000000 ;__GPIO_MODULE_UARTA2_B23+144
0x300C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+148
0x3010	0x00000000 ;__GPIO_MODULE_UARTA2_B23+152
0x3014	0x00000000 ;__GPIO_MODULE_UARTA2_B23+156
0x3018	0x00000000 ;__GPIO_MODULE_UARTA2_B23+160
0x301C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+164
0x3020	0x00000000 ;__GPIO_MODULE_UARTA2_B23+168
0x3024	0x00000000 ;__GPIO_MODULE_UARTA2_B23+172
0x3028	0x00000000 ;__GPIO_MODULE_UARTA2_B23+176
0x302C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+180
0x3030	0x00000000 ;__GPIO_MODULE_UARTA2_B23+184
0x3034	0x00000000 ;__GPIO_MODULE_UARTA2_B23+188
0x3038	0x00000000 ;__GPIO_MODULE_UARTA2_B23+192
0x303C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+196
0x3040	0x00000000 ;__GPIO_MODULE_UARTA2_B23+200
0x3044	0x00000000 ;__GPIO_MODULE_UARTA2_B23+204
0x3048	0x00000000 ;__GPIO_MODULE_UARTA2_B23+208
0x304C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+212
0x3050	0x00000002 ;__GPIO_MODULE_UARTA2_B23+216
; end of __GPIO_MODULE_UARTA2_B23
;__Lib_GPIO_MSP_Defs.c,133 :: __GPIO_MODULE_UARTA0_A23 [220]
0x3054	0x40004C00 ;__GPIO_MODULE_UARTA0_A23+0
0x3058	0x05050004 ;__GPIO_MODULE_UARTA0_A23+4
0x305C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+8
0x3060	0x40004C00 ;__GPIO_MODULE_UARTA0_A23+12
0x3064	0x05050008 ;__GPIO_MODULE_UARTA0_A23+16
0x3068	0x00000000 ;__GPIO_MODULE_UARTA0_A23+20
0x306C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+24
0x3070	0x00000000 ;__GPIO_MODULE_UARTA0_A23+28
0x3074	0x00000000 ;__GPIO_MODULE_UARTA0_A23+32
0x3078	0x00000000 ;__GPIO_MODULE_UARTA0_A23+36
0x307C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+40
0x3080	0x00000000 ;__GPIO_MODULE_UARTA0_A23+44
0x3084	0x00000000 ;__GPIO_MODULE_UARTA0_A23+48
0x3088	0x00000000 ;__GPIO_MODULE_UARTA0_A23+52
0x308C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+56
0x3090	0x00000000 ;__GPIO_MODULE_UARTA0_A23+60
0x3094	0x00000000 ;__GPIO_MODULE_UARTA0_A23+64
0x3098	0x00000000 ;__GPIO_MODULE_UARTA0_A23+68
0x309C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+72
0x30A0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+76
0x30A4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+80
0x30A8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+84
0x30AC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+88
0x30B0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+92
0x30B4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+96
0x30B8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+100
0x30BC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+104
0x30C0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+108
0x30C4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+112
0x30C8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+116
0x30CC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+120
0x30D0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+124
0x30D4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+128
0x30D8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+132
0x30DC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+136
0x30E0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+140
0x30E4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+144
0x30E8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+148
0x30EC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+152
0x30F0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+156
0x30F4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+160
0x30F8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+164
0x30FC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+168
0x3100	0x00000000 ;__GPIO_MODULE_UARTA0_A23+172
0x3104	0x00000000 ;__GPIO_MODULE_UARTA0_A23+176
0x3108	0x00000000 ;__GPIO_MODULE_UARTA0_A23+180
0x310C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+184
0x3110	0x00000000 ;__GPIO_MODULE_UARTA0_A23+188
0x3114	0x00000000 ;__GPIO_MODULE_UARTA0_A23+192
0x3118	0x00000000 ;__GPIO_MODULE_UARTA0_A23+196
0x311C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+200
0x3120	0x00000000 ;__GPIO_MODULE_UARTA0_A23+204
0x3124	0x00000000 ;__GPIO_MODULE_UARTA0_A23+208
0x3128	0x00000000 ;__GPIO_MODULE_UARTA0_A23+212
0x312C	0x00000002 ;__GPIO_MODULE_UARTA0_A23+216
; end of __GPIO_MODULE_UARTA0_A23
;__Lib_GPIO_MSP_Defs.c,193 :: __GPIO_MODULE_I2CB1_C1213 [220]
0x3130	0x40004C40 ;__GPIO_MODULE_I2CB1_C1213+0
0x3134	0x05001000 ;__GPIO_MODULE_I2CB1_C1213+4
0x3138	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+8
0x313C	0x40004C40 ;__GPIO_MODULE_I2CB1_C1213+12
0x3140	0x05002000 ;__GPIO_MODULE_I2CB1_C1213+16
0x3144	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+20
0x3148	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+24
0x314C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+28
0x3150	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+32
0x3154	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+36
0x3158	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+40
0x315C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+44
0x3160	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+48
0x3164	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+52
0x3168	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+56
0x316C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+60
0x3170	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+64
0x3174	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+68
0x3178	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+72
0x317C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+76
0x3180	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+80
0x3184	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+84
0x3188	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+88
0x318C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+92
0x3190	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+96
0x3194	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+100
0x3198	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+104
0x319C	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+108
0x31A0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+112
0x31A4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+116
0x31A8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+120
0x31AC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+124
0x31B0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+128
0x31B4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+132
0x31B8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+136
0x31BC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+140
0x31C0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+144
0x31C4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+148
0x31C8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+152
0x31CC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+156
0x31D0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+160
0x31D4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+164
0x31D8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+168
0x31DC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+172
0x31E0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+176
0x31E4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+180
0x31E8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+184
0x31EC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+188
0x31F0	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+192
0x31F4	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+196
0x31F8	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+200
0x31FC	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+204
0x3200	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+208
0x3204	0x00000000 ;__GPIO_MODULE_I2CB1_C1213+212
0x3208	0x00000002 ;__GPIO_MODULE_I2CB1_C1213+216
; end of __GPIO_MODULE_I2CB1_C1213
;clicker_2_MSP432.c,47 :: __MIKROBUS1_GPIO [96]
0x320C	0x0000025D ;__MIKROBUS1_GPIO+0
0x3210	0x00000251 ;__MIKROBUS1_GPIO+4
0x3214	0x00000245 ;__MIKROBUS1_GPIO+8
0x3218	0x00000269 ;__MIKROBUS1_GPIO+12
0x321C	0x0000028D ;__MIKROBUS1_GPIO+16
0x3220	0x00000281 ;__MIKROBUS1_GPIO+20
0x3224	0x00000275 ;__MIKROBUS1_GPIO+24
0x3228	0x00000209 ;__MIKROBUS1_GPIO+28
0x322C	0x000001FD ;__MIKROBUS1_GPIO+32
0x3230	0x000001F1 ;__MIKROBUS1_GPIO+36
0x3234	0x00000215 ;__MIKROBUS1_GPIO+40
0x3238	0x00000239 ;__MIKROBUS1_GPIO+44
0x323C	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x3240	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x3244	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x3248	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x324C	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x3250	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x3254	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x3258	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x325C	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x3260	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x3264	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x3268	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__Lib_UART_MSP.c,49 :: __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE [72]
0x326C	0x02110000 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+0
0x3270	0x034302CB ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+4
0x3274	0x04E403E9 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+8
0x3278	0x06860596 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+12
0x327C	0x08B00863 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+16
0x3280	0x0BB809C7 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+20
0x3284	0x0DF70D07 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+24
0x3288	0x0FA30EA9 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+28
0x328C	0x111A10BE ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+32
0x3290	0x1653138A ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+36
0x3294	0x186E1773 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+40
0x3298	0x1A0B1920 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+44
0x329C	0x1BEB1B59 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+48
0x32A0	0x1EB51D4F ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+52
0x32A4	0x208D1F44 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+56
0x32A8	0x217C2110 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+60
0x32AC	0x232C222F ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+64
0x32B0	0x244823D2 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+68
; end of __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE
;__Lib_UART_MSP.c,44 :: __Lib_UART_MSP__UART_UCBRSx_TABLE [72]
0x32B4	0x00010000 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+0
0x32B8	0x00040002 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+4
0x32BC	0x00100008 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+8
0x32C0	0x00110020 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+12
0x32C4	0x00220021 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+16
0x32C8	0x00250044 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+20
0x32CC	0x004A0049 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+24
0x32D0	0x00920052 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+28
0x32D4	0x00550053 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+32
0x32D8	0x006B00AA ;__Lib_UART_MSP__UART_UCBRSx_TABLE+36
0x32DC	0x00B500AD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+40
0x32E0	0x00D600B6 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+44
0x32E4	0x00BB00B7 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+48
0x32E8	0x00ED00DD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+52
0x32EC	0x00BF00EE ;__Lib_UART_MSP__UART_UCBRSx_TABLE+56
0x32F0	0x00EF00DF ;__Lib_UART_MSP__UART_UCBRSx_TABLE+60
0x32F4	0x00FB00F7 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+64
0x32F8	0x00FE00FD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+68
; end of __Lib_UART_MSP__UART_UCBRSx_TABLE
;,0 :: _initBlock_9 [49]
; Containing: ?ICSapplicationTask_tempA_L0 [25]
;             ?ICSapplicationTask_tempO_L0 [24]
0x32FC	0x49424D41 ;_initBlock_9+0 : ?ICSapplicationTask_tempA_L0 at 0x32FC
0x3300	0x20544E45 ;_initBlock_9+4
0x3304	0x504D4554 ;_initBlock_9+8
0x3308	0x54415245 ;_initBlock_9+12
0x330C	0x20455255 ;_initBlock_9+16
0x3310	0x203A5349 ;_initBlock_9+20
0x3314	0x4A424F00 ;_initBlock_9+24 : ?ICSapplicationTask_tempO_L0 at 0x3315
0x3318	0x20544345 ;_initBlock_9+28
0x331C	0x504D4554 ;_initBlock_9+32
0x3320	0x54415245 ;_initBlock_9+36
0x3324	0x20455255 ;_initBlock_9+40
0x3328	0x203A5349 ;_initBlock_9+44
0x332C	0x00 ;_initBlock_9+48
; end of _initBlock_9
;__Lib_CMath.c,329 :: exp_coeff_L0 [40]
0x3330	0x3F800000 ;exp_coeff_L0+0
0x3334	0x3F317218 ;exp_coeff_L0+4
0x3338	0x3E75FDF0 ;exp_coeff_L0+8
0x333C	0x3D635847 ;exp_coeff_L0+12
0x3340	0x3C1D9558 ;exp_coeff_L0+16
0x3344	0x3AAEC482 ;exp_coeff_L0+20
0x3348	0x392178A8 ;exp_coeff_L0+24
0x334C	0x378093EF ;exp_coeff_L0+28
0x3350	0x35A792A0 ;exp_coeff_L0+32
0x3354	0x34155646 ;exp_coeff_L0+36
; end of exp_coeff_L0
;__Lib_CMath.c,367 :: log_coeff_L0 [36]
0x3358	0x2EDBE6FF ;log_coeff_L0+0
0x335C	0x3F7FFFC4 ;log_coeff_L0+4
0x3360	0xBEFFEF80 ;log_coeff_L0+8
0x3364	0x3EA9E190 ;log_coeff_L0+12
0x3368	0xBE7682EC ;log_coeff_L0+16
0x336C	0x3E2BAD82 ;log_coeff_L0+20
0x3370	0xBDC33C0E ;log_coeff_L0+24
0x3374	0x3D13D187 ;log_coeff_L0+28
0x3378	0xBBD37841 ;log_coeff_L0+32
; end of log_coeff_L0
;__irthermo3_driver.c,0 :: ?ICS_EmissivityFactor [4]
0x337C	0x3F800000 ;?ICS_EmissivityFactor+0
; end of ?ICS_EmissivityFactor
;__irthermo3_driver.c,0 :: ?ICS_TOdut [4]
0x3380	0x41C80000 ;?ICS_TOdut+0
; end of ?ICS_TOdut
;__irthermo3_driver.c,0 :: ?ICS_TO0 [4]
0x3384	0x41C80000 ;?ICS_TO0+0
; end of ?ICS_TO0
;__irthermo3_driver.c,0 :: ?ICS_TA0 [4]
0x3388	0x41C80000 ;?ICS_TA0+0
; end of ?ICS_TA0
;__Lib_Conversions.c,0 :: ?ICS?lstr4___Lib_Conversions [4]
0x338C	0x004E614E ;?ICS?lstr4___Lib_Conversions+0
; end of ?ICS?lstr4___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr5___Lib_Conversions [2]
0x3390	0x0030 ;?ICS?lstr5___Lib_Conversions+0
; end of ?ICS?lstr5___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr6___Lib_Conversions [4]
0x3392	0x00464E49 ;?ICS?lstr6___Lib_Conversions+0
; end of ?ICS?lstr6___Lib_Conversions
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__DELAY_RESTART [1]
0x3396	0x00 ;?ICS__Lib_I2C_MSP__DELAY_RESTART+0
; end of ?ICS__Lib_I2C_MSP__DELAY_RESTART
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C0_TIMEOUT [4]
0x3398	0x00000000 ;?ICS__Lib_I2C_MSP__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C0_TIMEOUT
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C1_TIMEOUT [4]
0x339C	0x00000000 ;?ICS__Lib_I2C_MSP__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C1_TIMEOUT
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C2_TIMEOUT [4]
0x33A0	0x00000000 ;?ICS__Lib_I2C_MSP__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C2_TIMEOUT
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C3_TIMEOUT [4]
0x33A4	0x00000000 ;?ICS__Lib_I2C_MSP__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C3_TIMEOUT
;__Lib_System_MSP432P.c,0 :: ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY [4]
0x33A8	0x00002710 ;?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY+0
; end of ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
;__Lib_System_MSP432P.c,0 :: ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY [4]
0x33AC	0x016E3600 ;?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY+0
; end of ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0100      [24]    __Lib_I2C_MSP_I2Cx_Is_Idle
0x0118     [216]    __Lib_I2C_MSP_I2Cx_Wait_For_Idle
0x01F0      [12]    clicker_2_MSP432__setTX_1
0x01FC      [12]    clicker_2_MSP432__setRX_1
0x0208      [12]    clicker_2_MSP432__setINT_1
0x0214      [12]    clicker_2_MSP432__setSCL_1
0x0220      [12]    clicker_2_MSP432__setRST_2
0x022C      [12]    clicker_2_MSP432__setAN_2
0x0238      [12]    clicker_2_MSP432__setSDA_1
0x0244      [12]    clicker_2_MSP432__setCS_1
0x0250      [12]    clicker_2_MSP432__setRST_1
0x025C      [12]    clicker_2_MSP432__setAN_1
0x0268      [12]    clicker_2_MSP432__setSCK_1
0x0274      [12]    clicker_2_MSP432__setPWM_1
0x0280      [12]    clicker_2_MSP432__setMOSI_1
0x028C      [12]    clicker_2_MSP432__setMISO_1
0x0298      [12]    clicker_2_MSP432__setSDA_2
0x02A4      [12]    clicker_2_MSP432__setSCL_2
0x02B0      [12]    clicker_2_MSP432__setTX_2
0x02BC      [56]    __Lib_I2C_MSP_I2C_setSlaveAddress
0x02F4      [36]    __Lib_I2C_MSP_I2Cx_Stop
0x0318     [272]    __Lib_I2C_MSP_I2Cx_WriteByte
0x0428     [344]    __Lib_I2C_MSP_I2Cx_Start
0x0580      [12]    clicker_2_MSP432__setMISO_2
0x058C      [12]    clicker_2_MSP432__setSCK_2
0x0598      [12]    clicker_2_MSP432__setCS_2
0x05A4      [12]    clicker_2_MSP432__setMOSI_2
0x05B0      [12]    clicker_2_MSP432__setRX_2
0x05BC      [12]    clicker_2_MSP432__setINT_2
0x05C8      [12]    clicker_2_MSP432__setPWM_2
0x05D4     [568]    __Lib_I2C_MSP_I2Cx_Read
0x080C     [388]    __Lib_I2C_MSP_I2Cx_Write
0x0990      [16]    __Lib_System_MSP432P_CS_GetDividerValue
0x09A0      [36]    _I2C2_Write
0x09C4      [36]    _I2C1_Write
0x09E8      [44]    __Lib_System_MSP432P_CS_ClearInterruptFlag
0x0A14      [36]    _I2C0_Write
0x0A38      [28]    __Lib_GPIO_MSP_GPIO_PMAP_Unlock
0x0A54     [124]    __Lib_System_MSP432P_CS_getDCOFrequency
0x0AD0      [36]    _I2C1_Read
0x0AF4      [36]    _I2C0_Read
0x0B18      [36]    _I2C3_Read
0x0B3C      [36]    _I2C2_Read
0x0B60      [36]    _I2C3_Write
0x0B84      [36]    __irthermo3_driver_hal_i2cRead
0x0BA8      [40]    __irthermo3_driver_hal_i2cWrite
0x0BD0       [8]    __irthermo3_driver_hal_i2cStart
0x0BD8     [628]    _GPIO_Config
0x0E4C      [56]    __Lib_UART_MSP_UARTx_GetFreq
0x0E84     [308]    __Lib_System_MSP432P_CS_ComputeClockFrequency
0x0FB8     [176]    __Lib_UART_MSP__modf
0x1068      [20]    __Lib_I2C_MSP_I2C_clearInterruptFlag
0x107C      [16]    __Lib_I2C_MSP_I2C_enableInterrupt
0x108C      [16]    __Lib_I2C_MSP_I2C_setMode
0x109C      [16]    __Lib_I2C_MSP_I2C_enableModule
0x10AC     [176]    _CS_GetClocksFrequency
0x115C     [148]    _GPIO_Alternate_Function_Enable
0x11F0      [24]    __Lib_I2C_MSP_I2C_SetClockSource
0x1208      [16]    __Lib_I2C_MSP_I2C_disableModule
0x1218      [28]    __Lib_UART_MSP_UARTx_SetSB
0x1234      [24]    __Lib_UART_MSP_UARTx_SetClockSource
0x124C     [104]    _readEEPROM16
0x12B4      [32]    __Lib_UART_MSP_UARTx_SetDataLength
0x12D4      [34]    __Lib_UART_MSP_UARTx_SetMode
0x12F8      [14]    __Lib_UART_MSP_UARTx_Disable
0x1308      [32]    __Lib_UART_MSP_UARTx_SetStopBits
0x1328      [18]    __Lib_UART_MSP_UARTx_Enable
0x133C      [74]    __Lib_UART_MSP_UARTx_SetParity
0x1388     [352]    __Lib_UART_MSP_UARTx_SetBaudRate
0x14E8     [276]    __Lib_I2C_MSP_I2Cx_Init_Advanced
0x15FC      [64]    __Lib_CMath_eval_poly
0x163C      [42]    _frexp
0x1668      [98]    __Lib_UART_MSP_UARTx_Init
0x16CC      [38]    __Lib_UART_MSP_UARTx_Write
0x16F4      [22]    _getStatus
0x170C     [126]    _floor
0x178C      [96]    _ldexp
0x17EC      [96]    _UART1_Init
0x184C      [28]    _UART1_Write
0x1868      [24]    _newDataAvailable
0x1880      [28]    _UART0_Write
0x189C     [244]    _exp
0x1990      [24]    _Delay_1ms
0x19A8     [104]    _writeEEPROM16
0x1A10     [116]    _log
0x1A84      [28]    _UART3_Write
0x1AA0      [96]    _UART2_Init
0x1B00      [24]    _eepromBusy
0x1B18      [28]    _UART2_Write
0x1B34      [96]    _UART0_Init
0x1B94      [32]    _I2C1_Init_Advanced
0x1BB4      [36]    clicker_2_MSP432__i2cInit_2
0x1BD8       [2]    __irthermo3_driver_hal_gpioMap
0x1BDC     [262]    __Mul_DP
0x1CE4      [60]    _waitForEEPROM
0x1D20      [34]    _clearDataAvailable
0x1D44      [60]    _waitForNewData
0x1D80      [36]    _setSOCbit
0x1DA4     [134]    __Compare_DP
0x1E2C      [32]    _getMode
0x1E4C      [24]    __irthermo3_driver_hal_i2cMap
0x1E64      [40]    _strcpy
0x1E8C      [36]    clicker_2_MSP432__i2cInit_1
0x1EB0      [32]    clicker_2_MSP432__log_write
0x1ED0      [36]    clicker_2_MSP432__log_initUart
0x1EF4      [36]    clicker_2_MSP432__log_init2
0x1F18     [166]    _pow
0x1FC0      [36]    clicker_2_MSP432__log_init1
0x1FE4     [120]    _readEEPROM32
0x205C      [56]    _irthermo3_setMode
0x2094      [28]    _getCycle
0x20B0      [64]    __FloatToLongDouble
0x20F0     [812]    _LongDoubleToStr
0x241C     [656]    _irthermo3_getObjectTemperature
0x26AC      [58]    _mikrobus_logInit
0x26E8      [46]    _mikrobus_i2cInit
0x2718      [36]    _irthermo3_i2cDriverInit
0x273C     [700]    _irthermo3_init
0x29F8     [228]    _irthermo3_getAmbientTemperature
0x2ADC     [112]    _mikrobus_logWrite
0x2B4C      [20]    ___CC2DW
0x2B60      [64]    _applicationInit
0x2BA0      [24]    _Delay_1us
0x2BB8      [58]    ___FillZeros
0x2C00      [60]    _systemInit
0x2C40     [172]    _applicationTask
0x2CEC       [8]    ___GenExcept
0x2CF4      [42]    ___EnableFPU
0x2D20      [20]    __Lib_System_MSP432P_InitialSetUpFosc
0x2D34     [324]    __Lib_System_MSP432P_InitialSetUpRCCRCC2
0x2E78      [36]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG___Lib_UART_MSP__modf_val
0x0000       [4]    FARG_irthermo3_setEmissivityFactor_newFactor
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000       [4]    _EmissivityFactor
0x20000004       [4]    _TOdut
0x20000008       [4]    _TO0
0x2000000C       [4]    _TA0
0x20000010       [4]    ?lstr4___Lib_Conversions
0x20000014       [2]    ?lstr5___Lib_Conversions
0x20000016       [4]    ?lstr6___Lib_Conversions
0x2000001A       [1]    __Lib_I2C_MSP__DELAY_RESTART
0x2000001B       [1]    __irthermo3_driver__slaveAddress
0x2000001C       [4]    __Lib_I2C_MSP__I2C0_TIMEOUT
0x20000020       [4]    __Lib_I2C_MSP__I2C1_TIMEOUT
0x20000024       [4]    __Lib_I2C_MSP__I2C2_TIMEOUT
0x20000028       [4]    __Lib_I2C_MSP__I2C3_TIMEOUT
0x2000002C       [4]    __Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
0x20000030       [4]    __Lib_System_MSP432P_CS_MODCLK_FREQUENCY
0x20000034       [4]    _logger
0x20000038       [4]    __irthermo3_driver_fp_i2cWrite
0x2000003C       [4]    _P_R
0x20000040       [4]    _P_G
0x20000044       [4]    _P_T
0x20000048       [4]    _P_O
0x2000004C       [4]    _Ea
0x20000050       [4]    _Eb
0x20000054       [4]    _Fa
0x20000058       [4]    _Fb
0x2000005C       [4]    _Ga
0x20000060       [4]    _Gb
0x20000064       [4]    _Ka
0x20000068       [4]    _Ha
0x2000006C       [4]    _Hb
0x20000070       [4]    __irthermo3_driver_fp_i2cRead
0x20000074       [4]    __Lib_I2C_MSP_I2C_Timeout_Ptr
0x20000078       [4]    _I2C0_timeout_Ptr
0x2000007C       [4]    _I2C1_timeout_Ptr
0x20000080       [4]    _I2C2_timeout_Ptr
0x20000084       [4]    _I2C3_timeout_Ptr
0x20000088       [4]    _I2C_Read_Ptr
0x2000008C       [4]    _I2C_Write_Ptr
0x20000090       [4]    ___System_CLOCK_IN_KHZ
0x20000094       [4]    __Lib_System_MSP432P_lfxtFreq
0x20000098       [4]    __Lib_System_MSP432P_hfxtFreq
0x2000009C       [4]    _UART_Wr_Ptr
0x200000A0       [4]    _UART_Rd_Ptr
0x200000A4       [4]    _UART_Rdy_Ptr
0x200000A8       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2BF4       [8]    __MIKROBUS1_I2C
0x2BFC       [4]    __IRTHERMO3_I2C_CFG
0x2E9C     [220]    __GPIO_MODULE_UARTA1_A1011
0x2F78     [220]    __GPIO_MODULE_UARTA2_B23
0x3054     [220]    __GPIO_MODULE_UARTA0_A23
0x3130     [220]    __GPIO_MODULE_I2CB1_C1213
0x320C      [96]    __MIKROBUS1_GPIO
0x326C      [72]    __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE
0x32B4      [72]    __Lib_UART_MSP__UART_UCBRSx_TABLE
0x32FC      [25]    ?ICSapplicationTask_tempA_L0
0x3315      [24]    ?ICSapplicationTask_tempO_L0
0x3330      [40]    exp_coeff_L0
0x3358      [36]    log_coeff_L0
0x337C       [4]    ?ICS_EmissivityFactor
0x3380       [4]    ?ICS_TOdut
0x3384       [4]    ?ICS_TO0
0x3388       [4]    ?ICS_TA0
0x338C       [4]    ?ICS?lstr4___Lib_Conversions
0x3390       [2]    ?ICS?lstr5___Lib_Conversions
0x3392       [4]    ?ICS?lstr6___Lib_Conversions
0x3396       [1]    ?ICS__Lib_I2C_MSP__DELAY_RESTART
0x3398       [4]    ?ICS__Lib_I2C_MSP__I2C0_TIMEOUT
0x339C       [4]    ?ICS__Lib_I2C_MSP__I2C1_TIMEOUT
0x33A0       [4]    ?ICS__Lib_I2C_MSP__I2C2_TIMEOUT
0x33A4       [4]    ?ICS__Lib_I2C_MSP__I2C3_TIMEOUT
0x33A8       [4]    ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
0x33AC       [4]    ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY
