<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Leccio1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TB_memoriarm.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TB_memoriarm.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_memoriarm.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TB_memoriarm.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TB_memoriarm.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_memoriarm_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TB_memoriarm_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_memoriarm_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_memoriarm_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TB_memoriarm_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_memoriarm_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TB_memoriarm_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TBmemorydemo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TBmemorydemo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TBmemorydemo.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TBmemorydemo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TBmemorydemo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TBmemorydemo_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TBmemorydemo_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TBmemorydemo_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TBmemorydemo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="memoria2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memoria2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memoria2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="memoria2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="memoria2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="memoria2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="memoria2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="memoria2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="memoria2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="memoria2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoria2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="memoria2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="memoria2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memoria2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="memoria2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="memoria2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="memoria2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="memoria2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memoria2.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoria2_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memoria2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="memoria2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memoria2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="memoria2_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="memoria2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="memoria2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="memoria2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="memoria2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memoria2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memoria2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="memoria2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="memoria2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memoria2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memoria2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="memoria2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="memoria2_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoria2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memoria2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1656697254" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1656697254">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1656698086" xil_pn:in_ck="5883975300075668101" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1656698086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="memoria2.vhd"/>
      <outfile xil_pn:name="memoriarm.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1656697620" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8697475607021825599" xil_pn:start_ts="1656697620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656697620" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2929333638448792841" xil_pn:start_ts="1656697620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656697620" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5842939107078880487" xil_pn:start_ts="1656697620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656698086" xil_pn:in_ck="5883975300075668101" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1656698086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="memoria2.vhd"/>
      <outfile xil_pn:name="memoriarm.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1656698090" xil_pn:in_ck="5883975300075668101" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5893334750199384562" xil_pn:start_ts="1656698086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="memoria2_beh.prj"/>
      <outfile xil_pn:name="memoria2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1656698271" xil_pn:in_ck="1786627072313354379" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="425410534733559259" xil_pn:start_ts="1656698271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="memoria2_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1656697242" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1656697242">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1656697589" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1259681693801942281" xil_pn:start_ts="1656697589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656697589" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5842939107078880487" xil_pn:start_ts="1656697589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656697589" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1656697589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656697589" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8697475607021825599" xil_pn:start_ts="1656697589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656697589" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1656697589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656697589" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4687206268480544689" xil_pn:start_ts="1656697589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656697833" xil_pn:in_ck="1109067267520555881" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-643844662876688923" xil_pn:start_ts="1656697824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="memoria2.lso"/>
      <outfile xil_pn:name="memoria2.ngc"/>
      <outfile xil_pn:name="memoria2.ngr"/>
      <outfile xil_pn:name="memoria2.prj"/>
      <outfile xil_pn:name="memoria2.stx"/>
      <outfile xil_pn:name="memoria2.syr"/>
      <outfile xil_pn:name="memoria2.xst"/>
      <outfile xil_pn:name="memoria2_beh.prj"/>
      <outfile xil_pn:name="memoria2_vhdl.prj"/>
      <outfile xil_pn:name="memoria2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1656697592" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3339783266421720468" xil_pn:start_ts="1656697592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656697843" xil_pn:in_ck="5668999048628211714" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6826158732605037935" xil_pn:start_ts="1656697833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="memoria2.bld"/>
      <outfile xil_pn:name="memoria2.ngd"/>
      <outfile xil_pn:name="memoria2_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1656697860" xil_pn:in_ck="5668999048628211715" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7868858794111860816" xil_pn:start_ts="1656697843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="memoria2.pcf"/>
      <outfile xil_pn:name="memoria2_map.map"/>
      <outfile xil_pn:name="memoria2_map.mrp"/>
      <outfile xil_pn:name="memoria2_map.ncd"/>
      <outfile xil_pn:name="memoria2_map.ngm"/>
      <outfile xil_pn:name="memoria2_map.xrpt"/>
      <outfile xil_pn:name="memoria2_summary.xml"/>
      <outfile xil_pn:name="memoria2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1656697878" xil_pn:in_ck="-4643889436665960292" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1656697860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="memoria2.ncd"/>
      <outfile xil_pn:name="memoria2.pad"/>
      <outfile xil_pn:name="memoria2.par"/>
      <outfile xil_pn:name="memoria2.ptwx"/>
      <outfile xil_pn:name="memoria2.unroutes"/>
      <outfile xil_pn:name="memoria2.xpi"/>
      <outfile xil_pn:name="memoria2_pad.csv"/>
      <outfile xil_pn:name="memoria2_pad.txt"/>
      <outfile xil_pn:name="memoria2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1656697878" xil_pn:in_ck="5668999048628211583" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1656697874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="memoria2.twr"/>
      <outfile xil_pn:name="memoria2.twx"/>
    </transform>
  </transforms>

</generated_project>
