// Seed: 2640586630
module module_0 (
    id_1
);
  inout wire id_1;
  logic [7:0] id_2, id_3, id_4 = id_4[1];
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always $display(1, (id_5), 1 - 1'b0, 1'h0);
  wire id_9;
  assign id_8 = 1;
  assign id_3 = 1 ? 1'b0 : 1 - id_6;
  module_0(
      id_5
  );
  assign id_4 = id_6;
endmodule
