8199e49ff1f6 ("ARM: dts: r8a77(43|9[013]): Add missing OPP properties for CPUs")
a60ddf507dda ("ARM: dts: r8a7743: Add missing clock for secondary CA15 CPU core")
5bdc81259bb0 ("ARM: dts: r8a7790: add cpu capacity-dmips-mhz information")
362b334b1794 ("ARM: dts: r8a7791: Convert to new CPG/MSSR bindings")
d77fe9537688 ("ARM: dts: r8a7793: Convert to new CPG/MSSR bindings")
5802c4206365 ("ARM: dts: r8a7790: Convert to new CPG/MSSR bindings")
60dce695b097 ("ARM: dts: r8a7743: Add APMU node and second CPU core")
e15ebbfa1feb ("ARM: dts: r8a7791: Add GyroADC clock and device node")
1cd9028027c7 ("ARM: dts: r8a7793: Correct parent of SSI[0-9] clocks")
16fe68dcab57 ("ARM: dts: r8a7791: Correct parent of SSI[0-9] clocks")
d13d4e063d4a ("ARM: dts: r8a7790: Correct parent of SSI[0-9] clocks")
2f25c2d1cdf0 ("ARM: dts: r8a7793: Add INTC-SYS clock to device tree")
c2f2e266acb3 ("ARM: dts: r8a7791: Add INTC-SYS clock to device tree")
9e58523624fc ("ARM: dts: r8a7790: Add INTC-SYS clock to device tree")
37f0c804e57a ("ARM: dts: r8a7743: Remove unit-address and reg from integrated cache")
34e8d993a68a ("ARM: dts: r8a7743: initial SoC device tree")
06b64afa6e98 ("ARM: dts: r8a7793: Enable VIN0-VIN2")
65b133cd79cf ("ARM: dts: r8a7793: Add APMU node and second CPU core")
ad53f5f00b09 ("ARM: dts: r8a7793: Fix W=1 dtc warnings")
a858cd49fe1b ("ARM: dts: r8a7793: Reference both DMA controllers")
4aed4c9f01e1 ("ARM: dts: r8a7791: Reference both DMA controllers")
badf8570c637 ("ARM: dts: r8a7790: Reference both DMA controllers")
d9739aab20a1 ("ARM: dts: r8a7793: Add MMCIF0")
f1ba73eae71f ("ARM: dts: r8a7793: Use SYSC "always-on" PM Domain")
5aa806503b48 ("ARM: dts: r8a7791: Use SYSC "always-on" PM Domain")
36ee3c277e01 ("ARM: dts: r8a7790: Use SYSC "always-on" PM Domain")
a7ede1abeefd ("ARM: dts: r8a7793: Add SYSC PM Domains")
8574de861978 ("ARM: dts: r8a7791: Add SYSC PM Domains")
4c8eb3c8896d ("ARM: dts: r8a7790: Add SYSC PM Domains")
fc9ee228f500 ("ARM: dts: r8a7793: Add SDHI controllers")
21c7d0fcbe10 ("ARM: dts: r8a7790: fix max-frequency for SDHI")
22f708b057db ("ARM: dts: r8a7790: Set maximum frequencies for SDHI clocks")
a0e300ceb525 ("ARM: dts: r8a7793: add CAN nodes to device tree")
7892e6c1be78 ("ARM: dts: r8a7793: add CAN clocks to device tree")
022869a2c4e1 ("ARM: dts: r8a7790: Add SCIF2 device node")
38805823377d ("ARM: dts: r8a7790: Add SCIF2 clock")
3b81c0ce13c5 ("ARM: dts: r8a7793: Remove unnecessary clock-output-names properties")
f617604fe5d7 ("ARM: dts: r8a7791: Remove unnecessary clock-output-names properties")
b19dd47b27d2 ("ARM: dts: r8a7790: Remove unnecessary clock-output-names properties")
fdd0dbd8a286 ("ARM: dts: r8a7793: Add L2 cache-controller node")
8ffe93a5b2cb ("ARM: dts: r8a7791: Add L2 cache-controller node")
fb1cecd40690 ("ARM: dts: r8a7790: Add L2 cache-controller nodes")
57f9156bc620 ("ARM: dts: r8a7793: enable to use thermal-zone")
cac68a56e34b ("ARM: dts: r8a7791: enable to use thermal-zone")
a8b805f3606f ("ARM: dts: r8a7790: enable to use thermal-zone")
166d8ca693a9 ("ARM: dts: r8a7793: Add BRG support for SCIF")
394730a1337c ("ARM: dts: r8a7791: Add BRG support for (H)SCIF")
42af65e88df7 ("ARM: dts: r8a7790: Add BRG support for (H)SCIF")
48f27c190c47 ("ARM: dts: r8a7793: Rename the serial port clock to fck")
bb7ca1952e12 ("ARM: dts: r8a7791: Rename the serial port clock to fck")
