INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Computer_Architecture_V_1/Computer_Architecture_V_1.sim/sim_1/synth/func/xsim/stimuli_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mad/Computer_Architecture_V_1/Computer_Architecture_V_1.srcs/sim_1/new/stimuli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimuli
