# Cache MOESIF Simulation
Simulates cache coherency and cache management in a modern multi-core system. Designed an LRU-based MOESIF cache coherency protocol for a four-core machine and reported various statistics including the number of cache misses, writeback, etc.
