Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 21 18:23:10 2020
| Host         : LAB-GPS517-003 running 64-bit major release  (build 9200)
| Command      : report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
| Design       : fpga_top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 43
+--------+----------+---------------------------------+------------+
| Rule   | Severity | Description                     | Violations |
+--------+----------+---------------------------------+------------+
| DPIP-1 | Warning  | Input pipelining                | 22         |
| DPOP-1 | Warning  | PREG Output pipelining          | 9          |
| DPOP-2 | Warning  | MREG Output pipelining          | 11         |
| RPBF-3 | Warning  | IO port buffering is incomplete | 1          |
+--------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q1_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q25_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q25_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q26_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q26_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q27_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q27_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q28_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q28_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q29_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q29_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q2_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q2_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q3_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q4_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q4_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q5_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q5_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q6_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q6_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add29 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add29/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q6_reg multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q6_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add29 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port I2C_SDA expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


