//==============================================================================
// AXI4 Master Burst Sequence
// Generated by AMBA Bus Matrix Configuration Tool
// Date: 2025-07-29 14:34:40
//==============================================================================

class axi4_master_burst_seq extends axi4_master_base_seq;
    
    `uvm_object_utils(axi4_master_burst_seq)
    
    // Burst parameters
    rand axi4_burst_type_e burst_type;
    rand int burst_length;
    rand int unsigned burst_size = 4;  // Default 4 bytes
    rand bit [63:0] start_address = 64'h0;
    rand bit align_address_for_wrap = 1;  // Align address for wrap bursts
    
    constraint burst_length_c {
        burst_length inside {1, 2, 4, 8, 16, 32, 64, 128, 256};
    }
    
    // Constructor
    function new(string name = "axi4_master_burst_seq");
        super.new(name);
    endfunction
    
    // Body method
    virtual task body();
        axi4_master_tx tx;
        
        `uvm_do_with(tx, {
            tx.tx_type == axi4_master_tx::WRITE;
            tx.awaddr == start_address;
            tx.awburst == burst_type;
            tx.awlen == burst_length - 1;
            tx.awsize == $clog2(burst_size);
        })
    endtask : body
    
endclass : axi4_master_burst_seq
