<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>T32 - Index by Encoding</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="index.html">Base Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="a32_encindex.html">A32 Instructions by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="t32_encindex.html">T32 Instructions by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="shared_pseudocode.html">Shared Pseudocode</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="topleveltable"><a id="top" name="top"></a>Top-level encodings for T32</h1><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="27"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
          != 111
        </td><td class="bitfield"></td><td class="iformname"><a href="#n">16-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
          111
        </td><td class="bitfield">
          00
        </td><td class="iformname"><span class="brokenlink" title="file b.html unchanged">B</span>
                      —
                      <span class="brokenlink" title="file b.html unchanged">T2</span></td></tr><tr class="instructiontable"><td class="bitfield">
          111
        </td><td class="bitfield">
          != 00
        </td><td class="iformname"><a href="#w">32-bit</a></td></tr></table></div><hr/><h2><a id="n" name="n"></a>16-bit</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">op0</td><td class="lr" colspan="26"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;5:3> != 111 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
            00xxxx
          </td><td class="iformname"><a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010000
          </td><td class="iformname"><a href="#dpint16_2l">Data-processing (two low registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010001
          </td><td class="iformname"><a href="#spcd">Special data instructions and branch and exchange</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01001x
          </td><td class="iformname"><span class="brokenlink" title="file ldr_l.html unchanged">LDR (literal)</span>
                      —
                      <span class="brokenlink" title="file ldr_l.html unchanged">T1</span></td></tr><tr class="instructiontable"><td class="bitfield">
            0101xx
          </td><td class="iformname"><a href="#ldst16_reg">Load/store (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011xxx
          </td><td class="iformname"><a href="#ldst16_imm">Load/store word/byte (immediate offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1000xx
          </td><td class="iformname"><a href="#ldsth16_imm">Load/store halfword (immediate offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1001xx
          </td><td class="iformname"><a href="#ldst16_sp">Load/store (SP-relative)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1010xx
          </td><td class="iformname"><a href="#addpcsp16">Add PC/SP (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1011xx
          </td><td class="iformname"><a href="#misc16">Miscellaneous 16-bit instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1100xx
          </td><td class="iformname"><a href="#ldstm16">Load/store multiple</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101xx
          </td><td class="iformname"><a href="#brc">Conditional branch, and Supervisor Call</a></td></tr></table></div><hr/><h2><a id="sftdpi" name="sftdpi"></a>Shift (immediate), add, subtract, move, and compare</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">00</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr" colspan="26"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#addsub16_3l">Add, subtract (three low registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#addsub16_2l_imm">Add, subtract (two low registers and immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              != 11
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mov_r.html unchanged">MOV, MOVS (register)</span>
                      —
                      <span class="brokenlink" title="file mov_r.html unchanged">T2</span></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#addsub16_1l_imm">Add, subtract, compare, move (one low register and immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-addsub16_3l"><a id="addsub16_3l" name="addsub16_3l"></a><h3 class="iclass">Add, subtract (three low registers)</h3><p>These instructions are under <a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub16_3l"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_r.html unchanged">ADD, ADDS (register)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_r.html unchanged">SUB, SUBS (register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub16_2l_imm"><a id="addsub16_2l_imm" name="addsub16_2l_imm"></a><h3 class="iclass">Add, subtract (two low registers and immediate)</h3><p>These instructions are under <a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub16_2l_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_i.html unchanged">ADD, ADDS (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sub_i.html">SUB, SUBS (immediate)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub16_1l_imm"><a id="addsub16_1l_imm" name="addsub16_1l_imm"></a><h3 class="iclass">Add, subtract, compare, move (one low register and immediate)</h3><p>These instructions are under <a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op</td><td class="lr" colspan="3">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub16_1l_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file mov_i.html unchanged">MOV, MOVS (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file cmp_i.html unchanged">CMP (immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file add_i.html unchanged">ADD, ADDS (immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="sub_i.html">SUB, SUBS (immediate)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dpint16_2l"><a id="dpint16_2l" name="dpint16_2l"></a><h3 class="iclass">Data-processing (two low registers)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">op</td><td class="lr" colspan="3">Rs</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dpint16_2l"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file and_r.html unchanged">AND, ANDS (register)</span></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file eor_r.html unchanged">EOR, EORS (register)</span></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file mov_rr.html unchanged">MOV, MOVS (register-shifted register)</span>
            —
            <span class="brokenlink" title="file mov_rr.html unchanged">logical shift left</span></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file mov_rr.html unchanged">MOV, MOVS (register-shifted register)</span>
            —
            <span class="brokenlink" title="file mov_rr.html unchanged">logical shift right</span></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file mov_rr.html unchanged">MOV, MOVS (register-shifted register)</span>
            —
            <span class="brokenlink" title="file mov_rr.html unchanged">arithmetic shift right</span></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file adc_r.html unchanged">ADC, ADCS (register)</span></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file sbc_r.html unchanged">SBC, SBCS (register)</span></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file mov_rr.html unchanged">MOV, MOVS (register-shifted register)</span>
            —
            <span class="brokenlink" title="file mov_rr.html unchanged">rotate right</span></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file tst_r.html unchanged">TST (register)</span></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file rsb_i.html unchanged">RSB, RSBS (immediate)</span></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file cmp_r.html unchanged">CMP (register)</span></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file cmn_r.html unchanged">CMN (register)</span></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file orr_r.html unchanged">ORR, ORRS (register)</span></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file mul.html unchanged">MUL, MULS</span></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file bic_r.html unchanged">BIC, BICS (register)</span></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file mvn_r.html unchanged">MVN, MVNS (register)</span></td></tr></tbody></table></div></div><hr/><h2><a id="spcd" name="spcd"></a>Special data instructions and branch and exchange</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">010001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="24"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#bx16">Branch and exchange</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="iformname"><a href="#addsub16_2h">Add, subtract, compare, move (two high registers)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-bx16"><a id="bx16" name="bx16"></a><h3 class="iclass">Branch and exchange</h3><p>These instructions are under <a href="#spcd">Special data instructions and branch and exchange</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">Rm</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-bx16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bx.html unchanged">BX</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file blx_r.html unchanged">BLX (register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub16_2h"><a id="addsub16_2h" name="addsub16_2h"></a><h3 class="iclass">Add, subtract, compare, move (two high registers)</h3><p>These instructions are under <a href="#spcd">Special data instructions and branch and exchange</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">!= 11</td><td class="lr">D</td><td class="lr" colspan="4">Rs</td><td class="lr" colspan="3">Rd</td></tr><tr class="secondrow"><td colspan="6"></td><td class="droppedname" colspan="2">op</td><td></td><td colspan="4"></td><td colspan="3"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op != 11 &amp;&amp; op != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub16_2h"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D:Rd</th><th class="bitfields" colspan="" rowspan="">Rs</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1101</td><td class="bitfield">!= 1101</td><td class="iformname"><span class="brokenlink" title="file add_r.html unchanged">ADD, ADDS (register)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file add_sp_r.html unchanged">ADD, ADDS (SP plus register)</span>
            —
            <span class="brokenlink" title="file add_sp_r.html unchanged">T1</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1101</td><td class="bitfield">!= 1101</td><td class="iformname"><span class="brokenlink" title="file add_sp_r.html unchanged">ADD, ADDS (SP plus register)</span>
            —
            <span class="brokenlink" title="file add_sp_r.html unchanged">T2</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file cmp_r.html unchanged">CMP (register)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mov_r.html unchanged">MOV, MOVS (register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst16_reg"><a id="ldst16_reg" name="ldst16_reg"></a><h3 class="iclass">Load/store (register offset)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">B</td><td class="lr">H</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst16_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file str_r.html unchanged">STR (register)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file strh_r.html unchanged">STRH (register)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strb_r.html unchanged">STRB (register)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrsb_r.html unchanged">LDRSB (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldr_r.html unchanged">LDR (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrh_r.html unchanged">LDRH (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldrb_r.html unchanged">LDRB (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrsh_r.html unchanged">LDRSH (register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst16_imm"><a id="ldst16_imm" name="ldst16_imm"></a><h3 class="iclass">Load/store word/byte (immediate offset)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">B</td><td class="lr">L</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst16_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file str_i.html unchanged">STR (immediate)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldr_i.html unchanged">LDR (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strb_i.html unchanged">STRB (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrb_i.html unchanged">LDRB (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldsth16_imm"><a id="ldsth16_imm" name="ldsth16_imm"></a><h3 class="iclass">Load/store halfword (immediate offset)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldsth16_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strh_i.html unchanged">STRH (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrh_i.html unchanged">LDRH (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst16_sp"><a id="ldst16_sp" name="ldst16_sp"></a><h3 class="iclass">Load/store (SP-relative)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="3">Rt</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst16_sp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file str_i.html unchanged">STR (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldr_i.html unchanged">LDR (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addpcsp16"><a id="addpcsp16" name="addpcsp16"></a><h3 class="iclass">Add PC/SP (immediate)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">SP</td><td class="lr" colspan="3">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addpcsp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">SP</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file adr.html unchanged">ADR</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file add_sp_i.html unchanged">ADD, ADDS (SP plus immediate)</span></td></tr></tbody></table></div></div><hr/><h2><a id="misc16" name="misc16"></a>Miscellaneous 16-bit instructions</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">1011</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr" colspan="1"></td><td class="lr" colspan="4">op3</td><td class="lr" colspan="16"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th><th rowspan="2">
              Architecture version
            </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#adjsp16">Adjust SP (immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ext16">Extend</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="setpan.html">SETPAN</a></span></td><td><ins>FEAT_PAN</ins><del>Armv8.1</del></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#cps16">Change Processor State</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1010
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file hlt.html unchanged">HLT</span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1010
            </td><td class="bitfield">
              != 10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#rev16">Reverse bytes</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file bkpt.html unchanged">BKPT</span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#hints16">Hints</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              != 0000
            </td><td class="iformname"><span class="brokenlink" title="file it.html unchanged">IT</span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x0x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file cbnz.html unchanged">CBNZ, CBZ</span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x10x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#pushpop16">Push and Pop</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-adjsp16"><a id="adjsp16" name="adjsp16"></a><h3 class="iclass">Adjust SP (immediate)</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="7">imm7</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-adjsp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_sp_i.html unchanged">ADD, ADDS (SP plus immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_sp_i.html unchanged">SUB, SUBS (SP minus immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ext16"><a id="ext16" name="ext16"></a><h3 class="iclass">Extend</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="lr">B</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ext16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sxth.html unchanged">SXTH</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sxtb.html unchanged">SXTB</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uxth.html unchanged">UXTH</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uxtb.html unchanged">UXTB</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cps16"><a id="cps16" name="cps16"></a><h3 class="iclass">Change Processor State</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">flags</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cps16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">flags</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file setend.html unchanged">SETEND</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file cps.html unchanged">CPS, CPSID, CPSIE</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rev16"><a id="rev16" name="rev16"></a><h3 class="iclass">Reverse bytes</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 10</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rd</td></tr><tr class="secondrow"><td colspan="8"></td><td class="droppedname" colspan="2">op</td><td colspan="3"></td><td colspan="3"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op != 10 &amp;&amp; op != 10 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rev16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file rev.html unchanged">REV</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file rev16.html unchanged">REV16</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file revsh.html unchanged">REVSH</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-hints16"><a id="hints16" name="hints16"></a><h3 class="iclass">Hints</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">hint</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-hints16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">hint</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file nop.html unchanged">NOP</span></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file yield.html unchanged">YIELD</span></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><span class="goodlink"><a href="wfe.html">WFE</a></span></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><span class="goodlink"><a href="wfi.html">WFI</a></span></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file sev.html unchanged">SEV</span></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file sevl.html unchanged">SEVL</span></td></tr><tr><td class="bitfield">011x</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1xxx</td><td class="iformname">Reserved hint, behaves as NOP</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-pushpop16"><a id="pushpop16" name="pushpop16"></a><h3 class="iclass">Push and Pop</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="l">1</td><td class="r">0</td><td class="lr">P</td><td class="lr" colspan="8">register_list</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-pushpop16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file push.html unchanged">PUSH</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file pop.html unchanged">POP</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstm16"><a id="ldstm16" name="ldstm16"></a><h3 class="iclass">Load/store multiple</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="8">register_list</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstm16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="stm.html">STM, STMIA, STMEA</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldm.html">LDM, LDMIA, LDMFD</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="brc" name="brc"></a>Conditional branch, and Supervisor Call</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">1101</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="24"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              111x
            </td><td class="iformname"><a href="#except16">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 111x
            </td><td class="iformname"><span class="brokenlink" title="file b.html unchanged">B</span>
                      —
                      <span class="brokenlink" title="file b.html unchanged">T1</span></td></tr></table></div><hr/><div class="iclass" id="iclass-except16"><a id="except16" name="except16"></a><h3 class="iclass">Exception generation</h3><p>These instructions are under <a href="#brc">Conditional branch, and Supervisor Call</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-except16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file udf.html unchanged">UDF</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file svc.html unchanged">SVC</span></td></tr></tbody></table></div></div><hr/><h2><a id="w" name="w"></a>32-bit</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="4"></td><td class="lr">op3</td><td class="lr" colspan="15"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;3:2> != 00 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            x11x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#cpaf">System register access, Advanced SIMD, and floating-point</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            xx0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#ldstm">Load/store multiple</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            xx1xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#dpint_shiftr">Data-processing (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10xx
          </td><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#bcrtrl">Branches and miscellaneous control</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10x0
          </td><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#dpint_immm">Data-processing (modified immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10x1
          </td><td class="bitfield">
            xxxx0
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#imm">Data-processing (plain binary immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10x1
          </td><td class="bitfield">
            xxxx1
          </td><td class="bitfield">
            0
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            1xxx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#vldst">Advanced SIMD element or structure load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            != 1xxx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#ldst">Load/store single</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#reg">Data-processing (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            10xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mul">Multiply, multiply accumulate, and absolute difference</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            11xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#lmul_div">Long multiply and divide</a></td></tr></table></div><hr/><h2><a id="cpaf" name="cpaf"></a>System register access, Advanced SIMD, and floating-point</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr">op0</td><td class="lr" colspan="2">11</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="12"></td><td class="lr" colspan="2">op2</td><td class="lr" colspan="5"></td><td class="lr">op3</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#simddp">Advanced SIMD data-processing</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sys_mov32">Advanced SIMD and System register 32-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#fpdp">Floating-point data-processing</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a></td></tr></table></div><hr/><h2><a id="simddp" name="simddp"></a>Advanced SIMD data-processing</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr" colspan="1"></td><td class="lr" colspan="4">1111</td><td class="lr">op0</td><td class="lr" colspan="18"></td><td class="lr">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
                0
              </td><td class="bitfield"></td><td class="iformname"><a href="#simd_3same">Advanced SIMD three registers of the same length</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                1
              </td><td class="iformname"><a href="#t_simd_12reg">Advanced SIMD shifts and immediate generation</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd_3same"><a id="simd_3same" name="simd_3same"></a><h3 class="iclass">Advanced SIMD three registers of the same length</h3><p>These instructions are under <a href="#simddp">Advanced SIMD data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="2">size</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">o1</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_3same"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">o1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfma.html">VFMA</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vadd_f.html">VADD (floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vmla_f.html">VMLA (floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vceq_r.html unchanged">VCEQ (register)</span>
            —
            <span class="brokenlink" title="file vceq_r.html unchanged">T2</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmax_f.html unchanged">VMAX (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vrecps.html unchanged">VRECPS</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vhadd.html unchanged">VHADD</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vand_r.html unchanged">VAND (register)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqadd.html unchanged">VQADD</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vrhadd.html unchanged">VRHADD</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha1c.html unchanged">SHA1C</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vhsub.html unchanged">VHSUB</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbic_r.html unchanged">VBIC (register)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqsub.html unchanged">VQSUB</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcgt_r.html">VCGT (register)</a></span>
            —
            <span class="goodlink"><a href="vcgt_r.html#t1">T1</a></span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vcge_r.html">VCGE (register)</a></span>
            —
            <span class="goodlink"><a href="vcge_r.html#t1">T1</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha1p.html unchanged">SHA1P</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfms.html">VFMS</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vsub_f.html">VSUB (floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vmls_f.html">VMLS (floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmin_f.html unchanged">VMIN (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vrsqrts.html unchanged">VRSQRTS</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vshl_r.html unchanged">VSHL (register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vadd_i.html unchanged">VADD (integer)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vorr_r.html unchanged">VORR (register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vtst.html unchanged">VTST</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqshl_r.html unchanged">VQSHL (register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmla_i.html unchanged">VMLA (integer)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vrshl.html unchanged">VRSHL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqrshl.html unchanged">VQRSHL</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vqdmulh.html unchanged">VQDMULH</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha1m.html unchanged">SHA1M</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vpadd_i.html unchanged">VPADD (integer)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmax_i.html unchanged">VMAX (integer)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vorn_r.html unchanged">VORN (register)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmin_i.html unchanged">VMIN (integer)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vabd_i.html unchanged">VABD (integer)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vaba.html unchanged">VABA</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha1su0.html unchanged">SHA1SU0</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vpadd_f.html unchanged">VPADD (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vmul_f.html">VMUL (floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcge_r.html">VCGE (register)</a></span>
            —
            <span class="goodlink"><a href="vcge_r.html#t2">T2</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vacge.html">VACGE</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vpmax_f.html unchanged">VPMAX (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vmaxnm.html">VMAXNM</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file veor.html unchanged">VEOR</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmul_i.html unchanged">VMUL (integer and polynomial)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha256h.html unchanged">SHA256H</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vpmax_i.html unchanged">VPMAX (integer)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbsl.html unchanged">VBSL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vpmin_i.html unchanged">VPMIN (integer)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha256h2.html unchanged">SHA256H2</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vabd_f.html">VABD (floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcgt_r.html">VCGT (register)</a></span>
            —
            <span class="goodlink"><a href="vcgt_r.html#t2">T2</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vacgt.html">VACGT</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vpmin_f.html unchanged">VPMIN (floating-point)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vminnm.html">VMINNM</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vsub_i.html unchanged">VSUB (integer)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbit.html unchanged">VBIT</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vceq_r.html unchanged">VCEQ (register)</span>
            —
            <span class="brokenlink" title="file vceq_r.html unchanged">T1</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmls_i.html unchanged">VMLS (integer)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vqrdmulh.html unchanged">VQRDMULH</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha256su1.html unchanged">SHA256SU1</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vqrdmlah.html">VQRDMLAH</a></span></td><td><ins>FEAT_RDM</ins><del>Armv8.1</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbif.html unchanged">VBIF</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vqrdmlsh.html">VQRDMLSH</a></span></td><td><ins>FEAT_RDM</ins><del>Armv8.1</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="t_simd_mulreg" name="t_simd_mulreg"></a>Advanced SIMD two registers, or three registers of different lengths</h2><div class="decode_navigation"><p>These instructions are under <a href="#simddp">Advanced SIMD data-processing</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr">op0</td><td class="lr" colspan="5">11111</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">op2</td><td class="lr" colspan="3"></td><td class="lr">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
                  0
                </td><td class="bitfield">
                  11
                </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vext.html unchanged">VEXT (byte elements)</span></td></tr><tr class="instructiontable"><td class="bitfield">
                  1
                </td><td class="bitfield">
                  11
                </td><td class="bitfield">
                  0x
                </td><td class="bitfield"></td><td class="iformname"><a href="#simd_2r_misc">Advanced SIMD two registers misc</a></td></tr><tr class="instructiontable"><td class="bitfield">
                  1
                </td><td class="bitfield">
                  11
                </td><td class="bitfield">
                  10
                </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vtbl.html unchanged">VTBL, VTBX</span></td></tr><tr class="instructiontable"><td class="bitfield">
                  1
                </td><td class="bitfield">
                  11
                </td><td class="bitfield">
                  11
                </td><td class="bitfield"></td><td class="iformname"><a href="#simd_dup_sc">Advanced SIMD duplicate (scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                  != 11
                </td><td class="bitfield"></td><td class="bitfield">
                  0
                </td><td class="iformname"><a href="#simd_3diff">Advanced SIMD three registers of different lengths</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                  != 11
                </td><td class="bitfield"></td><td class="bitfield">
                  1
                </td><td class="iformname"><a href="#simd_2r_sc">Advanced SIMD two registers and a scalar</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd_2r_misc"><a id="simd_2r_misc" name="simd_2r_misc"></a><h3 class="iclass">Advanced SIMD two registers misc</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc1</td><td class="lr" colspan="4">Vd</td><td class="lr">0</td><td class="lr" colspan="4">opc2</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_2r_misc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc1</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrev64.html unchanged">VREV64</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrev32.html unchanged">VREV32</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrev16.html unchanged">VREV16</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">010x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vpaddl.html unchanged">VPADDL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file aese.html unchanged">AESE</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file aesd.html unchanged">AESD</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file aesmc.html unchanged">AESMC</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file aesimc.html unchanged">AESIMC</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcls.html unchanged">VCLS</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vswp.html unchanged">VSWP</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vclz.html unchanged">VCLZ</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcnt.html unchanged">VCNT</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1011</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vmvn_r.html unchanged">VMVN (register)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">110x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vpadal.html unchanged">VPADAL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vqabs.html unchanged">VQABS</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vqneg.html unchanged">VQNEG</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x000</td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vcgt_i.html">VCGT (immediate #0)</a></span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x001</td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vcge_i.html">VCGE (immediate #0)</a></span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vceq_i.html unchanged">VCEQ (immediate #0)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x011</td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vcle_i.html">VCLE (immediate #0)</a></span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x100</td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vclt_i.html">VCLT (immediate #0)</a></span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x110</td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vabs.html">VABS</a></span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x111</td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vneg.html">VNEG</a></span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sha1h.html unchanged">SHA1H</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vcvt_bfs.html">VCVT (from single-precision to BFloat16, Advanced SIMD)</a></span></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vtrn.html unchanged">VTRN</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vuzp.html unchanged">VUZP</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vzip.html unchanged">VZIP</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmovn.html unchanged">VMOVN</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqmovn.html unchanged">VQMOVN, VQMOVUN</span>
            —
            <span class="brokenlink" title="file vqmovn.html unchanged">VQMOVUN</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vqmovn.html unchanged">VQMOVN, VQMOVUN</span>
            —
            <span class="brokenlink" title="file vqmovn.html unchanged">VQMOVN</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vshll.html unchanged">VSHLL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sha1su1.html unchanged">SHA1SU1</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sha256su0.html unchanged">SHA256SU0</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintn_asimd.html unchanged">VRINTN (Advanced SIMD)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintx_asimd.html unchanged">VRINTX (Advanced SIMD)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrinta_asimd.html unchanged">VRINTA (Advanced SIMD)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1011</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintz_asimd.html unchanged">VRINTZ (Advanced SIMD)</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvt_hs.html unchanged">VCVT (between half-precision and single-precision, Advanced SIMD)</span>
            —
            <span class="brokenlink" title="file vcvt_hs.html unchanged">single-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintm_asimd.html unchanged">VRINTM (Advanced SIMD)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvt_hs.html unchanged">VCVT (between half-precision and single-precision, Advanced SIMD)</span>
            —
            <span class="brokenlink" title="file vcvt_hs.html unchanged">half-precision to single-precision</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrintp_asimd.html unchanged">VRINTP (Advanced SIMD)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">000x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvta_asimd.html unchanged">VCVTA (Advanced SIMD)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">001x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvtn_asimd.html unchanged">VCVTN (Advanced SIMD)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">010x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvtp_asimd.html unchanged">VCVTP (Advanced SIMD)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">011x</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvtm_asimd.html unchanged">VCVTM (Advanced SIMD)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10x0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrecpe.html unchanged">VRECPE</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10x1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrsqrte.html unchanged">VRSQRTE</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">11xx</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvt_is.html unchanged">VCVT (between floating-point and integer, Advanced SIMD)</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_dup_sc"><a id="simd_dup_sc" name="simd_dup_sc"></a><h3 class="iclass">Advanced SIMD duplicate (scalar)</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_dup_sc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file vdup_s.html unchanged">VDUP (scalar)</span></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_3diff"><a id="simd_3diff" name="simd_3diff"></a><h3 class="iclass">Advanced SIMD three registers of different lengths</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">0</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="3"></td><td></td><td colspan="5"></td><td></td><td class="droppedname" colspan="2">size</td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_3diff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file vaddl.html unchanged">VADDL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file vaddw.html unchanged">VADDW</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file vsubl.html unchanged">VSUBL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file vaddhn.html unchanged">VADDHN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file vsubw.html unchanged">VSUBW</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file vsubhn.html unchanged">VSUBHN</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file vqdmlal.html unchanged">VQDMLAL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file vabal.html unchanged">VABAL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file vqdmlsl.html unchanged">VQDMLSL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file vqdmull.html unchanged">VQDMULL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file vabdl_i.html unchanged">VABDL (integer)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file vmlal_i.html unchanged">VMLAL (integer)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file vmlsl_i.html unchanged">VMLSL (integer)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file vraddhn.html unchanged">VRADDHN</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file vrsubhn.html unchanged">VRSUBHN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11x0</td><td class="iformname"><span class="brokenlink" title="file vmull_i.html unchanged">VMULL (integer and polynomial)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_2r_sc"><a id="simd_2r_sc" name="simd_2r_sc"></a><h3 class="iclass">Advanced SIMD two registers and a scalar</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">Q</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="3"></td><td></td><td colspan="5"></td><td></td><td class="droppedname" colspan="2">size</td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_2r_sc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">000x</td><td class="iformname"><span class="goodlink"><a href="vmla_s.html">VMLA (by scalar)</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file vqdmlal.html unchanged">VQDMLAL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file vmlal_s.html unchanged">VMLAL (by scalar)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file vqdmlsl.html unchanged">VQDMLSL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">010x</td><td class="iformname"><span class="goodlink"><a href="vmls_s.html">VMLS (by scalar)</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file vqdmull.html unchanged">VQDMULL</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file vmlsl_s.html unchanged">VMLSL (by scalar)</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">100x</td><td class="iformname"><span class="brokenlink" title="file vmul_s.html unchanged">VMUL (by scalar)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file vmull_s.html unchanged">VMULL (by scalar)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file vqdmulh.html unchanged">VQDMULH</span></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file vqrdmulh.html unchanged">VQRDMULH</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1110</td><td class="iformname"><span class="goodlink"><a href="vqrdmlah.html">VQRDMLAH</a></span></td><td><ins>FEAT_RDM</ins><del>Armv8.1</del></td></tr><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><span class="goodlink"><a href="vqrdmlsh.html">VQRDMLSH</a></span></td><td><ins>FEAT_RDM</ins><del>Armv8.1</del></td></tr></tbody></table></div></div><hr/><h2><a id="t_simd_12reg" name="t_simd_12reg"></a>Advanced SIMD shifts and immediate generation</h2><div class="decode_navigation"><p>These instructions are under <a href="#simddp">Advanced SIMD data-processing</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr" colspan="1"></td><td class="lr" colspan="5">11111</td><td class="lr" colspan="1"></td><td class="lr" colspan="15">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
                  000xxxxxxxxxxx0
                </td><td class="iformname"><a href="#simd_1r_imm">Advanced SIMD one register and modified immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
                  != 000xxxxxxxxxxx0
                </td><td class="iformname"><a href="#simd_2r_shift">Advanced SIMD two registers and shift amount</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd_1r_imm"><a id="simd_1r_imm" name="simd_1r_imm"></a><h3 class="iclass">Advanced SIMD one register and modified immediate</h3><p>These instructions are under <a href="#t_simd_12reg">Advanced SIMD shifts and immediate generation</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">i</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">cmode</td><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_1r_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cmode</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vmov_i.html">VMOV (immediate)</a></span>
            —
            <span class="goodlink"><a href="vmov_i.html#t1">T1</a></span></td></tr><tr><td class="bitfield">0xx0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmvn_i.html unchanged">VMVN (immediate)</span>
            —
            <span class="brokenlink" title="file vmvn_i.html unchanged">T1</span></td></tr><tr><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vorr_i.html unchanged">VORR (immediate)</span>
            —
            <span class="brokenlink" title="file vorr_i.html unchanged">T1</span></td></tr><tr><td class="bitfield">0xx1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbic_i.html unchanged">VBIC (immediate)</span>
            —
            <span class="brokenlink" title="file vbic_i.html unchanged">T1</span></td></tr><tr><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vmov_i.html">VMOV (immediate)</a></span>
            —
            <span class="goodlink"><a href="vmov_i.html#t3">T3</a></span></td></tr><tr><td class="bitfield">10x0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmvn_i.html unchanged">VMVN (immediate)</span>
            —
            <span class="brokenlink" title="file vmvn_i.html unchanged">T2</span></td></tr><tr><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vorr_i.html unchanged">VORR (immediate)</span>
            —
            <span class="brokenlink" title="file vorr_i.html unchanged">T2</span></td></tr><tr><td class="bitfield">10x1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vbic_i.html unchanged">VBIC (immediate)</span>
            —
            <span class="brokenlink" title="file vbic_i.html unchanged">T2</span></td></tr><tr><td class="bitfield">11xx</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vmov_i.html">VMOV (immediate)</a></span>
            —
            <span class="goodlink"><a href="vmov_i.html#t4">T4</a></span></td></tr><tr><td class="bitfield">110x</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmvn_i.html unchanged">VMVN (immediate)</span>
            —
            <span class="brokenlink" title="file vmvn_i.html unchanged">T3</span></td></tr><tr><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vmov_i.html">VMOV (immediate)</a></span>
            —
            <span class="goodlink"><a href="vmov_i.html#t5">T5</a></span></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_2r_shift"><a id="simd_2r_shift" name="simd_2r_shift"></a><h3 class="iclass">Advanced SIMD two registers and shift amount</h3><p>These instructions are under <a href="#t_simd_12reg">Advanced SIMD shifts and immediate generation</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr" colspan="3">imm3H</td><td class="lr" colspan="3">imm3L</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">L</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        imm3H:imm3L:Vd:opc:L != 000xxxxxxxxxxx0 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_2r_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">imm3H:L</th><th class="bitfields" colspan="" rowspan="">imm3L</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vshr.html unchanged">VSHR</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vsra.html unchanged">VSRA</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">000</td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmovl.html unchanged">VMOVL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrshr.html unchanged">VRSHR</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vrsra.html unchanged">VRSRA</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vqshl_i.html unchanged">VQSHL, VQSHLU (immediate)</span>
            —
            <span class="brokenlink" title="file vqshl_i.html unchanged">VQSHL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vqshrn.html unchanged">VQSHRN, VQSHRUN</span>
            —
            <span class="brokenlink" title="file vqshrn.html unchanged">VQSHRN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqrshrn.html unchanged">VQRSHRN, VQRSHRUN</span>
            —
            <span class="brokenlink" title="file vqrshrn.html unchanged">VQRSHRN</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vshll.html unchanged">VSHLL</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vcvt_xs.html unchanged">VCVT (between floating-point and fixed-point, Advanced SIMD)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vshl_i.html unchanged">VSHL (immediate)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vshrn.html unchanged">VSHRN</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vrshrn.html unchanged">VRSHRN</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vsri.html unchanged">VSRI</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vsli.html unchanged">VSLI</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vqshl_i.html unchanged">VQSHL, VQSHLU (immediate)</span>
            —
            <span class="brokenlink" title="file vqshl_i.html unchanged">VQSHLU</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vqshrn.html unchanged">VQSHRN, VQSHRUN</span>
            —
            <span class="brokenlink" title="file vqshrn.html unchanged">VQSHRUN</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vqrshrn.html unchanged">VQRSHRN, VQRSHRUN</span>
            —
            <span class="brokenlink" title="file vqrshrn.html unchanged">VQRSHRUN</span></td></tr></tbody></table></div></div><hr/><h2><a id="sysldst_mov64" name="sysldst_mov64"></a>Advanced SIMD and System register load/store and 64-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="9"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
                00x0
              </td><td class="bitfield">
                0x
              </td><td class="iformname"><a href="#simdfp_mov64">Advanced SIMD and floating-point 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
                00x0
              </td><td class="bitfield">
                11
              </td><td class="iformname"><a href="#cp_mov64">System register 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
                != 00x0
              </td><td class="bitfield">
                0x
              </td><td class="iformname"><a href="#simdfp_ldst">Advanced SIMD and floating-point load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
                != 00x0
              </td><td class="bitfield">
                11
              </td><td class="iformname"><a href="#cp_ldst">System register Load/Store</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                10
              </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-simdfp_mov64"><a id="simdfp_mov64" name="simdfp_mov64"></a><h3 class="iclass">Advanced SIMD and floating-point 64-bit move</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">op</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr">M</td><td class="lr">o3</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simdfp_mov64"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmov_ss.html unchanged">VMOV (between two general-purpose registers and two single-precision registers)</span>
            —
            <span class="brokenlink" title="file vmov_ss.html unchanged">from general-purpose registers</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmov_d.html unchanged">VMOV (between two general-purpose registers and a doubleword floating-point register)</span>
            —
            <span class="brokenlink" title="file vmov_d.html unchanged">from general-purpose registers</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmov_ss.html unchanged">VMOV (between two general-purpose registers and two single-precision registers)</span>
            —
            <span class="brokenlink" title="file vmov_ss.html unchanged">to general-purpose registers</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmov_d.html unchanged">VMOV (between two general-purpose registers and a doubleword floating-point register)</span>
            —
            <span class="brokenlink" title="file vmov_d.html unchanged">to general-purpose registers</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cp_mov64"><a id="cp_mov64" name="cp_mov64"></a><h3 class="iclass">System register 64-bit move</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">L</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="4">opc1</td><td class="lr" colspan="4">CRm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cp_mov64"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mcrr.html unchanged">MCRR</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file mrrc.html unchanged">MRRC</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simdfp_ldst"><a id="simdfp_ldst" name="simdfp_ldst"></a><h3 class="iclass">Advanced SIMD and floating-point load/store</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">D</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        P:U:D:W != 00x0 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simdfp_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">W</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">imm8</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vstm.html unchanged">VSTM, VSTMDB, VSTMIA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><span class="brokenlink" title="file vstm.html unchanged">VSTM, VSTMDB, VSTMIA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><span class="brokenlink" title="file fstmx.html unchanged">FSTMDBX, FSTMIAX</span>
            —
            <span class="brokenlink" title="file fstmx.html unchanged">Increment After</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vldm.html unchanged">VLDM, VLDMDB, VLDMIA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><span class="brokenlink" title="file vldm.html unchanged">VLDM, VLDMDB, VLDMIA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><span class="brokenlink" title="file fldmx.html unchanged">FLDM*X (FLDMDBX, FLDMIAX)</span>
            —
            <span class="brokenlink" title="file fldmx.html unchanged">Increment After</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vstr.html">VSTR</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vldr_i.html">VLDR (immediate)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vstm.html unchanged">VSTM, VSTMDB, VSTMIA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><span class="brokenlink" title="file vstm.html unchanged">VSTM, VSTMDB, VSTMIA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><span class="brokenlink" title="file fstmx.html unchanged">FSTMDBX, FSTMIAX</span>
            —
            <span class="brokenlink" title="file fstmx.html unchanged">Decrement Before</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vldm.html unchanged">VLDM, VLDMDB, VLDMIA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><span class="brokenlink" title="file vldm.html unchanged">VLDM, VLDMDB, VLDMIA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><span class="brokenlink" title="file fldmx.html unchanged">FLDM*X (FLDMDBX, FLDMIAX)</span>
            —
            <span class="brokenlink" title="file fldmx.html unchanged">Decrement Before</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vldr_l.html">VLDR (literal)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cp_ldst"><a id="cp_ldst" name="cp_ldst"></a><h3 class="iclass">System register Load/Store</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">D</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">CRd</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        P:U:D:W != 00x0 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cp_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P:U:W</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">CRd</th><th class="bitfields" colspan="" rowspan="">cp15</th></tr></thead><tbody><tr><td class="bitfield">!= 000</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">!= 000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldc_l.html unchanged">LDC (literal)</span></td></tr><tr><td class="bitfield">!= 000</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">!= 000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0x1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stc.html unchanged">STC</span>
            —
            <span class="brokenlink" title="file stc.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">0x1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldc_i.html unchanged">LDC (immediate)</span>
            —
            <span class="brokenlink" title="file ldc_i.html unchanged">post-indexed</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stc.html unchanged">STC</span>
            —
            <span class="brokenlink" title="file stc.html unchanged">unindexed</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldc_i.html unchanged">LDC (immediate)</span>
            —
            <span class="brokenlink" title="file ldc_i.html unchanged">unindexed</span></td></tr><tr><td class="bitfield">1x0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stc.html unchanged">STC</span>
            —
            <span class="brokenlink" title="file stc.html unchanged">offset</span></td></tr><tr><td class="bitfield">1x0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldc_i.html unchanged">LDC (immediate)</span>
            —
            <span class="brokenlink" title="file ldc_i.html unchanged">offset</span></td></tr><tr><td class="bitfield">1x1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stc.html unchanged">STC</span>
            —
            <span class="brokenlink" title="file stc.html unchanged">pre-indexed</span></td></tr><tr><td class="bitfield">1x1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldc_i.html unchanged">LDC (immediate)</span>
            —
            <span class="brokenlink" title="file ldc_i.html unchanged">pre-indexed</span></td></tr></tbody></table></div></div><hr/><h2><a id="sys_mov32" name="sys_mov32"></a>Advanced SIMD and System register 32-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11101110</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="3"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th><th rowspan="2">
              Architecture version
            </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
                000
              </td><td class="bitfield">
                000
              </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
                000
              </td><td class="bitfield">
                001
              </td><td class="iformname"><span class="goodlink"><a href="vmov_h.html">VMOV (between general-purpose register and half-precision)</a></span></td><td><ins>FEAT_FP16</ins><del>Armv8.2</del></td></tr><tr class="instructiontable"><td class="bitfield">
                000
              </td><td class="bitfield">
                010
              </td><td class="iformname"><span class="brokenlink" title="file vmov_s.html unchanged">VMOV (between general-purpose register and single-precision)</span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
                001
              </td><td class="bitfield">
                010
              </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
                01x
              </td><td class="bitfield">
                010
              </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
                10x
              </td><td class="bitfield">
                010
              </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
                110
              </td><td class="bitfield">
                010
              </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
                111
              </td><td class="bitfield">
                010
              </td><td class="iformname"><a href="#fp_msr">Floating-point move special register</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                011
              </td><td class="iformname"><a href="#simd_dup_el">Advanced SIMD 8/16/32-bit element move/duplicate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                10x
              </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                11x
              </td><td class="iformname"><a href="#cp_mov32">System register 32-bit move</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-fp_msr"><a id="fp_msr" name="fp_msr"></a><h3 class="iclass">Floating-point move special register</h3><p>These instructions are under <a href="#sys_mov32">Advanced SIMD and System register 32-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">reg</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_msr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmsr.html unchanged">VMSR</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vmrs.html unchanged">VMRS</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_dup_el"><a id="simd_dup_el" name="simd_dup_el"></a><h3 class="iclass">Advanced SIMD 8/16/32-bit element move/duplicate</h3><p>These instructions are under <a href="#sys_mov32">Advanced SIMD and System register 32-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc1</td><td class="lr">L</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr" colspan="2">opc2</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_dup_el"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc1</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vmov_rs.html unchanged">VMOV (general-purpose register to scalar)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vmov_sr.html unchanged">VMOV (scalar to general-purpose register)</span></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">0</td><td class="bitfield">0x</td><td class="iformname"><span class="brokenlink" title="file vdup_r.html unchanged">VDUP (general-purpose register)</span></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">0</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cp_mov32"><a id="cp_mov32" name="cp_mov32"></a><h3 class="iclass">System register 32-bit move</h3><p>These instructions are under <a href="#sys_mov32">Advanced SIMD and System register 32-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc1</td><td class="lr">L</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="3">opc2</td><td class="lr">1</td><td class="lr" colspan="4">CRm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cp_mov32"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mcr.html unchanged">MCR</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file mrc.html unchanged">MRC</span></td></tr></tbody></table></div></div><hr/><h2><a id="fpdp" name="fpdp"></a>Floating-point data-processing</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11101110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">10</td><td class="lr" colspan="3"></td><td class="lr">op1</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
                1x11
              </td><td class="bitfield">
                1
              </td><td class="iformname"><a href="#fp_2r">Floating-point data-processing (two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1x11
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#fp_movi">Floating-point move immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
                != 1x11
              </td><td class="bitfield"></td><td class="iformname"><a href="#fp_3r">Floating-point data-processing (three registers)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-fp_2r"><a id="fp_2r" name="fp_2r"></a><h3 class="iclass">Floating-point data-processing (two registers)</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">o3</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_2r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vabs.html">VABS</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmov_r.html unchanged">VMOV (register)</span>
            —
            <span class="brokenlink" title="file vmov_r.html unchanged">single-precision scalar</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vmov_r.html unchanged">VMOV (register)</span>
            —
            <span class="brokenlink" title="file vmov_r.html unchanged">double-precision scalar</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vneg.html">VNEG</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vsqrt.html">VSQRT</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvtb.html unchanged">VCVTB</span>
            —
            <span class="brokenlink" title="file vcvtb.html unchanged">half-precision to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvtt.html unchanged">VCVTT</span>
            —
            <span class="brokenlink" title="file vcvtt.html unchanged">half-precision to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcvtb_bfs.html">VCVTB (BFloat16)</a></span></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vcvtt_bfs.html">VCVTT (BFloat16)</a></span></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvtb.html unchanged">VCVTB</span>
            —
            <span class="brokenlink" title="file vcvtb.html unchanged">single-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvtt.html unchanged">VCVTT</span>
            —
            <span class="brokenlink" title="file vcvtt.html unchanged">single-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vcvtb.html unchanged">VCVTB</span>
            —
            <span class="brokenlink" title="file vcvtb.html unchanged">double-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvtt.html unchanged">VCVTT</span>
            —
            <span class="brokenlink" title="file vcvtt.html unchanged">double-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcmp.html">VCMP</a></span>
            —
            <span class="goodlink"><a href="vcmp.html#t1">T1</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vcmpe.html">VCMPE</a></span>
            —
            <span class="goodlink"><a href="vcmpe.html#t1">T1</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcmp.html">VCMP</a></span>
            —
            <span class="goodlink"><a href="vcmp.html#t2">T2</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vcmpe.html">VCMPE</a></span>
            —
            <span class="goodlink"><a href="vcmpe.html#t2">T2</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vrintr_vfp.html">VRINTR</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vrintz_vfp.html">VRINTZ (floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vrintx_vfp.html">VRINTX (floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvt_ds.html unchanged">VCVT (between double-precision and single-precision)</span>
            —
            <span class="brokenlink" title="file vcvt_ds.html unchanged">single-precision to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file vcvt_ds.html unchanged">VCVT (between double-precision and single-precision)</span>
            —
            <span class="brokenlink" title="file vcvt_ds.html unchanged">double-precision to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vcvt_vi.html">VCVT (integer to floating-point, floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vjcvt.html">VJCVT</a></span></td><td><ins>FEAT_JSCVT</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vcvt_xv.html">VCVT (between floating-point and fixed-point, floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcvtr_iv.html">VCVTR</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vcvt_iv.html">VCVT (floating-point to integer, floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcvtr_iv.html">VCVTR</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vcvt_iv.html">VCVT (floating-point to integer, floating-point)</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vcvt_xv.html">VCVT (between floating-point and fixed-point, floating-point)</a></span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fp_movi"><a id="fp_movi" name="fp_movi"></a><h3 class="iclass">Floating-point move immediate</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4H</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr" colspan="4">imm4L</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_movi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="vmov_i.html">VMOV (immediate)</a></span>
            —
            <span class="goodlink"><a href="vmov_i.html#VMOV_i_T2_H">half-precision scalar</a></span></td><td><ins>FEAT_FP16</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="vmov_i.html">VMOV (immediate)</a></span>
            —
            <span class="goodlink"><a href="vmov_i.html#VMOV_i_T2_S">single-precision scalar</a></span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="vmov_i.html">VMOV (immediate)</a></span>
            —
            <span class="goodlink"><a href="vmov_i.html#VMOV_i_T2_D">double-precision scalar</a></span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fp_3r"><a id="fp_3r" name="fp_3r"></a><h3 class="iclass">Floating-point data-processing (three registers)</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">o0</td><td class="lr">D</td><td class="lr" colspan="2">o1</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">N</td><td class="lr">o2</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        o0:D:o1 != 1x11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_3r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o0:o1</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 111</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vmla_f.html">VMLA (floating-point)</a></span></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vmls_f.html">VMLS (floating-point)</a></span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vnmls.html">VNMLS</a></span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vnmla.html">VNMLA</a></span></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vmul_f.html">VMUL (floating-point)</a></span></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vnmul.html">VNMUL</a></span></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vadd_f.html">VADD (floating-point)</a></span></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vsub_f.html">VSUB (floating-point)</a></span></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vdiv.html">VDIV</a></span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vfnms.html">VFNMS</a></span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfnma.html">VFNMA</a></span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vfma.html">VFMA</a></span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfms.html">VFMS</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="advsimdext" name="advsimdext"></a>Additional Advanced SIMD and floating-point instructions</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">111111</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="6">op1</td><td class="lr" colspan="4"></td><td class="lr" colspan="1">1</td><td class="lr">op2</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="1"></td><td class="lr">op4</td><td class="lr" colspan="1"></td><td class="lr">op5</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;2:1> != 11 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
                0xx
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
                0x
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#simd_3sameext">Advanced SIMD three registers of the same length extension</a></td></tr><tr class="instructiontable"><td class="bitfield">
                100
              </td><td class="bitfield"></td><td class="bitfield">
                0
              </td><td class="bitfield">
                != 00
              </td><td class="bitfield">
                0
              </td><td class="bitfield">
                0
              </td><td class="iformname"><span class="goodlink"><a href="vsel.html">VSELEQ, VSELGE, VSELGT, VSELVS</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
                101
              </td><td class="bitfield">
                00xxxx
              </td><td class="bitfield">
                0
              </td><td class="bitfield">
                != 00
              </td><td class="bitfield"></td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#fp_minmax">Floating-point minNum/maxNum</a></td></tr><tr class="instructiontable"><td class="bitfield">
                101
              </td><td class="bitfield">
                110000
              </td><td class="bitfield">
                0
              </td><td class="bitfield">
                != 00
              </td><td class="bitfield">
                1
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#fp_extins">Floating-point extraction and insertion</a></td></tr><tr class="instructiontable"><td class="bitfield">
                101
              </td><td class="bitfield">
                111xxx
              </td><td class="bitfield">
                0
              </td><td class="bitfield">
                != 00
              </td><td class="bitfield">
                1
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#fp_toint">Floating-point directed convert to integer</a></td></tr><tr class="instructiontable"><td class="bitfield">
                10x
              </td><td class="bitfield"></td><td class="bitfield">
                0
              </td><td class="bitfield">
                00
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#tfloatdpmac">Advanced SIMD and floating-point multiply with accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield">
                10x
              </td><td class="bitfield"></td><td class="bitfield">
                1
              </td><td class="bitfield">
                0x
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#tsimd_dotprod">Advanced SIMD and floating-point dot product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd_3sameext"><a id="simd_3sameext" name="simd_3sameext"></a><h3 class="iclass">Advanced SIMD three registers of the same length extension</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr">1</td><td class="lr">op3</td><td class="lr">0</td><td class="lr">op4</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_3sameext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">op4</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcadd.html">VCADD</a></span>
            —
            <span class="goodlink"><a href="vcadd.html#VCADD_T1_D">64-bit SIMD vector</a></span></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcadd.html">VCADD</a></span>
            —
            <span class="goodlink"><a href="vcadd.html#VCADD_T1_Q">128-bit SIMD vector</a></span></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vmmla.html">VMMLA</a></span></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vdot.html">VDOT (vector)</a></span>
            —
            <span class="goodlink"><a href="vdot.html#VDOT_T1_D">64-bit SIMD vector</a></span></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vdot.html">VDOT (vector)</a></span>
            —
            <span class="goodlink"><a href="vdot.html#VDOT_T1_Q">128-bit SIMD vector</a></span></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfmal.html">VFMAL (vector)</a></span></td><td><ins>FEAT_FHM</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vsmmla.html">VSMMLA</a></span></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vummla.html">VUMMLA</a></span></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vsdot.html">VSDOT (vector)</a></span>
            —
            <span class="goodlink"><a href="vsdot.html#VSDOT_T1_D">64-bit SIMD vector</a></span></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vudot.html">VUDOT (vector)</a></span>
            —
            <span class="goodlink"><a href="vudot.html#VUDOT_T1_D">64-bit SIMD vector</a></span></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vsdot.html">VSDOT (vector)</a></span>
            —
            <span class="goodlink"><a href="vsdot.html#VSDOT_T1_Q">128-bit SIMD vector</a></span></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vudot.html">VUDOT (vector)</a></span>
            —
            <span class="goodlink"><a href="vudot.html#VUDOT_T1_Q">128-bit SIMD vector</a></span></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfma_bf.html">VFMAB, VFMAT (BFloat16, vector)</a></span></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfmsl.html">VFMSL (vector)</a></span></td><td><ins>FEAT_FHM</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vusmmla.html">VUSMMLA</a></span></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vusdot.html">VUSDOT (vector)</a></span>
            —
            <span class="goodlink"><a href="vusdot.html#VUSDOT_T1_D">64-bit SIMD vector</a></span></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vusdot.html">VUSDOT (vector)</a></span>
            —
            <span class="goodlink"><a href="vusdot.html#VUSDOT_T1_Q">128-bit SIMD vector</a></span></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcmla.html">VCMLA</a></span></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fp_minmax"><a id="fp_minmax" name="fp_minmax"></a><h3 class="iclass">Floating-point minNum/maxNum</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">N</td><td class="lr">op</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_minmax"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vmaxnm.html">VMAXNM</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vminnm.html">VMINNM</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fp_extins"><a id="fp_extins" name="fp_extins"></a><h3 class="iclass">Floating-point extraction and insertion</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="6"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_extins"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vmovx.html">VMOVX</a></span></td><td><ins>FEAT_FP16</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vins.html">VINS</a></span></td><td><ins>FEAT_FP16</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fp_toint"><a id="fp_toint" name="fp_toint"></a><h3 class="iclass">Floating-point directed convert to integer</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="2">RM</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="3"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_toint"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">RM</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vrinta_vfp.html">VRINTA (floating-point)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vrintn_vfp.html">VRINTN (floating-point)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vrintp_vfp.html">VRINTP (floating-point)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vrintm_vfp.html">VRINTM (floating-point)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vcvta_vfp.html">VCVTA (floating-point)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vcvtn_vfp.html">VCVTN (floating-point)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vcvtp_vfp.html">VCVTP (floating-point)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="vcvtm_vfp.html">VCVTM (floating-point)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-tfloatdpmac"><a id="tfloatdpmac" name="tfloatdpmac"></a><h3 class="iclass">Advanced SIMD and floating-point multiply with accumulate</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-tfloatdpmac"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcmla_s.html">VCMLA (by element)</a></span>
            —
            <span class="goodlink"><a href="vcmla_s.html#VCMLA_s_T1_QH">128-bit SIMD vector of half-precision floating-point</a></span></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfmal_s.html">VFMAL (by scalar)</a></span></td><td><ins>FEAT_FHM</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfmsl_s.html">VFMSL (by scalar)</a></span></td><td><ins>FEAT_FHM</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vfma_bfs.html">VFMAB, VFMAT (BFloat16, by scalar)</a></span></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcmla_s.html">VCMLA (by element)</a></span>
            —
            <span class="goodlink"><a href="vcmla_s.html#VCMLA_s_T1_DS">64-bit SIMD vector of single-precision floating-point</a></span></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vcmla_s.html">VCMLA (by element)</a></span>
            —
            <span class="goodlink"><a href="vcmla_s.html#VCMLA_s_T1_QS">128-bit SIMD vector of single-precision floating-point</a></span></td><td><ins>FEAT_FCMA</ins><del>Armv8.3</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-tsimd_dotprod"><a id="tsimd_dotprod" name="tsimd_dotprod"></a><h3 class="iclass">Advanced SIMD and floating-point dot product</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">op4</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-tsimd_dotprod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op4</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vdot_s.html">VDOT (by element)</a></span>
            —
            <span class="goodlink"><a href="vdot_s.html#VDOT_s_T1_D">64-bit SIMD vector</a></span></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vdot_s.html">VDOT (by element)</a></span>
            —
            <span class="goodlink"><a href="vdot_s.html#VDOT_s_T1_Q">128-bit SIMD vector</a></span></td><td><ins>FEAT_AA32BF16</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vsdot_s.html">VSDOT (by element)</a></span>
            —
            <span class="goodlink"><a href="vsdot_s.html#VSDOT_s_T1_D">64-bit SIMD vector</a></span></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vudot_s.html">VUDOT (by element)</a></span>
            —
            <span class="goodlink"><a href="vudot_s.html#VUDOT_s_T1_D">64-bit SIMD vector</a></span></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vsdot_s.html">VSDOT (by element)</a></span>
            —
            <span class="goodlink"><a href="vsdot_s.html#VSDOT_s_T1_Q">128-bit SIMD vector</a></span></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vudot_s.html">VUDOT (by element)</a></span>
            —
            <span class="goodlink"><a href="vudot_s.html#VUDOT_s_T1_Q">128-bit SIMD vector</a></span></td><td><ins>FEAT_DotProd</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vusdot_s.html">VUSDOT (by element)</a></span>
            —
            <span class="goodlink"><a href="vusdot_s.html#VUSDOT_s_T1_D">64-bit SIMD vector</a></span></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vsudot_s.html">VSUDOT (by element)</a></span>
            —
            <span class="goodlink"><a href="vsudot_s.html#VSUDOT_s_T1_D">64-bit SIMD vector</a></span></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="vusdot_s.html">VUSDOT (by element)</a></span>
            —
            <span class="goodlink"><a href="vusdot_s.html#VUSDOT_s_T1_Q">128-bit SIMD vector</a></span></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="vsudot_s.html">VSUDOT (by element)</a></span>
            —
            <span class="goodlink"><a href="vsudot_s.html#VSUDOT_s_T1_Q">128-bit SIMD vector</a></span></td><td><ins>FEAT_AA32I8MM</ins><del>Armv8.6</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstm"><a id="ldstm" name="ldstm"></a><h3 class="iclass">Load/store multiple</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr">P</td><td class="lr">M</td><td class="lr" colspan="14">register_list</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srs.html unchanged">SRS, SRSDA, SRSDB, SRSIA, SRSIB</span>
            —
            <span class="brokenlink" title="file srs.html unchanged">T1</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rfe.html unchanged">RFE, RFEDA, RFEDB, RFEIA, RFEIB</span>
            —
            <span class="brokenlink" title="file rfe.html unchanged">T1</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="stm.html">STM, STMIA, STMEA</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldm.html">LDM, LDMIA, LDMFD</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="stmdb.html">STMDB, STMFD</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldmdb.html">LDMDB, LDMEA</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srs.html unchanged">SRS, SRSDA, SRSDB, SRSIA, SRSIB</span>
            —
            <span class="brokenlink" title="file srs.html unchanged">T2</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rfe.html unchanged">RFE, RFEDA, RFEDB, RFEIA, RFEIB</span>
            —
            <span class="brokenlink" title="file rfe.html unchanged">T2</span></td></tr></tbody></table></div></div><hr/><h2><a id="dstd" name="dstd"></a>Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110100</td><td class="lr" colspan="4">op0</td><td class="lr">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="8"></td><td class="lr" colspan="3">op3</td><td class="lr" colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;1> == 1 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstex">Load/store exclusive</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><span class="brokenlink" title="file tbb.html unchanged">TBB, TBH</span></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="iformname"><a href="#ldstex_bhd">Load/store exclusive byte/half/dual</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1xx
            </td><td class="iformname"><a href="#ldastl">Load-acquire / Store-release</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x11
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstd_post">Load/store dual (immediate, post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x10
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstd_imm">Load/store dual (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x11
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstd_pre">Load/store dual (immediate, pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 0xx0
            </td><td class="bitfield"></td><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldrd_l.html unchanged">LDRD (literal)</span></td></tr></table></div><hr/><div class="iclass" id="iclass-ldstex"><a id="ldstex" name="ldstex"></a><h3 class="iclass">Load/store exclusive</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstex"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strex.html unchanged">STREX</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrex.html unchanged">LDREX</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstex_bhd"><a id="ldstex_bhd" name="ldstex_bhd"></a><h3 class="iclass">Load/store exclusive byte/half/dual</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">sz</td><td class="lr" colspan="4">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstex_bhd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">sz</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file strexb.html unchanged">STREXB</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file strexh.html unchanged">STREXH</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file strexd.html unchanged">STREXD</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldrexb.html unchanged">LDREXB</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrexh.html unchanged">LDREXH</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrexd.html unchanged">LDREXD</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldastl"><a id="ldastl" name="ldastl"></a><h3 class="iclass">Load-acquire / Store-release</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr">1</td><td class="lr">op</td><td class="lr" colspan="2">sz</td><td class="lr" colspan="4">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldastl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">sz</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stlb.html unchanged">STLB</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stlh.html unchanged">STLH</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stl.html unchanged">STL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stlexb.html unchanged">STLEXB</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stlexh.html unchanged">STLEXH</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stlex.html unchanged">STLEX</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file stlexd.html unchanged">STLEXD</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldab.html unchanged">LDAB</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldah.html unchanged">LDAH</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file lda.html unchanged">LDA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldaexb.html unchanged">LDAEXB</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldaexh.html unchanged">LDAEXH</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldaex.html unchanged">LDAEX</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldaexd.html unchanged">LDAEXD</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstd_post"><a id="ldstd_post" name="ldstd_post"></a><h3 class="iclass">Load/store dual (immediate, post-indexed)</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="l">1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstd_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strd_i.html unchanged">STRD (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrd_i.html unchanged">LDRD (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstd_imm"><a id="ldstd_imm" name="ldstd_imm"></a><h3 class="iclass">Load/store dual (immediate)</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstd_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strd_i.html unchanged">STRD (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrd_i.html unchanged">LDRD (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstd_pre"><a id="ldstd_pre" name="ldstd_pre"></a><h3 class="iclass">Load/store dual (immediate, pre-indexed)</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstd_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strd_i.html unchanged">STRD (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrd_i.html unchanged">LDRD (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dpint_shiftr"><a id="dpint_shiftr" name="dpint_shiftr"></a><h3 class="iclass">Data-processing (shifted register)</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">op1</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr">(0)</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="2">stype</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dpint_shiftr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">imm3:imm2:stype</th><th class="bitfields" colspan="" rowspan="">Rd</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file and_r.html unchanged">AND, ANDS (register)</span>
            —
            <span class="brokenlink" title="file and_r.html unchanged">AND, rotate right with extend</span></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file and_r.html unchanged">AND, ANDS (register)</span>
            —
            <span class="brokenlink" title="file and_r.html unchanged">ANDS, shift or rotate by value</span></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file tst_r.html unchanged">TST (register)</span>
            —
            <span class="brokenlink" title="file tst_r.html unchanged">shift or rotate by value</span></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file and_r.html unchanged">AND, ANDS (register)</span>
            —
            <span class="brokenlink" title="file and_r.html unchanged">ANDS, rotate right with extend</span></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file tst_r.html unchanged">TST (register)</span>
            —
            <span class="brokenlink" title="file tst_r.html unchanged">rotate right with extend</span></td></tr><tr><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file bic_r.html unchanged">BIC, BICS (register)</span></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file orr_r.html unchanged">ORR, ORRS (register)</span>
            —
            <span class="brokenlink" title="file orr_r.html unchanged">ORR</span></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mov_r.html unchanged">MOV, MOVS (register)</span>
            —
            <span class="brokenlink" title="file mov_r.html unchanged">MOV</span></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file orr_r.html unchanged">ORR, ORRS (register)</span>
            —
            <span class="brokenlink" title="file orr_r.html unchanged">ORRS</span></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mov_r.html unchanged">MOV, MOVS (register)</span>
            —
            <span class="brokenlink" title="file mov_r.html unchanged">MOVS</span></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file orn_r.html unchanged">ORN, ORNS (register)</span>
            —
            <span class="brokenlink" title="file orn_r.html unchanged">not flag setting</span></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mvn_r.html unchanged">MVN, MVNS (register)</span>
            —
            <span class="brokenlink" title="file mvn_r.html unchanged">MVN</span></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file orn_r.html unchanged">ORN, ORNS (register)</span>
            —
            <span class="brokenlink" title="file orn_r.html unchanged">flag setting</span></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mvn_r.html unchanged">MVN, MVNS (register)</span>
            —
            <span class="brokenlink" title="file mvn_r.html unchanged">MVNS</span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file eor_r.html unchanged">EOR, EORS (register)</span>
            —
            <span class="brokenlink" title="file eor_r.html unchanged">EOR, rotate right with extend</span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file eor_r.html unchanged">EOR, EORS (register)</span>
            —
            <span class="brokenlink" title="file eor_r.html unchanged">EORS, shift or rotate by value</span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file teq_r.html unchanged">TEQ (register)</span>
            —
            <span class="brokenlink" title="file teq_r.html unchanged">shift or rotate by value</span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file eor_r.html unchanged">EOR, EORS (register)</span>
            —
            <span class="brokenlink" title="file eor_r.html unchanged">EORS, rotate right with extend</span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file teq_r.html unchanged">TEQ (register)</span>
            —
            <span class="brokenlink" title="file teq_r.html unchanged">rotate right with extend</span></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx00</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file pkh.html unchanged">PKHBT, PKHTB</span>
            —
            <span class="brokenlink" title="file pkh.html unchanged">PKHBT</span></td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file pkh.html unchanged">PKHBT, PKHTB</span>
            —
            <span class="brokenlink" title="file pkh.html unchanged">PKHTB</span></td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file add_r.html unchanged">ADD, ADDS (register)</span>
            —
            <span class="brokenlink" title="file add_r.html unchanged">ADD</span></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file add_sp_r.html unchanged">ADD, ADDS (SP plus register)</span>
            —
            <span class="brokenlink" title="file add_sp_r.html unchanged">ADD</span></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file add_r.html unchanged">ADD, ADDS (register)</span>
            —
            <span class="brokenlink" title="file add_r.html unchanged">ADDS</span></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file add_sp_r.html unchanged">ADD, ADDS (SP plus register)</span>
            —
            <span class="brokenlink" title="file add_sp_r.html unchanged">ADDS</span></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file cmn_r.html unchanged">CMN (register)</span></td></tr><tr><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1010</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file adc_r.html unchanged">ADC, ADCS (register)</span></td></tr><tr><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file sbc_r.html unchanged">SBC, SBCS (register)</span></td></tr><tr><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file sub_r.html unchanged">SUB, SUBS (register)</span>
            —
            <span class="brokenlink" title="file sub_r.html unchanged">SUB</span></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file sub_sp_r.html unchanged">SUB, SUBS (SP minus register)</span>
            —
            <span class="brokenlink" title="file sub_sp_r.html unchanged">SUB</span></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file sub_r.html unchanged">SUB, SUBS (register)</span>
            —
            <span class="brokenlink" title="file sub_r.html unchanged">SUBS</span></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file sub_sp_r.html unchanged">SUB, SUBS (SP minus register)</span>
            —
            <span class="brokenlink" title="file sub_sp_r.html unchanged">SUBS</span></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file cmp_r.html unchanged">CMP (register)</span></td></tr><tr><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file rsb_r.html unchanged">RSB, RSBS (register)</span></td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="bcrtrl" name="bcrtrl"></a>Branches and miscellaneous control</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5">11110</td><td class="lr">op0</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="3">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="3">op4</td><td class="lr" colspan="2"></td><td class="lr">op5</td><td class="lr" colspan="5"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file msr_r.html unchanged">MSR (register)</span></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><span class="brokenlink" title="file msr_br.html unchanged">MSR (Banked register)</span></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><a href="#hints">Hints</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="iformname"><a href="#cps">Change processor state</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#system">Miscellaneous system</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file bxj.html unchanged">BXJ</span></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#eret">Exception return</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="mrs.html">MRS</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><span class="brokenlink" title="file mrs_br.html unchanged">MRS (Banked register)</span></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#dcps">DCPS</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#except">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 111x
            </td><td class="bitfield"></td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file b.html unchanged">B</span>
                      —
                      <span class="brokenlink" title="file b.html unchanged">T3</span></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file b.html unchanged">B</span>
                      —
                      <span class="brokenlink" title="file b.html unchanged">T4</span></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file bl_i.html unchanged">BL, BLX (immediate)</span>
                      —
                      <span class="brokenlink" title="file bl_i.html unchanged">T2</span></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file bl_i.html unchanged">BL, BLX (immediate)</span>
                      —
                      <span class="brokenlink" title="file bl_i.html unchanged">T1</span></td></tr></table></div><hr/><div class="iclass" id="iclass-hints"><a id="hints" name="hints"></a><h3 class="iclass">Hints</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">hint</td><td class="lr" colspan="4">option</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-hints"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan="">hint</th><th class="bitfields" colspan="" rowspan="">option</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file nop.html unchanged">NOP</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file yield.html unchanged">YIELD</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0010</td><td class="iformname"><span class="goodlink"><a href="wfe.html">WFE</a></span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0011</td><td class="iformname"><span class="goodlink"><a href="wfi.html">WFI</a></span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file sev.html unchanged">SEV</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file sevl.html unchanged">SEVL</span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">011x</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1xxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0000</td><td class="iformname"><span class="goodlink"><a href="esb.html">ESB</a></span></td><td><ins>FEAT_RAS</ins><del>Armv8.2</del></td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0001</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0010</td><td class="iformname"><span class="goodlink"><a href="tsb.html">TSB CSYNC</a></span></td><td><ins>FEAT_TRF</ins><del>Armv8.4</del></td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0011</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file csdb.html unchanged">CSDB</span></td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0101</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">011x</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">1xxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">001x</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">10xx</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">110x</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">1110</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file dbg.html unchanged">DBG</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cps"><a id="cps" name="cps"></a><h3 class="iclass">Change processor state</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="lr" colspan="2">imod</td><td class="lr">M</td><td class="lr">A</td><td class="lr">I</td><td class="lr">F</td><td class="lr" colspan="5">mode</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        imod:M != 000 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cps"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">imod</th><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file cps.html unchanged">CPS, CPSID, CPSIE</span>
            —
            <span class="brokenlink" title="file cps.html unchanged">change mode</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file cps.html unchanged">CPS, CPSID, CPSIE</span>
            —
            <span class="brokenlink" title="file cps.html unchanged">interrupt enable and change mode</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file cps.html unchanged">CPS, CPSID, CPSIE</span>
            —
            <span class="brokenlink" title="file cps.html unchanged">interrupt disable and change mode</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-system"><a id="system" name="system"></a><h3 class="iclass">Miscellaneous system</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="4">option</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-system"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">option</th></tr></thead><tbody><tr><td class="bitfield">000x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file clrex.html unchanged">CLREX</span></td></tr><tr><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">!= 0x00</td><td class="iformname"><span class="goodlink"><a href="dsb.html">DSB</a></span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ssbb.html unchanged">SSBB</span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file pssbb.html unchanged">PSSBB</span></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file dmb.html unchanged">DMB</span></td></tr><tr><td class="bitfield">0110</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file isb.html unchanged">ISB</span></td></tr><tr><td class="bitfield">0111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file sb.html unchanged">SB</span></td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-eret"><a id="eret" name="eret"></a><h3 class="iclass">Exception return</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-eret"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>Rn:imm8</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>!= 111000000000</ins></td><td class="iformname"><span class="goodlink"><a href="sub_i.html"><ins>SUB, SUBS (immediate)</ins></a></span></td></tr><tr><td class="bitfield"><ins>111000000000</ins></td><td class="iformname"><span class="brokenlink" title="file eret.html unchanged"><ins>ERET</ins></span></td></tr></tbody></table><table class="instructiontable" id="instructiontable-eret"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>Rn</del></th><th class="bitfields" colspan="" rowspan=""><del>imm8</del></th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"><del>!= 00000000</del></td><td class="iformname"><span class="goodlink"><a href="sub_i.html"><del>SUB, SUBS (immediate)</del></a></span></td></tr><tr><td class="bitfield"><del>1110</del></td><td class="bitfield"><del>00000000</del></td><td class="iformname"><span class="brokenlink" title="file eret.html unchanged"><del>ERET</del></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dcps"><a id="dcps" name="dcps"></a><h3 class="iclass">DCPS</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="10">imm10</td><td class="lr" colspan="2">opt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dcps"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">imm4</th><th class="bitfields" colspan="" rowspan="">imm10</th><th class="bitfields" colspan="" rowspan="">opt</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">!= 0000000000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="dcps1.html">DCPS1</a></span></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file dcps2.html unchanged">DCPS2</span></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="dcps3.html">DCPS3</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-except"><a id="except" name="except"></a><h3 class="iclass">Exception generation</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td class="r">0</td><td class="lr">o2</td><td class="lr">0</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-except"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file hvc.html unchanged">HVC</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smc.html unchanged">SMC</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udf.html unchanged">UDF</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dpint_immm"><a id="dpint_immm" name="dpint_immm"></a><h3 class="iclass">Data-processing (modified immediate)</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="lr">0</td><td class="lr" colspan="4">op1</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dpint_immm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">Rd</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file and_i.html unchanged">AND, ANDS (immediate)</span>
            —
            <span class="brokenlink" title="file and_i.html unchanged">AND</span></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file and_i.html unchanged">AND, ANDS (immediate)</span>
            —
            <span class="brokenlink" title="file and_i.html unchanged">ANDS</span></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file tst_i.html unchanged">TST (immediate)</span></td></tr><tr><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file bic_i.html unchanged">BIC, BICS (immediate)</span></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file orr_i.html unchanged">ORR, ORRS (immediate)</span>
            —
            <span class="brokenlink" title="file orr_i.html unchanged">ORR</span></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mov_i.html unchanged">MOV, MOVS (immediate)</span>
            —
            <span class="brokenlink" title="file mov_i.html unchanged">MOV</span></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file orr_i.html unchanged">ORR, ORRS (immediate)</span>
            —
            <span class="brokenlink" title="file orr_i.html unchanged">ORRS</span></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mov_i.html unchanged">MOV, MOVS (immediate)</span>
            —
            <span class="brokenlink" title="file mov_i.html unchanged">MOVS</span></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file orn_i.html unchanged">ORN, ORNS (immediate)</span>
            —
            <span class="brokenlink" title="file orn_i.html unchanged">not flag setting</span></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mvn_i.html unchanged">MVN, MVNS (immediate)</span>
            —
            <span class="brokenlink" title="file mvn_i.html unchanged">MVN</span></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file orn_i.html unchanged">ORN, ORNS (immediate)</span>
            —
            <span class="brokenlink" title="file orn_i.html unchanged">flag setting</span></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file mvn_i.html unchanged">MVN, MVNS (immediate)</span>
            —
            <span class="brokenlink" title="file mvn_i.html unchanged">MVNS</span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file eor_i.html unchanged">EOR, EORS (immediate)</span>
            —
            <span class="brokenlink" title="file eor_i.html unchanged">EOR</span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file eor_i.html unchanged">EOR, EORS (immediate)</span>
            —
            <span class="brokenlink" title="file eor_i.html unchanged">EORS</span></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file teq_i.html unchanged">TEQ (immediate)</span></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file add_i.html unchanged">ADD, ADDS (immediate)</span>
            —
            <span class="brokenlink" title="file add_i.html unchanged">ADD</span></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file add_sp_i.html unchanged">ADD, ADDS (SP plus immediate)</span>
            —
            <span class="brokenlink" title="file add_sp_i.html unchanged">ADD</span></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file add_i.html unchanged">ADD, ADDS (immediate)</span>
            —
            <span class="brokenlink" title="file add_i.html unchanged">ADDS</span></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file add_sp_i.html unchanged">ADD, ADDS (SP plus immediate)</span>
            —
            <span class="brokenlink" title="file add_sp_i.html unchanged">ADDS</span></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file cmn_i.html unchanged">CMN (immediate)</span></td></tr><tr><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1010</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file adc_i.html unchanged">ADC, ADCS (immediate)</span></td></tr><tr><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file sbc_i.html unchanged">SBC, SBCS (immediate)</span></td></tr><tr><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="sub_i.html">SUB, SUBS (immediate)</a></span>
            —
            <span class="goodlink"><a href="sub_i.html#SUB_i_T3">SUB</a></span></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file sub_sp_i.html unchanged">SUB, SUBS (SP minus immediate)</span>
            —
            <span class="brokenlink" title="file sub_sp_i.html unchanged">SUB</span></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="goodlink"><a href="sub_i.html">SUB, SUBS (immediate)</a></span>
            —
            <span class="goodlink"><a href="sub_i.html#SUBS_i_T3">SUBS</a></span></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file sub_sp_i.html unchanged">SUB, SUBS (SP minus immediate)</span>
            —
            <span class="brokenlink" title="file sub_sp_i.html unchanged">SUBS</span></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file cmp_i.html unchanged">CMP (immediate)</span></td></tr><tr><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file rsb_i.html unchanged">RSB, RSBS (immediate)</span></td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="imm" name="imm"></a>Data-processing (plain binary immediate)</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5">11110</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">1</td><td class="lr">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="15"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#dpint_imms">Data-processing (simple immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="iformname"><a href="#movw">Move Wide (16-bit immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#sat_bit">Saturate, Bitfield</a></td></tr></table></div><hr/><div class="iclass" id="iclass-dpint_imms"><a id="dpint_imms" name="dpint_imms"></a><h3 class="iclass">Data-processing (simple immediate)</h3><p>These instructions are under <a href="#imm">Data-processing (plain binary immediate)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="l">1</td><td class="r">0</td><td class="lr">o1</td><td class="lr">0</td><td class="lr">o2</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dpint_imms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11x1</td><td class="iformname"><span class="brokenlink" title="file add_i.html unchanged">ADD, ADDS (immediate)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file add_sp_i.html unchanged">ADD, ADDS (SP plus immediate)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file adr.html unchanged">ADR</span>
            —
            <span class="brokenlink" title="file adr.html unchanged">T3</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11x1</td><td class="iformname"><span class="goodlink"><a href="sub_i.html">SUB, SUBS (immediate)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sub_sp_i.html unchanged">SUB, SUBS (SP minus immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file adr.html unchanged">ADR</span>
            —
            <span class="brokenlink" title="file adr.html unchanged">T2</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movw"><a id="movw" name="movw"></a><h3 class="iclass">Move Wide (16-bit immediate)</h3><p>These instructions are under <a href="#imm">Data-processing (plain binary immediate)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="l">1</td><td class="r">0</td><td class="lr">o1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movw"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mov_i.html unchanged">MOV, MOVS (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file movt.html unchanged">MOVT</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sat_bit"><a id="sat_bit" name="sat_bit"></a><h3 class="iclass">Saturate, Bitfield</h3><p>These instructions are under <a href="#imm">Data-processing (plain binary immediate)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">(0)</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="2">imm2</td><td class="lr">(0)</td><td class="lr" colspan="5">widthm1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sat_bit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">imm3:imm2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ssat.html unchanged">SSAT</span>
            —
            <span class="brokenlink" title="file ssat.html unchanged">logical shift left</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">!= 00000</td><td class="iformname"><span class="brokenlink" title="file ssat.html unchanged">SSAT</span>
            —
            <span class="brokenlink" title="file ssat.html unchanged">arithmetic shift right</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file ssat16.html unchanged">SSAT16</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file sbfx.html unchanged">SBFX</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file bfi.html unchanged">BFI</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file bfc.html unchanged">BFC</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file usat.html unchanged">USAT</span>
            —
            <span class="brokenlink" title="file usat.html unchanged">logical shift left</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">!= 00000</td><td class="iformname"><span class="brokenlink" title="file usat.html unchanged">USAT</span>
            —
            <span class="brokenlink" title="file usat.html unchanged">arithmetic shift right</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file usat16.html unchanged">USAT16</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ubfx.html unchanged">UBFX</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="vldst" name="vldst"></a>Advanced SIMD element or structure load/store</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11111001</td><td class="lr">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#asimldstms">Advanced SIMD load/store multiple structures</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              11
            </td><td class="iformname"><a href="#asimldall">Advanced SIMD load single structure to all lanes</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 11
            </td><td class="iformname"><a href="#asimldstss">Advanced SIMD load/store single structure to one lane</a></td></tr></table></div><hr/><div class="iclass" id="iclass-asimldstms"><a id="asimldstms" name="asimldstms"></a><h3 class="iclass">Advanced SIMD load/store multiple structures</h3><p>These instructions are under <a href="#vldst">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">itype</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">align</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimldstms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">itype</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000x</td><td class="iformname"><span class="brokenlink" title="file vst4_m.html unchanged">VST4 (multiple 4-element structures)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file vst1_m.html unchanged">VST1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vst1_m.html unchanged">T4</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file vst2_m.html unchanged">VST2 (multiple 2-element structures)</span>
            —
            <span class="brokenlink" title="file vst2_m.html unchanged">T2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">010x</td><td class="iformname"><span class="brokenlink" title="file vst3_m.html unchanged">VST3 (multiple 3-element structures)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file vst1_m.html unchanged">VST1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vst1_m.html unchanged">T3</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file vst1_m.html unchanged">VST1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vst1_m.html unchanged">T1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">100x</td><td class="iformname"><span class="brokenlink" title="file vst2_m.html unchanged">VST2 (multiple 2-element structures)</span>
            —
            <span class="brokenlink" title="file vst2_m.html unchanged">T1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file vst1_m.html unchanged">VST1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vst1_m.html unchanged">T2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">000x</td><td class="iformname"><span class="brokenlink" title="file vld4_m.html unchanged">VLD4 (multiple 4-element structures)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file vld1_m.html unchanged">VLD1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vld1_m.html unchanged">T4</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file vld2_m.html unchanged">VLD2 (multiple 2-element structures)</span>
            —
            <span class="brokenlink" title="file vld2_m.html unchanged">T2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">010x</td><td class="iformname"><span class="brokenlink" title="file vld3_m.html unchanged">VLD3 (multiple 3-element structures)</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file vld1_m.html unchanged">VLD1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vld1_m.html unchanged">T3</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file vld1_m.html unchanged">VLD1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vld1_m.html unchanged">T1</span></td></tr><tr><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100x</td><td class="iformname"><span class="brokenlink" title="file vld2_m.html unchanged">VLD2 (multiple 2-element structures)</span>
            —
            <span class="brokenlink" title="file vld2_m.html unchanged">T1</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file vld1_m.html unchanged">VLD1 (multiple single elements)</span>
            —
            <span class="brokenlink" title="file vld1_m.html unchanged">T2</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimldall"><a id="asimldall" name="asimldall"></a><h3 class="iclass">Advanced SIMD load single structure to all lanes</h3><p>These instructions are under <a href="#vldst">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">N</td><td class="lr" colspan="2">size</td><td class="lr">T</td><td class="lr">a</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimldall"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">a</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vld1_a.html unchanged">VLD1 (single element to all lanes)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vld2_a.html unchanged">VLD2 (single 2-element structure to all lanes)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file vld3_a.html unchanged">VLD3 (single 3-element structure to all lanes)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file vld4_a.html unchanged">VLD4 (single 4-element structure to all lanes)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimldstss"><a id="asimldstss" name="asimldstss"></a><h3 class="iclass">Advanced SIMD load/store single structure to one lane</h3><p>These instructions are under <a href="#vldst">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="2">N</td><td class="lr" colspan="4">index_align</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td class="droppedname" colspan="2">size</td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimldstss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vst1_1.html unchanged">VST1 (single element from one lane)</span>
            —
            <span class="brokenlink" title="file vst1_1.html unchanged">T1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vst2_1.html unchanged">VST2 (single 2-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst2_1.html unchanged">T1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vst3_1.html unchanged">VST3 (single 3-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst3_1.html unchanged">T1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vst4_1.html unchanged">VST4 (single 4-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst4_1.html unchanged">T1</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vst1_1.html unchanged">VST1 (single element from one lane)</span>
            —
            <span class="brokenlink" title="file vst1_1.html unchanged">T2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vst2_1.html unchanged">VST2 (single 2-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst2_1.html unchanged">T2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vst3_1.html unchanged">VST3 (single 3-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst3_1.html unchanged">T2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vst4_1.html unchanged">VST4 (single 4-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst4_1.html unchanged">T2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vst1_1.html unchanged">VST1 (single element from one lane)</span>
            —
            <span class="brokenlink" title="file vst1_1.html unchanged">T3</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vst2_1.html unchanged">VST2 (single 2-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst2_1.html unchanged">T3</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vst3_1.html unchanged">VST3 (single 3-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst3_1.html unchanged">T3</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vst4_1.html unchanged">VST4 (single 4-element structure from one lane)</span>
            —
            <span class="brokenlink" title="file vst4_1.html unchanged">T3</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vld1_1.html unchanged">VLD1 (single element to one lane)</span>
            —
            <span class="brokenlink" title="file vld1_1.html unchanged">T1</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vld2_1.html unchanged">VLD2 (single 2-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld2_1.html unchanged">T1</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vld3_1.html unchanged">VLD3 (single 3-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld3_1.html unchanged">T1</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vld4_1.html unchanged">VLD4 (single 4-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld4_1.html unchanged">T1</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vld1_1.html unchanged">VLD1 (single element to one lane)</span>
            —
            <span class="brokenlink" title="file vld1_1.html unchanged">T2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vld2_1.html unchanged">VLD2 (single 2-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld2_1.html unchanged">T2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vld3_1.html unchanged">VLD3 (single 3-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld3_1.html unchanged">T2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vld4_1.html unchanged">VLD4 (single 4-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld4_1.html unchanged">T2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file vld1_1.html unchanged">VLD1 (single element to one lane)</span>
            —
            <span class="brokenlink" title="file vld1_1.html unchanged">T3</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file vld2_1.html unchanged">VLD2 (single 2-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld2_1.html unchanged">T3</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file vld3_1.html unchanged">VLD3 (single 3-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld3_1.html unchanged">T3</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file vld4_1.html unchanged">VLD4 (single 4-element structure to one lane)</span>
            —
            <span class="brokenlink" title="file vld4_1.html unchanged">T3</span></td></tr></tbody></table></div></div><hr/><h2><a id="ldst" name="ldst"></a>Load/store single</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111100</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"></td><td class="lr">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4"></td><td class="lr" colspan="6">op3</td><td class="lr" colspan="6"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;1>:op1 != 10 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000000
            </td><td class="iformname"><a href="#ldst_unsigned_reg">Load/store, unsigned (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              00001x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              0001xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              001xxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              01xxxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x0xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x1xx
            </td><td class="iformname"><a href="#ldst_unsigned_post">Load/store, unsigned (immediate, post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1100xx
            </td><td class="iformname"><a href="#ldst_unsigned_nimm">Load/store, unsigned (negative immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1110xx
            </td><td class="iformname"><a href="#ldst_unsigned_unpriv">Load/store, unsigned (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              11x1xx
            </td><td class="iformname"><a href="#ldst_unsigned_pre">Load/store, unsigned (immediate, pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldst_unsigned_pimm">Load/store, unsigned (positive immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldlit_unsigned">Load, unsigned (literal)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000000
            </td><td class="iformname"><a href="#ldst_signed_reg">Load/store, signed (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              00001x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              0001xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              001xxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              01xxxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x0xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x1xx
            </td><td class="iformname"><a href="#ldst_signed_post">Load/store, signed (immediate, post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1100xx
            </td><td class="iformname"><a href="#ldst_signed_nimm">Load/store, signed (negative immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1110xx
            </td><td class="iformname"><a href="#ldst_signed_unpriv">Load/store, signed (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              11x1xx
            </td><td class="iformname"><a href="#ldst_signed_pre">Load/store, signed (immediate, pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldst_signed_pimm">Load/store, signed (positive immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldlit_signed">Load, signed (literal)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-ldst_unsigned_reg"><a id="ldst_unsigned_reg" name="ldst_unsigned_reg"></a><h3 class="iclass">Load/store, unsigned (register offset)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="6"></td><td colspan="2"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strb_r.html unchanged">STRB (register)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrb_r.html unchanged">LDRB (register)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pld_r.html unchanged">PLD, PLDW (register)</span>
            —
            <span class="brokenlink" title="file pld_r.html unchanged">preload read</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strh_r.html unchanged">STRH (register)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrh_r.html unchanged">LDRH (register)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pld_r.html unchanged">PLD, PLDW (register)</span>
            —
            <span class="brokenlink" title="file pld_r.html unchanged">preload write</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file str_r.html unchanged">STR (register)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldr_r.html unchanged">LDR (register)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unsigned_post"><a id="ldst_unsigned_post" name="ldst_unsigned_post"></a><h3 class="iclass">Load/store, unsigned (immediate, post-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strb_i.html unchanged">STRB (immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrb_i.html unchanged">LDRB (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strh_i.html unchanged">STRH (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrh_i.html unchanged">LDRH (immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file str_i.html unchanged">STR (immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldr_i.html unchanged">LDR (immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unsigned_nimm"><a id="ldst_unsigned_nimm" name="ldst_unsigned_nimm"></a><h3 class="iclass">Load/store, unsigned (negative immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_nimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strb_i.html unchanged">STRB (immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrb_i.html unchanged">LDRB (immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pld_i.html unchanged">PLD, PLDW (immediate)</span>
            —
            <span class="brokenlink" title="file pld_i.html unchanged">preload read</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strh_i.html unchanged">STRH (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrh_i.html unchanged">LDRH (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pld_i.html unchanged">PLD, PLDW (immediate)</span>
            —
            <span class="brokenlink" title="file pld_i.html unchanged">preload write</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file str_i.html unchanged">STR (immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldr_i.html unchanged">LDR (immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unsigned_unpriv"><a id="ldst_unsigned_unpriv" name="ldst_unsigned_unpriv"></a><h3 class="iclass">Load/store, unsigned (unprivileged)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strbt.html unchanged">STRBT</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrbt.html unchanged">LDRBT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strht.html unchanged">STRHT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrht.html unchanged">LDRHT</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strt.html unchanged">STRT</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrt.html unchanged">LDRT</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unsigned_pre"><a id="ldst_unsigned_pre" name="ldst_unsigned_pre"></a><h3 class="iclass">Load/store, unsigned (immediate, pre-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strb_i.html unchanged">STRB (immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrb_i.html unchanged">LDRB (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file strh_i.html unchanged">STRH (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldrh_i.html unchanged">LDRH (immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file str_i.html unchanged">STR (immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldr_i.html unchanged">LDR (immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unsigned_pimm"><a id="ldst_unsigned_pimm" name="ldst_unsigned_pimm"></a><h3 class="iclass">Load/store, unsigned (positive immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_pimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strb_i.html unchanged">STRB (immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrb_i.html unchanged">LDRB (immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pld_i.html unchanged">PLD, PLDW (immediate)</span>
            —
            <span class="brokenlink" title="file pld_i.html unchanged">preload read</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file strh_i.html unchanged">STRH (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrh_i.html unchanged">LDRH (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pld_i.html unchanged">PLD, PLDW (immediate)</span>
            —
            <span class="brokenlink" title="file pld_i.html unchanged">preload write</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file str_i.html unchanged">STR (immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldr_i.html unchanged">LDR (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldlit_unsigned"><a id="ldlit_unsigned" name="ldlit_unsigned"></a><h3 class="iclass">Load, unsigned (literal)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldlit_unsigned"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pld_l.html unchanged">PLD (literal)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrb_l.html unchanged">LDRB (literal)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrh_l.html unchanged">LDRH (literal)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldr_l.html unchanged">LDR (literal)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_reg"><a id="ldst_signed_reg" name="ldst_signed_reg"></a><h3 class="iclass">Load/store, signed (register offset)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="6"></td><td colspan="2"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrsb_r.html unchanged">LDRSB (register)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pli_r.html unchanged">PLI (register)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrsh_r.html unchanged">LDRSH (register)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_post"><a id="ldst_signed_post" name="ldst_signed_post"></a><h3 class="iclass">Load/store, signed (immediate, post-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldrsb_i.html unchanged">LDRSB (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrsh_i.html unchanged">LDRSH (immediate)</span></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_nimm"><a id="ldst_signed_nimm" name="ldst_signed_nimm"></a><h3 class="iclass">Load/store, signed (negative immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_nimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrsb_i.html unchanged">LDRSB (immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pli_i.html unchanged">PLI (immediate, literal)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrsh_i.html unchanged">LDRSH (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_unpriv"><a id="ldst_signed_unpriv" name="ldst_signed_unpriv"></a><h3 class="iclass">Load/store, signed (unprivileged)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldrsbt.html unchanged">LDRSBT</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrsht.html unchanged">LDRSHT</span></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_pre"><a id="ldst_signed_pre" name="ldst_signed_pre"></a><h3 class="iclass">Load/store, signed (immediate, pre-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldrsb_i.html unchanged">LDRSB (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrsh_i.html unchanged">LDRSH (immediate)</span></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_pimm"><a id="ldst_signed_pimm" name="ldst_signed_pimm"></a><h3 class="iclass">Load/store, signed (positive immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_pimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrsb_i.html unchanged">LDRSB (immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pli_i.html unchanged">PLI (immediate, literal)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrsh_i.html unchanged">LDRSH (immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldlit_signed"><a id="ldlit_signed" name="ldlit_signed"></a><h3 class="iclass">Load, signed (literal)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldlit_signed"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrsb_l.html unchanged">LDRSB (literal)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file pli_i.html unchanged">PLI (immediate, literal)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file ldrsh_l.html unchanged">LDRSH (literal)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="reg" name="reg"></a>Data-processing (register)</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11111010</td><td class="lr">op0</td><td class="lr" colspan="7"></td><td class="lr" colspan="4">op1</td><td class="lr" colspan="4"></td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              0000
            </td><td class="iformname"><span class="brokenlink" title="file mov_rr.html unchanged">MOV, MOVS (register-shifted register)</span>
                      —
                      <span class="brokenlink" title="file mov_rr.html unchanged">T2, Flag setting</span></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              0001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              001x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              01xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1xxx
            </td><td class="iformname"><a href="#extendr">Register extends</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#addsub_par">Parallel add-subtract</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              10xx
            </td><td class="iformname"><a href="#dpint_2r">Data-processing (two source registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              11xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-extendr"><a id="extendr" name="extendr"></a><h3 class="iclass">Register extends</h3><p>These instructions are under <a href="#reg">Data-processing (register)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">op1</td><td class="lr">U</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rd</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr" colspan="2">rotate</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-extendr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file sxtah.html unchanged">SXTAH</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sxth.html unchanged">SXTH</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file uxtah.html unchanged">UXTAH</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file uxth.html unchanged">UXTH</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file sxtab16.html unchanged">SXTAB16</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sxtb16.html unchanged">SXTB16</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file uxtab16.html unchanged">UXTAB16</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file uxtb16.html unchanged">UXTB16</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file sxtab.html unchanged">SXTAB</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sxtb.html unchanged">SXTB</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><span class="brokenlink" title="file uxtab.html unchanged">UXTAB</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file uxtb.html unchanged">UXTB</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_par"><a id="addsub_par" name="addsub_par"></a><h3 class="iclass">Parallel add-subtract</h3><p>These instructions are under <a href="#reg">Data-processing (register)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rd</td><td class="lr">0</td><td class="lr">U</td><td class="lr">H</td><td class="lr">S</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_par"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">H</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sadd8.html unchanged">SADD8</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file qadd8.html unchanged">QADD8</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file shadd8.html unchanged">SHADD8</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uadd8.html unchanged">UADD8</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqadd8.html unchanged">UQADD8</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uhadd8.html unchanged">UHADD8</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sadd16.html unchanged">SADD16</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file qadd16.html unchanged">QADD16</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file shadd16.html unchanged">SHADD16</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uadd16.html unchanged">UADD16</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqadd16.html unchanged">UQADD16</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uhadd16.html unchanged">UHADD16</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sasx.html unchanged">SASX</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file qasx.html unchanged">QASX</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file shasx.html unchanged">SHASX</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uasx.html unchanged">UASX</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqasx.html unchanged">UQASX</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uhasx.html unchanged">UHASX</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ssub8.html unchanged">SSUB8</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file qsub8.html unchanged">QSUB8</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file shsub8.html unchanged">SHSUB8</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usub8.html unchanged">USUB8</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqsub8.html unchanged">UQSUB8</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uhsub8.html unchanged">UHSUB8</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ssub16.html unchanged">SSUB16</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file qsub16.html unchanged">QSUB16</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file shsub16.html unchanged">SHSUB16</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usub16.html unchanged">USUB16</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqsub16.html unchanged">UQSUB16</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uhsub16.html unchanged">UHSUB16</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ssax.html unchanged">SSAX</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file qsax.html unchanged">QSAX</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file shsax.html unchanged">SHSAX</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usax.html unchanged">USAX</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqsax.html unchanged">UQSAX</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uhsax.html unchanged">UHSAX</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dpint_2r"><a id="dpint_2r" name="dpint_2r"></a><h3 class="iclass">Data-processing (two source registers)</h3><p>These instructions are under <a href="#reg">Data-processing (register)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dpint_2r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file qadd.html unchanged">QADD</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file qdadd.html unchanged">QDADD</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file qsub.html unchanged">QSUB</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file qdsub.html unchanged">QDSUB</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file rev.html unchanged">REV</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file rev16.html unchanged">REV16</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file rbit.html unchanged">RBIT</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file revsh.html unchanged">REVSH</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sel.html unchanged">SEL</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file clz.html unchanged">CLZ</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32B</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32H</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32W</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">11</td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr><td class="bitfield">101</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32C</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CB</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32C</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CH</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32C</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CW</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">11</td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr><td class="bitfield">11x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p></div><hr/><h2><a id="mul" name="mul"></a>Multiply, multiply accumulate, and absolute difference</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">111110110</td><td class="lr" colspan="15"></td><td class="lr" colspan="2">op0</td><td class="lr" colspan="6"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mul_abd">Multiply and absolute difference</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mul_abd"><a id="mul_abd" name="mul_abd"></a><h3 class="iclass">Multiply and absolute difference</h3><p>These instructions are under <a href="#mul">Multiply, multiply accumulate, and absolute difference</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Ra</td><td class="lr" colspan="4">Rd</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mul_abd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">Ra</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file mla.html unchanged">MLA, MLAS</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file mls.html unchanged">MLS</span></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file mul.html unchanged">MUL, MULS</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smlabb.html unchanged">SMLABB, SMLABT, SMLATB, SMLATT</span>
            —
            <span class="brokenlink" title="file smlabb.html unchanged">SMLABB</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smlabb.html unchanged">SMLABB, SMLABT, SMLATB, SMLATT</span>
            —
            <span class="brokenlink" title="file smlabb.html unchanged">SMLABT</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file smlabb.html unchanged">SMLABB, SMLABT, SMLATB, SMLATT</span>
            —
            <span class="brokenlink" title="file smlabb.html unchanged">SMLATB</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file smlabb.html unchanged">SMLABB, SMLABT, SMLATB, SMLATT</span>
            —
            <span class="brokenlink" title="file smlabb.html unchanged">SMLATT</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smulbb.html unchanged">SMULBB, SMULBT, SMULTB, SMULTT</span>
            —
            <span class="brokenlink" title="file smulbb.html unchanged">SMULBB</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smulbb.html unchanged">SMULBB, SMULBT, SMULTB, SMULTT</span>
            —
            <span class="brokenlink" title="file smulbb.html unchanged">SMULBT</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file smulbb.html unchanged">SMULBB, SMULBT, SMULTB, SMULTT</span>
            —
            <span class="brokenlink" title="file smulbb.html unchanged">SMULTB</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file smulbb.html unchanged">SMULBB, SMULBT, SMULTB, SMULTT</span>
            —
            <span class="brokenlink" title="file smulbb.html unchanged">SMULTT</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smlad.html unchanged">SMLAD, SMLADX</span>
            —
            <span class="brokenlink" title="file smlad.html unchanged">SMLAD</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smlad.html unchanged">SMLAD, SMLADX</span>
            —
            <span class="brokenlink" title="file smlad.html unchanged">SMLADX</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smuad.html unchanged">SMUAD, SMUADX</span>
            —
            <span class="brokenlink" title="file smuad.html unchanged">SMUAD</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smuad.html unchanged">SMUAD, SMUADX</span>
            —
            <span class="brokenlink" title="file smuad.html unchanged">SMUADX</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smlawb.html unchanged">SMLAWB, SMLAWT</span>
            —
            <span class="brokenlink" title="file smlawb.html unchanged">SMLAWB</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smlawb.html unchanged">SMLAWB, SMLAWT</span>
            —
            <span class="brokenlink" title="file smlawb.html unchanged">SMLAWT</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smulwb.html unchanged">SMULWB, SMULWT</span>
            —
            <span class="brokenlink" title="file smulwb.html unchanged">SMULWB</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smulwb.html unchanged">SMULWB, SMULWT</span>
            —
            <span class="brokenlink" title="file smulwb.html unchanged">SMULWT</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smlsd.html unchanged">SMLSD, SMLSDX</span>
            —
            <span class="brokenlink" title="file smlsd.html unchanged">SMLSD</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smlsd.html unchanged">SMLSD, SMLSDX</span>
            —
            <span class="brokenlink" title="file smlsd.html unchanged">SMLSDX</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smusd.html unchanged">SMUSD, SMUSDX</span>
            —
            <span class="brokenlink" title="file smusd.html unchanged">SMUSD</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smusd.html unchanged">SMUSD, SMUSDX</span>
            —
            <span class="brokenlink" title="file smusd.html unchanged">SMUSDX</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smmla.html unchanged">SMMLA, SMMLAR</span>
            —
            <span class="brokenlink" title="file smmla.html unchanged">SMMLA</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smmla.html unchanged">SMMLA, SMMLAR</span>
            —
            <span class="brokenlink" title="file smmla.html unchanged">SMMLAR</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smmul.html unchanged">SMMUL, SMMULR</span>
            —
            <span class="brokenlink" title="file smmul.html unchanged">SMMUL</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smmul.html unchanged">SMMUL, SMMULR</span>
            —
            <span class="brokenlink" title="file smmul.html unchanged">SMMULR</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file smmls.html unchanged">SMMLS, SMMLSR</span>
            —
            <span class="brokenlink" title="file smmls.html unchanged">SMMLS</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file smmls.html unchanged">SMMLS, SMMLSR</span>
            —
            <span class="brokenlink" title="file smmls.html unchanged">SMMLSR</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file usada8.html unchanged">USADA8</span></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file usad8.html unchanged">USAD8</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-lmul_div"><a id="lmul_div" name="lmul_div"></a><h3 class="iclass">Long multiply and divide</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">RdLo</td><td class="lr" colspan="4">RdHi</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-lmul_div"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">!= 0000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file smull.html unchanged">SMULL, SMULLS</span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sdiv.html unchanged">SDIV</span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">!= 0000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file umull.html unchanged">UMULL, UMULLS</span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file udiv.html unchanged">UDIV</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file smlal.html unchanged">SMLAL, SMLALS</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file smlalbb.html unchanged">SMLALBB, SMLALBT, SMLALTB, SMLALTT</span>
            —
            <span class="brokenlink" title="file smlalbb.html unchanged">SMLALBB</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file smlalbb.html unchanged">SMLALBB, SMLALBT, SMLALTB, SMLALTT</span>
            —
            <span class="brokenlink" title="file smlalbb.html unchanged">SMLALBT</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file smlalbb.html unchanged">SMLALBB, SMLALBT, SMLALTB, SMLALTT</span>
            —
            <span class="brokenlink" title="file smlalbb.html unchanged">SMLALTB</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file smlalbb.html unchanged">SMLALBB, SMLALBT, SMLALTB, SMLALTT</span>
            —
            <span class="brokenlink" title="file smlalbb.html unchanged">SMLALTT</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file smlald.html unchanged">SMLALD, SMLALDX</span>
            —
            <span class="brokenlink" title="file smlald.html unchanged">SMLALD</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file smlald.html unchanged">SMLALD, SMLALDX</span>
            —
            <span class="brokenlink" title="file smlald.html unchanged">SMLALDX</span></td></tr><tr><td class="bitfield">100</td><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">10xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file smlsld.html unchanged">SMLSLD, SMLSLDX</span>
            —
            <span class="brokenlink" title="file smlsld.html unchanged">SMLSLD</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file smlsld.html unchanged">SMLSLD, SMLSLDX</span>
            —
            <span class="brokenlink" title="file smlsld.html unchanged">SMLSLDX</span></td></tr><tr><td class="bitfield">101</td><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file umlal.html unchanged">UMLAL, UMLALS</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">010x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file umaal.html unchanged">UMAAL</span></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="index.html">Base Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="a32_encindex.html">A32 Instructions by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="t32_encindex.html">T32 Instructions by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="shared_pseudocode.html">Shared Pseudocode</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions">
        Internal version only: isa <ins>v01_24</ins><del>v01_19</del>, pseudocode <ins>v2020-12</ins><del>v2020-09_xml</del>, sve <ins>v2020-12-3-g87778bb</ins><del>v2020-09_rc3</del>      
        ; Build timestamp: <ins>2020-12-17T15</ins><del>2020-09-30T21</del>:<ins>20</ins><del>35</del></p><p class="copyconf">
      Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>