FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;3.061221;0.086726;0.031732;0.071397;1.306591;0.007719;Number of seconds simulated 
sim_ticks;3061220700000;86725890000;31731680000;71397420000;1306591250000;7719260000;Number of ticks simulated 
final_tick;3061220700000;3147946590000;3179678270000;3251075690000;4557666940000;4565386200000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;259102;2272125;7966340;3069603;501652;56212776;Simulator instruction rate (inst/s) 
host_op_rate;259102;2272124;7966327;3069601;501652;56212381;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;8660594689;1847507412;2292602858;1793200756;3650789951;2406776263;Simulator tick rate (ticks/s) 
host_mem_usage;456428;459500;460524;460524;460524;460524;Number of bytes of host memory used 
host_seconds;353.47;46.94;13.84;39.82;357.89;3.21;Real time elapsed on the host 
sim_insts;91583673;106658206;110260931;122218044;179537505;180288894;Number of instructions simulated 
sim_ops;91583673;106658206;110260931;122218044;179537505;180288894;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu.inst;99669440;4361920;3042048;3015168;5333376;702528;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu.data;183513600;11979008;2161856;3078400;33084160;1103232;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;4032;;;;;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;283187072;16340928;5203904;6093568;38417536;1805760;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu.inst;99669440;4361920;3042048;3015168;5333376;702528;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;99669440;4361920;3042048;3015168;5333376;702528;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;30872768;7024768;1275520;1738944;21799104;658496;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;33705152;7872640;2012800;2443456;22499520;658496;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu.inst;1557335;68155;47532;47112;83334;10977;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu.data;2867400;187172;33779;48100;516940;17238;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;63;;;;;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;4424798;255327;81311;95212;600274;28215;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;482387;109762;19930;27171;340611;10289;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;526643;123010;31450;38179;351555;10289;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu.inst;32558724;50295477;95867852;42230770;4081901;91009760;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu.data;59947850;138124936;68129264;43116404;25320972;142919399;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;1317;;;;;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;92507891;188420413;163997116;85347174;29402873;233929159;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu.inst;32558724;50295477;95867852;42230770;4081901;91009760;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;32558724;50295477;95867852;42230770;4081901;91009760;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;10085117;80999665;40197052;24355838;16683951;85305586;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;925247;9776458;23234824;9867471;536064;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;11010363;90776122;63431876;34223309;17220014;85305586;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;10085117;80999665;40197052;24355838;16683951;85305586;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu.inst;32558724;50295477;95867852;42230770;4081901;91009760;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu.data;59947850;138124936;68129264;43116404;25320972;142919399;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;926564;9776458;23234824;9867471;536064;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;103518255;279196535;227428992;119570483;46622887;319234745;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;4424798;255327;81312;95213;600273;28214;Number of read requests accepted 
system.mem_ctrls.writeReqs;526643;123010;31450;38179;351555;10289;Number of write requests accepted 
system.mem_ctrls.readBursts;4424798;255327;81312;95213;600273;28214;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;526643;123010;31450;38179;351555;10289;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;280751424;15660032;5172864;6042240;37254464;1798848;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;2435648;680896;31104;51392;1163008;6848;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;33366272;7638016;2009792;2436416;22399040;657792;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;283187072;16340928;5203968;6093632;38417472;1805696;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;33705152;7872640;2012800;2443456;22499520;658496;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;38057;10639;486;803;18172;107;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;5272;3669;36;122;1573;0;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;380;22;4;1;2;1;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;323233;13671;5236;6745;33324;2380;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;283020;12468;3004;4463;39826;1630;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;195311;21246;7323;8569;39404;2245;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;268925;19442;4114;5366;29875;1225;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;235232;14583;4951;6107;34519;1236;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;272359;14432;5027;4870;40152;1597;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;211763;14649;4428;5566;36121;1574;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;183439;14798;4398;4615;29896;1969;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;324881;14492;5704;5573;35218;2463;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;266074;12546;3532;4601;51517;1779;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;322104;16338;5951;6737;34903;2061;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;330066;16219;5461;6669;35297;2182;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;342779;15308;6629;7392;34601;1474;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;361061;16597;6334;6719;40492;1790;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;235179;13814;4316;5686;35316;1052;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;231315;14085;4418;4732;31640;1450;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;22109;7190;2106;2843;19094;1073;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;43234;8199;2144;3022;27636;1014;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;23597;9195;2695;3079;20472;612;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;58550;8925;2282;2755;18725;389;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;18781;6967;2023;2505;19102;321;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;18308;6796;1964;1880;26948;652;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;20303;7834;2060;2590;21744;412;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;30499;6993;1822;1629;17532;712;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;30653;6503;1701;1579;18405;936;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;28380;7221;1407;2111;41541;716;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;29216;6511;1663;2230;20201;742;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;58530;7004;1566;2309;19182;1007;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;44618;7229;1773;2534;19118;474;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;41982;7279;2150;2238;22748;318;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;23216;7468;1620;2214;19595;145;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;29372;8030;2427;2551;17942;755;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;36;8;5;5;6;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;3061220540000;86725870000;31731820000;71397440000;1306591250000;7719160000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;4424798;255327;81312;95213;600273;28214;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;526643;123010;31450;38179;351555;10289;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;3953396;211133;72054;85128;548547;24117;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;393431;25614;6817;7283;25396;2968;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;33810;5588;1358;1398;5937;661;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;5795;2293;577;581;2198;355;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;273;60;19;17;23;6;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;11;0;1;2;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;5;0;0;1;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;4;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;4;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;11423;3349;498;806;14226;208;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;12547;3589;602;896;14772;232;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;26029;5136;1031;1358;17512;462;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;29492;6239;1310;1665;19365;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;29334;6566;1428;1802;19832;639;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;29689;6652;1499;1866;19897;634;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;29832;6828;1579;1946;20293;643;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;30524;7009;1721;2102;20321;642;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;30911;7299;1855;2226;20567;643;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;31705;7454;2089;2430;20517;649;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;31603;7311;2026;2408;20282;627;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;31373;7303;1948;2355;20241;634;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;31247;7154;1933;2327;20115;621;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;32249;7414;2067;2481;20441;637;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;31229;7081;1940;2336;20000;610;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;31195;6998;1903;2305;19952;604;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;31033;6952;1823;2244;19885;604;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;31084;6899;1820;2224;19844;604;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;1058;261;264;235;260;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;802;191;225;193;182;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;622;143;191;148;154;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;498;115;159;119;111;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;412;94;126;113;93;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;337;86;111;90;61;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;338;79;90;76;69;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;338;71;93;74;65;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;326;72;61;71;64;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;307;70;53;70;57;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;290;61;54;69;53;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;262;66;48;50;61;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;257;63;65;46;49;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;242;58;66;49;51;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;231;65;74;56;56;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;230;52;67;67;49;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;222;57;73;62;54;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;222;58;67;65;41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;181;39;53;74;48;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;172;32;51;81;35;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;150;39;44;73;41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;152;35;32;61;39;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;150;40;33;59;36;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;152;45;43;57;31;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;168;51;35;65;37;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;155;45;41;44;32;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;150;42;39;34;29;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;131;33;33;32;20;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;120;20;25;25;16;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;86;9;14;12;11;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;96;16;12;10;15;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;1234736;114216;33039;37511;600167;10892;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;254.400280;203.985711;217.393505;226.034603;99.394522;225.498347;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;152.459262;131.429542;136.270691;139.245113;76.205092;135.544010;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;293.296260;240.629431;260.158654;269.323833;147.029264;277.947136;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;533821;54898;15255;17375;516519;5342;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;327556;29965;9439;10135;56735;2772;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;104405;12661;2914;3342;7416;849;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;60225;4892;1473;1722;3169;450;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;39984;2876;842;1016;1819;287;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;36270;1591;488;635;1239;170;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;16617;1127;360;456;961;112;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;11839;704;223;392;755;96;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;104019;5502;2045;2438;11554;814;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;1234736;114216;33039;37511;600167;10892;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;30064;6630;1635;2015;19633;604;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;145.912054;36.908446;49.415291;46.871960;29.649621;46.485099;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;5953.963863;59.461045;100.037095;108.276662;79.559724;44.582658;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;30063;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;30064;6630;1635;2015;19633;604;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;30064;6630;1635;2015;19633;604;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;17.341272;18.000603;19.206728;18.892804;17.826364;17.016556;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;17.112564;17.680288;18.293130;18.127396;17.724932;16.967221;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;4.474859;5.327699;8.975491;8.551812;2.798382;1.329493;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-17;17616;2910;904;;4999;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::18-19;11491;3065;450;;13658;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-21;326;437;104;;777;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::22-23;83;42;22;;51;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-25;62;25;22;;19;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::26-27;80;20;21;;17;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-29;65;15;19;;13;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::30-31;84;35;25;;29;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-33;45;14;16;;12;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::34-35;25;7;6;;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-37;22;5;3;;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::38-39;5;3;1;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-41;11;3;2;;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::42-43;10;1;;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-45;14;2;1;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::46-47;10;6;4;;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-49;7;4;4;;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::50-51;3;5;3;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::52-53;1;2;2;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::54-55;3;2;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-57;8;1;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::58-59;1;;3;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-61;3;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::62-63;5;;1;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-65;7;2;1;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::66-67;4;2;1;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-69;3;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::70-71;2;1;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-73;6;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::74-75;1;1;3;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-77;4;3;2;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::78-79;5;;3;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-81;3;;1;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::82-83;6;1;;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-85;6;3;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::86-87;2;1;2;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::90-91;1;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-93;5;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::94-95;3;1;1;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-97;8;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::98-99;1;1;1;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-101;2;3;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::102-103;2;;1;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::106-107;3;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::108-109;4;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-113;1;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::114-115;2;2;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::118-119;1;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::120-121;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::124-125;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;30064;6630;1635;2015;19633;604;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;40444757000;3254596250;1044481000;1149783250;9965247500;382333750;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;122696150750;7842496250;2559968500;2919970750;20879641250;909340000;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;21933705000;1223440000;404130000;472050000;2910505000;140535000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;9219.77;13301.00;12922.59;12178.62;17119.45;13602.79;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;27969.77;32051.00;31672.59;30928.62;35869.45;32352.79;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;91.71;180.57;163.02;84.63;28.51;233.03;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;10.90;88.07;63.34;34.12;17.14;85.21;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;92.51;188.42;164.00;85.35;29.40;233.92;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;11.01;90.78;63.43;34.22;17.22;85.31;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.80;2.10;1.77;0.93;0.36;2.49;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.72;1.41;1.27;0.66;0.22;1.82;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.09;0.69;0.49;0.27;0.13;0.67;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.02;1.09;1.06;1.03;1.01;1.09;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;24.83;24.96;24.58;24.52;24.73;24.74;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3322164;157938;53773;64114;206550;19326;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;351187;91878;25414;30857;125370;8165;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;75.73;64.55;66.53;67.91;35.48;68.76;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;67.36;76.99;80.90;81.08;35.82;79.36;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;618248.41;229229.15;281405.26;535245.29;1372717.81;200482.04;Average gap between requests 
system.mem_ctrls.pageHitRate;74.84;68.63;70.55;71.69;35.61;71.60;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2186983530000;15342961500;10649696500;39977351500;705377137000;887381250;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;102220820000;2895880000;1059500000;2384200000;43630080000;257660000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;772014615000;68484411000;20019772250;29038361000;557587823000;6571132500;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;3790546200;4225314240;4338298440;4468806720;6678579600;6717407760;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;5544057960;5972755320;6109538400;6262620840;8590118040;8633633400;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;2068254375;2305479000;2367127125;2438337000;3644066250;3665252250;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;3025031625;3258943875;3333577500;3417104625;4687068375;4710811875;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;15391591800;16368846000;16668982200;17030145600;19238466000;19346535000;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;18824925600;19756159800;20086435200;20461693200;22793862000;22904965200;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1525268880;1927670400;2038452480;2170015920;3279735360;3313334160;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;1853066160;2224013760;2316723120;2431846800;3590030160;3623032800;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;199943923920;205608265200;207680647200;212344142400;297684578880;298188561840;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;199943923920;205608265200;207680647200;212344142400;297684578880;298188561840;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;476659357875;519334357275;531378093330;548220702420;859263134310;863276397435;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;505640254050;545818777425;558187687080;575183126565;889117157340;892943723520;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1418609127000;1433208868500;1441681569000;1469747298000;1980860083500;1981969381500;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1393187288250;1409976921000;1418164381500;1446096048750;1954672344000;1955945411250;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;2117988070050;2182978800615;2206153169775;2256419448060;3170648643900;3176476869945;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;2128018547565;2192615836380;2215878990000;2266196583180;3181135158795;3186950139885;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;691.877355;693.462160;693.830604;694.054171;695.673741;695.774562;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;695.153983;696.523536;696.889354;697.061530;697.974593;698.068624;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;4119686;169972;68566;81409;296601;19293;Transaction distribution 
system.membus.trans_dist::ReadResp;4119378;169972;68564;81407;296601;19295;Transaction distribution 
system.membus.trans_dist::WriteReq;10790;1808;1542;1537;2707;7;Transaction distribution 
system.membus.trans_dist::WriteResp;10790;1808;1542;1537;2707;7;Transaction distribution 
system.membus.trans_dist::Writeback;482387;109762;19930;27171;340611;10289;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;361;19;4;1;2;1;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;19;3;;;;;Transaction distribution 
system.membus.trans_dist::UpgradeResp;380;22;4;1;2;1;Transaction distribution 
system.membus.trans_dist::ReadExReq;313315;89106;16012;17063;306528;8922;Transaction distribution 
system.membus.trans_dist::ReadExResp;313315;89106;16012;17063;306528;8922;Transaction distribution 
system.membus.trans_dist::BadAddressError;308;;1;1;;;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88785;26530;23068;22044;21917;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88785;26530;23068;22044;21917;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port;3115147;136315;95069;94226;166668;21955;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.icache.mem_side::total;3115147;136315;95069;94226;166668;21955;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave;36122;11040;9550;9532;11064;14;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port;6217947;484150;87496;123373;1374495;44767;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio;616;;2;2;;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::total;6254685;495190;97048;132907;1385559;44781;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;9458617;658035;215185;249177;1574144;66736;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2836416;847872;737280;704512;700416;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2836416;847872;737280;704512;700416;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port;99669440;4361920;3042048;3015168;5333312;702592;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.icache.mem_side::total;99669440;4361920;3042048;3015168;5333312;702592;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave;50255;7445;6177;6326;16058;56;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port;214386368;19003776;3437376;4817344;54883264;1761728;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.dcache.mem_side::total;214436623;19011221;3443553;4823670;54899322;1761784;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;316942479;24221013;7222881;8543350;60933050;2464376;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;624;39;32;29;31;1;Total snoops (count) 
system.membus.snoop_fanout::samples;4952789;378406;112804;133428;951867;38505;Request fanout histogram 
system.membus.snoop_fanout::mean;2;2;2;2;2;2;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;4952789;378406;112804;133428;951867;38505;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;2;2;2;2;2;2;Request fanout histogram 
system.membus.snoop_fanout::max_value;2;2;2;2;2;2;Request fanout histogram 
system.membus.snoop_fanout::total;4952789;378406;112804;133428;951867;38505;Request fanout histogram 
system.membus.reqLayer0.occupancy;28869981;7329998;6318998;6305997;8240998;14000;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;9165643246;1362490499;364404500;438861250;3764310000;120817000;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.3;1.6;1.1;0.6;0.3;1.6;Layer utilization (%) 
system.membus.reqLayer2.occupancy;308000;;1000;1000;;;Layer occupancy (ticks) 
system.membus.reqLayer2.utilization;0.0;;0.0;0.0;;;Layer utilization (%) 
system.membus.respLayer1.occupancy;46237673;13579478;11789484;11283229;11219988;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;14556205504;637927473;444405493;440432739;781660233;102725246;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.5;0.7;1.4;0.6;0.1;1.3;Layer utilization (%) 
system.membus.respLayer3.occupancy;26680616118;1752458727;323047497;456142249;4873357997;160395499;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;0.9;2.0;1.0;0.6;0.4;2.1;Layer utilization (%) 
system.iocache.tags.replacements;44450;13282;11548;11036;10973;0;number of replacements 
system.iocache.tags.tagsinuse;0.773906;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44450;13282;11548;11036;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;2913152238000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;0.773906;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.048369;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.048369;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::4;16;16;;;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400266;119554;103932;99324;98757;0;Number of tag accesses 
system.iocache.tags.data_accesses;400266;119554;103932;99324;98757;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;210;34;28;28;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;210;34;28;28;29;;number of ReadReq misses 
system.iocache.WriteInvalidateReq_misses::tsunami.ide;9;2;;;;;number of WriteInvalidateReq misses 
system.iocache.WriteInvalidateReq_misses::total;9;2;;;;;number of WriteInvalidateReq misses 
system.iocache.demand_misses::tsunami.ide;210;34;28;28;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;210;34;28;28;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;210;34;28;28;29;;number of overall misses 
system.iocache.overall_misses::total;210;34;28;28;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;33632854;4401979;3625983;3619984;3766982;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;33632854;4401979;3625983;3619984;3766982;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;33632854;4401979;3625983;3619984;3766982;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;33632854;4401979;3625983;3619984;3766982;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;33632854;4401979;3625983;3619984;3766982;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;33632854;4401979;3625983;3619984;3766982;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;210;34;28;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;210;34;28;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44265;13250;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44265;13250;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;210;34;28;28;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;210;34;28;28;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;210;34;28;28;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;210;34;28;28;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide;0.000203;0.000151;;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::total;0.000203;0.000151;;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;160156.447619;129469.970588;129499.392857;129285.142857;129895.931034;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;160156.447619;129469.970588;129499.392857;129285.142857;129895.931034;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;160156.447619;129469.970588;129499.392857;129285.142857;129895.931034;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;160156.447619;129469.970588;129499.392857;129285.142857;129895.931034;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;160156.447619;129469.970588;129499.392857;129285.142857;129895.931034;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;160156.447619;129469.970588;129499.392857;129285.142857;129895.931034;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;428;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.511111;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;210;34;28;28;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;210;34;28;28;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;210;34;28;28;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;210;34;28;28;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;210;34;28;28;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;210;34;28;28;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;22711854;2633979;2169983;2163984;2258982;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;22711854;2633979;2169983;2163984;2258982;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;2857347293;853663365;747790076;709331395;700176644;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;2857347293;853663365;747790076;709331395;700176644;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;22711854;2633979;2169983;2163984;2258982;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;22711854;2633979;2169983;2163984;2258982;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;22711854;2633979;2169983;2163984;2258982;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;22711854;2633979;2169983;2163984;2258982;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;0.999797;0.999849;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;0.999797;0.999849;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;108151.685714;77469.970588;77499.392857;77285.142857;77895.931034;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;108151.685714;77469.970588;77499.392857;77285.142857;77895.931034;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;64564.065731;64437.150136;64912.332986;64437.808412;63978.129020;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;64564.065731;64437.150136;64912.332986;64437.808412;63978.129020;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;108151.685714;77469.970588;77499.392857;77285.142857;77895.931034;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;108151.685714;77469.970588;77499.392857;77285.142857;77895.931034;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;108151.685714;77469.970588;77499.392857;77285.142857;77895.931034;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;108151.685714;77469.970588;77499.392857;77285.142857;77895.931034;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu.branchPred.lookups;28342172;1779305;808583;1901166;16042899;192092;Number of BP lookups 
system.cpu.branchPred.condPredicted;24071017;1467682;579781;1594549;15576522;154791;Number of conditional branches predicted 
system.cpu.branchPred.condIncorrect;643210;48866;30048;73760;44895;8248;Number of conditional branches incorrect 
system.cpu.branchPred.BTBLookups;19369367;1337737;575740;1523597;5462025;126770;Number of BTB lookups 
system.cpu.branchPred.BTBHits;10955342;882461;365728;1303464;4528197;83974;Number of BTB hits 
system.cpu.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu.branchPred.BTBHitPct;56.560145;65.966703;63.523118;85.551757;82.903264;66.241224;BTB Hit Percentage 
system.cpu.branchPred.usedRAS;1734118;120782;92142;132965;165049;13100;Number of times the RAS was used to get a target. 
system.cpu.branchPred.RASInCorrect;37399;1899;1525;1499;4259;345;Number of incorrect RAS predictions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;10000;10000;10000;10000;10000;Clock period in ticks 
system.cpu.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu.dtb.read_hits;17398400;3434028;785981;2564154;22405632;166401;DTB read hits 
system.cpu.dtb.read_misses;83750;33320;5701;5871;231837;2879;DTB read misses 
system.cpu.dtb.read_acv;239;46;45;45;45;23;DTB read access violations 
system.cpu.dtb.read_accesses;1117854;2742163;353752;2107671;21355166;58388;DTB read accesses 
system.cpu.dtb.write_hits;8792211;1388490;508197;1310298;5074156;138406;DTB write hits 
system.cpu.dtb.write_misses;15925;8874;2227;2349;1254577;1409;DTB write misses 
system.cpu.dtb.write_acv;495;93;86;86;92;48;DTB write access violations 
system.cpu.dtb.write_accesses;397738;625083;196308;976280;4983951;26563;DTB write accesses 
system.cpu.dtb.data_hits;26190611;4822518;1294178;3874452;27479788;304807;DTB hits 
system.cpu.dtb.data_misses;99675;42194;7928;8220;1486414;4288;DTB misses 
system.cpu.dtb.data_acv;734;139;131;131;137;71;DTB access violations 
system.cpu.dtb.data_accesses;1515592;3367246;550060;3083951;26339117;84951;DTB accesses 
system.cpu.itb.fetch_hits;2136956;1332538;299022;1847374;10888422;52707;ITB hits 
system.cpu.itb.fetch_misses;30998;16501;11408;12162;44321;2068;ITB misses 
system.cpu.itb.fetch_acv;874;301;309;288;290;71;ITB acv 
system.cpu.itb.fetch_accesses;2167954;1349039;310430;1859536;10932743;54775;ITB accesses 
system.cpu.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu.numCycles;86679159;8667612;3169139;7135950;130654859;771926;number of cpu cycles simulated 
system.cpu.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu.fetch.icacheStallCycles;27847023;2547088;1072396;2640263;13522550;238358;Number of cycles fetch is stalled on an Icache miss 
system.cpu.fetch.Insts;124317281;18477188;4998442;14818069;133849470;1165336;Number of instructions fetch has processed 
system.cpu.fetch.Branches;28342172;1779305;808583;1901166;16042899;192092;Number of branches that fetch encountered 
system.cpu.fetch.predictedBranches;12689460;1003243;457870;1436429;4693246;97074;Number of branches that fetch has predicted taken 
system.cpu.fetch.Cycles;56399945;5206005;1480930;3791709;113764487;443023;Number of cycles fetch has run and was not squashing or blocked 
system.cpu.fetch.SquashCycles;1887270;173822;94434;185972;1959572;26162;Number of cycles fetch has spent squashing 
system.cpu.fetch.TlbCycles;2657;24;26;49;128;8;Number of cycles fetch has spent waiting for tlb 
system.cpu.fetch.MiscStallCycles;50693;3725;1810;4699;158840;401;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu.fetch.PendingTrapStallCycles;907559;814436;559456;598885;2218641;76145;Number of stall cycles due to pending traps 
system.cpu.fetch.PendingQuiesceStallCycles;348210;2823;2297;2177;2449;;Number of stall cycles due to pending quiesce instructions 
system.cpu.fetch.CacheLines;15860996;1993947;701786;2268835;11955475;152858;Number of cache lines fetched 
system.cpu.fetch.IcacheSquashes;403745;30444;16865;23401;42036;4706;Number of outstanding Icache misses that were squashed 
system.cpu.fetch.ItlbSquashes;18;;;2;2;;Number of outstanding ITLB misses that were squashed 
system.cpu.fetch.rateDist::samples;86499722;8661012;3164132;7130768;130646881;771016;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::mean;1.437199;2.133375;1.579720;2.078047;1.024513;1.511429;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::stdev;2.617707;3.192208;2.747358;2.805139;2.495773;2.732716;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::0;61006955;5527839;2198809;4209989;108906545;550417;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::1;2585375;163862;75801;113891;745553;14378;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::2;3386929;278985;107405;248117;1180429;27778;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::3;2721852;179991;100973;169343;3717741;18130;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::4;4952869;498837;155548;855456;969629;41155;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::5;1047465;131800;66351;135771;1094783;10333;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::6;1942115;173798;85222;750980;673297;18444;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::7;758295;128953;52551;84412;673609;8985;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::8;8097867;1576947;321472;562809;12685295;81396;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::total;86499722;8661012;3164132;7130768;130646881;771016;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.branchRate;0.326978;0.205282;0.255143;0.266421;0.122788;0.248848;Number of branch fetches per cycle 
system.cpu.fetch.rate;1.434223;2.131751;1.577224;2.076538;1.024451;1.509647;Number of inst fetches per cycle 
system.cpu.decode.IdleCycles;23211188;1837886;930585;2146773;10360165;194640;Number of cycles decode is idle 
system.cpu.decode.BlockedCycles;41041405;4065866;1349184;2384525;104222299;383804;Number of cycles decode is blocked 
system.cpu.decode.RunCycles;18918724;2251148;762697;2125857;8951849;154640;Number of cycles decode is running 
system.cpu.decode.UnblockCycles;2469416;424046;78394;384488;6138293;25728;Number of cycles decode is unblocking 
system.cpu.decode.SquashCycles;858988;82066;43272;89125;974275;12204;Number of cycles decode is squashing 
system.cpu.decode.BranchResolved;944453;89883;71605;107539;110012;10301;Number of times decode resolved a branch 
system.cpu.decode.BranchMispred;87211;5038;4116;4053;5682;918;Number of times decode detected a branch misprediction 
system.cpu.decode.DecodedInsts;111199620;17379165;4644176;14123403;103849011;1031349;Number of instructions handled by decode 
system.cpu.decode.SquashedInsts;253421;15480;12414;12071;22255;2768;Number of squashed instructions handled by decode 
system.cpu.rename.SquashCycles;858988;82066;43272;89125;974275;12204;Number of cycles rename is squashing 
system.cpu.rename.IdleCycles;24461944;2069059;980185;2326957;11792650;210267;Number of cycles rename is idle 
system.cpu.rename.BlockCycles;12201661;261368;125736;183510;37066100;23888;Number of cycles rename is blocking 
system.cpu.rename.serializeStallCycles;21936698;2247274;1011468;1065326;36768865;284859;count of cycles rename stalled for serializing inst 
system.cpu.rename.RunCycles;20099589;2444123;790822;2317180;11740859;164717;Number of cycles rename is running 
system.cpu.rename.UnblockCycles;6940840;1557122;212649;1148670;32304132;75081;Number of cycles rename is unblocking 
system.cpu.rename.RenamedInsts;107635234;16950243;4496546;13762985;99405450;986299;Number of instructions processed by rename 
system.cpu.rename.ROBFullEvents;271105;9944;4384;29282;1520;402;Number of times rename has blocked due to ROB full 
system.cpu.rename.IQFullEvents;4049257;103159;62794;75618;18810757;16168;Number of times rename has blocked due to IQ full 
system.cpu.rename.LQFullEvents;468800;1023021;5820;829984;5659480;2723;Number of times rename has blocked due to LQ full 
system.cpu.rename.SQFullEvents;208518;129921;39948;42140;210201;23572;Number of times rename has blocked due to SQ full 
system.cpu.rename.RenamedOperands;77378182;13824150;3184521;10428391;76893171;657104;Number of destination operands rename has renamed 
system.cpu.rename.RenameLookups;138235273;24386810;5750924;18525775;127711261;1271122;Number of register rename lookups that rename has made 
system.cpu.rename.int_rename_lookups;138036889;17084795;5252240;14452254;84352499;1267928;Number of integer rename lookups 
system.cpu.rename.fp_rename_lookups;183737;7299829;497593;4072403;43356169;2770;Number of floating rename lookups 
system.cpu.rename.CommittedMaps;68116147;12597800;2629386;9277972;49142698;511944;Number of HB maps that are committed 
system.cpu.rename.UndoneMaps;9262027;1226350;555141;1150419;27750473;145154;Number of HB maps that are undone due to squashing 
system.cpu.rename.serializingInsts;2038147;232508;96385;101278;5629969;30645;count of serializing insts renamed 
system.cpu.rename.tempSerializingInsts;332865;24724;11319;11726;28485;3441;count of temporary serializing insts renamed 
system.cpu.rename.skidInsts;16509067;2815433;540633;2172631;39546950;169684;count of insts added to the skid buffer 
system.cpu.memDep0.insertedLoads;18296818;3539507;842330;2692957;23058838;183275;Number of loads inserted to the mem dependence unit. 
system.cpu.memDep0.insertedStores;9288654;1454308;535244;1376860;7142540;147719;Number of stores inserted to the mem dependence unit. 
system.cpu.memDep0.conflictingLoads;2723548;356985;190702;980099;2140599;40050;Number of conflicting loads. 
system.cpu.memDep0.conflictingStores;1820182;283881;99314;851491;1487033;21527;Number of conflicting stores. 
system.cpu.iq.iqInstsAdded;100753935;16267345;4168162;12968925;90514315;905081;Number of instructions added to the IQ (excludes non-spec) 
system.cpu.iq.iqNonSpecInstsAdded;2777656;236551;113680;119919;4156613;25546;Number of non-speculative instructions added to the IQ 
system.cpu.iq.iqInstsIssued;98226240;15984813;3994628;12604463;88195926;852257;Number of instructions issued 
system.cpu.iq.iqSquashedInstsIssued;87704;12423;3916;4361;27387;1363;Number of squashed instructions issued 
system.cpu.iq.iqSquashedInstsExamined;11422725;1396900;654487;1105799;37319993;173009;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu.iq.iqSquashedOperandsExamined;5791213;728683;369996;731368;7457472;108000;Number of squashed operands that are examined and possibly removed from graph 
system.cpu.iq.iqSquashedNonSpecRemoved;1777442;158448;73122;77778;4042539;16637;Number of squashed non-spec instructions that were removed 
system.cpu.iq.issued_per_cycle::samples;86499722;8661012;3164132;7130768;130646881;771016;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::mean;1.135567;1.845606;1.262472;1.767616;0.675071;1.105369;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::stdev;1.661951;2.254617;1.795023;1.711573;1.343072;1.689528;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::0;46141074;3668390;1683315;2242927;85668767;450334;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::1;17105955;1473701;501178;1419321;26145298;107295;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::2;7534857;889329;298402;1219325;10146925;65065;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::3;5903288;680096;257155;1065619;3139026;57586;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::4;4761789;631891;193235;711655;1207791;45884;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::5;2382982;480198;105306;250809;1613489;20344;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::6;1575731;350851;74657;136566;787648;17265;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::7;828113;233942;29303;46794;788293;4716;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::8;265933;252614;21581;37752;1149644;2527;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::total;86499722;8661012;3164132;7130768;130646881;771016;Number of insts issued each cycle 
system.cpu.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::IntAlu;435900;29415;11139;11176;17776;1424;attempts to use FU when none available 
system.cpu.iq.fu_full::IntMult;1;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatAdd;0;67130;852;0;2;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatCmp;0;18;113;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatCvt;0;585;176;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatMult;0;92499;7024;13091;65;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatDiv;0;430237;247;609;12;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::MemRead;794221;126237;52682;46776;543598;14723;attempts to use FU when none available 
system.cpu.iq.fu_full::MemWrite;523148;88646;38259;38615;136675;12819;attempts to use FU when none available 
system.cpu.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.FU_type_0::No_OpClass;8382;560;1165;1034;520;461;Type of FU issued 
system.cpu.iq.FU_type_0::IntAlu;69755285;7589160;2382781;7032062;29565827;510537;Type of FU issued 
system.cpu.iq.FU_type_0::IntMult;164406;5876;5180;53762;21772;862;Type of FU issued 
system.cpu.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::FloatAdd;85830;2302958;112224;774151;12850705;1220;Type of FU issued 
system.cpu.iq.FU_type_0::FloatCmp;0;143713;7027;22;16;0;Type of FU issued 
system.cpu.iq.FU_type_0::FloatCvt;0;29084;12297;17305;89;0;Type of FU issued 
system.cpu.iq.FU_type_0::FloatMult;0;678757;66257;700406;12061913;0;Type of FU issued 
system.cpu.iq.FU_type_0::FloatDiv;4190;140416;3476;25064;254;230;Type of FU issued 
system.cpu.iq.FU_type_0::FloatSqrt;0;2;0;1;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::MemRead;18100234;3534849;827928;2617670;22747417;177995;Type of FU issued 
system.cpu.iq.FU_type_0::MemWrite;8993635;1407783;516229;1319205;6369786;141855;Type of FU issued 
system.cpu.iq.FU_type_0::IprAccess;1114278;151655;60064;63781;4577627;19097;Type of FU issued 
system.cpu.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::total;98226240;15984813;3994628;12604463;88195926;852257;Type of FU issued 
system.cpu.iq.rate;1.133216;1.844200;1.260477;1.766333;0.675030;1.104066;Inst issue rate 
system.cpu.iq.fu_busy_cnt;1753270;834767;110492;110267;698128;28966;FU busy when requested 
system.cpu.iq.fu_busy_rate;0.017849;0.052223;0.027660;0.008748;0.007916;0.033987;FU busy rate (busy events/executed inst) 
system.cpu.iq.int_inst_queue_reads;283925110;29188448;10536036;24844258;256878574;2497306;Number of integer instruction queue reads 
system.cpu.iq.int_inst_queue_writes;114578648;11753114;4460379;9975627;106463557;1100280;Number of integer instruction queue writes 
system.cpu.iq.int_inst_queue_wakeup_accesses;96322414;10015968;3563872;8682663;60633055;824450;Number of integer instruction queue wakeup accesses 
system.cpu.iq.fp_inst_queue_reads;868065;12289380;731760;7610064;50885674;8553;Number of floating instruction queue reads 
system.cpu.iq.fp_inst_queue_writes;414296;6153988;479598;4222971;25539750;4301;Number of floating instruction queue writes 
system.cpu.iq.fp_inst_queue_wakeup_accesses;404440;5763303;353897;3726939;25440751;4055;Number of floating instruction queue wakeup accesses 
system.cpu.iq.int_alu_accesses;99509115;10356770;3730506;8901529;63450428;876299;Number of integer alu accesses 
system.cpu.iq.fp_alu_accesses;462013;6462250;373449;3812167;25443106;4463;Number of floating point alu accesses 
system.cpu.iew.lsq.thread0.forwLoads;859949;62335;60968;155928;98155;7142;Number of loads that had data forwarded from stores 
system.cpu.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu.iew.lsq.thread0.squashedLoads;2235082;316499;144779;270477;13638874;39440;Number of loads squashed 
system.cpu.iew.lsq.thread0.ignoredResponses;4403;296;418;313;463;82;Number of memory responses ignored because the instruction is squashed 
system.cpu.iew.lsq.thread0.memOrderViolation;39759;6376;3705;4014;12541;966;Number of memory ordering violations 
system.cpu.iew.lsq.thread0.squashedStores;963494;97564;50962;87683;3904922;14973;Number of stores squashed 
system.cpu.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu.iew.lsq.thread0.rescheduledLoads;19983;4009;3351;3350;3317;6;Number of loads that were rescheduled 
system.cpu.iew.lsq.thread0.cacheBlocked;33523;21613;5094;5163;11090;2148;Number of times an access to memory failed due to the cache being blocked 
system.cpu.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu.iew.iewSquashCycles;858988;82066;43272;89125;974275;12204;Number of cycles IEW is squashing 
system.cpu.iew.iewBlockCycles;7837832;166494;95369;129381;12510842;18660;Number of cycles IEW is blocking 
system.cpu.iew.iewUnblockCycles;306600;62138;6540;16860;3690358;830;Number of cycles IEW is unblocking 
system.cpu.iew.iewDispatchedInsts;105449001;16679946;4378137;13330464;95848803;950139;Number of instructions dispatched to IQ 
system.cpu.iew.iewDispSquashedInsts;259991;33520;16630;23390;25720;4462;Number of squashed instructions skipped by dispatch 
system.cpu.iew.iewDispLoadInsts;18296818;3539507;842330;2692957;23058838;183275;Number of dispatched load instructions 
system.cpu.iew.iewDispStoreInsts;9288654;1454308;535244;1376860;7142540;147719;Number of dispatched store instructions 
system.cpu.iew.iewDispNonSpecInsts;2252713;191184;85638;91433;4100776;20263;Number of dispatched non-speculative instructions 
system.cpu.iew.iewIQFullEvents;16831;4816;3523;3833;1387650;197;Number of times the IQ has become full, causing a stall 
system.cpu.iew.iewLSQFullEvents;18630;55803;2004;11909;12722;623;Number of times the LSQ has become full, causing a stall 
system.cpu.iew.memOrderViolationEvents;39759;6376;3705;4014;12541;966;Number of memory order violations 
system.cpu.iew.predictedTakenIncorrect;265657;29866;13909;73015;23342;3961;Number of branches that were predicted taken incorrectly 
system.cpu.iew.predictedNotTakenIncorrect;601533;43955;26198;26761;502508;7232;Number of branches that were predicted not taken incorrectly 
system.cpu.iew.branchMispredicts;867190;73821;40107;99776;525850;11193;Number of branch mispredicts detected at execute 
system.cpu.iew.iewExecutedInsts;97324781;15893482;3956891;12503745;88006821;841862;Number of executed instructions 
system.cpu.iew.iewExecLoadInsts;17513032;3471378;794474;2572784;22680054;170430;Number of load instructions executed 
system.cpu.iew.iewExecSquashedInsts;901458;91331;37737;100718;189105;10395;Number of squashed instructions skipped in execute 
system.cpu.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu.iew.exec_nop;1917410;176050;96295;241620;1177875;19512;number of nop insts executed 
system.cpu.iew.exec_refs;26338518;4869717;1305755;3886329;29010958;310675;number of memory reference insts executed 
system.cpu.iew.exec_branches;16546763;1190246;560016;1515783;4456171;115042;Number of branches executed 
system.cpu.iew.exec_stores;8825486;1398339;511281;1313545;6330904;140245;Number of stores executed 
system.cpu.iew.exec_rate;1.122816;1.833663;1.248570;1.752219;0.673582;1.090599;Inst execution rate 
system.cpu.iew.wb_sent;96974154;15840130;3937236;12444106;87677983;835602;cumulative count of insts sent to commit 
system.cpu.iew.wb_count;96726854;15779271;3917769;12409602;86073806;828505;cumulative count of insts written-back 
system.cpu.iew.wb_producers;53070009;9709965;2063100;6709116;64769923;408984;num instructions producing a value 
system.cpu.iew.wb_consumers;72624812;11970138;2745747;7716084;78584970;556556;num instructions consuming a value 
system.cpu.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu.iew.wb_rate;1.115918;1.820487;1.236225;1.739026;0.658788;1.073296;insts written-back per cycle 
system.cpu.iew.wb_fanout;0.730742;0.811182;0.751380;0.869498;0.824202;0.734848;average fanout of values written-back 
system.cpu.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu.commit.commitSquashedInsts;12081833;1299430;678041;1128923;27829395;171156;The number of squashed insts skipped by commit 
system.cpu.commit.commitNonSpecStalls;1000214;78103;40558;42141;114074;8909;The number of times commit has been forced to stall to communicate backwards 
system.cpu.commit.branchMispredicts;803736;67762;37165;81794;519441;10105;The number of times a branch was mispredicted 
system.cpu.commit.committed_per_cycle::samples;84415456;8447530;3054300;6941976;126478859;741873;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::mean;1.103771;1.801928;1.204415;1.754325;0.461906;1.032899;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::stdev;2.031449;2.828578;2.192611;2.531240;1.084579;2.019586;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::0;51495070;4624290;1865392;3694874;91085093;480762;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::1;14519656;1336102;494834;1075645;25361451;113432;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::2;6105717;530865;197802;213538;6428175;48187;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::3;3352267;275753;121156;128544;604140;20056;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::4;2284486;198157;86605;578536;493850;21697;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::5;1393457;114412;45602;640518;630632;9489;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::6;651564;84128;30188;32141;837311;8614;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::7;533060;143288;32586;44890;66907;6699;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::8;4080179;1140535;180135;533290;971300;32937;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::total;84415456;8447530;3054300;6941976;126478859;741873;Number of insts commited each cycle 
system.cpu.commit.committedInsts;93175356;15221843;3678646;12178483;58421396;766280;Number of instructions committed 
system.cpu.commit.committedOps;93175356;15221843;3678646;12178483;58421396;766280;Number of ops (including micro ops) committed 
system.cpu.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu.commit.refs;24386896;4579752;1181833;3711657;12657582;276581;Number of memory references committed 
system.cpu.commit.loads;16061736;3223008;697551;2422480;9419964;143835;Number of loads committed 
system.cpu.commit.membars;394868;37350;21596;21919;44453;4286;Number of memory barriers committed 
system.cpu.commit.branches;15695445;1112770;512669;1452828;2729948;101598;Number of branches committed 
system.cpu.commit.fp_insts;392280;5675639;314240;3714952;25433879;3905;Number of committed floating point instructions. 
system.cpu.commit.int_insts;90165859;11742885;3366922;10402176;31796814;736583;Number of committed integer instructions. 
system.cpu.commit.function_calls;1413064;94968;73069;114527;133624;8346;Number of function calls committed. 
system.cpu.commit.op_class_0::No_OpClass;1600063;147870;77086;222404;1102455;15351;Class of committed instruction 
system.cpu.commit.op_class_0::IntAlu;65358988;7050964;2152971;6597254;15111158;448333;Class of committed instruction 
system.cpu.commit.op_class_0::IntMult;155954;5562;4975;53033;18272;826;Class of committed instruction 
system.cpu.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::FloatAdd;84943;2276837;100592;774013;12846742;1217;Class of committed instruction 
system.cpu.commit.op_class_0::FloatCmp;0;143132;5948;21;12;0;Class of committed instruction 
system.cpu.commit.op_class_0::FloatCvt;0;26814;9702;17282;74;0;Class of committed instruction 
system.cpu.commit.op_class_0::FloatMult;0;660189;60175;691008;12058637;0;Class of committed instruction 
system.cpu.commit.op_class_0::FloatDiv;4189;140287;2688;25023;250;230;Class of committed instruction 
system.cpu.commit.op_class_0::FloatSqrt;0;1;0;1;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::MemRead;16456604;3260358;719147;2444399;9464417;148121;Class of committed instruction 
system.cpu.commit.op_class_0::MemWrite;8400339;1358175;485298;1290264;3241752;133105;Class of committed instruction 
system.cpu.commit.op_class_0::IprAccess;1114276;151654;60064;63781;4577627;19097;Class of committed instruction 
system.cpu.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::total;93175356;15221843;3678646;12178483;58421396;766280;Class of committed instruction 
system.cpu.commit.bw_lim_events;4080179;1140535;180135;533290;971300;32937;number cycles where commit BW limit reached 
system.cpu.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu.rob.rob_reads;185285209;23721985;7194762;19679239;206003257;1629212;The number of ROB reads 
system.cpu.rob.rob_writes;212601262;33257022;8823933;26804343;176670352;1904383;The number of ROB writes 
system.cpu.timesIdled;32661;1098;809;789;1366;141;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu.idleCycles;179437;6600;5007;5182;7978;910;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu.quiesceCycles;219442912;4977;4029;3792;4266;;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu.committedInsts;91583673;15074533;3602725;11957113;57319461;751389;Number of Instructions Simulated 
system.cpu.committedOps;91583673;15074533;3602725;11957113;57319461;751389;Number of Ops (including micro ops) Simulated 
system.cpu.cpi;0.946448;0.574984;0.879651;0.596795;2.279415;1.027332;CPI: Cycles Per Instruction 
system.cpu.cpi_total;0.946448;0.574984;0.879651;0.596795;2.279415;1.027332;CPI: Total CPI of All Threads 
system.cpu.ipc;1.056582;1.739179;1.136815;1.675616;0.438709;0.973395;IPC: Instructions Per Cycle 
system.cpu.ipc_total;1.056582;1.739179;1.136815;1.675616;0.438709;0.973395;IPC: Total IPC of All Threads 
system.cpu.int_regfile_reads;129174946;16279165;4834905;13497938;79662938;1128723;number of integer regfile reads 
system.cpu.int_regfile_writes;71968701;7931675;2597882;6668886;49281811;571070;number of integer regfile writes 
system.cpu.fp_regfile_reads;181123;7118767;419898;3695883;43268327;2666;number of floating regfile reads 
system.cpu.fp_regfile_writes;187677;5280777;288221;3004847;25175720;2490;number of floating regfile writes 
system.cpu.misc_regfile_reads;3267772;8005274;622442;5371092;28592566;25280;number of misc regfile reads 
system.cpu.misc_regfile_writes;1159819;121766;50909;53569;1927970;15098;number of misc regfile writes 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;7481;3746;3261;3257;2854;;Transaction distribution 
system.iobus.trans_dist::ReadResp;7481;3746;3261;3257;2854;;Transaction distribution 
system.iobus.trans_dist::WriteReq;55037;15054;13062;12545;13651;7;Transaction distribution 
system.iobus.trans_dist::WriteResp;55046;15056;13062;12545;13651;7;Transaction distribution 
system.iobus.trans_dist::WriteInvalidateReq;9;2;;;;;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;6534;398;264;326;2872;14;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;296;40;24;24;32;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;256;376;392;328;352;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20504;9218;8054;8086;6944;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;1904;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;1008;816;768;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;36122;11040;9550;9532;11064;14;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88932;26564;23096;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88932;26564;23096;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;125054;37604;32646;31604;33010;14;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;26136;1592;1056;1304;11488;56;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1184;160;96;96;128;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;268;517;539;451;484;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10252;4609;4027;4043;3472;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;7596;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;567;459;432;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;50255;7445;6177;6326;16058;56;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837648;848144;737504;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837648;848144;737504;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;2887903;855589;743681;711062;716706;56;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;6413000;330000;198000;269000;2810000;14000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;221000;30000;18000;18000;24000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;223000;329000;343000;287000;308000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15167000;5820000;5095000;5105000;4395000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;1887000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;819000;663000;624000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398845820;119321822;103751543;99142608;98570614;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.1;0.3;0.1;0.0;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;25332000;9232000;8008000;7995000;8357000;7000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45141327;13319522;11578516;11066771;11005012;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.cpu.icache.tags.replacements;1556721;68135;47531;47112;83333;10977;number of replacements 
system.cpu.icache.tags.tagsinuse;504.934906;511.896744;511.955340;511.999917;511.999425;511.960346;Cycle average of tags in use 
system.cpu.icache.tags.total_refs;14254570;1928305;652011;2229117;11869933;165093;Total number of references to valid blocks. 
system.cpu.icache.tags.sampled_refs;1556721;68135;47531;47112;83333;11489;Sample count of references to valid blocks. 
system.cpu.icache.tags.avg_refs;9.156792;28.301240;13.717595;47.315270;142.439766;14.369658;Average number of references to valid blocks. 
system.cpu.icache.tags.warmup_cycle;208805488750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu.icache.tags.occ_blocks::cpu.inst;504.934906;511.896744;511.955340;511.999917;511.999425;511.960346;Average occupied blocks per requestor 
system.cpu.icache.tags.occ_percent::cpu.inst;0.986201;0.999798;0.999913;1.000000;0.999999;0.999923;Average percentage of cache occupancy 
system.cpu.icache.tags.occ_percent::total;0.986201;0.999798;0.999913;1.000000;0.999999;0.999923;Average percentage of cache occupancy 
system.cpu.icache.tags.occ_task_id_blocks::1024;512;512;512;512;511;512;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::0;20;19;18;18;29;14;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::1;80;87;57;159;139;55;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::2;169;168;235;102;109;191;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::3;243;238;202;233;234;252;Occupied blocks per task id 
system.cpu.icache.tags.occ_task_id_percent::1024;1;1;1;1;0.998047;1;Percentage of cache occupancy per task id 
system.cpu.icache.tags.tag_accesses;33279804;4056054;1451108;4584783;23994285;316695;Number of tag accesses 
system.cpu.icache.tags.data_accesses;33279804;4056054;1451108;4584783;23994285;316695;Number of data accesses 
system.cpu.icache.ReadReq_hits::cpu.inst;14285811;1925098;653662;2221156;11871553;141749;number of ReadReq hits 
system.cpu.icache.ReadReq_hits::total;14285811;1925098;653662;2221156;11871553;141749;number of ReadReq hits 
system.cpu.icache.demand_hits::cpu.inst;14285811;1925098;653662;2221156;11871553;141749;number of demand (read+write) hits 
system.cpu.icache.demand_hits::total;14285811;1925098;653662;2221156;11871553;141749;number of demand (read+write) hits 
system.cpu.icache.overall_hits::cpu.inst;14285811;1925098;653662;2221156;11871553;141749;number of overall hits 
system.cpu.icache.overall_hits::total;14285811;1925098;653662;2221156;11871553;141749;number of overall hits 
system.cpu.icache.ReadReq_misses::cpu.inst;1575185;68849;48124;47679;83922;11109;number of ReadReq misses 
system.cpu.icache.ReadReq_misses::total;1575185;68849;48124;47679;83922;11109;number of ReadReq misses 
system.cpu.icache.demand_misses::cpu.inst;1575185;68849;48124;47679;83922;11109;number of demand (read+write) misses 
system.cpu.icache.demand_misses::total;1575185;68849;48124;47679;83922;11109;number of demand (read+write) misses 
system.cpu.icache.overall_misses::cpu.inst;1575185;68849;48124;47679;83922;11109;number of overall misses 
system.cpu.icache.overall_misses::total;1575185;68849;48124;47679;83922;11109;number of overall misses 
system.cpu.icache.ReadReq_miss_latency::cpu.inst;147040087499;6567714721;4552532742;4508568489;8131854729;1053409246;number of ReadReq miss cycles 
system.cpu.icache.ReadReq_miss_latency::total;147040087499;6567714721;4552532742;4508568489;8131854729;1053409246;number of ReadReq miss cycles 
system.cpu.icache.demand_miss_latency::cpu.inst;147040087499;6567714721;4552532742;4508568489;8131854729;1053409246;number of demand (read+write) miss cycles 
system.cpu.icache.demand_miss_latency::total;147040087499;6567714721;4552532742;4508568489;8131854729;1053409246;number of demand (read+write) miss cycles 
system.cpu.icache.overall_miss_latency::cpu.inst;147040087499;6567714721;4552532742;4508568489;8131854729;1053409246;number of overall miss cycles 
system.cpu.icache.overall_miss_latency::total;147040087499;6567714721;4552532742;4508568489;8131854729;1053409246;number of overall miss cycles 
system.cpu.icache.ReadReq_accesses::cpu.inst;15860996;1993947;701786;2268835;11955475;152858;number of ReadReq accesses(hits+misses) 
system.cpu.icache.ReadReq_accesses::total;15860996;1993947;701786;2268835;11955475;152858;number of ReadReq accesses(hits+misses) 
system.cpu.icache.demand_accesses::cpu.inst;15860996;1993947;701786;2268835;11955475;152858;number of demand (read+write) accesses 
system.cpu.icache.demand_accesses::total;15860996;1993947;701786;2268835;11955475;152858;number of demand (read+write) accesses 
system.cpu.icache.overall_accesses::cpu.inst;15860996;1993947;701786;2268835;11955475;152858;number of overall (read+write) accesses 
system.cpu.icache.overall_accesses::total;15860996;1993947;701786;2268835;11955475;152858;number of overall (read+write) accesses 
system.cpu.icache.ReadReq_miss_rate::cpu.inst;0.099312;0.034529;0.068574;0.021015;0.007020;0.072675;miss rate for ReadReq accesses 
system.cpu.icache.ReadReq_miss_rate::total;0.099312;0.034529;0.068574;0.021015;0.007020;0.072675;miss rate for ReadReq accesses 
system.cpu.icache.demand_miss_rate::cpu.inst;0.099312;0.034529;0.068574;0.021015;0.007020;0.072675;miss rate for demand accesses 
system.cpu.icache.demand_miss_rate::total;0.099312;0.034529;0.068574;0.021015;0.007020;0.072675;miss rate for demand accesses 
system.cpu.icache.overall_miss_rate::cpu.inst;0.099312;0.034529;0.068574;0.021015;0.007020;0.072675;miss rate for overall accesses 
system.cpu.icache.overall_miss_rate::total;0.099312;0.034529;0.068574;0.021015;0.007020;0.072675;miss rate for overall accesses 
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst;93347.821049;95393.029979;94600.048666;94560.886113;96897.770894;94824.848861;average ReadReq miss latency 
system.cpu.icache.ReadReq_avg_miss_latency::total;93347.821049;95393.029979;94600.048666;94560.886113;96897.770894;94824.848861;average ReadReq miss latency 
system.cpu.icache.demand_avg_miss_latency::cpu.inst;93347.821049;95393.029979;94600.048666;94560.886113;96897.770894;94824.848861;average overall miss latency 
system.cpu.icache.demand_avg_miss_latency::total;93347.821049;95393.029979;94600.048666;94560.886113;96897.770894;94824.848861;average overall miss latency 
system.cpu.icache.overall_avg_miss_latency::cpu.inst;93347.821049;95393.029979;94600.048666;94560.886113;96897.770894;94824.848861;average overall miss latency 
system.cpu.icache.overall_avg_miss_latency::total;93347.821049;95393.029979;94600.048666;94560.886113;96897.770894;94824.848861;average overall miss latency 
system.cpu.icache.blocked_cycles::no_mshrs;9;0;0;0;0;0;number of cycles access was blocked 
system.cpu.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.icache.blocked::no_mshrs;2;0;0;0;0;0;number of cycles access was blocked 
system.cpu.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.icache.avg_blocked_cycles::no_mshrs;4.500000;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu.icache.ReadReq_mshr_hits::cpu.inst;17373;689;587;565;587;132;number of ReadReq MSHR hits 
system.cpu.icache.ReadReq_mshr_hits::total;17373;689;587;565;587;132;number of ReadReq MSHR hits 
system.cpu.icache.demand_mshr_hits::cpu.inst;17373;689;587;565;587;132;number of demand (read+write) MSHR hits 
system.cpu.icache.demand_mshr_hits::total;17373;689;587;565;587;132;number of demand (read+write) MSHR hits 
system.cpu.icache.overall_mshr_hits::cpu.inst;17373;689;587;565;587;132;number of overall MSHR hits 
system.cpu.icache.overall_mshr_hits::total;17373;689;587;565;587;132;number of overall MSHR hits 
system.cpu.icache.ReadReq_mshr_misses::cpu.inst;1557812;68160;47537;47114;83335;10977;number of ReadReq MSHR misses 
system.cpu.icache.ReadReq_mshr_misses::total;1557812;68160;47537;47114;83335;10977;number of ReadReq MSHR misses 
system.cpu.icache.demand_mshr_misses::cpu.inst;1557812;68160;47537;47114;83335;10977;number of demand (read+write) MSHR misses 
system.cpu.icache.demand_mshr_misses::total;1557812;68160;47537;47114;83335;10977;number of demand (read+write) MSHR misses 
system.cpu.icache.overall_mshr_misses::cpu.inst;1557812;68160;47537;47114;83335;10977;number of overall MSHR misses 
system.cpu.icache.overall_mshr_misses::total;1557812;68160;47537;47114;83335;10977;number of overall MSHR misses 
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst;106845574496;4787940527;3312275507;3279093261;5921858767;763390754;number of ReadReq MSHR miss cycles 
system.cpu.icache.ReadReq_mshr_miss_latency::total;106845574496;4787940527;3312275507;3279093261;5921858767;763390754;number of ReadReq MSHR miss cycles 
system.cpu.icache.demand_mshr_miss_latency::cpu.inst;106845574496;4787940527;3312275507;3279093261;5921858767;763390754;number of demand (read+write) MSHR miss cycles 
system.cpu.icache.demand_mshr_miss_latency::total;106845574496;4787940527;3312275507;3279093261;5921858767;763390754;number of demand (read+write) MSHR miss cycles 
system.cpu.icache.overall_mshr_miss_latency::cpu.inst;106845574496;4787940527;3312275507;3279093261;5921858767;763390754;number of overall MSHR miss cycles 
system.cpu.icache.overall_mshr_miss_latency::total;106845574496;4787940527;3312275507;3279093261;5921858767;763390754;number of overall MSHR miss cycles 
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst;0.098217;0.034183;0.067737;0.020766;0.006970;0.071812;mshr miss rate for ReadReq accesses 
system.cpu.icache.ReadReq_mshr_miss_rate::total;0.098217;0.034183;0.067737;0.020766;0.006970;0.071812;mshr miss rate for ReadReq accesses 
system.cpu.icache.demand_mshr_miss_rate::cpu.inst;0.098217;0.034183;0.067737;0.020766;0.006970;0.071812;mshr miss rate for demand accesses 
system.cpu.icache.demand_mshr_miss_rate::total;0.098217;0.034183;0.067737;0.020766;0.006970;0.071812;mshr miss rate for demand accesses 
system.cpu.icache.overall_mshr_miss_rate::cpu.inst;0.098217;0.034183;0.067737;0.020766;0.006970;0.071812;mshr miss rate for overall accesses 
system.cpu.icache.overall_mshr_miss_rate::total;0.098217;0.034183;0.067737;0.020766;0.006970;0.071812;mshr miss rate for overall accesses 
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst;68586.950477;70245.606323;69677.840566;69599.126820;71060.883986;69544.570830;average ReadReq mshr miss latency 
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total;68586.950477;70245.606323;69677.840566;69599.126820;71060.883986;69544.570830;average ReadReq mshr miss latency 
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst;68586.950477;70245.606323;69677.840566;69599.126820;71060.883986;69544.570830;average overall mshr miss latency 
system.cpu.icache.demand_avg_mshr_miss_latency::total;68586.950477;70245.606323;69677.840566;69599.126820;71060.883986;69544.570830;average overall mshr miss latency 
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst;68586.950477;70245.606323;69677.840566;69599.126820;71060.883986;69544.570830;average overall mshr miss latency 
system.cpu.icache.overall_avg_mshr_miss_latency::total;68586.950477;70245.606323;69677.840566;69599.126820;71060.883986;69544.570830;average overall mshr miss latency 
system.cpu.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu.dcache.tags.replacements;2866251;187168;33774;48087;516924;17238;number of replacements 
system.cpu.dcache.tags.tagsinuse;1023.941405;1023.983700;1023.971691;1023.735013;1023.993579;1024;Cycle average of tags in use 
system.cpu.dcache.tags.total_refs;19876849;4084836;1029116;3502369;24336253;226217;Total number of references to valid blocks. 
system.cpu.dcache.tags.sampled_refs;2866251;187168;33774;48087;516924;18262;Sample count of references to valid blocks. 
system.cpu.dcache.tags.avg_refs;6.934790;21.824436;30.470658;72.834009;47.078977;12.387307;Average number of references to valid blocks. 
system.cpu.dcache.tags.warmup_cycle;141192500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu.dcache.tags.occ_blocks::cpu.data;1023.941405;1023.983700;1023.971691;1023.735013;1023.993579;1024;Average occupied blocks per requestor 
system.cpu.dcache.tags.occ_percent::cpu.data;0.999943;0.999984;0.999972;0.999741;0.999994;1;Average percentage of cache occupancy 
system.cpu.dcache.tags.occ_percent::total;0.999943;0.999984;0.999972;0.999741;0.999994;1;Average percentage of cache occupancy 
system.cpu.dcache.tags.occ_task_id_blocks::1024;1024;1024;1024;1024;1024;1024;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::0;6;7;7;7;3;8;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::1;345;349;355;181;181;344;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::2;654;654;645;815;817;658;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::3;19;14;17;20;22;13;Occupied blocks per task id 
system.cpu.dcache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu.dcache.tags.tag_accesses;52513582;9594724;2432821;7423142;51657904;600232;Number of tag accesses 
system.cpu.dcache.tags.data_accesses;52513582;9594724;2432821;7423142;51657904;600232;Number of data accesses 
system.cpu.dcache.ReadReq_hits::cpu.data;12873699;3164911;662524;2331097;21962506;132933;number of ReadReq hits 
system.cpu.dcache.ReadReq_hits::total;12873699;3164911;662524;2331097;21962506;132933;number of ReadReq hits 
system.cpu.dcache.WriteReq_hits::cpu.data;6506373;874610;357111;1153207;2327677;62769;number of WriteReq hits 
system.cpu.dcache.WriteReq_hits::total;6506373;874610;357111;1153207;2327677;62769;number of WriteReq hits 
system.cpu.dcache.LoadLockedReq_hits::cpu.data;234301;20538;9319;9435;22761;2325;number of LoadLockedReq hits 
system.cpu.dcache.LoadLockedReq_hits::total;234301;20538;9319;9435;22761;2325;number of LoadLockedReq hits 
system.cpu.dcache.StoreCondReq_hits::cpu.data;283161;19765;8530;8693;23109;2465;number of StoreCondReq hits 
system.cpu.dcache.StoreCondReq_hits::total;283161;19765;8530;8693;23109;2465;number of StoreCondReq hits 
system.cpu.dcache.demand_hits::cpu.data;19380072;4039521;1019635;3484304;24290183;195702;number of demand (read+write) hits 
system.cpu.dcache.demand_hits::total;19380072;4039521;1019635;3484304;24290183;195702;number of demand (read+write) hits 
system.cpu.dcache.overall_hits::cpu.data;19380072;4039521;1019635;3484304;24290183;195702;number of overall hits 
system.cpu.dcache.overall_hits::total;19380072;4039521;1019635;3484304;24290183;195702;number of overall hits 
system.cpu.dcache.ReadReq_misses::cpu.data;3380107;164030;44562;59009;350572;23310;number of ReadReq misses 
system.cpu.dcache.ReadReq_misses::total;3380107;164030;44562;59009;350572;23310;number of ReadReq misses 
system.cpu.dcache.WriteReq_misses::cpu.data;1518268;458652;116595;125145;881798;67314;number of WriteReq misses 
system.cpu.dcache.WriteReq_misses::total;1518268;458652;116595;125145;881798;67314;number of WriteReq misses 
system.cpu.dcache.LoadLockedReq_misses::cpu.data;27163;1267;880;935;2059;381;number of LoadLockedReq misses 
system.cpu.dcache.LoadLockedReq_misses::total;27163;1267;880;935;2059;381;number of LoadLockedReq misses 
system.cpu.dcache.StoreCondReq_misses::cpu.data;19;3;;;;;number of StoreCondReq misses 
system.cpu.dcache.StoreCondReq_misses::total;19;3;;;;;number of StoreCondReq misses 
system.cpu.dcache.demand_misses::cpu.data;4898375;622682;161157;184154;1232370;90624;number of demand (read+write) misses 
system.cpu.dcache.demand_misses::total;4898375;622682;161157;184154;1232370;90624;number of demand (read+write) misses 
system.cpu.dcache.overall_misses::cpu.data;4898375;622682;161157;184154;1232370;90624;number of overall misses 
system.cpu.dcache.overall_misses::total;4898375;622682;161157;184154;1232370;90624;number of overall misses 
system.cpu.dcache.ReadReq_miss_latency::cpu.data;303381600685;14780665749;4255670000;5531962000;32172907749;2157560250;number of ReadReq miss cycles 
system.cpu.dcache.ReadReq_miss_latency::total;303381600685;14780665749;4255670000;5531962000;32172907749;2157560250;number of ReadReq miss cycles 
system.cpu.dcache.WriteReq_miss_latency::cpu.data;127443890944;42172102026;10920196582;11730456011;85469564150;6413957996;number of WriteReq miss cycles 
system.cpu.dcache.WriteReq_miss_latency::total;127443890944;42172102026;10920196582;11730456011;85469564150;6413957996;number of WriteReq miss cycles 
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data;2660051500;128402000;85935250;94801000;207276250;39243250;number of LoadLockedReq miss cycles 
system.cpu.dcache.LoadLockedReq_miss_latency::total;2660051500;128402000;85935250;94801000;207276250;39243250;number of LoadLockedReq miss cycles 
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data;1006981;158997;;;;;number of StoreCondReq miss cycles 
system.cpu.dcache.StoreCondReq_miss_latency::total;1006981;158997;;;;;number of StoreCondReq miss cycles 
system.cpu.dcache.demand_miss_latency::cpu.data;430825491629;56952767775;15175866582;17262418011;117642471899;8571518246;number of demand (read+write) miss cycles 
system.cpu.dcache.demand_miss_latency::total;430825491629;56952767775;15175866582;17262418011;117642471899;8571518246;number of demand (read+write) miss cycles 
system.cpu.dcache.overall_miss_latency::cpu.data;430825491629;56952767775;15175866582;17262418011;117642471899;8571518246;number of overall miss cycles 
system.cpu.dcache.overall_miss_latency::total;430825491629;56952767775;15175866582;17262418011;117642471899;8571518246;number of overall miss cycles 
system.cpu.dcache.ReadReq_accesses::cpu.data;16253806;3328941;707086;2390106;22313078;156243;number of ReadReq accesses(hits+misses) 
system.cpu.dcache.ReadReq_accesses::total;16253806;3328941;707086;2390106;22313078;156243;number of ReadReq accesses(hits+misses) 
system.cpu.dcache.WriteReq_accesses::cpu.data;8024641;1333262;473706;1278352;3209475;130083;number of WriteReq accesses(hits+misses) 
system.cpu.dcache.WriteReq_accesses::total;8024641;1333262;473706;1278352;3209475;130083;number of WriteReq accesses(hits+misses) 
system.cpu.dcache.LoadLockedReq_accesses::cpu.data;261464;21805;10199;10370;24820;2706;number of LoadLockedReq accesses(hits+misses) 
system.cpu.dcache.LoadLockedReq_accesses::total;261464;21805;10199;10370;24820;2706;number of LoadLockedReq accesses(hits+misses) 
system.cpu.dcache.StoreCondReq_accesses::cpu.data;283180;19768;8530;8693;23109;2465;number of StoreCondReq accesses(hits+misses) 
system.cpu.dcache.StoreCondReq_accesses::total;283180;19768;8530;8693;23109;2465;number of StoreCondReq accesses(hits+misses) 
system.cpu.dcache.demand_accesses::cpu.data;24278447;4662203;1180792;3668458;25522553;286326;number of demand (read+write) accesses 
system.cpu.dcache.demand_accesses::total;24278447;4662203;1180792;3668458;25522553;286326;number of demand (read+write) accesses 
system.cpu.dcache.overall_accesses::cpu.data;24278447;4662203;1180792;3668458;25522553;286326;number of overall (read+write) accesses 
system.cpu.dcache.overall_accesses::total;24278447;4662203;1180792;3668458;25522553;286326;number of overall (read+write) accesses 
system.cpu.dcache.ReadReq_miss_rate::cpu.data;0.207958;0.049274;0.063022;0.024689;0.015712;0.149191;miss rate for ReadReq accesses 
system.cpu.dcache.ReadReq_miss_rate::total;0.207958;0.049274;0.063022;0.024689;0.015712;0.149191;miss rate for ReadReq accesses 
system.cpu.dcache.WriteReq_miss_rate::cpu.data;0.189201;0.344007;0.246134;0.097896;0.274748;0.517470;miss rate for WriteReq accesses 
system.cpu.dcache.WriteReq_miss_rate::total;0.189201;0.344007;0.246134;0.097896;0.274748;0.517470;miss rate for WriteReq accesses 
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data;0.103888;0.058106;0.086283;0.090164;0.082957;0.140798;miss rate for LoadLockedReq accesses 
system.cpu.dcache.LoadLockedReq_miss_rate::total;0.103888;0.058106;0.086283;0.090164;0.082957;0.140798;miss rate for LoadLockedReq accesses 
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data;0.000067;0.000152;;;;;miss rate for StoreCondReq accesses 
system.cpu.dcache.StoreCondReq_miss_rate::total;0.000067;0.000152;;;;;miss rate for StoreCondReq accesses 
system.cpu.dcache.demand_miss_rate::cpu.data;0.201758;0.133560;0.136482;0.050199;0.048286;0.316506;miss rate for demand accesses 
system.cpu.dcache.demand_miss_rate::total;0.201758;0.133560;0.136482;0.050199;0.048286;0.316506;miss rate for demand accesses 
system.cpu.dcache.overall_miss_rate::cpu.data;0.201758;0.133560;0.136482;0.050199;0.048286;0.316506;miss rate for overall accesses 
system.cpu.dcache.overall_miss_rate::total;0.201758;0.133560;0.136482;0.050199;0.048286;0.316506;miss rate for overall accesses 
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data;89755.028668;90109.527215;95499.977559;93747.767290;91772.610902;92559.427284;average ReadReq miss latency 
system.cpu.dcache.ReadReq_avg_miss_latency::total;89755.028668;90109.527215;95499.977559;93747.767290;91772.610902;92559.427284;average ReadReq miss latency 
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data;83940.312872;91947.930078;93659.218509;93734.915586;96926.466322;95284.160739;average WriteReq miss latency 
system.cpu.dcache.WriteReq_avg_miss_latency::total;83940.312872;91947.930078;93659.218509;93734.915586;96926.466322;95284.160739;average WriteReq miss latency 
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data;97929.223576;101343.330702;97653.693182;101391.443850;100668.406994;103000.656168;average LoadLockedReq miss latency 
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total;97929.223576;101343.330702;97653.693182;101391.443850;100668.406994;103000.656168;average LoadLockedReq miss latency 
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data;52999;52999;;;;;average StoreCondReq miss latency 
system.cpu.dcache.StoreCondReq_avg_miss_latency::total;52999;52999;;;;;average StoreCondReq miss latency 
system.cpu.dcache.demand_avg_miss_latency::cpu.data;87952.737720;91463.648821;94168.212253;93739.033695;95460.350300;94583.313979;average overall miss latency 
system.cpu.dcache.demand_avg_miss_latency::total;87952.737720;91463.648821;94168.212253;93739.033695;95460.350300;94583.313979;average overall miss latency 
system.cpu.dcache.overall_avg_miss_latency::cpu.data;87952.737720;91463.648821;94168.212253;93739.033695;95460.350300;94583.313979;average overall miss latency 
system.cpu.dcache.overall_avg_miss_latency::total;87952.737720;91463.648821;94168.212253;93739.033695;95460.350300;94583.313979;average overall miss latency 
system.cpu.dcache.blocked_cycles::no_mshrs;53886;32043;7416;7600;30284;4383;number of cycles access was blocked 
system.cpu.dcache.blocked_cycles::no_targets;0;0;1;0;0;0;number of cycles access was blocked 
system.cpu.dcache.blocked::no_mshrs;12254;8412;1666;1740;5872;861;number of cycles access was blocked 
system.cpu.dcache.blocked::no_targets;0;0;1;0;0;0;number of cycles access was blocked 
system.cpu.dcache.avg_blocked_cycles::no_mshrs;4.397421;3.809201;4.451381;4.367816;5.157357;5.090592;average number of cycles each access was blocked 
system.cpu.dcache.avg_blocked_cycles::no_targets;nan;nan;1;nan;nan;nan;average number of cycles each access was blocked 
system.cpu.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu.dcache.writebacks::writebacks;482387;109762;19930;27171;340611;10289;number of writebacks 
system.cpu.dcache.writebacks::total;482387;109762;19930;27171;340611;10289;number of writebacks 
system.cpu.dcache.ReadReq_mshr_hits::cpu.data;839234;66798;27325;28564;141817;15198;number of ReadReq MSHR hits 
system.cpu.dcache.ReadReq_mshr_hits::total;839234;66798;27325;28564;141817;15198;number of ReadReq MSHR hits 
system.cpu.dcache.WriteReq_mshr_hits::cpu.data;1213476;369530;100582;108084;575271;58392;number of WriteReq MSHR hits 
system.cpu.dcache.WriteReq_mshr_hits::total;1213476;369530;100582;108084;575271;58392;number of WriteReq MSHR hits 
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data;4759;430;346;339;399;176;number of LoadLockedReq MSHR hits 
system.cpu.dcache.LoadLockedReq_mshr_hits::total;4759;430;346;339;399;176;number of LoadLockedReq MSHR hits 
system.cpu.dcache.demand_mshr_hits::cpu.data;2052710;436328;127907;136648;717088;73590;number of demand (read+write) MSHR hits 
system.cpu.dcache.demand_mshr_hits::total;2052710;436328;127907;136648;717088;73590;number of demand (read+write) MSHR hits 
system.cpu.dcache.overall_mshr_hits::cpu.data;2052710;436328;127907;136648;717088;73590;number of overall MSHR hits 
system.cpu.dcache.overall_mshr_hits::total;2052710;436328;127907;136648;717088;73590;number of overall MSHR hits 
system.cpu.dcache.ReadReq_mshr_misses::cpu.data;2540873;97232;17237;30445;208755;8112;number of ReadReq MSHR misses 
system.cpu.dcache.ReadReq_mshr_misses::total;2540873;97232;17237;30445;208755;8112;number of ReadReq MSHR misses 
system.cpu.dcache.WriteReq_mshr_misses::cpu.data;304792;89122;16013;17061;306527;8922;number of WriteReq MSHR misses 
system.cpu.dcache.WriteReq_mshr_misses::total;304792;89122;16013;17061;306527;8922;number of WriteReq MSHR misses 
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data;22404;837;534;596;1660;205;number of LoadLockedReq MSHR misses 
system.cpu.dcache.LoadLockedReq_mshr_misses::total;22404;837;534;596;1660;205;number of LoadLockedReq MSHR misses 
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data;19;3;;;;;number of StoreCondReq MSHR misses 
system.cpu.dcache.StoreCondReq_mshr_misses::total;19;3;;;;;number of StoreCondReq MSHR misses 
system.cpu.dcache.demand_mshr_misses::cpu.data;2845665;186354;33250;47506;515282;17034;number of demand (read+write) MSHR misses 
system.cpu.dcache.demand_mshr_misses::total;2845665;186354;33250;47506;515282;17034;number of demand (read+write) MSHR misses 
system.cpu.dcache.overall_mshr_misses::cpu.data;2845665;186354;33250;47506;515282;17034;number of overall MSHR misses 
system.cpu.dcache.overall_mshr_misses::total;2845665;186354;33250;47506;515282;17034;number of overall MSHR misses 
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data;170538980753;6909215001;1319886000;2189501750;15680084751;606738250;number of ReadReq MSHR miss cycles 
system.cpu.dcache.ReadReq_mshr_miss_latency::total;170538980753;6909215001;1319886000;2189501750;15680084751;606738250;number of ReadReq MSHR miss cycles 
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data;21208284825;6295206160;1160573165;1233674399;23096574168;663864693;number of WriteReq MSHR miss cycles 
system.cpu.dcache.WriteReq_mshr_miss_latency::total;21208284825;6295206160;1160573165;1233674399;23096574168;663864693;number of WriteReq MSHR miss cycles 
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data;1629992750;65411500;40565250;45521000;125453250;15986750;number of LoadLockedReq MSHR miss cycles 
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total;1629992750;65411500;40565250;45521000;125453250;15986750;number of LoadLockedReq MSHR miss cycles 
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data;380019;60003;;;;;number of StoreCondReq MSHR miss cycles 
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total;380019;60003;;;;;number of StoreCondReq MSHR miss cycles 
system.cpu.dcache.demand_mshr_miss_latency::cpu.data;191747265578;13204421161;2480459165;3423176149;38776658919;1270602943;number of demand (read+write) MSHR miss cycles 
system.cpu.dcache.demand_mshr_miss_latency::total;191747265578;13204421161;2480459165;3423176149;38776658919;1270602943;number of demand (read+write) MSHR miss cycles 
system.cpu.dcache.overall_mshr_miss_latency::cpu.data;191747265578;13204421161;2480459165;3423176149;38776658919;1270602943;number of overall MSHR miss cycles 
system.cpu.dcache.overall_mshr_miss_latency::total;191747265578;13204421161;2480459165;3423176149;38776658919;1270602943;number of overall MSHR miss cycles 
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data;1480432000;803410000;700550000;700300000;610160000;;number of ReadReq MSHR uncacheable cycles 
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total;1480432000;803410000;700550000;700300000;610160000;;number of ReadReq MSHR uncacheable cycles 
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data;2261590000;375714000;321393000;321343000;576643000;1540000;number of WriteReq MSHR uncacheable cycles 
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total;2261590000;375714000;321393000;321343000;576643000;1540000;number of WriteReq MSHR uncacheable cycles 
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data;3742022000;1179124000;1021943000;1021643000;1186803000;1540000;number of overall MSHR uncacheable cycles 
system.cpu.dcache.overall_mshr_uncacheable_latency::total;3742022000;1179124000;1021943000;1021643000;1186803000;1540000;number of overall MSHR uncacheable cycles 
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data;0.156325;0.029208;0.024378;0.012738;0.009356;0.051919;mshr miss rate for ReadReq accesses 
system.cpu.dcache.ReadReq_mshr_miss_rate::total;0.156325;0.029208;0.024378;0.012738;0.009356;0.051919;mshr miss rate for ReadReq accesses 
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data;0.037982;0.066845;0.033804;0.013346;0.095507;0.068587;mshr miss rate for WriteReq accesses 
system.cpu.dcache.WriteReq_mshr_miss_rate::total;0.037982;0.066845;0.033804;0.013346;0.095507;0.068587;mshr miss rate for WriteReq accesses 
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data;0.085687;0.038386;0.052358;0.057473;0.066882;0.075758;mshr miss rate for LoadLockedReq accesses 
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total;0.085687;0.038386;0.052358;0.057473;0.066882;0.075758;mshr miss rate for LoadLockedReq accesses 
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data;0.000067;0.000152;;;;;mshr miss rate for StoreCondReq accesses 
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total;0.000067;0.000152;;;;;mshr miss rate for StoreCondReq accesses 
system.cpu.dcache.demand_mshr_miss_rate::cpu.data;0.117210;0.039971;0.028159;0.012950;0.020189;0.059492;mshr miss rate for demand accesses 
system.cpu.dcache.demand_mshr_miss_rate::total;0.117210;0.039971;0.028159;0.012950;0.020189;0.059492;mshr miss rate for demand accesses 
system.cpu.dcache.overall_mshr_miss_rate::cpu.data;0.117210;0.039971;0.028159;0.012950;0.020189;0.059492;mshr miss rate for overall accesses 
system.cpu.dcache.overall_mshr_miss_rate::total;0.117210;0.039971;0.028159;0.012950;0.020189;0.059492;mshr miss rate for overall accesses 
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data;67118.262405;71059.064927;76572.837501;71916.628346;75112.379349;74795.149162;average ReadReq mshr miss latency 
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total;67118.262405;71059.064927;76572.837501;71916.628346;75112.379349;74795.149162;average ReadReq mshr miss latency 
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data;69582.813279;70635.826844;72476.935303;72309.618369;75349.232427;74407.609617;average WriteReq mshr miss latency 
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total;69582.813279;70635.826844;72476.935303;72309.618369;75349.232427;74407.609617;average WriteReq mshr miss latency 
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data;72754.541600;78149.940263;75964.887640;76377.516779;75574.246988;77984.146341;average LoadLockedReq mshr miss latency 
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total;72754.541600;78149.940263;75964.887640;76377.516779;75574.246988;77984.146341;average LoadLockedReq mshr miss latency 
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data;20001;20001;;;;;average StoreCondReq mshr miss latency 
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total;20001;20001;;;;;average StoreCondReq mshr miss latency 
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data;67382.234233;70856.655403;74600.275639;72057.764261;75253.276689;74592.165258;average overall mshr miss latency 
system.cpu.dcache.demand_avg_mshr_miss_latency::total;67382.234233;70856.655403;74600.275639;72057.764261;75253.276689;74592.165258;average overall mshr miss latency 
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data;67382.234233;70856.655403;74600.275639;72057.764261;75253.276689;74592.165258;average overall mshr miss latency 
system.cpu.dcache.overall_avg_mshr_miss_latency::total;67382.234233;70856.655403;74600.275639;72057.764261;75253.276689;74592.165258;average overall mshr miss latency 
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu.kern.inst.quiesce;7096;63;51;48;54;0;number of quiesce instructions executed 
system.cpu.kern.inst.hwrei;245173;23741;11062;11895;480057;2734;number of hwrei instructions executed 
system.cpu.kern.ipl_count::0;83953;5858;3236;3441;10408;571;number of times we switched to this ipl 
system.cpu.kern.ipl_count::21;120;68;66;57;62;;number of times we switched to this ipl 
system.cpu.kern.ipl_count::22;2942;89;32;74;1338;7;number of times we switched to this ipl 
system.cpu.kern.ipl_count::31;125889;7565;4359;4868;23879;666;number of times we switched to this ipl 
system.cpu.kern.ipl_count::total;212904;13580;7693;8440;35687;1244;number of times we switched to this ipl 
system.cpu.kern.ipl_good::0;82416;5855;3233;3438;10405;569;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::21;120;68;66;57;62;;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::22;2942;89;32;74;1338;7;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::31;82416;5855;3233;3438;10405;569;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::total;167894;11867;6564;7007;22210;1145;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_ticks::0;2647036100000;71807670000;22135840000;60950860000;1267257300000;6771230000;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::21;329690000;174120000;169280000;147800000;158440000;;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::22;4934180000;167110000;57820000;129970000;2232030000;13770000;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::31;408905920000;14577220000;9368490000;10169250000;36951210000;927090000;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::total;3061205890000;86726120000;31731430000;71397880000;1306598980000;7712090000;number of cycles we spent at this ipl 
system.cpu.kern.ipl_used::0;0.981692;0.999488;0.999073;0.999128;0.999712;0.996497;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::31;0.654672;0.773959;0.741684;0.706245;0.435739;0.854354;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::total;0.788590;0.873859;0.853243;0.830213;0.622355;0.920418;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.syscall::2;8;2;2;2;2;1;number of syscalls executed 
system.cpu.kern.syscall::3;33;3;3;3;3;2;number of syscalls executed 
system.cpu.kern.syscall::4;7;26;27;23;25;;number of syscalls executed 
system.cpu.kern.syscall::6;45;3;3;3;3;2;number of syscalls executed 
system.cpu.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu.kern.syscall::17;18;5;5;6;5;1;number of syscalls executed 
system.cpu.kern.syscall::19;11;2;2;2;2;;number of syscalls executed 
system.cpu.kern.syscall::20;6;;;;;;number of syscalls executed 
system.cpu.kern.syscall::23;4;;;;;;number of syscalls executed 
system.cpu.kern.syscall::24;8;;;;;;number of syscalls executed 
system.cpu.kern.syscall::33;12;1;1;1;1;1;number of syscalls executed 
system.cpu.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::45;62;3;3;3;3;3;number of syscalls executed 
system.cpu.kern.syscall::47;8;;;;;;number of syscalls executed 
system.cpu.kern.syscall::48;10;2;2;2;2;1;number of syscalls executed 
system.cpu.kern.syscall::54;12;1;1;1;1;;number of syscalls executed 
system.cpu.kern.syscall::58;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::59;7;2;2;2;2;1;number of syscalls executed 
system.cpu.kern.syscall::71;63;17;5;5;8;4;number of syscalls executed 
system.cpu.kern.syscall::73;5;;;;;;number of syscalls executed 
system.cpu.kern.syscall::74;18;1;1;1;1;1;number of syscalls executed 
system.cpu.kern.syscall::87;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::90;3;;;;;;number of syscalls executed 
system.cpu.kern.syscall::92;9;;;;;;number of syscalls executed 
system.cpu.kern.syscall::97;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::98;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::132;4;;;;;;number of syscalls executed 
system.cpu.kern.syscall::144;2;1;1;1;1;;number of syscalls executed 
system.cpu.kern.syscall::147;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::total;369;71;60;57;61;17;number of syscalls executed 
system.cpu.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::swpctx;4478;249;235;233;234;118;number of callpals executed 
system.cpu.kern.callpal::tbi;65;14;13;12;13;6;number of callpals executed 
system.cpu.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu.kern.callpal::swpipl;203292;11518;7091;7715;31960;1046;number of callpals executed 
system.cpu.kern.callpal::rdps;6751;327;191;264;2803;15;number of callpals executed 
system.cpu.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrusp;8;2;2;2;2;1;number of callpals executed 
system.cpu.kern.callpal::rdusp;10;2;2;2;2;1;number of callpals executed 
system.cpu.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu.kern.callpal::rti;6549;1905;504;594;2327;191;number of callpals executed 
system.cpu.kern.callpal::callsys;562;1189;125;177;131;34;number of callpals executed 
system.cpu.kern.callpal::imb;239;7;6;5;6;4;number of callpals executed 
system.cpu.kern.callpal::total;221968;15616;8305;9156;37615;1416;number of callpals executed 
system.cpu.kern.mode_switch::kernel;7181;2148;733;825;2558;309;number of protection mode switches 
system.cpu.kern.mode_switch::user;2002;1798;414;513;2228;184;number of protection mode switches 
system.cpu.kern.mode_switch::idle;2352;6;6;2;3;0;number of protection mode switches 
system.cpu.kern.mode_switch_good::kernel;0.287425;0.838454;0.568895;0.623030;0.871384;0.595469;fraction of useful protection mode switches 
system.cpu.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu.kern.mode_switch_good::idle;0.026361;0.500000;0.500000;0.500000;0.333333;nan;fraction of useful protection mode switches 
system.cpu.kern.mode_switch_good::total;0.357867;0.911437;0.723330;0.767164;0.930883;0.746450;fraction of useful protection mode switches 
system.cpu.kern.mode_ticks::kernel;559719000000;34737750000;20837310000;22076390000;62899150000;4830840000;number of ticks spent at the given mode 
system.cpu.kern.mode_ticks::user;47397340000;51699960000;10613830000;49225110000;1243575780000;2881250000;number of ticks spent at the given mode 
system.cpu.kern.mode_ticks::idle;2454089390000;288410000;280290000;96380000;124050000;0;number of ticks spent at the given mode 
system.cpu.kern.swap_context;4479;249;235;233;234;118;number of times the context was actually changed 
