#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 30 09:43:37 2022
# Process ID: 64148
# Current directory: D:/EDAFile_vivado/LAB5/PipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent62324 D:\EDAFile_vivado\LAB5\PipelineCPU\PipelineCPU.xpr
# Log file: D:/EDAFile_vivado/LAB5/PipelineCPU/vivado.log
# Journal file: D:/EDAFile_vivado/LAB5/PipelineCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.srcs/sources_1/imports/Materials/Csr.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/install/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 837.629 ; gain = 132.504
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID.v] -no_script -reset -force -quiet
remove_files  D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID.v
import_files -norecurse {D:/EDAFile_vivado/LAB5/Materials/Pipeline_EX.v D:/EDAFile_vivado/LAB5/Materials/Pipeline_WB.v D:/EDAFile_vivado/LAB5/Materials/EX_MEM.v D:/EDAFile_vivado/LAB5/Materials/MEM_WB.v D:/EDAFile_vivado/LAB5/Materials/IF_ID.v D:/EDAFile_vivado/LAB5/Materials/Pipeline_MEM.v D:/EDAFile_vivado/LAB5/Materials/ID_EX.v D:/EDAFile_vivado/LAB5/Materials/Pipeline_IF.v D:/EDAFile_vivado/LAB5/Materials/Pipeline_ID.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'MEM()' found in library 'xil_defaultlib'
Duplicate found in file D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.srcs/sources_1/imports/Materials/Mem.v
	(Active) Duplicate found at line 23 of file D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.srcs/sources_1/imports/Materials/Pipeline_MEM.v
[Mon May 30 15:49:17 2022] Launched synth_1...
Run output will be captured here: D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 30 15:58:41 2022] Launched synth_1...
Run output will be captured here: D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 30 16:00:48 2022] Launched synth_1...
Run output will be captured here: D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 30 16:01:44 2022] Launched synth_1...
Run output will be captured here: D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tffg676-2L
INFO: [Netlist 29-17] Analyzing 721 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1342.086 ; gain = 436.410
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 31 00:03:45 2022] Launched synth_1...
Run output will be captured here: D:/EDAFile_vivado/LAB5/PipelineCPU/PipelineCPU.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 31 00:05:13 2022...
