set_property SRC_FILE_INFO {cfile:/scratch/projects/yingj4/esp/accelerators/stratus_hls/mac_stratus/hw/hls-work-virtex7/bdw_work/modules/mac/BASIC_DMA32/fpga_work/constr.xdc rfile:../bdw_work/modules/mac/BASIC_DMA32/fpga_work/constr.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [all_inputs] -to [all_clocks] 11.74
set_property src_info {type:XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -to [all_outputs] -from [all_clocks] 11.963
