digraph "CFG for '_Z15ReduceRowMajor2PiS_i' function" {
	label="CFG for '_Z15ReduceRowMajor2PiS_i' function";

	Node0x570d7a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %11\l  store i32 0, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %14 = icmp ult i32 %12, %2\l  br i1 %14, label %15, label %19\l|{<s0>T|<s1>F}}"];
	Node0x570d7a0:s0 -> Node0x570f960;
	Node0x570d7a0:s1 -> Node0x570f9f0;
	Node0x570f960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%15:\l15:                                               \l  %16 = zext i32 %12 to i64\l  %17 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %16\l  %18 = load i32, i32 addrspace(1)* %17, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %18, i32 addrspace(3)* %13, align 4, !tbaa !7\l  br label %19\l}"];
	Node0x570f960 -> Node0x570f9f0;
	Node0x570f9f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%19:\l19:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %20 = icmp ugt i16 %8, 4\l  br i1 %20, label %23, label %21\l|{<s0>T|<s1>F}}"];
	Node0x570f9f0:s0 -> Node0x5710e20;
	Node0x570f9f0:s1 -> Node0x5710e70;
	Node0x5710e70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%21:\l21:                                               \l  %22 = icmp eq i32 %11, 0\l  br i1 %22, label %58, label %75\l|{<s0>T|<s1>F}}"];
	Node0x5710e70:s0 -> Node0x5711040;
	Node0x5710e70:s1 -> Node0x5711090;
	Node0x5710e20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi i32 [ %25, %56 ], [ 4, %19 ]\l  %25 = shl i32 %24, 1\l  %26 = mul i32 %25, %11\l  %27 = icmp ult i32 %26, %9\l  br i1 %27, label %28, label %56\l|{<s0>T|<s1>F}}"];
	Node0x5710e20:s0 -> Node0x5711550;
	Node0x5710e20:s1 -> Node0x5711200;
	Node0x5711550 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%28:\l28:                                               \l  %29 = add i32 %26, %24\l  %30 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %29\l  %31 = load i32, i32 addrspace(3)* %30, align 4, !tbaa !7\l  %32 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %26\l  %33 = load i32, i32 addrspace(3)* %32, align 4, !tbaa !7\l  %34 = add nsw i32 %33, %31\l  store i32 %34, i32 addrspace(3)* %32, align 4, !tbaa !7\l  %35 = or i32 %29, 1\l  %36 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %35\l  %37 = load i32, i32 addrspace(3)* %36, align 4, !tbaa !7\l  %38 = or i32 %26, 1\l  %39 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %38\l  %40 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !7\l  %41 = add nsw i32 %40, %37\l  store i32 %41, i32 addrspace(3)* %39, align 4, !tbaa !7\l  %42 = or i32 %29, 2\l  %43 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %42\l  %44 = load i32, i32 addrspace(3)* %43, align 4, !tbaa !7\l  %45 = or i32 %26, 2\l  %46 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %45\l  %47 = load i32, i32 addrspace(3)* %46, align 4, !tbaa !7\l  %48 = add nsw i32 %47, %44\l  store i32 %48, i32 addrspace(3)* %46, align 4, !tbaa !7\l  %49 = or i32 %29, 3\l  %50 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %49\l  %51 = load i32, i32 addrspace(3)* %50, align 4, !tbaa !7\l  %52 = or i32 %26, 3\l  %53 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %52\l  %54 = load i32, i32 addrspace(3)* %53, align 4, !tbaa !7\l  %55 = add nsw i32 %54, %51\l  store i32 %55, i32 addrspace(3)* %53, align 4, !tbaa !7\l  br label %56\l}"];
	Node0x5711550 -> Node0x5711200;
	Node0x5711200 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%56:\l56:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %57 = icmp ult i32 %25, %9\l  br i1 %57, label %23, label %21, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5711200:s0 -> Node0x5710e20;
	Node0x5711200:s1 -> Node0x5710e70;
	Node0x5711040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%58:\l58:                                               \l  %59 = load i32, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @sdata, i32 0, i32 0), align 4, !tbaa !7\l  %60 = shl i32 %4, 2\l  %61 = zext i32 %60 to i64\l  %62 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %61\l  store i32 %59, i32 addrspace(1)* %62, align 4, !tbaa !7\l  %63 = load i32, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @sdata, i32 0, i32 1), align 4, !tbaa !7\l  %64 = add nuw nsw i32 %60, 1\l  %65 = zext i32 %64 to i64\l  %66 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %65\l  store i32 %63, i32 addrspace(1)* %66, align 4, !tbaa !7\l  %67 = load i32, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @sdata, i32 0, i32 2), align 4, !tbaa !7\l  %68 = add nuw nsw i32 %60, 2\l  %69 = zext i32 %68 to i64\l  %70 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %69\l  store i32 %67, i32 addrspace(1)* %70, align 4, !tbaa !7\l  %71 = load i32, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @sdata, i32 0, i32 3), align 4, !tbaa !7\l  %72 = add nuw nsw i32 %60, 3\l  %73 = zext i32 %72 to i64\l  %74 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %73\l  store i32 %71, i32 addrspace(1)* %74, align 4, !tbaa !7\l  br label %75\l}"];
	Node0x5711040 -> Node0x5711090;
	Node0x5711090 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%75:\l75:                                               \l  ret void\l}"];
}
