<stg><name>mlp</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="8" to="9">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="9" to="10">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="10" to="11">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="11" to="12">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="12" to="13">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="13" to="14">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:20  %bias_added_0_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_0_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:21  %bias_added_1_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_1_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:22  %bias_added_2_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_2_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:23  %bias_added_3_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_3_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:24  %bias_added_4_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_4_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:25  %bias_added_5_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_5_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:26  %bias_added_6_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_6_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:27  %bias_added_7_V = alloca [44 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_7_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:28  %L1_no_activ_V = alloca [25 x i18], align 4

]]></Node>
<StgValue><ssdm name="L1_no_activ_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:29  %L1_activ_V = alloca [25 x i18], align 4

]]></Node>
<StgValue><ssdm name="L1_activ_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:30  %L2_bias_added_V = alloca [26 x i18], align 4

]]></Node>
<StgValue><ssdm name="L2_bias_added_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:31  %L2_out_V = alloca [10 x i18], align 4

]]></Node>
<StgValue><ssdm name="L2_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:32  %L2_out_activ_V = alloca [10 x i18], align 4

]]></Node>
<StgValue><ssdm name="L2_out_activ_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18">
<![CDATA[
arrayctor.loop2.preheader:33  call fastcc void @add_bias_pre_L1([50 x i18]* %input_0_V, [50 x i18]* %input_1_V, [50 x i18]* %input_2_V, [50 x i18]* %input_3_V, [50 x i18]* %input_4_V, [50 x i18]* %input_5_V, [50 x i18]* %input_6_V, [50 x i18]* %input_7_V, [51 x i18]* %bias_added_0_V, [51 x i18]* %bias_added_1_V, [51 x i18]* %bias_added_2_V, [51 x i18]* %bias_added_3_V, [51 x i18]* %bias_added_4_V, [51 x i18]* %bias_added_5_V, [51 x i18]* %bias_added_6_V, [44 x i18]* %bias_added_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18">
<![CDATA[
arrayctor.loop2.preheader:33  call fastcc void @add_bias_pre_L1([50 x i18]* %input_0_V, [50 x i18]* %input_1_V, [50 x i18]* %input_2_V, [50 x i18]* %input_3_V, [50 x i18]* %input_4_V, [50 x i18]* %input_5_V, [50 x i18]* %input_6_V, [50 x i18]* %input_7_V, [51 x i18]* %bias_added_0_V, [51 x i18]* %bias_added_1_V, [51 x i18]* %bias_added_2_V, [51 x i18]* %bias_added_3_V, [51 x i18]* %bias_added_4_V, [51 x i18]* %bias_added_5_V, [51 x i18]* %bias_added_6_V, [44 x i18]* %bias_added_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18">
<![CDATA[
arrayctor.loop2.preheader:34  call fastcc void @mvprod_layer_1([1275 x i18]* %weights_L1_0_V, [1275 x i18]* %weights_L1_1_V, [1275 x i18]* %weights_L1_2_V, [1275 x i18]* %weights_L1_3_V, [1275 x i18]* %weights_L1_4_V, [1275 x i18]* %weights_L1_5_V, [1275 x i18]* %weights_L1_6_V, [1100 x i18]* %weights_L1_7_V, [51 x i18]* %bias_added_0_V, [51 x i18]* %bias_added_1_V, [51 x i18]* %bias_added_2_V, [51 x i18]* %bias_added_3_V, [51 x i18]* %bias_added_4_V, [51 x i18]* %bias_added_5_V, [51 x i18]* %bias_added_6_V, [44 x i18]* %bias_added_7_V, [25 x i18]* %L1_no_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18">
<![CDATA[
arrayctor.loop2.preheader:34  call fastcc void @mvprod_layer_1([1275 x i18]* %weights_L1_0_V, [1275 x i18]* %weights_L1_1_V, [1275 x i18]* %weights_L1_2_V, [1275 x i18]* %weights_L1_3_V, [1275 x i18]* %weights_L1_4_V, [1275 x i18]* %weights_L1_5_V, [1275 x i18]* %weights_L1_6_V, [1100 x i18]* %weights_L1_7_V, [51 x i18]* %bias_added_0_V, [51 x i18]* %bias_added_1_V, [51 x i18]* %bias_added_2_V, [51 x i18]* %bias_added_3_V, [51 x i18]* %bias_added_4_V, [51 x i18]* %bias_added_5_V, [51 x i18]* %bias_added_6_V, [44 x i18]* %bias_added_7_V, [25 x i18]* %L1_no_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:35  call fastcc void @sigmoid_activation_L.1([25 x i18]* %L1_no_activ_V, [25 x i18]* %L1_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:35  call fastcc void @sigmoid_activation_L.1([25 x i18]* %L1_no_activ_V, [25 x i18]* %L1_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:36  call fastcc void @add_bias_pre_L2([25 x i18]* %L1_activ_V, [26 x i18]* %L2_bias_added_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="35" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:36  call fastcc void @add_bias_pre_L2([25 x i18]* %L1_activ_V, [26 x i18]* %L2_bias_added_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="36" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
arrayctor.loop2.preheader:37  call fastcc void @mvprod_layer_2([260 x i18]* %weights_L2_V, [26 x i18]* %L2_bias_added_V, [10 x i18]* %L2_out_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="37" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
arrayctor.loop2.preheader:37  call fastcc void @mvprod_layer_2([260 x i18]* %weights_L2_V, [26 x i18]* %L2_bias_added_V, [10 x i18]* %L2_out_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="38" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:38  call fastcc void @sigmoid_activation_L([10 x i18]* %L2_out_V, [10 x i18]* %L2_out_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="39" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:38  call fastcc void @sigmoid_activation_L([10 x i18]* %L2_out_V, [10 x i18]* %L2_out_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="40" st_id="13" stage="2" lat="2">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:39  %digit = call fastcc i32 @classify([10 x i18]* %L2_out_activ_V)

]]></Node>
<StgValue><ssdm name="digit"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="41" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
arrayctor.loop2.preheader:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([1100 x i18]* %weights_L1_7_V), !map !143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_6_V), !map !150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_5_V), !map !156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_4_V), !map !162

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_3_V), !map !168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_2_V), !map !174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_1_V), !map !180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_0_V), !map !186

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_7_V), !map !192

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_6_V), !map !198

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_5_V), !map !204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_4_V), !map !210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_3_V), !map !216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_2_V), !map !222

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_1_V), !map !228

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_0_V), !map !234

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap([260 x i18]* %weights_L2_V), !map !240

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop2.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !247

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop2.preheader:19  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mlp_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="14" stage="1" lat="2">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:39  %digit = call fastcc i32 @classify([10 x i18]* %L2_out_activ_V)

]]></Node>
<StgValue><ssdm name="digit"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop2.preheader:40  %digit_load_loc_chann = call fastcc i32 @Block_arrayctor.loop(i32 %digit)

]]></Node>
<StgValue><ssdm name="digit_load_loc_chann"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop2.preheader:41  %tmp = call fastcc i32 @"__../src/mlp.cpp_lin"(i32 %digit_load_loc_chann)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32">
<![CDATA[
arrayctor.loop2.preheader:42  ret i32 %tmp

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="79" name="weights_L1_0_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_L1_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="weights_L1_1_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_L1_1_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="weights_L1_2_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_L1_2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="weights_L1_3_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_L1_3_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="weights_L1_4_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_L1_4_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="weights_L1_5_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_L1_5_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="weights_L1_6_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_L1_6_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="weights_L1_7_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_L1_7_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="weights_L2_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_L2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="input_0_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="input_1_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="input_2_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="input_3_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="input_4_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="input_5_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="input_6_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="input_7_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="97" from="StgValue_96" to="bias_added_0_V" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_96" to="bias_added_1_V" fromId="96" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_96" to="bias_added_2_V" fromId="96" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_96" to="bias_added_3_V" fromId="96" toId="18">
</dataflow>
<dataflow id="101" from="StgValue_96" to="bias_added_4_V" fromId="96" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_96" to="bias_added_5_V" fromId="96" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_96" to="bias_added_6_V" fromId="96" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_96" to="bias_added_7_V" fromId="96" toId="22">
</dataflow>
<dataflow id="105" from="StgValue_96" to="L1_no_activ_V" fromId="96" toId="23">
</dataflow>
<dataflow id="106" from="StgValue_96" to="L1_activ_V" fromId="96" toId="24">
</dataflow>
<dataflow id="107" from="StgValue_96" to="L2_bias_added_V" fromId="96" toId="25">
</dataflow>
<dataflow id="108" from="StgValue_96" to="L2_out_V" fromId="96" toId="26">
</dataflow>
<dataflow id="109" from="StgValue_96" to="L2_out_activ_V" fromId="96" toId="27">
</dataflow>
<dataflow id="111" from="add_bias_pre_L1" to="StgValue_28" fromId="110" toId="28">
</dataflow>
<dataflow id="112" from="input_0_V" to="StgValue_28" fromId="88" toId="28">
</dataflow>
<dataflow id="113" from="input_1_V" to="StgValue_28" fromId="89" toId="28">
</dataflow>
<dataflow id="114" from="input_2_V" to="StgValue_28" fromId="90" toId="28">
</dataflow>
<dataflow id="115" from="input_3_V" to="StgValue_28" fromId="91" toId="28">
</dataflow>
<dataflow id="116" from="input_4_V" to="StgValue_28" fromId="92" toId="28">
</dataflow>
<dataflow id="117" from="input_5_V" to="StgValue_28" fromId="93" toId="28">
</dataflow>
<dataflow id="118" from="input_6_V" to="StgValue_28" fromId="94" toId="28">
</dataflow>
<dataflow id="119" from="input_7_V" to="StgValue_28" fromId="95" toId="28">
</dataflow>
<dataflow id="120" from="bias_added_0_V" to="StgValue_28" fromId="15" toId="28">
</dataflow>
<dataflow id="121" from="bias_added_1_V" to="StgValue_28" fromId="16" toId="28">
</dataflow>
<dataflow id="122" from="bias_added_2_V" to="StgValue_28" fromId="17" toId="28">
</dataflow>
<dataflow id="123" from="bias_added_3_V" to="StgValue_28" fromId="18" toId="28">
</dataflow>
<dataflow id="124" from="bias_added_4_V" to="StgValue_28" fromId="19" toId="28">
</dataflow>
<dataflow id="125" from="bias_added_5_V" to="StgValue_28" fromId="20" toId="28">
</dataflow>
<dataflow id="126" from="bias_added_6_V" to="StgValue_28" fromId="21" toId="28">
</dataflow>
<dataflow id="127" from="bias_added_7_V" to="StgValue_28" fromId="22" toId="28">
</dataflow>
<dataflow id="128" from="add_bias_pre_L1" to="StgValue_29" fromId="110" toId="29">
</dataflow>
<dataflow id="129" from="input_0_V" to="StgValue_29" fromId="88" toId="29">
</dataflow>
<dataflow id="130" from="input_1_V" to="StgValue_29" fromId="89" toId="29">
</dataflow>
<dataflow id="131" from="input_2_V" to="StgValue_29" fromId="90" toId="29">
</dataflow>
<dataflow id="132" from="input_3_V" to="StgValue_29" fromId="91" toId="29">
</dataflow>
<dataflow id="133" from="input_4_V" to="StgValue_29" fromId="92" toId="29">
</dataflow>
<dataflow id="134" from="input_5_V" to="StgValue_29" fromId="93" toId="29">
</dataflow>
<dataflow id="135" from="input_6_V" to="StgValue_29" fromId="94" toId="29">
</dataflow>
<dataflow id="136" from="input_7_V" to="StgValue_29" fromId="95" toId="29">
</dataflow>
<dataflow id="137" from="bias_added_0_V" to="StgValue_29" fromId="15" toId="29">
</dataflow>
<dataflow id="138" from="bias_added_1_V" to="StgValue_29" fromId="16" toId="29">
</dataflow>
<dataflow id="139" from="bias_added_2_V" to="StgValue_29" fromId="17" toId="29">
</dataflow>
<dataflow id="140" from="bias_added_3_V" to="StgValue_29" fromId="18" toId="29">
</dataflow>
<dataflow id="141" from="bias_added_4_V" to="StgValue_29" fromId="19" toId="29">
</dataflow>
<dataflow id="142" from="bias_added_5_V" to="StgValue_29" fromId="20" toId="29">
</dataflow>
<dataflow id="143" from="bias_added_6_V" to="StgValue_29" fromId="21" toId="29">
</dataflow>
<dataflow id="144" from="bias_added_7_V" to="StgValue_29" fromId="22" toId="29">
</dataflow>
<dataflow id="146" from="mvprod_layer_1" to="StgValue_30" fromId="145" toId="30">
</dataflow>
<dataflow id="147" from="weights_L1_0_V" to="StgValue_30" fromId="79" toId="30">
</dataflow>
<dataflow id="148" from="weights_L1_1_V" to="StgValue_30" fromId="80" toId="30">
</dataflow>
<dataflow id="149" from="weights_L1_2_V" to="StgValue_30" fromId="81" toId="30">
</dataflow>
<dataflow id="150" from="weights_L1_3_V" to="StgValue_30" fromId="82" toId="30">
</dataflow>
<dataflow id="151" from="weights_L1_4_V" to="StgValue_30" fromId="83" toId="30">
</dataflow>
<dataflow id="152" from="weights_L1_5_V" to="StgValue_30" fromId="84" toId="30">
</dataflow>
<dataflow id="153" from="weights_L1_6_V" to="StgValue_30" fromId="85" toId="30">
</dataflow>
<dataflow id="154" from="weights_L1_7_V" to="StgValue_30" fromId="86" toId="30">
</dataflow>
<dataflow id="155" from="bias_added_0_V" to="StgValue_30" fromId="15" toId="30">
</dataflow>
<dataflow id="156" from="bias_added_1_V" to="StgValue_30" fromId="16" toId="30">
</dataflow>
<dataflow id="157" from="bias_added_2_V" to="StgValue_30" fromId="17" toId="30">
</dataflow>
<dataflow id="158" from="bias_added_3_V" to="StgValue_30" fromId="18" toId="30">
</dataflow>
<dataflow id="159" from="bias_added_4_V" to="StgValue_30" fromId="19" toId="30">
</dataflow>
<dataflow id="160" from="bias_added_5_V" to="StgValue_30" fromId="20" toId="30">
</dataflow>
<dataflow id="161" from="bias_added_6_V" to="StgValue_30" fromId="21" toId="30">
</dataflow>
<dataflow id="162" from="bias_added_7_V" to="StgValue_30" fromId="22" toId="30">
</dataflow>
<dataflow id="163" from="L1_no_activ_V" to="StgValue_30" fromId="23" toId="30">
</dataflow>
<dataflow id="164" from="mvprod_layer_1" to="StgValue_31" fromId="145" toId="31">
</dataflow>
<dataflow id="165" from="weights_L1_0_V" to="StgValue_31" fromId="79" toId="31">
</dataflow>
<dataflow id="166" from="weights_L1_1_V" to="StgValue_31" fromId="80" toId="31">
</dataflow>
<dataflow id="167" from="weights_L1_2_V" to="StgValue_31" fromId="81" toId="31">
</dataflow>
<dataflow id="168" from="weights_L1_3_V" to="StgValue_31" fromId="82" toId="31">
</dataflow>
<dataflow id="169" from="weights_L1_4_V" to="StgValue_31" fromId="83" toId="31">
</dataflow>
<dataflow id="170" from="weights_L1_5_V" to="StgValue_31" fromId="84" toId="31">
</dataflow>
<dataflow id="171" from="weights_L1_6_V" to="StgValue_31" fromId="85" toId="31">
</dataflow>
<dataflow id="172" from="weights_L1_7_V" to="StgValue_31" fromId="86" toId="31">
</dataflow>
<dataflow id="173" from="bias_added_0_V" to="StgValue_31" fromId="15" toId="31">
</dataflow>
<dataflow id="174" from="bias_added_1_V" to="StgValue_31" fromId="16" toId="31">
</dataflow>
<dataflow id="175" from="bias_added_2_V" to="StgValue_31" fromId="17" toId="31">
</dataflow>
<dataflow id="176" from="bias_added_3_V" to="StgValue_31" fromId="18" toId="31">
</dataflow>
<dataflow id="177" from="bias_added_4_V" to="StgValue_31" fromId="19" toId="31">
</dataflow>
<dataflow id="178" from="bias_added_5_V" to="StgValue_31" fromId="20" toId="31">
</dataflow>
<dataflow id="179" from="bias_added_6_V" to="StgValue_31" fromId="21" toId="31">
</dataflow>
<dataflow id="180" from="bias_added_7_V" to="StgValue_31" fromId="22" toId="31">
</dataflow>
<dataflow id="181" from="L1_no_activ_V" to="StgValue_31" fromId="23" toId="31">
</dataflow>
<dataflow id="183" from="sigmoid_activation_L.1" to="StgValue_32" fromId="182" toId="32">
</dataflow>
<dataflow id="184" from="L1_no_activ_V" to="StgValue_32" fromId="23" toId="32">
</dataflow>
<dataflow id="185" from="L1_activ_V" to="StgValue_32" fromId="24" toId="32">
</dataflow>
<dataflow id="186" from="sigmoid_activation_L.1" to="StgValue_33" fromId="182" toId="33">
</dataflow>
<dataflow id="187" from="L1_no_activ_V" to="StgValue_33" fromId="23" toId="33">
</dataflow>
<dataflow id="188" from="L1_activ_V" to="StgValue_33" fromId="24" toId="33">
</dataflow>
<dataflow id="190" from="add_bias_pre_L2" to="StgValue_34" fromId="189" toId="34">
</dataflow>
<dataflow id="191" from="L1_activ_V" to="StgValue_34" fromId="24" toId="34">
</dataflow>
<dataflow id="192" from="L2_bias_added_V" to="StgValue_34" fromId="25" toId="34">
</dataflow>
<dataflow id="193" from="add_bias_pre_L2" to="StgValue_35" fromId="189" toId="35">
</dataflow>
<dataflow id="194" from="L1_activ_V" to="StgValue_35" fromId="24" toId="35">
</dataflow>
<dataflow id="195" from="L2_bias_added_V" to="StgValue_35" fromId="25" toId="35">
</dataflow>
<dataflow id="197" from="mvprod_layer_2" to="StgValue_36" fromId="196" toId="36">
</dataflow>
<dataflow id="198" from="weights_L2_V" to="StgValue_36" fromId="87" toId="36">
</dataflow>
<dataflow id="199" from="L2_bias_added_V" to="StgValue_36" fromId="25" toId="36">
</dataflow>
<dataflow id="200" from="L2_out_V" to="StgValue_36" fromId="26" toId="36">
</dataflow>
<dataflow id="201" from="mvprod_layer_2" to="StgValue_37" fromId="196" toId="37">
</dataflow>
<dataflow id="202" from="weights_L2_V" to="StgValue_37" fromId="87" toId="37">
</dataflow>
<dataflow id="203" from="L2_bias_added_V" to="StgValue_37" fromId="25" toId="37">
</dataflow>
<dataflow id="204" from="L2_out_V" to="StgValue_37" fromId="26" toId="37">
</dataflow>
<dataflow id="206" from="sigmoid_activation_L" to="StgValue_38" fromId="205" toId="38">
</dataflow>
<dataflow id="207" from="L2_out_V" to="StgValue_38" fromId="26" toId="38">
</dataflow>
<dataflow id="208" from="L2_out_activ_V" to="StgValue_38" fromId="27" toId="38">
</dataflow>
<dataflow id="209" from="sigmoid_activation_L" to="StgValue_39" fromId="205" toId="39">
</dataflow>
<dataflow id="210" from="L2_out_V" to="StgValue_39" fromId="26" toId="39">
</dataflow>
<dataflow id="211" from="L2_out_activ_V" to="StgValue_39" fromId="27" toId="39">
</dataflow>
<dataflow id="213" from="classify" to="digit" fromId="212" toId="40">
</dataflow>
<dataflow id="214" from="L2_out_activ_V" to="digit" fromId="27" toId="40">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecDataflowPipeline" to="StgValue_41" fromId="215" toId="41">
</dataflow>
<dataflow id="218" from="StgValue_217" to="StgValue_41" fromId="217" toId="41">
</dataflow>
<dataflow id="220" from="p_str1" to="StgValue_41" fromId="219" toId="41">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecBitsMap" to="StgValue_42" fromId="221" toId="42">
</dataflow>
<dataflow id="223" from="weights_L1_7_V" to="StgValue_42" fromId="86" toId="42">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecBitsMap" to="StgValue_43" fromId="221" toId="43">
</dataflow>
<dataflow id="225" from="weights_L1_6_V" to="StgValue_43" fromId="85" toId="43">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecBitsMap" to="StgValue_44" fromId="221" toId="44">
</dataflow>
<dataflow id="227" from="weights_L1_5_V" to="StgValue_44" fromId="84" toId="44">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecBitsMap" to="StgValue_45" fromId="221" toId="45">
</dataflow>
<dataflow id="229" from="weights_L1_4_V" to="StgValue_45" fromId="83" toId="45">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecBitsMap" to="StgValue_46" fromId="221" toId="46">
</dataflow>
<dataflow id="231" from="weights_L1_3_V" to="StgValue_46" fromId="82" toId="46">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecBitsMap" to="StgValue_47" fromId="221" toId="47">
</dataflow>
<dataflow id="233" from="weights_L1_2_V" to="StgValue_47" fromId="81" toId="47">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecBitsMap" to="StgValue_48" fromId="221" toId="48">
</dataflow>
<dataflow id="235" from="weights_L1_1_V" to="StgValue_48" fromId="80" toId="48">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecBitsMap" to="StgValue_49" fromId="221" toId="49">
</dataflow>
<dataflow id="237" from="weights_L1_0_V" to="StgValue_49" fromId="79" toId="49">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecBitsMap" to="StgValue_50" fromId="221" toId="50">
</dataflow>
<dataflow id="239" from="input_7_V" to="StgValue_50" fromId="95" toId="50">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecBitsMap" to="StgValue_51" fromId="221" toId="51">
</dataflow>
<dataflow id="241" from="input_6_V" to="StgValue_51" fromId="94" toId="51">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecBitsMap" to="StgValue_52" fromId="221" toId="52">
</dataflow>
<dataflow id="243" from="input_5_V" to="StgValue_52" fromId="93" toId="52">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecBitsMap" to="StgValue_53" fromId="221" toId="53">
</dataflow>
<dataflow id="245" from="input_4_V" to="StgValue_53" fromId="92" toId="53">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecBitsMap" to="StgValue_54" fromId="221" toId="54">
</dataflow>
<dataflow id="247" from="input_3_V" to="StgValue_54" fromId="91" toId="54">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecBitsMap" to="StgValue_55" fromId="221" toId="55">
</dataflow>
<dataflow id="249" from="input_2_V" to="StgValue_55" fromId="90" toId="55">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecBitsMap" to="StgValue_56" fromId="221" toId="56">
</dataflow>
<dataflow id="251" from="input_1_V" to="StgValue_56" fromId="89" toId="56">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecBitsMap" to="StgValue_57" fromId="221" toId="57">
</dataflow>
<dataflow id="253" from="input_0_V" to="StgValue_57" fromId="88" toId="57">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecBitsMap" to="StgValue_58" fromId="221" toId="58">
</dataflow>
<dataflow id="255" from="weights_L2_V" to="StgValue_58" fromId="87" toId="58">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecBitsMap" to="StgValue_59" fromId="221" toId="59">
</dataflow>
<dataflow id="258" from="StgValue_257" to="StgValue_59" fromId="257" toId="59">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecTopModule" to="StgValue_60" fromId="259" toId="60">
</dataflow>
<dataflow id="262" from="mlp_str" to="StgValue_60" fromId="261" toId="60">
</dataflow>
<dataflow id="263" from="classify" to="digit" fromId="212" toId="61">
</dataflow>
<dataflow id="264" from="L2_out_activ_V" to="digit" fromId="27" toId="61">
</dataflow>
<dataflow id="266" from="Block_arrayctor.loop" to="digit_load_loc_chann" fromId="265" toId="62">
</dataflow>
<dataflow id="267" from="digit" to="digit_load_loc_chann" fromId="61" toId="62">
</dataflow>
<dataflow id="269" from="__../src/mlp.cpp_lin" to="tmp" fromId="268" toId="63">
</dataflow>
<dataflow id="270" from="digit_load_loc_chann" to="tmp" fromId="62" toId="63">
</dataflow>
<dataflow id="271" from="tmp" to="StgValue_64" fromId="63" toId="64">
</dataflow>
</dataflows>


</stg>
