INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 12:15:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : binary_search
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 buffer107/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer126/outs_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.968ns (26.818%)  route 2.642ns (73.182%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 5.133 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2034, unset)         1.282     1.282    buffer107/control/clk
    SLICE_X22Y142        FDRE                                         r  buffer107/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.259     1.541 r  buffer107/control/fullReg_reg/Q
                         net (fo=48, routed)          0.579     2.120    buffer107/control/fullReg_reg_0
    SLICE_X18Y143        LUT3 (Prop_lut3_I2_O)        0.043     2.163 r  buffer107/control/dataReg[17]_i_2__1/O
                         net (fo=3, routed)           0.373     2.536    load1/data_tehb/control/buffer107_outs[17]
    SLICE_X18Y143        LUT6 (Prop_lut6_I0_O)        0.043     2.579 r  load1/data_tehb/control/dataReg[0]_i_26/O
                         net (fo=2, routed)           0.266     2.845    load1/data_tehb/control/dataReg[0]_i_26_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I4_O)        0.043     2.888 r  load1/data_tehb/control/dataReg[31]_i_17/O
                         net (fo=1, routed)           0.000     2.888    cmpi3/dataReg_reg[31]_i_9_0[1]
    SLICE_X20Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.144 r  cmpi3/dataReg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.144    cmpi3/dataReg_reg[31]_i_10_n_0
    SLICE_X20Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     3.254 r  cmpi3/dataReg_reg[31]_i_9/CO[2]
                         net (fo=34, routed)          0.393     3.647    select1/Antitokens/result[0]
    SLICE_X21Y147        LUT6 (Prop_lut6_I5_O)        0.128     3.775 r  select1/Antitokens/fullReg_i_3__4/O
                         net (fo=8, routed)           0.211     3.986    control_merge6/tehb/control/select1_result_valid
    SLICE_X23Y147        LUT6 (Prop_lut6_I3_O)        0.043     4.029 r  control_merge6/tehb/control/fullReg_i_2__52/O
                         net (fo=3, routed)           0.310     4.339    control_merge6/tehb/control/mux14_outs_valid
    SLICE_X20Y150        LUT3 (Prop_lut3_I0_O)        0.043     4.382 r  control_merge6/tehb/control/outs[31]_i_1__17/O
                         net (fo=32, routed)          0.510     4.892    buffer126/E[0]
    SLICE_X19Y154        FDRE                                         r  buffer126/outs_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=2034, unset)         1.133     5.133    buffer126/clk
    SLICE_X19Y154        FDRE                                         r  buffer126/outs_reg[14]/C
                         clock pessimism              0.000     5.133    
                         clock uncertainty           -0.035     5.098    
    SLICE_X19Y154        FDRE (Setup_fdre_C_CE)      -0.201     4.897    buffer126/outs_reg[14]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  0.005    




