`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/05/31 21:28:59
// Design Name: 
// Module Name: input_buffer_ctrl_01
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module input_buffer_ctrl_01 #(
    parameter Ram_Row = 25,
    parameter Write_Addr_Width = 9,
     parameter Write_Data_Width =64,
    parameter Ifm_Width = 10
)(
    input clk, 
    input rst,
    input start,
    input mode_sel,
    input valid,
    input [Ifm_Width*2-1:0] ifm_L_channel,
    input [Ifm_Width-1:0]ifm_H, 
    input [Ifm_Width-1:0]ifm_L,
    input [1:0]stride,//è¿˜æ²¡æœ‰ä½¿ç”?----åº”è¯¥ä¸é‡å éƒ¨åˆ†çš„æ•°æ®æœ‰å…³ç³?
    input [2: 0]kernel_size,//1~7 if kernel_size = 3
    input [3: 0] pad_edge, //{top, bottom, left, right}
    input [Ifm_Width-1: 0]channels,//channel numbers need to be tansfered. 
    input [Write_Data_Width-1: 0] datain,
    output reg [7: 0] we,
    output reg [Write_Data_Width-1: 0] dataout,//ä¸ºäº†è®©è¾“å‡ºç«¯å£å¯ä»¥å’Œè¾“å‡ºç«¯å£è¿æ¥
    output reg [Write_Addr_Width*Ram_Row-1:0]addrout_row,
    output reg [Ram_Row-1:0]weain_row,
    output reg finished,
    output reg ready
);
    localparam row0 = 6'd0, row1=6'd1, row2=6'd2, row3=6'd3, row4=6'd4, row5=6'd5, row6=6'd6, row7=6'd7, row8=6'd8,row9=6'd9,
               row10=6'd10, row11=6'd11, row12=6'd12, row13=6'd13, row14=6'd14, row15=6'd15, row16=6'd16, row17=6'd17,row18=5'd18,
               row19=6'd19, row20=6'd20, row21=6'd21, row22=6'd22, row23=6'd23, row24=6'd24, row25=6'd25, row26=6'd26, row27=6'd27, 
               row28=6'd28, row29=6'd29, row30=6'd30, row31=6'd31, row32=6'd32;
                
    localparam idle= 6'd34, init = 6'd35;

    reg [5:0]state;
    reg [Ifm_Width-1:0]cnt_ifm_row;
    reg [Write_Addr_Width-1:0] addr_end;
    reg [Write_Addr_Width-1:0] addr_start;
    reg [Write_Addr_Width-1:0]cnt_col;
    reg [Write_Addr_Width-1:0] addrout_curr, addrout_next;
    reg cmp_ifm_H, cmp_channels, cmp_addr_end, cmp_state;
    wire weain = (state == idle)?1'b0:1'b1;//
    wire [1: 0] pad = kernel_size[2:1];//if K=3 ;  pad = 2'b01;if K=7 ;  pad = 2'b11;if K=1 ;  pad = 2'b00;
    wire [1: 0] pad_top = pad_edge[3]? pad: 2'h0; // è¿™é‡Œè¦å¤§æ”?
    wire [1: 0] pad_bot = pad_edge[2]? pad: 2'h0;
    wire [1: 0] pad_lef = pad_edge[1]? pad: 2'h0;
    wire [1: 0] pad_rig = pad_edge[0]? pad: 2'h0;
    reg overlap_enable;//the enable signal of overlap
    reg [7:0] cnt_overlap; //the count signal of overlap

    /*pad_lef and pad_rig */
    reg [8:0] pad_lef_addr_num;//pad_lef_addr_num = pad_lef * (channel/3)
    reg [8:0] pad_rig_addr_num;//pad_rig_addr_num = pad_rig * (channel/3)
    reg [8:0] pad_cnt;
        //pad_lef_addr_num and pad_rig_addr_num
    always@(posedge clk)
        begin
            if      (kernel_size==1)
                begin
                    pad_lef_addr_num <= 9'd0;
                    pad_rig_addr_num <= 9'd0;
                end
            else if (kernel_size==3)
                begin
                    pad_lef_addr_num <= pad_edge[1]? (channels>>4): 9'd0;
                    pad_rig_addr_num <= pad_edge[0]? (channels>>4): 9'd0;
                end
            else if (kernel_size==5)
                begin
                    pad_lef_addr_num <= pad_edge[1]? (channels>>4)<<1: 9'd0;
                    pad_rig_addr_num <= pad_edge[0]? (channels>>4)<<1: 9'd0;
                end
            else if (kernel_size==7)
                begin
                    pad_lef_addr_num <= pad_edge[1]? (((channels>>4)<<1)+(channels>>4)): 9'd0;
                    pad_rig_addr_num <= pad_edge[0]? (((channels>>4)<<1)+(channels>>4)): 9'd0;
                end
            else  
                begin
                    pad_lef_addr_num <= 9'd0;
                    pad_rig_addr_num <= 9'd0;
                end  
        end

        //pad_cnt (cmp_addr_end==1'b1)&&(cmp_state==1'b1|cmp_ifm_H==1'b1)
    always@(posedge clk)//state //è¿™éƒ¨åˆ†å¦‚æœè¦æ”¹æˆ25bram,å¹¶ä¸”è¦å¢åŠ ä¸Šä¸‹paddingçš„è¯ï¼Œå†²å†²å†²
        begin
            case(state)
                6'd34:  pad_cnt <= pad_lef_addr_num;
                default: pad_cnt <= (cmp_addr_end==1'b1)&&(cmp_state==1'b1|cmp_ifm_H==1'b1) ? pad_cnt+pad_lef_addr_num+pad_rig_addr_num:pad_cnt;
            endcase
        end

    
    always@(posedge clk)//state //è¿™éƒ¨åˆ†å¦‚æœè¦æ”¹æˆ25bram,å¹¶ä¸”è¦å¢åŠ ä¸Šä¸‹paddingçš„è¯ï¼Œå†²å†²å†²
        begin
            if(rst)
                state<=idle;
            else case(state)
                    6'd35:state<=(cnt_col==(512-1))? pad_top:init;//Clear all data
                    6'd34:state<=start?init:idle;//1. Start data transmission;
                    6'd0,6'd1,6'd2,6'd3,6'd4,6'd5,6'd6,6'd7,6'd8,6'd9,6'd10,6'd11,6'd12,6'd13,6'd14,6'd15,6'd16,6'd17,6'd18,6'd19,6'd20,6'd21,6'd22,6'd23,6'd24,
                    6'd25,6'd26,6'd27,6'd28,6'd29,6'd30,6'd31,6'd32://The functions of this part include: 1. Start data transmission; 2. When kernel=3, the state switches from 15 to 2; 3. Switch between different input channels
                        begin
                            if(finished==1'b1) state <= idle;
                            else if(cmp_addr_end&&cmp_ifm_H)//The function here is to determine if the transmission had completed a channel, and if so skip to pad_top----- 3. Switch between different input channels
                                begin
                                    state <= pad_top;//è¿™éƒ¨åˆ†å¦‚æœæ˜¯æŒ‰ç…§é€šé“å…ˆä¼ è¾“ï¼Œé‚£å°±ä¸å­˜åœ¨è¿™ä¸ªéƒ¨åˆ†äº†  è¿˜æ²¡æœ‰æ”¹
                                end///è¿™é‡Œæ˜¯è¦æ”¹çš„å…³é”®ï¼Œå› ä¸ºä¸åŒstrideä¼šæœ‰ä¸åŒçš„è·³è½?---è¿˜æ²¡æœ‰æ”¹
                            else state<=(cmp_state==1'b1)&&(cmp_addr_end==1'b1)?((kernel_size>stride)?kernel_size-stride:0):((cmp_addr_end==1'b1)?state+1'b1:state);//2. When kernel=3, the state switches from 15 to 2; When kernel=7, the state switches from 15 to 5; 
                        end
                    default:state<=idle;  
            endcase
        end

    always@(*)//cmp_state------the key signal which state 16 jumps to state 3(if kernel size equals to 3 )
        begin
            case(state)//if kernel_size = 7, it is going to write 19 rows instead of  writing  20 rows instead.Because of stride equeals to 2 when kernel_size equeals to 7.
                default:cmp_state=(state==6'd28+kernel_size-stride-1'b1)?1:0;//å¤§æ”¹
            endcase
        end

    always@(*)//cmp_addr_end------the key signal which state jumps to next state (such as, state 3 jumps to next state 4 )
        begin
            case(state)
                default:cmp_addr_end=(cnt_col==addr_end-1'b1)&&valid;
            endcase
        end

    always@(posedge clk)//addr_start-----the start address of bram1-16 
        begin
            case(state)//?
                6'd35:addr_start<={Write_Addr_Width{1'b0}};//è¿™é‡Œå¯ä»¥åˆå¹¶ä¸?ä¸‹ä»£ç ï¼Œé€šé“ä¼˜å…ˆæ¨¡å¼ä¸éœ€è¦è¿™ç§æ‰€è°“çš„æç«¯ä¾‹å­
                6'd34:addr_start<={Write_Addr_Width{1'b0}};
                // 5'd20,5'd21,5'd22,5'd23,5'd24:addr_start<=(cmp_state==1'b1|cmp_ifm_H==1'b1)&&(cmp_addr_end==1'b1)?addr_end:addr_start;//Here's an extreme case where you must add twice ifm_L
                default:addr_start<=(cmp_state==1'b1|cmp_ifm_H==1'b1)&&(cmp_addr_end==1'b1)?addr_end:addr_start;
            endcase
        end

    always@(*)//addr_end-----the start address of overlap part,or the addr_end-1 is the end address of bram1-16.there are two ways to depict addr_end 
        begin
            case(state)
                default:addr_end=addr_start+(ifm_L_channel>>4);//å› ä¸ºå…ˆé?šé“å†Lï¼Œæ‰€ä»¥è¿™é‡Œæ˜¯åº”è¯¥æ˜¯addr_start+ifm_L*channels/4'd8?
            endcase
        end

    always@(posedge clk)//cnt_col----we use cnt_col to write address in bram
        begin
            case(state)//æ€è?ƒä¸€ä¸‹è¿™é‡Œé?»è¾‘å˜æ¢ï¼Œç„¶åæ”¹ä¸?ä¸?
                6'd35:cnt_col<=(cnt_col==(512-1))? 0: cnt_col+1'd1;//This state is used to count the address about clearing up data
                6'd34:cnt_col<={Ifm_Width{1'b0}};//è¿˜æ²¡æœ‰æ”¹ä¸‹é¢çš„ä¸¤è¡Œï¼Ÿ
                6'd28,6'd29,6'd30,6'd31,6'd32:cnt_col<=(cmp_addr_end==1'b1)&&(cmp_state==1'b1|cmp_ifm_H==1'b1)?addr_end:((cmp_addr_end==1'b1)?addr_start:(valid?cnt_col+1'b1:cnt_col));//Here's an extreme case where you must add twice ifm_L
                default:cnt_col<=(cmp_addr_end==1'b1)&&(cmp_state==1'b1|cmp_ifm_H==1'b1)?addr_end:((cmp_addr_end==1'b1)?addr_start:(valid?cnt_col+1'b1:cnt_col));
            endcase
        end

    always@(posedge clk)//cnt_ifm_row   Counts the number of rows of input feature graphs that have been written to bram
        begin
            case(state)
                6'd34,6'd35:cnt_ifm_row<={Ifm_Width{1'b0}};
                default:cnt_ifm_row<=cmp_addr_end?(cmp_ifm_H?{Ifm_Width{1'b0}}:cnt_ifm_row+1'b1):cnt_ifm_row;
            endcase
        end


    always@(*)//cmp_ifm_H---obviously,this is pretty useful signal
        begin
            case(state)//æ€è?ƒä¸€ä¸‹è¿™é‡Œé?»è¾‘å˜æ¢ï¼Œç„¶åæ”¹ä¸?ä¸?
                default:cmp_ifm_H=(cnt_ifm_row==ifm_H-1'b1);
            endcase
        end

    always@(*)//addrout_curr---
        begin
            case(state)
                6'd35: addrout_curr=cnt_col;
                // default:addrout_curr=cnt_col+pad_cnt;//æ ¹æ®paddingï¼ˆpad_cnt=1 3 5 ....ï¼‰æ¥è°ƒæ§çœŸå®çš„å†™å…¥åœ°å?
                default:addrout_curr=cnt_col+pad_cnt;
            endcase
        end

    always@(*)//addrout_next å†™BRAM1-15ã€?2â€?16çš?1ã€?2åœ°å€ä¸ç”¨pad_cntæ¥èµ‹å€?,ç›´æ¥é‡‡ç”¨ä¸¤æ¬¡æ•°æ®ä¼ è¾“ä¹‹é—´çš„å·®å€¼å°±è¡Œèµ‹å€¼ï¼Œå·®å?¼ä¸ºinput feature mapçš„å®½åº?+ä¸Šä¸€ä¸ªä¼ è¾“çš„å³padding,ä»¥åŠä¸‹ä¸€æ¬¡ä¼ è¾“çš„çš„å·¦padding
        begin     //addrout_curr å’? addrout_next ä¹‹é—´ç”±ä¸€äº›æœ¬è´¨çš„å…³ç³»ï¼šinput feature mapçš„å®½åº? ä»¥åŠpaddingï¼Œè¿™é‡Œåˆ†å¼?ä»ä¸¤ä¸ªè§’åº¦åˆ©ç”¨è¿™äº›æœ¬è´¨è¿›è¡Œèµ‹å€¼ï¼Œè®¾è®¡æ€è·¯éå¸¸niceã€?
            case(state)
                // default:addrout_next=addrout_curr+ifm_L+pad_lef+pad_rig;
                default:addrout_next=addrout_curr+(ifm_L_channel>>4)+pad_lef_addr_num+pad_rig_addr_num;//è¿™é‡Œé¢è¦æ”¹ï¼Œå› ä¸ºå…ˆé?šé“å†Lï¼Œæ‰€ä»¥è¿™é‡Œæ˜¯åº”è¯¥æ˜¯addrout_next=addrout_curr+ifm_L*channel/8?
            endcase
        end

    always@(*)//addrout_row------------This part shows the address written to the bram
        begin
            case(state)               
                6'd32:addrout_row={addrout_curr,{(Write_Addr_Width*27){1'b0}},addrout_next,{(Write_Addr_Width*4){1'b0}}};
                6'd31:addrout_row={{(Write_Addr_Width*1){1'b0}},addrout_curr,{(Write_Addr_Width*27){1'b0}},addrout_next,{(Write_Addr_Width*3){1'b0}}};
                6'd30:addrout_row={{(Write_Addr_Width*2){1'b0}},addrout_curr,{(Write_Addr_Width*27){1'b0}},addrout_next,{(Write_Addr_Width*2){1'b0}}};
                6'd29:addrout_row={{(Write_Addr_Width*3){1'b0}},addrout_curr,{(Write_Addr_Width*27){1'b0}},addrout_next,{(Write_Addr_Width*1){1'b0}}};
                6'd28:addrout_row={{(Write_Addr_Width*4){1'b0}},addrout_curr,{(Write_Addr_Width*27){1'b0}},addrout_next};
                6'd27:addrout_row={{(Write_Addr_Width*5){1'b0}},addrout_curr,{(Write_Addr_Width*27){1'b0}}};
                6'd26:addrout_row={{(Write_Addr_Width*6){1'b0}},addrout_curr,{(Write_Addr_Width*26){1'b0}}};
                6'd25:addrout_row={{(Write_Addr_Width*7){1'b0}},addrout_curr,{(Write_Addr_Width*25){1'b0}}};
                6'd24:addrout_row={{(Write_Addr_Width*8){1'b0}},addrout_curr,{(Write_Addr_Width*24){1'b0}}};
                6'd23:addrout_row={{(Write_Addr_Width*9){1'b0}},addrout_curr,{(Write_Addr_Width*23){1'b0}}};
                6'd22:addrout_row={{(Write_Addr_Width*10){1'b0}},addrout_curr,{(Write_Addr_Width*22){1'b0}}};
                6'd21:addrout_row={{(Write_Addr_Width*11){1'b0}},addrout_curr,{(Write_Addr_Width*21){1'b0}}};
                6'd20:addrout_row={{(Write_Addr_Width*12){1'b0}},addrout_curr,{(Write_Addr_Width*20){1'b0}}};
                6'd19:addrout_row={{(Write_Addr_Width*13){1'b0}},addrout_curr,{(Write_Addr_Width*19){1'b0}}};
                6'd18:addrout_row={{(Write_Addr_Width*14){1'b0}},addrout_curr,{(Write_Addr_Width*18){1'b0}}};
                6'd17:addrout_row={{(Write_Addr_Width*15){1'b0}},addrout_curr,{(Write_Addr_Width*17){1'b0}}};
                6'd16:addrout_row={{(Write_Addr_Width*16){1'b0}},addrout_curr,{(Write_Addr_Width*16){1'b0}}};
                6'd15:addrout_row={{(Write_Addr_Width*17){1'b0}},addrout_curr,{(Write_Addr_Width*15){1'b0}}};
                6'd14:addrout_row={{(Write_Addr_Width*18){1'b0}},addrout_curr,{(Write_Addr_Width*14){1'b0}}};
                6'd13:addrout_row={{(Write_Addr_Width*19){1'b0}},addrout_curr,{(Write_Addr_Width*13){1'b0}}};
                6'd12:addrout_row={{(Write_Addr_Width*20){1'b0}},addrout_curr,{(Write_Addr_Width*12){1'b0}}};
                6'd11:addrout_row={{(Write_Addr_Width*21){1'b0}},addrout_curr,{(Write_Addr_Width*11){1'b0}}};
                6'd10:addrout_row={{(Write_Addr_Width*22){1'b0}},addrout_curr,{(Write_Addr_Width*10){1'b0}}};
                6'd9:addrout_row={{(Write_Addr_Width*23){1'b0}},addrout_curr,{(Write_Addr_Width*9){1'b0}}};
                6'd8:addrout_row={{(Write_Addr_Width*24){1'b0}},addrout_curr,{(Write_Addr_Width*8){1'b0}}};
                6'd7:addrout_row={{(Write_Addr_Width*25){1'b0}},addrout_curr,{(Write_Addr_Width*7){1'b0}}};
                6'd6:addrout_row={{(Write_Addr_Width*26){1'b0}},addrout_curr,{(Write_Addr_Width*6){1'b0}}};
                6'd5:addrout_row={{(Write_Addr_Width*27){1'b0}},addrout_curr,{(Write_Addr_Width*5){1'b0}}};
                6'd4:addrout_row={{(Write_Addr_Width*28){1'b0}},addrout_curr,{(Write_Addr_Width*4){1'b0}}};
                6'd3:addrout_row={{(Write_Addr_Width*29){1'b0}},addrout_curr,{(Write_Addr_Width*3){1'b0}}};
                6'd2:addrout_row={{(Write_Addr_Width*30){1'b0}},addrout_curr,{(Write_Addr_Width*2){1'b0}}};
                6'd1:addrout_row={{(Write_Addr_Width*31){1'b0}},addrout_curr,{(Write_Addr_Width*1){1'b0}}};
                6'd0:addrout_row={{(Write_Addr_Width*32){1'b0}},addrout_curr};
                6'd35:addrout_row={Ram_Row{addrout_curr}};
                default:addrout_row={(Write_Addr_Width*Ram_Row){1'b0}};
            endcase
        end


    always@(*)//dataout
        begin
            case(state)
                6'd35:dataout=64'h0;
                default:dataout=datain;
            endcase
        end

    always@(*)//we----Enable to write a valid number of bytes,be careful
        begin
                case(state)
                    6'd35:we=8'hff;
                    default:we=8'hff;
                endcase
            end   

    always@(*)//ready---Controlling the FIFO for data transmission
        begin
            case(state)
                6'd0,6'd1,6'd2,6'd3,6'd4,6'd5,6'd6,6'd7,6'd8,6'd9,6'd10,6'd11,6'd12,6'd13,6'd14,6'd15,6'd16,6'd17,6'd18,6'd19,
                6'd20,6'd21,6'd22,6'd23,6'd24,6'd25,6'd26,6'd27,6'd28,6'd29,6'd30,6'd31,6'd32:ready=1'b1;
                default:ready=1'b0;
            endcase
        end


    always@(*)//finished-------Monitors the completion of writing a tiling block input feature map
        begin
            case(state)
                default:finished=(cmp_ifm_H&cmp_addr_end);
            endcase
        end

    
    always@(*)//weain_row (the real command of state-jump)
        begin
            case(state)//

                6'd32:weain_row=(overlap_enable)?{weain,27'b0,weain,4'b0}:{weain,32'b0};
                6'd31:weain_row=(overlap_enable)?{1'b0,weain,27'b0,weain,3'b0}:{1'b0,weain,31'b0};
                6'd30:weain_row=(overlap_enable)?{2'b0,weain,27'b0,weain,2'b0}:{2'b0,weain,30'b0};
                6'd29:weain_row=(overlap_enable)?{3'b0,weain,27'b0,weain,1'b0}:{3'b0,weain,29'b0};
                6'd28:weain_row=(overlap_enable)?{4'b0,weain,27'b0,weain}:{4'b0,weain,28'b0};
                6'd27:weain_row={5'b0,weain,27'b0};
                6'd26:weain_row={6'b0,weain,26'b0};
                6'd25:weain_row={7'b0,weain,25'b0};
                6'd24:weain_row={8'b0,weain,24'b0};
                6'd23:weain_row={9'b0,weain,23'b0};
                6'd22:weain_row={10'b0,weain,22'b0};
                6'd21:weain_row={11'b0,weain,21'b0};
                6'd20:weain_row={12'b0,weain,20'b0};
                6'd19:weain_row={13'b0,weain,19'b0};
                6'd18:weain_row={14'b0,weain,18'b0};
                6'd17:weain_row={15'b0,weain,17'b0};
                6'd16:weain_row={16'b0,weain,16'b0};
                6'd15:weain_row={17'b0,weain,15'b0};
                6'd14:weain_row={18'b0,weain,14'b0};
                6'd13:weain_row={19'b0,weain,13'b0};
                6'd12:weain_row={20'b0,weain,12'b0};
                6'd11:weain_row={21'b0,weain,11'b0};
                6'd10:weain_row={22'b0,weain,10'b0};
                6'd9:weain_row={23'b0,weain,9'b0};
                6'd8:weain_row={24'b0,weain,8'b0};
                6'd7:weain_row={25'b0,weain,7'b0};
                6'd6:weain_row={26'b0,weain,6'b0};
                6'd5:weain_row={27'b0,weain,5'b0};
                6'd4:weain_row={28'b0,weain,4'b0};
                6'd3:weain_row={29'b0,weain,3'b0};
                6'd2:weain_row={30'b0,weain,2'b0};
                6'd1:weain_row={31'b0,weain,1'b0};
                6'd0:weain_row={32'b0,weain};
                
                6'd35:weain_row={Ram_Row{1'b1}};
                default:weain_row=33'h0;
            endcase
        end
//--------------------------the command of overlapping part--------------------------begin

     always@(posedge clk)//the command of overlap_enable  
         begin
            case(state)
                default:
                    begin
                        if((state==idle))                                                                                   overlap_enable <= 1'b0;
                        else if((ifm_H+pad_top) <=(9'd28+kernel_size-stride))                                               overlap_enable <= 1'b0;
                        else if ((ifm_H+pad_top-(jump_ifm_H_20+((cnt_overlap==8'd0)?0:kernel_size-stride)))<=28)            overlap_enable <= 1'b0;
                        else                                                                                                overlap_enable <= 1'b1;
                    end
            endcase
         end

    always@(posedge clk)//the command of cnt_overlap  
         begin
            case(state)
                default:
                    begin
                        if (state==idle) cnt_overlap <= 8'd0;
                        else             cnt_overlap <= (cmp_state==1'b1)&&(cmp_addr_end==1'b1)?cnt_overlap+1:cnt_overlap;
                    end
            endcase
         end

         //jump_ifm_H_20
         reg [9:0]jump_ifm_H_20;
    always@(posedge clk)
        begin
            case(state)
                default:
                    begin
                        if (state==idle)    jump_ifm_H_20 <= 10'd0;
                        else                jump_ifm_H_20 <= (cmp_state==1'b1)&&(cmp_addr_end==1'b1)?jump_ifm_H_20+28:jump_ifm_H_20;
                    end
            endcase
         end
//--------------------------the command of overlapping--------------------------end
    





    
    
endmodule
