Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 24 19:22:44 2025
| Host         : DESKTOP-FS2AEQ7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/stereolbm_axis_cambm_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (77)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (77)
-------------------------------
 There are 77 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.263        0.000                      0                78549        0.189        0.000                      0                78549        3.750        0.000                       0                 33105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.263        0.000                      0                78549        0.189        0.000                      0                78549        3.750        0.000                       0                 33105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 3.155ns (53.010%)  route 2.797ns (46.990%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.973     0.973    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_1937[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_38/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_38_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.071 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     3.080    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_20_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.411 f  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_42/O[3]
                         net (fo=1, unplaced)         0.618     4.029    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln368_fu_1242_p2[7]
                         LUT1 (Prop_lut1_I0_O)        0.307     4.336 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_29/O
                         net (fo=1, unplaced)         0.000     4.336    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_29_n_20
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.869 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     4.869    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_18_n_20
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.200 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.818    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln368_1_fu_1258_p2[12]
                         LUT6 (Prop_lut6_I5_O)        0.307     6.125 r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_154_fu_1377_p2_i_3/O
                         net (fo=3, unplaced)         0.800     6.925    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/xa1_fu_1274_p3[12]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.924    10.924    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_151_fu_1358_p2
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  2.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/Loop_VITIS_LOOP_55_2_proc_U0/select_ln59_6_reg_780_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Loop_VITIS_LOOP_55_2_proc_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_VITIS_LOOP_55_2_proc_U0/select_ln59_6_reg_780_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/Loop_VITIS_LOOP_55_2_proc_U0/select_ln59_6_reg_780_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/DIA0
                         RAMD32                                       r  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33134, unset)        0.432     0.432    bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.000     0.432    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     0.526    bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/mul_ln163_reg_379_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_5/RAMA/CLK



