
*** Running vivado
    with args -log pulpino.vdi -applog -m64 -messageDb vivado.pb -mode batch -source pulpino.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source pulpino.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/gab/Desktop/FPU_PULP/pulpino/fpga/ips/xilinx_mem_8192x32/ip/xilinx_mem_8192x32.dcp' for cell 'pulpino_i/core_region_i/data_mem/sp_ram_i'
INFO: [Project 1-454] Reading design checkpoint '/home/gab/Desktop/FPU_PULP/pulpino/fpga/ips/xilinx_mem_8192x32/ip/xilinx_mem_8192x32.dcp' for cell 'pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i'
INFO: [Project 1-491] No black box instances found for design checkpoint '/home/gab/Desktop/FPU_PULP/pulpino/fpga/ips/xilinx_fp_fma/ip/xilinx_fp_fma.dcp'.
INFO: [Netlist 29-17] Analyzing 972 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gab/Desktop/FPU_PULP/pulpino/fpga/pulpino/pulpino.runs/impl_1/.Xil/Vivado-1566-localhost.localdomain/dcp_2/xilinx_mem_8192x32_early.xdc] for cell 'pulpino_i/core_region_i/data_mem/sp_ram_i'
Finished Parsing XDC File [/home/gab/Desktop/FPU_PULP/pulpino/fpga/pulpino/pulpino.runs/impl_1/.Xil/Vivado-1566-localhost.localdomain/dcp_2/xilinx_mem_8192x32_early.xdc] for cell 'pulpino_i/core_region_i/data_mem/sp_ram_i'
Parsing XDC File [/home/gab/Desktop/FPU_PULP/pulpino/fpga/pulpino/pulpino.runs/impl_1/.Xil/Vivado-1566-localhost.localdomain/dcp_2/xilinx_mem_8192x32_early.xdc] for cell 'pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i'
Finished Parsing XDC File [/home/gab/Desktop/FPU_PULP/pulpino/fpga/pulpino/pulpino.runs/impl_1/.Xil/Vivado-1566-localhost.localdomain/dcp_2/xilinx_mem_8192x32_early.xdc] for cell 'pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i'
Parsing XDC File [/home/gab/Desktop/FPU_PULP/pulpino/fpga/pulpino/constraints.xdc]
Finished Parsing XDC File [/home/gab/Desktop/FPU_PULP/pulpino/fpga/pulpino/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1277.016 ; gain = 305.211 ; free physical = 140 ; free virtual = 1174
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:01 . Memory (MB): peak = 1280.020 ; gain = 1.992 ; free physical = 124 ; free virtual = 1169
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 148931533

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.520 ; gain = 0.000 ; free physical = 118 ; free virtual = 1039

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 79 cells.
Phase 2 Constant Propagation | Checksum: 1ca42e001

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1721.520 ; gain = 0.000 ; free physical = 131 ; free virtual = 1053

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2845 unconnected nets.
INFO: [Opt 31-11] Eliminated 6 unconnected cells.
Phase 3 Sweep | Checksum: 4c1b8684

Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1721.520 ; gain = 0.000 ; free physical = 125 ; free virtual = 1052

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1721.520 ; gain = 0.000 ; free physical = 125 ; free virtual = 1052
Ending Logic Optimization Task | Checksum: 4c1b8684

Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1721.520 ; gain = 0.000 ; free physical = 125 ; free virtual = 1052
Implement Debug Cores | Checksum: 11aa65df8
Logic Optimization | Checksum: 11aa65df8

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 4c1b8684

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:04 . Memory (MB): peak = 1791.543 ; gain = 0.000 ; free physical = 109 ; free virtual = 1017
Ending Power Optimization Task | Checksum: 4c1b8684

Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 1791.543 ; gain = 70.023 ; free physical = 117 ; free virtual = 1027
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:02:20 . Memory (MB): peak = 1791.543 ; gain = 514.527 ; free physical = 85 ; free virtual = 1000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1831.559 ; gain = 0.000 ; free physical = 110 ; free virtual = 1032
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.559 ; gain = 40.016 ; free physical = 119 ; free virtual = 1033
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gab/Desktop/FPU_PULP/pulpino/fpga/pulpino/pulpino.runs/impl_1/pulpino_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 241e3f6f

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1831.559 ; gain = 0.000 ; free physical = 110 ; free virtual = 1029

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1831.559 ; gain = 0.000 ; free physical = 110 ; free virtual = 1029
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1831.559 ; gain = 0.000 ; free physical = 110 ; free virtual = 1028

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 237c5a1e

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:02 . Memory (MB): peak = 1831.559 ; gain = 0.000 ; free physical = 110 ; free virtual = 1026
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 237c5a1e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1831.559 ; gain = 0.000 ; free physical = 86 ; free virtual = 994

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 237c5a1e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1831.559 ; gain = 0.000 ; free physical = 85 ; free virtual = 993

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 8e4fb11f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1831.559 ; gain = 0.000 ; free physical = 85 ; free virtual = 992
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1402303c3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1831.559 ; gain = 0.000 ; free physical = 85 ; free virtual = 992

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 161de6ba6

Time (s): cpu = 00:00:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1831.559 ; gain = 0.000 ; free physical = 114 ; free virtual = 977
Phase 2.2.1 Place Init Design | Checksum: 15fa2759e

Time (s): cpu = 00:00:15 ; elapsed = 00:02:14 . Memory (MB): peak = 1878.258 ; gain = 46.699 ; free physical = 85 ; free virtual = 945
Phase 2.2 Build Placer Netlist Model | Checksum: 15fa2759e

Time (s): cpu = 00:00:15 ; elapsed = 00:02:14 . Memory (MB): peak = 1878.258 ; gain = 46.699 ; free physical = 85 ; free virtual = 945

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 15fa2759e

Time (s): cpu = 00:00:15 ; elapsed = 00:02:14 . Memory (MB): peak = 1878.258 ; gain = 46.699 ; free physical = 85 ; free virtual = 945
Phase 2.3 Constrain Clocks/Macros | Checksum: 15fa2759e

Time (s): cpu = 00:00:15 ; elapsed = 00:02:14 . Memory (MB): peak = 1878.258 ; gain = 46.699 ; free physical = 85 ; free virtual = 945
Phase 2 Placer Initialization | Checksum: 15fa2759e

Time (s): cpu = 00:00:15 ; elapsed = 00:02:15 . Memory (MB): peak = 1878.258 ; gain = 46.699 ; free physical = 85 ; free virtual = 945

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1c117aaeb

Time (s): cpu = 00:00:38 ; elapsed = 00:04:23 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 89 ; free virtual = 851

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1c117aaeb

Time (s): cpu = 00:00:38 ; elapsed = 00:04:23 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 88 ; free virtual = 851

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 16f097d3d

Time (s): cpu = 00:00:46 ; elapsed = 00:05:18 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 835

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2188af2cf

Time (s): cpu = 00:00:46 ; elapsed = 00:05:18 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 835

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2188af2cf

Time (s): cpu = 00:00:46 ; elapsed = 00:05:18 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 835

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 203c544fb

Time (s): cpu = 00:00:49 ; elapsed = 00:05:29 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 833

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 130079212

Time (s): cpu = 00:00:49 ; elapsed = 00:05:29 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 832

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1b2b10841

Time (s): cpu = 00:00:56 ; elapsed = 00:05:45 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 822
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1b2b10841

Time (s): cpu = 00:00:56 ; elapsed = 00:05:45 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 822

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1b2b10841

Time (s): cpu = 00:00:56 ; elapsed = 00:05:48 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 822

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1b2b10841

Time (s): cpu = 00:00:56 ; elapsed = 00:05:48 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 86 ; free virtual = 819
Phase 4.6 Small Shape Detail Placement | Checksum: 1b2b10841

Time (s): cpu = 00:00:56 ; elapsed = 00:05:48 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 819

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1b2b10841

Time (s): cpu = 00:00:57 ; elapsed = 00:05:49 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 815
Phase 4 Detail Placement | Checksum: 1b2b10841

Time (s): cpu = 00:00:57 ; elapsed = 00:05:50 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 813

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: a8cbb68a

Time (s): cpu = 00:00:58 ; elapsed = 00:05:52 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 86 ; free virtual = 811

Phase 6 Post Commit Optimization

Phase 6.1 updateClock Trees: PCOPT
Phase 6.1 updateClock Trees: PCOPT | Checksum: a8cbb68a

Time (s): cpu = 00:00:58 ; elapsed = 00:05:52 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 86 ; free virtual = 811

Phase 6.2 Post Placement Optimization

Phase 6.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.146. For the most accurate timing information please run report_timing.
Phase 6.2.1 Post Placement Timing Optimization | Checksum: d898bb3f

Time (s): cpu = 00:01:04 ; elapsed = 00:08:42 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 90 ; free virtual = 780
Phase 6.2 Post Placement Optimization | Checksum: d898bb3f

Time (s): cpu = 00:01:04 ; elapsed = 00:08:42 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 90 ; free virtual = 780
Phase 6 Post Commit Optimization | Checksum: d898bb3f

Time (s): cpu = 00:01:04 ; elapsed = 00:08:42 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 89 ; free virtual = 780

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: d898bb3f

Time (s): cpu = 00:01:04 ; elapsed = 00:08:42 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 88 ; free virtual = 779

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: d898bb3f

Time (s): cpu = 00:01:04 ; elapsed = 00:08:42 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 88 ; free virtual = 779

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: d898bb3f

Time (s): cpu = 00:01:04 ; elapsed = 00:08:42 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 88 ; free virtual = 778
Phase 5.4 Placer Reporting | Checksum: d898bb3f

Time (s): cpu = 00:01:05 ; elapsed = 00:08:43 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 88 ; free virtual = 778

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 119a937da

Time (s): cpu = 00:01:05 ; elapsed = 00:08:43 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 87 ; free virtual = 778
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 119a937da

Time (s): cpu = 00:01:05 ; elapsed = 00:08:43 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 87 ; free virtual = 777
Ending Placer Task | Checksum: df50c3db

Time (s): cpu = 00:01:05 ; elapsed = 00:08:44 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 90 ; free virtual = 777
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:08:47 . Memory (MB): peak = 1911.562 ; gain = 80.004 ; free physical = 85 ; free virtual = 775
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1921.566 ; gain = 0.000 ; free physical = 87 ; free virtual = 778
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1921.566 ; gain = 10.004 ; free physical = 117 ; free virtual = 756
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:15 . Memory (MB): peak = 1921.566 ; gain = 0.000 ; free physical = 92 ; free virtual = 747
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:16 . Memory (MB): peak = 1921.566 ; gain = 0.000 ; free physical = 92 ; free virtual = 747
report_utilization: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.566 ; gain = 0.000 ; free physical = 85 ; free virtual = 741
report_utilization: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:08 . Memory (MB): peak = 1921.566 ; gain = 0.000 ; free physical = 85 ; free virtual = 741
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1921.566 ; gain = 0.000 ; free physical = 85 ; free virtual = 738
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12ca2d818

Time (s): cpu = 00:00:26 ; elapsed = 00:03:18 . Memory (MB): peak = 1933.562 ; gain = 11.996 ; free physical = 99 ; free virtual = 703

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12ca2d818

Time (s): cpu = 00:00:26 ; elapsed = 00:03:30 . Memory (MB): peak = 1940.562 ; gain = 18.996 ; free physical = 149 ; free virtual = 734

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12ca2d818

Time (s): cpu = 00:00:26 ; elapsed = 00:03:31 . Memory (MB): peak = 1948.562 ; gain = 26.996 ; free physical = 131 ; free virtual = 714
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1baf3f559

Time (s): cpu = 00:00:37 ; elapsed = 00:03:41 . Memory (MB): peak = 1990.984 ; gain = 69.418 ; free physical = 117 ; free virtual = 714
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.179 | TNS=0.000  | WHS=-0.146 | THS=-51.933|

Phase 2 Router Initialization | Checksum: 1faef3382

Time (s): cpu = 00:00:42 ; elapsed = 00:03:47 . Memory (MB): peak = 1999.984 ; gain = 78.418 ; free physical = 120 ; free virtual = 704

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b933b550

Time (s): cpu = 00:00:48 ; elapsed = 00:03:55 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 109 ; free virtual = 694

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3646
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18b550a24

Time (s): cpu = 00:01:04 ; elapsed = 00:04:08 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 116 ; free virtual = 691
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.968 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 190046861

Time (s): cpu = 00:01:05 ; elapsed = 00:04:08 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 116 ; free virtual = 690

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1ed54d37e

Time (s): cpu = 00:01:05 ; elapsed = 00:04:09 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 115 ; free virtual = 690
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.968 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17d514627

Time (s): cpu = 00:01:05 ; elapsed = 00:04:09 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 115 ; free virtual = 690
Phase 4 Rip-up And Reroute | Checksum: 17d514627

Time (s): cpu = 00:01:05 ; elapsed = 00:04:09 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 114 ; free virtual = 689

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1937de279

Time (s): cpu = 00:01:07 ; elapsed = 00:04:10 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 107 ; free virtual = 684
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.083 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1937de279

Time (s): cpu = 00:01:07 ; elapsed = 00:04:10 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 106 ; free virtual = 683

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1937de279

Time (s): cpu = 00:01:07 ; elapsed = 00:04:10 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 106 ; free virtual = 683
Phase 5 Delay and Skew Optimization | Checksum: 1937de279

Time (s): cpu = 00:01:07 ; elapsed = 00:04:10 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 106 ; free virtual = 683

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1e2122dd5

Time (s): cpu = 00:01:09 ; elapsed = 00:04:12 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 125 ; free virtual = 688
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.083 | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 2000e7171

Time (s): cpu = 00:01:09 ; elapsed = 00:04:12 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 124 ; free virtual = 687

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.88977 %
  Global Horizontal Routing Utilization  = 8.03414 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e39c9f15

Time (s): cpu = 00:01:09 ; elapsed = 00:04:12 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 123 ; free virtual = 686

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e39c9f15

Time (s): cpu = 00:01:09 ; elapsed = 00:04:12 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 122 ; free virtual = 686

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 174781bc7

Time (s): cpu = 00:01:11 ; elapsed = 00:04:14 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 113 ; free virtual = 681

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.083 | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 174781bc7

Time (s): cpu = 00:01:11 ; elapsed = 00:04:14 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 113 ; free virtual = 681
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:11 ; elapsed = 00:04:14 . Memory (MB): peak = 2027.125 ; gain = 105.559 ; free physical = 111 ; free virtual = 680

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:04:58 . Memory (MB): peak = 2029.238 ; gain = 107.672 ; free physical = 106 ; free virtual = 688
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2039.184 ; gain = 0.000 ; free physical = 100 ; free virtual = 697
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2039.184 ; gain = 9.945 ; free physical = 148 ; free virtual = 708
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gab/Desktop/FPU_PULP/pulpino/fpga/pulpino/pulpino.runs/impl_1/pulpino_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2039.184 ; gain = 0.000 ; free physical = 119 ; free virtual = 707
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2039.184 ; gain = 0.000 ; free physical = 109 ; free virtual = 693
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2039.184 ; gain = 0.000 ; free physical = 107 ; free virtual = 680
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 07:02:14 2020...

*** Running vivado
    with args -log pulpino.vdi -applog -m64 -messageDb vivado.pb -mode batch -source pulpino.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source pulpino.tcl -notrace
Command: open_checkpoint pulpino_routed.dcp
INFO: [Netlist 29-17] Analyzing 972 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gab/Desktop/FPU_PULP/pulpino/fpga/pulpino/pulpino.runs/impl_1/.Xil/Vivado-3721-localhost.localdomain/dcp/pulpino.xdc]
Finished Parsing XDC File [/home/gab/Desktop/FPU_PULP/pulpino/fpga/pulpino/pulpino.runs/impl_1/.Xil/Vivado-3721-localhost.localdomain/dcp/pulpino.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.145 ; gain = 31.672 ; free physical = 85 ; free virtual = 1021
Restored from archive | CPU: 1.650000 secs | Memory: 28.165039 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.145 ; gain = 31.672 ; free physical = 85 ; free virtual = 1022
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1215546
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:01:23 . Memory (MB): peak = 1308.145 ; gain = 338.355 ; free physical = 120 ; free virtual = 1019
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0__0 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__1 input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pulpino.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:01:30 . Memory (MB): peak = 1693.121 ; gain = 384.977 ; free physical = 114 ; free virtual = 938
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 07:13:51 2020...
