<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MPAMF_MBWUMON_IDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">MPAMF_MBWUMON_IDR, MPAM Features Memory Bandwidth Usage Monitoring ID register</h1><p>The MPAMF_MBWUMON_IDR characteristics are:</p><h2>Purpose</h2>
        <p>The MPAMF_MBWUMON_IDR is a 32-bit read-only register that indicates the number of memory bandwidth usage monitors for this MSC. MPAMF_MBWUMON_IDR_s indicates the number of Secure memory bandwidth usage monitor instances. MPAMF_MBWUMON_IDR_ns indicates the number of Non-secure memory bandwidth usage monitor instances.</p>
      <h2>Configuration</h2><p>
        The power domain of MPAMF_MBWUMON_IDR is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      </p><p>This register is present only
    when MPAMF_IDR.HAS_MSMON == 1 and MPAMF_MSMON_IDR.MSMON_MBWU == 1.
      
    Otherwise, direct accesses to MPAMF_MBWUMON_IDR are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
            <p>MPAMF_MBWUMON_IDR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The MPAMF_MBWUMON_IDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#HAS_CAPTURE_31">HAS_CAPTURE</a></td><td class="lr" colspan="1"><a href="#HAS_LONG_30">HAS_LONG</a></td><td class="lr" colspan="1"><a href="#LWD_29">LWD</a></td><td class="lr" colspan="8"><a href="#0_28">RES0</a></td><td class="lr" colspan="5"><a href="#SCALE_20">SCALE</a></td><td class="lr" colspan="16"><a href="#NUM_MON_15">NUM_MON</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="HAS_CAPTURE_31">HAS_CAPTURE, bit [31]
              </h4>
          
  <p>The implementation of this MSC supports copying an <a href="ext-msmon_mbwu.html">MSMON_MBWU</a> to the corresponding <a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a> on a capture event.</p>

        <table class="valuetable"><tr><th>HAS_CAPTURE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a> is not implemented and there is no support for capture events in the MBWU monitor.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The <a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a> register is implemented and the MBWU monitor supports the capture event behavior.</p>
</td></tr></table><h4 id="HAS_LONG_30">HAS_LONG, bit [30]
              <div style="font-size:smaller;"><br />When ARMv8.6-MPAM is implemented:
                </div></h4>
          
  <p>Indicates whether <a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a> is implemented.</p>
<p>If HAS_CAPTURE == 1, indicates whether <a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a> is implemented.</p>

        <table class="valuetable"><tr><th>HAS_LONG</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Does not implement <a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a> or <a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a>.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Implements <a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a>. If HAS_CAPTURE == 1, <a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a> is also implemented.</p>
</td></tr></table><h4 id="0_30"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="LWD_29">LWD, bit [29]
              <div style="font-size:smaller;"><br />When ARMv8.6-MPAM is implemented:
                </div></h4>
          
  <p>Long register VALUE width.</p>
<p>If <a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a>.HAS_LONG == 0, <a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a>.LWD must also be 0.</p>

        <table class="valuetable"><tr><th>LWD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>If <a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a>.HAS_LONG == 1, <a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a> has 44-bit VALUE field in bits [43:0]. Bits [62:44] are <span class="arm-defined-word">RES0</span>. If HAS_LONG == 1 and <a href="ext-msmon_mbwu_idr.html">MSMON_MBWU_IDR</a>.HAS_CAPTURE == 1, <a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a> also has 44-bit VALUE field in bits [43:0].</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a> has 63-bit VALUE field in bits [62:0]. If <a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a>.HAS_CAPTURE == 1, <a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a> also has 63-bit VALUE field in bits [62:0].</p>
</td></tr></table><h4 id="0_29"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="0_28">
                Bits [28:21]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="SCALE_20">SCALE, bits [20:16]
                  </h4>
          
  <p>Scaling of <a href="ext-msmon_mbwu.html">MSMON_MBWU</a>.VALUE in bits. If scaling is enabled by <a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a>.SCLEN, the byte count in the VALUE field has been shifted by SCALE bits to the right.</p>

        <table class="valuetable"><tr><th>SCALE</th><th>Meaning</th></tr><tr><td class="bitfield">0b00000</td><td>
  <p>Scaling is not implemented.</p>
</td></tr><tr><td class="bitfield">0bxxxxx</td><td>
  <p>Other values are right shift count when scaling is enabled.</p>
</td></tr></table><h4 id="NUM_MON_15">NUM_MON, bits [15:0]
                  </h4>
          
  <p>The number of memory bandwidth usage monitors implemented in this MSC.</p>

        <div class="text_after_fields">
    
  

    </div><h2>Accessing the MPAMF_MBWUMON_IDR</h2>
        <p>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p>

      
        <p>MPAMF_MBWUMON_IDR is read-only.</p>

      
        <p>MPAMF_MBWUMON_IDR must be readable from the Non-secure and Secure MPAM feature pages.</p>

      
        <p>MPAMF_MBWUMON_IDR is permitted to have the same contents when read from either the Secure and Non-secure MPAM feature pages unless the register contents is different for Secure and Non-secure versions, when there must be separate registers in the Secure (MPAMF_MBWUMON_IDR_s) and Non-secure (MPAMF_MBWUMON_IDR_ns) MPAM feature pages.</p>
      <h4>MPAMF_MBWUMON_IDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0090</span></td><td>MPAMF_MBWUMON_IDR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0090</span></td><td>MPAMF_MBWUMON_IDR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
