// Seed: 3078555718
module module_0 ();
  assign id_1 = 1;
  assign module_1.id_23 = 0;
  id_2 :
  assert property (@(posedge id_1) 1)
  else id_2 <= id_2;
  logic [7:0] id_4;
  assign id_4[1] = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3
    , id_26,
    input uwire id_4,
    input tri0 id_5,
    input wire id_6
    , id_27,
    input wire id_7,
    input uwire id_8,
    output wand id_9,
    output tri id_10,
    output uwire id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input wor id_15
    , id_28,
    input tri1 id_16,
    input uwire id_17,
    input tri1 id_18,
    input supply0 id_19,
    input wire id_20,
    input wor id_21,
    input tri0 id_22,
    input wand id_23,
    input supply0 id_24
);
  wire id_29;
  assign id_27 = id_1;
  module_0 modCall_1 ();
  assign (strong1, strong0) id_0 = id_2(1, ({id_17, 1} & 1 & 1 & id_20), 1);
endmodule
