  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter.c' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/image_aux.c' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/image_aux.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter_test.c' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter_test.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/test_data' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/test_data' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=yuv_filter' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "E:/xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_yuv_filter.cpp
   Compiling yuv_filter.c_pre.c.tb.c
   Compiling image_aux.c_pre.c.tb.c
   Compiling yuv_filter_test.c_pre.c.tb.c
   Compiling apatb_yuv_filter_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test passed!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

E:\robot\project\xilinx_fpga_class\hls\lab2_generate_tcl\prj\yuv_filter\yuv_filter\hls\sim\verilog>set PATH= 

E:\robot\project\xilinx_fpga_class\hls\lab2_generate_tcl\prj\yuv_filter\yuv_filter\hls\sim\verilog>call E:/xilinx/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_yuv_filter_top glbl -Oenable_linking_all_libraries  -prj yuv_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s yuv_filter  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_yuv_filter_top glbl -Oenable_linking_all_libraries -prj yuv_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s yuv_filter 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_in_channels_ch1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_channels_ch1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_in_channels_ch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_channels_ch2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_in_channels_ch3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_channels_ch3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_out_channels_ch1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_channels_ch1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_out_channels_ch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_channels_ch2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/AESL_automem_out_channels_ch3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_channels_ch3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_yuv_filter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_8ns_7ns_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_7ns_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_8ns_7s_16s_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_7s_16s_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8ns_7s_16s_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_8s_8s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8s_8s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_8s_8s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_9ns_8s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9ns_8s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9ns_8s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_9s_8s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9s_8s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9s_8s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mul_16ns_16ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mul_16ns_16ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mul_8ns_8ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mul_8ns_8ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_mul_8ns_8s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_mul_8ns_8s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yuv_filter_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.yuv_filter_p_yuv_channels_ch1_RA...
Compiling module xil_defaultlib.yuv_filter_mul_8ns_8s_16_1_1(NUM...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_5ns_8n...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_5ns_8n...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_7s_16s...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_7s_16s...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_7ns_16...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8ns_7ns_16...
Compiling module xil_defaultlib.yuv_filter_flow_control_loop_pip...
Compiling module xil_defaultlib.yuv_filter_yuv_filter_Pipeline_R...
Compiling module xil_defaultlib.yuv_filter_mul_8ns_8ns_15_1_1(NU...
Compiling module xil_defaultlib.yuv_filter_yuv_filter_Pipeline_Y...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9s_9ns_8ns...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9s_9ns_8ns...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9ns_8s_18s...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9ns_8s_18s...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9s_8s_18s_...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_9s_8s_18s_...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8s_8s_18s_...
Compiling module xil_defaultlib.yuv_filter_mac_muladd_8s_8s_18s_...
Compiling module xil_defaultlib.yuv_filter_yuv_filter_Pipeline_Y...
Compiling module xil_defaultlib.yuv_filter_mul_16ns_16ns_32_1_1(...
Compiling module xil_defaultlib.yuv_filter
Compiling module xil_defaultlib.AESL_automem_in_channels_ch1
Compiling module xil_defaultlib.AESL_automem_in_channels_ch2
Compiling module xil_defaultlib.AESL_automem_in_channels_ch3
Compiling module xil_defaultlib.AESL_automem_out_channels_ch1
Compiling module xil_defaultlib.AESL_automem_out_channels_ch2
Compiling module xil_defaultlib.AESL_automem_out_channels_ch3
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_yuv_filter_top
Compiling module work.glbl
Built simulation snapshot yuv_filter

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Feb 24 16:59:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/yuv_filter/xsim_script.tcl
# xsim {yuv_filter} -autoloadwcfg -tclbatch {yuv_filter.tcl}
Time resolution is 1 ps
source yuv_filter.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1632385000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1632445 ns : File "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter.autotb.v" Line 899
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 195.352 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 320100 KB (Peak: 320100 KB), Simulation CPU Usage: 12546 ms
INFO: [Common 17-206] Exiting xsim at Mon Feb 24 17:00:03 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Test passed!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 44.177 seconds; peak allocated memory: 224.688 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 49s
