#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa58df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa35160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0xa7f0a0 .functor NOT 1, L_0xa81ca0, C4<0>, C4<0>, C4<0>;
L_0xa81a30 .functor XOR 5, L_0xa818f0, L_0xa81990, C4<00000>, C4<00000>;
L_0xa81b90 .functor XOR 5, L_0xa81a30, L_0xa81af0, C4<00000>, C4<00000>;
v0xa7e420_0 .net *"_ivl_10", 4 0, L_0xa81af0;  1 drivers
v0xa7e520_0 .net *"_ivl_12", 4 0, L_0xa81b90;  1 drivers
v0xa7e600_0 .net *"_ivl_2", 4 0, L_0xa81850;  1 drivers
v0xa7e6c0_0 .net *"_ivl_4", 4 0, L_0xa818f0;  1 drivers
v0xa7e7a0_0 .net *"_ivl_6", 4 0, L_0xa81990;  1 drivers
v0xa7e8d0_0 .net *"_ivl_8", 4 0, L_0xa81a30;  1 drivers
v0xa7e9b0_0 .var "clk", 0 0;
v0xa7ea50_0 .var/2u "stats1", 159 0;
v0xa7eb10_0 .var/2u "strobe", 0 0;
v0xa7ec60_0 .net "sum_dut", 4 0, L_0xa81670;  1 drivers
v0xa7ed20_0 .net "sum_ref", 4 0, L_0xa7f410;  1 drivers
v0xa7edc0_0 .net "tb_match", 0 0, L_0xa81ca0;  1 drivers
v0xa7ee60_0 .net "tb_mismatch", 0 0, L_0xa7f0a0;  1 drivers
v0xa7ef20_0 .net "x", 3 0, v0xa7a870_0;  1 drivers
v0xa7efe0_0 .net "y", 3 0, v0xa7a930_0;  1 drivers
L_0xa81850 .concat [ 5 0 0 0], L_0xa7f410;
L_0xa818f0 .concat [ 5 0 0 0], L_0xa7f410;
L_0xa81990 .concat [ 5 0 0 0], L_0xa81670;
L_0xa81af0 .concat [ 5 0 0 0], L_0xa7f410;
L_0xa81ca0 .cmp/eeq 5, L_0xa81850, L_0xa81b90;
S_0xa3ed10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0xa35160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0xa44950_0 .net *"_ivl_0", 4 0, L_0xa7f130;  1 drivers
L_0x7ff9209c9018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa420e0_0 .net *"_ivl_3", 0 0, L_0x7ff9209c9018;  1 drivers
v0xa3f840_0 .net *"_ivl_4", 4 0, L_0xa7f290;  1 drivers
L_0x7ff9209c9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa7a120_0 .net *"_ivl_7", 0 0, L_0x7ff9209c9060;  1 drivers
v0xa7a200_0 .net "sum", 4 0, L_0xa7f410;  alias, 1 drivers
v0xa7a330_0 .net "x", 3 0, v0xa7a870_0;  alias, 1 drivers
v0xa7a410_0 .net "y", 3 0, v0xa7a930_0;  alias, 1 drivers
L_0xa7f130 .concat [ 4 1 0 0], v0xa7a870_0, L_0x7ff9209c9018;
L_0xa7f290 .concat [ 4 1 0 0], v0xa7a930_0, L_0x7ff9209c9060;
L_0xa7f410 .arith/sum 5, L_0xa7f130, L_0xa7f290;
S_0xa7a570 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0xa35160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0xa7a790_0 .net "clk", 0 0, v0xa7e9b0_0;  1 drivers
v0xa7a870_0 .var "x", 3 0;
v0xa7a930_0 .var "y", 3 0;
E_0xa48540/0 .event negedge, v0xa7a790_0;
E_0xa48540/1 .event posedge, v0xa7a790_0;
E_0xa48540 .event/or E_0xa48540/0, E_0xa48540/1;
S_0xa7aa10 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0xa35160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0xa7dbd0_0 .net "c1", 0 0, L_0xa7fa70;  1 drivers
v0xa7dc90_0 .net "c2", 0 0, L_0xa80260;  1 drivers
v0xa7dda0_0 .net "c3", 0 0, L_0xa80a40;  1 drivers
v0xa7de90_0 .net "sum", 4 0, L_0xa81670;  alias, 1 drivers
v0xa7df30_0 .net "x", 3 0, v0xa7a870_0;  alias, 1 drivers
v0xa7e090_0 .net "y", 3 0, v0xa7a930_0;  alias, 1 drivers
L_0xa7fb80 .part v0xa7a870_0, 0, 1;
L_0xa7fcb0 .part v0xa7a930_0, 0, 1;
L_0xa80370 .part v0xa7a870_0, 1, 1;
L_0xa804a0 .part v0xa7a930_0, 1, 1;
L_0xa80b50 .part v0xa7a870_0, 2, 1;
L_0xa80c80 .part v0xa7a930_0, 2, 1;
L_0xa81340 .part v0xa7a870_0, 3, 1;
L_0xa81470 .part v0xa7a930_0, 3, 1;
LS_0xa81670_0_0 .concat8 [ 1 1 1 1], L_0xa7f5c0, L_0xa7fee0, L_0xa80670, L_0xa80e60;
LS_0xa81670_0_4 .concat8 [ 1 0 0 0], L_0xa81230;
L_0xa81670 .concat8 [ 4 1 0 0], LS_0xa81670_0_0, LS_0xa81670_0_4;
S_0xa7abf0 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0xa7aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xa7f4b0 .functor XOR 1, L_0xa7fb80, L_0xa7fcb0, C4<0>, C4<0>;
L_0x7ff9209c90a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xa7f5c0 .functor XOR 1, L_0xa7f4b0, L_0x7ff9209c90a8, C4<0>, C4<0>;
L_0xa7f680 .functor AND 1, L_0xa7fb80, L_0xa7fcb0, C4<1>, C4<1>;
L_0xa7f7c0 .functor AND 1, L_0xa7fb80, L_0x7ff9209c90a8, C4<1>, C4<1>;
L_0xa7f8b0 .functor OR 1, L_0xa7f680, L_0xa7f7c0, C4<0>, C4<0>;
L_0xa7f9c0 .functor AND 1, L_0xa7fcb0, L_0x7ff9209c90a8, C4<1>, C4<1>;
L_0xa7fa70 .functor OR 1, L_0xa7f8b0, L_0xa7f9c0, C4<0>, C4<0>;
v0xa7ae80_0 .net *"_ivl_0", 0 0, L_0xa7f4b0;  1 drivers
v0xa7af80_0 .net *"_ivl_10", 0 0, L_0xa7f9c0;  1 drivers
v0xa7b060_0 .net *"_ivl_4", 0 0, L_0xa7f680;  1 drivers
v0xa7b150_0 .net *"_ivl_6", 0 0, L_0xa7f7c0;  1 drivers
v0xa7b230_0 .net *"_ivl_8", 0 0, L_0xa7f8b0;  1 drivers
v0xa7b360_0 .net "a", 0 0, L_0xa7fb80;  1 drivers
v0xa7b420_0 .net "b", 0 0, L_0xa7fcb0;  1 drivers
v0xa7b4e0_0 .net "cin", 0 0, L_0x7ff9209c90a8;  1 drivers
v0xa7b5a0_0 .net "cout", 0 0, L_0xa7fa70;  alias, 1 drivers
v0xa7b660_0 .net "sum", 0 0, L_0xa7f5c0;  1 drivers
S_0xa7b7c0 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0xa7aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xa7fe70 .functor XOR 1, L_0xa80370, L_0xa804a0, C4<0>, C4<0>;
L_0xa7fee0 .functor XOR 1, L_0xa7fe70, L_0xa7fa70, C4<0>, C4<0>;
L_0xa7ffe0 .functor AND 1, L_0xa80370, L_0xa804a0, C4<1>, C4<1>;
L_0xa80050 .functor AND 1, L_0xa80370, L_0xa7fa70, C4<1>, C4<1>;
L_0xa800f0 .functor OR 1, L_0xa7ffe0, L_0xa80050, C4<0>, C4<0>;
L_0xa801b0 .functor AND 1, L_0xa804a0, L_0xa7fa70, C4<1>, C4<1>;
L_0xa80260 .functor OR 1, L_0xa800f0, L_0xa801b0, C4<0>, C4<0>;
v0xa7ba20_0 .net *"_ivl_0", 0 0, L_0xa7fe70;  1 drivers
v0xa7bb00_0 .net *"_ivl_10", 0 0, L_0xa801b0;  1 drivers
v0xa7bbe0_0 .net *"_ivl_4", 0 0, L_0xa7ffe0;  1 drivers
v0xa7bcd0_0 .net *"_ivl_6", 0 0, L_0xa80050;  1 drivers
v0xa7bdb0_0 .net *"_ivl_8", 0 0, L_0xa800f0;  1 drivers
v0xa7bee0_0 .net "a", 0 0, L_0xa80370;  1 drivers
v0xa7bfa0_0 .net "b", 0 0, L_0xa804a0;  1 drivers
v0xa7c060_0 .net "cin", 0 0, L_0xa7fa70;  alias, 1 drivers
v0xa7c100_0 .net "cout", 0 0, L_0xa80260;  alias, 1 drivers
v0xa7c230_0 .net "sum", 0 0, L_0xa7fee0;  1 drivers
S_0xa7c3c0 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0xa7aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xa80600 .functor XOR 1, L_0xa80b50, L_0xa80c80, C4<0>, C4<0>;
L_0xa80670 .functor XOR 1, L_0xa80600, L_0xa80260, C4<0>, C4<0>;
L_0xa80770 .functor AND 1, L_0xa80b50, L_0xa80c80, C4<1>, C4<1>;
L_0xa807e0 .functor AND 1, L_0xa80b50, L_0xa80260, C4<1>, C4<1>;
L_0xa80880 .functor OR 1, L_0xa80770, L_0xa807e0, C4<0>, C4<0>;
L_0xa80990 .functor AND 1, L_0xa80c80, L_0xa80260, C4<1>, C4<1>;
L_0xa80a40 .functor OR 1, L_0xa80880, L_0xa80990, C4<0>, C4<0>;
v0xa7c630_0 .net *"_ivl_0", 0 0, L_0xa80600;  1 drivers
v0xa7c710_0 .net *"_ivl_10", 0 0, L_0xa80990;  1 drivers
v0xa7c7f0_0 .net *"_ivl_4", 0 0, L_0xa80770;  1 drivers
v0xa7c8e0_0 .net *"_ivl_6", 0 0, L_0xa807e0;  1 drivers
v0xa7c9c0_0 .net *"_ivl_8", 0 0, L_0xa80880;  1 drivers
v0xa7caf0_0 .net "a", 0 0, L_0xa80b50;  1 drivers
v0xa7cbb0_0 .net "b", 0 0, L_0xa80c80;  1 drivers
v0xa7cc70_0 .net "cin", 0 0, L_0xa80260;  alias, 1 drivers
v0xa7cd10_0 .net "cout", 0 0, L_0xa80a40;  alias, 1 drivers
v0xa7ce40_0 .net "sum", 0 0, L_0xa80670;  1 drivers
S_0xa7cfd0 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0xa7aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xa80df0 .functor XOR 1, L_0xa81340, L_0xa81470, C4<0>, C4<0>;
L_0xa80e60 .functor XOR 1, L_0xa80df0, L_0xa80a40, C4<0>, C4<0>;
L_0xa80f60 .functor AND 1, L_0xa81340, L_0xa81470, C4<1>, C4<1>;
L_0xa80fd0 .functor AND 1, L_0xa81340, L_0xa80a40, C4<1>, C4<1>;
L_0xa81070 .functor OR 1, L_0xa80f60, L_0xa80fd0, C4<0>, C4<0>;
L_0xa81180 .functor AND 1, L_0xa81470, L_0xa80a40, C4<1>, C4<1>;
L_0xa81230 .functor OR 1, L_0xa81070, L_0xa81180, C4<0>, C4<0>;
v0xa7d210_0 .net *"_ivl_0", 0 0, L_0xa80df0;  1 drivers
v0xa7d310_0 .net *"_ivl_10", 0 0, L_0xa81180;  1 drivers
v0xa7d3f0_0 .net *"_ivl_4", 0 0, L_0xa80f60;  1 drivers
v0xa7d4e0_0 .net *"_ivl_6", 0 0, L_0xa80fd0;  1 drivers
v0xa7d5c0_0 .net *"_ivl_8", 0 0, L_0xa81070;  1 drivers
v0xa7d6f0_0 .net "a", 0 0, L_0xa81340;  1 drivers
v0xa7d7b0_0 .net "b", 0 0, L_0xa81470;  1 drivers
v0xa7d870_0 .net "cin", 0 0, L_0xa80a40;  alias, 1 drivers
v0xa7d910_0 .net "cout", 0 0, L_0xa81230;  1 drivers
v0xa7da40_0 .net "sum", 0 0, L_0xa80e60;  1 drivers
S_0xa7e220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0xa35160;
 .timescale -12 -12;
E_0xa489f0 .event anyedge, v0xa7eb10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa7eb10_0;
    %nor/r;
    %assign/vec4 v0xa7eb10_0, 0;
    %wait E_0xa489f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa7a570;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa48540;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0xa7a930_0, 0;
    %assign/vec4 v0xa7a870_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xa35160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa7e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa7eb10_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xa35160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xa7e9b0_0;
    %inv;
    %store/vec4 v0xa7e9b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xa35160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa7a790_0, v0xa7ee60_0, v0xa7ef20_0, v0xa7efe0_0, v0xa7ed20_0, v0xa7ec60_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xa35160;
T_5 ;
    %load/vec4 v0xa7ea50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xa7ea50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa7ea50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0xa7ea50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa7ea50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa7ea50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa7ea50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xa35160;
T_6 ;
    %wait E_0xa48540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa7ea50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7ea50_0, 4, 32;
    %load/vec4 v0xa7edc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xa7ea50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7ea50_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa7ea50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7ea50_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xa7ed20_0;
    %load/vec4 v0xa7ed20_0;
    %load/vec4 v0xa7ec60_0;
    %xor;
    %load/vec4 v0xa7ed20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xa7ea50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7ea50_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xa7ea50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7ea50_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/m2014_q4j/iter0/response2/top_module.sv";
