var searchData=
[
  ['ram_0',['RAM',['../struct_l_c_d___type_def.html#adc6718425566b14d2201d6623b91dee4',1,'LCD_TypeDef']]],
  ['rasr_1',['RASR',['../struct_a_r_m___m_p_u___region__t.html#a38c1d3bc6a9ffc9423d633add01928f1',1,'ARM_MPU_Region_t']]],
  ['rbar_2',['RBAR',['../struct_a_r_m___m_p_u___region__t.html#afe7a7721aa08988d915670efa432cdd2',1,'ARM_MPU_Region_t']]],
  ['rcc_3',['RCC',['../group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5fcrcen_4',['RCC_AHBENR_CRCEN',['../group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5fcrcen_5fmsk_5',['RCC_AHBENR_CRCEN_Msk',['../group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5fcrcen_5fpos_6',['RCC_AHBENR_CRCEN_Pos',['../group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5fdma1en_7',['RCC_AHBENR_DMA1EN',['../group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5fdmaen_8',['RCC_AHBENR_DMAEN',['../group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5fdmaen_5fmsk_9',['RCC_AHBENR_DMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5fdmaen_5fpos_10',['RCC_AHBENR_DMAEN_Pos',['../group___peripheral___registers___bits___definition.html#ga31ecbf36e360ec0c9fc5c496d11233ff',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5fmifen_11',['RCC_AHBENR_MIFEN',['../group___peripheral___registers___bits___definition.html#ga28d6cd4c2fd8bf38c661bdbf5f97d288',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5fmifen_5fmsk_12',['RCC_AHBENR_MIFEN_Msk',['../group___peripheral___registers___bits___definition.html#gaf5007c6e910037f98869c5121e2a11e1',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5fmifen_5fpos_13',['RCC_AHBENR_MIFEN_Pos',['../group___peripheral___registers___bits___definition.html#ga4649eec4d0098075b14f1b1884cf27f5',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5frngen_14',['RCC_AHBENR_RNGEN',['../group___peripheral___registers___bits___definition.html#ga84ecdd9972dd59729eb4ede668b2a639',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5frngen_5fmsk_15',['RCC_AHBENR_RNGEN_Msk',['../group___peripheral___registers___bits___definition.html#gab0cc67b3c9c4807f034762a93a13554d',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5frngen_5fpos_16',['RCC_AHBENR_RNGEN_Pos',['../group___peripheral___registers___bits___definition.html#ga28f692ddd0f3b05ddaf7f6bd640e250c',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5ftscen_17',['RCC_AHBENR_TSCEN',['../group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5ftscen_5fmsk_18',['RCC_AHBENR_TSCEN_Msk',['../group___peripheral___registers___bits___definition.html#gacb289475e9e1b01757b8f3d14a46ad4e',1,'stm32l053xx.h']]],
  ['rcc_5fahbenr_5ftscen_5fpos_19',['RCC_AHBENR_TSCEN_Pos',['../group___peripheral___registers___bits___definition.html#ga3eb4fe6d60bd18d9b04f5b73787f4daf',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5fcrcrst_20',['RCC_AHBRSTR_CRCRST',['../group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5fcrcrst_5fmsk_21',['RCC_AHBRSTR_CRCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5fcrcrst_5fpos_22',['RCC_AHBRSTR_CRCRST_Pos',['../group___peripheral___registers___bits___definition.html#ga2d4cf3cffb97606f4cede77caa849cf7',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5fdma1rst_23',['RCC_AHBRSTR_DMA1RST',['../group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5fdmarst_24',['RCC_AHBRSTR_DMARST',['../group___peripheral___registers___bits___definition.html#ga689065607d47f0fc98134bdfb8f19e53',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5fdmarst_5fmsk_25',['RCC_AHBRSTR_DMARST_Msk',['../group___peripheral___registers___bits___definition.html#ga07a641d73f91417ccc073f7a31d77f98',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5fdmarst_5fpos_26',['RCC_AHBRSTR_DMARST_Pos',['../group___peripheral___registers___bits___definition.html#ga7a83ba2ecdcaeaf17cc5e101e1d342ed',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5fmifrst_27',['RCC_AHBRSTR_MIFRST',['../group___peripheral___registers___bits___definition.html#gab68c59a6d7c6f48507e5797039653aa1',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5fmifrst_5fmsk_28',['RCC_AHBRSTR_MIFRST_Msk',['../group___peripheral___registers___bits___definition.html#ga4ccb9a682d4e9b4890f6478dbf3e7a16',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5fmifrst_5fpos_29',['RCC_AHBRSTR_MIFRST_Pos',['../group___peripheral___registers___bits___definition.html#gae5c2a487dbee04e29029574b9c2a85d3',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5frngrst_30',['RCC_AHBRSTR_RNGRST',['../group___peripheral___registers___bits___definition.html#gab112a3594ada6f3e8462bc8a2ef5ce95',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5frngrst_5fmsk_31',['RCC_AHBRSTR_RNGRST_Msk',['../group___peripheral___registers___bits___definition.html#gabf9cb2414ba939bd2e090d5d2af3824f',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5frngrst_5fpos_32',['RCC_AHBRSTR_RNGRST_Pos',['../group___peripheral___registers___bits___definition.html#gaabad98c9109634ccac229541724fd36d',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5ftscrst_33',['RCC_AHBRSTR_TSCRST',['../group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5ftscrst_5fmsk_34',['RCC_AHBRSTR_TSCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3',1,'stm32l053xx.h']]],
  ['rcc_5fahbrstr_5ftscrst_5fpos_35',['RCC_AHBRSTR_TSCRST_Pos',['../group___peripheral___registers___bits___definition.html#ga999de196cb2d94f9bc08acac215b7ec7',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fcrcsmen_36',['RCC_AHBSMENR_CRCSMEN',['../group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fcrcsmen_5fmsk_37',['RCC_AHBSMENR_CRCSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gabbb8ea5813f10b6f22b7c702de7f1e03',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fcrcsmen_5fpos_38',['RCC_AHBSMENR_CRCSMEN_Pos',['../group___peripheral___registers___bits___definition.html#gaff5e3dd050596c1c7ce1aeea4721bd8c',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fdma1smen_39',['RCC_AHBSMENR_DMA1SMEN',['../group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fdmasmen_40',['RCC_AHBSMENR_DMASMEN',['../group___peripheral___registers___bits___definition.html#gade8c3c4b26d67cac7cb3e0c7588445ba',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fdmasmen_5fmsk_41',['RCC_AHBSMENR_DMASMEN_Msk',['../group___peripheral___registers___bits___definition.html#gae653cae6fb27b04c9a9324b5cbb42fb2',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fdmasmen_5fpos_42',['RCC_AHBSMENR_DMASMEN_Pos',['../group___peripheral___registers___bits___definition.html#gad3076d1b84d266ce349d8e855d2c7b0e',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fmifsmen_43',['RCC_AHBSMENR_MIFSMEN',['../group___peripheral___registers___bits___definition.html#gab782f765ffc8701e656d42abbb89cb6a',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fmifsmen_5fmsk_44',['RCC_AHBSMENR_MIFSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga899ac13d0f2dc25be48cc3afa3e3788e',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fmifsmen_5fpos_45',['RCC_AHBSMENR_MIFSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga7435a144b293e99ecdc1ee50a6e3ec89',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5frngsmen_46',['RCC_AHBSMENR_RNGSMEN',['../group___peripheral___registers___bits___definition.html#gaac2d171d91eb2b8c771ece6562c1a6e2',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5frngsmen_5fmsk_47',['RCC_AHBSMENR_RNGSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gad5e863e1ea31d73d70774ed6612168dd',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5frngsmen_5fpos_48',['RCC_AHBSMENR_RNGSMEN_Pos',['../group___peripheral___registers___bits___definition.html#gaa85bf97536615b51290f102723aa2424',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fsramsmen_49',['RCC_AHBSMENR_SRAMSMEN',['../group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fsramsmen_5fmsk_50',['RCC_AHBSMENR_SRAMSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga7dc1ca97421c7c64eea81043d3598dd5',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5fsramsmen_5fpos_51',['RCC_AHBSMENR_SRAMSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga25f94df39c3d57989066a6e5b33bb203',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5ftscsmen_52',['RCC_AHBSMENR_TSCSMEN',['../group___peripheral___registers___bits___definition.html#ga3606bdfdc05aa63d2d594cb3dbd7702f',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5ftscsmen_5fmsk_53',['RCC_AHBSMENR_TSCSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga17d5aa3ffcd895b6833865eebcc39afb',1,'stm32l053xx.h']]],
  ['rcc_5fahbsmenr_5ftscsmen_5fpos_54',['RCC_AHBSMENR_TSCSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga6bb7fbc4ddcc895be4bae2c9767fc8e2',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fcrsen_55',['RCC_APB1ENR_CRSEN',['../group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fcrsen_5fmsk_56',['RCC_APB1ENR_CRSEN_Msk',['../group___peripheral___registers___bits___definition.html#gab190353ab9c5f47804c90c202d23d03e',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fcrsen_5fpos_57',['RCC_APB1ENR_CRSEN_Pos',['../group___peripheral___registers___bits___definition.html#ga43e78b6360c87e8ab842865322c6dcf0',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fdacen_58',['RCC_APB1ENR_DACEN',['../group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fdacen_5fmsk_59',['RCC_APB1ENR_DACEN_Msk',['../group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fdacen_5fpos_60',['RCC_APB1ENR_DACEN_Pos',['../group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fi2c1en_61',['RCC_APB1ENR_I2C1EN',['../group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fi2c1en_5fmsk_62',['RCC_APB1ENR_I2C1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fi2c1en_5fpos_63',['RCC_APB1ENR_I2C1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fi2c2en_64',['RCC_APB1ENR_I2C2EN',['../group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fi2c2en_5fmsk_65',['RCC_APB1ENR_I2C2EN_Msk',['../group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fi2c2en_5fpos_66',['RCC_APB1ENR_I2C2EN_Pos',['../group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5flcden_67',['RCC_APB1ENR_LCDEN',['../group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5flcden_5fmsk_68',['RCC_APB1ENR_LCDEN_Msk',['../group___peripheral___registers___bits___definition.html#ga7cbca5fcd951e3b8b42abe3a2271bfe2',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5flcden_5fpos_69',['RCC_APB1ENR_LCDEN_Pos',['../group___peripheral___registers___bits___definition.html#ga5d12c7b76c1fe8be02fa6fb71eeda38f',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5flptim1en_70',['RCC_APB1ENR_LPTIM1EN',['../group___peripheral___registers___bits___definition.html#ga96545470b7558c4d833f1811b683f5fd',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5flptim1en_5fmsk_71',['RCC_APB1ENR_LPTIM1EN_Msk',['../group___peripheral___registers___bits___definition.html#gaa6b2504f9c373fc76eec4addce38ed0a',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5flptim1en_5fpos_72',['RCC_APB1ENR_LPTIM1EN_Pos',['../group___peripheral___registers___bits___definition.html#gaa3e021d6bb1829a8fdd66d20ddcbe26c',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5flpuart1en_73',['RCC_APB1ENR_LPUART1EN',['../group___peripheral___registers___bits___definition.html#ga554083b0cd8a90df4428e718879d483a',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5flpuart1en_5fmsk_74',['RCC_APB1ENR_LPUART1EN_Msk',['../group___peripheral___registers___bits___definition.html#gad1ddb164b53a52b916a38058d6ae0159',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5flpuart1en_5fpos_75',['RCC_APB1ENR_LPUART1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga3e1ce8b0c8c0b8ac750c3ff4003cac57',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fpwren_76',['RCC_APB1ENR_PWREN',['../group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fpwren_5fmsk_77',['RCC_APB1ENR_PWREN_Msk',['../group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fpwren_5fpos_78',['RCC_APB1ENR_PWREN_Pos',['../group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fspi2en_79',['RCC_APB1ENR_SPI2EN',['../group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fspi2en_5fmsk_80',['RCC_APB1ENR_SPI2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fspi2en_5fpos_81',['RCC_APB1ENR_SPI2EN_Pos',['../group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5ftim2en_82',['RCC_APB1ENR_TIM2EN',['../group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5ftim2en_5fmsk_83',['RCC_APB1ENR_TIM2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5ftim2en_5fpos_84',['RCC_APB1ENR_TIM2EN_Pos',['../group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5ftim6en_85',['RCC_APB1ENR_TIM6EN',['../group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5ftim6en_5fmsk_86',['RCC_APB1ENR_TIM6EN_Msk',['../group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5ftim6en_5fpos_87',['RCC_APB1ENR_TIM6EN_Pos',['../group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fusart2en_88',['RCC_APB1ENR_USART2EN',['../group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fusart2en_5fmsk_89',['RCC_APB1ENR_USART2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fusart2en_5fpos_90',['RCC_APB1ENR_USART2EN_Pos',['../group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fusben_91',['RCC_APB1ENR_USBEN',['../group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fusben_5fmsk_92',['RCC_APB1ENR_USBEN_Msk',['../group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fusben_5fpos_93',['RCC_APB1ENR_USBEN_Pos',['../group___peripheral___registers___bits___definition.html#ga4584cb663362ae0f34c01e1d2ee266f8',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fwwdgen_94',['RCC_APB1ENR_WWDGEN',['../group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fwwdgen_5fmsk_95',['RCC_APB1ENR_WWDGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798',1,'stm32l053xx.h']]],
  ['rcc_5fapb1enr_5fwwdgen_5fpos_96',['RCC_APB1ENR_WWDGEN_Pos',['../group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fcrsrst_97',['RCC_APB1RSTR_CRSRST',['../group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fcrsrst_5fmsk_98',['RCC_APB1RSTR_CRSRST_Msk',['../group___peripheral___registers___bits___definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fcrsrst_5fpos_99',['RCC_APB1RSTR_CRSRST_Pos',['../group___peripheral___registers___bits___definition.html#ga233ea334bd13c0980131c1ee2a1ac75a',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fdacrst_100',['RCC_APB1RSTR_DACRST',['../group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fdacrst_5fmsk_101',['RCC_APB1RSTR_DACRST_Msk',['../group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fdacrst_5fpos_102',['RCC_APB1RSTR_DACRST_Pos',['../group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst_103',['RCC_APB1RSTR_I2C1RST',['../group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst_5fmsk_104',['RCC_APB1RSTR_I2C1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst_5fpos_105',['RCC_APB1RSTR_I2C1RST_Pos',['../group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst_106',['RCC_APB1RSTR_I2C2RST',['../group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst_5fmsk_107',['RCC_APB1RSTR_I2C2RST_Msk',['../group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst_5fpos_108',['RCC_APB1RSTR_I2C2RST_Pos',['../group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5flcdrst_109',['RCC_APB1RSTR_LCDRST',['../group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5flcdrst_5fmsk_110',['RCC_APB1RSTR_LCDRST_Msk',['../group___peripheral___registers___bits___definition.html#gac6ec29b9decbee7ab40fb84a50e9cad7',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5flcdrst_5fpos_111',['RCC_APB1RSTR_LCDRST_Pos',['../group___peripheral___registers___bits___definition.html#gaff29fde4ed85162fd6fa168713da1e1e',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5flptim1rst_112',['RCC_APB1RSTR_LPTIM1RST',['../group___peripheral___registers___bits___definition.html#gac7b977a38a14a40073d7855a5439af69',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5flptim1rst_5fmsk_113',['RCC_APB1RSTR_LPTIM1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga07dd89df01db3ff353845cfa9cbc1f70',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5flptim1rst_5fpos_114',['RCC_APB1RSTR_LPTIM1RST_Pos',['../group___peripheral___registers___bits___definition.html#gac1beacdfb28d05f8a6a5ee00eb981c09',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5flpuart1rst_115',['RCC_APB1RSTR_LPUART1RST',['../group___peripheral___registers___bits___definition.html#ga1443fc7ce0408cc3ef9dfed7f141b924',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5flpuart1rst_5fmsk_116',['RCC_APB1RSTR_LPUART1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga2a371ba9242495275f4c776f4461830e',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5flpuart1rst_5fpos_117',['RCC_APB1RSTR_LPUART1RST_Pos',['../group___peripheral___registers___bits___definition.html#ga9a4c8d8f5dc85f7e6debd3a2a8124e12',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fpwrrst_118',['RCC_APB1RSTR_PWRRST',['../group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fpwrrst_5fmsk_119',['RCC_APB1RSTR_PWRRST_Msk',['../group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fpwrrst_5fpos_120',['RCC_APB1RSTR_PWRRST_Pos',['../group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fspi2rst_121',['RCC_APB1RSTR_SPI2RST',['../group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fspi2rst_5fmsk_122',['RCC_APB1RSTR_SPI2RST_Msk',['../group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fspi2rst_5fpos_123',['RCC_APB1RSTR_SPI2RST_Pos',['../group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5ftim2rst_124',['RCC_APB1RSTR_TIM2RST',['../group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5ftim2rst_5fmsk_125',['RCC_APB1RSTR_TIM2RST_Msk',['../group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5ftim2rst_5fpos_126',['RCC_APB1RSTR_TIM2RST_Pos',['../group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5ftim6rst_127',['RCC_APB1RSTR_TIM6RST',['../group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5ftim6rst_5fmsk_128',['RCC_APB1RSTR_TIM6RST_Msk',['../group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5ftim6rst_5fpos_129',['RCC_APB1RSTR_TIM6RST_Pos',['../group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fusart2rst_130',['RCC_APB1RSTR_USART2RST',['../group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fusart2rst_5fmsk_131',['RCC_APB1RSTR_USART2RST_Msk',['../group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fusart2rst_5fpos_132',['RCC_APB1RSTR_USART2RST_Pos',['../group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fusbrst_133',['RCC_APB1RSTR_USBRST',['../group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fusbrst_5fmsk_134',['RCC_APB1RSTR_USBRST_Msk',['../group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fusbrst_5fpos_135',['RCC_APB1RSTR_USBRST_Pos',['../group___peripheral___registers___bits___definition.html#gaf4a70f943d7814f47d040c48185d4d1d',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst_136',['RCC_APB1RSTR_WWDGRST',['../group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst_5fmsk_137',['RCC_APB1RSTR_WWDGRST_Msk',['../group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748',1,'stm32l053xx.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst_5fpos_138',['RCC_APB1RSTR_WWDGRST_Pos',['../group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fcrssmen_139',['RCC_APB1SMENR_CRSSMEN',['../group___peripheral___registers___bits___definition.html#ga4794a673a43e7e33c15451ed4a8b1515',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fcrssmen_5fmsk_140',['RCC_APB1SMENR_CRSSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga6b908e010e255b5e40b3cac7a8c8da4d',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fcrssmen_5fpos_141',['RCC_APB1SMENR_CRSSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga3e9a340bfe922b7b23cdfd75a9828097',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fdacsmen_142',['RCC_APB1SMENR_DACSMEN',['../group___peripheral___registers___bits___definition.html#gad037ac51be0ee9c0a799eb1cecd2fc70',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fdacsmen_5fmsk_143',['RCC_APB1SMENR_DACSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4a41a44ad10b7d8621cb3b87be9019c0',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fdacsmen_5fpos_144',['RCC_APB1SMENR_DACSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga7bb0ee4630bc235a851252ed010daf12',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fi2c1smen_145',['RCC_APB1SMENR_I2C1SMEN',['../group___peripheral___registers___bits___definition.html#gaabed14695be0e96d0bc971a8c170a17f',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fi2c1smen_5fmsk_146',['RCC_APB1SMENR_I2C1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5977ba075e224463e2742eadfbb526d5',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fi2c1smen_5fpos_147',['RCC_APB1SMENR_I2C1SMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga42d4d9d7fee2ade307b08cde5b28ad0d',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fi2c2smen_148',['RCC_APB1SMENR_I2C2SMEN',['../group___peripheral___registers___bits___definition.html#ga9826cefcb2baf55a35e28a32da17ba47',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fi2c2smen_5fmsk_149',['RCC_APB1SMENR_I2C2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga972eda4421855cdcb34df4bc4cee23b1',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fi2c2smen_5fpos_150',['RCC_APB1SMENR_I2C2SMEN_Pos',['../group___peripheral___registers___bits___definition.html#gac24f1e8c54f31b6493f4f7091eab8b72',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5flcdsmen_151',['RCC_APB1SMENR_LCDSMEN',['../group___peripheral___registers___bits___definition.html#gafdf59b39a76fb9ab06aa65689bd2c6ba',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5flcdsmen_5fmsk_152',['RCC_APB1SMENR_LCDSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga2ef43c803a70759b9da53b8bf35accdd',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5flcdsmen_5fpos_153',['RCC_APB1SMENR_LCDSMEN_Pos',['../group___peripheral___registers___bits___definition.html#gad387fd1f632c5e4fc3be827d00a3cf60',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5flptim1smen_154',['RCC_APB1SMENR_LPTIM1SMEN',['../group___peripheral___registers___bits___definition.html#ga749d9d67812878066fb8161eb7d8c3d5',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5flptim1smen_5fmsk_155',['RCC_APB1SMENR_LPTIM1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gae6b80b569622ec50dcab45bcb33e3216',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5flptim1smen_5fpos_156',['RCC_APB1SMENR_LPTIM1SMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga164d5e3e325ea55f9ea9d23f613d8471',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5flpuart1smen_157',['RCC_APB1SMENR_LPUART1SMEN',['../group___peripheral___registers___bits___definition.html#ga070db3e277cd56d90d65c81ede851014',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5flpuart1smen_5fmsk_158',['RCC_APB1SMENR_LPUART1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaab3800ef406cbe7c71a2db4ae9e3139f',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5flpuart1smen_5fpos_159',['RCC_APB1SMENR_LPUART1SMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga19bb7a5c0bec289225659d6b1737488b',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fpwrsmen_160',['RCC_APB1SMENR_PWRSMEN',['../group___peripheral___registers___bits___definition.html#ga2f0d961d336ef5a1328d5411a6282710',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fpwrsmen_5fmsk_161',['RCC_APB1SMENR_PWRSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga63a8528f770ff8a351cbbefce1fc5db6',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fpwrsmen_5fpos_162',['RCC_APB1SMENR_PWRSMEN_Pos',['../group___peripheral___registers___bits___definition.html#gad6d1f5ab5777e88b71b1d2403050f05d',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fspi2smen_163',['RCC_APB1SMENR_SPI2SMEN',['../group___peripheral___registers___bits___definition.html#ga783237a1f4b1a013721899d69d4a8aff',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fspi2smen_5fmsk_164',['RCC_APB1SMENR_SPI2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gafa6b68da776e32ad6497b678c20ae56a',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fspi2smen_5fpos_165',['RCC_APB1SMENR_SPI2SMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga3afbfde0e8e9d4386ff85190a27ae2ac',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5ftim2smen_166',['RCC_APB1SMENR_TIM2SMEN',['../group___peripheral___registers___bits___definition.html#ga28a2fdc0772dcf0bc2c0a448c56ce45b',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5ftim2smen_5fmsk_167',['RCC_APB1SMENR_TIM2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaa050311369feafe5d9a6351cc6449247',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5ftim2smen_5fpos_168',['RCC_APB1SMENR_TIM2SMEN_Pos',['../group___peripheral___registers___bits___definition.html#gadb7c9a90fffd5a443f69f0886f92f0e5',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5ftim6smen_169',['RCC_APB1SMENR_TIM6SMEN',['../group___peripheral___registers___bits___definition.html#ga840e7c6c56539a0113dba358ea6e966a',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5ftim6smen_5fmsk_170',['RCC_APB1SMENR_TIM6SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga6639f2d0972d67a8bdbf0a463d741ffa',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5ftim6smen_5fpos_171',['RCC_APB1SMENR_TIM6SMEN_Pos',['../group___peripheral___registers___bits___definition.html#gad54acf2fc6486777970197a9a269da7d',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fusart2smen_172',['RCC_APB1SMENR_USART2SMEN',['../group___peripheral___registers___bits___definition.html#gadfb9681e4dd7d970db47a225fe471b7b',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fusart2smen_5fmsk_173',['RCC_APB1SMENR_USART2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga8d0431a5378a7339f5e332c7b7374fe3',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fusart2smen_5fpos_174',['RCC_APB1SMENR_USART2SMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga8ffa31d2784d72d72e3395c293438f0d',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fusbsmen_175',['RCC_APB1SMENR_USBSMEN',['../group___peripheral___registers___bits___definition.html#gac4073556fef37acaf85ad74efd790228',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fusbsmen_5fmsk_176',['RCC_APB1SMENR_USBSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga6271ff69eb3f0927c8478f986761a2a0',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fusbsmen_5fpos_177',['RCC_APB1SMENR_USBSMEN_Pos',['../group___peripheral___registers___bits___definition.html#gafb30e9cf91ed2e0b73ad2b3a275deb36',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fwwdgsmen_178',['RCC_APB1SMENR_WWDGSMEN',['../group___peripheral___registers___bits___definition.html#gae9cb6a7024a85b37faefcd53e813215f',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fwwdgsmen_5fmsk_179',['RCC_APB1SMENR_WWDGSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga84c69d8d53dd0113a8b4309d533622da',1,'stm32l053xx.h']]],
  ['rcc_5fapb1smenr_5fwwdgsmen_5fpos_180',['RCC_APB1SMENR_WWDGSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga1bb1fc932ad4e5a8ab38943ab778be69',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fadc1en_181',['RCC_APB2ENR_ADC1EN',['../group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fadcen_182',['RCC_APB2ENR_ADCEN',['../group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fadcen_5fmsk_183',['RCC_APB2ENR_ADCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fadcen_5fpos_184',['RCC_APB2ENR_ADCEN_Pos',['../group___peripheral___registers___bits___definition.html#ga647548204c379787e9b5ebe366c76b64',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fdbgen_185',['RCC_APB2ENR_DBGEN',['../group___peripheral___registers___bits___definition.html#gae20b5b1edb1be818beedb0f5e010254b',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fdbgen_5fmsk_186',['RCC_APB2ENR_DBGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga678e51ccc6c1feaf66677192a1050578',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fdbgen_5fpos_187',['RCC_APB2ENR_DBGEN_Pos',['../group___peripheral___registers___bits___definition.html#ga02b5e501617b4076af01adba1234dd36',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fdbgmcuen_188',['RCC_APB2ENR_DBGMCUEN',['../group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5ffwen_189',['RCC_APB2ENR_FWEN',['../group___peripheral___registers___bits___definition.html#gafde4c7a1ff6e1dc10ffec9b675449694',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5ffwen_5fmsk_190',['RCC_APB2ENR_FWEN_Msk',['../group___peripheral___registers___bits___definition.html#ga963dc93238f2e25d70b344908494cea0',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5ffwen_5fpos_191',['RCC_APB2ENR_FWEN_Pos',['../group___peripheral___registers___bits___definition.html#gacc6dee7c2eac205a066c831b112b1d1f',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fmifien_192',['RCC_APB2ENR_MIFIEN',['../group___peripheral___registers___bits___definition.html#ga174a9c1b16e30c34905d0663bcd2387b',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fspi1en_193',['RCC_APB2ENR_SPI1EN',['../group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fspi1en_5fmsk_194',['RCC_APB2ENR_SPI1EN_Msk',['../group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fspi1en_5fpos_195',['RCC_APB2ENR_SPI1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fsyscfgen_196',['RCC_APB2ENR_SYSCFGEN',['../group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fsyscfgen_5fmsk_197',['RCC_APB2ENR_SYSCFGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fsyscfgen_5fpos_198',['RCC_APB2ENR_SYSCFGEN_Pos',['../group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5ftim21en_199',['RCC_APB2ENR_TIM21EN',['../group___peripheral___registers___bits___definition.html#gaaa1d0d94a94a97cec83b5b272a70c25d',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5ftim21en_5fmsk_200',['RCC_APB2ENR_TIM21EN_Msk',['../group___peripheral___registers___bits___definition.html#gaf37317223cee8154a79efa327402d157',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5ftim21en_5fpos_201',['RCC_APB2ENR_TIM21EN_Pos',['../group___peripheral___registers___bits___definition.html#gaee4377efc0a3e3d31db50c7a809ba297',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5ftim22en_202',['RCC_APB2ENR_TIM22EN',['../group___peripheral___registers___bits___definition.html#ga9aa272ceecbf1c1214098999a6afda74',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5ftim22en_5fmsk_203',['RCC_APB2ENR_TIM22EN_Msk',['../group___peripheral___registers___bits___definition.html#ga4da5cd2bb90f2874d6f2efa91c721cf4',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5ftim22en_5fpos_204',['RCC_APB2ENR_TIM22EN_Pos',['../group___peripheral___registers___bits___definition.html#ga6259da8c09272f8f2208e87c4171076b',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fusart1en_205',['RCC_APB2ENR_USART1EN',['../group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fusart1en_5fmsk_206',['RCC_APB2ENR_USART1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b',1,'stm32l053xx.h']]],
  ['rcc_5fapb2enr_5fusart1en_5fpos_207',['RCC_APB2ENR_USART1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fadc1rst_208',['RCC_APB2RSTR_ADC1RST',['../group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fadcrst_209',['RCC_APB2RSTR_ADCRST',['../group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fadcrst_5fmsk_210',['RCC_APB2RSTR_ADCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fadcrst_5fpos_211',['RCC_APB2RSTR_ADCRST_Pos',['../group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fdbgmcurst_212',['RCC_APB2RSTR_DBGMCURST',['../group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fdbgrst_213',['RCC_APB2RSTR_DBGRST',['../group___peripheral___registers___bits___definition.html#ga1fadb626fc6db83344a4f2ddb68843c2',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fdbgrst_5fmsk_214',['RCC_APB2RSTR_DBGRST_Msk',['../group___peripheral___registers___bits___definition.html#gae681dbd156307328add31deac228dc15',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fdbgrst_5fpos_215',['RCC_APB2RSTR_DBGRST_Pos',['../group___peripheral___registers___bits___definition.html#gae0ad7c106e53835f15602f580331d343',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fspi1rst_216',['RCC_APB2RSTR_SPI1RST',['../group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fspi1rst_5fmsk_217',['RCC_APB2RSTR_SPI1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fspi1rst_5fpos_218',['RCC_APB2RSTR_SPI1RST_Pos',['../group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst_219',['RCC_APB2RSTR_SYSCFGRST',['../group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst_5fmsk_220',['RCC_APB2RSTR_SYSCFGRST_Msk',['../group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst_5fpos_221',['RCC_APB2RSTR_SYSCFGRST_Pos',['../group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5ftim21rst_222',['RCC_APB2RSTR_TIM21RST',['../group___peripheral___registers___bits___definition.html#ga715467b13f10779f1bfe8765b6ec5a78',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5ftim21rst_5fmsk_223',['RCC_APB2RSTR_TIM21RST_Msk',['../group___peripheral___registers___bits___definition.html#ga18461f9b548be5101198c619e744add6',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5ftim21rst_5fpos_224',['RCC_APB2RSTR_TIM21RST_Pos',['../group___peripheral___registers___bits___definition.html#ga0ae0fbf0d2dfa863d0919a128df4dc21',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5ftim22rst_225',['RCC_APB2RSTR_TIM22RST',['../group___peripheral___registers___bits___definition.html#ga184639185db8569e2944bd671253e33e',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5ftim22rst_5fmsk_226',['RCC_APB2RSTR_TIM22RST_Msk',['../group___peripheral___registers___bits___definition.html#ga06b501ef8bb6dc78b73ff6c021c673ea',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5ftim22rst_5fpos_227',['RCC_APB2RSTR_TIM22RST_Pos',['../group___peripheral___registers___bits___definition.html#ga585e0eb2f4cf2aa624b4674f4588c1e1',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fusart1rst_228',['RCC_APB2RSTR_USART1RST',['../group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fusart1rst_5fmsk_229',['RCC_APB2RSTR_USART1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005',1,'stm32l053xx.h']]],
  ['rcc_5fapb2rstr_5fusart1rst_5fpos_230',['RCC_APB2RSTR_USART1RST_Pos',['../group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fadc1smen_231',['RCC_APB2SMENR_ADC1SMEN',['../group___peripheral___registers___bits___definition.html#ga077f9c5c8462a611b2cb9f5160fd3b8e',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fadcsmen_232',['RCC_APB2SMENR_ADCSMEN',['../group___peripheral___registers___bits___definition.html#ga3e4ae13a516accc51c42e7e44c718e5e',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fadcsmen_5fmsk_233',['RCC_APB2SMENR_ADCSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gad92e6d75807875991e7ff41f633328b4',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fadcsmen_5fpos_234',['RCC_APB2SMENR_ADCSMEN_Pos',['../group___peripheral___registers___bits___definition.html#gaa9d24d493fc07556e05ec8017ecafbc3',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fdbgmcusmen_235',['RCC_APB2SMENR_DBGMCUSMEN',['../group___peripheral___registers___bits___definition.html#gabb710bd6e110093c5a5f95700ea0a015',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fdbgsmen_236',['RCC_APB2SMENR_DBGSMEN',['../group___peripheral___registers___bits___definition.html#ga73f7429d8f1e274cd8e3ae3c3e898410',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fdbgsmen_5fmsk_237',['RCC_APB2SMENR_DBGSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga0e8255a9221b727ede136b2a5d6eca8d',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fdbgsmen_5fpos_238',['RCC_APB2SMENR_DBGSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga6bf8303e3ea1c75d29448b7ddcc9f956',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fspi1smen_239',['RCC_APB2SMENR_SPI1SMEN',['../group___peripheral___registers___bits___definition.html#ga0b9164b500cb287452cfdc01998f95b4',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fspi1smen_5fmsk_240',['RCC_APB2SMENR_SPI1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gab9c3a0d28ba25424e20830078024ec02',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fspi1smen_5fpos_241',['RCC_APB2SMENR_SPI1SMEN_Pos',['../group___peripheral___registers___bits___definition.html#gaaa9724f5b4cd57b8ea1ae391d11e3d85',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fsyscfgsmen_242',['RCC_APB2SMENR_SYSCFGSMEN',['../group___peripheral___registers___bits___definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fsyscfgsmen_5fmsk_243',['RCC_APB2SMENR_SYSCFGSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga7582a7d20adbb7ade623b4a32548de02',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fsyscfgsmen_5fpos_244',['RCC_APB2SMENR_SYSCFGSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga408a37c7e8d8606b52a3696eeadcdbed',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5ftim21smen_245',['RCC_APB2SMENR_TIM21SMEN',['../group___peripheral___registers___bits___definition.html#ga694fe22a4007d07c8f6a441f077555be',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5ftim21smen_5fmsk_246',['RCC_APB2SMENR_TIM21SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga40b1b866e31782f46b260966d0d3310f',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5ftim21smen_5fpos_247',['RCC_APB2SMENR_TIM21SMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga840139a6a25349a0c4edf734aeaa40d5',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5ftim22smen_248',['RCC_APB2SMENR_TIM22SMEN',['../group___peripheral___registers___bits___definition.html#gac62384b4e1c14bcfdebedf73e2d1eece',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5ftim22smen_5fmsk_249',['RCC_APB2SMENR_TIM22SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5423a50c6a5734b27c29acf85fb0dd51',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5ftim22smen_5fpos_250',['RCC_APB2SMENR_TIM22SMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga5ce304e6f5069b7ecdc2592cc09f8860',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fusart1smen_251',['RCC_APB2SMENR_USART1SMEN',['../group___peripheral___registers___bits___definition.html#gaa74bf90d8f616371bf41191ee161175e',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fusart1smen_5fmsk_252',['RCC_APB2SMENR_USART1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga1a58d50d3832c8888a70cba643b79921',1,'stm32l053xx.h']]],
  ['rcc_5fapb2smenr_5fusart1smen_5fpos_253',['RCC_APB2SMENR_USART1SMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga2d781e789b9e8d44e09679e5502bb974',1,'stm32l053xx.h']]],
  ['rcc_5fbase_254',['RCC_BASE',['../group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fhsi48msel_255',['RCC_CCIPR_HSI48MSEL',['../group___peripheral___registers___bits___definition.html#ga64a1d41a28cb6ccb8e585a32a1dd408d',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fhsi48sel_256',['RCC_CCIPR_HSI48SEL',['../group___peripheral___registers___bits___definition.html#ga5e6e951a3260ba7e8b9d1653227aeb1e',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fhsi48sel_5fmsk_257',['RCC_CCIPR_HSI48SEL_Msk',['../group___peripheral___registers___bits___definition.html#gaaec8aa955619366800501dd5777d9b4f',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fhsi48sel_5fpos_258',['RCC_CCIPR_HSI48SEL_Pos',['../group___peripheral___registers___bits___definition.html#ga94030019b2e15ba08ba31ae3a585ae1d',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fi2c1sel_259',['RCC_CCIPR_I2C1SEL',['../group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fi2c1sel_5f0_260',['RCC_CCIPR_I2C1SEL_0',['../group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fi2c1sel_5f1_261',['RCC_CCIPR_I2C1SEL_1',['../group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fi2c1sel_5fmsk_262',['RCC_CCIPR_I2C1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fi2c1sel_5fpos_263',['RCC_CCIPR_I2C1SEL_Pos',['../group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5flptim1sel_264',['RCC_CCIPR_LPTIM1SEL',['../group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5flptim1sel_5f0_265',['RCC_CCIPR_LPTIM1SEL_0',['../group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5flptim1sel_5f1_266',['RCC_CCIPR_LPTIM1SEL_1',['../group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5flptim1sel_5fmsk_267',['RCC_CCIPR_LPTIM1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga68ad40708a0463efa8074707594aa855',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5flptim1sel_5fpos_268',['RCC_CCIPR_LPTIM1SEL_Pos',['../group___peripheral___registers___bits___definition.html#ga498636c120c410bc350fb8e40303db08',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5flpuart1sel_269',['RCC_CCIPR_LPUART1SEL',['../group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5flpuart1sel_5f0_270',['RCC_CCIPR_LPUART1SEL_0',['../group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5flpuart1sel_5f1_271',['RCC_CCIPR_LPUART1SEL_1',['../group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5flpuart1sel_5fmsk_272',['RCC_CCIPR_LPUART1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga00f7894041a687c5edac21bee3099914',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5flpuart1sel_5fpos_273',['RCC_CCIPR_LPUART1SEL_Pos',['../group___peripheral___registers___bits___definition.html#gaceeb508ca1ee3c4f0098d9a61db5e489',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fusart1sel_274',['RCC_CCIPR_USART1SEL',['../group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fusart1sel_5f0_275',['RCC_CCIPR_USART1SEL_0',['../group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fusart1sel_5f1_276',['RCC_CCIPR_USART1SEL_1',['../group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fusart1sel_5fmsk_277',['RCC_CCIPR_USART1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fusart1sel_5fpos_278',['RCC_CCIPR_USART1SEL_Pos',['../group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fusart2sel_279',['RCC_CCIPR_USART2SEL',['../group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fusart2sel_5f0_280',['RCC_CCIPR_USART2SEL_0',['../group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fusart2sel_5f1_281',['RCC_CCIPR_USART2SEL_1',['../group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fusart2sel_5fmsk_282',['RCC_CCIPR_USART2SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3',1,'stm32l053xx.h']]],
  ['rcc_5fccipr_5fusart2sel_5fpos_283',['RCC_CCIPR_USART2SEL_Pos',['../group___peripheral___registers___bits___definition.html#gaeea9e7d6c50a746e4438e64d8745fe36',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_284',['RCC_CFGR_HPRE',['../group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f0_285',['RCC_CFGR_HPRE_0',['../group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f1_286',['RCC_CFGR_HPRE_1',['../group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f2_287',['RCC_CFGR_HPRE_2',['../group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f3_288',['RCC_CFGR_HPRE_3',['../group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv1_289',['RCC_CFGR_HPRE_DIV1',['../group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv128_290',['RCC_CFGR_HPRE_DIV128',['../group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv16_291',['RCC_CFGR_HPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv2_292',['RCC_CFGR_HPRE_DIV2',['../group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv256_293',['RCC_CFGR_HPRE_DIV256',['../group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv4_294',['RCC_CFGR_HPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv512_295',['RCC_CFGR_HPRE_DIV512',['../group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv64_296',['RCC_CFGR_HPRE_DIV64',['../group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv8_297',['RCC_CFGR_HPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fmsk_298',['RCC_CFGR_HPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fpos_299',['RCC_CFGR_HPRE_Pos',['../group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fhse_300',['RCC_CFGR_MCO_HSE',['../group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fhsi_301',['RCC_CFGR_MCO_HSI',['../group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fhsi48_302',['RCC_CFGR_MCO_HSI48',['../group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5flse_303',['RCC_CFGR_MCO_LSE',['../group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5flsi_304',['RCC_CFGR_MCO_LSI',['../group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fmsi_305',['RCC_CFGR_MCO_MSI',['../group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fnoclock_306',['RCC_CFGR_MCO_NOCLOCK',['../group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fpll_307',['RCC_CFGR_MCO_PLL',['../group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fpre_308',['RCC_CFGR_MCO_PRE',['../group___peripheral___registers___bits___definition.html#ga562701e5faf06760997f4c1879451db2',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fpre_5f1_309',['RCC_CFGR_MCO_PRE_1',['../group___peripheral___registers___bits___definition.html#ga1803af2d6ac8c3652caed83dab671c8b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fpre_5f16_310',['RCC_CFGR_MCO_PRE_16',['../group___peripheral___registers___bits___definition.html#ga83efe560da1962983b00df98882986f6',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fpre_5f2_311',['RCC_CFGR_MCO_PRE_2',['../group___peripheral___registers___bits___definition.html#gab33829947d22919f7d2ddd61e646111b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fpre_5f4_312',['RCC_CFGR_MCO_PRE_4',['../group___peripheral___registers___bits___definition.html#ga963becdbffc56029c654fb070a808e11',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fpre_5f8_313',['RCC_CFGR_MCO_PRE_8',['../group___peripheral___registers___bits___definition.html#ga103e8e006c4fa3b8004b4c1af79f169d',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmco_5fsysclk_314',['RCC_CFGR_MCO_SYSCLK',['../group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_315',['RCC_CFGR_MCOPRE',['../group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5f0_316',['RCC_CFGR_MCOPRE_0',['../group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5f1_317',['RCC_CFGR_MCOPRE_1',['../group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5f2_318',['RCC_CFGR_MCOPRE_2',['../group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv1_319',['RCC_CFGR_MCOPRE_DIV1',['../group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv16_320',['RCC_CFGR_MCOPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv2_321',['RCC_CFGR_MCOPRE_DIV2',['../group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv4_322',['RCC_CFGR_MCOPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv8_323',['RCC_CFGR_MCOPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fmsk_324',['RCC_CFGR_MCOPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fpos_325',['RCC_CFGR_MCOPRE_Pos',['../group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_326',['RCC_CFGR_MCOSEL',['../group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5f0_327',['RCC_CFGR_MCOSEL_0',['../group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5f1_328',['RCC_CFGR_MCOSEL_1',['../group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5f2_329',['RCC_CFGR_MCOSEL_2',['../group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5f3_330',['RCC_CFGR_MCOSEL_3',['../group___peripheral___registers___bits___definition.html#gab2ea37574c4ff4551a32baa511c9a794',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhse_331',['RCC_CFGR_MCOSEL_HSE',['../group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhse_5fmsk_332',['RCC_CFGR_MCOSEL_HSE_Msk',['../group___peripheral___registers___bits___definition.html#gadeb0ada86d1d067ab83326d81a06fc5f',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhse_5fpos_333',['RCC_CFGR_MCOSEL_HSE_Pos',['../group___peripheral___registers___bits___definition.html#ga9e316a45c40d261eead0f8b80eb2be81',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhsi_334',['RCC_CFGR_MCOSEL_HSI',['../group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhsi48_335',['RCC_CFGR_MCOSEL_HSI48',['../group___peripheral___registers___bits___definition.html#ga69ab40b253adf8305b76748399c05900',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhsi48_5fmsk_336',['RCC_CFGR_MCOSEL_HSI48_Msk',['../group___peripheral___registers___bits___definition.html#gac2d89086f11f4816c20046bec1707752',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhsi48_5fpos_337',['RCC_CFGR_MCOSEL_HSI48_Pos',['../group___peripheral___registers___bits___definition.html#ga69daa77a5c1d216eabc6aac2c68b8698',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhsi_5fmsk_338',['RCC_CFGR_MCOSEL_HSI_Msk',['../group___peripheral___registers___bits___definition.html#ga6f19f426f58ff16ca1b67cc9c6972564',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhsi_5fpos_339',['RCC_CFGR_MCOSEL_HSI_Pos',['../group___peripheral___registers___bits___definition.html#ga2a3d647e249d92b8199ee97acfbdbf43',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5flse_340',['RCC_CFGR_MCOSEL_LSE',['../group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5flse_5fmsk_341',['RCC_CFGR_MCOSEL_LSE_Msk',['../group___peripheral___registers___bits___definition.html#ga2eeec18f57413f02ea765e2770075079',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5flse_5fpos_342',['RCC_CFGR_MCOSEL_LSE_Pos',['../group___peripheral___registers___bits___definition.html#gafee108e70c059e8d9cf9f650ed2d1db5',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5flsi_343',['RCC_CFGR_MCOSEL_LSI',['../group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5flsi_5fmsk_344',['RCC_CFGR_MCOSEL_LSI_Msk',['../group___peripheral___registers___bits___definition.html#ga4364598cbb73bfe89d301cf69fa80d88',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5flsi_5fpos_345',['RCC_CFGR_MCOSEL_LSI_Pos',['../group___peripheral___registers___bits___definition.html#gae8a9c4b99c96740c22b5204603bfaf3f',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fmsi_346',['RCC_CFGR_MCOSEL_MSI',['../group___peripheral___registers___bits___definition.html#ga3721750ce7da3a4881b749aa5c758027',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fmsi_5fmsk_347',['RCC_CFGR_MCOSEL_MSI_Msk',['../group___peripheral___registers___bits___definition.html#gaa8a072365eff757f2c0430e417dff1fc',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fmsi_5fpos_348',['RCC_CFGR_MCOSEL_MSI_Pos',['../group___peripheral___registers___bits___definition.html#ga604b9939e5d3c030743d3b4f4fa2ef7f',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fmsk_349',['RCC_CFGR_MCOSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fnoclock_350',['RCC_CFGR_MCOSEL_NOCLOCK',['../group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fpll_351',['RCC_CFGR_MCOSEL_PLL',['../group___peripheral___registers___bits___definition.html#ga508ae161a77bb5497fe16c0197ea7e05',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fpll_5fmsk_352',['RCC_CFGR_MCOSEL_PLL_Msk',['../group___peripheral___registers___bits___definition.html#ga6b4e20fc6df45f7574c5dd8e89a7a677',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fpll_5fpos_353',['RCC_CFGR_MCOSEL_PLL_Pos',['../group___peripheral___registers___bits___definition.html#gabd3324fe5b6cdedb9f8d80716fa7c003',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fpos_354',['RCC_CFGR_MCOSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fsysclk_355',['RCC_CFGR_MCOSEL_SYSCLK',['../group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fsysclk_5fmsk_356',['RCC_CFGR_MCOSEL_SYSCLK_Msk',['../group___peripheral___registers___bits___definition.html#gaa47711944edbbfabbc5259a25ae78f04',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fsysclk_5fpos_357',['RCC_CFGR_MCOSEL_SYSCLK_Pos',['../group___peripheral___registers___bits___definition.html#ga67aa9fdd14bbed1ab3c5ff1e4ef636ae',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv_358',['RCC_CFGR_PLLDIV',['../group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv2_359',['RCC_CFGR_PLLDIV2',['../group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv2_5fmsk_360',['RCC_CFGR_PLLDIV2_Msk',['../group___peripheral___registers___bits___definition.html#ga9486a7a4b0fecc7896dbcf5a3c73a2b1',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv2_5fpos_361',['RCC_CFGR_PLLDIV2_Pos',['../group___peripheral___registers___bits___definition.html#ga14e4af99f58964c91bb6430c79f34d44',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv3_362',['RCC_CFGR_PLLDIV3',['../group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv3_5fmsk_363',['RCC_CFGR_PLLDIV3_Msk',['../group___peripheral___registers___bits___definition.html#gab5c17beff56e6296eba1e35f3724f232',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv3_5fpos_364',['RCC_CFGR_PLLDIV3_Pos',['../group___peripheral___registers___bits___definition.html#ga3f5c01a442d688581361ee345f49ed7b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv4_365',['RCC_CFGR_PLLDIV4',['../group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv4_5fmsk_366',['RCC_CFGR_PLLDIV4_Msk',['../group___peripheral___registers___bits___definition.html#ga85ed48f6e0b7dcb208254e827809b3ca',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv4_5fpos_367',['RCC_CFGR_PLLDIV4_Pos',['../group___peripheral___registers___bits___definition.html#gafc039db5ef62ffb8eab688ac9e00ba47',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv_5f0_368',['RCC_CFGR_PLLDIV_0',['../group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv_5f1_369',['RCC_CFGR_PLLDIV_1',['../group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv_5fmsk_370',['RCC_CFGR_PLLDIV_Msk',['../group___peripheral___registers___bits___definition.html#ga24417b7d705119dcaf6967d261fda12e',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fplldiv_5fpos_371',['RCC_CFGR_PLLDIV_Pos',['../group___peripheral___registers___bits___definition.html#gaadaae635c8c0b9140f485129a1017d5b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul_372',['RCC_CFGR_PLLMUL',['../group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul12_373',['RCC_CFGR_PLLMUL12',['../group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul16_374',['RCC_CFGR_PLLMUL16',['../group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul24_375',['RCC_CFGR_PLLMUL24',['../group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul3_376',['RCC_CFGR_PLLMUL3',['../group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul32_377',['RCC_CFGR_PLLMUL32',['../group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul4_378',['RCC_CFGR_PLLMUL4',['../group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul48_379',['RCC_CFGR_PLLMUL48',['../group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul6_380',['RCC_CFGR_PLLMUL6',['../group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul8_381',['RCC_CFGR_PLLMUL8',['../group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul_5f0_382',['RCC_CFGR_PLLMUL_0',['../group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul_5f1_383',['RCC_CFGR_PLLMUL_1',['../group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul_5f2_384',['RCC_CFGR_PLLMUL_2',['../group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul_5f3_385',['RCC_CFGR_PLLMUL_3',['../group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmsk_386',['RCC_CFGR_PLLMUL_Msk',['../group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllmul_5fpos_387',['RCC_CFGR_PLLMUL_Pos',['../group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllsrc_388',['RCC_CFGR_PLLSRC',['../group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhse_389',['RCC_CFGR_PLLSRC_HSE',['../group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhsi_390',['RCC_CFGR_PLLSRC_HSI',['../group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fmsk_391',['RCC_CFGR_PLLSRC_Msk',['../group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fpos_392',['RCC_CFGR_PLLSRC_Pos',['../group___peripheral___registers___bits___definition.html#ga614b938ddf23d16f9b51da1ef82175b4',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_393',['RCC_CFGR_PPRE1',['../group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_5f0_394',['RCC_CFGR_PPRE1_0',['../group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_5f1_395',['RCC_CFGR_PPRE1_1',['../group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_5f2_396',['RCC_CFGR_PPRE1_2',['../group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv1_397',['RCC_CFGR_PPRE1_DIV1',['../group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv16_398',['RCC_CFGR_PPRE1_DIV16',['../group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv2_399',['RCC_CFGR_PPRE1_DIV2',['../group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv4_400',['RCC_CFGR_PPRE1_DIV4',['../group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv8_401',['RCC_CFGR_PPRE1_DIV8',['../group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fmsk_402',['RCC_CFGR_PPRE1_Msk',['../group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fpos_403',['RCC_CFGR_PPRE1_Pos',['../group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_404',['RCC_CFGR_PPRE2',['../group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_5f0_405',['RCC_CFGR_PPRE2_0',['../group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_5f1_406',['RCC_CFGR_PPRE2_1',['../group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_5f2_407',['RCC_CFGR_PPRE2_2',['../group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv1_408',['RCC_CFGR_PPRE2_DIV1',['../group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv16_409',['RCC_CFGR_PPRE2_DIV16',['../group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv2_410',['RCC_CFGR_PPRE2_DIV2',['../group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv4_411',['RCC_CFGR_PPRE2_DIV4',['../group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv8_412',['RCC_CFGR_PPRE2_DIV8',['../group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fmsk_413',['RCC_CFGR_PPRE2_Msk',['../group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fpos_414',['RCC_CFGR_PPRE2_Pos',['../group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fstopwuck_415',['RCC_CFGR_STOPWUCK',['../group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fstopwuck_5fmsk_416',['RCC_CFGR_STOPWUCK_Msk',['../group___peripheral___registers___bits___definition.html#ga6143e405db23a48628ba159ca1bae0e5',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fstopwuck_5fpos_417',['RCC_CFGR_STOPWUCK_Pos',['../group___peripheral___registers___bits___definition.html#gaf8e6193dd0a091a64c687eb2816e79c7',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsw_418',['RCC_CFGR_SW',['../group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsw_5f0_419',['RCC_CFGR_SW_0',['../group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsw_5f1_420',['RCC_CFGR_SW_1',['../group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsw_5fhse_421',['RCC_CFGR_SW_HSE',['../group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsw_5fhsi_422',['RCC_CFGR_SW_HSI',['../group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsw_5fmsi_423',['RCC_CFGR_SW_MSI',['../group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsw_5fmsk_424',['RCC_CFGR_SW_Msk',['../group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsw_5fpll_425',['RCC_CFGR_SW_PLL',['../group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsw_5fpos_426',['RCC_CFGR_SW_Pos',['../group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsws_427',['RCC_CFGR_SWS',['../group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsws_5f0_428',['RCC_CFGR_SWS_0',['../group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsws_5f1_429',['RCC_CFGR_SWS_1',['../group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsws_5fhse_430',['RCC_CFGR_SWS_HSE',['../group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsws_5fhsi_431',['RCC_CFGR_SWS_HSI',['../group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsws_5fmsi_432',['RCC_CFGR_SWS_MSI',['../group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsws_5fmsk_433',['RCC_CFGR_SWS_Msk',['../group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsws_5fpll_434',['RCC_CFGR_SWS_PLL',['../group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c',1,'stm32l053xx.h']]],
  ['rcc_5fcfgr_5fsws_5fpos_435',['RCC_CFGR_SWS_Pos',['../group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fcssc_436',['RCC_CICR_CSSC',['../group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fcsshsec_437',['RCC_CICR_CSSHSEC',['../group___peripheral___registers___bits___definition.html#ga196891a201b051ce52856326f40d53a7',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fcsshsec_5fmsk_438',['RCC_CICR_CSSHSEC_Msk',['../group___peripheral___registers___bits___definition.html#ga8ae83297b1c5f0e1ccbeecd042227d7f',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fcsshsec_5fpos_439',['RCC_CICR_CSSHSEC_Pos',['../group___peripheral___registers___bits___definition.html#ga14f71e8e0f4be80ed0c1c283747947b9',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fcsslsec_440',['RCC_CICR_CSSLSEC',['../group___peripheral___registers___bits___definition.html#ga3ba6d75180920360bf5514a14fa341ee',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fcsslsec_5fmsk_441',['RCC_CICR_CSSLSEC_Msk',['../group___peripheral___registers___bits___definition.html#ga89aade229e4ee5b332f76cf4b8ed2748',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fcsslsec_5fpos_442',['RCC_CICR_CSSLSEC_Pos',['../group___peripheral___registers___bits___definition.html#gaa38f0cc6af836ecb8888c550589329fc',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fhserdyc_443',['RCC_CICR_HSERDYC',['../group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fhserdyc_5fmsk_444',['RCC_CICR_HSERDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fhserdyc_5fpos_445',['RCC_CICR_HSERDYC_Pos',['../group___peripheral___registers___bits___definition.html#ga47609cc31b2f50e8c5c5868a104584fa',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fhsi48rdyc_446',['RCC_CICR_HSI48RDYC',['../group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fhsi48rdyc_5fmsk_447',['RCC_CICR_HSI48RDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga9b65b80bac7c108da9b1515bf85a0121',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fhsi48rdyc_5fpos_448',['RCC_CICR_HSI48RDYC_Pos',['../group___peripheral___registers___bits___definition.html#ga7d57b5d47080a24755d58d1a6edbb9b6',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fhsirdyc_449',['RCC_CICR_HSIRDYC',['../group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fhsirdyc_5fmsk_450',['RCC_CICR_HSIRDYC_Msk',['../group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fhsirdyc_5fpos_451',['RCC_CICR_HSIRDYC_Pos',['../group___peripheral___registers___bits___definition.html#ga439925a99f08c02cbb88b3b0f62d6db9',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5flsecssc_452',['RCC_CICR_LSECSSC',['../group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5flserdyc_453',['RCC_CICR_LSERDYC',['../group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5flserdyc_5fmsk_454',['RCC_CICR_LSERDYC_Msk',['../group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5flserdyc_5fpos_455',['RCC_CICR_LSERDYC_Pos',['../group___peripheral___registers___bits___definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5flsirdyc_456',['RCC_CICR_LSIRDYC',['../group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5flsirdyc_5fmsk_457',['RCC_CICR_LSIRDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5flsirdyc_5fpos_458',['RCC_CICR_LSIRDYC_Pos',['../group___peripheral___registers___bits___definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fmsirdyc_459',['RCC_CICR_MSIRDYC',['../group___peripheral___registers___bits___definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fmsirdyc_5fmsk_460',['RCC_CICR_MSIRDYC_Msk',['../group___peripheral___registers___bits___definition.html#gab3cec1d1765dd7c4f6138c219659243c',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fmsirdyc_5fpos_461',['RCC_CICR_MSIRDYC_Pos',['../group___peripheral___registers___bits___definition.html#gad3f88e4011331898fe8db3bf14f17aad',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fpllrdyc_462',['RCC_CICR_PLLRDYC',['../group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fpllrdyc_5fmsk_463',['RCC_CICR_PLLRDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57',1,'stm32l053xx.h']]],
  ['rcc_5fcicr_5fpllrdyc_5fpos_464',['RCC_CICR_PLLRDYC_Pos',['../group___peripheral___registers___bits___definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fcsslse_465',['RCC_CIER_CSSLSE',['../group___peripheral___registers___bits___definition.html#ga7ab793d984273f76d0e4d5eb73fbe673',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fcsslse_5fmsk_466',['RCC_CIER_CSSLSE_Msk',['../group___peripheral___registers___bits___definition.html#ga4017cb889cf4561e7d2fddf23df3962e',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fcsslse_5fpos_467',['RCC_CIER_CSSLSE_Pos',['../group___peripheral___registers___bits___definition.html#ga0a14e34c87276db49242ee193188a7dd',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fhserdyie_468',['RCC_CIER_HSERDYIE',['../group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fhserdyie_5fmsk_469',['RCC_CIER_HSERDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fhserdyie_5fpos_470',['RCC_CIER_HSERDYIE_Pos',['../group___peripheral___registers___bits___definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fhsi48rdyie_471',['RCC_CIER_HSI48RDYIE',['../group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fhsi48rdyie_5fmsk_472',['RCC_CIER_HSI48RDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gac49f535261e6694eb705e97eba2085b9',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fhsi48rdyie_5fpos_473',['RCC_CIER_HSI48RDYIE_Pos',['../group___peripheral___registers___bits___definition.html#gad806b5d1c49e88673bbc91ab749e5a19',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fhsirdyie_474',['RCC_CIER_HSIRDYIE',['../group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fhsirdyie_5fmsk_475',['RCC_CIER_HSIRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fhsirdyie_5fpos_476',['RCC_CIER_HSIRDYIE_Pos',['../group___peripheral___registers___bits___definition.html#ga7c18da75896a86f2ce98bc6f6a724375',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5flsecssie_477',['RCC_CIER_LSECSSIE',['../group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5flserdyie_478',['RCC_CIER_LSERDYIE',['../group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5flserdyie_5fmsk_479',['RCC_CIER_LSERDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5flserdyie_5fpos_480',['RCC_CIER_LSERDYIE_Pos',['../group___peripheral___registers___bits___definition.html#gaa6f495943190412c9844f8ca8875e4e1',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5flsirdyie_481',['RCC_CIER_LSIRDYIE',['../group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5flsirdyie_5fmsk_482',['RCC_CIER_LSIRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5flsirdyie_5fpos_483',['RCC_CIER_LSIRDYIE_Pos',['../group___peripheral___registers___bits___definition.html#gae37a46fade5761ec5777ac5d4be7e00e',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fmsirdyie_484',['RCC_CIER_MSIRDYIE',['../group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fmsirdyie_5fmsk_485',['RCC_CIER_MSIRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga5422b66970132da3343462de20f2597d',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fmsirdyie_5fpos_486',['RCC_CIER_MSIRDYIE_Pos',['../group___peripheral___registers___bits___definition.html#ga915cd188d7eb7e7dc12d05a229a6be59',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fpllrdyie_487',['RCC_CIER_PLLRDYIE',['../group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fpllrdyie_5fmsk_488',['RCC_CIER_PLLRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f',1,'stm32l053xx.h']]],
  ['rcc_5fcier_5fpllrdyie_5fpos_489',['RCC_CIER_PLLRDYIE_Pos',['../group___peripheral___registers___bits___definition.html#ga7e4bb16a765fa054058945da510f669d',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fcssf_490',['RCC_CIFR_CSSF',['../group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fcsshsef_491',['RCC_CIFR_CSSHSEF',['../group___peripheral___registers___bits___definition.html#ga95d9d3fc6b67f99596c7d00f15668a21',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fcsshsef_5fmsk_492',['RCC_CIFR_CSSHSEF_Msk',['../group___peripheral___registers___bits___definition.html#gaed3157873b147db1a0d30b251253389e',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fcsshsef_5fpos_493',['RCC_CIFR_CSSHSEF_Pos',['../group___peripheral___registers___bits___definition.html#ga4dc6d9a3a5931428ee64ae57a385e7fd',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fcsslsef_494',['RCC_CIFR_CSSLSEF',['../group___peripheral___registers___bits___definition.html#gab3314ccda6be8c5d7c86f74009578c83',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fcsslsef_5fmsk_495',['RCC_CIFR_CSSLSEF_Msk',['../group___peripheral___registers___bits___definition.html#ga445a89b6ad6c2ffeea64aa9b7d461607',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fcsslsef_5fpos_496',['RCC_CIFR_CSSLSEF_Pos',['../group___peripheral___registers___bits___definition.html#ga35d69bd709fcf0cca70d1c5c4e07ee84',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fhserdyf_497',['RCC_CIFR_HSERDYF',['../group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fhserdyf_5fmsk_498',['RCC_CIFR_HSERDYF_Msk',['../group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fhserdyf_5fpos_499',['RCC_CIFR_HSERDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga4590e369304fa040f05dadcc99ca6fa5',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fhsi48rdyf_500',['RCC_CIFR_HSI48RDYF',['../group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fhsi48rdyf_5fmsk_501',['RCC_CIFR_HSI48RDYF_Msk',['../group___peripheral___registers___bits___definition.html#gaccd9a8dbc82ad3fa3097b8257e47acc9',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fhsi48rdyf_5fpos_502',['RCC_CIFR_HSI48RDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga26cd876cab3c6c35735dd899f7429b0e',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fhsirdyf_503',['RCC_CIFR_HSIRDYF',['../group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fhsirdyf_5fmsk_504',['RCC_CIFR_HSIRDYF_Msk',['../group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fhsirdyf_5fpos_505',['RCC_CIFR_HSIRDYF_Pos',['../group___peripheral___registers___bits___definition.html#gafae6bef7c81f7cc1783cd1009ec7f188',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5flsecssf_506',['RCC_CIFR_LSECSSF',['../group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5flserdyf_507',['RCC_CIFR_LSERDYF',['../group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5flserdyf_5fmsk_508',['RCC_CIFR_LSERDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5flserdyf_5fpos_509',['RCC_CIFR_LSERDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga4733b5ff45b14ebb2314e0b79093d351',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5flsirdyf_510',['RCC_CIFR_LSIRDYF',['../group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5flsirdyf_5fmsk_511',['RCC_CIFR_LSIRDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5flsirdyf_5fpos_512',['RCC_CIFR_LSIRDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga4865182223e73ef6e2a647a888dd34d6',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fmsirdyf_513',['RCC_CIFR_MSIRDYF',['../group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fmsirdyf_5fmsk_514',['RCC_CIFR_MSIRDYF_Msk',['../group___peripheral___registers___bits___definition.html#gafdf1c00d2272bd0bf2cfca73c4972574',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fmsirdyf_5fpos_515',['RCC_CIFR_MSIRDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga95caf7be8ad13fa41531ac101402e9d5',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fpllrdyf_516',['RCC_CIFR_PLLRDYF',['../group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fpllrdyf_5fmsk_517',['RCC_CIFR_PLLRDYF_Msk',['../group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee',1,'stm32l053xx.h']]],
  ['rcc_5fcifr_5fpllrdyf_5fpos_518',['RCC_CIFR_PLLRDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fcsshseon_519',['RCC_CR_CSSHSEON',['../group___peripheral___registers___bits___definition.html#gac82238a861d7c3fb32a66b060216c2d3',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fcsshseon_5fmsk_520',['RCC_CR_CSSHSEON_Msk',['../group___peripheral___registers___bits___definition.html#gaed5ff7b33b2b95eac9d239907118f64e',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fcsshseon_5fpos_521',['RCC_CR_CSSHSEON_Pos',['../group___peripheral___registers___bits___definition.html#ga91f63c02f08dd7e6499a3172f3d72018',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fcsson_522',['RCC_CR_CSSON',['../group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsebyp_523',['RCC_CR_HSEBYP',['../group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsebyp_5fmsk_524',['RCC_CR_HSEBYP_Msk',['../group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsebyp_5fpos_525',['RCC_CR_HSEBYP_Pos',['../group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhseon_526',['RCC_CR_HSEON',['../group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhseon_5fmsk_527',['RCC_CR_HSEON_Msk',['../group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhseon_5fpos_528',['RCC_CR_HSEON_Pos',['../group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhserdy_529',['RCC_CR_HSERDY',['../group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhserdy_5fmsk_530',['RCC_CR_HSERDY_Msk',['../group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhserdy_5fpos_531',['RCC_CR_HSERDY_Pos',['../group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsidiven_532',['RCC_CR_HSIDIVEN',['../group___peripheral___registers___bits___definition.html#ga5049064ed422f970fef78fb38f26cfbc',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsidiven_5fmsk_533',['RCC_CR_HSIDIVEN_Msk',['../group___peripheral___registers___bits___definition.html#ga48d45e8b3e6e3ac376fa37e6eb12e083',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsidiven_5fpos_534',['RCC_CR_HSIDIVEN_Pos',['../group___peripheral___registers___bits___definition.html#ga7a4f9ca5c86ff3b73e74bafb359ce230',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsidivf_535',['RCC_CR_HSIDIVF',['../group___peripheral___registers___bits___definition.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsidivf_5fmsk_536',['RCC_CR_HSIDIVF_Msk',['../group___peripheral___registers___bits___definition.html#gaba91231bbfa2e24b20ec5912615f66c3',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsidivf_5fpos_537',['RCC_CR_HSIDIVF_Pos',['../group___peripheral___registers___bits___definition.html#ga6961fb4ffecec4e6d44412852cc8ff9f',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsikeron_538',['RCC_CR_HSIKERON',['../group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsikeron_5fmsk_539',['RCC_CR_HSIKERON_Msk',['../group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsikeron_5fpos_540',['RCC_CR_HSIKERON_Pos',['../group___peripheral___registers___bits___definition.html#gac33c2b9f22004361c069c6cd35d14952',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsion_541',['RCC_CR_HSION',['../group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsion_5fmsk_542',['RCC_CR_HSION_Msk',['../group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsion_5fpos_543',['RCC_CR_HSION_Pos',['../group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsirdy_544',['RCC_CR_HSIRDY',['../group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsirdy_5fmsk_545',['RCC_CR_HSIRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fhsirdy_5fpos_546',['RCC_CR_HSIRDY_Pos',['../group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fmsion_547',['RCC_CR_MSION',['../group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fmsion_5fmsk_548',['RCC_CR_MSION_Msk',['../group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fmsion_5fpos_549',['RCC_CR_MSION_Pos',['../group___peripheral___registers___bits___definition.html#ga5ddab7700ab98b4fcd0d8891d9b1a958',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fmsirdy_550',['RCC_CR_MSIRDY',['../group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fmsirdy_5fmsk_551',['RCC_CR_MSIRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fmsirdy_5fpos_552',['RCC_CR_MSIRDY_Pos',['../group___peripheral___registers___bits___definition.html#ga91dcc46b1b10474b456e92d6f3fd511f',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fpllon_553',['RCC_CR_PLLON',['../group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fpllon_5fmsk_554',['RCC_CR_PLLON_Msk',['../group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fpllon_5fpos_555',['RCC_CR_PLLON_Pos',['../group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fpllrdy_556',['RCC_CR_PLLRDY',['../group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fpllrdy_5fmsk_557',['RCC_CR_PLLRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5fpllrdy_5fpos_558',['RCC_CR_PLLRDY_Pos',['../group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5frtcpre_559',['RCC_CR_RTCPRE',['../group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5frtcpre_5f0_560',['RCC_CR_RTCPRE_0',['../group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5frtcpre_5f1_561',['RCC_CR_RTCPRE_1',['../group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5frtcpre_5fmsk_562',['RCC_CR_RTCPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga61e0c26131c2045a2e7b21ce43dd2874',1,'stm32l053xx.h']]],
  ['rcc_5fcr_5frtcpre_5fpos_563',['RCC_CR_RTCPRE_Pos',['../group___peripheral___registers___bits___definition.html#gaefce08adf8a2817e6d04bf035d90436e',1,'stm32l053xx.h']]],
  ['rcc_5fcrrcr_5fhsi48cal_564',['RCC_CRRCR_HSI48CAL',['../group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138',1,'stm32l053xx.h']]],
  ['rcc_5fcrrcr_5fhsi48cal_5fmsk_565',['RCC_CRRCR_HSI48CAL_Msk',['../group___peripheral___registers___bits___definition.html#gac4b1e4e58ad40bf255aa74417116057c',1,'stm32l053xx.h']]],
  ['rcc_5fcrrcr_5fhsi48cal_5fpos_566',['RCC_CRRCR_HSI48CAL_Pos',['../group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52',1,'stm32l053xx.h']]],
  ['rcc_5fcrrcr_5fhsi48on_567',['RCC_CRRCR_HSI48ON',['../group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e',1,'stm32l053xx.h']]],
  ['rcc_5fcrrcr_5fhsi48on_5fmsk_568',['RCC_CRRCR_HSI48ON_Msk',['../group___peripheral___registers___bits___definition.html#ga62722293e5940d260ffa091864b8bcbe',1,'stm32l053xx.h']]],
  ['rcc_5fcrrcr_5fhsi48on_5fpos_569',['RCC_CRRCR_HSI48ON_Pos',['../group___peripheral___registers___bits___definition.html#gac58d3d205cacdd5bb2fa3684e69dc5d9',1,'stm32l053xx.h']]],
  ['rcc_5fcrrcr_5fhsi48rdy_570',['RCC_CRRCR_HSI48RDY',['../group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3',1,'stm32l053xx.h']]],
  ['rcc_5fcrrcr_5fhsi48rdy_5fmsk_571',['RCC_CRRCR_HSI48RDY_Msk',['../group___peripheral___registers___bits___definition.html#ga6b8794988ac31e33677677b6c0267137',1,'stm32l053xx.h']]],
  ['rcc_5fcrrcr_5fhsi48rdy_5fpos_572',['RCC_CRRCR_HSI48RDY_Pos',['../group___peripheral___registers___bits___definition.html#ga358e580f48586fab50528428889c7749',1,'stm32l053xx.h']]],
  ['rcc_5fcrs_5firqn_573',['RCC_CRS_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5ffwrstf_574',['RCC_CSR_FWRSTF',['../group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5ffwrstf_5fmsk_575',['RCC_CSR_FWRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga6f66bbf66df7118a41b3835ce9904fed',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5ffwrstf_5fpos_576',['RCC_CSR_FWRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga2d540eae69f05c97620f1f0cb1612b73',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fiwdgrstf_577',['RCC_CSR_IWDGRSTF',['../group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fiwdgrstf_5fmsk_578',['RCC_CSR_IWDGRSTF_Msk',['../group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fiwdgrstf_5fpos_579',['RCC_CSR_IWDGRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flpwrrstf_580',['RCC_CSR_LPWRRSTF',['../group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flpwrrstf_5fmsk_581',['RCC_CSR_LPWRRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flpwrrstf_5fpos_582',['RCC_CSR_LPWRRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsebyp_583',['RCC_CSR_LSEBYP',['../group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsebyp_5fmsk_584',['RCC_CSR_LSEBYP_Msk',['../group___peripheral___registers___bits___definition.html#gafede5c7d40ace7bd0f4da4d0e3d90d2e',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsebyp_5fpos_585',['RCC_CSR_LSEBYP_Pos',['../group___peripheral___registers___bits___definition.html#gaefc7d2ddb68c43b10cd573a6c9267195',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsecssd_586',['RCC_CSR_LSECSSD',['../group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsecssd_5fmsk_587',['RCC_CSR_LSECSSD_Msk',['../group___peripheral___registers___bits___definition.html#gaffb99fe2aa8154310b96b4627017ad81',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsecssd_5fpos_588',['RCC_CSR_LSECSSD_Pos',['../group___peripheral___registers___bits___definition.html#ga303a50e017adc5332870b57e19301978',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsecsson_589',['RCC_CSR_LSECSSON',['../group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsecsson_5fmsk_590',['RCC_CSR_LSECSSON_Msk',['../group___peripheral___registers___bits___definition.html#ga2a6ddb5c6f71bb44e96f0ac103d526fb',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsecsson_5fpos_591',['RCC_CSR_LSECSSON_Pos',['../group___peripheral___registers___bits___definition.html#ga5083925274d808800806e34ff89e3993',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsedrv_592',['RCC_CSR_LSEDRV',['../group___peripheral___registers___bits___definition.html#ga94035e22789daabd92f0033fde51f815',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsedrv_5f0_593',['RCC_CSR_LSEDRV_0',['../group___peripheral___registers___bits___definition.html#gaa646dd5c63e7f8fb647ba27898eab08f',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsedrv_5f1_594',['RCC_CSR_LSEDRV_1',['../group___peripheral___registers___bits___definition.html#gac8fed5734bffc6ea6250730c0c79bb0c',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsedrv_5fmsk_595',['RCC_CSR_LSEDRV_Msk',['../group___peripheral___registers___bits___definition.html#gabd5cefa46a0ea6af6b039a34e5267953',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsedrv_5fpos_596',['RCC_CSR_LSEDRV_Pos',['../group___peripheral___registers___bits___definition.html#gac8854895f670b0fd94cc287503227412',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flseon_597',['RCC_CSR_LSEON',['../group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flseon_5fmsk_598',['RCC_CSR_LSEON_Msk',['../group___peripheral___registers___bits___definition.html#ga6cab465853dbc54d86941f95a5d9715b',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flseon_5fpos_599',['RCC_CSR_LSEON_Pos',['../group___peripheral___registers___bits___definition.html#ga5697f111cd56b0b2635ab73da0705e36',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flserdy_600',['RCC_CSR_LSERDY',['../group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flserdy_5fmsk_601',['RCC_CSR_LSERDY_Msk',['../group___peripheral___registers___bits___definition.html#ga409a2887f4ae47860b2ef0d653cf9eb2',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flserdy_5fpos_602',['RCC_CSR_LSERDY_Pos',['../group___peripheral___registers___bits___definition.html#gaced61e87f98911f66af05dab2da5d729',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsion_603',['RCC_CSR_LSION',['../group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsion_5fmsk_604',['RCC_CSR_LSION_Msk',['../group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsion_5fpos_605',['RCC_CSR_LSION_Pos',['../group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsirdy_606',['RCC_CSR_LSIRDY',['../group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsirdy_5fmsk_607',['RCC_CSR_LSIRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5flsirdy_5fpos_608',['RCC_CSR_LSIRDY_Pos',['../group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fobl_609',['RCC_CSR_OBL',['../group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5foblrstf_610',['RCC_CSR_OBLRSTF',['../group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5foblrstf_5fmsk_611',['RCC_CSR_OBLRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5foblrstf_5fpos_612',['RCC_CSR_OBLRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fpinrstf_613',['RCC_CSR_PINRSTF',['../group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fpinrstf_5fmsk_614',['RCC_CSR_PINRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fpinrstf_5fpos_615',['RCC_CSR_PINRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fporrstf_616',['RCC_CSR_PORRSTF',['../group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fporrstf_5fmsk_617',['RCC_CSR_PORRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fporrstf_5fpos_618',['RCC_CSR_PORRSTF_Pos',['../group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frmvf_619',['RCC_CSR_RMVF',['../group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frmvf_5fmsk_620',['RCC_CSR_RMVF_Msk',['../group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frmvf_5fpos_621',['RCC_CSR_RMVF_Pos',['../group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcen_622',['RCC_CSR_RTCEN',['../group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcen_5fmsk_623',['RCC_CSR_RTCEN_Msk',['../group___peripheral___registers___bits___definition.html#gae6cc2d2a273c32f712211638f75f2739',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcen_5fpos_624',['RCC_CSR_RTCEN_Pos',['../group___peripheral___registers___bits___definition.html#gae4106329252011562281b8eb3ba3bfe3',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcrst_625',['RCC_CSR_RTCRST',['../group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcrst_5fmsk_626',['RCC_CSR_RTCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga5cf70b1b52a7b47d83506698ae851879',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcrst_5fpos_627',['RCC_CSR_RTCRST_Pos',['../group___peripheral___registers___bits___definition.html#ga519d4d6c5353d53c4cffde1dd2291b70',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_628',['RCC_CSR_RTCSEL',['../group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5f0_629',['RCC_CSR_RTCSEL_0',['../group___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5f1_630',['RCC_CSR_RTCSEL_1',['../group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5fhse_631',['RCC_CSR_RTCSEL_HSE',['../group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5fhse_5fmsk_632',['RCC_CSR_RTCSEL_HSE_Msk',['../group___peripheral___registers___bits___definition.html#ga665092ea4762157e0887b06f586d63da',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5fhse_5fpos_633',['RCC_CSR_RTCSEL_HSE_Pos',['../group___peripheral___registers___bits___definition.html#ga800c501685ebc3c1537a2679a922127c',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5flse_634',['RCC_CSR_RTCSEL_LSE',['../group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5flse_5fmsk_635',['RCC_CSR_RTCSEL_LSE_Msk',['../group___peripheral___registers___bits___definition.html#ga28e5f56b47e136e804d9eccce2bc31cb',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5flse_5fpos_636',['RCC_CSR_RTCSEL_LSE_Pos',['../group___peripheral___registers___bits___definition.html#gace3919f0e904a1035e3e43332c33948b',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5flsi_637',['RCC_CSR_RTCSEL_LSI',['../group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5flsi_5fmsk_638',['RCC_CSR_RTCSEL_LSI_Msk',['../group___peripheral___registers___bits___definition.html#gadaab9fc168add00f6cad6ac8bc36a13b',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5flsi_5fpos_639',['RCC_CSR_RTCSEL_LSI_Pos',['../group___peripheral___registers___bits___definition.html#ga462d82553e0643b10bb1bb61e92867b0',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5fmsk_640',['RCC_CSR_RTCSEL_Msk',['../group___peripheral___registers___bits___definition.html#gae262979f475d1e5681dfc5a1e31fa535',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5fnoclock_641',['RCC_CSR_RTCSEL_NOCLOCK',['../group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5frtcsel_5fpos_642',['RCC_CSR_RTCSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga4ba286b1280adc63eef8074eb64bb638',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fsftrstf_643',['RCC_CSR_SFTRSTF',['../group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fsftrstf_5fmsk_644',['RCC_CSR_SFTRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fsftrstf_5fpos_645',['RCC_CSR_SFTRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fwwdgrstf_646',['RCC_CSR_WWDGRSTF',['../group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fwwdgrstf_5fmsk_647',['RCC_CSR_WWDGRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d',1,'stm32l053xx.h']]],
  ['rcc_5fcsr_5fwwdgrstf_5fpos_648',['RCC_CSR_WWDGRSTF_Pos',['../group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81',1,'stm32l053xx.h']]],
  ['rcc_5fhsecss_5fsupport_649',['RCC_HSECSS_SUPPORT',['../group___peripheral___registers___bits___definition.html#gaf9b9dbaf5ec725482b6d1f24cd02f86d',1,'stm32l053xx.h']]],
  ['rcc_5fhsi48_5fsupport_650',['RCC_HSI48_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga694f4c1b00e10de4b644388e084482ab',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fhsical_651',['RCC_ICSCR_HSICAL',['../group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fhsical_5fmsk_652',['RCC_ICSCR_HSICAL_Msk',['../group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fhsical_5fpos_653',['RCC_ICSCR_HSICAL_Pos',['../group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fhsitrim_654',['RCC_ICSCR_HSITRIM',['../group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fhsitrim_5fmsk_655',['RCC_ICSCR_HSITRIM_Msk',['../group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fhsitrim_5fpos_656',['RCC_ICSCR_HSITRIM_Pos',['../group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsical_657',['RCC_ICSCR_MSICAL',['../group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsical_5fmsk_658',['RCC_ICSCR_MSICAL_Msk',['../group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsical_5fpos_659',['RCC_ICSCR_MSICAL_Pos',['../group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsirange_660',['RCC_ICSCR_MSIRANGE',['../group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f0_661',['RCC_ICSCR_MSIRANGE_0',['../group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f1_662',['RCC_ICSCR_MSIRANGE_1',['../group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f2_663',['RCC_ICSCR_MSIRANGE_2',['../group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f3_664',['RCC_ICSCR_MSIRANGE_3',['../group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f4_665',['RCC_ICSCR_MSIRANGE_4',['../group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f5_666',['RCC_ICSCR_MSIRANGE_5',['../group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f6_667',['RCC_ICSCR_MSIRANGE_6',['../group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsirange_5fmsk_668',['RCC_ICSCR_MSIRANGE_Msk',['../group___peripheral___registers___bits___definition.html#gafb0cb1af34264f5f7aedd18e692a7bb1',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsirange_5fpos_669',['RCC_ICSCR_MSIRANGE_Pos',['../group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsitrim_670',['RCC_ICSCR_MSITRIM',['../group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5fmsk_671',['RCC_ICSCR_MSITRIM_Msk',['../group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60',1,'stm32l053xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5fpos_672',['RCC_ICSCR_MSITRIM_Pos',['../group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fgpioaen_673',['RCC_IOPENR_GPIOAEN',['../group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fgpioben_674',['RCC_IOPENR_GPIOBEN',['../group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fgpiocen_675',['RCC_IOPENR_GPIOCEN',['../group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fgpioden_676',['RCC_IOPENR_GPIODEN',['../group___peripheral___registers___bits___definition.html#ga789058c061757d96aee97ecea898943b',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fgpiohen_677',['RCC_IOPENR_GPIOHEN',['../group___peripheral___registers___bits___definition.html#ga454539556a77ee26661bfb81a7fec7b5',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopaen_678',['RCC_IOPENR_IOPAEN',['../group___peripheral___registers___bits___definition.html#gad119e32cdcd80cfe2d7b7cfd1cd9a993',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopaen_5fmsk_679',['RCC_IOPENR_IOPAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga09876f02abf3bac9440d19985684d8ce',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopaen_5fpos_680',['RCC_IOPENR_IOPAEN_Pos',['../group___peripheral___registers___bits___definition.html#gacbf80b4c662ffcdb206bbfd0f106ad1c',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopben_681',['RCC_IOPENR_IOPBEN',['../group___peripheral___registers___bits___definition.html#ga11407678d8632d701d0ca8e33bb6382b',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopben_5fmsk_682',['RCC_IOPENR_IOPBEN_Msk',['../group___peripheral___registers___bits___definition.html#ga60d1d503ecd3d5895bc6bec2c9c21007',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopben_5fpos_683',['RCC_IOPENR_IOPBEN_Pos',['../group___peripheral___registers___bits___definition.html#ga45d14c47335d718ad2a2aeed09f1cacb',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopcen_684',['RCC_IOPENR_IOPCEN',['../group___peripheral___registers___bits___definition.html#ga980aaf5bc20a15289d16a83d4a624b22',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopcen_5fmsk_685',['RCC_IOPENR_IOPCEN_Msk',['../group___peripheral___registers___bits___definition.html#gae508277b58c69b2c212da1b11f432214',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopcen_5fpos_686',['RCC_IOPENR_IOPCEN_Pos',['../group___peripheral___registers___bits___definition.html#ga6c9297865f544c723ea0f305f41825f2',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopden_687',['RCC_IOPENR_IOPDEN',['../group___peripheral___registers___bits___definition.html#gaa3e869541a3a2386d4ffb57958ac199b',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopden_5fmsk_688',['RCC_IOPENR_IOPDEN_Msk',['../group___peripheral___registers___bits___definition.html#gab9d3cfab783af36d00ef5294cda5ca76',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiopden_5fpos_689',['RCC_IOPENR_IOPDEN_Pos',['../group___peripheral___registers___bits___definition.html#gae83cd582b46a210dfe447725b36759b7',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiophen_690',['RCC_IOPENR_IOPHEN',['../group___peripheral___registers___bits___definition.html#gaaed22f2a6f816f17b49cdb9ff72ce13d',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiophen_5fmsk_691',['RCC_IOPENR_IOPHEN_Msk',['../group___peripheral___registers___bits___definition.html#gabfb25976351dfb4a5bd49fad3d50091b',1,'stm32l053xx.h']]],
  ['rcc_5fiopenr_5fiophen_5fpos_692',['RCC_IOPENR_IOPHEN_Pos',['../group___peripheral___registers___bits___definition.html#gae79d99054c794dda5376c29869d0b685',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fgpioarst_693',['RCC_IOPRSTR_GPIOARST',['../group___peripheral___registers___bits___definition.html#gae3cc5ebc56679104889fa22e7ac56b4d',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fgpiobrst_694',['RCC_IOPRSTR_GPIOBRST',['../group___peripheral___registers___bits___definition.html#gadd7143365e752aaa5c8586d7e1d2d96b',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fgpiocrst_695',['RCC_IOPRSTR_GPIOCRST',['../group___peripheral___registers___bits___definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fgpiodrst_696',['RCC_IOPRSTR_GPIODRST',['../group___peripheral___registers___bits___definition.html#gae8c9ef9d71ea21f69c85d747c51b9066',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fgpiohrst_697',['RCC_IOPRSTR_GPIOHRST',['../group___peripheral___registers___bits___definition.html#ga3167e5e122e8b9175b3313ac8363853e',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fioparst_698',['RCC_IOPRSTR_IOPARST',['../group___peripheral___registers___bits___definition.html#ga9112f49863a0c886e2e6c3bc175157cd',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fioparst_5fmsk_699',['RCC_IOPRSTR_IOPARST_Msk',['../group___peripheral___registers___bits___definition.html#ga33960f3e68407a0a5f6dcd4782b7f192',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fioparst_5fpos_700',['RCC_IOPRSTR_IOPARST_Pos',['../group___peripheral___registers___bits___definition.html#ga7ea8f996d57c07e01dccf2705c45cce8',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiopbrst_701',['RCC_IOPRSTR_IOPBRST',['../group___peripheral___registers___bits___definition.html#ga8c603be4027c9030402ae534c88706ff',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiopbrst_5fmsk_702',['RCC_IOPRSTR_IOPBRST_Msk',['../group___peripheral___registers___bits___definition.html#gade8ef2f5a613058402bce3c3b16fdd48',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiopbrst_5fpos_703',['RCC_IOPRSTR_IOPBRST_Pos',['../group___peripheral___registers___bits___definition.html#ga6b568cdf453d238d62a32825f57fd7f8',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiopcrst_704',['RCC_IOPRSTR_IOPCRST',['../group___peripheral___registers___bits___definition.html#gaa63bd89cd55311ebb25f8f7b9017a170',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiopcrst_5fmsk_705',['RCC_IOPRSTR_IOPCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga0853148d1401199e8f4e870d19199df3',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiopcrst_5fpos_706',['RCC_IOPRSTR_IOPCRST_Pos',['../group___peripheral___registers___bits___definition.html#gae8a7f45dc0c931c9a66c98fb0ae2a2f4',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiopdrst_707',['RCC_IOPRSTR_IOPDRST',['../group___peripheral___registers___bits___definition.html#gac879c583cd6fe60e38c2c82fada82bdf',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiopdrst_5fmsk_708',['RCC_IOPRSTR_IOPDRST_Msk',['../group___peripheral___registers___bits___definition.html#ga246bb4058099693eb7d918cfe3c5c3a6',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiopdrst_5fpos_709',['RCC_IOPRSTR_IOPDRST_Pos',['../group___peripheral___registers___bits___definition.html#ga9e3537ee941ce9986c4f7c6df1eac212',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiophrst_710',['RCC_IOPRSTR_IOPHRST',['../group___peripheral___registers___bits___definition.html#ga059e6f70bc2de0685e374c8f07d900fc',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiophrst_5fmsk_711',['RCC_IOPRSTR_IOPHRST_Msk',['../group___peripheral___registers___bits___definition.html#gad3f899a066a5d38132498758165c0d99',1,'stm32l053xx.h']]],
  ['rcc_5fioprstr_5fiophrst_5fpos_712',['RCC_IOPRSTR_IOPHRST_Pos',['../group___peripheral___registers___bits___definition.html#gabe9206fc592b8e3be98e0bda4e5862dd',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fgpioasmen_713',['RCC_IOPSMENR_GPIOASMEN',['../group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fgpiobsmen_714',['RCC_IOPSMENR_GPIOBSMEN',['../group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fgpiocsmen_715',['RCC_IOPSMENR_GPIOCSMEN',['../group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fgpiodsmen_716',['RCC_IOPSMENR_GPIODSMEN',['../group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fgpiohsmen_717',['RCC_IOPSMENR_GPIOHSMEN',['../group___peripheral___registers___bits___definition.html#gade676e65ed7cc1f074857d83a93c3976',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopasmen_718',['RCC_IOPSMENR_IOPASMEN',['../group___peripheral___registers___bits___definition.html#ga51815c48394ae41d5da292b3787e987e',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopasmen_5fmsk_719',['RCC_IOPSMENR_IOPASMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaa3a4dbb1685a68957823e42ac6a2fc8d',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopasmen_5fpos_720',['RCC_IOPSMENR_IOPASMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga8851b7c5545c69b5e7dbe630f65dd315',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopbsmen_721',['RCC_IOPSMENR_IOPBSMEN',['../group___peripheral___registers___bits___definition.html#ga0ad470e6f17ce7d217ec224679087a95',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopbsmen_5fmsk_722',['RCC_IOPSMENR_IOPBSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga90995b7c3b674fd0af83487a13f60ba2',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopbsmen_5fpos_723',['RCC_IOPSMENR_IOPBSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga0956b73951512794c30735e321fe95fe',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopcsmen_724',['RCC_IOPSMENR_IOPCSMEN',['../group___peripheral___registers___bits___definition.html#gaff26a20029b5ae10535da73e9cc64309',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopcsmen_5fmsk_725',['RCC_IOPSMENR_IOPCSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga1b397ac67f4e387266a97d13b491c1b0',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopcsmen_5fpos_726',['RCC_IOPSMENR_IOPCSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga9ce7426285b3a18b61cd5975cd007b13',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopdsmen_727',['RCC_IOPSMENR_IOPDSMEN',['../group___peripheral___registers___bits___definition.html#gaa3dfbe727c7431c88768cec50787e3cc',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopdsmen_5fmsk_728',['RCC_IOPSMENR_IOPDSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaf80545284018c73ef01fe346e855832c',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiopdsmen_5fpos_729',['RCC_IOPSMENR_IOPDSMEN_Pos',['../group___peripheral___registers___bits___definition.html#gaf164325419fae8ce1fa1584f91a000d7',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiophsmen_730',['RCC_IOPSMENR_IOPHSMEN',['../group___peripheral___registers___bits___definition.html#ga0996420383a2644a915f6b5a768b45dd',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiophsmen_5fmsk_731',['RCC_IOPSMENR_IOPHSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gafffc952889047091a2031fde76f70483',1,'stm32l053xx.h']]],
  ['rcc_5fiopsmenr_5fiophsmen_5fpos_732',['RCC_IOPSMENR_IOPHSMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga1360661c14dbc96d9af4ad7d608abfd2',1,'stm32l053xx.h']]],
  ['rcc_5firqhandler_733',['RCC_IRQHandler',['../group__stm32l053xx.html#ga5a6d083fa78461da86a717b28973e009',1,'stm32l053xx.h']]],
  ['rcc_5firqn_734',['RCC_IRQn',['../group__stm32l053xx.html#gaae92cbf893c67700dbc28d2ca87eac9d',1,'stm32l053xx.h']]],
  ['rcc_5fmco3_5faf0_5fsupport_735',['RCC_MCO3_AF0_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga35d99e60f4caf70008993ce745a48325',1,'stm32l053xx.h']]],
  ['rcc_5fmco3_5fsupport_736',['RCC_MCO3_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga5a3bce22ffc91ba571f4bbc5408a8fbf',1,'stm32l053xx.h']]],
  ['rcc_5ftypedef_737',['RCC_TypeDef',['../struct_r_c_c___type_def.html',1,'']]],
  ['rdp_738',['RDP',['../struct_o_b___type_def.html#a431dc8b09670085199c380017243c0ea',1,'OB_TypeDef']]],
  ['rdr_739',['RDR',['../struct_u_s_a_r_t___type_def.html#a8d538b7390289142b70428c5b0af0a18',1,'USART_TypeDef']]],
  ['read_5fbit_740',['READ_BIT',['../group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33',1,'stm32l0xx.h']]],
  ['read_5freg_741',['READ_REG',['../group___exported__macro.html#gae7f188a4d26c9e713a48414783421071',1,'stm32l0xx.h']]],
  ['readme_2emd_742',['README.md',['../_r_e_a_d_m_e_8md.html',1,'']]],
  ['reserved_743',['RESERVED',['../struct_s_y_s_c_f_g___type_def.html#a43926e6d31a976a0018b2d1f5c92645d',1,'SYSCFG_TypeDef::RESERVED()'],['../struct_l_c_d___type_def.html#a556dfa8484476079c2ab593766754d02',1,'LCD_TypeDef::RESERVED()'],['../struct_r_t_c___type_def.html#a37afe665222962031d111527b7fd406b',1,'RTC_TypeDef::RESERVED()']]],
  ['reserved0_744',['RESERVED0',['../group___c_m_s_i_s__core___debug_functions.html#gaeab77b3f17bf5a628cb743807d8fde7e',1,'FPU_Type::RESERVED0()'],['../group___c_m_s_i_s__core___debug_functions.html#gad50da09e70f739596fe3f2d9ea33f414',1,'ITM_Type::RESERVED0()'],['../group___c_m_s_i_s__core___debug_functions.html#ga758b3cae751b227e20698256b6249dd4',1,'SCnSCB_Type::RESERVED0()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga409fb08ad6d58c17fcb7f59d65db6f93',1,'TPI_Type::RESERVED0()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga383c3272908da383b6e23a059007f728',1,'DWT_Type::RESERVED0()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga10960cdc703f661c83a237d9c69db23c',1,'SCB_Type::RESERVED0()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga114b23ee6f1540603908adaedaecc477',1,'NVIC_Type::RESERVED0()'],['../struct_u_s_b___type_def.html#abaadc15d64249004eafbed98f8d9236c',1,'USB_TypeDef::RESERVED0()'],['../struct_d_a_c___type_def.html#a7a1b38532b8c6c464b9fa02e8c391a9e',1,'DAC_TypeDef::RESERVED0()'],['../struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c',1,'CRC_TypeDef::RESERVED0()']]],
  ['reserved1_745',['RESERVED1',['../struct_a_d_c___type_def.html#a54d49ecc780f3fd305613ecf4f817f80',1,'ADC_TypeDef::RESERVED1()'],['../group___c_m_s_i_s__core___debug_functions.html#ga0bce3f86e9f6e00085cf5a126ae201c6',1,'SCnSCB_Type::RESERVED1()'],['../group___c_m_s_i_s__core___debug_functions.html#gae4d156d0fc83519f984c1388e232aeab',1,'ITM_Type::RESERVED1()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gabc2f542560b78ccbbf0a44aadb5651fb',1,'TPI_Type::RESERVED1()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gaf4ad5239d7d9b1990005f75464754594',1,'DWT_Type::RESERVED1()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gadddd65958c1c4c0301f62ede0a9bf12e',1,'SCB_Type::RESERVED1()'],['../struct_t_s_c___type_def.html#a27f20ff0eccdc070477448b973ca8df7',1,'TSC_TypeDef::RESERVED1()'],['../struct_d_a_c___type_def.html#ac2e3aa39c94cd6f94f33dcef25ad28f5',1,'DAC_TypeDef::RESERVED1()'],['../struct_u_s_b___type_def.html#a4d2d3515b92eb74072bb91990542dcb3',1,'USB_TypeDef::RESERVED1()'],['../struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d',1,'CRC_TypeDef::RESERVED1()']]],
  ['reserved10_746',['RESERVED10',['../group___c_m_s_i_s___core___sys_tick_functions.html#gabc7714b71efedf71fcae52db7f49afb9',1,'DWT_Type']]],
  ['reserved11_747',['RESERVED11',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga8ba804cd80450397994240a0630f4f88',1,'DWT_Type']]],
  ['reserved12_748',['RESERVED12',['../struct_t_i_m___type_def.html#aebbca147242a5ef58c8d5fe097df2ca5',1,'TIM_TypeDef::RESERVED12()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga472188cd06ad33e60a90b1dda59b5bbb',1,'DWT_Type::RESERVED12()']]],
  ['reserved13_749',['RESERVED13',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga50ae92e4bb6a6cc6aee56193030bce29',1,'DWT_Type']]],
  ['reserved14_750',['RESERVED14',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga40bf22efd6d393b66c0b02e03e6083fc',1,'DWT_Type']]],
  ['reserved15_751',['RESERVED15',['../group___c_m_s_i_s___core___sys_tick_functions.html#gafd3951dec40fb4ada4efc31d958764a9',1,'DWT_Type']]],
  ['reserved16_752',['RESERVED16',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga34e42d65754ab1a3f2db4363254f911f',1,'DWT_Type']]],
  ['reserved17_753',['RESERVED17',['../struct_t_i_m___type_def.html#a4f1ca99eb41a95117de38bb0c66808f3',1,'TIM_TypeDef::RESERVED17()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga04c216ba5dbecb136097f61e5fa612b9',1,'DWT_Type::RESERVED17()']]],
  ['reserved18_754',['RESERVED18',['../group___c_m_s_i_s___core___sys_tick_functions.html#gae16bddaf7ec543d72128a788c1405b4f',1,'DWT_Type']]],
  ['reserved19_755',['RESERVED19',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga0a6b643a661528e364e3825fff2306fe',1,'DWT_Type']]],
  ['reserved2_756',['RESERVED2',['../struct_t_s_c___type_def.html#a7ff59eaa0f8c9e69e6736dddc514a037',1,'TSC_TypeDef::RESERVED2()'],['../struct_a_d_c___type_def.html#a30aca300e6a05f1afa16406770c0dd52',1,'ADC_TypeDef::RESERVED2()'],['../struct_u_s_b___type_def.html#a5e7bbbb02a304e95db0f47927613aecc',1,'USB_TypeDef::RESERVED2()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga8ed6bf06e09e4ebc57e591fde22c70c3',1,'NVIC_Type::RESERVED2()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga61fdbdfbc267bb6ae3b5cff18f406f2f',1,'DWT_Type::RESERVED2()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gae6a238467f129df7440d97de8b58fe03',1,'TPI_Type::RESERVED2()'],['../group___c_m_s_i_s__core___debug_functions.html#ga9ad73d87a673a206268958c84949ad15',1,'ITM_Type::RESERVED2()'],['../struct_c_r_c___type_def.html#a4dd260a7d589d62975619a42f9a6abe4',1,'CRC_TypeDef::RESERVED2()']]],
  ['reserved20_757',['RESERVED20',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga02405d82b0e7f6e27f3f7fac22ca7508',1,'DWT_Type']]],
  ['reserved21_758',['RESERVED21',['../group___c_m_s_i_s___core___sys_tick_functions.html#gae6ba892bac69bcf19cb3d998c63e2877',1,'DWT_Type']]],
  ['reserved22_759',['RESERVED22',['../group___c_m_s_i_s___core___sys_tick_functions.html#gab4eff17a1119c7ee5cab7e0326fd4339',1,'DWT_Type']]],
  ['reserved23_760',['RESERVED23',['../group___c_m_s_i_s___core___sys_tick_functions.html#gab3261dfc078ae8aaac1b096bda2cc15a',1,'DWT_Type']]],
  ['reserved24_761',['RESERVED24',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga2cc26bd6d706077ca9cd56cc20ff2b9d',1,'DWT_Type']]],
  ['reserved25_762',['RESERVED25',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga1ff4d863ad093166492d59615592f0e1',1,'DWT_Type']]],
  ['reserved26_763',['RESERVED26',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga985a01a8b63bcf2f338b3391055f6163',1,'DWT_Type']]],
  ['reserved27_764',['RESERVED27',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga0bb401cc8542799048ba8eecc41d5d97',1,'DWT_Type']]],
  ['reserved28_765',['RESERVED28',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga2b357b17d47a4d526f6b26c6891c21da',1,'DWT_Type']]],
  ['reserved29_766',['RESERVED29',['../group___c_m_s_i_s___core___sys_tick_functions.html#gaf577b10077e677307bb79df1597141ca',1,'DWT_Type']]],
  ['reserved3_767',['RESERVED3',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga7d29e03e23883440d96cac784c5a4958',1,'DWT_Type::RESERVED3()'],['../struct_a_d_c___type_def.html#ad4ffd02fea1594fdd917132e217e466a',1,'ADC_TypeDef::RESERVED3()'],['../struct_t_s_c___type_def.html#a0d47873260f8f0c16b8ec77e1edc8789',1,'TSC_TypeDef::RESERVED3()'],['../struct_u_s_b___type_def.html#a0c92b14da7ba0df757ff11ff20e1bc6a',1,'USB_TypeDef::RESERVED3()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga33fe3d6f15f4d638ac6a10a370e6f8ed',1,'NVIC_Type::RESERVED3()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga66322e42ec57eff3e05991b7701f29e1',1,'TPI_Type::RESERVED3()'],['../group___c_m_s_i_s__core___debug_functions.html#gaea707bb951ff0fade7716ae63d809c67',1,'SCB_Type::RESERVED3()'],['../group___c_m_s_i_s__core___debug_functions.html#ga69ad0c7295a64174e1967c8a6d9e95b5',1,'ITM_Type::RESERVED3()']]],
  ['reserved30_768',['RESERVED30',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga212676fc2527b4b4f80155cb14171b4e',1,'DWT_Type']]],
  ['reserved31_769',['RESERVED31',['../group___c_m_s_i_s___core___sys_tick_functions.html#gaa46da05899a3c47a80b0ab33fc85f21a',1,'DWT_Type']]],
  ['reserved32_770',['RESERVED32',['../group___c_m_s_i_s__core___debug_functions.html#gae115aa377666f6cab474d9a8bc0a00f2',1,'DWT_Type']]],
  ['reserved33_771',['RESERVED33',['../group___c_m_s_i_s__core___debug_functions.html#ga23488c27be43c80c8c1dfd17aac9c28d',1,'DWT_Type']]],
  ['reserved4_772',['RESERVED4',['../group___c_m_s_i_s___core___sys_tick_functions.html#gacf52c485ef7661b09ce63a4f3dc0b879',1,'TPI_Type::RESERVED4()'],['../struct_a_d_c___type_def.html#af27457de291227d5c51daa4081fe59c7',1,'ADC_TypeDef::RESERVED4()'],['../struct_t_s_c___type_def.html#a75a37e293ded1627c94cf521df950e31',1,'TSC_TypeDef::RESERVED4()'],['../struct_u_s_b___type_def.html#a0fb31d18b68c68b52235c835855cd42b',1,'USB_TypeDef::RESERVED4()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gab7e7cff95dfc1edc0c0dcce4e8345a6a',1,'NVIC_Type::RESERVED4()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gabaa69c512745a42285bcc92a1e99b565',1,'DWT_Type::RESERVED4()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gac965e9b3abb1519676f2a6a959eaedb2',1,'CoreDebug_Type::RESERVED4()'],['../group___c_m_s_i_s__core___debug_functions.html#ga1c0f2702e0987ca2370a9771b6df3475',1,'SCB_Type::RESERVED4()'],['../group___c_m_s_i_s__core___debug_functions.html#ga1975f3bb58d3feba11c275f5406b34f4',1,'ITM_Type::RESERVED4()']]],
  ['reserved5_773',['RESERVED5',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga1e54059fc51e21b36885d31e72b68cd5',1,'DWT_Type::RESERVED5()'],['../struct_a_d_c___type_def.html#a0ab453197e026d9b8bce646e85b7595f',1,'ADC_TypeDef::RESERVED5()'],['../struct_u_s_b___type_def.html#aad38b822edd9ae72cf99585aad5b8e7e',1,'USB_TypeDef::RESERVED5()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gae71fe7b11f01c3702aa6253b5309bbf9',1,'NVIC_Type::RESERVED5()'],['../group___c_m_s_i_s__core___debug_functions.html#gaf3d8e275bd4c96416cf9cd7464bb7d7c',1,'SCB_Type::RESERVED5()'],['../group___c_m_s_i_s__core___debug_functions.html#ga14f6f27ef518e4bf31aabb8f17cf4229',1,'ITM_Type::RESERVED5()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga9c1ac143e09b64b1f6eb92ecd65d60d0',1,'TPI_Type::RESERVED5()']]],
  ['reserved6_774',['RESERVED6',['../group___c_m_s_i_s__core___debug_functions.html#gad91f19091b4eecbe7322cdb36fad41c8',1,'NVIC_Type::RESERVED6()'],['../group___c_m_s_i_s__core___debug_functions.html#ga1181e38c1923bf8f5d039f3441bbcaac',1,'SCB_Type::RESERVED6()'],['../group___c_m_s_i_s__core___debug_functions.html#gae2fb450d0636c855ffb24185aed7f726',1,'ITM_Type::RESERVED6()'],['../struct_u_s_b___type_def.html#a9a81559cab1ddf49b2a028d368ad81c8',1,'USB_TypeDef::RESERVED6()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga62a31fc56c843f2b0e882581a4bd95d2',1,'DWT_Type::RESERVED6()']]],
  ['reserved7_775',['RESERVED7',['../struct_u_s_b___type_def.html#a189db3ab0f59be0beee041990f45439b',1,'USB_TypeDef::RESERVED7()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga33bb14730a444fdeeb91ea9cb7218e62',1,'TPI_Type::RESERVED7()'],['../group___c_m_s_i_s__core___debug_functions.html#ga5a892b5bc17fba63dad48a2352c26024',1,'SCB_Type::RESERVED7()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga55303904d9b89ffe6c28c698d997ed10',1,'DWT_Type::RESERVED7()']]],
  ['reserved8_776',['RESERVED8',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga4225e4489493a263ecfb7b00644c04a6',1,'DWT_Type::RESERVED8()'],['../struct_u_s_b___type_def.html#ace8692e7bd4ee1a79268313bed47b4ba',1,'USB_TypeDef::RESERVED8()'],['../group___c_m_s_i_s__core___debug_functions.html#ga59625ca4782dad641d92f0294c705985',1,'SCB_Type::RESERVED8()']]],
  ['reserved9_777',['RESERVED9',['../struct_u_s_b___type_def.html#aefd02bb2a6dcb3fd77d3bc4c418fcdc4',1,'USB_TypeDef::RESERVED9()'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga8d4678b07579ce92ecb788d4c4dfef81',1,'DWT_Type::RESERVED9()']]],
  ['reserveda_778',['RESERVEDA',['../struct_u_s_b___type_def.html#ac729616a1792efd2891f8d938692071e',1,'USB_TypeDef']]],
  ['reservedb_779',['RESERVEDB',['../struct_u_s_b___type_def.html#a29a2b0fc48938cd5bc79f892546fadf3',1,'USB_TypeDef']]],
  ['reservedc_780',['RESERVEDC',['../struct_u_s_b___type_def.html#a88f013eaee07f62c2138879084332de6',1,'USB_TypeDef']]],
  ['reservedd_781',['RESERVEDD',['../struct_u_s_b___type_def.html#ae2905274f4e48e109920f4aa9a31bd01',1,'USB_TypeDef']]],
  ['reservede_782',['RESERVEDE',['../struct_u_s_b___type_def.html#a282ba03aa55783e70e3cf33ec9702d87',1,'USB_TypeDef']]],
  ['reset_783',['RESET',['../group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05',1,'stm32l0xx.h']]],
  ['reset_5fmeasure_784',['reset_measure',['../main_8c.html#ae6d2c673289c8596de45620af7f773cd',1,'main.c']]],
  ['rlar_785',['RLAR',['../struct_a_r_m___m_p_u___region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8',1,'ARM_MPU_Region_t']]],
  ['rlr_786',['RLR',['../struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532',1,'IWDG_TypeDef']]],
  ['rng_787',['RNG',['../group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f',1,'stm32l053xx.h']]],
  ['rng_5fbase_788',['RNG_BASE',['../group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c',1,'stm32l053xx.h']]],
  ['rng_5fcr_5fie_789',['RNG_CR_IE',['../group___peripheral___registers___bits___definition.html#ga27424b682bcee7fff22f92a2dbcea57a',1,'stm32l053xx.h']]],
  ['rng_5fcr_5fie_5fmsk_790',['RNG_CR_IE_Msk',['../group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b',1,'stm32l053xx.h']]],
  ['rng_5fcr_5fie_5fpos_791',['RNG_CR_IE_Pos',['../group___peripheral___registers___bits___definition.html#ga8d1a529728903ae8659aa26f869f6537',1,'stm32l053xx.h']]],
  ['rng_5fcr_5frngen_792',['RNG_CR_RNGEN',['../group___peripheral___registers___bits___definition.html#ga6ee81827bb1d78e84e78a74449c8d56a',1,'stm32l053xx.h']]],
  ['rng_5fcr_5frngen_5fmsk_793',['RNG_CR_RNGEN_Msk',['../group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73',1,'stm32l053xx.h']]],
  ['rng_5fcr_5frngen_5fpos_794',['RNG_CR_RNGEN_Pos',['../group___peripheral___registers___bits___definition.html#gaf2013ef5a17240897df5b7bf00b7b290',1,'stm32l053xx.h']]],
  ['rng_5flpuart1_5firqn_795',['RNG_LPUART1_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fcecs_796',['RNG_SR_CECS',['../group___peripheral___registers___bits___definition.html#ga4bb49d327474c3c61877bb20290f51d0',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fcecs_5fmsk_797',['RNG_SR_CECS_Msk',['../group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fcecs_5fpos_798',['RNG_SR_CECS_Pos',['../group___peripheral___registers___bits___definition.html#ga164b5050473dff67a5cd6ca400bb5a89',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fceis_799',['RNG_SR_CEIS',['../group___peripheral___registers___bits___definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fceis_5fmsk_800',['RNG_SR_CEIS_Msk',['../group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fceis_5fpos_801',['RNG_SR_CEIS_Pos',['../group___peripheral___registers___bits___definition.html#ga341c152f61c352b96fb0c3c245e3d958',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fdrdy_802',['RNG_SR_DRDY',['../group___peripheral___registers___bits___definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fdrdy_5fmsk_803',['RNG_SR_DRDY_Msk',['../group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fdrdy_5fpos_804',['RNG_SR_DRDY_Pos',['../group___peripheral___registers___bits___definition.html#ga17cb7add2587efeea18a208c76d73727',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fsecs_805',['RNG_SR_SECS',['../group___peripheral___registers___bits___definition.html#ga5562bc13afe295893dc3997a4917fee2',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fsecs_5fmsk_806',['RNG_SR_SECS_Msk',['../group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fsecs_5fpos_807',['RNG_SR_SECS_Pos',['../group___peripheral___registers___bits___definition.html#ga51e0238194c400f9c6ac0b34826e55eb',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fseis_808',['RNG_SR_SEIS',['../group___peripheral___registers___bits___definition.html#gaa6b0e11930f20484f0d0aca79959d9b2',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fseis_5fmsk_809',['RNG_SR_SEIS_Msk',['../group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367',1,'stm32l053xx.h']]],
  ['rng_5fsr_5fseis_5fpos_810',['RNG_SR_SEIS_Pos',['../group___peripheral___registers___bits___definition.html#gaecf22f4de968dc9aa29d55760ebdb980',1,'stm32l053xx.h']]],
  ['rng_5ftypedef_811',['RNG_TypeDef',['../struct_r_n_g___type_def.html',1,'']]],
  ['rqr_812',['RQR',['../struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8',1,'USART_TypeDef']]],
  ['rserved1_813',['RSERVED1',['../group___c_m_s_i_s___core___sys_tick_functions.html#gadb1d396e2b2209db1e9a45dd2ed27ca3',1,'NVIC_Type']]],
  ['rtc_814',['RTC',['../group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdt_815',['RTC_ALRMAR_DT',['../group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdt_5f0_816',['RTC_ALRMAR_DT_0',['../group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdt_5f1_817',['RTC_ALRMAR_DT_1',['../group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdt_5fmsk_818',['RTC_ALRMAR_DT_Msk',['../group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdt_5fpos_819',['RTC_ALRMAR_DT_Pos',['../group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdu_820',['RTC_ALRMAR_DU',['../group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdu_5f0_821',['RTC_ALRMAR_DU_0',['../group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdu_5f1_822',['RTC_ALRMAR_DU_1',['../group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdu_5f2_823',['RTC_ALRMAR_DU_2',['../group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdu_5f3_824',['RTC_ALRMAR_DU_3',['../group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdu_5fmsk_825',['RTC_ALRMAR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fdu_5fpos_826',['RTC_ALRMAR_DU_Pos',['../group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fht_827',['RTC_ALRMAR_HT',['../group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fht_5f0_828',['RTC_ALRMAR_HT_0',['../group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fht_5f1_829',['RTC_ALRMAR_HT_1',['../group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fht_5fmsk_830',['RTC_ALRMAR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fht_5fpos_831',['RTC_ALRMAR_HT_Pos',['../group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fhu_832',['RTC_ALRMAR_HU',['../group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fhu_5f0_833',['RTC_ALRMAR_HU_0',['../group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fhu_5f1_834',['RTC_ALRMAR_HU_1',['../group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fhu_5f2_835',['RTC_ALRMAR_HU_2',['../group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fhu_5f3_836',['RTC_ALRMAR_HU_3',['../group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fhu_5fmsk_837',['RTC_ALRMAR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fhu_5fpos_838',['RTC_ALRMAR_HU_Pos',['../group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnt_839',['RTC_ALRMAR_MNT',['../group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnt_5f0_840',['RTC_ALRMAR_MNT_0',['../group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnt_5f1_841',['RTC_ALRMAR_MNT_1',['../group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnt_5f2_842',['RTC_ALRMAR_MNT_2',['../group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnt_5fmsk_843',['RTC_ALRMAR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnt_5fpos_844',['RTC_ALRMAR_MNT_Pos',['../group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnu_845',['RTC_ALRMAR_MNU',['../group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnu_5f0_846',['RTC_ALRMAR_MNU_0',['../group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnu_5f1_847',['RTC_ALRMAR_MNU_1',['../group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnu_5f2_848',['RTC_ALRMAR_MNU_2',['../group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnu_5f3_849',['RTC_ALRMAR_MNU_3',['../group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnu_5fmsk_850',['RTC_ALRMAR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmnu_5fpos_851',['RTC_ALRMAR_MNU_Pos',['../group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk1_852',['RTC_ALRMAR_MSK1',['../group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk1_5fmsk_853',['RTC_ALRMAR_MSK1_Msk',['../group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk1_5fpos_854',['RTC_ALRMAR_MSK1_Pos',['../group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk2_855',['RTC_ALRMAR_MSK2',['../group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk2_5fmsk_856',['RTC_ALRMAR_MSK2_Msk',['../group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk2_5fpos_857',['RTC_ALRMAR_MSK2_Pos',['../group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk3_858',['RTC_ALRMAR_MSK3',['../group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk3_5fmsk_859',['RTC_ALRMAR_MSK3_Msk',['../group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk3_5fpos_860',['RTC_ALRMAR_MSK3_Pos',['../group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk4_861',['RTC_ALRMAR_MSK4',['../group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk4_5fmsk_862',['RTC_ALRMAR_MSK4_Msk',['../group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fmsk4_5fpos_863',['RTC_ALRMAR_MSK4_Pos',['../group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fpm_864',['RTC_ALRMAR_PM',['../group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fpm_5fmsk_865',['RTC_ALRMAR_PM_Msk',['../group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fpm_5fpos_866',['RTC_ALRMAR_PM_Pos',['../group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fst_867',['RTC_ALRMAR_ST',['../group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fst_5f0_868',['RTC_ALRMAR_ST_0',['../group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fst_5f1_869',['RTC_ALRMAR_ST_1',['../group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fst_5f2_870',['RTC_ALRMAR_ST_2',['../group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fst_5fmsk_871',['RTC_ALRMAR_ST_Msk',['../group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fst_5fpos_872',['RTC_ALRMAR_ST_Pos',['../group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fsu_873',['RTC_ALRMAR_SU',['../group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fsu_5f0_874',['RTC_ALRMAR_SU_0',['../group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fsu_5f1_875',['RTC_ALRMAR_SU_1',['../group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fsu_5f2_876',['RTC_ALRMAR_SU_2',['../group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fsu_5f3_877',['RTC_ALRMAR_SU_3',['../group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fsu_5fmsk_878',['RTC_ALRMAR_SU_Msk',['../group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fsu_5fpos_879',['RTC_ALRMAR_SU_Pos',['../group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fwdsel_880',['RTC_ALRMAR_WDSEL',['../group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fwdsel_5fmsk_881',['RTC_ALRMAR_WDSEL_Msk',['../group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b',1,'stm32l053xx.h']]],
  ['rtc_5falrmar_5fwdsel_5fpos_882',['RTC_ALRMAR_WDSEL_Pos',['../group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649',1,'stm32l053xx.h']]],
  ['rtc_5falrmassr_5fmaskss_883',['RTC_ALRMASSR_MASKSS',['../group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c',1,'stm32l053xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5f0_884',['RTC_ALRMASSR_MASKSS_0',['../group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b',1,'stm32l053xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5f1_885',['RTC_ALRMASSR_MASKSS_1',['../group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57',1,'stm32l053xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5f2_886',['RTC_ALRMASSR_MASKSS_2',['../group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870',1,'stm32l053xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5f3_887',['RTC_ALRMASSR_MASKSS_3',['../group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0',1,'stm32l053xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5fmsk_888',['RTC_ALRMASSR_MASKSS_Msk',['../group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936',1,'stm32l053xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5fpos_889',['RTC_ALRMASSR_MASKSS_Pos',['../group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63',1,'stm32l053xx.h']]],
  ['rtc_5falrmassr_5fss_890',['RTC_ALRMASSR_SS',['../group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203',1,'stm32l053xx.h']]],
  ['rtc_5falrmassr_5fss_5fmsk_891',['RTC_ALRMASSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229',1,'stm32l053xx.h']]],
  ['rtc_5falrmassr_5fss_5fpos_892',['RTC_ALRMASSR_SS_Pos',['../group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdt_893',['RTC_ALRMBR_DT',['../group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdt_5f0_894',['RTC_ALRMBR_DT_0',['../group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdt_5f1_895',['RTC_ALRMBR_DT_1',['../group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdt_5fmsk_896',['RTC_ALRMBR_DT_Msk',['../group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdt_5fpos_897',['RTC_ALRMBR_DT_Pos',['../group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdu_898',['RTC_ALRMBR_DU',['../group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdu_5f0_899',['RTC_ALRMBR_DU_0',['../group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdu_5f1_900',['RTC_ALRMBR_DU_1',['../group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdu_5f2_901',['RTC_ALRMBR_DU_2',['../group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdu_5f3_902',['RTC_ALRMBR_DU_3',['../group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdu_5fmsk_903',['RTC_ALRMBR_DU_Msk',['../group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fdu_5fpos_904',['RTC_ALRMBR_DU_Pos',['../group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fht_905',['RTC_ALRMBR_HT',['../group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fht_5f0_906',['RTC_ALRMBR_HT_0',['../group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fht_5f1_907',['RTC_ALRMBR_HT_1',['../group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fht_5fmsk_908',['RTC_ALRMBR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fht_5fpos_909',['RTC_ALRMBR_HT_Pos',['../group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fhu_910',['RTC_ALRMBR_HU',['../group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fhu_5f0_911',['RTC_ALRMBR_HU_0',['../group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fhu_5f1_912',['RTC_ALRMBR_HU_1',['../group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fhu_5f2_913',['RTC_ALRMBR_HU_2',['../group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fhu_5f3_914',['RTC_ALRMBR_HU_3',['../group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fhu_5fmsk_915',['RTC_ALRMBR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fhu_5fpos_916',['RTC_ALRMBR_HU_Pos',['../group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnt_917',['RTC_ALRMBR_MNT',['../group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnt_5f0_918',['RTC_ALRMBR_MNT_0',['../group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnt_5f1_919',['RTC_ALRMBR_MNT_1',['../group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnt_5f2_920',['RTC_ALRMBR_MNT_2',['../group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnt_5fmsk_921',['RTC_ALRMBR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnt_5fpos_922',['RTC_ALRMBR_MNT_Pos',['../group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnu_923',['RTC_ALRMBR_MNU',['../group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnu_5f0_924',['RTC_ALRMBR_MNU_0',['../group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnu_5f1_925',['RTC_ALRMBR_MNU_1',['../group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnu_5f2_926',['RTC_ALRMBR_MNU_2',['../group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnu_5f3_927',['RTC_ALRMBR_MNU_3',['../group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnu_5fmsk_928',['RTC_ALRMBR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmnu_5fpos_929',['RTC_ALRMBR_MNU_Pos',['../group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk1_930',['RTC_ALRMBR_MSK1',['../group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk1_5fmsk_931',['RTC_ALRMBR_MSK1_Msk',['../group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk1_5fpos_932',['RTC_ALRMBR_MSK1_Pos',['../group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk2_933',['RTC_ALRMBR_MSK2',['../group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk2_5fmsk_934',['RTC_ALRMBR_MSK2_Msk',['../group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk2_5fpos_935',['RTC_ALRMBR_MSK2_Pos',['../group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk3_936',['RTC_ALRMBR_MSK3',['../group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk3_5fmsk_937',['RTC_ALRMBR_MSK3_Msk',['../group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk3_5fpos_938',['RTC_ALRMBR_MSK3_Pos',['../group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk4_939',['RTC_ALRMBR_MSK4',['../group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk4_5fmsk_940',['RTC_ALRMBR_MSK4_Msk',['../group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fmsk4_5fpos_941',['RTC_ALRMBR_MSK4_Pos',['../group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fpm_942',['RTC_ALRMBR_PM',['../group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fpm_5fmsk_943',['RTC_ALRMBR_PM_Msk',['../group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fpm_5fpos_944',['RTC_ALRMBR_PM_Pos',['../group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fst_945',['RTC_ALRMBR_ST',['../group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fst_5f0_946',['RTC_ALRMBR_ST_0',['../group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fst_5f1_947',['RTC_ALRMBR_ST_1',['../group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fst_5f2_948',['RTC_ALRMBR_ST_2',['../group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fst_5fmsk_949',['RTC_ALRMBR_ST_Msk',['../group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fst_5fpos_950',['RTC_ALRMBR_ST_Pos',['../group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fsu_951',['RTC_ALRMBR_SU',['../group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fsu_5f0_952',['RTC_ALRMBR_SU_0',['../group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fsu_5f1_953',['RTC_ALRMBR_SU_1',['../group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fsu_5f2_954',['RTC_ALRMBR_SU_2',['../group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fsu_5f3_955',['RTC_ALRMBR_SU_3',['../group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fsu_5fmsk_956',['RTC_ALRMBR_SU_Msk',['../group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fsu_5fpos_957',['RTC_ALRMBR_SU_Pos',['../group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fwdsel_958',['RTC_ALRMBR_WDSEL',['../group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fwdsel_5fmsk_959',['RTC_ALRMBR_WDSEL_Msk',['../group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0',1,'stm32l053xx.h']]],
  ['rtc_5falrmbr_5fwdsel_5fpos_960',['RTC_ALRMBR_WDSEL_Pos',['../group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37',1,'stm32l053xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_961',['RTC_ALRMBSSR_MASKSS',['../group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244',1,'stm32l053xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5f0_962',['RTC_ALRMBSSR_MASKSS_0',['../group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f',1,'stm32l053xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5f1_963',['RTC_ALRMBSSR_MASKSS_1',['../group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df',1,'stm32l053xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5f2_964',['RTC_ALRMBSSR_MASKSS_2',['../group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc',1,'stm32l053xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5f3_965',['RTC_ALRMBSSR_MASKSS_3',['../group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b',1,'stm32l053xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5fmsk_966',['RTC_ALRMBSSR_MASKSS_Msk',['../group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f',1,'stm32l053xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5fpos_967',['RTC_ALRMBSSR_MASKSS_Pos',['../group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a',1,'stm32l053xx.h']]],
  ['rtc_5falrmbssr_5fss_968',['RTC_ALRMBSSR_SS',['../group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305',1,'stm32l053xx.h']]],
  ['rtc_5falrmbssr_5fss_5fmsk_969',['RTC_ALRMBSSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe',1,'stm32l053xx.h']]],
  ['rtc_5falrmbssr_5fss_5fpos_970',['RTC_ALRMBSSR_SS_Pos',['../group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76',1,'stm32l053xx.h']]],
  ['rtc_5fbackup_5fsupport_971',['RTC_BACKUP_SUPPORT',['../group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd',1,'stm32l053xx.h']]],
  ['rtc_5fbase_972',['RTC_BASE',['../group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022',1,'stm32l053xx.h']]],
  ['rtc_5fbkp0r_973',['RTC_BKP0R',['../group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59',1,'stm32l053xx.h']]],
  ['rtc_5fbkp0r_5fmsk_974',['RTC_BKP0R_Msk',['../group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b',1,'stm32l053xx.h']]],
  ['rtc_5fbkp0r_5fpos_975',['RTC_BKP0R_Pos',['../group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186',1,'stm32l053xx.h']]],
  ['rtc_5fbkp1r_976',['RTC_BKP1R',['../group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56',1,'stm32l053xx.h']]],
  ['rtc_5fbkp1r_5fmsk_977',['RTC_BKP1R_Msk',['../group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686',1,'stm32l053xx.h']]],
  ['rtc_5fbkp1r_5fpos_978',['RTC_BKP1R_Pos',['../group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75',1,'stm32l053xx.h']]],
  ['rtc_5fbkp2r_979',['RTC_BKP2R',['../group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89',1,'stm32l053xx.h']]],
  ['rtc_5fbkp2r_5fmsk_980',['RTC_BKP2R_Msk',['../group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1',1,'stm32l053xx.h']]],
  ['rtc_5fbkp2r_5fpos_981',['RTC_BKP2R_Pos',['../group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388',1,'stm32l053xx.h']]],
  ['rtc_5fbkp3r_982',['RTC_BKP3R',['../group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841',1,'stm32l053xx.h']]],
  ['rtc_5fbkp3r_5fmsk_983',['RTC_BKP3R_Msk',['../group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf',1,'stm32l053xx.h']]],
  ['rtc_5fbkp3r_5fpos_984',['RTC_BKP3R_Pos',['../group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483',1,'stm32l053xx.h']]],
  ['rtc_5fbkp4r_985',['RTC_BKP4R',['../group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c',1,'stm32l053xx.h']]],
  ['rtc_5fbkp4r_5fmsk_986',['RTC_BKP4R_Msk',['../group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab',1,'stm32l053xx.h']]],
  ['rtc_5fbkp4r_5fpos_987',['RTC_BKP4R_Pos',['../group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349',1,'stm32l053xx.h']]],
  ['rtc_5fbkp_5fnumber_988',['RTC_BKP_NUMBER',['../group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalm_989',['RTC_CAL_CALM',['../group___peripheral___registers___bits___definition.html#ga3267ae4e5d0323a75e614b334363714c',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalm_5f0_990',['RTC_CAL_CALM_0',['../group___peripheral___registers___bits___definition.html#gacf22576a04922fa06459038500b0bbb4',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalm_5f1_991',['RTC_CAL_CALM_1',['../group___peripheral___registers___bits___definition.html#ga0858c3752f7f2a0a674f70bd8fde9f1c',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalm_5f2_992',['RTC_CAL_CALM_2',['../group___peripheral___registers___bits___definition.html#gabaa2f3ec1b4b0bb27c6989fcacdb638d',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalm_5f3_993',['RTC_CAL_CALM_3',['../group___peripheral___registers___bits___definition.html#gae0f07763ec27588f3acbd0e61f8f08ac',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalm_5f4_994',['RTC_CAL_CALM_4',['../group___peripheral___registers___bits___definition.html#gafa0c318b1c9b82129199ae44cca4cfe8',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalm_5f5_995',['RTC_CAL_CALM_5',['../group___peripheral___registers___bits___definition.html#ga3db4178222eb2bf1a19f8adfcad8fd14',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalm_5f6_996',['RTC_CAL_CALM_6',['../group___peripheral___registers___bits___definition.html#gaa762235bb9c43c404661465fa5f3a15c',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalm_5f7_997',['RTC_CAL_CALM_7',['../group___peripheral___registers___bits___definition.html#ga9e7f316748601c5c594849e5290d5242',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalm_5f8_998',['RTC_CAL_CALM_8',['../group___peripheral___registers___bits___definition.html#gadc90d6f35f8dfb7df96d47c7e2e64223',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalp_999',['RTC_CAL_CALP',['../group___peripheral___registers___bits___definition.html#ga507aa0827960cc6e0c3f9eec903d8610',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalw16_1000',['RTC_CAL_CALW16',['../group___peripheral___registers___bits___definition.html#gabffc2f4a0136fc79061b3647415f3ac7',1,'stm32l053xx.h']]],
  ['rtc_5fcal_5fcalw8_1001',['RTC_CAL_CALW8',['../group___peripheral___registers___bits___definition.html#ga4b247a3f56c446b2b72c9649c5d5178f',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_1002',['RTC_CALR_CALM',['../group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5f0_1003',['RTC_CALR_CALM_0',['../group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5f1_1004',['RTC_CALR_CALM_1',['../group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5f2_1005',['RTC_CALR_CALM_2',['../group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5f3_1006',['RTC_CALR_CALM_3',['../group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5f4_1007',['RTC_CALR_CALM_4',['../group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5f5_1008',['RTC_CALR_CALM_5',['../group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5f6_1009',['RTC_CALR_CALM_6',['../group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5f7_1010',['RTC_CALR_CALM_7',['../group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5f8_1011',['RTC_CALR_CALM_8',['../group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5fmsk_1012',['RTC_CALR_CALM_Msk',['../group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalm_5fpos_1013',['RTC_CALR_CALM_Pos',['../group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalp_1014',['RTC_CALR_CALP',['../group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalp_5fmsk_1015',['RTC_CALR_CALP_Msk',['../group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalp_5fpos_1016',['RTC_CALR_CALP_Pos',['../group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalw16_1017',['RTC_CALR_CALW16',['../group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalw16_5fmsk_1018',['RTC_CALR_CALW16_Msk',['../group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalw16_5fpos_1019',['RTC_CALR_CALW16_Pos',['../group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalw8_1020',['RTC_CALR_CALW8',['../group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalw8_5fmsk_1021',['RTC_CALR_CALW8_Msk',['../group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e',1,'stm32l053xx.h']]],
  ['rtc_5fcalr_5fcalw8_5fpos_1022',['RTC_CALR_CALW8_Pos',['../group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fadd1h_1023',['RTC_CR_ADD1H',['../group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fadd1h_5fmsk_1024',['RTC_CR_ADD1H_Msk',['../group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fadd1h_5fpos_1025',['RTC_CR_ADD1H_Pos',['../group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falrae_1026',['RTC_CR_ALRAE',['../group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falrae_5fmsk_1027',['RTC_CR_ALRAE_Msk',['../group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falrae_5fpos_1028',['RTC_CR_ALRAE_Pos',['../group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falraie_1029',['RTC_CR_ALRAIE',['../group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falraie_5fmsk_1030',['RTC_CR_ALRAIE_Msk',['../group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falraie_5fpos_1031',['RTC_CR_ALRAIE_Pos',['../group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falrbe_1032',['RTC_CR_ALRBE',['../group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falrbe_5fmsk_1033',['RTC_CR_ALRBE_Msk',['../group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falrbe_5fpos_1034',['RTC_CR_ALRBE_Pos',['../group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falrbie_1035',['RTC_CR_ALRBIE',['../group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falrbie_5fmsk_1036',['RTC_CR_ALRBIE_Msk',['../group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5falrbie_5fpos_1037',['RTC_CR_ALRBIE_Pos',['../group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fbkp_1038',['RTC_CR_BKP',['../group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fbkp_5fmsk_1039',['RTC_CR_BKP_Msk',['../group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fbkp_5fpos_1040',['RTC_CR_BKP_Pos',['../group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fbypshad_1041',['RTC_CR_BYPSHAD',['../group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fbypshad_5fmsk_1042',['RTC_CR_BYPSHAD_Msk',['../group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fbypshad_5fpos_1043',['RTC_CR_BYPSHAD_Pos',['../group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fcoe_1044',['RTC_CR_COE',['../group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fcoe_5fmsk_1045',['RTC_CR_COE_Msk',['../group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fcoe_5fpos_1046',['RTC_CR_COE_Pos',['../group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fcosel_1047',['RTC_CR_COSEL',['../group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fcosel_5fmsk_1048',['RTC_CR_COSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fcosel_5fpos_1049',['RTC_CR_COSEL_Pos',['../group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ffmt_1050',['RTC_CR_FMT',['../group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ffmt_5fmsk_1051',['RTC_CR_FMT_Msk',['../group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ffmt_5fpos_1052',['RTC_CR_FMT_Pos',['../group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fosel_1053',['RTC_CR_OSEL',['../group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fosel_5f0_1054',['RTC_CR_OSEL_0',['../group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fosel_5f1_1055',['RTC_CR_OSEL_1',['../group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fosel_5fmsk_1056',['RTC_CR_OSEL_Msk',['../group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fosel_5fpos_1057',['RTC_CR_OSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fpol_1058',['RTC_CR_POL',['../group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fpol_5fmsk_1059',['RTC_CR_POL_Msk',['../group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fpol_5fpos_1060',['RTC_CR_POL_Pos',['../group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5frefckon_1061',['RTC_CR_REFCKON',['../group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5frefckon_5fmsk_1062',['RTC_CR_REFCKON_Msk',['../group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5frefckon_5fpos_1063',['RTC_CR_REFCKON_Pos',['../group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fsub1h_1064',['RTC_CR_SUB1H',['../group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fsub1h_5fmsk_1065',['RTC_CR_SUB1H_Msk',['../group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fsub1h_5fpos_1066',['RTC_CR_SUB1H_Pos',['../group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ftse_1067',['RTC_CR_TSE',['../group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ftse_5fmsk_1068',['RTC_CR_TSE_Msk',['../group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ftse_5fpos_1069',['RTC_CR_TSE_Pos',['../group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ftsedge_1070',['RTC_CR_TSEDGE',['../group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ftsedge_5fmsk_1071',['RTC_CR_TSEDGE_Msk',['../group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ftsedge_5fpos_1072',['RTC_CR_TSEDGE_Pos',['../group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ftsie_1073',['RTC_CR_TSIE',['../group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ftsie_5fmsk_1074',['RTC_CR_TSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5ftsie_5fpos_1075',['RTC_CR_TSIE_Pos',['../group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwucksel_1076',['RTC_CR_WUCKSEL',['../group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwucksel_5f0_1077',['RTC_CR_WUCKSEL_0',['../group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwucksel_5f1_1078',['RTC_CR_WUCKSEL_1',['../group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwucksel_5f2_1079',['RTC_CR_WUCKSEL_2',['../group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwucksel_5fmsk_1080',['RTC_CR_WUCKSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwucksel_5fpos_1081',['RTC_CR_WUCKSEL_Pos',['../group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwute_1082',['RTC_CR_WUTE',['../group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwute_5fmsk_1083',['RTC_CR_WUTE_Msk',['../group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwute_5fpos_1084',['RTC_CR_WUTE_Pos',['../group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwutie_1085',['RTC_CR_WUTIE',['../group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwutie_5fmsk_1086',['RTC_CR_WUTIE_Msk',['../group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b',1,'stm32l053xx.h']]],
  ['rtc_5fcr_5fwutie_5fpos_1087',['RTC_CR_WUTIE_Pos',['../group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdt_1088',['RTC_DR_DT',['../group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdt_5f0_1089',['RTC_DR_DT_0',['../group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdt_5f1_1090',['RTC_DR_DT_1',['../group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdt_5fmsk_1091',['RTC_DR_DT_Msk',['../group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdt_5fpos_1092',['RTC_DR_DT_Pos',['../group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdu_1093',['RTC_DR_DU',['../group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdu_5f0_1094',['RTC_DR_DU_0',['../group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdu_5f1_1095',['RTC_DR_DU_1',['../group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdu_5f2_1096',['RTC_DR_DU_2',['../group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdu_5f3_1097',['RTC_DR_DU_3',['../group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdu_5fmsk_1098',['RTC_DR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fdu_5fpos_1099',['RTC_DR_DU_Pos',['../group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fmt_1100',['RTC_DR_MT',['../group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fmt_5fmsk_1101',['RTC_DR_MT_Msk',['../group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fmt_5fpos_1102',['RTC_DR_MT_Pos',['../group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fmu_1103',['RTC_DR_MU',['../group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fmu_5f0_1104',['RTC_DR_MU_0',['../group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fmu_5f1_1105',['RTC_DR_MU_1',['../group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fmu_5f2_1106',['RTC_DR_MU_2',['../group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fmu_5f3_1107',['RTC_DR_MU_3',['../group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fmu_5fmsk_1108',['RTC_DR_MU_Msk',['../group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fmu_5fpos_1109',['RTC_DR_MU_Pos',['../group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fwdu_1110',['RTC_DR_WDU',['../group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fwdu_5f0_1111',['RTC_DR_WDU_0',['../group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fwdu_5f1_1112',['RTC_DR_WDU_1',['../group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fwdu_5f2_1113',['RTC_DR_WDU_2',['../group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fwdu_5fmsk_1114',['RTC_DR_WDU_Msk',['../group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fwdu_5fpos_1115',['RTC_DR_WDU_Pos',['../group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyt_1116',['RTC_DR_YT',['../group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyt_5f0_1117',['RTC_DR_YT_0',['../group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyt_5f1_1118',['RTC_DR_YT_1',['../group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyt_5f2_1119',['RTC_DR_YT_2',['../group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyt_5f3_1120',['RTC_DR_YT_3',['../group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyt_5fmsk_1121',['RTC_DR_YT_Msk',['../group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyt_5fpos_1122',['RTC_DR_YT_Pos',['../group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyu_1123',['RTC_DR_YU',['../group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyu_5f0_1124',['RTC_DR_YU_0',['../group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyu_5f1_1125',['RTC_DR_YU_1',['../group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyu_5f2_1126',['RTC_DR_YU_2',['../group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyu_5f3_1127',['RTC_DR_YU_3',['../group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyu_5fmsk_1128',['RTC_DR_YU_Msk',['../group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb',1,'stm32l053xx.h']]],
  ['rtc_5fdr_5fyu_5fpos_1129',['RTC_DR_YU_Pos',['../group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062',1,'stm32l053xx.h']]],
  ['rtc_5firqn_1130',['RTC_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falraf_1131',['RTC_ISR_ALRAF',['../group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falraf_5fmsk_1132',['RTC_ISR_ALRAF_Msk',['../group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falraf_5fpos_1133',['RTC_ISR_ALRAF_Pos',['../group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falrawf_1134',['RTC_ISR_ALRAWF',['../group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falrawf_5fmsk_1135',['RTC_ISR_ALRAWF_Msk',['../group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falrawf_5fpos_1136',['RTC_ISR_ALRAWF_Pos',['../group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falrbf_1137',['RTC_ISR_ALRBF',['../group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falrbf_5fmsk_1138',['RTC_ISR_ALRBF_Msk',['../group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falrbf_5fpos_1139',['RTC_ISR_ALRBF_Pos',['../group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falrbwf_1140',['RTC_ISR_ALRBWF',['../group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falrbwf_5fmsk_1141',['RTC_ISR_ALRBWF_Msk',['../group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5falrbwf_5fpos_1142',['RTC_ISR_ALRBWF_Pos',['../group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5finit_1143',['RTC_ISR_INIT',['../group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5finit_5fmsk_1144',['RTC_ISR_INIT_Msk',['../group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5finit_5fpos_1145',['RTC_ISR_INIT_Pos',['../group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5finitf_1146',['RTC_ISR_INITF',['../group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5finitf_5fmsk_1147',['RTC_ISR_INITF_Msk',['../group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5finitf_5fpos_1148',['RTC_ISR_INITF_Pos',['../group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5finits_1149',['RTC_ISR_INITS',['../group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5finits_5fmsk_1150',['RTC_ISR_INITS_Msk',['../group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5finits_5fpos_1151',['RTC_ISR_INITS_Pos',['../group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5frecalpf_1152',['RTC_ISR_RECALPF',['../group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5frecalpf_5fmsk_1153',['RTC_ISR_RECALPF_Msk',['../group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5frecalpf_5fpos_1154',['RTC_ISR_RECALPF_Pos',['../group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5frsf_1155',['RTC_ISR_RSF',['../group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5frsf_5fmsk_1156',['RTC_ISR_RSF_Msk',['../group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5frsf_5fpos_1157',['RTC_ISR_RSF_Pos',['../group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5fshpf_1158',['RTC_ISR_SHPF',['../group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5fshpf_5fmsk_1159',['RTC_ISR_SHPF_Msk',['../group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5fshpf_5fpos_1160',['RTC_ISR_SHPF_Pos',['../group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftamp1f_1161',['RTC_ISR_TAMP1F',['../group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftamp1f_5fmsk_1162',['RTC_ISR_TAMP1F_Msk',['../group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftamp1f_5fpos_1163',['RTC_ISR_TAMP1F_Pos',['../group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftamp2f_1164',['RTC_ISR_TAMP2F',['../group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftamp2f_5fmsk_1165',['RTC_ISR_TAMP2F_Msk',['../group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftamp2f_5fpos_1166',['RTC_ISR_TAMP2F_Pos',['../group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftsf_1167',['RTC_ISR_TSF',['../group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftsf_5fmsk_1168',['RTC_ISR_TSF_Msk',['../group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftsf_5fpos_1169',['RTC_ISR_TSF_Pos',['../group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftsovf_1170',['RTC_ISR_TSOVF',['../group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftsovf_5fmsk_1171',['RTC_ISR_TSOVF_Msk',['../group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5ftsovf_5fpos_1172',['RTC_ISR_TSOVF_Pos',['../group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5fwutf_1173',['RTC_ISR_WUTF',['../group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5fwutf_5fmsk_1174',['RTC_ISR_WUTF_Msk',['../group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5fwutf_5fpos_1175',['RTC_ISR_WUTF_Pos',['../group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5fwutwf_1176',['RTC_ISR_WUTWF',['../group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5fwutwf_5fmsk_1177',['RTC_ISR_WUTWF_Msk',['../group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2',1,'stm32l053xx.h']]],
  ['rtc_5fisr_5fwutwf_5fpos_1178',['RTC_ISR_WUTWF_Pos',['../group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474',1,'stm32l053xx.h']]],
  ['rtc_5for_5falarmouttype_1179',['RTC_OR_ALARMOUTTYPE',['../group___peripheral___registers___bits___definition.html#gabc7b8cc37645d9e511b9ab179bb83ce1',1,'stm32l053xx.h']]],
  ['rtc_5for_5falarmouttype_5fmsk_1180',['RTC_OR_ALARMOUTTYPE_Msk',['../group___peripheral___registers___bits___definition.html#gaf2b2b81aa8e0fcbce6d8d199e31d7724',1,'stm32l053xx.h']]],
  ['rtc_5for_5falarmouttype_5fpos_1181',['RTC_OR_ALARMOUTTYPE_Pos',['../group___peripheral___registers___bits___definition.html#ga6780158e3292e1db4a798d1ba5f82243',1,'stm32l053xx.h']]],
  ['rtc_5for_5fout_5frmp_1182',['RTC_OR_OUT_RMP',['../group___peripheral___registers___bits___definition.html#ga920d6cbe73a32aed3f40977c1170a491',1,'stm32l053xx.h']]],
  ['rtc_5for_5fout_5frmp_5fmsk_1183',['RTC_OR_OUT_RMP_Msk',['../group___peripheral___registers___bits___definition.html#gae1e7883e788f17a0fb71f53c65ecc66b',1,'stm32l053xx.h']]],
  ['rtc_5for_5fout_5frmp_5fpos_1184',['RTC_OR_OUT_RMP_Pos',['../group___peripheral___registers___bits___definition.html#ga628ceaf8b45fc8c20ddf9c0f1d574508',1,'stm32l053xx.h']]],
  ['rtc_5for_5frtc_5fout_5frmp_1185',['RTC_OR_RTC_OUT_RMP',['../group___peripheral___registers___bits___definition.html#ga9cb5c9d0eb26008d1d419a56a88f92ee',1,'stm32l053xx.h']]],
  ['rtc_5fprer_5fprediv_5fa_1186',['RTC_PRER_PREDIV_A',['../group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711',1,'stm32l053xx.h']]],
  ['rtc_5fprer_5fprediv_5fa_5fmsk_1187',['RTC_PRER_PREDIV_A_Msk',['../group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15',1,'stm32l053xx.h']]],
  ['rtc_5fprer_5fprediv_5fa_5fpos_1188',['RTC_PRER_PREDIV_A_Pos',['../group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe',1,'stm32l053xx.h']]],
  ['rtc_5fprer_5fprediv_5fs_1189',['RTC_PRER_PREDIV_S',['../group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb',1,'stm32l053xx.h']]],
  ['rtc_5fprer_5fprediv_5fs_5fmsk_1190',['RTC_PRER_PREDIV_S_Msk',['../group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab',1,'stm32l053xx.h']]],
  ['rtc_5fprer_5fprediv_5fs_5fpos_1191',['RTC_PRER_PREDIV_S_Pos',['../group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf',1,'stm32l053xx.h']]],
  ['rtc_5fshiftr_5fadd1s_1192',['RTC_SHIFTR_ADD1S',['../group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2',1,'stm32l053xx.h']]],
  ['rtc_5fshiftr_5fadd1s_5fmsk_1193',['RTC_SHIFTR_ADD1S_Msk',['../group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63',1,'stm32l053xx.h']]],
  ['rtc_5fshiftr_5fadd1s_5fpos_1194',['RTC_SHIFTR_ADD1S_Pos',['../group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f',1,'stm32l053xx.h']]],
  ['rtc_5fshiftr_5fsubfs_1195',['RTC_SHIFTR_SUBFS',['../group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450',1,'stm32l053xx.h']]],
  ['rtc_5fshiftr_5fsubfs_5fmsk_1196',['RTC_SHIFTR_SUBFS_Msk',['../group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86',1,'stm32l053xx.h']]],
  ['rtc_5fshiftr_5fsubfs_5fpos_1197',['RTC_SHIFTR_SUBFS_Pos',['../group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318',1,'stm32l053xx.h']]],
  ['rtc_5fssr_5fss_1198',['RTC_SSR_SS',['../group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed',1,'stm32l053xx.h']]],
  ['rtc_5fssr_5fss_5fmsk_1199',['RTC_SSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304',1,'stm32l053xx.h']]],
  ['rtc_5fssr_5fss_5fpos_1200',['RTC_SSR_SS_Pos',['../group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1e_1201',['RTC_TAMPCR_TAMP1E',['../group___peripheral___registers___bits___definition.html#gabbd1764404dfde174d0d4c8389bb6674',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1e_5fmsk_1202',['RTC_TAMPCR_TAMP1E_Msk',['../group___peripheral___registers___bits___definition.html#ga98e37d74a7531f6a4ee2184f6fc71e45',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1e_5fpos_1203',['RTC_TAMPCR_TAMP1E_Pos',['../group___peripheral___registers___bits___definition.html#ga73018a2cd8d1282811a98117f07b4996',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1ie_1204',['RTC_TAMPCR_TAMP1IE',['../group___peripheral___registers___bits___definition.html#gae9b6c4c957ca83db9288754fa452c193',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1ie_5fmsk_1205',['RTC_TAMPCR_TAMP1IE_Msk',['../group___peripheral___registers___bits___definition.html#gae6408b00ac101c2ab28d69cbc7e24cef',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1ie_5fpos_1206',['RTC_TAMPCR_TAMP1IE_Pos',['../group___peripheral___registers___bits___definition.html#gaf2a7f58e2c0b35d8960143b3a1050d4a',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1mf_1207',['RTC_TAMPCR_TAMP1MF',['../group___peripheral___registers___bits___definition.html#gae4078c46387df119649e1bfaffabca85',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1mf_5fmsk_1208',['RTC_TAMPCR_TAMP1MF_Msk',['../group___peripheral___registers___bits___definition.html#ga392ddda0bb239c1cdc09098d2c3e7c85',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1mf_5fpos_1209',['RTC_TAMPCR_TAMP1MF_Pos',['../group___peripheral___registers___bits___definition.html#gac674b47734c62886744fd53050411f35',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1noerase_1210',['RTC_TAMPCR_TAMP1NOERASE',['../group___peripheral___registers___bits___definition.html#gae71fad0da2e5aee9ee4b8be4a281f5d7',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1noerase_5fmsk_1211',['RTC_TAMPCR_TAMP1NOERASE_Msk',['../group___peripheral___registers___bits___definition.html#gaeb8c661b45c53ad9a79a9ceb3417b411',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1noerase_5fpos_1212',['RTC_TAMPCR_TAMP1NOERASE_Pos',['../group___peripheral___registers___bits___definition.html#gaf5afae8019b4a5a55ea4fe7bdff1c09f',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1trg_1213',['RTC_TAMPCR_TAMP1TRG',['../group___peripheral___registers___bits___definition.html#gac070e287342d5cb291165069748e8dff',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1trg_5fmsk_1214',['RTC_TAMPCR_TAMP1TRG_Msk',['../group___peripheral___registers___bits___definition.html#ga1045f3fcfcf33653b8e849630b3d8246',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp1trg_5fpos_1215',['RTC_TAMPCR_TAMP1TRG_Pos',['../group___peripheral___registers___bits___definition.html#ga5aa1e474a7bdf0bab12fe52f88b22d06',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2e_1216',['RTC_TAMPCR_TAMP2E',['../group___peripheral___registers___bits___definition.html#ga446bede20f2b42596d81e4dcbf5cefe3',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2e_5fmsk_1217',['RTC_TAMPCR_TAMP2E_Msk',['../group___peripheral___registers___bits___definition.html#ga55380f23454d9ca6a1c583e87831d86f',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2e_5fpos_1218',['RTC_TAMPCR_TAMP2E_Pos',['../group___peripheral___registers___bits___definition.html#ga56f57562169df108877edec2e34f70d1',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2ie_1219',['RTC_TAMPCR_TAMP2IE',['../group___peripheral___registers___bits___definition.html#ga1a02b882296f921e135bd46517bbda99',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2ie_5fmsk_1220',['RTC_TAMPCR_TAMP2IE_Msk',['../group___peripheral___registers___bits___definition.html#ga74d200b5a4d223f5f883e82972d6a954',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2ie_5fpos_1221',['RTC_TAMPCR_TAMP2IE_Pos',['../group___peripheral___registers___bits___definition.html#gaabc83f3a229d163ed7149f036b6852a4',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2mf_1222',['RTC_TAMPCR_TAMP2MF',['../group___peripheral___registers___bits___definition.html#ga897df96c2314593883c90cf889c43b5f',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2mf_5fmsk_1223',['RTC_TAMPCR_TAMP2MF_Msk',['../group___peripheral___registers___bits___definition.html#gaf46e42e3f2105ebbd437767143307e59',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2mf_5fpos_1224',['RTC_TAMPCR_TAMP2MF_Pos',['../group___peripheral___registers___bits___definition.html#ga4f53e67b6707fa9a9704b98cd865016e',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2noerase_1225',['RTC_TAMPCR_TAMP2NOERASE',['../group___peripheral___registers___bits___definition.html#ga121d916ea8488e824e218417e7d3d023',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2noerase_5fmsk_1226',['RTC_TAMPCR_TAMP2NOERASE_Msk',['../group___peripheral___registers___bits___definition.html#gac4cd62373ee6c45984fb0a10f46038a9',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2noerase_5fpos_1227',['RTC_TAMPCR_TAMP2NOERASE_Pos',['../group___peripheral___registers___bits___definition.html#gacdaaf71a8a3df00a9528725ca5f05250',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2trg_1228',['RTC_TAMPCR_TAMP2TRG',['../group___peripheral___registers___bits___definition.html#ga8860fb7b16aaa53150caa573114ecd3c',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2trg_5fmsk_1229',['RTC_TAMPCR_TAMP2TRG_Msk',['../group___peripheral___registers___bits___definition.html#ga26c76825aa7e07daf3adabfeb954a2b1',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamp2trg_5fpos_1230',['RTC_TAMPCR_TAMP2TRG_Pos',['../group___peripheral___registers___bits___definition.html#gaa190f085acf2d0ced09ea0266131592e',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampflt_1231',['RTC_TAMPCR_TAMPFLT',['../group___peripheral___registers___bits___definition.html#ga450f7971c7037762cf688560d746e1b0',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampflt_5f0_1232',['RTC_TAMPCR_TAMPFLT_0',['../group___peripheral___registers___bits___definition.html#ga883ca16d0d05d580b8dc6c82ed1d7305',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampflt_5f1_1233',['RTC_TAMPCR_TAMPFLT_1',['../group___peripheral___registers___bits___definition.html#ga1abede0bb2ad9d291aad5969994b603a',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampflt_5fmsk_1234',['RTC_TAMPCR_TAMPFLT_Msk',['../group___peripheral___registers___bits___definition.html#gad8f1e38b01a7e076ae5cdb2c3f76cf75',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampflt_5fpos_1235',['RTC_TAMPCR_TAMPFLT_Pos',['../group___peripheral___registers___bits___definition.html#ga2e407179fb0553f803f34b66acab9ca8',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampfreq_1236',['RTC_TAMPCR_TAMPFREQ',['../group___peripheral___registers___bits___definition.html#gabf341a77dee9cbd5a0272c23bf074af6',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampfreq_5f0_1237',['RTC_TAMPCR_TAMPFREQ_0',['../group___peripheral___registers___bits___definition.html#gabd672b571bc4d8c189b1fa7b664d5c74',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampfreq_5f1_1238',['RTC_TAMPCR_TAMPFREQ_1',['../group___peripheral___registers___bits___definition.html#ga907933e9d7271be72a1b592b33e14ca2',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampfreq_5f2_1239',['RTC_TAMPCR_TAMPFREQ_2',['../group___peripheral___registers___bits___definition.html#ga26dc177350926d6a57c613606f3ff0e9',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampfreq_5fmsk_1240',['RTC_TAMPCR_TAMPFREQ_Msk',['../group___peripheral___registers___bits___definition.html#ga091ed26cee7a39a2e233e6f0f2365d9a',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampfreq_5fpos_1241',['RTC_TAMPCR_TAMPFREQ_Pos',['../group___peripheral___registers___bits___definition.html#ga660dd7f12375da0843c3d3ef69987651',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampie_1242',['RTC_TAMPCR_TAMPIE',['../group___peripheral___registers___bits___definition.html#gad1049df9ea1be84ac20a4b445586e4f7',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampie_5fmsk_1243',['RTC_TAMPCR_TAMPIE_Msk',['../group___peripheral___registers___bits___definition.html#ga0bce01844bee9283177678304dd07d5a',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampie_5fpos_1244',['RTC_TAMPCR_TAMPIE_Pos',['../group___peripheral___registers___bits___definition.html#ga7171a5df90198c3b4b0053f3de91b130',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampprch_1245',['RTC_TAMPCR_TAMPPRCH',['../group___peripheral___registers___bits___definition.html#ga297c0d23e0d9ff169f3c195d1e6c12df',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampprch_5f0_1246',['RTC_TAMPCR_TAMPPRCH_0',['../group___peripheral___registers___bits___definition.html#ga9871e15634e7eb50948fda4de85894fd',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampprch_5f1_1247',['RTC_TAMPCR_TAMPPRCH_1',['../group___peripheral___registers___bits___definition.html#ga8806827095c8ed730640a2f63600a357',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampprch_5fmsk_1248',['RTC_TAMPCR_TAMPPRCH_Msk',['../group___peripheral___registers___bits___definition.html#gac8ddaea72771ecfc43a3e229ee8074de',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampprch_5fpos_1249',['RTC_TAMPCR_TAMPPRCH_Pos',['../group___peripheral___registers___bits___definition.html#gafc74eeac2ea5ec672ff12151d3e59aeb',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamppudis_1250',['RTC_TAMPCR_TAMPPUDIS',['../group___peripheral___registers___bits___definition.html#ga3d3f88dd32936b9efa96f806b017a8a0',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamppudis_5fmsk_1251',['RTC_TAMPCR_TAMPPUDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga387baf51c02f993befac41120b14f953',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftamppudis_5fpos_1252',['RTC_TAMPCR_TAMPPUDIS_Pos',['../group___peripheral___registers___bits___definition.html#ga971712ca490b3fdbcc4e70a5ed8d2851',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampts_1253',['RTC_TAMPCR_TAMPTS',['../group___peripheral___registers___bits___definition.html#ga489f9ff999d3cfa87028b6357163a384',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampts_5fmsk_1254',['RTC_TAMPCR_TAMPTS_Msk',['../group___peripheral___registers___bits___definition.html#ga7a23829006d1a9f0ba904bee377c5fc4',1,'stm32l053xx.h']]],
  ['rtc_5ftampcr_5ftampts_5fpos_1255',['RTC_TAMPCR_TAMPTS_Pos',['../group___peripheral___registers___bits___definition.html#ga026c27a9bf225a313b5deabe70b315d1',1,'stm32l053xx.h']]],
  ['rtc_5ftamper1_5fsupport_1256',['RTC_TAMPER1_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b',1,'stm32l053xx.h']]],
  ['rtc_5ftamper2_5fsupport_1257',['RTC_TAMPER2_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fht_1258',['RTC_TR_HT',['../group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fht_5f0_1259',['RTC_TR_HT_0',['../group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fht_5f1_1260',['RTC_TR_HT_1',['../group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fht_5fmsk_1261',['RTC_TR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fht_5fpos_1262',['RTC_TR_HT_Pos',['../group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fhu_1263',['RTC_TR_HU',['../group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fhu_5f0_1264',['RTC_TR_HU_0',['../group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fhu_5f1_1265',['RTC_TR_HU_1',['../group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fhu_5f2_1266',['RTC_TR_HU_2',['../group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fhu_5f3_1267',['RTC_TR_HU_3',['../group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fhu_5fmsk_1268',['RTC_TR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fhu_5fpos_1269',['RTC_TR_HU_Pos',['../group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnt_1270',['RTC_TR_MNT',['../group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnt_5f0_1271',['RTC_TR_MNT_0',['../group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnt_5f1_1272',['RTC_TR_MNT_1',['../group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnt_5f2_1273',['RTC_TR_MNT_2',['../group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnt_5fmsk_1274',['RTC_TR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnt_5fpos_1275',['RTC_TR_MNT_Pos',['../group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnu_1276',['RTC_TR_MNU',['../group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnu_5f0_1277',['RTC_TR_MNU_0',['../group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnu_5f1_1278',['RTC_TR_MNU_1',['../group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnu_5f2_1279',['RTC_TR_MNU_2',['../group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnu_5f3_1280',['RTC_TR_MNU_3',['../group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnu_5fmsk_1281',['RTC_TR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fmnu_5fpos_1282',['RTC_TR_MNU_Pos',['../group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fpm_1283',['RTC_TR_PM',['../group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fpm_5fmsk_1284',['RTC_TR_PM_Msk',['../group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fpm_5fpos_1285',['RTC_TR_PM_Pos',['../group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fst_1286',['RTC_TR_ST',['../group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fst_5f0_1287',['RTC_TR_ST_0',['../group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fst_5f1_1288',['RTC_TR_ST_1',['../group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fst_5f2_1289',['RTC_TR_ST_2',['../group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fst_5fmsk_1290',['RTC_TR_ST_Msk',['../group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fst_5fpos_1291',['RTC_TR_ST_Pos',['../group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fsu_1292',['RTC_TR_SU',['../group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fsu_5f0_1293',['RTC_TR_SU_0',['../group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fsu_5f1_1294',['RTC_TR_SU_1',['../group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fsu_5f2_1295',['RTC_TR_SU_2',['../group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fsu_5f3_1296',['RTC_TR_SU_3',['../group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fsu_5fmsk_1297',['RTC_TR_SU_Msk',['../group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5',1,'stm32l053xx.h']]],
  ['rtc_5ftr_5fsu_5fpos_1298',['RTC_TR_SU_Pos',['../group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdt_1299',['RTC_TSDR_DT',['../group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdt_5f0_1300',['RTC_TSDR_DT_0',['../group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdt_5f1_1301',['RTC_TSDR_DT_1',['../group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdt_5fmsk_1302',['RTC_TSDR_DT_Msk',['../group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdt_5fpos_1303',['RTC_TSDR_DT_Pos',['../group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdu_1304',['RTC_TSDR_DU',['../group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdu_5f0_1305',['RTC_TSDR_DU_0',['../group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdu_5f1_1306',['RTC_TSDR_DU_1',['../group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdu_5f2_1307',['RTC_TSDR_DU_2',['../group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdu_5f3_1308',['RTC_TSDR_DU_3',['../group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdu_5fmsk_1309',['RTC_TSDR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fdu_5fpos_1310',['RTC_TSDR_DU_Pos',['../group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fmt_1311',['RTC_TSDR_MT',['../group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fmt_5fmsk_1312',['RTC_TSDR_MT_Msk',['../group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fmt_5fpos_1313',['RTC_TSDR_MT_Pos',['../group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fmu_1314',['RTC_TSDR_MU',['../group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fmu_5f0_1315',['RTC_TSDR_MU_0',['../group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fmu_5f1_1316',['RTC_TSDR_MU_1',['../group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fmu_5f2_1317',['RTC_TSDR_MU_2',['../group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fmu_5f3_1318',['RTC_TSDR_MU_3',['../group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fmu_5fmsk_1319',['RTC_TSDR_MU_Msk',['../group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fmu_5fpos_1320',['RTC_TSDR_MU_Pos',['../group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fwdu_1321',['RTC_TSDR_WDU',['../group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fwdu_5f0_1322',['RTC_TSDR_WDU_0',['../group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fwdu_5f1_1323',['RTC_TSDR_WDU_1',['../group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fwdu_5f2_1324',['RTC_TSDR_WDU_2',['../group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fwdu_5fmsk_1325',['RTC_TSDR_WDU_Msk',['../group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf',1,'stm32l053xx.h']]],
  ['rtc_5ftsdr_5fwdu_5fpos_1326',['RTC_TSDR_WDU_Pos',['../group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33',1,'stm32l053xx.h']]],
  ['rtc_5ftsssr_5fss_1327',['RTC_TSSSR_SS',['../group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9',1,'stm32l053xx.h']]],
  ['rtc_5ftsssr_5fss_5fmsk_1328',['RTC_TSSSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd',1,'stm32l053xx.h']]],
  ['rtc_5ftsssr_5fss_5fpos_1329',['RTC_TSSSR_SS_Pos',['../group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fht_1330',['RTC_TSTR_HT',['../group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fht_5f0_1331',['RTC_TSTR_HT_0',['../group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fht_5f1_1332',['RTC_TSTR_HT_1',['../group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fht_5fmsk_1333',['RTC_TSTR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fht_5fpos_1334',['RTC_TSTR_HT_Pos',['../group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fhu_1335',['RTC_TSTR_HU',['../group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fhu_5f0_1336',['RTC_TSTR_HU_0',['../group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fhu_5f1_1337',['RTC_TSTR_HU_1',['../group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fhu_5f2_1338',['RTC_TSTR_HU_2',['../group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fhu_5f3_1339',['RTC_TSTR_HU_3',['../group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fhu_5fmsk_1340',['RTC_TSTR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fhu_5fpos_1341',['RTC_TSTR_HU_Pos',['../group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnt_1342',['RTC_TSTR_MNT',['../group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnt_5f0_1343',['RTC_TSTR_MNT_0',['../group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnt_5f1_1344',['RTC_TSTR_MNT_1',['../group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnt_5f2_1345',['RTC_TSTR_MNT_2',['../group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnt_5fmsk_1346',['RTC_TSTR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnt_5fpos_1347',['RTC_TSTR_MNT_Pos',['../group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnu_1348',['RTC_TSTR_MNU',['../group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnu_5f0_1349',['RTC_TSTR_MNU_0',['../group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnu_5f1_1350',['RTC_TSTR_MNU_1',['../group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnu_5f2_1351',['RTC_TSTR_MNU_2',['../group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnu_5f3_1352',['RTC_TSTR_MNU_3',['../group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnu_5fmsk_1353',['RTC_TSTR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fmnu_5fpos_1354',['RTC_TSTR_MNU_Pos',['../group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fpm_1355',['RTC_TSTR_PM',['../group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fpm_5fmsk_1356',['RTC_TSTR_PM_Msk',['../group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fpm_5fpos_1357',['RTC_TSTR_PM_Pos',['../group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fst_1358',['RTC_TSTR_ST',['../group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fst_5f0_1359',['RTC_TSTR_ST_0',['../group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fst_5f1_1360',['RTC_TSTR_ST_1',['../group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fst_5f2_1361',['RTC_TSTR_ST_2',['../group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fst_5fmsk_1362',['RTC_TSTR_ST_Msk',['../group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fst_5fpos_1363',['RTC_TSTR_ST_Pos',['../group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fsu_1364',['RTC_TSTR_SU',['../group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fsu_5f0_1365',['RTC_TSTR_SU_0',['../group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fsu_5f1_1366',['RTC_TSTR_SU_1',['../group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fsu_5f2_1367',['RTC_TSTR_SU_2',['../group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fsu_5f3_1368',['RTC_TSTR_SU_3',['../group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fsu_5fmsk_1369',['RTC_TSTR_SU_Msk',['../group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4',1,'stm32l053xx.h']]],
  ['rtc_5ftstr_5fsu_5fpos_1370',['RTC_TSTR_SU_Pos',['../group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4',1,'stm32l053xx.h']]],
  ['rtc_5ftypedef_1371',['RTC_TypeDef',['../struct_r_t_c___type_def.html',1,'']]],
  ['rtc_5fwakeup_5fsupport_1372',['RTC_WAKEUP_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272',1,'stm32l053xx.h']]],
  ['rtc_5fwpr_5fkey_1373',['RTC_WPR_KEY',['../group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07',1,'stm32l053xx.h']]],
  ['rtc_5fwpr_5fkey_5fmsk_1374',['RTC_WPR_KEY_Msk',['../group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1',1,'stm32l053xx.h']]],
  ['rtc_5fwpr_5fkey_5fpos_1375',['RTC_WPR_KEY_Pos',['../group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846',1,'stm32l053xx.h']]],
  ['rtc_5fwutr_5fwut_1376',['RTC_WUTR_WUT',['../group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb',1,'stm32l053xx.h']]],
  ['rtc_5fwutr_5fwut_5fmsk_1377',['RTC_WUTR_WUT_Msk',['../group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0',1,'stm32l053xx.h']]],
  ['rtc_5fwutr_5fwut_5fpos_1378',['RTC_WUTR_WUT_Pos',['../group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e',1,'stm32l053xx.h']]],
  ['rtor_1379',['RTOR',['../struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8',1,'USART_TypeDef']]],
  ['rtsr_1380',['RTSR',['../struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675',1,'EXTI_TypeDef']]],
  ['rxcrcr_1381',['RXCRCR',['../struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0',1,'SPI_TypeDef']]],
  ['rxdr_1382',['RXDR',['../struct_i2_c___type_def.html#a43d30d8efd8e4606663c7cb8d2565e12',1,'I2C_TypeDef']]]
];
