vhdl xil_defaultlib  \
"../../../bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_axi_bram_ctrl_0_0/sim/UART_BRAM_Interfacing_axi_bram_ctrl_0_0.vhd" \
"../../../bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_proc_sys_reset_0_0/sim/UART_BRAM_Interfacing_proc_sys_reset_0_0.vhd" \
"../../../bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_smartconnect_1_0/bd_0/ip/ip_1/sim/bd_1034_psr_aclk_0.vhd" \
"../../../bd/UART_BRAM_Interfacing/sim/UART_BRAM_Interfacing.vhd" \
"../../../bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_clk_divider_0_1/sim/UART_BRAM_Interfacing_clk_divider_0_1.vhd" \
"../../../bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_rx_mod_0_1/sim/UART_BRAM_Interfacing_rx_mod_0_1.vhd" \
"../../../bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_padder_0_1/sim/UART_BRAM_Interfacing_padder_0_1.vhd" \

nosort
