//*****************************************************************************
//
//! @file am_devices_display_ls013b4dn04.c
//!
//! @brief Driver for handling low-level graphics and display operations for
//!        the AdaFruit Sharp LS013B4DN04 Memory LCD.
//
//*****************************************************************************

//*****************************************************************************
//
// Copyright (c) 2017, Ambiq Micro
// All rights reserved.
// 
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
// 
// 1. Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
// 
// 2. Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution.
// 
// 3. Neither the name of the copyright holder nor the names of its
// contributors may be used to endorse or promote products derived from this
// software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//
// This is part of revision 1.2.8 of the AmbiqSuite Development Package.
//
//*****************************************************************************

#ifndef AM_DEVICES_DISPLAY_QG9696TSWHG04_H
#define AM_DEVICES_DISPLAY_QG9696TSWHG04_H

#include "am_mcu_apollo.h"

#ifdef __cplusplus
extern "C"
{
#endif

//*****************************************************************************
//
// C99
//
//*****************************************************************************
#include <stdint.h>
#include <stdbool.h>

//*****************************************************************************
//
// Specific display macro definitions
//
//*****************************************************************************
//
// Define the physical size of the screen (inches)
//
#define AM_DISPLAY_QG9696TSWHG04_SCREEN_SIZE 0.94F

//
// Define the screen dimensions for the QG9696TSWHG04 memory display.
//
#define AM_DISPLAY_QG9696TSWHG04_WIDTH              96
#define AM_DISPLAY_QG9696TSWHG04_HEIGHT             96
#define AM_DISPLAY_QG9696TSWHG04_POLARITY           0

//
// Define the value written to the framebuffer to clear the screen.
//
#define QG9696TSWHG04_FB_CLEAR_VALUE                0x00

//
// Define the display commands
//
#define QG9696TSWHG04_CMD3B_SET_COL_ADDR            0x15
#define QG9696TSWHG04_CMDxB_HORZ_SCROLL_SETUPA      0x26
#define QG9696TSWHG04_CMDxB_HORZ_SCROLL_SETUPB      0x27
#define QG9696TSWHG04_CMDxB_HORZ_SCROLL_DEACTIVATE  0x2E
#define QG9696TSWHG04_CMDxB_HORZ_SCROLL_ACTIVATE    0x2F
#define QG9696TSWHG04_CMD3B_SET_ROW_ADDR            0x75
#define QG9696TSWHG04_CMD2B_SET_CONTRAST_CURRENT    0x81
#define QG9696TSWHG04_CMD1B_NOP                     QG9696TSWHG04_CMD1B_NOP0
#define QG9696TSWHG04_CMD1B_NOP0                    0x84
#define QG9696TSWHG04_CMD1B_NOP1                    0x85
#define QG9696TSWHG04_CMD1B_NOP2                    0x86
#define QG9696TSWHG04_CMD2B_SET_REMAP               0xA0
#define QG9696TSWHG04_CMD2B_SET_START_LINE          0xA1
#define QG9696TSWHG04_CMD2B_SET_OFFSET              0xA2
#define QG9696TSWHG04_CMD1B_SETMODE_NORMAL          0xA4
#define QG9696TSWHG04_CMD1B_SETMODE_ON              0xA5
#define QG9696TSWHG04_CMD1B_SETMODE_OFF             0xA6
#define QG9696TSWHG04_CMD1B_SETMODE_INVERT          0xA7
#define QG9696TSWHG04_CMD2B_SET_MULTIPLEX           0xA8
#define QG9696TSWHG04_CMD2B_SELECT_FUNC             0xAB
#define QG9696TSWHG04_CMD1B_DISPLAY_OFF             0xAE
#define QG9696TSWHG04_CMD1B_DISPLAY_ON              0xAF
#define QG9696TSWHG04_CMD2B_SET_PHASE_LEN           0xB1
#define QG9696TSWHG04_CMD1B_NOP3                    0xB2
#define QG9696TSWHG04_CMD2B_SET_CLK_DIVIDER         0xB3
#define QG9696TSWHG04_CMD2B_SET_GPIO                0xB5
#define QG9696TSWHG04_CMD2B_SET_2ND_PRECHARGE       0xB6
#define SSD1327_CMDxB_SET_GRAYSCALE_TBL             0xB8
#define SSD1327_CMDxB_SET_DEF_GRAYSCALE_TBL         0xB9
#define QG9696TSWHG04_CMD1B_NOP4                    0xBB
#define QG9696TSWHG04_CMD2B_SET_PRECHARGE_VOLT      0xBC
#define QG9696TSWHG04_CMD2B_SET_VCOMH_VOLT          0xBE
#define QG9696TSWHG04_CMD2B_SELECT_FUNC_B           0xD5
#define QG9696TSWHG04_CMD2B_SET_CMD_LOCK            0xFD

//
// Define the display commands (reversed)
// These are the commands we'll use with the Ambiq IOM in bit-reversed mode.
//
#define QG9696TSWHG04_RCMD3B_SET_COL_ADDR           0xA8    // 0x15
#define QG9696TSWHG04_RCMDxB_HORZ_SCROLL_SETUPA     0x64    // 0x26
#define QG9696TSWHG04_RCMDxB_HORZ_SCROLL_SETUPB     0xE4    // 0x27
#define QG9696TSWHG04_RCMDxB_HORZ_SCROLL_DEACTIVATE 0x74    // 0x2E
#define QG9696TSWHG04_RCMDxB_HORZ_SCROLL_ACTIVATE   0xF4    // 0x2F
#define QG9696TSWHG04_RCMD3B_SET_ROW_ADDR           0xAE    // 0x75
#define QG9696TSWHG04_RCMD2B_SET_CONTRAST_CURRENT   0x81    // 0x81
#define QG9696TSWHG04_RCMD1B_NOP                    QG9696TSWHG04_RCMD1B_NOP0
#define QG9696TSWHG04_RCMD1B_NOP0                   0x21    // 0x84
#define QG9696TSWHG04_RCMD1B_NOP1                   0xA1    // 0x85
#define QG9696TSWHG04_RCMD1B_NOP2                   0x61    // 0x86
#define QG9696TSWHG04_RCMD2B_SET_REMAP              0x05    // 0xA0
#define QG9696TSWHG04_RCMD2B_SET_START_LINE         0x85    // 0xA1
#define QG9696TSWHG04_RCMD2B_SET_OFFSET             0x45    // 0xA2
#define QG9696TSWHG04_RCMD1B_SETMODE_NORMAL         0x25    // 0xA4
#define QG9696TSWHG04_RCMD1B_SETMODE_ON             0xA5    // 0xA5
#define QG9696TSWHG04_RCMD1B_SETMODE_OFF            0x65    // 0xA6
#define QG9696TSWHG04_RCMD1B_SETMODE_INVERT         0xE5    // 0xA7
#define QG9696TSWHG04_RCMD2B_SET_MULTIPLEX          0x15    // 0xA8
#define QG9696TSWHG04_RCMD2B_SELECT_FUNC            0xD5    // 0xAB
#define QG9696TSWHG04_RCMD1B_DISPLAY_OFF            0x75    // 0xAE
#define QG9696TSWHG04_RCMD1B_DISPLAY_ON             0xF5    // 0xAF
#define QG9696TSWHG04_RCMD2B_SET_PHASE_LEN          0x8D    // 0xB1
#define QG9696TSWHG04_RCMD1B_NOP3                   0x4D    // 0xB2
#define QG9696TSWHG04_RCMD2B_SET_CLK_DIVIDER        0xCD    // 0xB3
#define QG9696TSWHG04_RCMD2B_SET_GPIO               0xAD    // 0xB5
#define QG9696TSWHG04_RCMD2B_SET_2ND_PRECHARGE      0x6D    // 0xB6
#define SSD1327_RCMDxB_SET_GRAYSCALE_TBL            0x1D    // 0xB8
#define SSD1327_RCMDxB_SET_DEF_GRAYSCALE_TBL        0x9D    // 0xB9
#define QG9696TSWHG04_RCMD1B_NOP4                   0xDD    // 0xBB
#define QG9696TSWHG04_RCMD2B_SET_PRECHARGE_VOLT     0x3D    // 0xBC
#define QG9696TSWHG04_RCMD2B_SET_VCOMH_VOLT         0x7D    // 0xBE
#define QG9696TSWHG04_RCMD2B_SELECT_FUNC_B          0xAB    // 0xD5
#define QG9696TSWHG04_RCMD2B_SET_CMD_LOCK           0xBF    // 0xFD

//*****************************************************************************
//
// Device data structure used for display devices.
//
//*****************************************************************************
typedef struct
{
    //*************************************************************************
    // Parameters supplied by application.
    //*************************************************************************

    //
    // Framebuffer pointer.
    // Note - framebuffer must be guaranteed to be 32-bit aligned.
    //
    uint8_t *pui8Framebuffer;

    //
    // IOM SPI information.
    // The order of the following 6 members are critical.  Do Not Change!
    // The first is the SPI chip select pin number.
    // The next 5 members will also be used for calls to am_hal_iom_spi_write()
    // and are named exactly the same as the HAl function parameters.  The order
    // is critical and must be maintained as is, and all must be 32-bit aligned.
    // ui32Module and ui32ChipSelect must be filled in by the application.
    //
    uint32_t    ui32ChipSelectPin;  // AM_BSP_GPIO_IOM1_DISPLAY_CS (app)
    uint32_t    ui32Module;         // AM_BSP_IOM_DISPLAY_INST (app supplied)
    uint32_t    ui32ChipSelect;     // AM_BSP_IOM_DISPLAY_NCE  (app supplied)
    uint32_t    ui32DCselect;       // AM_BSP_GPIO_DISPLAY_D_C (app supplied)

    //*************************************************************************
    // Parameters supplied by the display driver after call to
    // am_devices_display_qg9696tswhg04_init().
    //*************************************************************************
    //
    // Display width (X dimension).
    //
    uint32_t ui32DisplayWidth;

    //
    // Display height (Y dimension).
    //
    uint32_t ui32DisplayHeight;

    //
    // Display background polarity.  The frame buffer handler will use this to
    //  determine the polarity used in the frame buffer.
    //  Set to 1 if the background clears with 1s (0xffs).
    //  Set to 0 if the background clears with 0s (0x00s).
    //
    uint32_t ui32DisplayBkgndPolarity;

    //
    // Hardware refresh period (in ms).
    // This is the required number of milliseconds between calls
    // to am_devices_display_qg9696tswhg04_hw_refresh().
    //
    uint32_t ui32HwRefreshMs;
}
am_devices_display_qg9696tswhg04_t;

//*****************************************************************************
//
// External variable definitions
//
//*****************************************************************************

//*****************************************************************************
//
// External function definitions
//
//*****************************************************************************
extern uint32_t am_devices_display_qg9696tswhg04_init(
                        am_devices_display_qg9696tswhg04_t *psDisplayContext);
extern void am_devices_display_qg9696tswhg04_callbacks_config(
                        am_hal_iom_callback_t pfnYield,
                        am_hal_iom_callback_t pfnCallback);
extern void am_devices_display_qg9696tswhg04_screen_clear(
                        am_devices_display_qg9696tswhg04_t *psDisplayContext);
extern bool am_devices_display_qg9696tswhg04_hw_refresh(
                        am_devices_display_qg9696tswhg04_t *psDisplayContext,
                        bool bFullScreenRefresh);
extern void  am_devices_display_qg9696tswhg04_lines_copy(
                        am_devices_display_qg9696tswhg04_t *psDisplayContext,
                        uint32_t u32BegLineNum,
                        uint32_t u32EndLineNum);

#ifdef __cplusplus
}
#endif

#endif // AM_DEVICES_DISPLAY_QG9696TSWHG04_H

