SIM:= iverilog
EG_NAME:= fifo
TB_BSV:= asynch_fifo_testbench
TB_BSV_TOP:= mk_asynch_fifo_testbench
