--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml phases.twx phases.ncd -o phases.twr phases.pcf -ucf
simon.ucf

Design file:              phases.ncd
Physical constraint file: phases.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 8.33333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4978 paths analyzed, 237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.842ns.
--------------------------------------------------------------------------------

Paths for end point i_28 (SLICE_X12Y14.G2), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_18 (FF)
  Destination:          i_28 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.800ns (Levels of Logic = 6)
  Clock Path Skew:      -0.042ns (0.006 - 0.048)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_18 to i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.YQ       Tcko                  0.676   i<19>
                                                       i_18
    SLICE_X15Y8.F2       net (fanout=4)        1.166   i<18>
    SLICE_X15Y8.COUT     Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_lut<6>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.XB      Tcinxb                0.296   Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y5.G4       net (fanout=9)        1.162   Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y5.Y        Tilo                  0.707   i<8>
                                                       i_mux0000<0>11_1
    SLICE_X12Y14.G2      net (fanout=10)       1.521   i_mux0000<0>11
    SLICE_X12Y14.CLK     Tgck                  0.817   i<29>
                                                       i_mux0000<28>1
                                                       i_28
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (3.951ns logic, 3.849ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_12 (FF)
  Destination:          i_28 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.716ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.006 - 0.057)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_12 to i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.676   i<13>
                                                       i_12
    SLICE_X15Y6.F1       net (fanout=4)        0.822   i<12>
    SLICE_X15Y6.COUT     Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<3>
                                                       Mcompar_state_cmp_lt0000_lut<2>
                                                       Mcompar_state_cmp_lt0000_cy<2>
                                                       Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<5>
                                                       Mcompar_state_cmp_lt0000_cy<4>
                                                       Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.XB      Tcinxb                0.296   Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y5.G4       net (fanout=9)        1.162   Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y5.Y        Tilo                  0.707   i<8>
                                                       i_mux0000<0>11_1
    SLICE_X12Y14.G2      net (fanout=10)       1.521   i_mux0000<0>11
    SLICE_X12Y14.CLK     Tgck                  0.817   i<29>
                                                       i_mux0000<28>1
                                                       i_28
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (4.211ns logic, 3.505ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_9 (FF)
  Destination:          i_28 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.673ns (Levels of Logic = 9)
  Clock Path Skew:      -0.049ns (0.210 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_9 to i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.XQ       Tcko                  0.631   i<9>
                                                       i_9
    SLICE_X15Y5.G3       net (fanout=4)        0.711   i<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   Mcompar_state_cmp_lt0000_cy<1>
                                                       Mcompar_state_cmp_lt0000_lut<1>
                                                       Mcompar_state_cmp_lt0000_cy<1>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<1>
    SLICE_X15Y6.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<3>
                                                       Mcompar_state_cmp_lt0000_cy<2>
                                                       Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<5>
                                                       Mcompar_state_cmp_lt0000_cy<4>
                                                       Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.XB      Tcinxb                0.296   Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y5.G4       net (fanout=9)        1.162   Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y5.Y        Tilo                  0.707   i<8>
                                                       i_mux0000<0>11_1
    SLICE_X12Y14.G2      net (fanout=10)       1.521   i_mux0000<0>11
    SLICE_X12Y14.CLK     Tgck                  0.817   i<29>
                                                       i_mux0000<28>1
                                                       i_28
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (4.279ns logic, 3.394ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point i_12 (SLICE_X12Y7.G3), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_18 (FF)
  Destination:          i_12 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.803ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_18 to i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.YQ       Tcko                  0.676   i<19>
                                                       i_18
    SLICE_X15Y8.F2       net (fanout=4)        1.166   i<18>
    SLICE_X15Y8.COUT     Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_lut<6>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.XB      Tcinxb                0.296   Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.G1      net (fanout=9)        0.858   Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.Y       Tilo                  0.707   i<21>
                                                       i_mux0000<0>21
    SLICE_X12Y7.G3       net (fanout=16)       1.828   N5
    SLICE_X12Y7.CLK      Tgck                  0.817   i<13>
                                                       i_mux0000<12>1
                                                       i_12
    -------------------------------------------------  ---------------------------
    Total                                      7.803ns (3.951ns logic, 3.852ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_12 (FF)
  Destination:          i_12 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.719ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_12 to i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.676   i<13>
                                                       i_12
    SLICE_X15Y6.F1       net (fanout=4)        0.822   i<12>
    SLICE_X15Y6.COUT     Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<3>
                                                       Mcompar_state_cmp_lt0000_lut<2>
                                                       Mcompar_state_cmp_lt0000_cy<2>
                                                       Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<5>
                                                       Mcompar_state_cmp_lt0000_cy<4>
                                                       Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.XB      Tcinxb                0.296   Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.G1      net (fanout=9)        0.858   Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.Y       Tilo                  0.707   i<21>
                                                       i_mux0000<0>21
    SLICE_X12Y7.G3       net (fanout=16)       1.828   N5
    SLICE_X12Y7.CLK      Tgck                  0.817   i<13>
                                                       i_mux0000<12>1
                                                       i_12
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (4.211ns logic, 3.508ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_9 (FF)
  Destination:          i_12 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.676ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.252 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_9 to i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.XQ       Tcko                  0.631   i<9>
                                                       i_9
    SLICE_X15Y5.G3       net (fanout=4)        0.711   i<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   Mcompar_state_cmp_lt0000_cy<1>
                                                       Mcompar_state_cmp_lt0000_lut<1>
                                                       Mcompar_state_cmp_lt0000_cy<1>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<1>
    SLICE_X15Y6.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<3>
                                                       Mcompar_state_cmp_lt0000_cy<2>
                                                       Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<5>
                                                       Mcompar_state_cmp_lt0000_cy<4>
                                                       Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.XB      Tcinxb                0.296   Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.G1      net (fanout=9)        0.858   Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.Y       Tilo                  0.707   i<21>
                                                       i_mux0000<0>21
    SLICE_X12Y7.G3       net (fanout=16)       1.828   N5
    SLICE_X12Y7.CLK      Tgck                  0.817   i<13>
                                                       i_mux0000<12>1
                                                       i_12
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (4.279ns logic, 3.397ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point i_15 (SLICE_X12Y6.F3), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_18 (FF)
  Destination:          i_15 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.787ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_18 to i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.YQ       Tcko                  0.676   i<19>
                                                       i_18
    SLICE_X15Y8.F2       net (fanout=4)        1.166   i<18>
    SLICE_X15Y8.COUT     Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_lut<6>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.XB      Tcinxb                0.296   Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.G1      net (fanout=9)        0.858   Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.Y       Tilo                  0.707   i<21>
                                                       i_mux0000<0>21
    SLICE_X12Y6.F3       net (fanout=16)       1.827   N5
    SLICE_X12Y6.CLK      Tfck                  0.802   i<15>
                                                       i_mux0000<15>1
                                                       i_15
    -------------------------------------------------  ---------------------------
    Total                                      7.787ns (3.936ns logic, 3.851ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_12 (FF)
  Destination:          i_15 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.703ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.048 - 0.057)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_12 to i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.676   i<13>
                                                       i_12
    SLICE_X15Y6.F1       net (fanout=4)        0.822   i<12>
    SLICE_X15Y6.COUT     Topcyf                1.195   Mcompar_state_cmp_lt0000_cy<3>
                                                       Mcompar_state_cmp_lt0000_lut<2>
                                                       Mcompar_state_cmp_lt0000_cy<2>
                                                       Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<5>
                                                       Mcompar_state_cmp_lt0000_cy<4>
                                                       Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.XB      Tcinxb                0.296   Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.G1      net (fanout=9)        0.858   Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.Y       Tilo                  0.707   i<21>
                                                       i_mux0000<0>21
    SLICE_X12Y6.F3       net (fanout=16)       1.827   N5
    SLICE_X12Y6.CLK      Tfck                  0.802   i<15>
                                                       i_mux0000<15>1
                                                       i_15
    -------------------------------------------------  ---------------------------
    Total                                      7.703ns (4.196ns logic, 3.507ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_9 (FF)
  Destination:          i_15 (FF)
  Requirement:          8.333ns
  Data Path Delay:      7.660ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.252 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_9 to i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.XQ       Tcko                  0.631   i<9>
                                                       i_9
    SLICE_X15Y5.G3       net (fanout=4)        0.711   i<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   Mcompar_state_cmp_lt0000_cy<1>
                                                       Mcompar_state_cmp_lt0000_lut<1>
                                                       Mcompar_state_cmp_lt0000_cy<1>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<1>
    SLICE_X15Y6.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<3>
                                                       Mcompar_state_cmp_lt0000_cy<2>
                                                       Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<3>
    SLICE_X15Y7.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<5>
                                                       Mcompar_state_cmp_lt0000_cy<4>
                                                       Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<5>
    SLICE_X15Y8.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<7>
                                                       Mcompar_state_cmp_lt0000_cy<6>
                                                       Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<7>
    SLICE_X15Y9.COUT     Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<9>
                                                       Mcompar_state_cmp_lt0000_cy<8>
                                                       Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<9>
    SLICE_X15Y10.COUT    Tbyp                  0.130   Mcompar_state_cmp_lt0000_cy<11>
                                                       Mcompar_state_cmp_lt0000_cy<10>
                                                       Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   Mcompar_state_cmp_lt0000_cy<11>
    SLICE_X15Y11.XB      Tcinxb                0.296   Mcompar_state_cmp_lt0000_cy<12>
                                                       Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.G1      net (fanout=9)        0.858   Mcompar_state_cmp_lt0000_cy<12>
    SLICE_X14Y10.Y       Tilo                  0.707   i<21>
                                                       i_mux0000<0>21
    SLICE_X12Y6.F3       net (fanout=16)       1.827   N5
    SLICE_X12Y6.CLK      Tfck                  0.802   i<15>
                                                       i_mux0000<15>1
                                                       i_15
    -------------------------------------------------  ---------------------------
    Total                                      7.660ns (4.264ns logic, 3.396ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 8.33333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bcd0_0 (SLICE_X18Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd6 (FF)
  Destination:          bcd0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.280 - 0.235)
  Source Clock:         clk_BUFGP rising at 8.333ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd6 to bcd0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.XQ      Tcko                  0.505   state_FSM_FFd6
                                                       state_FSM_FFd6
    SLICE_X18Y13.BY      net (fanout=5)        0.629   state_FSM_FFd6
    SLICE_X18Y13.CLK     Tckdi       (-Th)    -0.173   bcd0<1>
                                                       bcd0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (0.678ns logic, 0.629ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point bcd1_3 (SLICE_X19Y12.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd1 (FF)
  Destination:          bcd1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         clk_BUFGP rising at 8.333ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd1 to bcd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.YQ      Tcko                  0.464   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X19Y12.G4      net (fanout=4)        0.346   state_FSM_FFd1
    SLICE_X19Y12.CLK     Tckg        (-Th)    -0.470   bcd1<3>
                                                       state_FSM_Out111
                                                       bcd1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.934ns logic, 0.346ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X19Y13.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd1 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 8.333ns
  Destination Clock:    clk_BUFGP rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd1 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.YQ      Tcko                  0.464   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X19Y13.G4      net (fanout=4)        0.346   state_FSM_FFd1
    SLICE_X19Y13.CLK     Tckg        (-Th)    -0.470   state_FSM_FFd2
                                                       state_FSM_FFd1-In1
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.934ns logic, 0.346ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 8.33333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.731ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.333ns
  Low pulse: 4.166ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: state_FSM_FFd5/CLK
  Logical resource: state_FSM_FFd5/CK
  Location pin: SLICE_X18Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.731ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: state_FSM_FFd5/CLK
  Logical resource: state_FSM_FFd5/CK
  Location pin: SLICE_X18Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.731ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.333ns
  Low pulse: 4.166ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: state_FSM_FFd3/CLK
  Logical resource: state_FSM_FFd3/CK
  Location pin: SLICE_X20Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.842|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4978 paths, 0 nets, and 524 connections

Design statistics:
   Minimum period:   7.842ns{1}   (Maximum frequency: 127.518MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 12 05:05:11 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



