# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# deco2to4.v  run.do  transcript  vsim.wlf  work        
vlog deco2to4.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:41:27 on Dec 29,2025
# vlog -reportprogress 300 deco2to4.v "+acc" 
# -- Compiling module deco2to4
# -- Compiling module deco2to4_tb
# 
# Top level modules:
# 	deco2to4_tb
# End time: 23:41:27 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim deco2to4_tb
# vsim deco2to4_tb 
# Start time: 23:41:52 on Dec 29,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.deco2to4_tb(fast)
# Loading work.deco2to4(fast)
add wave *
run -all
# y0=0 y1=0 i0=1 i1=0 i2=0 i3=0 Time=                   0
# y0=0 y1=1 i0=0 i1=1 i2=0 i3=0 Time=                  10
# y0=1 y1=0 i0=0 i1=0 i2=1 i3=0 Time=                  20
# y0=1 y1=1 i0=0 i1=0 i2=0 i3=1 Time=                  30
# y0=0 y1=0 i0=1 i1=0 i2=0 i3=0 Time=                  40
# y0=0 y1=1 i0=0 i1=1 i2=0 i3=0 Time=                  50
# y0=1 y1=0 i0=0 i1=0 i2=1 i3=0 Time=                  60
# y0=1 y1=1 i0=0 i1=0 i2=0 i3=1 Time=                  70
# y0=0 y1=0 i0=1 i1=0 i2=0 i3=0 Time=                  80
# y0=0 y1=1 i0=0 i1=1 i2=0 i3=0 Time=                  90
# y0=1 y1=0 i0=0 i1=0 i2=1 i3=0 Time=                 100
# y0=1 y1=1 i0=0 i1=0 i2=0 i3=1 Time=                 110
# y0=0 y1=0 i0=1 i1=0 i2=0 i3=0 Time=                 120
# y0=0 y1=1 i0=0 i1=1 i2=0 i3=0 Time=                 130
# y0=1 y1=0 i0=0 i1=0 i2=1 i3=0 Time=                 140
# y0=1 y1=1 i0=0 i1=0 i2=0 i3=1 Time=                 150
# y0=0 y1=0 i0=1 i1=0 i2=0 i3=0 Time=                 160
# y0=0 y1=1 i0=0 i1=1 i2=0 i3=0 Time=                 170
# y0=1 y1=0 i0=0 i1=0 i2=1 i3=0 Time=                 180
# y0=1 y1=1 i0=0 i1=0 i2=0 i3=1 Time=                 190
# y0=0 y1=0 i0=1 i1=0 i2=0 i3=0 Time=                 200
# y0=0 y1=1 i0=0 i1=1 i2=0 i3=0 Time=                 210
# y0=1 y1=0 i0=0 i1=0 i2=1 i3=0 Time=                 220
# y0=1 y1=1 i0=0 i1=0 i2=0 i3=1 Time=                 230
# y0=0 y1=0 i0=1 i1=0 i2=0 i3=0 Time=                 240
# y0=0 y1=1 i0=0 i1=1 i2=0 i3=0 Time=                 250
# y0=1 y1=0 i0=0 i1=0 i2=1 i3=0 Time=                 260
# y0=1 y1=1 i0=0 i1=0 i2=0 i3=1 Time=                 270
vsim -debugdb deco2to4_tb
# End time: 23:43:29 on Dec 29,2025, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
# vsim -debugdb deco2to4_tb 
# Start time: 23:43:29 on Dec 29,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.deco2to4_tb(fast)
# Loading work.deco2to4(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
