OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/routing/16-fill.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 37 pins.
[INFO ODB-0131]     Created 1087 components and 4823 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 4106 connections.
[INFO ODB-0133]     Created 302 nets and 717 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/routing/16-fill.def
[WARNING STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met4 and clock max routing layer to met4. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met4
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 13
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 3120

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal       3840          2387          37.84%
met2       Vertical         2880          1785          38.02%
met3       Horizontal       1920          1472          23.33%
met4       Vertical         1344           721          46.35%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 993
[INFO GRT-0198] Via related Steiner nodes: 20
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1259
[INFO GRT-0112] Final usage 3D: 5690

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              2387          1213           50.82%             0 /  0 /  0
met2              1785           325           18.21%             0 /  0 /  0
met3              1472           375           25.48%             0 /  0 /  0
met4               721             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             6365          1913           30.05%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 18443 um
[INFO GRT-0014] Routed nets: 302
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: dlycontrol3_in[4] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.09    0.06 200000.06 ^ dlycontrol3_in[4] (in)
     2    0.02                           dlycontrol3_in[4] (net)
                  0.09    0.00 200000.06 ^ clkgen.delay_155ns_3.genblk1[4].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.03 200000.09 v clkgen.delay_155ns_3.genblk1[4].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_3.bypass_enable_w[4] (net)
                  0.03    0.00 200000.09 v clkgen.delay_155ns_3.genblk1[4].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.06    0.16 200000.25 v clkgen.delay_155ns_3.genblk1[4].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[4].dly_binary.bypass_in (net)
                  0.06    0.00 200000.25 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.10    0.23 200000.48 ^ clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_comp_out (net)
                  0.10    0.00 200000.48 ^ outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.11    0.17 200000.66 ^ outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp_out (net)
                  0.11    0.00 200000.66 ^ clk_comp_out (out)
                               200000.66   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200000.66   data arrival time
-----------------------------------------------------------------------------
                               400000.41   slack (MET)


Startpoint: dlycontrol1_in[4] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_dig_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 v input external delay
                  0.04    0.03 200000.03 v dlycontrol1_in[4] (in)
     2    0.02                           dlycontrol1_in[4] (net)
                  0.04    0.00 200000.03 v clkgen.delay_155ns_1.genblk1[4].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04 200000.08 ^ clkgen.delay_155ns_1.genblk1[4].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_1.bypass_enable_w[4] (net)
                  0.02    0.00 200000.08 ^ clkgen.delay_155ns_1.genblk1[4].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.21    0.22 200000.30 ^ clkgen.delay_155ns_1.genblk1[4].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[4].dly_binary.bypass_in (net)
                  0.21    0.00 200000.30 ^ clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.12    0.41 200000.70 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.02                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.12    0.00 200000.70 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.13 200000.83 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     6    0.02                           clkgen.clk_dig_out (net)
                  0.11    0.00 200000.83 ^ outbuf_1/A (sky130_fd_sc_hd__buf_4)
                  0.13    0.19 200001.02 ^ outbuf_1/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_dig_out (net)
                  0.13    0.00 200001.02 ^ clk_dig_out (out)
                               200001.02   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200001.02   data arrival time
-----------------------------------------------------------------------------
                               400000.78   slack (MET)


Startpoint: nsample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.04    0.03 200000.03 ^ nsample_n_in (in)
     2    0.01                           nsample_n_in (net)
                  0.04    0.00 200000.03 ^ sampledly04/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.27 ^ sampledly04/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_1 (net)
                  0.04    0.00 200000.27 ^ sampledly14/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.22 200000.48 ^ sampledly14/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_2 (net)
                  0.03    0.00 200000.48 ^ sampledly24/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.22 200000.70 ^ sampledly24/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_3 (net)
                  0.04    0.00 200000.70 ^ sampledly34/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.94 ^ sampledly34/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_4 (net)
                  0.04    0.00 200000.94 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.15 200001.08 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_out (net)
                  0.10    0.00 200001.08 ^ nsample_n_out (out)
                               200001.08   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200001.08   data arrival time
-----------------------------------------------------------------------------
                               400000.84   slack (MET)


Startpoint: nsample_p_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.05    0.03 200000.03 ^ nsample_p_in (in)
     2    0.01                           nsample_p_in (net)
                  0.05    0.00 200000.03 ^ sampledly03/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.27 ^ sampledly03/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_1 (net)
                  0.04    0.00 200000.27 ^ sampledly13/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.50 ^ sampledly13/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_2 (net)
                  0.04    0.00 200000.50 ^ sampledly23/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.22 200000.72 ^ sampledly23/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_3 (net)
                  0.04    0.00 200000.72 ^ sampledly33/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.95 ^ sampledly33/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_4 (net)
                  0.04    0.00 200000.95 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.15 200001.09 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_out (net)
                  0.10    0.00 200001.09 ^ nsample_p_out (out)
                               200001.09   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200001.09   data arrival time
-----------------------------------------------------------------------------
                               400000.84   slack (MET)


Startpoint: sample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.09    0.06 200000.06 ^ sample_n_in (in)
     2    0.02                           sample_n_in (net)
                  0.09    0.00 200000.06 ^ sampledly02/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.06    0.26 200000.33 ^ sampledly02/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_1 (net)
                  0.06    0.00 200000.33 ^ sampledly12/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.55 ^ sampledly12/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_2 (net)
                  0.04    0.00 200000.55 ^ sampledly22/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.78 ^ sampledly22/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_3 (net)
                  0.04    0.00 200000.78 ^ sampledly32/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200001.02 ^ sampledly32/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_4 (net)
                  0.04    0.00 200001.02 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.11    0.15 200001.17 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_out (net)
                  0.11    0.00 200001.17 ^ sample_n_out (out)
                               200001.17   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200001.17   data arrival time
-----------------------------------------------------------------------------
                               400000.91   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: enable_dlycontrol_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.17    0.13 200000.12 ^ enable_dlycontrol_in (in)
     8    0.04                           enable_dlycontrol_in (net)
                  0.17    0.00 200000.12 ^ clkgen.delay_155ns_1.enablebuffer/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.16 200000.30 ^ clkgen.delay_155ns_1.enablebuffer/X (sky130_fd_sc_hd__buf_4)
     5    0.01                           clkgen.delay_155ns_1.enable_dlycontrol_w (net)
                  0.05    0.00 200000.30 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/A (sky130_fd_sc_hd__and2_1)
                  0.23    0.26 200000.55 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass_in (net)
                  0.23    0.00 200000.55 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.09    0.41 200000.97 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.09    0.00 200000.97 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200001.34 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.10    0.00 200001.34 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.42 200001.77 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.13    0.00 200001.77 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.42 200002.19 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.13    0.00 200002.19 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.42 200002.61 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.02                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.12    0.00 200002.61 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.15 200002.75 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     6    0.02                           clkgen.clk_dig_out (net)
                  0.11    0.00 200002.75 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.20 200002.95 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[0].dly_binary.out (net)
                  0.12    0.00 200002.95 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.17 200003.12 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[1].dly_binary.out (net)
                  0.08    0.00 200003.12 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.16 200003.30 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[2].dly_binary.out (net)
                  0.06    0.00 200003.30 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.16 200003.45 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200003.45 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.16 200003.61 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_dig_delayed_w (net)
                  0.07    0.00 200003.61 ^ clkgen.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.07 200003.69 v clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[0].dly_binary.in (net)
                  0.06    0.00 200003.69 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200004.02 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.07    0.00 200004.02 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200004.36 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.07    0.00 200004.36 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35 200004.70 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.08    0.00 200004.70 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200005.03 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200005.03 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200005.41 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_comp_out (net)
                  0.09    0.00 200005.41 v outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.20 200005.61 v outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp_out (net)
                  0.06    0.00 200005.61 v clk_comp_out (out)
                               200005.61   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200005.61   data arrival time
-----------------------------------------------------------------------------
                               599994.12   slack (MET)


Startpoint: enable_dlycontrol_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_dig_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.17    0.13 200000.12 ^ enable_dlycontrol_in (in)
     8    0.04                           enable_dlycontrol_in (net)
                  0.17    0.00 200000.12 ^ clkgen.delay_155ns_1.enablebuffer/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.16 200000.30 ^ clkgen.delay_155ns_1.enablebuffer/X (sky130_fd_sc_hd__buf_4)
     5    0.01                           clkgen.delay_155ns_1.enable_dlycontrol_w (net)
                  0.05    0.00 200000.30 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/A (sky130_fd_sc_hd__and2_1)
                  0.23    0.26 200000.55 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass_in (net)
                  0.23    0.00 200000.55 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.09    0.41 200000.97 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.09    0.00 200000.97 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200001.34 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.10    0.00 200001.34 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.42 200001.77 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.13    0.00 200001.77 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.42 200002.19 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.13    0.00 200002.19 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.42 200002.61 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.02                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.12    0.00 200002.61 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.15 200002.75 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     6    0.02                           clkgen.clk_dig_out (net)
                  0.11    0.00 200002.75 ^ outbuf_1/A (sky130_fd_sc_hd__buf_4)
                  0.13    0.20 200002.95 ^ outbuf_1/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_dig_out (net)
                  0.13    0.00 200002.95 ^ clk_dig_out (out)
                               200002.95   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200002.95   data arrival time
-----------------------------------------------------------------------------
                               599996.81   slack (MET)


Startpoint: nsample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.04    0.03 200000.03 ^ nsample_n_in (in)
     2    0.01                           nsample_n_in (net)
                  0.04    0.00 200000.03 ^ sampledly04/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.28 ^ sampledly04/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_1 (net)
                  0.04    0.00 200000.28 ^ sampledly14/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.25 200000.53 ^ sampledly14/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_2 (net)
                  0.03    0.00 200000.53 ^ sampledly24/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.77 ^ sampledly24/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_3 (net)
                  0.04    0.00 200000.77 ^ sampledly34/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200001.02 ^ sampledly34/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_4 (net)
                  0.04    0.00 200001.02 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200001.17 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_out (net)
                  0.10    0.00 200001.17 ^ nsample_n_out (out)
                               200001.17   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200001.17   data arrival time
-----------------------------------------------------------------------------
                               599998.56   slack (MET)


Startpoint: nsample_p_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.05    0.03 200000.03 ^ nsample_p_in (in)
     2    0.01                           nsample_p_in (net)
                  0.05    0.00 200000.03 ^ sampledly03/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.28 ^ sampledly03/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_1 (net)
                  0.04    0.00 200000.28 ^ sampledly13/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.53 ^ sampledly13/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_2 (net)
                  0.04    0.00 200000.53 ^ sampledly23/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200000.77 ^ sampledly23/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_3 (net)
                  0.04    0.00 200000.77 ^ sampledly33/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200001.02 ^ sampledly33/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_4 (net)
                  0.04    0.00 200001.02 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200001.17 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_out (net)
                  0.10    0.00 200001.17 ^ nsample_p_out (out)
                               200001.17   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200001.17   data arrival time
-----------------------------------------------------------------------------
                               599998.56   slack (MET)


Startpoint: sample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.09    0.06 200000.06 ^ sample_n_in (in)
     2    0.02                           sample_n_in (net)
                  0.09    0.00 200000.06 ^ sampledly02/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.06    0.28 200000.33 ^ sampledly02/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_1 (net)
                  0.06    0.00 200000.33 ^ sampledly12/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.26 200000.59 ^ sampledly12/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_2 (net)
                  0.04    0.00 200000.59 ^ sampledly22/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.26 200000.86 ^ sampledly22/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_3 (net)
                  0.04    0.00 200000.86 ^ sampledly32/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.26 200001.12 ^ sampledly32/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_4 (net)
                  0.04    0.00 200001.12 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.11    0.16 200001.28 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_out (net)
                  0.11    0.00 200001.28 ^ sample_n_out (out)
                               200001.28   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200001.28   data arrival time
-----------------------------------------------------------------------------
                               599998.44   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: enable_dlycontrol_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.17    0.13 200000.12 ^ enable_dlycontrol_in (in)
     8    0.04                           enable_dlycontrol_in (net)
                  0.17    0.00 200000.12 ^ clkgen.delay_155ns_1.enablebuffer/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.16 200000.30 ^ clkgen.delay_155ns_1.enablebuffer/X (sky130_fd_sc_hd__buf_4)
     5    0.01                           clkgen.delay_155ns_1.enable_dlycontrol_w (net)
                  0.05    0.00 200000.30 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/A (sky130_fd_sc_hd__and2_1)
                  0.23    0.26 200000.55 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass_in (net)
                  0.23    0.00 200000.55 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.09    0.41 200000.97 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.09    0.00 200000.97 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200001.34 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.10    0.00 200001.34 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.42 200001.77 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.13    0.00 200001.77 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.42 200002.19 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.13    0.00 200002.19 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.42 200002.61 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.02                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.12    0.00 200002.61 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.15 200002.75 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     6    0.02                           clkgen.clk_dig_out (net)
                  0.11    0.00 200002.75 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.20 200002.95 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[0].dly_binary.out (net)
                  0.12    0.00 200002.95 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.17 200003.12 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[1].dly_binary.out (net)
                  0.08    0.00 200003.12 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.16 200003.30 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[2].dly_binary.out (net)
                  0.06    0.00 200003.30 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.16 200003.45 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200003.45 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.16 200003.61 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_dig_delayed_w (net)
                  0.07    0.00 200003.61 ^ clkgen.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.06    0.07 200003.69 v clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[0].dly_binary.in (net)
                  0.06    0.00 200003.69 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200004.02 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.07    0.00 200004.02 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200004.36 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.07    0.00 200004.36 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35 200004.70 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.08    0.00 200004.70 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200005.03 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200005.03 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200005.41 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.clk_comp_out (net)
                  0.09    0.00 200005.41 v outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.20 200005.61 v outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp_out (net)
                  0.06    0.00 200005.61 v clk_comp_out (out)
                               200005.61   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200005.61   data arrival time
-----------------------------------------------------------------------------
                               599994.12   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 599994.12

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 400000.41
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.16e-10   2.67e-10   2.34e-09   2.83e-09 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.16e-10   2.67e-10   2.34e-09   2.83e-09 100.0%
                           7.7%       9.4%      82.9%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 6155 u^2 71% utilization.
area_report_end
