CAPI=2:

#-----------------------------------------------------------------------------
# Title      : Ram 1 read port and 1 write port Core file
# Project    : Asylum
#-----------------------------------------------------------------------------
# File       : ram_1r1w.core
# Author     : mrosiere
#-----------------------------------------------------------------------------
# Description: 
#-----------------------------------------------------------------------------
# Copyright (c) 2021
#-----------------------------------------------------------------------------
# Revisions  :
# Date        Version  Author   Description
# 2021-10-26  1.0.0    mrosiere Created
#-----------------------------------------------------------------------------

name : asylum:component:ram_1r1w:1.0.0
description : RAM with 1 read port and 1 write port

filesets:

  #---------------------------------------
  # Source Files
  #---------------------------------------
  files_hdl:
    files:
      - src/ram_1r1w_pkg.vhd
      - src/ram_1r1w.vhd
    file_type : vhdlSource
    depend :
      - ">=asylum:package:math_pkg:1.0.0"
      
  #---------------------------------------
  # Testbench Files
  #---------------------------------------
  files_sim:
    files:
      - sim/tb_ram_1r1w.vhd
    file_type : vhdlSource

targets:

  #---------------------------------------
  # Default Target
  #---------------------------------------
  default: &default
    description     : Default Target
    filesets        :
      - files_hdl
    toplevel        : ram_1r1w
    default_tool    : ghdl

  sim:
    << : *default
    description     : Simulation of all cases
    filesets_append :
      - files_sim
    toplevel        : tb_ram_1r1w
    default_tool    : ghdl
    tools :
      ghdl :
        run_options : ["--vcd=dut.vcd"]

parameters :

  WIDTH :
    description : Word width
    datatype    : int
    default     : 8
    paramtype   : generic

  DEPTH :
    description : Number of words
    datatype    : int
    default     : 8
    paramtype   : generic

# Next lines is a pragma, don't modify
#<PROVIDER_BEGIN>
provider  :
  name    : github
  user    : deuskane
  repo    : asylum-component-ram_1r1w
 #version : v1_0_0
  version : 3b4b248feeb8243320ef9a1e5358b1504be6f508
#<PROVIDER_END>
