
Test Output:

Identification 0
[caption="Address: "]
.0x0000 - ID0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID0 | Byte 0 of ID
|===

Identification 1
[caption="Address: "]
.0x0001 - ID1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID1 | Byte 1 of ID
|===

Identification 2
[caption="Address: "]
.0x0002 - ID2 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID2 | Byte 2 of ID
|===

Identification 3
[caption="Address: "]
.0x0003 - ID3 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID3 | Byte 3 of ID
|===

Checksum Scratchpad part 0
[caption="Address: "]
.0x0004 - CHECKSUM_SCRATCHPAD0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[31..24]
|===

Checksum Scratchpad part 1
[caption="Address: "]
.0x0005 - CHECKSUM_SCRATCHPAD1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[23..16]
|===

Checksum Scratchpad part 2
[caption="Address: "]
.0x0006 - CHECKSUM_SCRATCHPAD2 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[15..8]
|===

Checksum Scratchpad part 3
[caption="Address: "]
.0x0007 - CHECKSUM_SCRATCHPAD3 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[7..0]
|===

 General Scratchpad
[caption="Address: "]
.0x0008 - SCRATCHPAD Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | SCRATCHPAD | Scribble Register for read-write use
|===

QSFP FPGA ID
[caption="Address: "]
.0x0009 - FPGA_ID Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | r | ID | 0 for FPGA0, 1 for FPGA1
|===

LED Controller (PCA9956B) Control Bits
[caption="Address: "]
.0x000a - LED_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | rw | OE | Control of OE_L (inverted at pin)
|[0] | rw | RESET | Control of RESET_L (inverted at pin)
|===

Status bits related to VSC8562 (valid on FPGA1 only)
[caption="Address: "]
.0x0010 - VSC8562_PHY_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] |  | - | Reserved
|[6] | r | READY | The VSC8562 has been brought out of reset and is ready for
software control
|[5] | r | RESET | Value inverted to drive  FPGA1_TO_PHY_RESET_L.
|[4] | r | REFCLK_EN | Value of FPGA1_TO_PHY_REFCLK_EN
|[3] | r | COMA_MODE | Value of FPGA1_TO_PHY_COMA_MODE
|[2] | r | PG_V2P5 | Power Good of V2P5_PHY_A2
|[1] | r | PG_V1P0 | Power Good of  V1P0_PHY_A2
|[0] | r | EN_V1P0 | Enable for 1.0V PHY VR
|===

Control bits related to VSC8562  (valid on FPGA1 only)
[caption="Address: "]
.0x0011 - VSC8562_PHY_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | rw | COMA_MODE | Software control for the COMA_MODE pin.
|[0] | rw | EN | Enable for the VSC8562 power up state machine
|===

Status bits for the SMI interface to the VSC8562 (valid on FPGA1 only)
[caption="Address: "]
.0x0012 - VSC8562_PHY_SMI_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | r | MDINT | 1 for active interrupt (inversion of miim_phy_to_fpga_mdint_l pin)
|[0] | r | BUSY | 1 if a transaction is in progress
|===

SMI Read Data [15:8] (valid on FPGA1 only)
[caption="Address: "]
.0x0013 - VSC8562_PHY_SMI_RDATA_H Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Upper byte of read data
|===

SMI Read Data [7:0] (valid on FPGA1 only)
[caption="Address: "]
.0x0014 - VSC8562_PHY_SMI_RDATA_L Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Lower byte of read data
|===

SMI Write Data [15:8] (valid on FPGA1 only)
[caption="Address: "]
.0x0015 - VSC8562_PHY_SMI_WDATA_H Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Upper byte of write data
|===

SMI Write Data [7:0] (valid on FPGA1 only)
[caption="Address: "]
.0x0016 - VSC8562_PHY_SMI_WDATA_L Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Lower byte of write data
|===

PHY Address (valid on FPGA1 only)
[caption="Address: "]
.0x0017 - VSC8562_PHY_SMI_PHY_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4:0] | rw | ADDR | Address for which PHY to configure
|===

Register Address (valid on FPGA1 only)
[caption="Address: "]
.0x0018 - VSC8562_PHY_SMI_REG_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4:0] | rw | ADDR | Address for a register
|===

SMI control bits, these are one-shot registers and intended to
                be written in the same transaction. (valid on FPGA1 only)
[caption="Address: "]
.0x0019 - VSC8562_PHY_SMI_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | rw | START | Write a 1 here to begin a transaction
|[0] | rw | RW | Read = 0, Write = 1
|===

QSFP module I2C address
[caption="Address: "]
.0x1000 - QSFP_I2C_BUS_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] |  | - | Reserved
|[6:0] | rw | ADDR | I2C Address of QSFP module (reset: 7'b1010000)
|===

QSFP module register address
[caption="Address: "]
.0x1001 - QSFP_I2C_REG_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | ADDR | QSFP module register address
|===

I2C_NUM_BYTES
[caption="Address: "]
.0x1002 - QSFP_I2C_NUM_BYTES Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | COUNT | Number of bytes to read/write in the I2C transaction. up to 128 bytes.
|===

Ports 8 -> 15 Broadcast Control
[caption="Address: "]
.0x1003 - QSFP_I2C_BCAST_H Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 Broadcast Control
[caption="Address: "]
.0x1004 - QSFP_I2C_BCAST_L Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Control bits for I2C communication.
[caption="Address: "]
.0x1005 - QSFP_I2C_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2:1] | rw | OP | 2'b00 to read, 2'b01 to write, 2'b10 to random-read.
|[0] | rw | START | '1' to start next transaction.
|===

Ports 8 -> 15 Enable Control
[caption="Address: "]
.0x1006 - QSFP_CTRL_EN_H Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 Enable Control
[caption="Address: "]
.0x1007 - QSFP_CTRL_EN_L Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 Reset Control (logic inverted at the pin)
[caption="Address: "]
.0x1008 - QSFP_CTRL_RESET_H Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 Reset Control (logic inverted at the pin)
[caption="Address: "]
.0x1009 - QSFP_CTRL_RESET_L Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 LPMode/TxDis Control
[caption="Address: "]
.0x100a - QSFP_CTRL_LPMODE_H Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 LPMode/TxDis Control
[caption="Address: "]
.0x100b - QSFP_CTRL_LPMODE_L Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 HSC power good
[caption="Address: "]
.0x100c - QSFP_STATUS_PG_H Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 HSC power good
[caption="Address: "]
.0x100d - QSFP_STATUS_PG_L Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 HSC power good timeout
[caption="Address: "]
.0x100e - QSFP_STATUS_PG_TIMEOUT_H Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 HSC power good timeout
[caption="Address: "]
.0x100f - QSFP_STATUS_PG_TIMEOUT_L Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 ModPrsL signal for the module (logic inverted at the pin)
[caption="Address: "]
.0x1010 - QSFP_STATUS_PRESENT_H Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 ModPrsL signal for the module (logic inverted at the pin)
[caption="Address: "]
.0x1011 - QSFP_STATUS_PRESENT_L Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 IntL/RxLOS signal for the module (logic inverted at the pin)
[caption="Address: "]
.0x1012 - QSFP_STATUS_IRQ_H Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Ports 0 -> 7 IntL/RxLOS signal for the module (logic inverted at the pin)
[caption="Address: "]
.0x1013 - QSFP_STATUS_IRQ_L Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

WRITE_BUFFER
[caption="Address: "]
.0x1080 - QSFP_WRITE_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT0_READ_BUFFER
[caption="Address: "]
.0x1100 - QSFP_PORT0_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT1_READ_BUFFER
[caption="Address: "]
.0x1180 - QSFP_PORT1_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT2_READ_BUFFER
[caption="Address: "]
.0x1200 - QSFP_PORT2_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT3_READ_BUFFER
[caption="Address: "]
.0x1280 - QSFP_PORT3_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT4_READ_BUFFER
[caption="Address: "]
.0x1300 - QSFP_PORT4_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT5_READ_BUFFER
[caption="Address: "]
.0x1380 - QSFP_PORT5_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT6_READ_BUFFER
[caption="Address: "]
.0x1400 - QSFP_PORT6_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT7_READ_BUFFER
[caption="Address: "]
.0x1480 - QSFP_PORT7_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT8_READ_BUFFER
[caption="Address: "]
.0x1500 - QSFP_PORT8_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT9_READ_BUFFER
[caption="Address: "]
.0x1580 - QSFP_PORT9_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT10_READ_BUFFER
[caption="Address: "]
.0x1600 - QSFP_PORT10_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT11_READ_BUFFER
[caption="Address: "]
.0x1680 - QSFP_PORT11_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT12_READ_BUFFER
[caption="Address: "]
.0x1700 - QSFP_PORT12_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT13_READ_BUFFER
[caption="Address: "]
.0x1780 - QSFP_PORT13_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT14_READ_BUFFER
[caption="Address: "]
.0x1800 - QSFP_PORT14_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT15_READ_BUFFER
[caption="Address: "]
.0x1880 - QSFP_PORT15_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===




