Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Thu May 04 14:48:23 2017
| Host             : DESKTOP-HPH0MN8 running 64-bit major release  (build 9200)
| Command          : report_power -file final_power_routed.rpt -pb final_power_summary_routed.pb -rpx final_power_routed.rpx
| Design           : final
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.128 |
| Dynamic (W)              | 0.031 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.001 |        3 |       --- |             --- |
| Slice Logic             |     0.007 |     2232 |       --- |             --- |
|   LUT as Logic          |     0.006 |      733 |     63400 |            1.16 |
|   Register              |    <0.001 |     1113 |    126800 |            0.88 |
|   LUT as Shift Register |    <0.001 |       46 |     19000 |            0.24 |
|   CARRY4                |    <0.001 |        9 |     15850 |            0.06 |
|   F7/F8 Muxes           |    <0.001 |        6 |     63400 |           <0.01 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   Others                |     0.000 |       29 |       --- |             --- |
| Signals                 |     0.005 |     1435 |       --- |             --- |
| I/O                     |     0.018 |       25 |       210 |           11.90 |
| Static Power            |     0.097 |          |           |                 |
| Total                   |     0.128 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.014 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| final                |     0.031 |
|   display            |    <0.001 |
|   mpg1               |    <0.001 |
|   mpg2               |    <0.001 |
|   mpg3               |    <0.001 |
|   mpg4               |    <0.001 |
|   mpg5               |    <0.001 |
|   mul                |     0.011 |
|     mul1             |     0.006 |
|       lvl10[11].comp |    <0.001 |
|       lvl10[12].comp |    <0.001 |
|       lvl10[13].comp |    <0.001 |
|       lvl10[14].comp |    <0.001 |
|       lvl10[15].comp |    <0.001 |
|       lvl10[16].comp |    <0.001 |
|       lvl10[17].comp |    <0.001 |
|       lvl10[18].comp |    <0.001 |
|       lvl10[19].comp |    <0.001 |
|       lvl10[20].comp |    <0.001 |
|       lvl10[21].comp |    <0.001 |
|       lvl10[22].comp |    <0.001 |
|       lvl10[23].comp |    <0.001 |
|       lvl10[24].comp |    <0.001 |
|       lvl10[25].comp |    <0.001 |
|       lvl11[12].comp |    <0.001 |
|       lvl11[13].comp |    <0.001 |
|       lvl11[14].comp |    <0.001 |
|       lvl11[15].comp |    <0.001 |
|       lvl11[16].comp |    <0.001 |
|       lvl11[17].comp |    <0.001 |
|       lvl11[18].comp |    <0.001 |
|       lvl11[19].comp |    <0.001 |
|       lvl11[20].comp |    <0.001 |
|       lvl11[21].comp |    <0.001 |
|       lvl11[22].comp |    <0.001 |
|       lvl11[23].comp |    <0.001 |
|       lvl11[24].comp |    <0.001 |
|       lvl11[25].comp |    <0.001 |
|       lvl11[26].comp |    <0.001 |
|       lvl12[13].comp |    <0.001 |
|       lvl12[14].comp |    <0.001 |
|       lvl12[15].comp |    <0.001 |
|       lvl12[16].comp |    <0.001 |
|       lvl12[17].comp |    <0.001 |
|       lvl12[18].comp |    <0.001 |
|       lvl12[19].comp |    <0.001 |
|       lvl12[20].comp |    <0.001 |
|       lvl12[21].comp |    <0.001 |
|       lvl12[22].comp |    <0.001 |
|       lvl12[23].comp |    <0.001 |
|       lvl12[24].comp |    <0.001 |
|       lvl12[25].comp |    <0.001 |
|       lvl12[26].comp |    <0.001 |
|       lvl12[27].comp |    <0.001 |
|       lvl13[14].comp |    <0.001 |
|       lvl13[15].comp |    <0.001 |
|       lvl13[16].comp |    <0.001 |
|       lvl13[17].comp |    <0.001 |
|       lvl13[18].comp |    <0.001 |
|       lvl13[19].comp |    <0.001 |
|       lvl13[20].comp |    <0.001 |
|       lvl13[21].comp |    <0.001 |
|       lvl13[22].comp |    <0.001 |
|       lvl13[23].comp |    <0.001 |
|       lvl13[24].comp |    <0.001 |
|       lvl13[25].comp |    <0.001 |
|       lvl13[26].comp |    <0.001 |
|       lvl13[27].comp |    <0.001 |
|       lvl13[28].comp |    <0.001 |
|       lvl1[10].comp  |    <0.001 |
|       lvl1[11].comp  |    <0.001 |
|       lvl1[12].comp  |    <0.001 |
|       lvl1[13].comp  |    <0.001 |
|       lvl1[14].comp  |    <0.001 |
|       lvl1[15].comp  |    <0.001 |
|       lvl1[2].comp   |    <0.001 |
|       lvl1[3].comp   |    <0.001 |
|       lvl1[4].comp   |    <0.001 |
|       lvl1[5].comp   |    <0.001 |
|       lvl1[6].comp   |    <0.001 |
|       lvl1[7].comp   |    <0.001 |
|       lvl1[8].comp   |    <0.001 |
|       lvl1[9].comp   |    <0.001 |
|       lvl2[10].comp  |    <0.001 |
|       lvl2[11].comp  |    <0.001 |
|       lvl2[12].comp  |    <0.001 |
|       lvl2[13].comp  |    <0.001 |
|       lvl2[14].comp  |    <0.001 |
|       lvl2[15].comp  |    <0.001 |
|       lvl2[16].comp  |    <0.001 |
|       lvl2[17].comp  |    <0.001 |
|       lvl2[3].comp   |    <0.001 |
|       lvl2[4].comp   |    <0.001 |
|       lvl2[5].comp   |    <0.001 |
|       lvl2[6].comp   |    <0.001 |
|       lvl2[7].comp   |    <0.001 |
|       lvl2[8].comp   |    <0.001 |
|       lvl2[9].comp   |    <0.001 |
|       lvl3[10].comp  |    <0.001 |
|       lvl3[11].comp  |    <0.001 |
|       lvl3[12].comp  |    <0.001 |
|       lvl3[13].comp  |    <0.001 |
|       lvl3[14].comp  |    <0.001 |
|       lvl3[15].comp  |    <0.001 |
|       lvl3[16].comp  |    <0.001 |
|       lvl3[17].comp  |    <0.001 |
|       lvl3[18].comp  |    <0.001 |
|       lvl3[4].comp   |    <0.001 |
|       lvl3[5].comp   |    <0.001 |
|       lvl3[6].comp   |    <0.001 |
|       lvl3[7].comp   |    <0.001 |
|       lvl3[8].comp   |    <0.001 |
|       lvl3[9].comp   |    <0.001 |
|       lvl4[10].comp  |    <0.001 |
|       lvl4[11].comp  |    <0.001 |
|       lvl4[12].comp  |    <0.001 |
|       lvl4[13].comp  |    <0.001 |
|       lvl4[14].comp  |    <0.001 |
|       lvl4[15].comp  |    <0.001 |
|       lvl4[16].comp  |    <0.001 |
|       lvl4[17].comp  |    <0.001 |
|       lvl4[18].comp  |    <0.001 |
|       lvl4[19].comp  |    <0.001 |
|       lvl4[5].comp   |    <0.001 |
|       lvl4[6].comp   |    <0.001 |
|       lvl4[7].comp   |    <0.001 |
|       lvl4[8].comp   |    <0.001 |
|       lvl4[9].comp   |    <0.001 |
|       lvl5[10].comp  |    <0.001 |
|       lvl5[11].comp  |    <0.001 |
|       lvl5[12].comp  |    <0.001 |
|       lvl5[13].comp  |    <0.001 |
|       lvl5[14].comp  |    <0.001 |
|       lvl5[15].comp  |    <0.001 |
|       lvl5[16].comp  |    <0.001 |
|       lvl5[17].comp  |    <0.001 |
|       lvl5[18].comp  |    <0.001 |
|       lvl5[19].comp  |    <0.001 |
|       lvl5[20].comp  |    <0.001 |
|       lvl5[6].comp   |    <0.001 |
|       lvl5[7].comp   |    <0.001 |
|       lvl5[8].comp   |    <0.001 |
|       lvl5[9].comp   |    <0.001 |
|       lvl6[10].comp  |    <0.001 |
|       lvl6[11].comp  |    <0.001 |
|       lvl6[12].comp  |    <0.001 |
|       lvl6[13].comp  |    <0.001 |
|       lvl6[14].comp  |    <0.001 |
|       lvl6[15].comp  |    <0.001 |
|       lvl6[16].comp  |    <0.001 |
|       lvl6[17].comp  |    <0.001 |
|       lvl6[18].comp  |    <0.001 |
|       lvl6[19].comp  |    <0.001 |
|       lvl6[20].comp  |    <0.001 |
|       lvl6[21].comp  |    <0.001 |
|       lvl6[7].comp   |    <0.001 |
|       lvl6[8].comp   |    <0.001 |
|       lvl6[9].comp   |    <0.001 |
|       lvl7[10].comp  |    <0.001 |
|       lvl7[11].comp  |    <0.001 |
|       lvl7[12].comp  |    <0.001 |
|       lvl7[13].comp  |    <0.001 |
|       lvl7[14].comp  |    <0.001 |
|       lvl7[15].comp  |    <0.001 |
|       lvl7[16].comp  |    <0.001 |
|       lvl7[17].comp  |    <0.001 |
|       lvl7[18].comp  |    <0.001 |
|       lvl7[19].comp  |    <0.001 |
|       lvl7[20].comp  |    <0.001 |
|       lvl7[21].comp  |    <0.001 |
|       lvl7[22].comp  |    <0.001 |
|       lvl7[8].comp   |    <0.001 |
|       lvl7[9].comp   |    <0.001 |
|       lvl8[10].comp  |    <0.001 |
|       lvl8[11].comp  |    <0.001 |
|       lvl8[12].comp  |    <0.001 |
|       lvl8[13].comp  |    <0.001 |
|       lvl8[14].comp  |    <0.001 |
|       lvl8[15].comp  |    <0.001 |
|       lvl8[16].comp  |    <0.001 |
|       lvl8[17].comp  |    <0.001 |
|       lvl8[18].comp  |    <0.001 |
|       lvl8[19].comp  |    <0.001 |
|       lvl8[20].comp  |    <0.001 |
|       lvl8[21].comp  |    <0.001 |
|       lvl8[22].comp  |    <0.001 |
|       lvl8[23].comp  |    <0.001 |
|       lvl8[9].comp   |    <0.001 |
|       lvl9[10].comp  |    <0.001 |
|       lvl9[11].comp  |    <0.001 |
|       lvl9[12].comp  |    <0.001 |
|       lvl9[13].comp  |    <0.001 |
|       lvl9[14].comp  |    <0.001 |
|       lvl9[15].comp  |    <0.001 |
|       lvl9[16].comp  |    <0.001 |
|       lvl9[17].comp  |    <0.001 |
|       lvl9[18].comp  |    <0.001 |
|       lvl9[19].comp  |    <0.001 |
|       lvl9[20].comp  |    <0.001 |
|       lvl9[21].comp  |    <0.001 |
|       lvl9[22].comp  |    <0.001 |
|       lvl9[23].comp  |    <0.001 |
|       lvl9[24].comp  |    <0.001 |
|     mul2             |     0.006 |
|   op_x               |    <0.001 |
|     num1_map         |    <0.001 |
|     num2_map         |    <0.001 |
|     num3_map         |    <0.001 |
|     num4_map         |    <0.001 |
|     sel_num          |    <0.001 |
|   op_y               |    <0.001 |
|     num1_map         |    <0.001 |
|     num2_map         |    <0.001 |
|     num3_map         |    <0.001 |
|     num4_map         |    <0.001 |
|     sel_num          |    <0.001 |
+----------------------+-----------+


