module mux4x1 #(parameter IN_WIDTH = 1)(
    input [IN_WIDTH-1:0] in_a , in_b , in_c , in_d ,
    input [1:0] select ,
    output [IN_WIDTH-1:0] out
);


    wire [IN_WIDTH-1:0] and1_w , [IN_WIDTH-1:0] and2_w , [IN_WIDTH-1:0] and3_w , [IN_WIDTH-1:0] and4_w;

    not not1 (notSelect0 , select[0]);
    not not2 (notSelect1 , select[1]);

    and and1 [IN_WIDTH-1:0](and1_w , in_a , notSelect1 , notSelect0);
    and and2 [IN_WIDTH-1:0](and2_w , in_b , notSelect1 , Select[0]);
    and and3 [IN_WIDTH-1:0](and3_w , in_c , select[1]  , Select[0]);
    and and4 [IN_WIDTH-1:0](and4_w , in_d , select[1]  , notSelect0);

    or or1 [IN_WIDTH-1:0](out , and1_w , and2_w , and3_w , and4_w);

endmodule