{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584368137475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584368137476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 11:15:37 2020 " "Processing started: Mon Mar 16 11:15:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584368137476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584368137476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto02 -c projeto02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto02 -c projeto02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584368137476 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584368138199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorClock-ckt " "Found design unit 1: divisorClock-ckt" {  } { { "divisorClock.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/divisorClock.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138853 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "divisorClock.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/divisorClock.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_4Bits-ckt " "Found design unit 1: SUM_4Bits-ckt" {  } { { "SUM_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/SUM_4Bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138857 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_4Bits " "Found entity 1: SUM_4Bits" {  } { { "SUM_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/SUM_4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_2Bits-ckt " "Found design unit 1: SUM_2Bits-ckt" {  } { { "SUM_2Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/SUM_2Bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138860 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_2Bits " "Found entity 1: SUM_2Bits" {  } { { "SUM_2Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/SUM_2Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_1Bit-ckt " "Found design unit 1: SUM_1Bit-ckt" {  } { { "SUM_1Bit.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/SUM_1Bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138864 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_1Bit " "Found entity 1: SUM_1Bit" {  } { { "SUM_1Bit.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/SUM_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romfifo-SYN " "Found design unit 1: romfifo-SYN" {  } { { "romFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/romFIFO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138867 ""} { "Info" "ISGN_ENTITY_NAME" "1 romFIFO " "Found entity 1: romFIFO" {  } { { "romFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/romFIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg13Bits-ckt " "Found design unit 1: reg13Bits-ckt" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/reg13Bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138871 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg13Bits " "Found entity 1: reg13Bits" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/reg13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1_13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_1_13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX16_1_13Bits-ckt " "Found design unit 1: MUX16_1_13Bits-ckt" {  } { { "MUX16_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/MUX16_1_13Bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138874 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX16_1_13Bits " "Found entity 1: MUX16_1_13Bits" {  } { { "MUX16_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/MUX16_1_13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1_13Bits-ckt " "Found design unit 1: MUX2_1_13Bits-ckt" {  } { { "MUX2_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/MUX2_1_13Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138878 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_13Bits " "Found entity 1: MUX2_1_13Bits" {  } { { "MUX2_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/MUX2_1_13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-ckt " "Found design unit 1: fifo-ckt" {  } { { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/fifo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138880 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/fifo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffjk-ckt " "Found design unit 1: ffjk-ckt" {  } { { "ffjk.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/ffjk.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138884 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffjk " "Found entity 1: ffjk" {  } { { "ffjk.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/ffjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador1x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador1x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador1X16-ckt " "Found design unit 1: decodificador1X16-ckt" {  } { { "decodificador1X16.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/decodificador1X16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138888 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador1X16 " "Found entity 1: decodificador1X16" {  } { { "decodificador1X16.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/decodificador1X16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapathfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathFIFO-ckt " "Found design unit 1: datapathFIFO-ckt" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138892 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapathFIFO " "Found entity 1: datapathFIFO" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d7Seg-display " "Found design unit 1: d7Seg-display" {  } { { "d7Seg.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/d7Seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138895 ""} { "Info" "ISGN_ENTITY_NAME" "1 d7Seg " "Found entity 1: d7Seg" {  } { { "d7Seg.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/d7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador6bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador6bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador6Bits-ckt " "Found design unit 1: contador6Bits-ckt" {  } { { "contador6Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/contador6Bits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138899 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador6Bits " "Found entity 1: contador6Bits" {  } { { "contador6Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/contador6Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador4Bits-ckt " "Found design unit 1: contador4Bits-ckt" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/contador4Bits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138902 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador4Bits " "Found entity 1: contador4Bits" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/contador4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_4Bits-ckt " "Found design unit 1: Comparador_4Bits-ckt" {  } { { "Comparador_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/Comparador_4Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138906 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_4Bits " "Found entity 1: Comparador_4Bits" {  } { { "Comparador_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/Comparador_4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-ckt " "Found design unit 1: Comparador-ckt" {  } { { "Comparador.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/Comparador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138909 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cibittobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cibittobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ciBitToBcd-ckt " "Found design unit 1: ciBitToBcd-ckt" {  } { { "ciBitToBcd.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/ciBitToBcd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ciBitToBcd " "Found entity 1: ciBitToBcd" {  } { { "ciBitToBcd.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/ciBitToBcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocodecontrolefifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blocodecontrolefifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoDeControleFIFO-ckt " "Found design unit 1: blocoDeControleFIFO-ckt" {  } { { "blocoDeControleFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/blocoDeControleFIFO.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138917 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoDeControleFIFO " "Found entity 1: blocoDeControleFIFO" {  } { { "blocoDeControleFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/blocoDeControleFIFO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobcd13bitstod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bittobcd13bitstod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBcd13bitsToD7Seg-ckt " "Found design unit 1: bitToBcd13bitsToD7Seg-ckt" {  } { { "bitToBcd13bitsToD7Seg.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bitToBcd13bitsToD7Seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138920 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBcd13bitsToD7Seg " "Found entity 1: bitToBcd13bitsToD7Seg" {  } { { "bitToBcd13bitsToD7Seg.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bitToBcd13bitsToD7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobcd13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bittobcd13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBcd13bits-ckt " "Found design unit 1: bitToBcd13bits-ckt" {  } { { "bitToBcd13bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bitToBcd13bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138924 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBcd13bits " "Found entity 1: bitToBcd13bits" {  } { { "bitToBcd13bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bitToBcd13bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistrador16x13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistrador16x13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoDeRegistrador16X13-ckt " "Found design unit 1: bancoDeRegistrador16X13-ckt" {  } { { "bancoDeRegistrador16X13.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bancoDeRegistrador16X13.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138928 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoDeRegistrador16X13 " "Found entity 1: bancoDeRegistrador16X13" {  } { { "bancoDeRegistrador16X13.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bancoDeRegistrador16X13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto02-ckt " "Found design unit 1: projeto02-ckt" {  } { { "projeto02.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138931 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto02 " "Found entity 1: projeto02" {  } { { "projeto02.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368138931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368138931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto02 " "Elaborating entity \"projeto02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584368139014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lixo1 projeto02.vhd(49) " "Verilog HDL or VHDL warning at projeto02.vhd(49): object \"lixo1\" assigned a value but never read" {  } { { "projeto02.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584368139015 "|projeto02"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lixo0 projeto02.vhd(49) " "Verilog HDL or VHDL warning at projeto02.vhd(49): object \"lixo0\" assigned a value but never read" {  } { { "projeto02.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584368139015 "|projeto02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClock divisorClock:DClock " "Elaborating entity \"divisorClock\" for hierarchy \"divisorClock:DClock\"" {  } { { "projeto02.vhd" "DClock" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:FIFO16x13 " "Elaborating entity \"fifo\" for hierarchy \"fifo:FIFO16x13\"" {  } { { "projeto02.vhd" "FIFO16x13" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoDeControleFIFO fifo:FIFO16x13\|blocoDeControleFIFO:BlocodeControle " "Elaborating entity \"blocoDeControleFIFO\" for hierarchy \"fifo:FIFO16x13\|blocoDeControleFIFO:BlocodeControle\"" {  } { { "fifo.vhd" "BlocodeControle" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/fifo.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathFIFO fifo:FIFO16x13\|datapathFIFO:Datapath " "Elaborating entity \"datapathFIFO\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\"" {  } { { "fifo.vhd" "Datapath" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/fifo.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lixo datapathFIFO.vhd(41) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(41): object \"lixo\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584368139029 "|projeto02|fifo:FIFO16x13|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ld_comparador_wd_com_rd datapathFIFO.vhd(42) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(42): object \"saida_ld_comparador_wd_com_rd\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584368139029 "|projeto02|fifo:FIFO16x13|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_gt_comparador_wd_com_rd datapathFIFO.vhd(42) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(42): object \"saida_gt_comparador_wd_com_rd\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584368139029 "|projeto02|fifo:FIFO16x13|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ld_comparador_wd1_com_rd datapathFIFO.vhd(43) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(43): object \"saida_ld_comparador_wd1_com_rd\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584368139029 "|projeto02|fifo:FIFO16x13|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_gt_comparador_wd1_com_rd datapathFIFO.vhd(43) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(43): object \"saida_gt_comparador_wd1_com_rd\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584368139029 "|projeto02|fifo:FIFO16x13|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ld_comparador_wd_com_rd1 datapathFIFO.vhd(44) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(44): object \"saida_ld_comparador_wd_com_rd1\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584368139030 "|projeto02|fifo:FIFO16x13|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_gt_comparador_wd_com_rd1 datapathFIFO.vhd(44) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(44): object \"saida_gt_comparador_wd_com_rd1\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584368139030 "|projeto02|fifo:FIFO16x13|datapathFIFO:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoDeRegistrador16X13 fifo:FIFO16x13\|datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores " "Elaborating entity \"bancoDeRegistrador16X13\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\"" {  } { { "datapathFIFO.vhd" "BancoDeRegistradores" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador1X16 fifo:FIFO16x13\|datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|decodificador1X16:Dec_wr " "Elaborating entity \"decodificador1X16\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|decodificador1X16:Dec_wr\"" {  } { { "bancoDeRegistrador16X13.vhd" "Dec_wr" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bancoDeRegistrador16X13.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg13Bits fifo:FIFO16x13\|datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|reg13Bits:Reg00 " "Elaborating entity \"reg13Bits\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|reg13Bits:Reg00\"" {  } { { "bancoDeRegistrador16X13.vhd" "Reg00" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bancoDeRegistrador16X13.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX16_1_13Bits fifo:FIFO16x13\|datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|MUX16_1_13Bits:MUX_rd " "Elaborating entity \"MUX16_1_13Bits\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|MUX16_1_13Bits:MUX_rd\"" {  } { { "bancoDeRegistrador16X13.vhd" "MUX_rd" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bancoDeRegistrador16X13.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1_13Bits fifo:FIFO16x13\|datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|MUX16_1_13Bits:MUX_rd\|MUX2_1_13Bits:muxI0I1 " "Elaborating entity \"MUX2_1_13Bits\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|MUX16_1_13Bits:MUX_rd\|MUX2_1_13Bits:muxI0I1\"" {  } { { "MUX16_1_13Bits.vhd" "muxI0I1" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/MUX16_1_13Bits.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador4Bits fifo:FIFO16x13\|datapathFIFO:Datapath\|contador4Bits:Contador_WR " "Elaborating entity \"contador4Bits\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|contador4Bits:Contador_WR\"" {  } { { "datapathFIFO.vhd" "Contador_WR" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffjk fifo:FIFO16x13\|datapathFIFO:Datapath\|contador4Bits:Contador_WR\|ffjk:Q0 " "Elaborating entity \"ffjk\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|contador4Bits:Contador_WR\|ffjk:Q0\"" {  } { { "contador4Bits.vhd" "Q0" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/contador4Bits.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_4Bits fifo:FIFO16x13\|datapathFIFO:Datapath\|Comparador_4Bits:comparador_wr_com_rd " "Elaborating entity \"Comparador_4Bits\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|Comparador_4Bits:comparador_wr_com_rd\"" {  } { { "datapathFIFO.vhd" "comparador_wr_com_rd" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador fifo:FIFO16x13\|datapathFIFO:Datapath\|Comparador_4Bits:comparador_wr_com_rd\|Comparador:Comp1 " "Elaborating entity \"Comparador\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|Comparador_4Bits:comparador_wr_com_rd\|Comparador:Comp1\"" {  } { { "Comparador_4Bits.vhd" "Comp1" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/Comparador_4Bits.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_4Bits fifo:FIFO16x13\|datapathFIFO:Datapath\|SUM_4Bits:somador_wr1 " "Elaborating entity \"SUM_4Bits\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|SUM_4Bits:somador_wr1\"" {  } { { "datapathFIFO.vhd" "somador_wr1" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/datapathFIFO.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_2Bits fifo:FIFO16x13\|datapathFIFO:Datapath\|SUM_4Bits:somador_wr1\|SUM_2Bits:SUM01 " "Elaborating entity \"SUM_2Bits\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|SUM_4Bits:somador_wr1\|SUM_2Bits:SUM01\"" {  } { { "SUM_4Bits.vhd" "SUM01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/SUM_4Bits.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_1Bit fifo:FIFO16x13\|datapathFIFO:Datapath\|SUM_4Bits:somador_wr1\|SUM_2Bits:SUM01\|SUM_1Bit:SUM01 " "Elaborating entity \"SUM_1Bit\" for hierarchy \"fifo:FIFO16x13\|datapathFIFO:Datapath\|SUM_4Bits:somador_wr1\|SUM_2Bits:SUM01\|SUM_1Bit:SUM01\"" {  } { { "SUM_2Bits.vhd" "SUM01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/SUM_2Bits.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romFIFO romFIFO:ROM " "Elaborating entity \"romFIFO\" for hierarchy \"romFIFO:ROM\"" {  } { { "projeto02.vhd" "ROM" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romFIFO:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romFIFO:ROM\|altsyncram:altsyncram_component\"" {  } { { "romFIFO.vhd" "altsyncram_component" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/romFIFO.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romFIFO:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romFIFO:ROM\|altsyncram:altsyncram_component\"" {  } { { "romFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/romFIFO.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584368139257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romFIFO:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"romFIFO:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file romFIFO.mif " "Parameter \"init_file\" = \"romFIFO.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139258 ""}  } { { "romFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/romFIFO.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584368139258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt71 " "Found entity 1: altsyncram_kt71" {  } { { "db/altsyncram_kt71.tdf" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/db/altsyncram_kt71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584368139343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584368139343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt71 romFIFO:ROM\|altsyncram:altsyncram_component\|altsyncram_kt71:auto_generated " "Elaborating entity \"altsyncram_kt71\" for hierarchy \"romFIFO:ROM\|altsyncram:altsyncram_component\|altsyncram_kt71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador6Bits contador6Bits:Contador " "Elaborating entity \"contador6Bits\" for hierarchy \"contador6Bits:Contador\"" {  } { { "projeto02.vhd" "Contador" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBcd13bitsToD7Seg bitToBcd13bitsToD7Seg:DisplayRead " "Elaborating entity \"bitToBcd13bitsToD7Seg\" for hierarchy \"bitToBcd13bitsToD7Seg:DisplayRead\"" {  } { { "projeto02.vhd" "DisplayRead" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBcd13bits bitToBcd13bitsToD7Seg:DisplayRead\|bitToBcd13bits:BtB " "Elaborating entity \"bitToBcd13bits\" for hierarchy \"bitToBcd13bitsToD7Seg:DisplayRead\|bitToBcd13bits:BtB\"" {  } { { "bitToBcd13bitsToD7Seg.vhd" "BtB" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bitToBcd13bitsToD7Seg.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ciBitToBcd bitToBcd13bitsToD7Seg:DisplayRead\|bitToBcd13bits:BtB\|ciBitToBcd:ciBtB01 " "Elaborating entity \"ciBitToBcd\" for hierarchy \"bitToBcd13bitsToD7Seg:DisplayRead\|bitToBcd13bits:BtB\|ciBitToBcd:ciBtB01\"" {  } { { "bitToBcd13bits.vhd" "ciBtB01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bitToBcd13bits.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d7Seg bitToBcd13bitsToD7Seg:DisplayRead\|d7Seg:D7S3 " "Elaborating entity \"d7Seg\" for hierarchy \"bitToBcd13bitsToD7Seg:DisplayRead\|d7Seg:D7S3\"" {  } { { "bitToBcd13bitsToD7Seg.vhd" "D7S3" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/bitToBcd13bitsToD7Seg.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584368139410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584368144227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584368144227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "656 " "Implemented 656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584368144363 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584368144363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "592 " "Implemented 592 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584368144363 ""} { "Info" "ICUT_CUT_TM_RAMS" "13 " "Implemented 13 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1584368144363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584368144363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584368144415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 11:15:44 2020 " "Processing ended: Mon Mar 16 11:15:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584368144415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584368144415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584368144415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584368144415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584368145883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584368145884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 11:15:45 2020 " "Processing started: Mon Mar 16 11:15:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584368145884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1584368145884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto02 -c projeto02 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto02 -c projeto02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1584368145884 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1584368146011 ""}
{ "Info" "0" "" "Project  = projeto02" {  } {  } 0 0 "Project  = projeto02" 0 0 "Fitter" 0 0 1584368146012 ""}
{ "Info" "0" "" "Revision = projeto02" {  } {  } 0 0 "Revision = projeto02" 0 0 "Fitter" 0 0 1584368146012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1584368146204 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto02 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"projeto02\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1584368146224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584368146268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584368146268 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1584368146369 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1584368146384 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1584368147126 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1584368147126 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1584368147126 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/" { { 0 { 0 ""} 0 1197 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584368147129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/" { { 0 { 0 ""} 0 1198 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584368147129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/" { { 0 { 0 ""} 0 1199 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584368147129 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1584368147129 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1584368147132 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto02.sdc " "Synopsys Design Constraints File file not found: 'projeto02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1584368147447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1584368147448 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1584368147458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clock_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584368147505 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock_27 } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_27" } } } } { "projeto02.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584368147505 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisorClock:DClock\|ax  " "Automatically promoted node divisorClock:DClock\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584368147506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisorClock:DClock\|ax~0 " "Destination node divisorClock:DClock\|ax~0" {  } { { "divisorClock.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/divisorClock.vhd" 13 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisorClock:DClock|ax~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584368147506 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1584368147506 ""}  } { { "divisorClock.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/divisorClock.vhd" 13 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisorClock:DClock|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584368147506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY3 (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node KEY3 (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584368147506 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { KEY3 } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } } { "projeto02.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/projeto02.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584368147506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:FIFO16x13\|blocoDeControleFIFO:BlocodeControle\|estado.start  " "Automatically promoted node fifo:FIFO16x13\|blocoDeControleFIFO:BlocodeControle\|estado.start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584368147507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo:FIFO16x13\|blocoDeControleFIFO:BlocodeControle\|Selector0~2 " "Destination node fifo:FIFO16x13\|blocoDeControleFIFO:BlocodeControle\|Selector0~2" {  } { { "blocoDeControleFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/blocoDeControleFIFO.vhd" 21 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|Selector0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584368147507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1584368147507 ""}  } { { "blocoDeControleFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/blocoDeControleFIFO.vhd" 13 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo:FIFO16x13|blocoDeControleFIFO:BlocodeControle|estado.start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584368147507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1584368147639 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1584368147640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1584368147640 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1584368147642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1584368147643 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1584368147644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1584368147644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1584368147645 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1584368147648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1584368147649 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1584368147649 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584368147682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1584368150182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584368150479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1584368150490 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1584368152008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584368152008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1584368152140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1584368154681 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1584368154681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584368155120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1584368155129 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1584368155129 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1584368155192 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1584368155203 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "47 " "Found 47 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR1 0 " "Pin \"LEDR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR0 0 " "Pin \"LEDR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX5\[0\] 0 " "Pin \"P02HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX5\[1\] 0 " "Pin \"P02HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX5\[2\] 0 " "Pin \"P02HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX5\[3\] 0 " "Pin \"P02HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX5\[4\] 0 " "Pin \"P02HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX5\[5\] 0 " "Pin \"P02HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX5\[6\] 0 " "Pin \"P02HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX4\[0\] 0 " "Pin \"P02HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX4\[1\] 0 " "Pin \"P02HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX4\[2\] 0 " "Pin \"P02HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX4\[3\] 0 " "Pin \"P02HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX4\[4\] 0 " "Pin \"P02HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX4\[5\] 0 " "Pin \"P02HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX4\[6\] 0 " "Pin \"P02HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX3\[0\] 0 " "Pin \"P02HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX3\[1\] 0 " "Pin \"P02HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX3\[2\] 0 " "Pin \"P02HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX3\[3\] 0 " "Pin \"P02HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX3\[4\] 0 " "Pin \"P02HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX3\[5\] 0 " "Pin \"P02HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX3\[6\] 0 " "Pin \"P02HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX2\[0\] 0 " "Pin \"P02HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX2\[1\] 0 " "Pin \"P02HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX2\[2\] 0 " "Pin \"P02HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX2\[3\] 0 " "Pin \"P02HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX2\[4\] 0 " "Pin \"P02HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX2\[5\] 0 " "Pin \"P02HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX2\[6\] 0 " "Pin \"P02HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX1\[0\] 0 " "Pin \"P02HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX1\[1\] 0 " "Pin \"P02HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX1\[2\] 0 " "Pin \"P02HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX1\[3\] 0 " "Pin \"P02HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX1\[4\] 0 " "Pin \"P02HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX1\[5\] 0 " "Pin \"P02HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX1\[6\] 0 " "Pin \"P02HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX0\[0\] 0 " "Pin \"P02HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX0\[1\] 0 " "Pin \"P02HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX0\[2\] 0 " "Pin \"P02HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX0\[3\] 0 " "Pin \"P02HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX0\[4\] 0 " "Pin \"P02HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX0\[5\] 0 " "Pin \"P02HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P02HEX0\[6\] 0 " "Pin \"P02HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "est_maq_fifo\[0\] 0 " "Pin \"est_maq_fifo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "est_maq_fifo\[1\] 0 " "Pin \"est_maq_fifo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "est_maq_fifo\[2\] 0 " "Pin \"est_maq_fifo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584368155266 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1584368155266 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1584368155512 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1584368155557 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1584368155809 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584368156180 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1584368156192 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1584368156324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/output_files/projeto02.fit.smsg " "Generated suppressed messages file C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Projeto 02 - FIFO/output_files/projeto02.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1584368156461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584368156815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 11:15:56 2020 " "Processing ended: Mon Mar 16 11:15:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584368156815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584368156815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584368156815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1584368156815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1584368158121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584368158122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 11:15:57 2020 " "Processing started: Mon Mar 16 11:15:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584368158122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1584368158122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto02 -c projeto02 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto02 -c projeto02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1584368158122 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1584368160131 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1584368160205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584368160958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 11:16:00 2020 " "Processing ended: Mon Mar 16 11:16:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584368160958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584368160958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584368160958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1584368160958 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1584368161652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1584368162579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584368162580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 11:16:02 2020 " "Processing started: Mon Mar 16 11:16:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584368162580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584368162580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto02 -c projeto02 " "Command: quartus_sta projeto02 -c projeto02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584368162580 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1584368162765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584368163142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1584368163199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1584368163199 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto02.sdc " "Synopsys Design Constraints File file not found: 'projeto02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1584368163360 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1584368163360 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorClock:DClock\|ax divisorClock:DClock\|ax " "create_clock -period 1.000 -name divisorClock:DClock\|ax divisorClock:DClock\|ax" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_27 clock_27 " "create_clock -period 1.000 -name clock_27 clock_27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163365 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163365 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1584368163371 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1584368163386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1584368163397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.828 " "Worst-case setup slack is -3.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.828      -735.982 divisorClock:DClock\|ax  " "   -3.828      -735.982 divisorClock:DClock\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.694       -47.100 clock_27  " "   -2.694       -47.100 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584368163422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.519 " "Worst-case hold slack is -2.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.519        -2.519 clock_27  " "   -2.519        -2.519 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 divisorClock:DClock\|ax  " "    0.391         0.000 divisorClock:DClock\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584368163427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.727 " "Worst-case recovery slack is -1.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.727      -373.032 divisorClock:DClock\|ax  " "   -1.727      -373.032 divisorClock:DClock\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584368163431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.497 " "Worst-case removal slack is 2.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.497         0.000 divisorClock:DClock\|ax  " "    2.497         0.000 divisorClock:DClock\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584368163436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -244.076 divisorClock:DClock\|ax  " "   -1.423      -244.076 divisorClock:DClock\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clock_27  " "   -1.380       -26.380 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584368163439 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1584368163624 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1584368163626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1584368163658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.820 " "Worst-case setup slack is -1.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820      -342.835 divisorClock:DClock\|ax  " "   -1.820      -342.835 divisorClock:DClock\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768        -9.904 clock_27  " "   -0.768        -9.904 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584368163663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.564 " "Worst-case hold slack is -1.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564        -1.564 clock_27  " "   -1.564        -1.564 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 divisorClock:DClock\|ax  " "    0.215         0.000 divisorClock:DClock\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584368163670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.622 " "Worst-case recovery slack is -0.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622      -134.352 divisorClock:DClock\|ax  " "   -0.622      -134.352 divisorClock:DClock\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584368163676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.502 " "Worst-case removal slack is 1.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.502         0.000 divisorClock:DClock\|ax  " "    1.502         0.000 divisorClock:DClock\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584368163681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -244.076 divisorClock:DClock\|ax  " "   -1.423      -244.076 divisorClock:DClock\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clock_27  " "   -1.380       -26.380 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584368163687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584368163687 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1584368164170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1584368164341 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1584368164359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584368164754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 11:16:04 2020 " "Processing ended: Mon Mar 16 11:16:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584368164754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584368164754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584368164754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584368164754 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584368165818 ""}
