[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2022.1.226.1.9
[EFX-0000 INFO] Compiled: Sep 16 2022.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

INFO: Read project database "D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/TrionT8_KIT.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "D:/Program_Files/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv' (VERI-1482)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(6): WARNING: parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(7): WARNING: parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(14): WARNING: parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(15): WARNING: parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(18): WARNING: parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(19): WARNING: parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
-- Analyzing Verilog file 'D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv' (VERI-1482)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(38): WARNING: redeclaration of ANSI port 'clk100' is not allowed (VERI-1372)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(188): WARNING: data object 'USB_status' is already declared (VERI-2170)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(68): INFO: previous declaration of 'USB_status' is from here (VERI-1967)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(188): WARNING: second declaration of 'USB_status' is ignored (VERI-1329)
-- Analyzing Verilog file 'D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv' (VERI-1482)
-- Analyzing Verilog file 'D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv' (VERI-1482)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv(43): WARNING: non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522)
-- Analyzing Verilog file 'D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv' (VERI-1482)
INFO: Analysis took 0.0117171 seconds.
INFO: 	Analysis took 0.015625 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 54.416 MB, end = 54.756 MB, delta = 0.34 MB
INFO: 	Analysis peak virtual memory usage = 54.764 MB
INFO: Analysis resident set memory usage: begin = 54.996 MB, end = 57.444 MB, delta = 2.448 MB
INFO: 	Analysis peak resident set memory usage = 57.448 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(277): WARNING: port 'q_a' remains unconnected for this instance (VERI-1927)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(2): INFO: compiling module 'TrionT8_KIT' (VERI-1018)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv(3): INFO: compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv(13): INFO: compiling module 'USB_RAM_Reg' (VERI-1018)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv(11): INFO: compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv(26): INFO: extracting RAM for identifier 'ram' (VERI-2571)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(218): WARNING: actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv(11): INFO: compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv(26): INFO: extracting RAM for identifier 'ram' (VERI-2571)
D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(274): WARNING: actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330)
INFO: Elaboration took 0.0229469 seconds.
INFO: 	Elaboration took 0.015625 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 54.756 MB, end = 58.584 MB, delta = 3.828 MB
INFO: 	Elaboration peak virtual memory usage = 58.584 MB
INFO: Elaboration resident set memory usage: begin = 57.456 MB, end = 62.544 MB, delta = 5.088 MB
INFO: 	Elaboration peak resident set memory usage = 62.548 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v' (VERI-1482)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
D:/Program_Files/Efinity/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.012398 seconds.
INFO: 	Reading Mapping Library took 0 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 59.076 MB, end = 59.076 MB, delta = 0 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 59.076 MB
INFO: Reading Mapping Library resident set memory usage: begin = 63.204 MB, end = 63.216 MB, delta = 0.012 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 63.228 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:25)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:25)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:25)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:25)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:25)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:25)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:39)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:40)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:66)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\GitHub\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:67)
[EFX-0200 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 337 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 478, ed: 1580, lv: 7, pw: 1312.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 337 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO: ***** Beginning VDB Netlist Checker ... *****
WARNING: Input/Inout Port quartz_clk is unconnected and will be removed
WARNING: Input/Inout Port FT_PWR_n is unconnected and will be removed
INFO: Found 2 warnings in the post-synthesis netlist.
INFO: VDB Netlist Checker took 0.0121713 seconds.
INFO: 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 77.744 MB, end = 77.744 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 100.312 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 83.704 MB, end = 83.752 MB, delta = 0.048 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 103.04 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'TrionT8_KIT' to Verilog file 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow/TrionT8_KIT.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	104
[EFX-0000 INFO] EFX_LUT4        : 	480
[EFX-0000 INFO] EFX_FF          : 	241
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
