
display_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ce4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08002e6c  08002e6c  00012e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ef8  08002ef8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002ef8  08002ef8  00012ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002f00  08002f00  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f00  08002f00  00012f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f04  08002f04  00012f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002f08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  20000070  08002f78  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08002f78  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c07b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ccc  00000000  00000000  0002c11b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000868  00000000  00000000  0002dde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007b0  00000000  00000000  0002e650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021aa8  00000000  00000000  0002ee00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a44e  00000000  00000000  000508a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c70a9  00000000  00000000  0005acf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00121d9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000277c  00000000  00000000  00121df4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002e54 	.word	0x08002e54

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08002e54 	.word	0x08002e54

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c4:	f000 fbc0 	bl	8000c48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c8:	f000 f83a 	bl	8000540 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004cc:	f000 f8ca 	bl	8000664 <MX_GPIO_Init>
  MX_FSMC_Init();
 80004d0:	f000 f958 	bl	8000784 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 80004d4:	f000 f894 	bl	8000600 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  //enable uart rx by interrupt
  HAL_UART_Receive_IT(&huart1, (uint8_t *)huart1RxBuffer, UART1_RX_BUFF_SIZE);
 80004d8:	2201      	movs	r2, #1
 80004da:	4913      	ldr	r1, [pc, #76]	; (8000528 <main+0x68>)
 80004dc:	4813      	ldr	r0, [pc, #76]	; (800052c <main+0x6c>)
 80004de:	f001 fc50 	bl	8001d82 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	HAL_Delay(500);
 80004e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004e6:	f000 fc21 	bl	8000d2c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2108      	movs	r1, #8
 80004ee:	4810      	ldr	r0, [pc, #64]	; (8000530 <main+0x70>)
 80004f0:	f000 fec2 	bl	8001278 <HAL_GPIO_WritePin>
	printf("LED off\n");
 80004f4:	480f      	ldr	r0, [pc, #60]	; (8000534 <main+0x74>)
 80004f6:	f002 f855 	bl	80025a4 <puts>
	HAL_Delay(500);
 80004fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004fe:	f000 fc15 	bl	8000d2c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000502:	2201      	movs	r2, #1
 8000504:	2108      	movs	r1, #8
 8000506:	480a      	ldr	r0, [pc, #40]	; (8000530 <main+0x70>)
 8000508:	f000 feb6 	bl	8001278 <HAL_GPIO_WritePin>
	printf("LED on\n");
 800050c:	480a      	ldr	r0, [pc, #40]	; (8000538 <main+0x78>)
 800050e:	f002 f849 	bl	80025a4 <puts>


	blOn = !blOn;
 8000512:	4b0a      	ldr	r3, [pc, #40]	; (800053c <main+0x7c>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	2b00      	cmp	r3, #0
 8000518:	bf0c      	ite	eq
 800051a:	2301      	moveq	r3, #1
 800051c:	2300      	movne	r3, #0
 800051e:	b2db      	uxtb	r3, r3
 8000520:	461a      	mov	r2, r3
 8000522:	4b06      	ldr	r3, [pc, #24]	; (800053c <main+0x7c>)
 8000524:	601a      	str	r2, [r3, #0]
	HAL_Delay(500);
 8000526:	e7dc      	b.n	80004e2 <main+0x22>
 8000528:	20000134 	.word	0x20000134
 800052c:	200000f0 	.word	0x200000f0
 8000530:	40020400 	.word	0x40020400
 8000534:	08002e6c 	.word	0x08002e6c
 8000538:	08002e74 	.word	0x08002e74
 800053c:	2000008c 	.word	0x2000008c

08000540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b094      	sub	sp, #80	; 0x50
 8000544:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000546:	f107 0320 	add.w	r3, r7, #32
 800054a:	2230      	movs	r2, #48	; 0x30
 800054c:	2100      	movs	r1, #0
 800054e:	4618      	mov	r0, r3
 8000550:	f001 ffb2 	bl	80024b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000554:	f107 030c 	add.w	r3, r7, #12
 8000558:	2200      	movs	r2, #0
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	605a      	str	r2, [r3, #4]
 800055e:	609a      	str	r2, [r3, #8]
 8000560:	60da      	str	r2, [r3, #12]
 8000562:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000564:	2300      	movs	r3, #0
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	4b23      	ldr	r3, [pc, #140]	; (80005f8 <SystemClock_Config+0xb8>)
 800056a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800056c:	4a22      	ldr	r2, [pc, #136]	; (80005f8 <SystemClock_Config+0xb8>)
 800056e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000572:	6413      	str	r3, [r2, #64]	; 0x40
 8000574:	4b20      	ldr	r3, [pc, #128]	; (80005f8 <SystemClock_Config+0xb8>)
 8000576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800057c:	60bb      	str	r3, [r7, #8]
 800057e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000580:	2300      	movs	r3, #0
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	4b1d      	ldr	r3, [pc, #116]	; (80005fc <SystemClock_Config+0xbc>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a1c      	ldr	r2, [pc, #112]	; (80005fc <SystemClock_Config+0xbc>)
 800058a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800058e:	6013      	str	r3, [r2, #0]
 8000590:	4b1a      	ldr	r3, [pc, #104]	; (80005fc <SystemClock_Config+0xbc>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000598:	607b      	str	r3, [r7, #4]
 800059a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059c:	2302      	movs	r3, #2
 800059e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a0:	2301      	movs	r3, #1
 80005a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a4:	2310      	movs	r3, #16
 80005a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005a8:	2300      	movs	r3, #0
 80005aa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ac:	f107 0320 	add.w	r3, r7, #32
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 fe7b 	bl	80012ac <HAL_RCC_OscConfig>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80005bc:	f000 f95c 	bl	8000878 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c0:	230f      	movs	r3, #15
 80005c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005c4:	2300      	movs	r3, #0
 80005c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c8:	2300      	movs	r3, #0
 80005ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005cc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005d8:	f107 030c 	add.w	r3, r7, #12
 80005dc:	2100      	movs	r1, #0
 80005de:	4618      	mov	r0, r3
 80005e0:	f001 f8dc 	bl	800179c <HAL_RCC_ClockConfig>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <SystemClock_Config+0xae>
  {
    Error_Handler();
 80005ea:	f000 f945 	bl	8000878 <Error_Handler>
  }
}
 80005ee:	bf00      	nop
 80005f0:	3750      	adds	r7, #80	; 0x50
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40023800 	.word	0x40023800
 80005fc:	40007000 	.word	0x40007000

08000600 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000604:	4b14      	ldr	r3, [pc, #80]	; (8000658 <MX_USART1_UART_Init+0x58>)
 8000606:	4a15      	ldr	r2, [pc, #84]	; (800065c <MX_USART1_UART_Init+0x5c>)
 8000608:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800060a:	4b13      	ldr	r3, [pc, #76]	; (8000658 <MX_USART1_UART_Init+0x58>)
 800060c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000610:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000612:	4b11      	ldr	r3, [pc, #68]	; (8000658 <MX_USART1_UART_Init+0x58>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000618:	4b0f      	ldr	r3, [pc, #60]	; (8000658 <MX_USART1_UART_Init+0x58>)
 800061a:	2200      	movs	r2, #0
 800061c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800061e:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <MX_USART1_UART_Init+0x58>)
 8000620:	2200      	movs	r2, #0
 8000622:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000624:	4b0c      	ldr	r3, [pc, #48]	; (8000658 <MX_USART1_UART_Init+0x58>)
 8000626:	220c      	movs	r2, #12
 8000628:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800062a:	4b0b      	ldr	r3, [pc, #44]	; (8000658 <MX_USART1_UART_Init+0x58>)
 800062c:	2200      	movs	r2, #0
 800062e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000630:	4b09      	ldr	r3, [pc, #36]	; (8000658 <MX_USART1_UART_Init+0x58>)
 8000632:	2200      	movs	r2, #0
 8000634:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000636:	4808      	ldr	r0, [pc, #32]	; (8000658 <MX_USART1_UART_Init+0x58>)
 8000638:	f001 fac4 	bl	8001bc4 <HAL_UART_Init>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000642:	f000 f919 	bl	8000878 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  huart1.RxXferSize = UART1_RX_BUFF_SIZE;
 8000646:	4b04      	ldr	r3, [pc, #16]	; (8000658 <MX_USART1_UART_Init+0x58>)
 8000648:	2201      	movs	r2, #1
 800064a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart1.pRxBuffPtr = huart1RxBuffer;
 800064c:	4b02      	ldr	r3, [pc, #8]	; (8000658 <MX_USART1_UART_Init+0x58>)
 800064e:	4a04      	ldr	r2, [pc, #16]	; (8000660 <MX_USART1_UART_Init+0x60>)
 8000650:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE END USART1_Init 2 */

}
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	200000f0 	.word	0x200000f0
 800065c:	40011000 	.word	0x40011000
 8000660:	20000134 	.word	0x20000134

08000664 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	; 0x28
 8000668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	609a      	str	r2, [r3, #8]
 8000676:	60da      	str	r2, [r3, #12]
 8000678:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	613b      	str	r3, [r7, #16]
 800067e:	4b3e      	ldr	r3, [pc, #248]	; (8000778 <MX_GPIO_Init+0x114>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	4a3d      	ldr	r2, [pc, #244]	; (8000778 <MX_GPIO_Init+0x114>)
 8000684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000688:	6313      	str	r3, [r2, #48]	; 0x30
 800068a:	4b3b      	ldr	r3, [pc, #236]	; (8000778 <MX_GPIO_Init+0x114>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000692:	613b      	str	r3, [r7, #16]
 8000694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	4b37      	ldr	r3, [pc, #220]	; (8000778 <MX_GPIO_Init+0x114>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	4a36      	ldr	r2, [pc, #216]	; (8000778 <MX_GPIO_Init+0x114>)
 80006a0:	f043 0310 	orr.w	r3, r3, #16
 80006a4:	6313      	str	r3, [r2, #48]	; 0x30
 80006a6:	4b34      	ldr	r3, [pc, #208]	; (8000778 <MX_GPIO_Init+0x114>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	f003 0310 	and.w	r3, r3, #16
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006b2:	2300      	movs	r3, #0
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	4b30      	ldr	r3, [pc, #192]	; (8000778 <MX_GPIO_Init+0x114>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	4a2f      	ldr	r2, [pc, #188]	; (8000778 <MX_GPIO_Init+0x114>)
 80006bc:	f043 0308 	orr.w	r3, r3, #8
 80006c0:	6313      	str	r3, [r2, #48]	; 0x30
 80006c2:	4b2d      	ldr	r3, [pc, #180]	; (8000778 <MX_GPIO_Init+0x114>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c6:	f003 0308 	and.w	r3, r3, #8
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	2300      	movs	r3, #0
 80006d0:	607b      	str	r3, [r7, #4]
 80006d2:	4b29      	ldr	r3, [pc, #164]	; (8000778 <MX_GPIO_Init+0x114>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d6:	4a28      	ldr	r2, [pc, #160]	; (8000778 <MX_GPIO_Init+0x114>)
 80006d8:	f043 0301 	orr.w	r3, r3, #1
 80006dc:	6313      	str	r3, [r2, #48]	; 0x30
 80006de:	4b26      	ldr	r3, [pc, #152]	; (8000778 <MX_GPIO_Init+0x114>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	f003 0301 	and.w	r3, r3, #1
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ea:	2300      	movs	r3, #0
 80006ec:	603b      	str	r3, [r7, #0]
 80006ee:	4b22      	ldr	r3, [pc, #136]	; (8000778 <MX_GPIO_Init+0x114>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	4a21      	ldr	r2, [pc, #132]	; (8000778 <MX_GPIO_Init+0x114>)
 80006f4:	f043 0302 	orr.w	r3, r3, #2
 80006f8:	6313      	str	r3, [r2, #48]	; 0x30
 80006fa:	4b1f      	ldr	r3, [pc, #124]	; (8000778 <MX_GPIO_Init+0x114>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	f003 0302 	and.w	r3, r3, #2
 8000702:	603b      	str	r3, [r7, #0]
 8000704:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RES_GPIO_Port, LCD_RES_Pin, GPIO_PIN_RESET);
 8000706:	2200      	movs	r2, #0
 8000708:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800070c:	481b      	ldr	r0, [pc, #108]	; (800077c <MX_GPIO_Init+0x118>)
 800070e:	f000 fdb3 	bl	8001278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	2108      	movs	r1, #8
 8000716:	481a      	ldr	r0, [pc, #104]	; (8000780 <MX_GPIO_Init+0x11c>)
 8000718:	f000 fdae 	bl	8001278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800071c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000720:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000722:	2300      	movs	r3, #0
 8000724:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000726:	2300      	movs	r3, #0
 8000728:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800072a:	f107 0314 	add.w	r3, r7, #20
 800072e:	4619      	mov	r1, r3
 8000730:	4812      	ldr	r0, [pc, #72]	; (800077c <MX_GPIO_Init+0x118>)
 8000732:	f000 fc05 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin;
 8000736:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073c:	2301      	movs	r3, #1
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000740:	2301      	movs	r3, #1
 8000742:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000744:	2303      	movs	r3, #3
 8000746:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RES_GPIO_Port, &GPIO_InitStruct);
 8000748:	f107 0314 	add.w	r3, r7, #20
 800074c:	4619      	mov	r1, r3
 800074e:	480b      	ldr	r0, [pc, #44]	; (800077c <MX_GPIO_Init+0x118>)
 8000750:	f000 fbf6 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000754:	2308      	movs	r3, #8
 8000756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000758:	2301      	movs	r3, #1
 800075a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000760:	2300      	movs	r3, #0
 8000762:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000764:	f107 0314 	add.w	r3, r7, #20
 8000768:	4619      	mov	r1, r3
 800076a:	4805      	ldr	r0, [pc, #20]	; (8000780 <MX_GPIO_Init+0x11c>)
 800076c:	f000 fbe8 	bl	8000f40 <HAL_GPIO_Init>

}
 8000770:	bf00      	nop
 8000772:	3728      	adds	r7, #40	; 0x28
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40023800 	.word	0x40023800
 800077c:	40020000 	.word	0x40020000
 8000780:	40020400 	.word	0x40020400

08000784 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08e      	sub	sp, #56	; 0x38
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800078a:	f107 031c 	add.w	r3, r7, #28
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]
 800079a:	615a      	str	r2, [r3, #20]
 800079c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800079e:	463b      	mov	r3, r7
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	60da      	str	r2, [r3, #12]
 80007aa:	611a      	str	r2, [r3, #16]
 80007ac:	615a      	str	r2, [r3, #20]
 80007ae:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80007b0:	4b2f      	ldr	r3, [pc, #188]	; (8000870 <MX_FSMC_Init+0xec>)
 80007b2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80007b6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80007b8:	4b2d      	ldr	r3, [pc, #180]	; (8000870 <MX_FSMC_Init+0xec>)
 80007ba:	4a2e      	ldr	r2, [pc, #184]	; (8000874 <MX_FSMC_Init+0xf0>)
 80007bc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80007be:	4b2c      	ldr	r3, [pc, #176]	; (8000870 <MX_FSMC_Init+0xec>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80007c4:	4b2a      	ldr	r3, [pc, #168]	; (8000870 <MX_FSMC_Init+0xec>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80007ca:	4b29      	ldr	r3, [pc, #164]	; (8000870 <MX_FSMC_Init+0xec>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80007d0:	4b27      	ldr	r3, [pc, #156]	; (8000870 <MX_FSMC_Init+0xec>)
 80007d2:	2210      	movs	r2, #16
 80007d4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80007d6:	4b26      	ldr	r3, [pc, #152]	; (8000870 <MX_FSMC_Init+0xec>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80007dc:	4b24      	ldr	r3, [pc, #144]	; (8000870 <MX_FSMC_Init+0xec>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80007e2:	4b23      	ldr	r3, [pc, #140]	; (8000870 <MX_FSMC_Init+0xec>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80007e8:	4b21      	ldr	r3, [pc, #132]	; (8000870 <MX_FSMC_Init+0xec>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80007ee:	4b20      	ldr	r3, [pc, #128]	; (8000870 <MX_FSMC_Init+0xec>)
 80007f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80007f4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80007f6:	4b1e      	ldr	r3, [pc, #120]	; (8000870 <MX_FSMC_Init+0xec>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80007fc:	4b1c      	ldr	r3, [pc, #112]	; (8000870 <MX_FSMC_Init+0xec>)
 80007fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000802:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000804:	4b1a      	ldr	r3, [pc, #104]	; (8000870 <MX_FSMC_Init+0xec>)
 8000806:	2200      	movs	r2, #0
 8000808:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800080a:	4b19      	ldr	r3, [pc, #100]	; (8000870 <MX_FSMC_Init+0xec>)
 800080c:	2200      	movs	r2, #0
 800080e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000810:	4b17      	ldr	r3, [pc, #92]	; (8000870 <MX_FSMC_Init+0xec>)
 8000812:	2200      	movs	r2, #0
 8000814:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 2;
 8000816:	2302      	movs	r3, #2
 8000818:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800081a:	230f      	movs	r3, #15
 800081c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 4;
 800081e:	2304      	movs	r3, #4
 8000820:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000826:	2310      	movs	r3, #16
 8000828:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800082a:	2311      	movs	r3, #17
 800082c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800082e:	2300      	movs	r3, #0
 8000830:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 15;
 8000832:	230f      	movs	r3, #15
 8000834:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000836:	230f      	movs	r3, #15
 8000838:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 255;
 800083a:	23ff      	movs	r3, #255	; 0xff
 800083c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 15;
 800083e:	230f      	movs	r3, #15
 8000840:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000842:	2310      	movs	r3, #16
 8000844:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000846:	2311      	movs	r3, #17
 8000848:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800084a:	2300      	movs	r3, #0
 800084c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800084e:	463a      	mov	r2, r7
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	4619      	mov	r1, r3
 8000856:	4806      	ldr	r0, [pc, #24]	; (8000870 <MX_FSMC_Init+0xec>)
 8000858:	f001 f970 	bl	8001b3c <HAL_SRAM_Init>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000862:	f000 f809 	bl	8000878 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000866:	bf00      	nop
 8000868:	3738      	adds	r7, #56	; 0x38
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	200000a0 	.word	0x200000a0
 8000874:	a0000104 	.word	0xa0000104

08000878 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800087c:	b672      	cpsid	i
}
 800087e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000880:	e7fe      	b.n	8000880 <Error_Handler+0x8>
	...

08000884 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	4b10      	ldr	r3, [pc, #64]	; (80008d0 <HAL_MspInit+0x4c>)
 8000890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000892:	4a0f      	ldr	r2, [pc, #60]	; (80008d0 <HAL_MspInit+0x4c>)
 8000894:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000898:	6453      	str	r3, [r2, #68]	; 0x44
 800089a:	4b0d      	ldr	r3, [pc, #52]	; (80008d0 <HAL_MspInit+0x4c>)
 800089c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800089e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	603b      	str	r3, [r7, #0]
 80008aa:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <HAL_MspInit+0x4c>)
 80008ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ae:	4a08      	ldr	r2, [pc, #32]	; (80008d0 <HAL_MspInit+0x4c>)
 80008b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008b4:	6413      	str	r3, [r2, #64]	; 0x40
 80008b6:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <HAL_MspInit+0x4c>)
 80008b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c2:	bf00      	nop
 80008c4:	370c      	adds	r7, #12
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	40023800 	.word	0x40023800

080008d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08a      	sub	sp, #40	; 0x28
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
 80008ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a19      	ldr	r2, [pc, #100]	; (8000958 <HAL_UART_MspInit+0x84>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d12c      	bne.n	8000950 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	613b      	str	r3, [r7, #16]
 80008fa:	4b18      	ldr	r3, [pc, #96]	; (800095c <HAL_UART_MspInit+0x88>)
 80008fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008fe:	4a17      	ldr	r2, [pc, #92]	; (800095c <HAL_UART_MspInit+0x88>)
 8000900:	f043 0310 	orr.w	r3, r3, #16
 8000904:	6453      	str	r3, [r2, #68]	; 0x44
 8000906:	4b15      	ldr	r3, [pc, #84]	; (800095c <HAL_UART_MspInit+0x88>)
 8000908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800090a:	f003 0310 	and.w	r3, r3, #16
 800090e:	613b      	str	r3, [r7, #16]
 8000910:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	4b11      	ldr	r3, [pc, #68]	; (800095c <HAL_UART_MspInit+0x88>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	4a10      	ldr	r2, [pc, #64]	; (800095c <HAL_UART_MspInit+0x88>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6313      	str	r3, [r2, #48]	; 0x30
 8000922:	4b0e      	ldr	r3, [pc, #56]	; (800095c <HAL_UART_MspInit+0x88>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800092e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000932:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000934:	2302      	movs	r3, #2
 8000936:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093c:	2303      	movs	r3, #3
 800093e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000940:	2307      	movs	r3, #7
 8000942:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000944:	f107 0314 	add.w	r3, r7, #20
 8000948:	4619      	mov	r1, r3
 800094a:	4805      	ldr	r0, [pc, #20]	; (8000960 <HAL_UART_MspInit+0x8c>)
 800094c:	f000 faf8 	bl	8000f40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000950:	bf00      	nop
 8000952:	3728      	adds	r7, #40	; 0x28
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40011000 	.word	0x40011000
 800095c:	40023800 	.word	0x40023800
 8000960:	40020000 	.word	0x40020000

08000964 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000964:	b580      	push	{r7, lr}
 8000966:	b086      	sub	sp, #24
 8000968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
 8000976:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000978:	4b1c      	ldr	r3, [pc, #112]	; (80009ec <HAL_FSMC_MspInit+0x88>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d131      	bne.n	80009e4 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000980:	4b1a      	ldr	r3, [pc, #104]	; (80009ec <HAL_FSMC_MspInit+0x88>)
 8000982:	2201      	movs	r2, #1
 8000984:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	603b      	str	r3, [r7, #0]
 800098a:	4b19      	ldr	r3, [pc, #100]	; (80009f0 <HAL_FSMC_MspInit+0x8c>)
 800098c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800098e:	4a18      	ldr	r2, [pc, #96]	; (80009f0 <HAL_FSMC_MspInit+0x8c>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	6393      	str	r3, [r2, #56]	; 0x38
 8000996:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <HAL_FSMC_MspInit+0x8c>)
 8000998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	603b      	str	r3, [r7, #0]
 80009a0:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80009a2:	f64f 7380 	movw	r3, #65408	; 0xff80
 80009a6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a8:	2302      	movs	r3, #2
 80009aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b0:	2303      	movs	r3, #3
 80009b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80009b4:	230c      	movs	r3, #12
 80009b6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	4619      	mov	r1, r3
 80009bc:	480d      	ldr	r0, [pc, #52]	; (80009f4 <HAL_FSMC_MspInit+0x90>)
 80009be:	f000 fabf 	bl	8000f40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|LCD_DCX_Pin
 80009c2:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 80009c6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|LCD_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c8:	2302      	movs	r3, #2
 80009ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009cc:	2300      	movs	r3, #0
 80009ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d0:	2303      	movs	r3, #3
 80009d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80009d4:	230c      	movs	r3, #12
 80009d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009d8:	1d3b      	adds	r3, r7, #4
 80009da:	4619      	mov	r1, r3
 80009dc:	4806      	ldr	r0, [pc, #24]	; (80009f8 <HAL_FSMC_MspInit+0x94>)
 80009de:	f000 faaf 	bl	8000f40 <HAL_GPIO_Init>
 80009e2:	e000      	b.n	80009e6 <HAL_FSMC_MspInit+0x82>
    return;
 80009e4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80009e6:	3718      	adds	r7, #24
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20000090 	.word	0x20000090
 80009f0:	40023800 	.word	0x40023800
 80009f4:	40021000 	.word	0x40021000
 80009f8:	40020c00 	.word	0x40020c00

080009fc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000a04:	f7ff ffae 	bl	8000964 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a14:	e7fe      	b.n	8000a14 <NMI_Handler+0x4>

08000a16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a16:	b480      	push	{r7}
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a1a:	e7fe      	b.n	8000a1a <HardFault_Handler+0x4>

08000a1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a20:	e7fe      	b.n	8000a20 <MemManage_Handler+0x4>

08000a22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a22:	b480      	push	{r7}
 8000a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a26:	e7fe      	b.n	8000a26 <BusFault_Handler+0x4>

08000a28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <UsageFault_Handler+0x4>

08000a2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a32:	bf00      	nop
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr

08000a4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a4e:	bf00      	nop
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr

08000a58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a5c:	f000 f946 	bl	8000cec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	e00a      	b.n	8000a8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a76:	f3af 8000 	nop.w
 8000a7a:	4601      	mov	r1, r0
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	1c5a      	adds	r2, r3, #1
 8000a80:	60ba      	str	r2, [r7, #8]
 8000a82:	b2ca      	uxtb	r2, r1
 8000a84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	617b      	str	r3, [r7, #20]
 8000a8c:	697a      	ldr	r2, [r7, #20]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	dbf0      	blt.n	8000a76 <_read+0x12>
	}

return len;
 8000a94:	687b      	ldr	r3, [r7, #4]
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3718      	adds	r7, #24
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}

08000a9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	b086      	sub	sp, #24
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	60f8      	str	r0, [r7, #12]
 8000aa6:	60b9      	str	r1, [r7, #8]
 8000aa8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aaa:	2300      	movs	r3, #0
 8000aac:	617b      	str	r3, [r7, #20]
 8000aae:	e009      	b.n	8000ac4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	1c5a      	adds	r2, r3, #1
 8000ab4:	60ba      	str	r2, [r7, #8]
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f000 f889 	bl	8000bd0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	617b      	str	r3, [r7, #20]
 8000ac4:	697a      	ldr	r2, [r7, #20]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	dbf1      	blt.n	8000ab0 <_write+0x12>
	}
	return len;
 8000acc:	687b      	ldr	r3, [r7, #4]
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3718      	adds	r7, #24
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}

08000ad6 <_close>:

int _close(int file)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	b083      	sub	sp, #12
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
	return -1;
 8000ade:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr

08000aee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aee:	b480      	push	{r7}
 8000af0:	b083      	sub	sp, #12
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
 8000af6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000afe:	605a      	str	r2, [r3, #4]
	return 0;
 8000b00:	2300      	movs	r3, #0
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr

08000b0e <_isatty>:

int _isatty(int file)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	b083      	sub	sp, #12
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	6078      	str	r0, [r7, #4]
	return 1;
 8000b16:	2301      	movs	r3, #1
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b085      	sub	sp, #20
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	60f8      	str	r0, [r7, #12]
 8000b2c:	60b9      	str	r1, [r7, #8]
 8000b2e:	607a      	str	r2, [r7, #4]
	return 0;
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3714      	adds	r7, #20
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
	...

08000b40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b48:	4a14      	ldr	r2, [pc, #80]	; (8000b9c <_sbrk+0x5c>)
 8000b4a:	4b15      	ldr	r3, [pc, #84]	; (8000ba0 <_sbrk+0x60>)
 8000b4c:	1ad3      	subs	r3, r2, r3
 8000b4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b54:	4b13      	ldr	r3, [pc, #76]	; (8000ba4 <_sbrk+0x64>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d102      	bne.n	8000b62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b5c:	4b11      	ldr	r3, [pc, #68]	; (8000ba4 <_sbrk+0x64>)
 8000b5e:	4a12      	ldr	r2, [pc, #72]	; (8000ba8 <_sbrk+0x68>)
 8000b60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b62:	4b10      	ldr	r3, [pc, #64]	; (8000ba4 <_sbrk+0x64>)
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4413      	add	r3, r2
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d207      	bcs.n	8000b80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b70:	f001 fc78 	bl	8002464 <__errno>
 8000b74:	4603      	mov	r3, r0
 8000b76:	220c      	movs	r2, #12
 8000b78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b7e:	e009      	b.n	8000b94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b80:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <_sbrk+0x64>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b86:	4b07      	ldr	r3, [pc, #28]	; (8000ba4 <_sbrk+0x64>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	4a05      	ldr	r2, [pc, #20]	; (8000ba4 <_sbrk+0x64>)
 8000b90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b92:	68fb      	ldr	r3, [r7, #12]
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3718      	adds	r7, #24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20020000 	.word	0x20020000
 8000ba0:	00000400 	.word	0x00000400
 8000ba4:	20000094 	.word	0x20000094
 8000ba8:	20000150 	.word	0x20000150

08000bac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <SystemInit+0x20>)
 8000bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bb6:	4a05      	ldr	r2, [pc, #20]	; (8000bcc <SystemInit+0x20>)
 8000bb8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */


PUTCHAR_PROTOTYPE{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xffff);
 8000bd8:	1d39      	adds	r1, r7, #4
 8000bda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bde:	2201      	movs	r2, #1
 8000be0:	4803      	ldr	r0, [pc, #12]	; (8000bf0 <__io_putchar+0x20>)
 8000be2:	f001 f83c 	bl	8001c5e <HAL_UART_Transmit>
	return ch;
 8000be6:	687b      	ldr	r3, [r7, #4]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	200000f0 	.word	0x200000f0

08000bf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000bf4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bf8:	480d      	ldr	r0, [pc, #52]	; (8000c30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bfa:	490e      	ldr	r1, [pc, #56]	; (8000c34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bfc:	4a0e      	ldr	r2, [pc, #56]	; (8000c38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c00:	e002      	b.n	8000c08 <LoopCopyDataInit>

08000c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c06:	3304      	adds	r3, #4

08000c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c0c:	d3f9      	bcc.n	8000c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c0e:	4a0b      	ldr	r2, [pc, #44]	; (8000c3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c10:	4c0b      	ldr	r4, [pc, #44]	; (8000c40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c14:	e001      	b.n	8000c1a <LoopFillZerobss>

08000c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c18:	3204      	adds	r2, #4

08000c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c1c:	d3fb      	bcc.n	8000c16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c1e:	f7ff ffc5 	bl	8000bac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c22:	f001 fc25 	bl	8002470 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c26:	f7ff fc4b 	bl	80004c0 <main>
  bx  lr    
 8000c2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c34:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000c38:	08002f08 	.word	0x08002f08
  ldr r2, =_sbss
 8000c3c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000c40:	2000014c 	.word	0x2000014c

08000c44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c44:	e7fe      	b.n	8000c44 <ADC_IRQHandler>
	...

08000c48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c4c:	4b0e      	ldr	r3, [pc, #56]	; (8000c88 <HAL_Init+0x40>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a0d      	ldr	r2, [pc, #52]	; (8000c88 <HAL_Init+0x40>)
 8000c52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c58:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <HAL_Init+0x40>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a0a      	ldr	r2, [pc, #40]	; (8000c88 <HAL_Init+0x40>)
 8000c5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c64:	4b08      	ldr	r3, [pc, #32]	; (8000c88 <HAL_Init+0x40>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a07      	ldr	r2, [pc, #28]	; (8000c88 <HAL_Init+0x40>)
 8000c6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c70:	2003      	movs	r0, #3
 8000c72:	f000 f931 	bl	8000ed8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c76:	2000      	movs	r0, #0
 8000c78:	f000 f808 	bl	8000c8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c7c:	f7ff fe02 	bl	8000884 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c80:	2300      	movs	r3, #0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40023c00 	.word	0x40023c00

08000c8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c94:	4b12      	ldr	r3, [pc, #72]	; (8000ce0 <HAL_InitTick+0x54>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	4b12      	ldr	r3, [pc, #72]	; (8000ce4 <HAL_InitTick+0x58>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ca2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000caa:	4618      	mov	r0, r3
 8000cac:	f000 f93b 	bl	8000f26 <HAL_SYSTICK_Config>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e00e      	b.n	8000cd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2b0f      	cmp	r3, #15
 8000cbe:	d80a      	bhi.n	8000cd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	6879      	ldr	r1, [r7, #4]
 8000cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc8:	f000 f911 	bl	8000eee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ccc:	4a06      	ldr	r2, [pc, #24]	; (8000ce8 <HAL_InitTick+0x5c>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	e000      	b.n	8000cd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000000 	.word	0x20000000
 8000ce4:	20000008 	.word	0x20000008
 8000ce8:	20000004 	.word	0x20000004

08000cec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <HAL_IncTick+0x20>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <HAL_IncTick+0x24>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	4a04      	ldr	r2, [pc, #16]	; (8000d10 <HAL_IncTick+0x24>)
 8000cfe:	6013      	str	r3, [r2, #0]
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	20000008 	.word	0x20000008
 8000d10:	20000138 	.word	0x20000138

08000d14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  return uwTick;
 8000d18:	4b03      	ldr	r3, [pc, #12]	; (8000d28 <HAL_GetTick+0x14>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	20000138 	.word	0x20000138

08000d2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d34:	f7ff ffee 	bl	8000d14 <HAL_GetTick>
 8000d38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d44:	d005      	beq.n	8000d52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d46:	4b0a      	ldr	r3, [pc, #40]	; (8000d70 <HAL_Delay+0x44>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	4413      	add	r3, r2
 8000d50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d52:	bf00      	nop
 8000d54:	f7ff ffde 	bl	8000d14 <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	68fa      	ldr	r2, [r7, #12]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d8f7      	bhi.n	8000d54 <HAL_Delay+0x28>
  {
  }
}
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000008 	.word	0x20000008

08000d74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f003 0307 	and.w	r3, r3, #7
 8000d82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d84:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d8a:	68ba      	ldr	r2, [r7, #8]
 8000d8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d90:	4013      	ands	r3, r2
 8000d92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000da0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000da6:	4a04      	ldr	r2, [pc, #16]	; (8000db8 <__NVIC_SetPriorityGrouping+0x44>)
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	60d3      	str	r3, [r2, #12]
}
 8000dac:	bf00      	nop
 8000dae:	3714      	adds	r7, #20
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dc0:	4b04      	ldr	r3, [pc, #16]	; (8000dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	0a1b      	lsrs	r3, r3, #8
 8000dc6:	f003 0307 	and.w	r3, r3, #7
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	6039      	str	r1, [r7, #0]
 8000de2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	db0a      	blt.n	8000e02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	b2da      	uxtb	r2, r3
 8000df0:	490c      	ldr	r1, [pc, #48]	; (8000e24 <__NVIC_SetPriority+0x4c>)
 8000df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df6:	0112      	lsls	r2, r2, #4
 8000df8:	b2d2      	uxtb	r2, r2
 8000dfa:	440b      	add	r3, r1
 8000dfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e00:	e00a      	b.n	8000e18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4908      	ldr	r1, [pc, #32]	; (8000e28 <__NVIC_SetPriority+0x50>)
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	f003 030f 	and.w	r3, r3, #15
 8000e0e:	3b04      	subs	r3, #4
 8000e10:	0112      	lsls	r2, r2, #4
 8000e12:	b2d2      	uxtb	r2, r2
 8000e14:	440b      	add	r3, r1
 8000e16:	761a      	strb	r2, [r3, #24]
}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	e000e100 	.word	0xe000e100
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b089      	sub	sp, #36	; 0x24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	60f8      	str	r0, [r7, #12]
 8000e34:	60b9      	str	r1, [r7, #8]
 8000e36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	f003 0307 	and.w	r3, r3, #7
 8000e3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e40:	69fb      	ldr	r3, [r7, #28]
 8000e42:	f1c3 0307 	rsb	r3, r3, #7
 8000e46:	2b04      	cmp	r3, #4
 8000e48:	bf28      	it	cs
 8000e4a:	2304      	movcs	r3, #4
 8000e4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	3304      	adds	r3, #4
 8000e52:	2b06      	cmp	r3, #6
 8000e54:	d902      	bls.n	8000e5c <NVIC_EncodePriority+0x30>
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	3b03      	subs	r3, #3
 8000e5a:	e000      	b.n	8000e5e <NVIC_EncodePriority+0x32>
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e60:	f04f 32ff 	mov.w	r2, #4294967295
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	43da      	mvns	r2, r3
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	401a      	ands	r2, r3
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e74:	f04f 31ff 	mov.w	r1, #4294967295
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7e:	43d9      	mvns	r1, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	4313      	orrs	r3, r2
         );
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3724      	adds	r7, #36	; 0x24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
	...

08000e94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ea4:	d301      	bcc.n	8000eaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	e00f      	b.n	8000eca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eaa:	4a0a      	ldr	r2, [pc, #40]	; (8000ed4 <SysTick_Config+0x40>)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	3b01      	subs	r3, #1
 8000eb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eb2:	210f      	movs	r1, #15
 8000eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb8:	f7ff ff8e 	bl	8000dd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ebc:	4b05      	ldr	r3, [pc, #20]	; (8000ed4 <SysTick_Config+0x40>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ec2:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <SysTick_Config+0x40>)
 8000ec4:	2207      	movs	r2, #7
 8000ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ec8:	2300      	movs	r3, #0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	e000e010 	.word	0xe000e010

08000ed8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f7ff ff47 	bl	8000d74 <__NVIC_SetPriorityGrouping>
}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b086      	sub	sp, #24
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	60b9      	str	r1, [r7, #8]
 8000ef8:	607a      	str	r2, [r7, #4]
 8000efa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000efc:	2300      	movs	r3, #0
 8000efe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f00:	f7ff ff5c 	bl	8000dbc <__NVIC_GetPriorityGrouping>
 8000f04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f06:	687a      	ldr	r2, [r7, #4]
 8000f08:	68b9      	ldr	r1, [r7, #8]
 8000f0a:	6978      	ldr	r0, [r7, #20]
 8000f0c:	f7ff ff8e 	bl	8000e2c <NVIC_EncodePriority>
 8000f10:	4602      	mov	r2, r0
 8000f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f16:	4611      	mov	r1, r2
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff ff5d 	bl	8000dd8 <__NVIC_SetPriority>
}
 8000f1e:	bf00      	nop
 8000f20:	3718      	adds	r7, #24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f26:	b580      	push	{r7, lr}
 8000f28:	b082      	sub	sp, #8
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f7ff ffb0 	bl	8000e94 <SysTick_Config>
 8000f34:	4603      	mov	r3, r0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
	...

08000f40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b089      	sub	sp, #36	; 0x24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
 8000f5a:	e16b      	b.n	8001234 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	697a      	ldr	r2, [r7, #20]
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	f040 815a 	bne.w	800122e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f003 0303 	and.w	r3, r3, #3
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d005      	beq.n	8000f92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d130      	bne.n	8000ff4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	2203      	movs	r2, #3
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	68da      	ldr	r2, [r3, #12]
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fc8:	2201      	movs	r2, #1
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	091b      	lsrs	r3, r3, #4
 8000fde:	f003 0201 	and.w	r2, r3, #1
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f003 0303 	and.w	r3, r3, #3
 8000ffc:	2b03      	cmp	r3, #3
 8000ffe:	d017      	beq.n	8001030 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	2203      	movs	r2, #3
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	43db      	mvns	r3, r3
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	4013      	ands	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	689a      	ldr	r2, [r3, #8]
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	4313      	orrs	r3, r2
 8001028:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f003 0303 	and.w	r3, r3, #3
 8001038:	2b02      	cmp	r3, #2
 800103a:	d123      	bne.n	8001084 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	08da      	lsrs	r2, r3, #3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3208      	adds	r2, #8
 8001044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001048:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	220f      	movs	r2, #15
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	43db      	mvns	r3, r3
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4013      	ands	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	691a      	ldr	r2, [r3, #16]
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4313      	orrs	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	08da      	lsrs	r2, r3, #3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3208      	adds	r2, #8
 800107e:	69b9      	ldr	r1, [r7, #24]
 8001080:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	2203      	movs	r2, #3
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	4013      	ands	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 0203 	and.w	r2, r3, #3
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	f000 80b4 	beq.w	800122e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	4b60      	ldr	r3, [pc, #384]	; (800124c <HAL_GPIO_Init+0x30c>)
 80010cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ce:	4a5f      	ldr	r2, [pc, #380]	; (800124c <HAL_GPIO_Init+0x30c>)
 80010d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010d4:	6453      	str	r3, [r2, #68]	; 0x44
 80010d6:	4b5d      	ldr	r3, [pc, #372]	; (800124c <HAL_GPIO_Init+0x30c>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010e2:	4a5b      	ldr	r2, [pc, #364]	; (8001250 <HAL_GPIO_Init+0x310>)
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	089b      	lsrs	r3, r3, #2
 80010e8:	3302      	adds	r3, #2
 80010ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	f003 0303 	and.w	r3, r3, #3
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	220f      	movs	r2, #15
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	43db      	mvns	r3, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4013      	ands	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a52      	ldr	r2, [pc, #328]	; (8001254 <HAL_GPIO_Init+0x314>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d02b      	beq.n	8001166 <HAL_GPIO_Init+0x226>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a51      	ldr	r2, [pc, #324]	; (8001258 <HAL_GPIO_Init+0x318>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d025      	beq.n	8001162 <HAL_GPIO_Init+0x222>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a50      	ldr	r2, [pc, #320]	; (800125c <HAL_GPIO_Init+0x31c>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d01f      	beq.n	800115e <HAL_GPIO_Init+0x21e>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a4f      	ldr	r2, [pc, #316]	; (8001260 <HAL_GPIO_Init+0x320>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d019      	beq.n	800115a <HAL_GPIO_Init+0x21a>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a4e      	ldr	r2, [pc, #312]	; (8001264 <HAL_GPIO_Init+0x324>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d013      	beq.n	8001156 <HAL_GPIO_Init+0x216>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a4d      	ldr	r2, [pc, #308]	; (8001268 <HAL_GPIO_Init+0x328>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d00d      	beq.n	8001152 <HAL_GPIO_Init+0x212>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a4c      	ldr	r2, [pc, #304]	; (800126c <HAL_GPIO_Init+0x32c>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d007      	beq.n	800114e <HAL_GPIO_Init+0x20e>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a4b      	ldr	r2, [pc, #300]	; (8001270 <HAL_GPIO_Init+0x330>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d101      	bne.n	800114a <HAL_GPIO_Init+0x20a>
 8001146:	2307      	movs	r3, #7
 8001148:	e00e      	b.n	8001168 <HAL_GPIO_Init+0x228>
 800114a:	2308      	movs	r3, #8
 800114c:	e00c      	b.n	8001168 <HAL_GPIO_Init+0x228>
 800114e:	2306      	movs	r3, #6
 8001150:	e00a      	b.n	8001168 <HAL_GPIO_Init+0x228>
 8001152:	2305      	movs	r3, #5
 8001154:	e008      	b.n	8001168 <HAL_GPIO_Init+0x228>
 8001156:	2304      	movs	r3, #4
 8001158:	e006      	b.n	8001168 <HAL_GPIO_Init+0x228>
 800115a:	2303      	movs	r3, #3
 800115c:	e004      	b.n	8001168 <HAL_GPIO_Init+0x228>
 800115e:	2302      	movs	r3, #2
 8001160:	e002      	b.n	8001168 <HAL_GPIO_Init+0x228>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <HAL_GPIO_Init+0x228>
 8001166:	2300      	movs	r3, #0
 8001168:	69fa      	ldr	r2, [r7, #28]
 800116a:	f002 0203 	and.w	r2, r2, #3
 800116e:	0092      	lsls	r2, r2, #2
 8001170:	4093      	lsls	r3, r2
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001178:	4935      	ldr	r1, [pc, #212]	; (8001250 <HAL_GPIO_Init+0x310>)
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	089b      	lsrs	r3, r3, #2
 800117e:	3302      	adds	r3, #2
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001186:	4b3b      	ldr	r3, [pc, #236]	; (8001274 <HAL_GPIO_Init+0x334>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	43db      	mvns	r3, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011aa:	4a32      	ldr	r2, [pc, #200]	; (8001274 <HAL_GPIO_Init+0x334>)
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011b0:	4b30      	ldr	r3, [pc, #192]	; (8001274 <HAL_GPIO_Init+0x334>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011d4:	4a27      	ldr	r2, [pc, #156]	; (8001274 <HAL_GPIO_Init+0x334>)
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011da:	4b26      	ldr	r3, [pc, #152]	; (8001274 <HAL_GPIO_Init+0x334>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	43db      	mvns	r3, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4013      	ands	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011fe:	4a1d      	ldr	r2, [pc, #116]	; (8001274 <HAL_GPIO_Init+0x334>)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001204:	4b1b      	ldr	r3, [pc, #108]	; (8001274 <HAL_GPIO_Init+0x334>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d003      	beq.n	8001228 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001228:	4a12      	ldr	r2, [pc, #72]	; (8001274 <HAL_GPIO_Init+0x334>)
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3301      	adds	r3, #1
 8001232:	61fb      	str	r3, [r7, #28]
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	2b0f      	cmp	r3, #15
 8001238:	f67f ae90 	bls.w	8000f5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	3724      	adds	r7, #36	; 0x24
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800
 8001250:	40013800 	.word	0x40013800
 8001254:	40020000 	.word	0x40020000
 8001258:	40020400 	.word	0x40020400
 800125c:	40020800 	.word	0x40020800
 8001260:	40020c00 	.word	0x40020c00
 8001264:	40021000 	.word	0x40021000
 8001268:	40021400 	.word	0x40021400
 800126c:	40021800 	.word	0x40021800
 8001270:	40021c00 	.word	0x40021c00
 8001274:	40013c00 	.word	0x40013c00

08001278 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	460b      	mov	r3, r1
 8001282:	807b      	strh	r3, [r7, #2]
 8001284:	4613      	mov	r3, r2
 8001286:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001288:	787b      	ldrb	r3, [r7, #1]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d003      	beq.n	8001296 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800128e:	887a      	ldrh	r2, [r7, #2]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001294:	e003      	b.n	800129e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001296:	887b      	ldrh	r3, [r7, #2]
 8001298:	041a      	lsls	r2, r3, #16
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	619a      	str	r2, [r3, #24]
}
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
	...

080012ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d101      	bne.n	80012be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e264      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d075      	beq.n	80013b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012ca:	4ba3      	ldr	r3, [pc, #652]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	f003 030c 	and.w	r3, r3, #12
 80012d2:	2b04      	cmp	r3, #4
 80012d4:	d00c      	beq.n	80012f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012d6:	4ba0      	ldr	r3, [pc, #640]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012de:	2b08      	cmp	r3, #8
 80012e0:	d112      	bne.n	8001308 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012e2:	4b9d      	ldr	r3, [pc, #628]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012ee:	d10b      	bne.n	8001308 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012f0:	4b99      	ldr	r3, [pc, #612]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d05b      	beq.n	80013b4 <HAL_RCC_OscConfig+0x108>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d157      	bne.n	80013b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e23f      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001310:	d106      	bne.n	8001320 <HAL_RCC_OscConfig+0x74>
 8001312:	4b91      	ldr	r3, [pc, #580]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a90      	ldr	r2, [pc, #576]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800131c:	6013      	str	r3, [r2, #0]
 800131e:	e01d      	b.n	800135c <HAL_RCC_OscConfig+0xb0>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001328:	d10c      	bne.n	8001344 <HAL_RCC_OscConfig+0x98>
 800132a:	4b8b      	ldr	r3, [pc, #556]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a8a      	ldr	r2, [pc, #552]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001330:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001334:	6013      	str	r3, [r2, #0]
 8001336:	4b88      	ldr	r3, [pc, #544]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a87      	ldr	r2, [pc, #540]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 800133c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001340:	6013      	str	r3, [r2, #0]
 8001342:	e00b      	b.n	800135c <HAL_RCC_OscConfig+0xb0>
 8001344:	4b84      	ldr	r3, [pc, #528]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a83      	ldr	r2, [pc, #524]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 800134a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800134e:	6013      	str	r3, [r2, #0]
 8001350:	4b81      	ldr	r3, [pc, #516]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a80      	ldr	r2, [pc, #512]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001356:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800135a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d013      	beq.n	800138c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001364:	f7ff fcd6 	bl	8000d14 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800136c:	f7ff fcd2 	bl	8000d14 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b64      	cmp	r3, #100	; 0x64
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e204      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800137e:	4b76      	ldr	r3, [pc, #472]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d0f0      	beq.n	800136c <HAL_RCC_OscConfig+0xc0>
 800138a:	e014      	b.n	80013b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138c:	f7ff fcc2 	bl	8000d14 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001394:	f7ff fcbe 	bl	8000d14 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b64      	cmp	r3, #100	; 0x64
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e1f0      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013a6:	4b6c      	ldr	r3, [pc, #432]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1f0      	bne.n	8001394 <HAL_RCC_OscConfig+0xe8>
 80013b2:	e000      	b.n	80013b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d063      	beq.n	800148a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013c2:	4b65      	ldr	r3, [pc, #404]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f003 030c 	and.w	r3, r3, #12
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d00b      	beq.n	80013e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ce:	4b62      	ldr	r3, [pc, #392]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d11c      	bne.n	8001414 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013da:	4b5f      	ldr	r3, [pc, #380]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d116      	bne.n	8001414 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013e6:	4b5c      	ldr	r3, [pc, #368]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d005      	beq.n	80013fe <HAL_RCC_OscConfig+0x152>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	68db      	ldr	r3, [r3, #12]
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d001      	beq.n	80013fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e1c4      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013fe:	4b56      	ldr	r3, [pc, #344]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	691b      	ldr	r3, [r3, #16]
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	4952      	ldr	r1, [pc, #328]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 800140e:	4313      	orrs	r3, r2
 8001410:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001412:	e03a      	b.n	800148a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d020      	beq.n	800145e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800141c:	4b4f      	ldr	r3, [pc, #316]	; (800155c <HAL_RCC_OscConfig+0x2b0>)
 800141e:	2201      	movs	r2, #1
 8001420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001422:	f7ff fc77 	bl	8000d14 <HAL_GetTick>
 8001426:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001428:	e008      	b.n	800143c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800142a:	f7ff fc73 	bl	8000d14 <HAL_GetTick>
 800142e:	4602      	mov	r2, r0
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	2b02      	cmp	r3, #2
 8001436:	d901      	bls.n	800143c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001438:	2303      	movs	r3, #3
 800143a:	e1a5      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800143c:	4b46      	ldr	r3, [pc, #280]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0302 	and.w	r3, r3, #2
 8001444:	2b00      	cmp	r3, #0
 8001446:	d0f0      	beq.n	800142a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001448:	4b43      	ldr	r3, [pc, #268]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	691b      	ldr	r3, [r3, #16]
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	4940      	ldr	r1, [pc, #256]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001458:	4313      	orrs	r3, r2
 800145a:	600b      	str	r3, [r1, #0]
 800145c:	e015      	b.n	800148a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800145e:	4b3f      	ldr	r3, [pc, #252]	; (800155c <HAL_RCC_OscConfig+0x2b0>)
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001464:	f7ff fc56 	bl	8000d14 <HAL_GetTick>
 8001468:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800146a:	e008      	b.n	800147e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800146c:	f7ff fc52 	bl	8000d14 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b02      	cmp	r3, #2
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e184      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800147e:	4b36      	ldr	r3, [pc, #216]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0302 	and.w	r3, r3, #2
 8001486:	2b00      	cmp	r3, #0
 8001488:	d1f0      	bne.n	800146c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0308 	and.w	r3, r3, #8
 8001492:	2b00      	cmp	r3, #0
 8001494:	d030      	beq.n	80014f8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d016      	beq.n	80014cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800149e:	4b30      	ldr	r3, [pc, #192]	; (8001560 <HAL_RCC_OscConfig+0x2b4>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014a4:	f7ff fc36 	bl	8000d14 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014aa:	e008      	b.n	80014be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ac:	f7ff fc32 	bl	8000d14 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d901      	bls.n	80014be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e164      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014be:	4b26      	ldr	r3, [pc, #152]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80014c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d0f0      	beq.n	80014ac <HAL_RCC_OscConfig+0x200>
 80014ca:	e015      	b.n	80014f8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014cc:	4b24      	ldr	r3, [pc, #144]	; (8001560 <HAL_RCC_OscConfig+0x2b4>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d2:	f7ff fc1f 	bl	8000d14 <HAL_GetTick>
 80014d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014d8:	e008      	b.n	80014ec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014da:	f7ff fc1b 	bl	8000d14 <HAL_GetTick>
 80014de:	4602      	mov	r2, r0
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d901      	bls.n	80014ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e14d      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014ec:	4b1a      	ldr	r3, [pc, #104]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 80014ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1f0      	bne.n	80014da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	2b00      	cmp	r3, #0
 8001502:	f000 80a0 	beq.w	8001646 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001506:	2300      	movs	r3, #0
 8001508:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800150a:	4b13      	ldr	r3, [pc, #76]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d10f      	bne.n	8001536 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	4a0e      	ldr	r2, [pc, #56]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001520:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001524:	6413      	str	r3, [r2, #64]	; 0x40
 8001526:	4b0c      	ldr	r3, [pc, #48]	; (8001558 <HAL_RCC_OscConfig+0x2ac>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152e:	60bb      	str	r3, [r7, #8]
 8001530:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001532:	2301      	movs	r3, #1
 8001534:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001536:	4b0b      	ldr	r3, [pc, #44]	; (8001564 <HAL_RCC_OscConfig+0x2b8>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153e:	2b00      	cmp	r3, #0
 8001540:	d121      	bne.n	8001586 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001542:	4b08      	ldr	r3, [pc, #32]	; (8001564 <HAL_RCC_OscConfig+0x2b8>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a07      	ldr	r2, [pc, #28]	; (8001564 <HAL_RCC_OscConfig+0x2b8>)
 8001548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800154c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800154e:	f7ff fbe1 	bl	8000d14 <HAL_GetTick>
 8001552:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001554:	e011      	b.n	800157a <HAL_RCC_OscConfig+0x2ce>
 8001556:	bf00      	nop
 8001558:	40023800 	.word	0x40023800
 800155c:	42470000 	.word	0x42470000
 8001560:	42470e80 	.word	0x42470e80
 8001564:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001568:	f7ff fbd4 	bl	8000d14 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e106      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800157a:	4b85      	ldr	r3, [pc, #532]	; (8001790 <HAL_RCC_OscConfig+0x4e4>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0f0      	beq.n	8001568 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d106      	bne.n	800159c <HAL_RCC_OscConfig+0x2f0>
 800158e:	4b81      	ldr	r3, [pc, #516]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 8001590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001592:	4a80      	ldr	r2, [pc, #512]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 8001594:	f043 0301 	orr.w	r3, r3, #1
 8001598:	6713      	str	r3, [r2, #112]	; 0x70
 800159a:	e01c      	b.n	80015d6 <HAL_RCC_OscConfig+0x32a>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	2b05      	cmp	r3, #5
 80015a2:	d10c      	bne.n	80015be <HAL_RCC_OscConfig+0x312>
 80015a4:	4b7b      	ldr	r3, [pc, #492]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80015a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a8:	4a7a      	ldr	r2, [pc, #488]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80015aa:	f043 0304 	orr.w	r3, r3, #4
 80015ae:	6713      	str	r3, [r2, #112]	; 0x70
 80015b0:	4b78      	ldr	r3, [pc, #480]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80015b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b4:	4a77      	ldr	r2, [pc, #476]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	6713      	str	r3, [r2, #112]	; 0x70
 80015bc:	e00b      	b.n	80015d6 <HAL_RCC_OscConfig+0x32a>
 80015be:	4b75      	ldr	r3, [pc, #468]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80015c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015c2:	4a74      	ldr	r2, [pc, #464]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80015c4:	f023 0301 	bic.w	r3, r3, #1
 80015c8:	6713      	str	r3, [r2, #112]	; 0x70
 80015ca:	4b72      	ldr	r3, [pc, #456]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80015cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ce:	4a71      	ldr	r2, [pc, #452]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80015d0:	f023 0304 	bic.w	r3, r3, #4
 80015d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d015      	beq.n	800160a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015de:	f7ff fb99 	bl	8000d14 <HAL_GetTick>
 80015e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e4:	e00a      	b.n	80015fc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e6:	f7ff fb95 	bl	8000d14 <HAL_GetTick>
 80015ea:	4602      	mov	r2, r0
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e0c5      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015fc:	4b65      	ldr	r3, [pc, #404]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80015fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0ee      	beq.n	80015e6 <HAL_RCC_OscConfig+0x33a>
 8001608:	e014      	b.n	8001634 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800160a:	f7ff fb83 	bl	8000d14 <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001610:	e00a      	b.n	8001628 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001612:	f7ff fb7f 	bl	8000d14 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001620:	4293      	cmp	r3, r2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e0af      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001628:	4b5a      	ldr	r3, [pc, #360]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 800162a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1ee      	bne.n	8001612 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001634:	7dfb      	ldrb	r3, [r7, #23]
 8001636:	2b01      	cmp	r3, #1
 8001638:	d105      	bne.n	8001646 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800163a:	4b56      	ldr	r3, [pc, #344]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	4a55      	ldr	r2, [pc, #340]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 8001640:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001644:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	2b00      	cmp	r3, #0
 800164c:	f000 809b 	beq.w	8001786 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001650:	4b50      	ldr	r3, [pc, #320]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f003 030c 	and.w	r3, r3, #12
 8001658:	2b08      	cmp	r3, #8
 800165a:	d05c      	beq.n	8001716 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	2b02      	cmp	r3, #2
 8001662:	d141      	bne.n	80016e8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001664:	4b4c      	ldr	r3, [pc, #304]	; (8001798 <HAL_RCC_OscConfig+0x4ec>)
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166a:	f7ff fb53 	bl	8000d14 <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001670:	e008      	b.n	8001684 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001672:	f7ff fb4f 	bl	8000d14 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e081      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001684:	4b43      	ldr	r3, [pc, #268]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d1f0      	bne.n	8001672 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	69da      	ldr	r2, [r3, #28]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6a1b      	ldr	r3, [r3, #32]
 8001698:	431a      	orrs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800169e:	019b      	lsls	r3, r3, #6
 80016a0:	431a      	orrs	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a6:	085b      	lsrs	r3, r3, #1
 80016a8:	3b01      	subs	r3, #1
 80016aa:	041b      	lsls	r3, r3, #16
 80016ac:	431a      	orrs	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b2:	061b      	lsls	r3, r3, #24
 80016b4:	4937      	ldr	r1, [pc, #220]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016ba:	4b37      	ldr	r3, [pc, #220]	; (8001798 <HAL_RCC_OscConfig+0x4ec>)
 80016bc:	2201      	movs	r2, #1
 80016be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c0:	f7ff fb28 	bl	8000d14 <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016c6:	e008      	b.n	80016da <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c8:	f7ff fb24 	bl	8000d14 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e056      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016da:	4b2e      	ldr	r3, [pc, #184]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d0f0      	beq.n	80016c8 <HAL_RCC_OscConfig+0x41c>
 80016e6:	e04e      	b.n	8001786 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016e8:	4b2b      	ldr	r3, [pc, #172]	; (8001798 <HAL_RCC_OscConfig+0x4ec>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ee:	f7ff fb11 	bl	8000d14 <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f4:	e008      	b.n	8001708 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016f6:	f7ff fb0d 	bl	8000d14 <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d901      	bls.n	8001708 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e03f      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001708:	4b22      	ldr	r3, [pc, #136]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d1f0      	bne.n	80016f6 <HAL_RCC_OscConfig+0x44a>
 8001714:	e037      	b.n	8001786 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	699b      	ldr	r3, [r3, #24]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d101      	bne.n	8001722 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e032      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001722:	4b1c      	ldr	r3, [pc, #112]	; (8001794 <HAL_RCC_OscConfig+0x4e8>)
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d028      	beq.n	8001782 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800173a:	429a      	cmp	r2, r3
 800173c:	d121      	bne.n	8001782 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001748:	429a      	cmp	r2, r3
 800174a:	d11a      	bne.n	8001782 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001752:	4013      	ands	r3, r2
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001758:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800175a:	4293      	cmp	r3, r2
 800175c:	d111      	bne.n	8001782 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001768:	085b      	lsrs	r3, r3, #1
 800176a:	3b01      	subs	r3, #1
 800176c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800176e:	429a      	cmp	r2, r3
 8001770:	d107      	bne.n	8001782 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800177c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800177e:	429a      	cmp	r2, r3
 8001780:	d001      	beq.n	8001786 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e000      	b.n	8001788 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40007000 	.word	0x40007000
 8001794:	40023800 	.word	0x40023800
 8001798:	42470060 	.word	0x42470060

0800179c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d101      	bne.n	80017b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e0cc      	b.n	800194a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017b0:	4b68      	ldr	r3, [pc, #416]	; (8001954 <HAL_RCC_ClockConfig+0x1b8>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0307 	and.w	r3, r3, #7
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d90c      	bls.n	80017d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017be:	4b65      	ldr	r3, [pc, #404]	; (8001954 <HAL_RCC_ClockConfig+0x1b8>)
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	b2d2      	uxtb	r2, r2
 80017c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c6:	4b63      	ldr	r3, [pc, #396]	; (8001954 <HAL_RCC_ClockConfig+0x1b8>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d001      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e0b8      	b.n	800194a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0302 	and.w	r3, r3, #2
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d020      	beq.n	8001826 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0304 	and.w	r3, r3, #4
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d005      	beq.n	80017fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017f0:	4b59      	ldr	r3, [pc, #356]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	4a58      	ldr	r2, [pc, #352]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 80017f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0308 	and.w	r3, r3, #8
 8001804:	2b00      	cmp	r3, #0
 8001806:	d005      	beq.n	8001814 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001808:	4b53      	ldr	r3, [pc, #332]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	4a52      	ldr	r2, [pc, #328]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 800180e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001812:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001814:	4b50      	ldr	r3, [pc, #320]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	494d      	ldr	r1, [pc, #308]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 8001822:	4313      	orrs	r3, r2
 8001824:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	2b00      	cmp	r3, #0
 8001830:	d044      	beq.n	80018bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d107      	bne.n	800184a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800183a:	4b47      	ldr	r3, [pc, #284]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d119      	bne.n	800187a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e07f      	b.n	800194a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	2b02      	cmp	r3, #2
 8001850:	d003      	beq.n	800185a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001856:	2b03      	cmp	r3, #3
 8001858:	d107      	bne.n	800186a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800185a:	4b3f      	ldr	r3, [pc, #252]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d109      	bne.n	800187a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e06f      	b.n	800194a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800186a:	4b3b      	ldr	r3, [pc, #236]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e067      	b.n	800194a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800187a:	4b37      	ldr	r3, [pc, #220]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f023 0203 	bic.w	r2, r3, #3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	4934      	ldr	r1, [pc, #208]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 8001888:	4313      	orrs	r3, r2
 800188a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800188c:	f7ff fa42 	bl	8000d14 <HAL_GetTick>
 8001890:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001892:	e00a      	b.n	80018aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001894:	f7ff fa3e 	bl	8000d14 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	f241 3288 	movw	r2, #5000	; 0x1388
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e04f      	b.n	800194a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018aa:	4b2b      	ldr	r3, [pc, #172]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f003 020c 	and.w	r2, r3, #12
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d1eb      	bne.n	8001894 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018bc:	4b25      	ldr	r3, [pc, #148]	; (8001954 <HAL_RCC_ClockConfig+0x1b8>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0307 	and.w	r3, r3, #7
 80018c4:	683a      	ldr	r2, [r7, #0]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d20c      	bcs.n	80018e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ca:	4b22      	ldr	r3, [pc, #136]	; (8001954 <HAL_RCC_ClockConfig+0x1b8>)
 80018cc:	683a      	ldr	r2, [r7, #0]
 80018ce:	b2d2      	uxtb	r2, r2
 80018d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018d2:	4b20      	ldr	r3, [pc, #128]	; (8001954 <HAL_RCC_ClockConfig+0x1b8>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	683a      	ldr	r2, [r7, #0]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d001      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e032      	b.n	800194a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0304 	and.w	r3, r3, #4
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d008      	beq.n	8001902 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018f0:	4b19      	ldr	r3, [pc, #100]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	4916      	ldr	r1, [pc, #88]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0308 	and.w	r3, r3, #8
 800190a:	2b00      	cmp	r3, #0
 800190c:	d009      	beq.n	8001922 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800190e:	4b12      	ldr	r3, [pc, #72]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	490e      	ldr	r1, [pc, #56]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 800191e:	4313      	orrs	r3, r2
 8001920:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001922:	f000 f821 	bl	8001968 <HAL_RCC_GetSysClockFreq>
 8001926:	4602      	mov	r2, r0
 8001928:	4b0b      	ldr	r3, [pc, #44]	; (8001958 <HAL_RCC_ClockConfig+0x1bc>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	091b      	lsrs	r3, r3, #4
 800192e:	f003 030f 	and.w	r3, r3, #15
 8001932:	490a      	ldr	r1, [pc, #40]	; (800195c <HAL_RCC_ClockConfig+0x1c0>)
 8001934:	5ccb      	ldrb	r3, [r1, r3]
 8001936:	fa22 f303 	lsr.w	r3, r2, r3
 800193a:	4a09      	ldr	r2, [pc, #36]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 800193c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800193e:	4b09      	ldr	r3, [pc, #36]	; (8001964 <HAL_RCC_ClockConfig+0x1c8>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff f9a2 	bl	8000c8c <HAL_InitTick>

  return HAL_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40023c00 	.word	0x40023c00
 8001958:	40023800 	.word	0x40023800
 800195c:	08002e7c 	.word	0x08002e7c
 8001960:	20000000 	.word	0x20000000
 8001964:	20000004 	.word	0x20000004

08001968 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001968:	b5b0      	push	{r4, r5, r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800196e:	2100      	movs	r1, #0
 8001970:	6079      	str	r1, [r7, #4]
 8001972:	2100      	movs	r1, #0
 8001974:	60f9      	str	r1, [r7, #12]
 8001976:	2100      	movs	r1, #0
 8001978:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800197a:	2100      	movs	r1, #0
 800197c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800197e:	4952      	ldr	r1, [pc, #328]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x160>)
 8001980:	6889      	ldr	r1, [r1, #8]
 8001982:	f001 010c 	and.w	r1, r1, #12
 8001986:	2908      	cmp	r1, #8
 8001988:	d00d      	beq.n	80019a6 <HAL_RCC_GetSysClockFreq+0x3e>
 800198a:	2908      	cmp	r1, #8
 800198c:	f200 8094 	bhi.w	8001ab8 <HAL_RCC_GetSysClockFreq+0x150>
 8001990:	2900      	cmp	r1, #0
 8001992:	d002      	beq.n	800199a <HAL_RCC_GetSysClockFreq+0x32>
 8001994:	2904      	cmp	r1, #4
 8001996:	d003      	beq.n	80019a0 <HAL_RCC_GetSysClockFreq+0x38>
 8001998:	e08e      	b.n	8001ab8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800199a:	4b4c      	ldr	r3, [pc, #304]	; (8001acc <HAL_RCC_GetSysClockFreq+0x164>)
 800199c:	60bb      	str	r3, [r7, #8]
       break;
 800199e:	e08e      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019a0:	4b4b      	ldr	r3, [pc, #300]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x168>)
 80019a2:	60bb      	str	r3, [r7, #8]
      break;
 80019a4:	e08b      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019a6:	4948      	ldr	r1, [pc, #288]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x160>)
 80019a8:	6849      	ldr	r1, [r1, #4]
 80019aa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80019ae:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019b0:	4945      	ldr	r1, [pc, #276]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x160>)
 80019b2:	6849      	ldr	r1, [r1, #4]
 80019b4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80019b8:	2900      	cmp	r1, #0
 80019ba:	d024      	beq.n	8001a06 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019bc:	4942      	ldr	r1, [pc, #264]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x160>)
 80019be:	6849      	ldr	r1, [r1, #4]
 80019c0:	0989      	lsrs	r1, r1, #6
 80019c2:	4608      	mov	r0, r1
 80019c4:	f04f 0100 	mov.w	r1, #0
 80019c8:	f240 14ff 	movw	r4, #511	; 0x1ff
 80019cc:	f04f 0500 	mov.w	r5, #0
 80019d0:	ea00 0204 	and.w	r2, r0, r4
 80019d4:	ea01 0305 	and.w	r3, r1, r5
 80019d8:	493d      	ldr	r1, [pc, #244]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x168>)
 80019da:	fb01 f003 	mul.w	r0, r1, r3
 80019de:	2100      	movs	r1, #0
 80019e0:	fb01 f102 	mul.w	r1, r1, r2
 80019e4:	1844      	adds	r4, r0, r1
 80019e6:	493a      	ldr	r1, [pc, #232]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x168>)
 80019e8:	fba2 0101 	umull	r0, r1, r2, r1
 80019ec:	1863      	adds	r3, r4, r1
 80019ee:	4619      	mov	r1, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	461a      	mov	r2, r3
 80019f4:	f04f 0300 	mov.w	r3, #0
 80019f8:	f7fe fbe6 	bl	80001c8 <__aeabi_uldivmod>
 80019fc:	4602      	mov	r2, r0
 80019fe:	460b      	mov	r3, r1
 8001a00:	4613      	mov	r3, r2
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	e04a      	b.n	8001a9c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a06:	4b30      	ldr	r3, [pc, #192]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	099b      	lsrs	r3, r3, #6
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	f04f 0300 	mov.w	r3, #0
 8001a12:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a16:	f04f 0100 	mov.w	r1, #0
 8001a1a:	ea02 0400 	and.w	r4, r2, r0
 8001a1e:	ea03 0501 	and.w	r5, r3, r1
 8001a22:	4620      	mov	r0, r4
 8001a24:	4629      	mov	r1, r5
 8001a26:	f04f 0200 	mov.w	r2, #0
 8001a2a:	f04f 0300 	mov.w	r3, #0
 8001a2e:	014b      	lsls	r3, r1, #5
 8001a30:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a34:	0142      	lsls	r2, r0, #5
 8001a36:	4610      	mov	r0, r2
 8001a38:	4619      	mov	r1, r3
 8001a3a:	1b00      	subs	r0, r0, r4
 8001a3c:	eb61 0105 	sbc.w	r1, r1, r5
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	018b      	lsls	r3, r1, #6
 8001a4a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a4e:	0182      	lsls	r2, r0, #6
 8001a50:	1a12      	subs	r2, r2, r0
 8001a52:	eb63 0301 	sbc.w	r3, r3, r1
 8001a56:	f04f 0000 	mov.w	r0, #0
 8001a5a:	f04f 0100 	mov.w	r1, #0
 8001a5e:	00d9      	lsls	r1, r3, #3
 8001a60:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a64:	00d0      	lsls	r0, r2, #3
 8001a66:	4602      	mov	r2, r0
 8001a68:	460b      	mov	r3, r1
 8001a6a:	1912      	adds	r2, r2, r4
 8001a6c:	eb45 0303 	adc.w	r3, r5, r3
 8001a70:	f04f 0000 	mov.w	r0, #0
 8001a74:	f04f 0100 	mov.w	r1, #0
 8001a78:	0299      	lsls	r1, r3, #10
 8001a7a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001a7e:	0290      	lsls	r0, r2, #10
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	4610      	mov	r0, r2
 8001a86:	4619      	mov	r1, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	f04f 0300 	mov.w	r3, #0
 8001a90:	f7fe fb9a 	bl	80001c8 <__aeabi_uldivmod>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	4613      	mov	r3, r2
 8001a9a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a9c:	4b0a      	ldr	r3, [pc, #40]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	0c1b      	lsrs	r3, r3, #16
 8001aa2:	f003 0303 	and.w	r3, r3, #3
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001aac:	68fa      	ldr	r2, [r7, #12]
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab4:	60bb      	str	r3, [r7, #8]
      break;
 8001ab6:	e002      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ab8:	4b04      	ldr	r3, [pc, #16]	; (8001acc <HAL_RCC_GetSysClockFreq+0x164>)
 8001aba:	60bb      	str	r3, [r7, #8]
      break;
 8001abc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001abe:	68bb      	ldr	r3, [r7, #8]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3710      	adds	r7, #16
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	00f42400 	.word	0x00f42400
 8001ad0:	017d7840 	.word	0x017d7840

08001ad4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ad8:	4b03      	ldr	r3, [pc, #12]	; (8001ae8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ada:	681b      	ldr	r3, [r3, #0]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	20000000 	.word	0x20000000

08001aec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001af0:	f7ff fff0 	bl	8001ad4 <HAL_RCC_GetHCLKFreq>
 8001af4:	4602      	mov	r2, r0
 8001af6:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	0a9b      	lsrs	r3, r3, #10
 8001afc:	f003 0307 	and.w	r3, r3, #7
 8001b00:	4903      	ldr	r1, [pc, #12]	; (8001b10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b02:	5ccb      	ldrb	r3, [r1, r3]
 8001b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	08002e8c 	.word	0x08002e8c

08001b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b18:	f7ff ffdc 	bl	8001ad4 <HAL_RCC_GetHCLKFreq>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	0b5b      	lsrs	r3, r3, #13
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	4903      	ldr	r1, [pc, #12]	; (8001b38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b2a:	5ccb      	ldrb	r3, [r1, r3]
 8001b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40023800 	.word	0x40023800
 8001b38:	08002e8c 	.word	0x08002e8c

08001b3c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d101      	bne.n	8001b52 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e034      	b.n	8001bbc <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d106      	bne.n	8001b6c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2200      	movs	r2, #0
 8001b62:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f7fe ff48 	bl	80009fc <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	3308      	adds	r3, #8
 8001b74:	4619      	mov	r1, r3
 8001b76:	4610      	mov	r0, r2
 8001b78:	f000 fba4 	bl	80022c4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6818      	ldr	r0, [r3, #0]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	461a      	mov	r2, r3
 8001b86:	68b9      	ldr	r1, [r7, #8]
 8001b88:	f000 fbee 	bl	8002368 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	6858      	ldr	r0, [r3, #4]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	689a      	ldr	r2, [r3, #8]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b98:	6879      	ldr	r1, [r7, #4]
 8001b9a:	f000 fc23 	bl	80023e4 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	68fa      	ldr	r2, [r7, #12]
 8001ba4:	6892      	ldr	r2, [r2, #8]
 8001ba6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	6892      	ldr	r2, [r2, #8]
 8001bb2:	f041 0101 	orr.w	r1, r1, #1
 8001bb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3710      	adds	r7, #16
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e03f      	b.n	8001c56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d106      	bne.n	8001bf0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7fe fe72 	bl	80008d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2224      	movs	r2, #36	; 0x24
 8001bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	68da      	ldr	r2, [r3, #12]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f000 f993 	bl	8001f34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	691a      	ldr	r2, [r3, #16]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	695a      	ldr	r2, [r3, #20]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	68da      	ldr	r2, [r3, #12]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2220      	movs	r2, #32
 8001c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2220      	movs	r2, #32
 8001c50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b08a      	sub	sp, #40	; 0x28
 8001c62:	af02      	add	r7, sp, #8
 8001c64:	60f8      	str	r0, [r7, #12]
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	603b      	str	r3, [r7, #0]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b20      	cmp	r3, #32
 8001c7c:	d17c      	bne.n	8001d78 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d002      	beq.n	8001c8a <HAL_UART_Transmit+0x2c>
 8001c84:	88fb      	ldrh	r3, [r7, #6]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e075      	b.n	8001d7a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d101      	bne.n	8001c9c <HAL_UART_Transmit+0x3e>
 8001c98:	2302      	movs	r3, #2
 8001c9a:	e06e      	b.n	8001d7a <HAL_UART_Transmit+0x11c>
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2221      	movs	r2, #33	; 0x21
 8001cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001cb2:	f7ff f82f 	bl	8000d14 <HAL_GetTick>
 8001cb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	88fa      	ldrh	r2, [r7, #6]
 8001cbc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	88fa      	ldrh	r2, [r7, #6]
 8001cc2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ccc:	d108      	bne.n	8001ce0 <HAL_UART_Transmit+0x82>
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d104      	bne.n	8001ce0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	61bb      	str	r3, [r7, #24]
 8001cde:	e003      	b.n	8001ce8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2200      	movs	r2, #0
 8001cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001cf0:	e02a      	b.n	8001d48 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2180      	movs	r1, #128	; 0x80
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	f000 f870 	bl	8001de2 <UART_WaitOnFlagUntilTimeout>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e036      	b.n	8001d7a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d10b      	bne.n	8001d2a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	881b      	ldrh	r3, [r3, #0]
 8001d16:	461a      	mov	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	3302      	adds	r3, #2
 8001d26:	61bb      	str	r3, [r7, #24]
 8001d28:	e007      	b.n	8001d3a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	781a      	ldrb	r2, [r3, #0]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	3301      	adds	r3, #1
 8001d38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	3b01      	subs	r3, #1
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1cf      	bne.n	8001cf2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	9300      	str	r3, [sp, #0]
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	2140      	movs	r1, #64	; 0x40
 8001d5c:	68f8      	ldr	r0, [r7, #12]
 8001d5e:	f000 f840 	bl	8001de2 <UART_WaitOnFlagUntilTimeout>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e006      	b.n	8001d7a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2220      	movs	r2, #32
 8001d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001d74:	2300      	movs	r3, #0
 8001d76:	e000      	b.n	8001d7a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001d78:	2302      	movs	r3, #2
  }
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3720      	adds	r7, #32
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b084      	sub	sp, #16
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	60f8      	str	r0, [r7, #12]
 8001d8a:	60b9      	str	r1, [r7, #8]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	2b20      	cmp	r3, #32
 8001d9a:	d11d      	bne.n	8001dd8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d002      	beq.n	8001da8 <HAL_UART_Receive_IT+0x26>
 8001da2:	88fb      	ldrh	r3, [r7, #6]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d101      	bne.n	8001dac <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e016      	b.n	8001dda <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d101      	bne.n	8001dba <HAL_UART_Receive_IT+0x38>
 8001db6:	2302      	movs	r3, #2
 8001db8:	e00f      	b.n	8001dda <HAL_UART_Receive_IT+0x58>
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	68b9      	ldr	r1, [r7, #8]
 8001dce:	68f8      	ldr	r0, [r7, #12]
 8001dd0:	f000 f875 	bl	8001ebe <UART_Start_Receive_IT>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	e000      	b.n	8001dda <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8001dd8:	2302      	movs	r3, #2
  }
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b090      	sub	sp, #64	; 0x40
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	60f8      	str	r0, [r7, #12]
 8001dea:	60b9      	str	r1, [r7, #8]
 8001dec:	603b      	str	r3, [r7, #0]
 8001dee:	4613      	mov	r3, r2
 8001df0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001df2:	e050      	b.n	8001e96 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001df4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dfa:	d04c      	beq.n	8001e96 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001dfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d007      	beq.n	8001e12 <UART_WaitOnFlagUntilTimeout+0x30>
 8001e02:	f7fe ff87 	bl	8000d14 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d241      	bcs.n	8001e96 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	330c      	adds	r3, #12
 8001e18:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e1c:	e853 3f00 	ldrex	r3, [r3]
 8001e20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e24:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001e28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	330c      	adds	r3, #12
 8001e30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001e32:	637a      	str	r2, [r7, #52]	; 0x34
 8001e34:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001e38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e3a:	e841 2300 	strex	r3, r2, [r1]
 8001e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1e5      	bne.n	8001e12 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	3314      	adds	r3, #20
 8001e4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	e853 3f00 	ldrex	r3, [r3]
 8001e54:	613b      	str	r3, [r7, #16]
   return(result);
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	f023 0301 	bic.w	r3, r3, #1
 8001e5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	3314      	adds	r3, #20
 8001e64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e66:	623a      	str	r2, [r7, #32]
 8001e68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e6a:	69f9      	ldr	r1, [r7, #28]
 8001e6c:	6a3a      	ldr	r2, [r7, #32]
 8001e6e:	e841 2300 	strex	r3, r2, [r1]
 8001e72:	61bb      	str	r3, [r7, #24]
   return(result);
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1e5      	bne.n	8001e46 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2220      	movs	r2, #32
 8001e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2220      	movs	r2, #32
 8001e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e00f      	b.n	8001eb6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	68ba      	ldr	r2, [r7, #8]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	bf0c      	ite	eq
 8001ea6:	2301      	moveq	r3, #1
 8001ea8:	2300      	movne	r3, #0
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	461a      	mov	r2, r3
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d09f      	beq.n	8001df4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3740      	adds	r7, #64	; 0x40
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b085      	sub	sp, #20
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	60f8      	str	r0, [r7, #12]
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	68ba      	ldr	r2, [r7, #8]
 8001ed0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	88fa      	ldrh	r2, [r7, #6]
 8001ed6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	88fa      	ldrh	r2, [r7, #6]
 8001edc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2222      	movs	r2, #34	; 0x22
 8001ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	68da      	ldr	r2, [r3, #12]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f02:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	695a      	ldr	r2, [r3, #20]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f042 0201 	orr.w	r2, r2, #1
 8001f12:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	68da      	ldr	r2, [r3, #12]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f042 0220 	orr.w	r2, r2, #32
 8001f22:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f38:	b09f      	sub	sp, #124	; 0x7c
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	691b      	ldr	r3, [r3, #16]
 8001f44:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f4a:	68d9      	ldr	r1, [r3, #12]
 8001f4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	ea40 0301 	orr.w	r3, r0, r1
 8001f54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f58:	689a      	ldr	r2, [r3, #8]
 8001f5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	431a      	orrs	r2, r3
 8001f66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f68:	69db      	ldr	r3, [r3, #28]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8001f6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001f78:	f021 010c 	bic.w	r1, r1, #12
 8001f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f82:	430b      	orrs	r3, r1
 8001f84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	695b      	ldr	r3, [r3, #20]
 8001f8c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001f90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f92:	6999      	ldr	r1, [r3, #24]
 8001f94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	ea40 0301 	orr.w	r3, r0, r1
 8001f9c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	4bc5      	ldr	r3, [pc, #788]	; (80022b8 <UART_SetConfig+0x384>)
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d004      	beq.n	8001fb2 <UART_SetConfig+0x7e>
 8001fa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	4bc3      	ldr	r3, [pc, #780]	; (80022bc <UART_SetConfig+0x388>)
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d103      	bne.n	8001fba <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001fb2:	f7ff fdaf 	bl	8001b14 <HAL_RCC_GetPCLK2Freq>
 8001fb6:	6778      	str	r0, [r7, #116]	; 0x74
 8001fb8:	e002      	b.n	8001fc0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001fba:	f7ff fd97 	bl	8001aec <HAL_RCC_GetPCLK1Freq>
 8001fbe:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fc2:	69db      	ldr	r3, [r3, #28]
 8001fc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fc8:	f040 80b6 	bne.w	8002138 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001fcc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fce:	461c      	mov	r4, r3
 8001fd0:	f04f 0500 	mov.w	r5, #0
 8001fd4:	4622      	mov	r2, r4
 8001fd6:	462b      	mov	r3, r5
 8001fd8:	1891      	adds	r1, r2, r2
 8001fda:	6439      	str	r1, [r7, #64]	; 0x40
 8001fdc:	415b      	adcs	r3, r3
 8001fde:	647b      	str	r3, [r7, #68]	; 0x44
 8001fe0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001fe4:	1912      	adds	r2, r2, r4
 8001fe6:	eb45 0303 	adc.w	r3, r5, r3
 8001fea:	f04f 0000 	mov.w	r0, #0
 8001fee:	f04f 0100 	mov.w	r1, #0
 8001ff2:	00d9      	lsls	r1, r3, #3
 8001ff4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001ff8:	00d0      	lsls	r0, r2, #3
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	1911      	adds	r1, r2, r4
 8002000:	6639      	str	r1, [r7, #96]	; 0x60
 8002002:	416b      	adcs	r3, r5
 8002004:	667b      	str	r3, [r7, #100]	; 0x64
 8002006:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	461a      	mov	r2, r3
 800200c:	f04f 0300 	mov.w	r3, #0
 8002010:	1891      	adds	r1, r2, r2
 8002012:	63b9      	str	r1, [r7, #56]	; 0x38
 8002014:	415b      	adcs	r3, r3
 8002016:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002018:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800201c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002020:	f7fe f8d2 	bl	80001c8 <__aeabi_uldivmod>
 8002024:	4602      	mov	r2, r0
 8002026:	460b      	mov	r3, r1
 8002028:	4ba5      	ldr	r3, [pc, #660]	; (80022c0 <UART_SetConfig+0x38c>)
 800202a:	fba3 2302 	umull	r2, r3, r3, r2
 800202e:	095b      	lsrs	r3, r3, #5
 8002030:	011e      	lsls	r6, r3, #4
 8002032:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002034:	461c      	mov	r4, r3
 8002036:	f04f 0500 	mov.w	r5, #0
 800203a:	4622      	mov	r2, r4
 800203c:	462b      	mov	r3, r5
 800203e:	1891      	adds	r1, r2, r2
 8002040:	6339      	str	r1, [r7, #48]	; 0x30
 8002042:	415b      	adcs	r3, r3
 8002044:	637b      	str	r3, [r7, #52]	; 0x34
 8002046:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800204a:	1912      	adds	r2, r2, r4
 800204c:	eb45 0303 	adc.w	r3, r5, r3
 8002050:	f04f 0000 	mov.w	r0, #0
 8002054:	f04f 0100 	mov.w	r1, #0
 8002058:	00d9      	lsls	r1, r3, #3
 800205a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800205e:	00d0      	lsls	r0, r2, #3
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	1911      	adds	r1, r2, r4
 8002066:	65b9      	str	r1, [r7, #88]	; 0x58
 8002068:	416b      	adcs	r3, r5
 800206a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800206c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	461a      	mov	r2, r3
 8002072:	f04f 0300 	mov.w	r3, #0
 8002076:	1891      	adds	r1, r2, r2
 8002078:	62b9      	str	r1, [r7, #40]	; 0x28
 800207a:	415b      	adcs	r3, r3
 800207c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800207e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002082:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002086:	f7fe f89f 	bl	80001c8 <__aeabi_uldivmod>
 800208a:	4602      	mov	r2, r0
 800208c:	460b      	mov	r3, r1
 800208e:	4b8c      	ldr	r3, [pc, #560]	; (80022c0 <UART_SetConfig+0x38c>)
 8002090:	fba3 1302 	umull	r1, r3, r3, r2
 8002094:	095b      	lsrs	r3, r3, #5
 8002096:	2164      	movs	r1, #100	; 0x64
 8002098:	fb01 f303 	mul.w	r3, r1, r3
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	00db      	lsls	r3, r3, #3
 80020a0:	3332      	adds	r3, #50	; 0x32
 80020a2:	4a87      	ldr	r2, [pc, #540]	; (80022c0 <UART_SetConfig+0x38c>)
 80020a4:	fba2 2303 	umull	r2, r3, r2, r3
 80020a8:	095b      	lsrs	r3, r3, #5
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80020b0:	441e      	add	r6, r3
 80020b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020b4:	4618      	mov	r0, r3
 80020b6:	f04f 0100 	mov.w	r1, #0
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	1894      	adds	r4, r2, r2
 80020c0:	623c      	str	r4, [r7, #32]
 80020c2:	415b      	adcs	r3, r3
 80020c4:	627b      	str	r3, [r7, #36]	; 0x24
 80020c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020ca:	1812      	adds	r2, r2, r0
 80020cc:	eb41 0303 	adc.w	r3, r1, r3
 80020d0:	f04f 0400 	mov.w	r4, #0
 80020d4:	f04f 0500 	mov.w	r5, #0
 80020d8:	00dd      	lsls	r5, r3, #3
 80020da:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80020de:	00d4      	lsls	r4, r2, #3
 80020e0:	4622      	mov	r2, r4
 80020e2:	462b      	mov	r3, r5
 80020e4:	1814      	adds	r4, r2, r0
 80020e6:	653c      	str	r4, [r7, #80]	; 0x50
 80020e8:	414b      	adcs	r3, r1
 80020ea:	657b      	str	r3, [r7, #84]	; 0x54
 80020ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	461a      	mov	r2, r3
 80020f2:	f04f 0300 	mov.w	r3, #0
 80020f6:	1891      	adds	r1, r2, r2
 80020f8:	61b9      	str	r1, [r7, #24]
 80020fa:	415b      	adcs	r3, r3
 80020fc:	61fb      	str	r3, [r7, #28]
 80020fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002102:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002106:	f7fe f85f 	bl	80001c8 <__aeabi_uldivmod>
 800210a:	4602      	mov	r2, r0
 800210c:	460b      	mov	r3, r1
 800210e:	4b6c      	ldr	r3, [pc, #432]	; (80022c0 <UART_SetConfig+0x38c>)
 8002110:	fba3 1302 	umull	r1, r3, r3, r2
 8002114:	095b      	lsrs	r3, r3, #5
 8002116:	2164      	movs	r1, #100	; 0x64
 8002118:	fb01 f303 	mul.w	r3, r1, r3
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	3332      	adds	r3, #50	; 0x32
 8002122:	4a67      	ldr	r2, [pc, #412]	; (80022c0 <UART_SetConfig+0x38c>)
 8002124:	fba2 2303 	umull	r2, r3, r2, r3
 8002128:	095b      	lsrs	r3, r3, #5
 800212a:	f003 0207 	and.w	r2, r3, #7
 800212e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4432      	add	r2, r6
 8002134:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002136:	e0b9      	b.n	80022ac <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002138:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800213a:	461c      	mov	r4, r3
 800213c:	f04f 0500 	mov.w	r5, #0
 8002140:	4622      	mov	r2, r4
 8002142:	462b      	mov	r3, r5
 8002144:	1891      	adds	r1, r2, r2
 8002146:	6139      	str	r1, [r7, #16]
 8002148:	415b      	adcs	r3, r3
 800214a:	617b      	str	r3, [r7, #20]
 800214c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002150:	1912      	adds	r2, r2, r4
 8002152:	eb45 0303 	adc.w	r3, r5, r3
 8002156:	f04f 0000 	mov.w	r0, #0
 800215a:	f04f 0100 	mov.w	r1, #0
 800215e:	00d9      	lsls	r1, r3, #3
 8002160:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002164:	00d0      	lsls	r0, r2, #3
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	eb12 0804 	adds.w	r8, r2, r4
 800216e:	eb43 0905 	adc.w	r9, r3, r5
 8002172:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	4618      	mov	r0, r3
 8002178:	f04f 0100 	mov.w	r1, #0
 800217c:	f04f 0200 	mov.w	r2, #0
 8002180:	f04f 0300 	mov.w	r3, #0
 8002184:	008b      	lsls	r3, r1, #2
 8002186:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800218a:	0082      	lsls	r2, r0, #2
 800218c:	4640      	mov	r0, r8
 800218e:	4649      	mov	r1, r9
 8002190:	f7fe f81a 	bl	80001c8 <__aeabi_uldivmod>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	4b49      	ldr	r3, [pc, #292]	; (80022c0 <UART_SetConfig+0x38c>)
 800219a:	fba3 2302 	umull	r2, r3, r3, r2
 800219e:	095b      	lsrs	r3, r3, #5
 80021a0:	011e      	lsls	r6, r3, #4
 80021a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021a4:	4618      	mov	r0, r3
 80021a6:	f04f 0100 	mov.w	r1, #0
 80021aa:	4602      	mov	r2, r0
 80021ac:	460b      	mov	r3, r1
 80021ae:	1894      	adds	r4, r2, r2
 80021b0:	60bc      	str	r4, [r7, #8]
 80021b2:	415b      	adcs	r3, r3
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021ba:	1812      	adds	r2, r2, r0
 80021bc:	eb41 0303 	adc.w	r3, r1, r3
 80021c0:	f04f 0400 	mov.w	r4, #0
 80021c4:	f04f 0500 	mov.w	r5, #0
 80021c8:	00dd      	lsls	r5, r3, #3
 80021ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80021ce:	00d4      	lsls	r4, r2, #3
 80021d0:	4622      	mov	r2, r4
 80021d2:	462b      	mov	r3, r5
 80021d4:	1814      	adds	r4, r2, r0
 80021d6:	64bc      	str	r4, [r7, #72]	; 0x48
 80021d8:	414b      	adcs	r3, r1
 80021da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80021dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f04f 0100 	mov.w	r1, #0
 80021e6:	f04f 0200 	mov.w	r2, #0
 80021ea:	f04f 0300 	mov.w	r3, #0
 80021ee:	008b      	lsls	r3, r1, #2
 80021f0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80021f4:	0082      	lsls	r2, r0, #2
 80021f6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80021fa:	f7fd ffe5 	bl	80001c8 <__aeabi_uldivmod>
 80021fe:	4602      	mov	r2, r0
 8002200:	460b      	mov	r3, r1
 8002202:	4b2f      	ldr	r3, [pc, #188]	; (80022c0 <UART_SetConfig+0x38c>)
 8002204:	fba3 1302 	umull	r1, r3, r3, r2
 8002208:	095b      	lsrs	r3, r3, #5
 800220a:	2164      	movs	r1, #100	; 0x64
 800220c:	fb01 f303 	mul.w	r3, r1, r3
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	3332      	adds	r3, #50	; 0x32
 8002216:	4a2a      	ldr	r2, [pc, #168]	; (80022c0 <UART_SetConfig+0x38c>)
 8002218:	fba2 2303 	umull	r2, r3, r2, r3
 800221c:	095b      	lsrs	r3, r3, #5
 800221e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002222:	441e      	add	r6, r3
 8002224:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002226:	4618      	mov	r0, r3
 8002228:	f04f 0100 	mov.w	r1, #0
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	1894      	adds	r4, r2, r2
 8002232:	603c      	str	r4, [r7, #0]
 8002234:	415b      	adcs	r3, r3
 8002236:	607b      	str	r3, [r7, #4]
 8002238:	e9d7 2300 	ldrd	r2, r3, [r7]
 800223c:	1812      	adds	r2, r2, r0
 800223e:	eb41 0303 	adc.w	r3, r1, r3
 8002242:	f04f 0400 	mov.w	r4, #0
 8002246:	f04f 0500 	mov.w	r5, #0
 800224a:	00dd      	lsls	r5, r3, #3
 800224c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002250:	00d4      	lsls	r4, r2, #3
 8002252:	4622      	mov	r2, r4
 8002254:	462b      	mov	r3, r5
 8002256:	eb12 0a00 	adds.w	sl, r2, r0
 800225a:	eb43 0b01 	adc.w	fp, r3, r1
 800225e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	4618      	mov	r0, r3
 8002264:	f04f 0100 	mov.w	r1, #0
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	f04f 0300 	mov.w	r3, #0
 8002270:	008b      	lsls	r3, r1, #2
 8002272:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002276:	0082      	lsls	r2, r0, #2
 8002278:	4650      	mov	r0, sl
 800227a:	4659      	mov	r1, fp
 800227c:	f7fd ffa4 	bl	80001c8 <__aeabi_uldivmod>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4b0e      	ldr	r3, [pc, #56]	; (80022c0 <UART_SetConfig+0x38c>)
 8002286:	fba3 1302 	umull	r1, r3, r3, r2
 800228a:	095b      	lsrs	r3, r3, #5
 800228c:	2164      	movs	r1, #100	; 0x64
 800228e:	fb01 f303 	mul.w	r3, r1, r3
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	011b      	lsls	r3, r3, #4
 8002296:	3332      	adds	r3, #50	; 0x32
 8002298:	4a09      	ldr	r2, [pc, #36]	; (80022c0 <UART_SetConfig+0x38c>)
 800229a:	fba2 2303 	umull	r2, r3, r2, r3
 800229e:	095b      	lsrs	r3, r3, #5
 80022a0:	f003 020f 	and.w	r2, r3, #15
 80022a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4432      	add	r2, r6
 80022aa:	609a      	str	r2, [r3, #8]
}
 80022ac:	bf00      	nop
 80022ae:	377c      	adds	r7, #124	; 0x7c
 80022b0:	46bd      	mov	sp, r7
 80022b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022b6:	bf00      	nop
 80022b8:	40011000 	.word	0x40011000
 80022bc:	40011400 	.word	0x40011400
 80022c0:	51eb851f 	.word	0x51eb851f

080022c4 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80022ce:	2300      	movs	r3, #0
 80022d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022dc:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	4b20      	ldr	r3, [pc, #128]	; (8002364 <FSMC_NORSRAM_Init+0xa0>)
 80022e2:	4013      	ands	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80022ee:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80022f4:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80022fa:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8002300:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8002306:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800230c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8002312:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8002318:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800231e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8002324:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800232a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8002330:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	4313      	orrs	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	2b08      	cmp	r3, #8
 800233e:	d103      	bne.n	8002348 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002346:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68f9      	ldr	r1, [r7, #12]
 8002350:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3714      	adds	r7, #20
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	fff00080 	.word	0xfff00080

08002368 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	1c5a      	adds	r2, r3, #1
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002382:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800238a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8002396:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800239e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80023a6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	691b      	ldr	r3, [r3, #16]
 80023ac:	3b01      	subs	r3, #1
 80023ae:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80023b0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	3b02      	subs	r3, #2
 80023b8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80023ba:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80023c0:	4313      	orrs	r3, r2
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	1c5a      	adds	r2, r3, #1
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6979      	ldr	r1, [r7, #20]
 80023d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	371c      	adds	r7, #28
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
	...

080023e4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b087      	sub	sp, #28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
 80023f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80023f2:	2300      	movs	r3, #0
 80023f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80023fc:	d122      	bne.n	8002444 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002406:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8002408:	697a      	ldr	r2, [r7, #20]
 800240a:	4b15      	ldr	r3, [pc, #84]	; (8002460 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800240c:	4013      	ands	r3, r2
 800240e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800241a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8002422:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800242a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8002430:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	4313      	orrs	r3, r2
 8002436:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6979      	ldr	r1, [r7, #20]
 800243e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002442:	e005      	b.n	8002450 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800244c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	371c      	adds	r7, #28
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	cff00000 	.word	0xcff00000

08002464 <__errno>:
 8002464:	4b01      	ldr	r3, [pc, #4]	; (800246c <__errno+0x8>)
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	2000000c 	.word	0x2000000c

08002470 <__libc_init_array>:
 8002470:	b570      	push	{r4, r5, r6, lr}
 8002472:	4d0d      	ldr	r5, [pc, #52]	; (80024a8 <__libc_init_array+0x38>)
 8002474:	4c0d      	ldr	r4, [pc, #52]	; (80024ac <__libc_init_array+0x3c>)
 8002476:	1b64      	subs	r4, r4, r5
 8002478:	10a4      	asrs	r4, r4, #2
 800247a:	2600      	movs	r6, #0
 800247c:	42a6      	cmp	r6, r4
 800247e:	d109      	bne.n	8002494 <__libc_init_array+0x24>
 8002480:	4d0b      	ldr	r5, [pc, #44]	; (80024b0 <__libc_init_array+0x40>)
 8002482:	4c0c      	ldr	r4, [pc, #48]	; (80024b4 <__libc_init_array+0x44>)
 8002484:	f000 fce6 	bl	8002e54 <_init>
 8002488:	1b64      	subs	r4, r4, r5
 800248a:	10a4      	asrs	r4, r4, #2
 800248c:	2600      	movs	r6, #0
 800248e:	42a6      	cmp	r6, r4
 8002490:	d105      	bne.n	800249e <__libc_init_array+0x2e>
 8002492:	bd70      	pop	{r4, r5, r6, pc}
 8002494:	f855 3b04 	ldr.w	r3, [r5], #4
 8002498:	4798      	blx	r3
 800249a:	3601      	adds	r6, #1
 800249c:	e7ee      	b.n	800247c <__libc_init_array+0xc>
 800249e:	f855 3b04 	ldr.w	r3, [r5], #4
 80024a2:	4798      	blx	r3
 80024a4:	3601      	adds	r6, #1
 80024a6:	e7f2      	b.n	800248e <__libc_init_array+0x1e>
 80024a8:	08002f00 	.word	0x08002f00
 80024ac:	08002f00 	.word	0x08002f00
 80024b0:	08002f00 	.word	0x08002f00
 80024b4:	08002f04 	.word	0x08002f04

080024b8 <memset>:
 80024b8:	4402      	add	r2, r0
 80024ba:	4603      	mov	r3, r0
 80024bc:	4293      	cmp	r3, r2
 80024be:	d100      	bne.n	80024c2 <memset+0xa>
 80024c0:	4770      	bx	lr
 80024c2:	f803 1b01 	strb.w	r1, [r3], #1
 80024c6:	e7f9      	b.n	80024bc <memset+0x4>

080024c8 <_puts_r>:
 80024c8:	b570      	push	{r4, r5, r6, lr}
 80024ca:	460e      	mov	r6, r1
 80024cc:	4605      	mov	r5, r0
 80024ce:	b118      	cbz	r0, 80024d8 <_puts_r+0x10>
 80024d0:	6983      	ldr	r3, [r0, #24]
 80024d2:	b90b      	cbnz	r3, 80024d8 <_puts_r+0x10>
 80024d4:	f000 fa48 	bl	8002968 <__sinit>
 80024d8:	69ab      	ldr	r3, [r5, #24]
 80024da:	68ac      	ldr	r4, [r5, #8]
 80024dc:	b913      	cbnz	r3, 80024e4 <_puts_r+0x1c>
 80024de:	4628      	mov	r0, r5
 80024e0:	f000 fa42 	bl	8002968 <__sinit>
 80024e4:	4b2c      	ldr	r3, [pc, #176]	; (8002598 <_puts_r+0xd0>)
 80024e6:	429c      	cmp	r4, r3
 80024e8:	d120      	bne.n	800252c <_puts_r+0x64>
 80024ea:	686c      	ldr	r4, [r5, #4]
 80024ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80024ee:	07db      	lsls	r3, r3, #31
 80024f0:	d405      	bmi.n	80024fe <_puts_r+0x36>
 80024f2:	89a3      	ldrh	r3, [r4, #12]
 80024f4:	0598      	lsls	r0, r3, #22
 80024f6:	d402      	bmi.n	80024fe <_puts_r+0x36>
 80024f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80024fa:	f000 fad3 	bl	8002aa4 <__retarget_lock_acquire_recursive>
 80024fe:	89a3      	ldrh	r3, [r4, #12]
 8002500:	0719      	lsls	r1, r3, #28
 8002502:	d51d      	bpl.n	8002540 <_puts_r+0x78>
 8002504:	6923      	ldr	r3, [r4, #16]
 8002506:	b1db      	cbz	r3, 8002540 <_puts_r+0x78>
 8002508:	3e01      	subs	r6, #1
 800250a:	68a3      	ldr	r3, [r4, #8]
 800250c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002510:	3b01      	subs	r3, #1
 8002512:	60a3      	str	r3, [r4, #8]
 8002514:	bb39      	cbnz	r1, 8002566 <_puts_r+0x9e>
 8002516:	2b00      	cmp	r3, #0
 8002518:	da38      	bge.n	800258c <_puts_r+0xc4>
 800251a:	4622      	mov	r2, r4
 800251c:	210a      	movs	r1, #10
 800251e:	4628      	mov	r0, r5
 8002520:	f000 f848 	bl	80025b4 <__swbuf_r>
 8002524:	3001      	adds	r0, #1
 8002526:	d011      	beq.n	800254c <_puts_r+0x84>
 8002528:	250a      	movs	r5, #10
 800252a:	e011      	b.n	8002550 <_puts_r+0x88>
 800252c:	4b1b      	ldr	r3, [pc, #108]	; (800259c <_puts_r+0xd4>)
 800252e:	429c      	cmp	r4, r3
 8002530:	d101      	bne.n	8002536 <_puts_r+0x6e>
 8002532:	68ac      	ldr	r4, [r5, #8]
 8002534:	e7da      	b.n	80024ec <_puts_r+0x24>
 8002536:	4b1a      	ldr	r3, [pc, #104]	; (80025a0 <_puts_r+0xd8>)
 8002538:	429c      	cmp	r4, r3
 800253a:	bf08      	it	eq
 800253c:	68ec      	ldreq	r4, [r5, #12]
 800253e:	e7d5      	b.n	80024ec <_puts_r+0x24>
 8002540:	4621      	mov	r1, r4
 8002542:	4628      	mov	r0, r5
 8002544:	f000 f888 	bl	8002658 <__swsetup_r>
 8002548:	2800      	cmp	r0, #0
 800254a:	d0dd      	beq.n	8002508 <_puts_r+0x40>
 800254c:	f04f 35ff 	mov.w	r5, #4294967295
 8002550:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002552:	07da      	lsls	r2, r3, #31
 8002554:	d405      	bmi.n	8002562 <_puts_r+0x9a>
 8002556:	89a3      	ldrh	r3, [r4, #12]
 8002558:	059b      	lsls	r3, r3, #22
 800255a:	d402      	bmi.n	8002562 <_puts_r+0x9a>
 800255c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800255e:	f000 faa2 	bl	8002aa6 <__retarget_lock_release_recursive>
 8002562:	4628      	mov	r0, r5
 8002564:	bd70      	pop	{r4, r5, r6, pc}
 8002566:	2b00      	cmp	r3, #0
 8002568:	da04      	bge.n	8002574 <_puts_r+0xac>
 800256a:	69a2      	ldr	r2, [r4, #24]
 800256c:	429a      	cmp	r2, r3
 800256e:	dc06      	bgt.n	800257e <_puts_r+0xb6>
 8002570:	290a      	cmp	r1, #10
 8002572:	d004      	beq.n	800257e <_puts_r+0xb6>
 8002574:	6823      	ldr	r3, [r4, #0]
 8002576:	1c5a      	adds	r2, r3, #1
 8002578:	6022      	str	r2, [r4, #0]
 800257a:	7019      	strb	r1, [r3, #0]
 800257c:	e7c5      	b.n	800250a <_puts_r+0x42>
 800257e:	4622      	mov	r2, r4
 8002580:	4628      	mov	r0, r5
 8002582:	f000 f817 	bl	80025b4 <__swbuf_r>
 8002586:	3001      	adds	r0, #1
 8002588:	d1bf      	bne.n	800250a <_puts_r+0x42>
 800258a:	e7df      	b.n	800254c <_puts_r+0x84>
 800258c:	6823      	ldr	r3, [r4, #0]
 800258e:	250a      	movs	r5, #10
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	6022      	str	r2, [r4, #0]
 8002594:	701d      	strb	r5, [r3, #0]
 8002596:	e7db      	b.n	8002550 <_puts_r+0x88>
 8002598:	08002eb8 	.word	0x08002eb8
 800259c:	08002ed8 	.word	0x08002ed8
 80025a0:	08002e98 	.word	0x08002e98

080025a4 <puts>:
 80025a4:	4b02      	ldr	r3, [pc, #8]	; (80025b0 <puts+0xc>)
 80025a6:	4601      	mov	r1, r0
 80025a8:	6818      	ldr	r0, [r3, #0]
 80025aa:	f7ff bf8d 	b.w	80024c8 <_puts_r>
 80025ae:	bf00      	nop
 80025b0:	2000000c 	.word	0x2000000c

080025b4 <__swbuf_r>:
 80025b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025b6:	460e      	mov	r6, r1
 80025b8:	4614      	mov	r4, r2
 80025ba:	4605      	mov	r5, r0
 80025bc:	b118      	cbz	r0, 80025c6 <__swbuf_r+0x12>
 80025be:	6983      	ldr	r3, [r0, #24]
 80025c0:	b90b      	cbnz	r3, 80025c6 <__swbuf_r+0x12>
 80025c2:	f000 f9d1 	bl	8002968 <__sinit>
 80025c6:	4b21      	ldr	r3, [pc, #132]	; (800264c <__swbuf_r+0x98>)
 80025c8:	429c      	cmp	r4, r3
 80025ca:	d12b      	bne.n	8002624 <__swbuf_r+0x70>
 80025cc:	686c      	ldr	r4, [r5, #4]
 80025ce:	69a3      	ldr	r3, [r4, #24]
 80025d0:	60a3      	str	r3, [r4, #8]
 80025d2:	89a3      	ldrh	r3, [r4, #12]
 80025d4:	071a      	lsls	r2, r3, #28
 80025d6:	d52f      	bpl.n	8002638 <__swbuf_r+0x84>
 80025d8:	6923      	ldr	r3, [r4, #16]
 80025da:	b36b      	cbz	r3, 8002638 <__swbuf_r+0x84>
 80025dc:	6923      	ldr	r3, [r4, #16]
 80025de:	6820      	ldr	r0, [r4, #0]
 80025e0:	1ac0      	subs	r0, r0, r3
 80025e2:	6963      	ldr	r3, [r4, #20]
 80025e4:	b2f6      	uxtb	r6, r6
 80025e6:	4283      	cmp	r3, r0
 80025e8:	4637      	mov	r7, r6
 80025ea:	dc04      	bgt.n	80025f6 <__swbuf_r+0x42>
 80025ec:	4621      	mov	r1, r4
 80025ee:	4628      	mov	r0, r5
 80025f0:	f000 f926 	bl	8002840 <_fflush_r>
 80025f4:	bb30      	cbnz	r0, 8002644 <__swbuf_r+0x90>
 80025f6:	68a3      	ldr	r3, [r4, #8]
 80025f8:	3b01      	subs	r3, #1
 80025fa:	60a3      	str	r3, [r4, #8]
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	1c5a      	adds	r2, r3, #1
 8002600:	6022      	str	r2, [r4, #0]
 8002602:	701e      	strb	r6, [r3, #0]
 8002604:	6963      	ldr	r3, [r4, #20]
 8002606:	3001      	adds	r0, #1
 8002608:	4283      	cmp	r3, r0
 800260a:	d004      	beq.n	8002616 <__swbuf_r+0x62>
 800260c:	89a3      	ldrh	r3, [r4, #12]
 800260e:	07db      	lsls	r3, r3, #31
 8002610:	d506      	bpl.n	8002620 <__swbuf_r+0x6c>
 8002612:	2e0a      	cmp	r6, #10
 8002614:	d104      	bne.n	8002620 <__swbuf_r+0x6c>
 8002616:	4621      	mov	r1, r4
 8002618:	4628      	mov	r0, r5
 800261a:	f000 f911 	bl	8002840 <_fflush_r>
 800261e:	b988      	cbnz	r0, 8002644 <__swbuf_r+0x90>
 8002620:	4638      	mov	r0, r7
 8002622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002624:	4b0a      	ldr	r3, [pc, #40]	; (8002650 <__swbuf_r+0x9c>)
 8002626:	429c      	cmp	r4, r3
 8002628:	d101      	bne.n	800262e <__swbuf_r+0x7a>
 800262a:	68ac      	ldr	r4, [r5, #8]
 800262c:	e7cf      	b.n	80025ce <__swbuf_r+0x1a>
 800262e:	4b09      	ldr	r3, [pc, #36]	; (8002654 <__swbuf_r+0xa0>)
 8002630:	429c      	cmp	r4, r3
 8002632:	bf08      	it	eq
 8002634:	68ec      	ldreq	r4, [r5, #12]
 8002636:	e7ca      	b.n	80025ce <__swbuf_r+0x1a>
 8002638:	4621      	mov	r1, r4
 800263a:	4628      	mov	r0, r5
 800263c:	f000 f80c 	bl	8002658 <__swsetup_r>
 8002640:	2800      	cmp	r0, #0
 8002642:	d0cb      	beq.n	80025dc <__swbuf_r+0x28>
 8002644:	f04f 37ff 	mov.w	r7, #4294967295
 8002648:	e7ea      	b.n	8002620 <__swbuf_r+0x6c>
 800264a:	bf00      	nop
 800264c:	08002eb8 	.word	0x08002eb8
 8002650:	08002ed8 	.word	0x08002ed8
 8002654:	08002e98 	.word	0x08002e98

08002658 <__swsetup_r>:
 8002658:	4b32      	ldr	r3, [pc, #200]	; (8002724 <__swsetup_r+0xcc>)
 800265a:	b570      	push	{r4, r5, r6, lr}
 800265c:	681d      	ldr	r5, [r3, #0]
 800265e:	4606      	mov	r6, r0
 8002660:	460c      	mov	r4, r1
 8002662:	b125      	cbz	r5, 800266e <__swsetup_r+0x16>
 8002664:	69ab      	ldr	r3, [r5, #24]
 8002666:	b913      	cbnz	r3, 800266e <__swsetup_r+0x16>
 8002668:	4628      	mov	r0, r5
 800266a:	f000 f97d 	bl	8002968 <__sinit>
 800266e:	4b2e      	ldr	r3, [pc, #184]	; (8002728 <__swsetup_r+0xd0>)
 8002670:	429c      	cmp	r4, r3
 8002672:	d10f      	bne.n	8002694 <__swsetup_r+0x3c>
 8002674:	686c      	ldr	r4, [r5, #4]
 8002676:	89a3      	ldrh	r3, [r4, #12]
 8002678:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800267c:	0719      	lsls	r1, r3, #28
 800267e:	d42c      	bmi.n	80026da <__swsetup_r+0x82>
 8002680:	06dd      	lsls	r5, r3, #27
 8002682:	d411      	bmi.n	80026a8 <__swsetup_r+0x50>
 8002684:	2309      	movs	r3, #9
 8002686:	6033      	str	r3, [r6, #0]
 8002688:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800268c:	81a3      	strh	r3, [r4, #12]
 800268e:	f04f 30ff 	mov.w	r0, #4294967295
 8002692:	e03e      	b.n	8002712 <__swsetup_r+0xba>
 8002694:	4b25      	ldr	r3, [pc, #148]	; (800272c <__swsetup_r+0xd4>)
 8002696:	429c      	cmp	r4, r3
 8002698:	d101      	bne.n	800269e <__swsetup_r+0x46>
 800269a:	68ac      	ldr	r4, [r5, #8]
 800269c:	e7eb      	b.n	8002676 <__swsetup_r+0x1e>
 800269e:	4b24      	ldr	r3, [pc, #144]	; (8002730 <__swsetup_r+0xd8>)
 80026a0:	429c      	cmp	r4, r3
 80026a2:	bf08      	it	eq
 80026a4:	68ec      	ldreq	r4, [r5, #12]
 80026a6:	e7e6      	b.n	8002676 <__swsetup_r+0x1e>
 80026a8:	0758      	lsls	r0, r3, #29
 80026aa:	d512      	bpl.n	80026d2 <__swsetup_r+0x7a>
 80026ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80026ae:	b141      	cbz	r1, 80026c2 <__swsetup_r+0x6a>
 80026b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80026b4:	4299      	cmp	r1, r3
 80026b6:	d002      	beq.n	80026be <__swsetup_r+0x66>
 80026b8:	4630      	mov	r0, r6
 80026ba:	f000 fa59 	bl	8002b70 <_free_r>
 80026be:	2300      	movs	r3, #0
 80026c0:	6363      	str	r3, [r4, #52]	; 0x34
 80026c2:	89a3      	ldrh	r3, [r4, #12]
 80026c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80026c8:	81a3      	strh	r3, [r4, #12]
 80026ca:	2300      	movs	r3, #0
 80026cc:	6063      	str	r3, [r4, #4]
 80026ce:	6923      	ldr	r3, [r4, #16]
 80026d0:	6023      	str	r3, [r4, #0]
 80026d2:	89a3      	ldrh	r3, [r4, #12]
 80026d4:	f043 0308 	orr.w	r3, r3, #8
 80026d8:	81a3      	strh	r3, [r4, #12]
 80026da:	6923      	ldr	r3, [r4, #16]
 80026dc:	b94b      	cbnz	r3, 80026f2 <__swsetup_r+0x9a>
 80026de:	89a3      	ldrh	r3, [r4, #12]
 80026e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80026e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026e8:	d003      	beq.n	80026f2 <__swsetup_r+0x9a>
 80026ea:	4621      	mov	r1, r4
 80026ec:	4630      	mov	r0, r6
 80026ee:	f000 f9ff 	bl	8002af0 <__smakebuf_r>
 80026f2:	89a0      	ldrh	r0, [r4, #12]
 80026f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80026f8:	f010 0301 	ands.w	r3, r0, #1
 80026fc:	d00a      	beq.n	8002714 <__swsetup_r+0xbc>
 80026fe:	2300      	movs	r3, #0
 8002700:	60a3      	str	r3, [r4, #8]
 8002702:	6963      	ldr	r3, [r4, #20]
 8002704:	425b      	negs	r3, r3
 8002706:	61a3      	str	r3, [r4, #24]
 8002708:	6923      	ldr	r3, [r4, #16]
 800270a:	b943      	cbnz	r3, 800271e <__swsetup_r+0xc6>
 800270c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002710:	d1ba      	bne.n	8002688 <__swsetup_r+0x30>
 8002712:	bd70      	pop	{r4, r5, r6, pc}
 8002714:	0781      	lsls	r1, r0, #30
 8002716:	bf58      	it	pl
 8002718:	6963      	ldrpl	r3, [r4, #20]
 800271a:	60a3      	str	r3, [r4, #8]
 800271c:	e7f4      	b.n	8002708 <__swsetup_r+0xb0>
 800271e:	2000      	movs	r0, #0
 8002720:	e7f7      	b.n	8002712 <__swsetup_r+0xba>
 8002722:	bf00      	nop
 8002724:	2000000c 	.word	0x2000000c
 8002728:	08002eb8 	.word	0x08002eb8
 800272c:	08002ed8 	.word	0x08002ed8
 8002730:	08002e98 	.word	0x08002e98

08002734 <__sflush_r>:
 8002734:	898a      	ldrh	r2, [r1, #12]
 8002736:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800273a:	4605      	mov	r5, r0
 800273c:	0710      	lsls	r0, r2, #28
 800273e:	460c      	mov	r4, r1
 8002740:	d458      	bmi.n	80027f4 <__sflush_r+0xc0>
 8002742:	684b      	ldr	r3, [r1, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	dc05      	bgt.n	8002754 <__sflush_r+0x20>
 8002748:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800274a:	2b00      	cmp	r3, #0
 800274c:	dc02      	bgt.n	8002754 <__sflush_r+0x20>
 800274e:	2000      	movs	r0, #0
 8002750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002754:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002756:	2e00      	cmp	r6, #0
 8002758:	d0f9      	beq.n	800274e <__sflush_r+0x1a>
 800275a:	2300      	movs	r3, #0
 800275c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002760:	682f      	ldr	r7, [r5, #0]
 8002762:	602b      	str	r3, [r5, #0]
 8002764:	d032      	beq.n	80027cc <__sflush_r+0x98>
 8002766:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002768:	89a3      	ldrh	r3, [r4, #12]
 800276a:	075a      	lsls	r2, r3, #29
 800276c:	d505      	bpl.n	800277a <__sflush_r+0x46>
 800276e:	6863      	ldr	r3, [r4, #4]
 8002770:	1ac0      	subs	r0, r0, r3
 8002772:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002774:	b10b      	cbz	r3, 800277a <__sflush_r+0x46>
 8002776:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002778:	1ac0      	subs	r0, r0, r3
 800277a:	2300      	movs	r3, #0
 800277c:	4602      	mov	r2, r0
 800277e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002780:	6a21      	ldr	r1, [r4, #32]
 8002782:	4628      	mov	r0, r5
 8002784:	47b0      	blx	r6
 8002786:	1c43      	adds	r3, r0, #1
 8002788:	89a3      	ldrh	r3, [r4, #12]
 800278a:	d106      	bne.n	800279a <__sflush_r+0x66>
 800278c:	6829      	ldr	r1, [r5, #0]
 800278e:	291d      	cmp	r1, #29
 8002790:	d82c      	bhi.n	80027ec <__sflush_r+0xb8>
 8002792:	4a2a      	ldr	r2, [pc, #168]	; (800283c <__sflush_r+0x108>)
 8002794:	40ca      	lsrs	r2, r1
 8002796:	07d6      	lsls	r6, r2, #31
 8002798:	d528      	bpl.n	80027ec <__sflush_r+0xb8>
 800279a:	2200      	movs	r2, #0
 800279c:	6062      	str	r2, [r4, #4]
 800279e:	04d9      	lsls	r1, r3, #19
 80027a0:	6922      	ldr	r2, [r4, #16]
 80027a2:	6022      	str	r2, [r4, #0]
 80027a4:	d504      	bpl.n	80027b0 <__sflush_r+0x7c>
 80027a6:	1c42      	adds	r2, r0, #1
 80027a8:	d101      	bne.n	80027ae <__sflush_r+0x7a>
 80027aa:	682b      	ldr	r3, [r5, #0]
 80027ac:	b903      	cbnz	r3, 80027b0 <__sflush_r+0x7c>
 80027ae:	6560      	str	r0, [r4, #84]	; 0x54
 80027b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80027b2:	602f      	str	r7, [r5, #0]
 80027b4:	2900      	cmp	r1, #0
 80027b6:	d0ca      	beq.n	800274e <__sflush_r+0x1a>
 80027b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80027bc:	4299      	cmp	r1, r3
 80027be:	d002      	beq.n	80027c6 <__sflush_r+0x92>
 80027c0:	4628      	mov	r0, r5
 80027c2:	f000 f9d5 	bl	8002b70 <_free_r>
 80027c6:	2000      	movs	r0, #0
 80027c8:	6360      	str	r0, [r4, #52]	; 0x34
 80027ca:	e7c1      	b.n	8002750 <__sflush_r+0x1c>
 80027cc:	6a21      	ldr	r1, [r4, #32]
 80027ce:	2301      	movs	r3, #1
 80027d0:	4628      	mov	r0, r5
 80027d2:	47b0      	blx	r6
 80027d4:	1c41      	adds	r1, r0, #1
 80027d6:	d1c7      	bne.n	8002768 <__sflush_r+0x34>
 80027d8:	682b      	ldr	r3, [r5, #0]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d0c4      	beq.n	8002768 <__sflush_r+0x34>
 80027de:	2b1d      	cmp	r3, #29
 80027e0:	d001      	beq.n	80027e6 <__sflush_r+0xb2>
 80027e2:	2b16      	cmp	r3, #22
 80027e4:	d101      	bne.n	80027ea <__sflush_r+0xb6>
 80027e6:	602f      	str	r7, [r5, #0]
 80027e8:	e7b1      	b.n	800274e <__sflush_r+0x1a>
 80027ea:	89a3      	ldrh	r3, [r4, #12]
 80027ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027f0:	81a3      	strh	r3, [r4, #12]
 80027f2:	e7ad      	b.n	8002750 <__sflush_r+0x1c>
 80027f4:	690f      	ldr	r7, [r1, #16]
 80027f6:	2f00      	cmp	r7, #0
 80027f8:	d0a9      	beq.n	800274e <__sflush_r+0x1a>
 80027fa:	0793      	lsls	r3, r2, #30
 80027fc:	680e      	ldr	r6, [r1, #0]
 80027fe:	bf08      	it	eq
 8002800:	694b      	ldreq	r3, [r1, #20]
 8002802:	600f      	str	r7, [r1, #0]
 8002804:	bf18      	it	ne
 8002806:	2300      	movne	r3, #0
 8002808:	eba6 0807 	sub.w	r8, r6, r7
 800280c:	608b      	str	r3, [r1, #8]
 800280e:	f1b8 0f00 	cmp.w	r8, #0
 8002812:	dd9c      	ble.n	800274e <__sflush_r+0x1a>
 8002814:	6a21      	ldr	r1, [r4, #32]
 8002816:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002818:	4643      	mov	r3, r8
 800281a:	463a      	mov	r2, r7
 800281c:	4628      	mov	r0, r5
 800281e:	47b0      	blx	r6
 8002820:	2800      	cmp	r0, #0
 8002822:	dc06      	bgt.n	8002832 <__sflush_r+0xfe>
 8002824:	89a3      	ldrh	r3, [r4, #12]
 8002826:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800282a:	81a3      	strh	r3, [r4, #12]
 800282c:	f04f 30ff 	mov.w	r0, #4294967295
 8002830:	e78e      	b.n	8002750 <__sflush_r+0x1c>
 8002832:	4407      	add	r7, r0
 8002834:	eba8 0800 	sub.w	r8, r8, r0
 8002838:	e7e9      	b.n	800280e <__sflush_r+0xda>
 800283a:	bf00      	nop
 800283c:	20400001 	.word	0x20400001

08002840 <_fflush_r>:
 8002840:	b538      	push	{r3, r4, r5, lr}
 8002842:	690b      	ldr	r3, [r1, #16]
 8002844:	4605      	mov	r5, r0
 8002846:	460c      	mov	r4, r1
 8002848:	b913      	cbnz	r3, 8002850 <_fflush_r+0x10>
 800284a:	2500      	movs	r5, #0
 800284c:	4628      	mov	r0, r5
 800284e:	bd38      	pop	{r3, r4, r5, pc}
 8002850:	b118      	cbz	r0, 800285a <_fflush_r+0x1a>
 8002852:	6983      	ldr	r3, [r0, #24]
 8002854:	b90b      	cbnz	r3, 800285a <_fflush_r+0x1a>
 8002856:	f000 f887 	bl	8002968 <__sinit>
 800285a:	4b14      	ldr	r3, [pc, #80]	; (80028ac <_fflush_r+0x6c>)
 800285c:	429c      	cmp	r4, r3
 800285e:	d11b      	bne.n	8002898 <_fflush_r+0x58>
 8002860:	686c      	ldr	r4, [r5, #4]
 8002862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0ef      	beq.n	800284a <_fflush_r+0xa>
 800286a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800286c:	07d0      	lsls	r0, r2, #31
 800286e:	d404      	bmi.n	800287a <_fflush_r+0x3a>
 8002870:	0599      	lsls	r1, r3, #22
 8002872:	d402      	bmi.n	800287a <_fflush_r+0x3a>
 8002874:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002876:	f000 f915 	bl	8002aa4 <__retarget_lock_acquire_recursive>
 800287a:	4628      	mov	r0, r5
 800287c:	4621      	mov	r1, r4
 800287e:	f7ff ff59 	bl	8002734 <__sflush_r>
 8002882:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002884:	07da      	lsls	r2, r3, #31
 8002886:	4605      	mov	r5, r0
 8002888:	d4e0      	bmi.n	800284c <_fflush_r+0xc>
 800288a:	89a3      	ldrh	r3, [r4, #12]
 800288c:	059b      	lsls	r3, r3, #22
 800288e:	d4dd      	bmi.n	800284c <_fflush_r+0xc>
 8002890:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002892:	f000 f908 	bl	8002aa6 <__retarget_lock_release_recursive>
 8002896:	e7d9      	b.n	800284c <_fflush_r+0xc>
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <_fflush_r+0x70>)
 800289a:	429c      	cmp	r4, r3
 800289c:	d101      	bne.n	80028a2 <_fflush_r+0x62>
 800289e:	68ac      	ldr	r4, [r5, #8]
 80028a0:	e7df      	b.n	8002862 <_fflush_r+0x22>
 80028a2:	4b04      	ldr	r3, [pc, #16]	; (80028b4 <_fflush_r+0x74>)
 80028a4:	429c      	cmp	r4, r3
 80028a6:	bf08      	it	eq
 80028a8:	68ec      	ldreq	r4, [r5, #12]
 80028aa:	e7da      	b.n	8002862 <_fflush_r+0x22>
 80028ac:	08002eb8 	.word	0x08002eb8
 80028b0:	08002ed8 	.word	0x08002ed8
 80028b4:	08002e98 	.word	0x08002e98

080028b8 <std>:
 80028b8:	2300      	movs	r3, #0
 80028ba:	b510      	push	{r4, lr}
 80028bc:	4604      	mov	r4, r0
 80028be:	e9c0 3300 	strd	r3, r3, [r0]
 80028c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80028c6:	6083      	str	r3, [r0, #8]
 80028c8:	8181      	strh	r1, [r0, #12]
 80028ca:	6643      	str	r3, [r0, #100]	; 0x64
 80028cc:	81c2      	strh	r2, [r0, #14]
 80028ce:	6183      	str	r3, [r0, #24]
 80028d0:	4619      	mov	r1, r3
 80028d2:	2208      	movs	r2, #8
 80028d4:	305c      	adds	r0, #92	; 0x5c
 80028d6:	f7ff fdef 	bl	80024b8 <memset>
 80028da:	4b05      	ldr	r3, [pc, #20]	; (80028f0 <std+0x38>)
 80028dc:	6263      	str	r3, [r4, #36]	; 0x24
 80028de:	4b05      	ldr	r3, [pc, #20]	; (80028f4 <std+0x3c>)
 80028e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80028e2:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <std+0x40>)
 80028e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028e6:	4b05      	ldr	r3, [pc, #20]	; (80028fc <std+0x44>)
 80028e8:	6224      	str	r4, [r4, #32]
 80028ea:	6323      	str	r3, [r4, #48]	; 0x30
 80028ec:	bd10      	pop	{r4, pc}
 80028ee:	bf00      	nop
 80028f0:	08002ce5 	.word	0x08002ce5
 80028f4:	08002d07 	.word	0x08002d07
 80028f8:	08002d3f 	.word	0x08002d3f
 80028fc:	08002d63 	.word	0x08002d63

08002900 <_cleanup_r>:
 8002900:	4901      	ldr	r1, [pc, #4]	; (8002908 <_cleanup_r+0x8>)
 8002902:	f000 b8af 	b.w	8002a64 <_fwalk_reent>
 8002906:	bf00      	nop
 8002908:	08002841 	.word	0x08002841

0800290c <__sfmoreglue>:
 800290c:	b570      	push	{r4, r5, r6, lr}
 800290e:	1e4a      	subs	r2, r1, #1
 8002910:	2568      	movs	r5, #104	; 0x68
 8002912:	4355      	muls	r5, r2
 8002914:	460e      	mov	r6, r1
 8002916:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800291a:	f000 f979 	bl	8002c10 <_malloc_r>
 800291e:	4604      	mov	r4, r0
 8002920:	b140      	cbz	r0, 8002934 <__sfmoreglue+0x28>
 8002922:	2100      	movs	r1, #0
 8002924:	e9c0 1600 	strd	r1, r6, [r0]
 8002928:	300c      	adds	r0, #12
 800292a:	60a0      	str	r0, [r4, #8]
 800292c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002930:	f7ff fdc2 	bl	80024b8 <memset>
 8002934:	4620      	mov	r0, r4
 8002936:	bd70      	pop	{r4, r5, r6, pc}

08002938 <__sfp_lock_acquire>:
 8002938:	4801      	ldr	r0, [pc, #4]	; (8002940 <__sfp_lock_acquire+0x8>)
 800293a:	f000 b8b3 	b.w	8002aa4 <__retarget_lock_acquire_recursive>
 800293e:	bf00      	nop
 8002940:	20000144 	.word	0x20000144

08002944 <__sfp_lock_release>:
 8002944:	4801      	ldr	r0, [pc, #4]	; (800294c <__sfp_lock_release+0x8>)
 8002946:	f000 b8ae 	b.w	8002aa6 <__retarget_lock_release_recursive>
 800294a:	bf00      	nop
 800294c:	20000144 	.word	0x20000144

08002950 <__sinit_lock_acquire>:
 8002950:	4801      	ldr	r0, [pc, #4]	; (8002958 <__sinit_lock_acquire+0x8>)
 8002952:	f000 b8a7 	b.w	8002aa4 <__retarget_lock_acquire_recursive>
 8002956:	bf00      	nop
 8002958:	2000013f 	.word	0x2000013f

0800295c <__sinit_lock_release>:
 800295c:	4801      	ldr	r0, [pc, #4]	; (8002964 <__sinit_lock_release+0x8>)
 800295e:	f000 b8a2 	b.w	8002aa6 <__retarget_lock_release_recursive>
 8002962:	bf00      	nop
 8002964:	2000013f 	.word	0x2000013f

08002968 <__sinit>:
 8002968:	b510      	push	{r4, lr}
 800296a:	4604      	mov	r4, r0
 800296c:	f7ff fff0 	bl	8002950 <__sinit_lock_acquire>
 8002970:	69a3      	ldr	r3, [r4, #24]
 8002972:	b11b      	cbz	r3, 800297c <__sinit+0x14>
 8002974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002978:	f7ff bff0 	b.w	800295c <__sinit_lock_release>
 800297c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002980:	6523      	str	r3, [r4, #80]	; 0x50
 8002982:	4b13      	ldr	r3, [pc, #76]	; (80029d0 <__sinit+0x68>)
 8002984:	4a13      	ldr	r2, [pc, #76]	; (80029d4 <__sinit+0x6c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	62a2      	str	r2, [r4, #40]	; 0x28
 800298a:	42a3      	cmp	r3, r4
 800298c:	bf04      	itt	eq
 800298e:	2301      	moveq	r3, #1
 8002990:	61a3      	streq	r3, [r4, #24]
 8002992:	4620      	mov	r0, r4
 8002994:	f000 f820 	bl	80029d8 <__sfp>
 8002998:	6060      	str	r0, [r4, #4]
 800299a:	4620      	mov	r0, r4
 800299c:	f000 f81c 	bl	80029d8 <__sfp>
 80029a0:	60a0      	str	r0, [r4, #8]
 80029a2:	4620      	mov	r0, r4
 80029a4:	f000 f818 	bl	80029d8 <__sfp>
 80029a8:	2200      	movs	r2, #0
 80029aa:	60e0      	str	r0, [r4, #12]
 80029ac:	2104      	movs	r1, #4
 80029ae:	6860      	ldr	r0, [r4, #4]
 80029b0:	f7ff ff82 	bl	80028b8 <std>
 80029b4:	68a0      	ldr	r0, [r4, #8]
 80029b6:	2201      	movs	r2, #1
 80029b8:	2109      	movs	r1, #9
 80029ba:	f7ff ff7d 	bl	80028b8 <std>
 80029be:	68e0      	ldr	r0, [r4, #12]
 80029c0:	2202      	movs	r2, #2
 80029c2:	2112      	movs	r1, #18
 80029c4:	f7ff ff78 	bl	80028b8 <std>
 80029c8:	2301      	movs	r3, #1
 80029ca:	61a3      	str	r3, [r4, #24]
 80029cc:	e7d2      	b.n	8002974 <__sinit+0xc>
 80029ce:	bf00      	nop
 80029d0:	08002e94 	.word	0x08002e94
 80029d4:	08002901 	.word	0x08002901

080029d8 <__sfp>:
 80029d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029da:	4607      	mov	r7, r0
 80029dc:	f7ff ffac 	bl	8002938 <__sfp_lock_acquire>
 80029e0:	4b1e      	ldr	r3, [pc, #120]	; (8002a5c <__sfp+0x84>)
 80029e2:	681e      	ldr	r6, [r3, #0]
 80029e4:	69b3      	ldr	r3, [r6, #24]
 80029e6:	b913      	cbnz	r3, 80029ee <__sfp+0x16>
 80029e8:	4630      	mov	r0, r6
 80029ea:	f7ff ffbd 	bl	8002968 <__sinit>
 80029ee:	3648      	adds	r6, #72	; 0x48
 80029f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80029f4:	3b01      	subs	r3, #1
 80029f6:	d503      	bpl.n	8002a00 <__sfp+0x28>
 80029f8:	6833      	ldr	r3, [r6, #0]
 80029fa:	b30b      	cbz	r3, 8002a40 <__sfp+0x68>
 80029fc:	6836      	ldr	r6, [r6, #0]
 80029fe:	e7f7      	b.n	80029f0 <__sfp+0x18>
 8002a00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002a04:	b9d5      	cbnz	r5, 8002a3c <__sfp+0x64>
 8002a06:	4b16      	ldr	r3, [pc, #88]	; (8002a60 <__sfp+0x88>)
 8002a08:	60e3      	str	r3, [r4, #12]
 8002a0a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002a0e:	6665      	str	r5, [r4, #100]	; 0x64
 8002a10:	f000 f847 	bl	8002aa2 <__retarget_lock_init_recursive>
 8002a14:	f7ff ff96 	bl	8002944 <__sfp_lock_release>
 8002a18:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002a1c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002a20:	6025      	str	r5, [r4, #0]
 8002a22:	61a5      	str	r5, [r4, #24]
 8002a24:	2208      	movs	r2, #8
 8002a26:	4629      	mov	r1, r5
 8002a28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002a2c:	f7ff fd44 	bl	80024b8 <memset>
 8002a30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002a34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002a38:	4620      	mov	r0, r4
 8002a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a3c:	3468      	adds	r4, #104	; 0x68
 8002a3e:	e7d9      	b.n	80029f4 <__sfp+0x1c>
 8002a40:	2104      	movs	r1, #4
 8002a42:	4638      	mov	r0, r7
 8002a44:	f7ff ff62 	bl	800290c <__sfmoreglue>
 8002a48:	4604      	mov	r4, r0
 8002a4a:	6030      	str	r0, [r6, #0]
 8002a4c:	2800      	cmp	r0, #0
 8002a4e:	d1d5      	bne.n	80029fc <__sfp+0x24>
 8002a50:	f7ff ff78 	bl	8002944 <__sfp_lock_release>
 8002a54:	230c      	movs	r3, #12
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	e7ee      	b.n	8002a38 <__sfp+0x60>
 8002a5a:	bf00      	nop
 8002a5c:	08002e94 	.word	0x08002e94
 8002a60:	ffff0001 	.word	0xffff0001

08002a64 <_fwalk_reent>:
 8002a64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a68:	4606      	mov	r6, r0
 8002a6a:	4688      	mov	r8, r1
 8002a6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002a70:	2700      	movs	r7, #0
 8002a72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a76:	f1b9 0901 	subs.w	r9, r9, #1
 8002a7a:	d505      	bpl.n	8002a88 <_fwalk_reent+0x24>
 8002a7c:	6824      	ldr	r4, [r4, #0]
 8002a7e:	2c00      	cmp	r4, #0
 8002a80:	d1f7      	bne.n	8002a72 <_fwalk_reent+0xe>
 8002a82:	4638      	mov	r0, r7
 8002a84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a88:	89ab      	ldrh	r3, [r5, #12]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d907      	bls.n	8002a9e <_fwalk_reent+0x3a>
 8002a8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002a92:	3301      	adds	r3, #1
 8002a94:	d003      	beq.n	8002a9e <_fwalk_reent+0x3a>
 8002a96:	4629      	mov	r1, r5
 8002a98:	4630      	mov	r0, r6
 8002a9a:	47c0      	blx	r8
 8002a9c:	4307      	orrs	r7, r0
 8002a9e:	3568      	adds	r5, #104	; 0x68
 8002aa0:	e7e9      	b.n	8002a76 <_fwalk_reent+0x12>

08002aa2 <__retarget_lock_init_recursive>:
 8002aa2:	4770      	bx	lr

08002aa4 <__retarget_lock_acquire_recursive>:
 8002aa4:	4770      	bx	lr

08002aa6 <__retarget_lock_release_recursive>:
 8002aa6:	4770      	bx	lr

08002aa8 <__swhatbuf_r>:
 8002aa8:	b570      	push	{r4, r5, r6, lr}
 8002aaa:	460e      	mov	r6, r1
 8002aac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ab0:	2900      	cmp	r1, #0
 8002ab2:	b096      	sub	sp, #88	; 0x58
 8002ab4:	4614      	mov	r4, r2
 8002ab6:	461d      	mov	r5, r3
 8002ab8:	da07      	bge.n	8002aca <__swhatbuf_r+0x22>
 8002aba:	2300      	movs	r3, #0
 8002abc:	602b      	str	r3, [r5, #0]
 8002abe:	89b3      	ldrh	r3, [r6, #12]
 8002ac0:	061a      	lsls	r2, r3, #24
 8002ac2:	d410      	bmi.n	8002ae6 <__swhatbuf_r+0x3e>
 8002ac4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ac8:	e00e      	b.n	8002ae8 <__swhatbuf_r+0x40>
 8002aca:	466a      	mov	r2, sp
 8002acc:	f000 f970 	bl	8002db0 <_fstat_r>
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	dbf2      	blt.n	8002aba <__swhatbuf_r+0x12>
 8002ad4:	9a01      	ldr	r2, [sp, #4]
 8002ad6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002ada:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002ade:	425a      	negs	r2, r3
 8002ae0:	415a      	adcs	r2, r3
 8002ae2:	602a      	str	r2, [r5, #0]
 8002ae4:	e7ee      	b.n	8002ac4 <__swhatbuf_r+0x1c>
 8002ae6:	2340      	movs	r3, #64	; 0x40
 8002ae8:	2000      	movs	r0, #0
 8002aea:	6023      	str	r3, [r4, #0]
 8002aec:	b016      	add	sp, #88	; 0x58
 8002aee:	bd70      	pop	{r4, r5, r6, pc}

08002af0 <__smakebuf_r>:
 8002af0:	898b      	ldrh	r3, [r1, #12]
 8002af2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002af4:	079d      	lsls	r5, r3, #30
 8002af6:	4606      	mov	r6, r0
 8002af8:	460c      	mov	r4, r1
 8002afa:	d507      	bpl.n	8002b0c <__smakebuf_r+0x1c>
 8002afc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002b00:	6023      	str	r3, [r4, #0]
 8002b02:	6123      	str	r3, [r4, #16]
 8002b04:	2301      	movs	r3, #1
 8002b06:	6163      	str	r3, [r4, #20]
 8002b08:	b002      	add	sp, #8
 8002b0a:	bd70      	pop	{r4, r5, r6, pc}
 8002b0c:	ab01      	add	r3, sp, #4
 8002b0e:	466a      	mov	r2, sp
 8002b10:	f7ff ffca 	bl	8002aa8 <__swhatbuf_r>
 8002b14:	9900      	ldr	r1, [sp, #0]
 8002b16:	4605      	mov	r5, r0
 8002b18:	4630      	mov	r0, r6
 8002b1a:	f000 f879 	bl	8002c10 <_malloc_r>
 8002b1e:	b948      	cbnz	r0, 8002b34 <__smakebuf_r+0x44>
 8002b20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b24:	059a      	lsls	r2, r3, #22
 8002b26:	d4ef      	bmi.n	8002b08 <__smakebuf_r+0x18>
 8002b28:	f023 0303 	bic.w	r3, r3, #3
 8002b2c:	f043 0302 	orr.w	r3, r3, #2
 8002b30:	81a3      	strh	r3, [r4, #12]
 8002b32:	e7e3      	b.n	8002afc <__smakebuf_r+0xc>
 8002b34:	4b0d      	ldr	r3, [pc, #52]	; (8002b6c <__smakebuf_r+0x7c>)
 8002b36:	62b3      	str	r3, [r6, #40]	; 0x28
 8002b38:	89a3      	ldrh	r3, [r4, #12]
 8002b3a:	6020      	str	r0, [r4, #0]
 8002b3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b40:	81a3      	strh	r3, [r4, #12]
 8002b42:	9b00      	ldr	r3, [sp, #0]
 8002b44:	6163      	str	r3, [r4, #20]
 8002b46:	9b01      	ldr	r3, [sp, #4]
 8002b48:	6120      	str	r0, [r4, #16]
 8002b4a:	b15b      	cbz	r3, 8002b64 <__smakebuf_r+0x74>
 8002b4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b50:	4630      	mov	r0, r6
 8002b52:	f000 f93f 	bl	8002dd4 <_isatty_r>
 8002b56:	b128      	cbz	r0, 8002b64 <__smakebuf_r+0x74>
 8002b58:	89a3      	ldrh	r3, [r4, #12]
 8002b5a:	f023 0303 	bic.w	r3, r3, #3
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	81a3      	strh	r3, [r4, #12]
 8002b64:	89a0      	ldrh	r0, [r4, #12]
 8002b66:	4305      	orrs	r5, r0
 8002b68:	81a5      	strh	r5, [r4, #12]
 8002b6a:	e7cd      	b.n	8002b08 <__smakebuf_r+0x18>
 8002b6c:	08002901 	.word	0x08002901

08002b70 <_free_r>:
 8002b70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b72:	2900      	cmp	r1, #0
 8002b74:	d048      	beq.n	8002c08 <_free_r+0x98>
 8002b76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b7a:	9001      	str	r0, [sp, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f1a1 0404 	sub.w	r4, r1, #4
 8002b82:	bfb8      	it	lt
 8002b84:	18e4      	addlt	r4, r4, r3
 8002b86:	f000 f947 	bl	8002e18 <__malloc_lock>
 8002b8a:	4a20      	ldr	r2, [pc, #128]	; (8002c0c <_free_r+0x9c>)
 8002b8c:	9801      	ldr	r0, [sp, #4]
 8002b8e:	6813      	ldr	r3, [r2, #0]
 8002b90:	4615      	mov	r5, r2
 8002b92:	b933      	cbnz	r3, 8002ba2 <_free_r+0x32>
 8002b94:	6063      	str	r3, [r4, #4]
 8002b96:	6014      	str	r4, [r2, #0]
 8002b98:	b003      	add	sp, #12
 8002b9a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b9e:	f000 b941 	b.w	8002e24 <__malloc_unlock>
 8002ba2:	42a3      	cmp	r3, r4
 8002ba4:	d90b      	bls.n	8002bbe <_free_r+0x4e>
 8002ba6:	6821      	ldr	r1, [r4, #0]
 8002ba8:	1862      	adds	r2, r4, r1
 8002baa:	4293      	cmp	r3, r2
 8002bac:	bf04      	itt	eq
 8002bae:	681a      	ldreq	r2, [r3, #0]
 8002bb0:	685b      	ldreq	r3, [r3, #4]
 8002bb2:	6063      	str	r3, [r4, #4]
 8002bb4:	bf04      	itt	eq
 8002bb6:	1852      	addeq	r2, r2, r1
 8002bb8:	6022      	streq	r2, [r4, #0]
 8002bba:	602c      	str	r4, [r5, #0]
 8002bbc:	e7ec      	b.n	8002b98 <_free_r+0x28>
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	b10b      	cbz	r3, 8002bc8 <_free_r+0x58>
 8002bc4:	42a3      	cmp	r3, r4
 8002bc6:	d9fa      	bls.n	8002bbe <_free_r+0x4e>
 8002bc8:	6811      	ldr	r1, [r2, #0]
 8002bca:	1855      	adds	r5, r2, r1
 8002bcc:	42a5      	cmp	r5, r4
 8002bce:	d10b      	bne.n	8002be8 <_free_r+0x78>
 8002bd0:	6824      	ldr	r4, [r4, #0]
 8002bd2:	4421      	add	r1, r4
 8002bd4:	1854      	adds	r4, r2, r1
 8002bd6:	42a3      	cmp	r3, r4
 8002bd8:	6011      	str	r1, [r2, #0]
 8002bda:	d1dd      	bne.n	8002b98 <_free_r+0x28>
 8002bdc:	681c      	ldr	r4, [r3, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	6053      	str	r3, [r2, #4]
 8002be2:	4421      	add	r1, r4
 8002be4:	6011      	str	r1, [r2, #0]
 8002be6:	e7d7      	b.n	8002b98 <_free_r+0x28>
 8002be8:	d902      	bls.n	8002bf0 <_free_r+0x80>
 8002bea:	230c      	movs	r3, #12
 8002bec:	6003      	str	r3, [r0, #0]
 8002bee:	e7d3      	b.n	8002b98 <_free_r+0x28>
 8002bf0:	6825      	ldr	r5, [r4, #0]
 8002bf2:	1961      	adds	r1, r4, r5
 8002bf4:	428b      	cmp	r3, r1
 8002bf6:	bf04      	itt	eq
 8002bf8:	6819      	ldreq	r1, [r3, #0]
 8002bfa:	685b      	ldreq	r3, [r3, #4]
 8002bfc:	6063      	str	r3, [r4, #4]
 8002bfe:	bf04      	itt	eq
 8002c00:	1949      	addeq	r1, r1, r5
 8002c02:	6021      	streq	r1, [r4, #0]
 8002c04:	6054      	str	r4, [r2, #4]
 8002c06:	e7c7      	b.n	8002b98 <_free_r+0x28>
 8002c08:	b003      	add	sp, #12
 8002c0a:	bd30      	pop	{r4, r5, pc}
 8002c0c:	20000098 	.word	0x20000098

08002c10 <_malloc_r>:
 8002c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c12:	1ccd      	adds	r5, r1, #3
 8002c14:	f025 0503 	bic.w	r5, r5, #3
 8002c18:	3508      	adds	r5, #8
 8002c1a:	2d0c      	cmp	r5, #12
 8002c1c:	bf38      	it	cc
 8002c1e:	250c      	movcc	r5, #12
 8002c20:	2d00      	cmp	r5, #0
 8002c22:	4606      	mov	r6, r0
 8002c24:	db01      	blt.n	8002c2a <_malloc_r+0x1a>
 8002c26:	42a9      	cmp	r1, r5
 8002c28:	d903      	bls.n	8002c32 <_malloc_r+0x22>
 8002c2a:	230c      	movs	r3, #12
 8002c2c:	6033      	str	r3, [r6, #0]
 8002c2e:	2000      	movs	r0, #0
 8002c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c32:	f000 f8f1 	bl	8002e18 <__malloc_lock>
 8002c36:	4921      	ldr	r1, [pc, #132]	; (8002cbc <_malloc_r+0xac>)
 8002c38:	680a      	ldr	r2, [r1, #0]
 8002c3a:	4614      	mov	r4, r2
 8002c3c:	b99c      	cbnz	r4, 8002c66 <_malloc_r+0x56>
 8002c3e:	4f20      	ldr	r7, [pc, #128]	; (8002cc0 <_malloc_r+0xb0>)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	b923      	cbnz	r3, 8002c4e <_malloc_r+0x3e>
 8002c44:	4621      	mov	r1, r4
 8002c46:	4630      	mov	r0, r6
 8002c48:	f000 f83c 	bl	8002cc4 <_sbrk_r>
 8002c4c:	6038      	str	r0, [r7, #0]
 8002c4e:	4629      	mov	r1, r5
 8002c50:	4630      	mov	r0, r6
 8002c52:	f000 f837 	bl	8002cc4 <_sbrk_r>
 8002c56:	1c43      	adds	r3, r0, #1
 8002c58:	d123      	bne.n	8002ca2 <_malloc_r+0x92>
 8002c5a:	230c      	movs	r3, #12
 8002c5c:	6033      	str	r3, [r6, #0]
 8002c5e:	4630      	mov	r0, r6
 8002c60:	f000 f8e0 	bl	8002e24 <__malloc_unlock>
 8002c64:	e7e3      	b.n	8002c2e <_malloc_r+0x1e>
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	1b5b      	subs	r3, r3, r5
 8002c6a:	d417      	bmi.n	8002c9c <_malloc_r+0x8c>
 8002c6c:	2b0b      	cmp	r3, #11
 8002c6e:	d903      	bls.n	8002c78 <_malloc_r+0x68>
 8002c70:	6023      	str	r3, [r4, #0]
 8002c72:	441c      	add	r4, r3
 8002c74:	6025      	str	r5, [r4, #0]
 8002c76:	e004      	b.n	8002c82 <_malloc_r+0x72>
 8002c78:	6863      	ldr	r3, [r4, #4]
 8002c7a:	42a2      	cmp	r2, r4
 8002c7c:	bf0c      	ite	eq
 8002c7e:	600b      	streq	r3, [r1, #0]
 8002c80:	6053      	strne	r3, [r2, #4]
 8002c82:	4630      	mov	r0, r6
 8002c84:	f000 f8ce 	bl	8002e24 <__malloc_unlock>
 8002c88:	f104 000b 	add.w	r0, r4, #11
 8002c8c:	1d23      	adds	r3, r4, #4
 8002c8e:	f020 0007 	bic.w	r0, r0, #7
 8002c92:	1ac2      	subs	r2, r0, r3
 8002c94:	d0cc      	beq.n	8002c30 <_malloc_r+0x20>
 8002c96:	1a1b      	subs	r3, r3, r0
 8002c98:	50a3      	str	r3, [r4, r2]
 8002c9a:	e7c9      	b.n	8002c30 <_malloc_r+0x20>
 8002c9c:	4622      	mov	r2, r4
 8002c9e:	6864      	ldr	r4, [r4, #4]
 8002ca0:	e7cc      	b.n	8002c3c <_malloc_r+0x2c>
 8002ca2:	1cc4      	adds	r4, r0, #3
 8002ca4:	f024 0403 	bic.w	r4, r4, #3
 8002ca8:	42a0      	cmp	r0, r4
 8002caa:	d0e3      	beq.n	8002c74 <_malloc_r+0x64>
 8002cac:	1a21      	subs	r1, r4, r0
 8002cae:	4630      	mov	r0, r6
 8002cb0:	f000 f808 	bl	8002cc4 <_sbrk_r>
 8002cb4:	3001      	adds	r0, #1
 8002cb6:	d1dd      	bne.n	8002c74 <_malloc_r+0x64>
 8002cb8:	e7cf      	b.n	8002c5a <_malloc_r+0x4a>
 8002cba:	bf00      	nop
 8002cbc:	20000098 	.word	0x20000098
 8002cc0:	2000009c 	.word	0x2000009c

08002cc4 <_sbrk_r>:
 8002cc4:	b538      	push	{r3, r4, r5, lr}
 8002cc6:	4d06      	ldr	r5, [pc, #24]	; (8002ce0 <_sbrk_r+0x1c>)
 8002cc8:	2300      	movs	r3, #0
 8002cca:	4604      	mov	r4, r0
 8002ccc:	4608      	mov	r0, r1
 8002cce:	602b      	str	r3, [r5, #0]
 8002cd0:	f7fd ff36 	bl	8000b40 <_sbrk>
 8002cd4:	1c43      	adds	r3, r0, #1
 8002cd6:	d102      	bne.n	8002cde <_sbrk_r+0x1a>
 8002cd8:	682b      	ldr	r3, [r5, #0]
 8002cda:	b103      	cbz	r3, 8002cde <_sbrk_r+0x1a>
 8002cdc:	6023      	str	r3, [r4, #0]
 8002cde:	bd38      	pop	{r3, r4, r5, pc}
 8002ce0:	20000148 	.word	0x20000148

08002ce4 <__sread>:
 8002ce4:	b510      	push	{r4, lr}
 8002ce6:	460c      	mov	r4, r1
 8002ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cec:	f000 f8a0 	bl	8002e30 <_read_r>
 8002cf0:	2800      	cmp	r0, #0
 8002cf2:	bfab      	itete	ge
 8002cf4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002cf6:	89a3      	ldrhlt	r3, [r4, #12]
 8002cf8:	181b      	addge	r3, r3, r0
 8002cfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002cfe:	bfac      	ite	ge
 8002d00:	6563      	strge	r3, [r4, #84]	; 0x54
 8002d02:	81a3      	strhlt	r3, [r4, #12]
 8002d04:	bd10      	pop	{r4, pc}

08002d06 <__swrite>:
 8002d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d0a:	461f      	mov	r7, r3
 8002d0c:	898b      	ldrh	r3, [r1, #12]
 8002d0e:	05db      	lsls	r3, r3, #23
 8002d10:	4605      	mov	r5, r0
 8002d12:	460c      	mov	r4, r1
 8002d14:	4616      	mov	r6, r2
 8002d16:	d505      	bpl.n	8002d24 <__swrite+0x1e>
 8002d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f000 f868 	bl	8002df4 <_lseek_r>
 8002d24:	89a3      	ldrh	r3, [r4, #12]
 8002d26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d2e:	81a3      	strh	r3, [r4, #12]
 8002d30:	4632      	mov	r2, r6
 8002d32:	463b      	mov	r3, r7
 8002d34:	4628      	mov	r0, r5
 8002d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d3a:	f000 b817 	b.w	8002d6c <_write_r>

08002d3e <__sseek>:
 8002d3e:	b510      	push	{r4, lr}
 8002d40:	460c      	mov	r4, r1
 8002d42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d46:	f000 f855 	bl	8002df4 <_lseek_r>
 8002d4a:	1c43      	adds	r3, r0, #1
 8002d4c:	89a3      	ldrh	r3, [r4, #12]
 8002d4e:	bf15      	itete	ne
 8002d50:	6560      	strne	r0, [r4, #84]	; 0x54
 8002d52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002d56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002d5a:	81a3      	strheq	r3, [r4, #12]
 8002d5c:	bf18      	it	ne
 8002d5e:	81a3      	strhne	r3, [r4, #12]
 8002d60:	bd10      	pop	{r4, pc}

08002d62 <__sclose>:
 8002d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d66:	f000 b813 	b.w	8002d90 <_close_r>
	...

08002d6c <_write_r>:
 8002d6c:	b538      	push	{r3, r4, r5, lr}
 8002d6e:	4d07      	ldr	r5, [pc, #28]	; (8002d8c <_write_r+0x20>)
 8002d70:	4604      	mov	r4, r0
 8002d72:	4608      	mov	r0, r1
 8002d74:	4611      	mov	r1, r2
 8002d76:	2200      	movs	r2, #0
 8002d78:	602a      	str	r2, [r5, #0]
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	f7fd fe8f 	bl	8000a9e <_write>
 8002d80:	1c43      	adds	r3, r0, #1
 8002d82:	d102      	bne.n	8002d8a <_write_r+0x1e>
 8002d84:	682b      	ldr	r3, [r5, #0]
 8002d86:	b103      	cbz	r3, 8002d8a <_write_r+0x1e>
 8002d88:	6023      	str	r3, [r4, #0]
 8002d8a:	bd38      	pop	{r3, r4, r5, pc}
 8002d8c:	20000148 	.word	0x20000148

08002d90 <_close_r>:
 8002d90:	b538      	push	{r3, r4, r5, lr}
 8002d92:	4d06      	ldr	r5, [pc, #24]	; (8002dac <_close_r+0x1c>)
 8002d94:	2300      	movs	r3, #0
 8002d96:	4604      	mov	r4, r0
 8002d98:	4608      	mov	r0, r1
 8002d9a:	602b      	str	r3, [r5, #0]
 8002d9c:	f7fd fe9b 	bl	8000ad6 <_close>
 8002da0:	1c43      	adds	r3, r0, #1
 8002da2:	d102      	bne.n	8002daa <_close_r+0x1a>
 8002da4:	682b      	ldr	r3, [r5, #0]
 8002da6:	b103      	cbz	r3, 8002daa <_close_r+0x1a>
 8002da8:	6023      	str	r3, [r4, #0]
 8002daa:	bd38      	pop	{r3, r4, r5, pc}
 8002dac:	20000148 	.word	0x20000148

08002db0 <_fstat_r>:
 8002db0:	b538      	push	{r3, r4, r5, lr}
 8002db2:	4d07      	ldr	r5, [pc, #28]	; (8002dd0 <_fstat_r+0x20>)
 8002db4:	2300      	movs	r3, #0
 8002db6:	4604      	mov	r4, r0
 8002db8:	4608      	mov	r0, r1
 8002dba:	4611      	mov	r1, r2
 8002dbc:	602b      	str	r3, [r5, #0]
 8002dbe:	f7fd fe96 	bl	8000aee <_fstat>
 8002dc2:	1c43      	adds	r3, r0, #1
 8002dc4:	d102      	bne.n	8002dcc <_fstat_r+0x1c>
 8002dc6:	682b      	ldr	r3, [r5, #0]
 8002dc8:	b103      	cbz	r3, 8002dcc <_fstat_r+0x1c>
 8002dca:	6023      	str	r3, [r4, #0]
 8002dcc:	bd38      	pop	{r3, r4, r5, pc}
 8002dce:	bf00      	nop
 8002dd0:	20000148 	.word	0x20000148

08002dd4 <_isatty_r>:
 8002dd4:	b538      	push	{r3, r4, r5, lr}
 8002dd6:	4d06      	ldr	r5, [pc, #24]	; (8002df0 <_isatty_r+0x1c>)
 8002dd8:	2300      	movs	r3, #0
 8002dda:	4604      	mov	r4, r0
 8002ddc:	4608      	mov	r0, r1
 8002dde:	602b      	str	r3, [r5, #0]
 8002de0:	f7fd fe95 	bl	8000b0e <_isatty>
 8002de4:	1c43      	adds	r3, r0, #1
 8002de6:	d102      	bne.n	8002dee <_isatty_r+0x1a>
 8002de8:	682b      	ldr	r3, [r5, #0]
 8002dea:	b103      	cbz	r3, 8002dee <_isatty_r+0x1a>
 8002dec:	6023      	str	r3, [r4, #0]
 8002dee:	bd38      	pop	{r3, r4, r5, pc}
 8002df0:	20000148 	.word	0x20000148

08002df4 <_lseek_r>:
 8002df4:	b538      	push	{r3, r4, r5, lr}
 8002df6:	4d07      	ldr	r5, [pc, #28]	; (8002e14 <_lseek_r+0x20>)
 8002df8:	4604      	mov	r4, r0
 8002dfa:	4608      	mov	r0, r1
 8002dfc:	4611      	mov	r1, r2
 8002dfe:	2200      	movs	r2, #0
 8002e00:	602a      	str	r2, [r5, #0]
 8002e02:	461a      	mov	r2, r3
 8002e04:	f7fd fe8e 	bl	8000b24 <_lseek>
 8002e08:	1c43      	adds	r3, r0, #1
 8002e0a:	d102      	bne.n	8002e12 <_lseek_r+0x1e>
 8002e0c:	682b      	ldr	r3, [r5, #0]
 8002e0e:	b103      	cbz	r3, 8002e12 <_lseek_r+0x1e>
 8002e10:	6023      	str	r3, [r4, #0]
 8002e12:	bd38      	pop	{r3, r4, r5, pc}
 8002e14:	20000148 	.word	0x20000148

08002e18 <__malloc_lock>:
 8002e18:	4801      	ldr	r0, [pc, #4]	; (8002e20 <__malloc_lock+0x8>)
 8002e1a:	f7ff be43 	b.w	8002aa4 <__retarget_lock_acquire_recursive>
 8002e1e:	bf00      	nop
 8002e20:	20000140 	.word	0x20000140

08002e24 <__malloc_unlock>:
 8002e24:	4801      	ldr	r0, [pc, #4]	; (8002e2c <__malloc_unlock+0x8>)
 8002e26:	f7ff be3e 	b.w	8002aa6 <__retarget_lock_release_recursive>
 8002e2a:	bf00      	nop
 8002e2c:	20000140 	.word	0x20000140

08002e30 <_read_r>:
 8002e30:	b538      	push	{r3, r4, r5, lr}
 8002e32:	4d07      	ldr	r5, [pc, #28]	; (8002e50 <_read_r+0x20>)
 8002e34:	4604      	mov	r4, r0
 8002e36:	4608      	mov	r0, r1
 8002e38:	4611      	mov	r1, r2
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	602a      	str	r2, [r5, #0]
 8002e3e:	461a      	mov	r2, r3
 8002e40:	f7fd fe10 	bl	8000a64 <_read>
 8002e44:	1c43      	adds	r3, r0, #1
 8002e46:	d102      	bne.n	8002e4e <_read_r+0x1e>
 8002e48:	682b      	ldr	r3, [r5, #0]
 8002e4a:	b103      	cbz	r3, 8002e4e <_read_r+0x1e>
 8002e4c:	6023      	str	r3, [r4, #0]
 8002e4e:	bd38      	pop	{r3, r4, r5, pc}
 8002e50:	20000148 	.word	0x20000148

08002e54 <_init>:
 8002e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e56:	bf00      	nop
 8002e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e5a:	bc08      	pop	{r3}
 8002e5c:	469e      	mov	lr, r3
 8002e5e:	4770      	bx	lr

08002e60 <_fini>:
 8002e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e62:	bf00      	nop
 8002e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e66:	bc08      	pop	{r3}
 8002e68:	469e      	mov	lr, r3
 8002e6a:	4770      	bx	lr
