

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_max'
================================================================
* Date:           Wed Oct  8 19:21:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_max  |     1024|     1024|         3|          1|          1|  1023|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val_3 = alloca i32 1"   --->   Operation 6 'alloca' 'max_val_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1"   --->   Operation 7 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val"   --->   Operation 8 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 1, i11 %i_14"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %max_val_read, i32 %max_val_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i11 %i_14" [activation_accelerator.cpp:364]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%icmp_ln362 = icmp_eq  i11 %i, i11 1024" [activation_accelerator.cpp:362]   --->   Operation 13 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1023, i64 1023, i64 1023"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %for.body.i.split, void %for.inc16.i.preheader.exitStub" [activation_accelerator.cpp:362]   --->   Operation 15 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i, i32 2, i32 9" [activation_accelerator.cpp:364]   --->   Operation 16 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i8 %lshr_ln5" [activation_accelerator.cpp:364]   --->   Operation 17 'zext' 'zext_ln364' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln364" [activation_accelerator.cpp:364]   --->   Operation 18 'getelementptr' 'x_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln364" [activation_accelerator.cpp:364]   --->   Operation 19 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln364" [activation_accelerator.cpp:364]   --->   Operation 20 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln364" [activation_accelerator.cpp:364]   --->   Operation 21 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i11 %i" [activation_accelerator.cpp:364]   --->   Operation 22 'trunc' 'trunc_ln364' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:364]   --->   Operation 23 'load' 'x_load' <Predicate = (!icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:364]   --->   Operation 24 'load' 'x_2_load' <Predicate = (!icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:364]   --->   Operation 25 'load' 'x_4_load' <Predicate = (!icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:364]   --->   Operation 26 'load' 'x_6_load' <Predicate = (!icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln362 = add i11 %i, i11 1" [activation_accelerator.cpp:362]   --->   Operation 27 'add' 'add_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln362 = store i11 %add_ln362, i11 %i_14" [activation_accelerator.cpp:362]   --->   Operation 28 'store' 'store_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.54>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%max_val_3_load_1 = load i32 %max_val_3" [activation_accelerator.cpp:364]   --->   Operation 29 'load' 'max_val_3_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:364]   --->   Operation 30 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:364]   --->   Operation 31 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:364]   --->   Operation 32 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:364]   --->   Operation 33 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (0.52ns)   --->   "%max_val_4 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln364" [activation_accelerator.cpp:364]   --->   Operation 34 'mux' 'max_val_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %max_val_4, i32 %max_val_3_load_1" [activation_accelerator.cpp:364]   --->   Operation 35 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%max_val_3_load = load i32 %max_val_3"   --->   Operation 56 'load' 'max_val_3_load' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_3_out, i32 %max_val_3_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln362)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln363 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:363]   --->   Operation 36 'specpipeline' 'specpipeline_ln363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [activation_accelerator.cpp:362]   --->   Operation 37 'specloopname' 'specloopname_ln362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln364 = bitcast i32 %max_val_4" [activation_accelerator.cpp:364]   --->   Operation 38 'bitcast' 'bitcast_ln364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln364, i32 23, i32 30" [activation_accelerator.cpp:364]   --->   Operation 39 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = trunc i32 %bitcast_ln364" [activation_accelerator.cpp:364]   --->   Operation 40 'trunc' 'trunc_ln364_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln364_1 = bitcast i32 %max_val_3_load_1" [activation_accelerator.cpp:364]   --->   Operation 41 'bitcast' 'bitcast_ln364_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln364_1, i32 23, i32 30" [activation_accelerator.cpp:364]   --->   Operation 42 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln364_2 = trunc i32 %bitcast_ln364_1" [activation_accelerator.cpp:364]   --->   Operation 43 'trunc' 'trunc_ln364_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.84ns)   --->   "%icmp_ln364 = icmp_ne  i8 %tmp_s, i8 255" [activation_accelerator.cpp:364]   --->   Operation 44 'icmp' 'icmp_ln364' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.05ns)   --->   "%icmp_ln364_1 = icmp_eq  i23 %trunc_ln364_1, i23 0" [activation_accelerator.cpp:364]   --->   Operation 45 'icmp' 'icmp_ln364_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln364_1)   --->   "%or_ln364 = or i1 %icmp_ln364_1, i1 %icmp_ln364" [activation_accelerator.cpp:364]   --->   Operation 46 'or' 'or_ln364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.84ns)   --->   "%icmp_ln364_2 = icmp_ne  i8 %tmp_1, i8 255" [activation_accelerator.cpp:364]   --->   Operation 47 'icmp' 'icmp_ln364_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.05ns)   --->   "%icmp_ln364_3 = icmp_eq  i23 %trunc_ln364_2, i23 0" [activation_accelerator.cpp:364]   --->   Operation 48 'icmp' 'icmp_ln364_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln364_1)   --->   "%or_ln364_1 = or i1 %icmp_ln364_3, i1 %icmp_ln364_2" [activation_accelerator.cpp:364]   --->   Operation 49 'or' 'or_ln364_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %max_val_4, i32 %max_val_3_load_1" [activation_accelerator.cpp:364]   --->   Operation 50 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln364_1)   --->   "%and_ln364 = and i1 %or_ln364, i1 %or_ln364_1" [activation_accelerator.cpp:364]   --->   Operation 51 'and' 'and_ln364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln364_1 = and i1 %and_ln364, i1 %tmp_2" [activation_accelerator.cpp:364]   --->   Operation 52 'and' 'and_ln364_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_5 = select i1 %and_ln364_1, i32 %max_val_4, i32 %max_val_3_load_1" [activation_accelerator.cpp:364]   --->   Operation 53 'select' 'max_val_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln362 = store i32 %max_val_5, i32 %max_val_3" [activation_accelerator.cpp:362]   --->   Operation 54 'store' 'store_ln362' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln362 = br void %for.body.i" [activation_accelerator.cpp:362]   --->   Operation 55 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_val_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val_3          (alloca           ) [ 0111]
i_14               (alloca           ) [ 0100]
max_val_read       (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i                  (load             ) [ 0000]
icmp_ln362         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
br_ln362           (br               ) [ 0000]
lshr_ln5           (partselect       ) [ 0000]
zext_ln364         (zext             ) [ 0000]
x_addr             (getelementptr    ) [ 0110]
x_2_addr           (getelementptr    ) [ 0110]
x_4_addr           (getelementptr    ) [ 0110]
x_6_addr           (getelementptr    ) [ 0110]
trunc_ln364        (trunc            ) [ 0110]
add_ln362          (add              ) [ 0000]
store_ln362        (store            ) [ 0000]
max_val_3_load_1   (load             ) [ 0101]
x_load             (load             ) [ 0000]
x_2_load           (load             ) [ 0000]
x_4_load           (load             ) [ 0000]
x_6_load           (load             ) [ 0000]
max_val_4          (mux              ) [ 0101]
specpipeline_ln363 (specpipeline     ) [ 0000]
specloopname_ln362 (specloopname     ) [ 0000]
bitcast_ln364      (bitcast          ) [ 0000]
tmp_s              (partselect       ) [ 0000]
trunc_ln364_1      (trunc            ) [ 0000]
bitcast_ln364_1    (bitcast          ) [ 0000]
tmp_1              (partselect       ) [ 0000]
trunc_ln364_2      (trunc            ) [ 0000]
icmp_ln364         (icmp             ) [ 0000]
icmp_ln364_1       (icmp             ) [ 0000]
or_ln364           (or               ) [ 0000]
icmp_ln364_2       (icmp             ) [ 0000]
icmp_ln364_3       (icmp             ) [ 0000]
or_ln364_1         (or               ) [ 0000]
tmp_2              (fcmp             ) [ 0000]
and_ln364          (and              ) [ 0000]
and_ln364_1        (and              ) [ 0000]
max_val_5          (select           ) [ 0000]
store_ln362        (store            ) [ 0000]
br_ln362           (br               ) [ 0000]
max_val_3_load     (load             ) [ 0000]
write_ln0          (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_val_3_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_3_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="max_val_3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_14_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="max_val_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_val_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="x_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_2_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="x_4_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_6_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="11" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln362_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="11" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="lshr_ln5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="0" index="3" bw="5" slack="0"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln364_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln364_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln362_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln362_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln362/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="max_val_3_load_1_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_3_load_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="max_val_4_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="0" index="3" bw="32" slack="0"/>
<pin id="194" dir="0" index="4" bw="32" slack="0"/>
<pin id="195" dir="0" index="5" bw="2" slack="1"/>
<pin id="196" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="max_val_4/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="bitcast_ln364_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln364/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln364_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364_1/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bitcast_ln364_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln364_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln364_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln364_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln364/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln364_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="23" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln364_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln364_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln364/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln364_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln364_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln364_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="23" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln364_3/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="or_ln364_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln364_1/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="and_ln364_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln364/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="and_ln364_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln364_1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="max_val_5_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="1"/>
<pin id="288" dir="0" index="2" bw="32" slack="1"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_5/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln362_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln362/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="max_val_3_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_3_load/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="max_val_3_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_val_3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_14_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="315" class="1005" name="icmp_ln362_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln362 "/>
</bind>
</comp>

<comp id="319" class="1005" name="x_addr_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="x_2_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="x_4_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="x_6_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="trunc_ln364_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="1"/>
<pin id="341" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln364 "/>
</bind>
</comp>

<comp id="344" class="1005" name="max_val_3_load_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_3_load_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="max_val_4_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="77" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="84" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="91" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="98" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="64" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="143" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="152" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="173"><net_src comp="143" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="143" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="105" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="111" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="117" pin="3"/><net_sink comp="189" pin=3"/></net>

<net id="201"><net_src comp="123" pin="3"/><net_sink comp="189" pin=4"/></net>

<net id="202"><net_src comp="189" pin="6"/><net_sink comp="129" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="203" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="220" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="206" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="216" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="237" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="223" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="233" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="255" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="249" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="129" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="303"><net_src comp="56" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="60" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="318"><net_src comp="146" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="77" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="327"><net_src comp="84" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="332"><net_src comp="91" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="337"><net_src comp="98" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="342"><net_src comp="170" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="189" pin=5"/></net>

<net id="347"><net_src comp="185" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="354"><net_src comp="189" pin="6"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="285" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_val_3_out | {2 }
 - Input state : 
	Port: activation_accelerator_Pipeline_loop_max : max_val | {1 }
	Port: activation_accelerator_Pipeline_loop_max : x | {1 2 }
	Port: activation_accelerator_Pipeline_loop_max : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_max : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_max : x_6 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln362 : 2
		br_ln362 : 3
		lshr_ln5 : 2
		zext_ln364 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		trunc_ln364 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		add_ln362 : 2
		store_ln362 : 3
	State 2
		max_val_4 : 1
		tmp_2 : 2
		write_ln0 : 1
	State 3
		tmp_s : 1
		trunc_ln364_1 : 1
		tmp_1 : 1
		trunc_ln364_2 : 1
		icmp_ln364 : 2
		icmp_ln364_1 : 2
		or_ln364 : 3
		icmp_ln364_2 : 2
		icmp_ln364_3 : 2
		or_ln364_1 : 3
		and_ln364 : 3
		and_ln364_1 : 3
		max_val_5 : 3
		store_ln362 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln362_fu_146    |    0    |    11   |
|          |    icmp_ln364_fu_237    |    0    |    11   |
|   icmp   |   icmp_ln364_1_fu_243   |    0    |    16   |
|          |   icmp_ln364_2_fu_255   |    0    |    11   |
|          |   icmp_ln364_3_fu_261   |    0    |    16   |
|----------|-------------------------|---------|---------|
|  select  |     max_val_5_fu_285    |    0    |    32   |
|----------|-------------------------|---------|---------|
|    mux   |     max_val_4_fu_189    |    0    |    20   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln362_fu_174    |    0    |    18   |
|----------|-------------------------|---------|---------|
|    or    |     or_ln364_fu_249     |    0    |    2    |
|          |    or_ln364_1_fu_267    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln364_fu_273    |    0    |    2    |
|          |    and_ln364_1_fu_279   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   | max_val_read_read_fu_64 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln0_write_fu_70  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   fcmp   |        grp_fu_129       |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     lshr_ln5_fu_152     |    0    |    0    |
|partselect|       tmp_s_fu_206      |    0    |    0    |
|          |       tmp_1_fu_223      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln364_fu_162    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln364_fu_170   |    0    |    0    |
|   trunc  |   trunc_ln364_1_fu_216  |    0    |    0    |
|          |   trunc_ln364_2_fu_233  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   143   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      i_14_reg_308      |   11   |
|   icmp_ln362_reg_315   |    1   |
|max_val_3_load_1_reg_344|   32   |
|    max_val_3_reg_300   |   32   |
|    max_val_4_reg_351   |   32   |
|   trunc_ln364_reg_339  |    2   |
|    x_2_addr_reg_324    |    8   |
|    x_4_addr_reg_329    |    8   |
|    x_6_addr_reg_334    |    8   |
|     x_addr_reg_319     |    8   |
+------------------------+--------+
|          Total         |   142  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_117 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_129    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_129    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  2.562  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   143  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   142  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   142  |   197  |
+-----------+--------+--------+--------+
