INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab09/systemverilogcode/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab09/systemverilogcode/alu_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
