# 3bit-updown-ripple-counter-using-verilog-xillinx
A 3-bit up-down ripple counter implemented in Verilog HDL for simulation and synthesis using Xilinx ISE. Supports directional counting based on a control input and is suitable for FPGA implementation. Includes Verilog module and testbench.
