#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jul  9 03:33:36 2025
# Process ID: 169790
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 461.080 MHz, CPU Physical cores: 4, Host memory: 16492 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xcu50-fsvh2104-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 169896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3008.055 ; gain = 398.715 ; free physical = 5313 ; free virtual = 13045
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'backprop' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_activations1_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_activations1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'backprop_activations1_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_activations1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'backprop_delta_weights1_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_delta_weights1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'backprop_delta_weights1_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_delta_weights1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'backprop_delta_weights2_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_delta_weights2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'backprop_delta_weights2_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_delta_weights2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'backprop_delta_weights3_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_delta_weights3_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'backprop_delta_weights3_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_delta_weights3_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'backprop_matrix_vector_product_with_bias_input_layer_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_matrix_vector_product_with_bias_input_layer_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_add_bias_to_activations_clone_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_add_bias_to_activations_clone_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_dadd_64ns_64ns_64_4_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dadd_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'backprop_dadd_64ns_64ns_64_4_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dadd_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_add_bias_to_activations_clone_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_add_bias_to_activations_clone_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_matrix_vector_product_with_bias_input_layer_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_matrix_vector_product_with_bias_input_layer_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_RELU' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_dadddsub_64ns_64ns_64_4_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'backprop_dadddsub_64ns_64ns_64_4_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_dmul_64ns_64ns_64_4_max_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dmul_64ns_64ns_64_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'backprop_dmul_64ns_64ns_64_4_max_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dmul_64ns_64ns_64_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_ddiv_64ns_64ns_64_14_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_ddiv_64ns_64ns_64_14_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_dexp_64ns_64ns_64_10_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dexp_64ns_64ns_64_10_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'backprop_dexp_64ns_64ns_64_10_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dexp_64ns_64ns_64_10_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_RELU' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_matrix_vector_product_with_bias_second_layer_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_matrix_vector_product_with_bias_second_layer_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_matrix_vector_product_with_bias_second_layer_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_matrix_vector_product_with_bias_second_layer_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_matrix_vector_product_with_bias_output_layer_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_matrix_vector_product_with_bias_output_layer_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_add_bias_to_activations_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_add_bias_to_activations_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_mux_3_2_64_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_mux_3_2_64_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'backprop_mux_3_2_64_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_mux_3_2_64_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'backprop_add_bias_to_activations_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_add_bias_to_activations_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_matrix_vector_product_with_bias_output_layer_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_matrix_vector_product_with_bias_output_layer_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_RELU_clone' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_RELU_clone.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_RELU_clone' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_RELU_clone.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_soft_max' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_soft_max.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_soft_max' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_soft_max.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_take_difference_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_take_difference_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_take_difference_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_take_difference_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_get_delta_matrix_weights3' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_delta_matrix_weights3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_get_delta_matrix_weights3' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_delta_matrix_weights3.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_get_oracle_activations2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_oracle_activations2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_get_oracle_activations2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_oracle_activations2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_get_delta_matrix_weights2' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_delta_matrix_weights2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_get_delta_matrix_weights2' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_delta_matrix_weights2.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_get_oracle_activations1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_oracle_activations1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_get_oracle_activations1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_oracle_activations1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_get_delta_matrix_weights1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_delta_matrix_weights1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_get_delta_matrix_weights1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_delta_matrix_weights1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_update_weights_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_update_weights_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_dsqrt_64ns_64ns_64_12_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/ip/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'backprop_dsqrt_64ns_64ns_64_12_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop_update_weights_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_update_weights_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'backprop' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized173 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized173 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized173 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[15] in module carry_chain__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized55 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.680 ; gain = 696.340 ; free physical = 4930 ; free virtual = 12671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.680 ; gain = 696.340 ; free physical = 4922 ; free virtual = 12663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.680 ; gain = 696.340 ; free physical = 4922 ; free virtual = 12663
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.680 ; gain = 0.000 ; free physical = 4966 ; free virtual = 12708
INFO: [Netlist 29-17] Analyzing 17393 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/backprop_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/backprop_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3652.125 ; gain = 0.000 ; free physical = 4777 ; free virtual = 12519
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 37 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 51 instances
  FDE => FDRE: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3660.062 ; gain = 7.902 ; free physical = 4765 ; free virtual = 12507
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3660.062 ; gain = 1050.723 ; free physical = 4719 ; free virtual = 12463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3660.062 ; gain = 1050.723 ; free physical = 4719 ; free virtual = 12463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3660.062 ; gain = 1050.723 ; free physical = 4719 ; free virtual = 12463
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln36_reg_146_reg' and it is trimmed from '7' to '6' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_RELU.v:240]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln141_reg_276_reg' and it is trimmed from '7' to '6' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_oracle_activations2_1.v:213]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln174_reg_229_reg' and it is trimmed from '7' to '6' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_get_oracle_activations1_1.v:191]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "backprop_activations1_RAM_AUTO_1R1W:/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "backprop_delta_weights1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "backprop_delta_weights1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6794] RAM ("backprop_delta_weights2_RAM_AUTO_1R1W:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"backprop_delta_weights2_RAM_AUTO_1R1W:/ram_reg"'.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3660.062 ; gain = 1050.723 ; free physical = 4740 ; free virtual = 12500
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'backprop_add_bias_to_activations_clone_1:/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'backprop_add_bias_to_activations_clone_1:/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'backprop_add_bias_to_activations_clone_1:/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'backprop_add_bias_to_activations_clone_1:/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'backprop_dadddsub_64ns_64ns_64_4_full_dsp_1:/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'backprop_dadddsub_64ns_64ns_64_4_full_dsp_1:/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'backprop_dadddsub_64ns_64ns_64_4_full_dsp_1:/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'backprop_dadddsub_64ns_64ns_64_4_full_dsp_1:/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized46) to 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized46) to 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'backprop_dmul_64ns_64ns_64_4_max_dsp_1:/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1:/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1:/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1:/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1:/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1:/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized46) to 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1:/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1:/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized46) to 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1:/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1:/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'backprop_ddiv_64ns_64ns_64_14_no_dsp_1:/backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized1) to 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized1) to 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized1) to 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized1) to 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized34) to 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized34) to 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'backprop_dexp_64ns_64ns_64_10_full_dsp_1:/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized46) to 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized46) to 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM ("inst/delta_weights3_U/ram_reg") is too shallow (depth = 192) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3936] Found unconnected internal register 'RT[54].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '54' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '49' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[44].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '44' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '39' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[34].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '34' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '29' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '24' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '19' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '14' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '4' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_4_max_dsp_1_U13/ce_r_reg' into 'dadddsub_64ns_64ns_64_4_full_dsp_1_U12/ce_r_reg' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dmul_64ns_64ns_64_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'dexp_64ns_64ns_64_10_full_dsp_1_U15/ce_r_reg' into 'dadddsub_64ns_64ns_64_4_full_dsp_1_U12/ce_r_reg' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ce26/hdl/verilog/backprop_dexp_64ns_64ns_64_10_full_dsp_1.v:46]
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[0]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[51]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[50]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[49]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[48]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[47]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[46]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[45]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[44]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[43]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[42]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[42]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[41]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[41]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[40]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[39]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[38]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[38]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[37]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[36]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[36]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[35]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[34]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[33]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[32]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[31]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[30]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[29]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[28]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[27]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[26]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[25]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[24]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[23]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[22]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[21]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[20]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[19]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[18]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[17]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[16]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[15]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[14]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[13]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[12]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[11]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[10]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[9]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[8]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[7]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[6]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[5]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[4]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[3]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[2]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[1]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[62]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[53]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[52]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[52]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[55]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[54]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[57]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[56]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[59]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[58]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[61]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/din1_buf1_reg[60]' (FD) to 'dmul_64ns_64ns_64_4_max_dsp_1_U13/din0_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[58]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][58]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[63] )
INFO: [Synth 8-3886] merging instance 'zext_ln36_reg_146_reg[0]' (FDE) to 'activations_addr_reg_151_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln36_reg_146_reg[1]' (FDE) to 'activations_addr_reg_151_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln36_reg_146_reg[2]' (FDE) to 'activations_addr_reg_151_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln36_reg_146_reg[3]' (FDE) to 'activations_addr_reg_151_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln36_reg_146_reg[4]' (FDE) to 'activations_addr_reg_151_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln36_reg_146_reg[5]' (FDE) to 'activations_addr_reg_151_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dadddsub_64ns_64ns_64_4_full_dsp_1_U12/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[63]' (FDE) to 'dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_10_full_dsp_1_U15/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_10_full_dsp_1_U15/dout_r_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_reg_168_reg[63] )
INFO: [Synth 8-3886] merging instance 'dexp_64ns_64ns_64_10_full_dsp_1_U15/dout_r_reg[63]' (FD) to 'dadddsub_64ns_64ns_64_4_full_dsp_1_U12/din0_buf1_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dadddsub_64ns_64ns_64_4_full_dsp_1_U12/din0_buf1_reg[63] )
INFO: [Synth 8-3886] merging instance 'dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '21' to '20' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '33' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '45' to '44' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/\backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[36]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[35]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[42]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]'
INFO: [Synth 8-3886] merging instance 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]' (FDE) to 'grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'grp_matrix_vector_product_with_bias_output_layer_1_fu_351/j_6_reg_302_reg[0]' (FDE) to 'grp_matrix_vector_product_with_bias_output_layer_1_fu_351/tmp_reg_314_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_update_weights_1_fu_447/\tmp_1_reg_1370_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_matrix_vector_product_with_bias_output_layer_1_fu_351/tmp_reg_314_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/\backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/\backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/\backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/\backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/\backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/\backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/\backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-6904] The RAM "backprop__GCB2/oracle_activations2_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backprop__GCB2/oracle_activations1_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backprop__GCB2/dactivations2_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backprop__GCB2/dactivations1_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backprop__GCB2/activations1_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backprop__GCB2/activations2_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6794] RAM ("backprop__GCB2/delta_weights2_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"backprop__GCB2/delta_weights2_U/ram_reg"'.
RAM ("backprop__GCB2/delta_weights1_U/ram_reg") is too shallow (depth = 832) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "backprop__GCB2/delta_weights1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "backprop__GCB2/delta_weights1_U/ram_reg"
INFO: [Synth 8-6904] The RAM "backprop__GCB2/oracle_activations2_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backprop__GCB2/oracle_activations1_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backprop__GCB2/dactivations2_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backprop__GCB2/dactivations1_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backprop__GCB2/activations1_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backprop__GCB2/activations2_U/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("backprop__GCB2/delta_weights2_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"backprop__GCB2/delta_weights2_U/ram_reg"'.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_matrix_vector_product_with_bias_input_layer_1_fu_323/\grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_get_delta_matrix_weights1_1_fu_438/\tmp_reg_232_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_get_delta_matrix_weights2_fu_422/\tmp_s_reg_195_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_matrix_vector_product_with_bias_second_layer_1_fu_341/\grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln356_reg_858_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_get_oracle_activations1_1_fu_429/\tmp_s_reg_239_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_matrix_vector_product_with_bias_second_layer_1_fu_341/\tmp_9_reg_229_reg[5] )
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dexp_64ns_64ns_64_10_full_dsp_1_U132/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_10_full_dsp_1_U132/dout_r_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_RELU_clone_fu_366/tmp_reg_468_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_soft_max_fu_376/reg_142_reg[63] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:50 . Memory (MB): peak = 3660.062 ; gain = 1050.723 ; free physical = 353 ; free virtual = 4165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:58 . Memory (MB): peak = 3681.734 ; gain = 1072.395 ; free physical = 349 ; free virtual = 4080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/delta_weights1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("inst/delta_weights1_U/ram_reg") is too shallow (depth = 832) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/delta_weights1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/delta_weights1_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 3756.758 ; gain = 1147.418 ; free physical = 371 ; free virtual = 4018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_37_2/delta_weights3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_37_2/delta_weights3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3/\dmul_64ns_64ns_64_4_max_dsp_1_U130/ce_r_reg )
INFO: [Synth 8-7052] The timing for the instance inst/i_3/delta_weights1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/delta_weights1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/delta_weights2_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:21 . Memory (MB): peak = 3793.715 ; gain = 1184.375 ; free physical = 317 ; free virtual = 1912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/delta_weights3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delta_weights3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delta_weights1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/delta_weights1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:02:30 . Memory (MB): peak = 3793.715 ; gain = 1184.375 ; free physical = 331 ; free virtual = 1920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:30 . Memory (MB): peak = 3793.715 ; gain = 1184.375 ; free physical = 318 ; free virtual = 1908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:33 . Memory (MB): peak = 3793.715 ; gain = 1184.375 ; free physical = 327 ; free virtual = 1918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:34 . Memory (MB): peak = 3793.715 ; gain = 1184.375 ; free physical = 327 ; free virtual = 1917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:34 . Memory (MB): peak = 3793.715 ; gain = 1184.375 ; free physical = 321 ; free virtual = 1912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:34 . Memory (MB): peak = 3793.715 ; gain = 1184.375 ; free physical = 320 ; free virtual = 1912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized0_888 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_889                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_817 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp_610                             | (C+A*B)'           | 25     | 13     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp_610                             | PCIN>>17+(A*B)'    | 0      | 5      | -      | -      | 45     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized0_607             | C+A*B              | 17     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp__parameterized0_607             | PCIN>>17+A*B       | 0      | 12     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0_607             | (PCIN+A*B)'        | 27     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized0_607             | PCIN>>17+(A*B)'    | 0      | 12     | -      | -      | 45     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1_597             | (C+A*B)'           | 17     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp__parameterized1_597             | PCIN>>17+(A*B)'    | 0      | 17     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1_597             | PCIN+A'*B'         | 17     | 14     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1_597             | PCIN+A'*B'         | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1_597             | PCIN+(A*B)'        | 17     | 17     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1_597             | PCIN>>17+A'*B      | 17     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1_597             | PCIN>>17+A'*B      | 14     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1_597             | (PCIN+A'*B')'      | 14     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1_597             | PCIN>>17+(A*B')'   | 0      | 14     | -      | -      | 45     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_595 | C+A:B              | 29     | 18     | 38     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_589 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_590 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_587 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_588 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5_583 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_584 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_580 | C+A:B              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_579 | C+A:B              | 0      | 11     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_578 | (C+A:B)'           | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_568 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_498                 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_499 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_500 | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_501 | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_502 | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_503 | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_504 | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_492 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_477 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_478                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_410 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp                                 | (C+A*B)'           | 25     | 13     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp                                 | PCIN>>17+(A*B)'    | 0      | 5      | -      | -      | 45     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized0                 | C+A*B              | 17     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp__parameterized0                 | PCIN>>17+A*B       | 0      | 12     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                 | (PCIN+A*B)'        | 27     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized0                 | PCIN>>17+(A*B)'    | 0      | 12     | -      | -      | 45     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                 | (C+A*B)'           | 17     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp__parameterized1                 | PCIN>>17+(A*B)'    | 0      | 17     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                 | PCIN+A'*B'         | 17     | 14     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                 | PCIN+A'*B'         | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                 | PCIN+(A*B)'        | 17     | 17     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                 | PCIN>>17+A'*B      | 17     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                 | PCIN>>17+A'*B      | 14     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                 | (PCIN+A'*B')'      | 14     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                 | PCIN>>17+(A*B')'   | 0      | 14     | -      | -      | 45     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_228 | C+A:B              | 29     | 18     | 38     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_226 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_227 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_224 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_225 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5     | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4     | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_223 | C+A:B              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2     | C+A:B              | 0      | 11     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3     | (C+A:B)'           | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_218 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_179                 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0_180 | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2_181 | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3_182 | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_183 | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_184 | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1_185 | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_173 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper                     | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0     | Dynamic            | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized2     | PCIN>>17+C+A*B     | 0      | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized3     | (C+A*B)'           | 26     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4     | PCIN>>17+C'+(A*B)' | 0      | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5     | PCIN>>17+C'+A'*B'  | 0      | 17     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized1     | A:B+C              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_143 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_134 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_135                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_63  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0     | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                     | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    69|
|2     |DSP48E1         |    37|
|3     |DSP_ALU         |    51|
|8     |DSP_A_B_DATA    |    51|
|14    |DSP_C_DATA      |    51|
|16    |DSP_MULTIPLIER  |    51|
|18    |DSP_M_DATA      |    51|
|20    |DSP_OUTPUT      |    51|
|27    |DSP_PREADD      |    51|
|28    |DSP_PREADD_DATA |    51|
|31    |LUT1            |   279|
|32    |LUT2            |  1361|
|33    |LUT3            |  9489|
|34    |LUT4            |  1910|
|35    |LUT5            |  2347|
|36    |LUT6            |  6477|
|37    |MUXCY           |  8651|
|38    |MUXF7           |   856|
|39    |MUXF8           |    18|
|40    |RAM64X1S        |   384|
|41    |RAMB36E2        |     3|
|43    |SRL16E          |   194|
|44    |URAM288         |     1|
|45    |XORCY           |  8137|
|46    |FDE             |    24|
|47    |FDRE            | 15156|
|48    |FDSE            |    61|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:35 . Memory (MB): peak = 3793.715 ; gain = 1184.375 ; free physical = 319 ; free virtual = 1911
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 403 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:02:24 . Memory (MB): peak = 3793.715 ; gain = 829.992 ; free physical = 10351 ; free virtual = 13288
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:02:38 . Memory (MB): peak = 3793.715 ; gain = 1184.375 ; free physical = 10350 ; free virtual = 13279
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3826.645 ; gain = 0.000 ; free physical = 10339 ; free virtual = 13293
INFO: [Netlist 29-17] Analyzing 18227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/delta_weights3_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4055.293 ; gain = 0.000 ; free physical = 10143 ; free virtual = 13146
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1700 instances were transformed.
  (CARRY4) => CARRY8: 1204 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 37 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 51 instances
  FDE => FDRE: 24 instances
  RAM64X1S => RAM64X1S (RAMS64E): 384 instances

Synth Design complete | Checksum: c06b7c14
INFO: [Common 17-83] Releasing license: Synthesis
444 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:57 . Memory (MB): peak = 4055.328 ; gain = 2699.801 ; free physical = 10072 ; free virtual = 13147
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 11490.371; main = 2827.746; forked = 10412.404
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 19685.047; main = 4055.297; forked = 15895.250
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4079.305 ; gain = 0.000 ; free physical = 10068 ; free virtual = 13151
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 5522459a1d49c99f
INFO: [Coretcl 2-1174] Renamed 1283 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4095.312 ; gain = 0.000 ; free physical = 9914 ; free virtual = 13086
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 03:36:56 2025...
