SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily virtex7
SET_PREFERENCE device xc7v2000t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package flg1925
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/
SET_PREFERENCE subworkingdirectory e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name ddr3_ctrl_ip
SET_PARAMETER xml_input_file E:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/mig_a.prj
SET_PARAMETER data_dir_path d:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.2
SET_CORE_PATH d:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2
SET_CORE_DATASHEET d:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2/data/docs/ds176_7series_MIS.pdf
