always @(posedge clk or posedge reset) begin
  if (reset) begin
    q <= 5'b11111;
  end else begin
    q[4] <= q[4] ^ q[0];
    q[3] <= q[3] ^ q[0];
    q[2] <= q[2];
    q[1] <= q[1];
    q[0] <= q[1];
  end
endmodule