Flow report for D18_genop
Tue Feb 13 10:55:26 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+-------------------------+----------------------------------------------+
; Flow Status             ; Successful - Tue Feb 13 10:55:25 2018        ;
; Quartus II Version      ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name           ; D18_genop                                    ;
; Top-level Entity Name   ; D18_genop                                    ;
; Family                  ; FLEX10KE                                     ;
; Device                  ; EPF10K200SRC240-3                            ;
; Timing Models           ; Final                                        ;
; Met timing requirements ; Yes                                          ;
; Total logic elements    ; 1,949 / 9,984 ( 20 % )                       ;
; Total pins              ; 59 / 182 ( 32 % )                            ;
; Total memory bits       ; 16,384 / 98,304 ( 17 % )                     ;
; Total PLLs              ; 0                                            ;
+-------------------------+----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/13/2018 10:54:23 ;
; Main task         ; Compilation         ;
; Revision Name     ; D18_genop           ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                 ;
+------------------------------------+---------------------------------------------------------+---------------+-------------+---------------------+
; Assignment Name                    ; Value                                                   ; Default Value ; Entity Name ; Section Id          ;
+------------------------------------+---------------------------------------------------------+---------------+-------------+---------------------+
; COMPILER_SIGNATURE_ID              ; 163623075888.151849406303432                            ; --            ; --          ; --                  ;
; EDA_FLATTEN_BUSES                  ; On                                                      ; --            ; --          ; eda_timing_analysis ;
; EDA_MAP_ILLEGAL_CHARACTERS         ; On                                                      ; --            ; --          ; eda_timing_analysis ;
; EDA_OUTPUT_DATA_FORMAT             ; Vhdl                                                    ; --            ; --          ; eda_simulation      ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog Hdl                                             ; --            ; --          ; eda_timing_analysis ;
; EDA_SIMULATION_RUN_SCRIPT          ; simulation/modelsim/second_circuit_run_msim_rtl_vhdl.do ; --            ; --          ; eda_simulation      ;
; EDA_SIMULATION_TOOL                ; ModelSim (VHDL)                                         ; <None>        ; --          ; --                  ;
; EDA_TEST_BENCH_ENABLE_STATUS       ; COMMAND_MACRO_MODE                                      ; --            ; --          ; eda_simulation      ;
; EDA_TIME_SCALE                     ; 1 ps                                                    ; --            ; --          ; eda_simulation      ;
; EDA_TIME_SCALE                     ; 1 ps                                                    ; --            ; --          ; eda_timing_analysis ;
; EDA_TIMING_ANALYSIS_TOOL           ; PrimeTime (Verilog)                                     ; <None>        ; --          ; --                  ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS  ; On                                                      ; --            ; --          ; eda_timing_analysis ;
; FLEX10K_OPTIMIZATION_TECHNIQUE     ; Speed                                                   ; Area          ; --          ; --                  ;
; MAX_CORE_JUNCTION_TEMP             ; 85                                                      ; --            ; --          ; --                  ;
; MIN_CORE_JUNCTION_TEMP             ; 0                                                       ; --            ; --          ; --                  ;
; MISC_FILE                          ; C:/projekt N8031100A/N8031110/D18/D18_genop.dpf         ; --            ; --          ; --                  ;
; SEARCH_PATH                        ; d:\home\wdm\job\s274\lib\s274_library\genop\/           ; --            ; --          ; --                  ;
; SEARCH_PATH                        ; d:\home\wdm\job\s274\lib\s274_library\elementary\/      ; --            ; --          ; --                  ;
; SEARCH_PATH                        ; d:\home\wdm\job\s274\lib\s274_library\composite\/       ; --            ; --          ; --                  ;
; SEARCH_PATH                        ; c:/altera/90/quartus/libraries/vhdl/ieee/               ; --            ; --          ; --                  ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                                                     ; --            ; --          ; eda_blast_fpga      ;
+------------------------------------+---------------------------------------------------------+---------------+-------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:26     ; 1.0                     ; 210 MB              ; 00:00:17                           ;
; Fitter                  ; 00:00:23     ; 1.0                     ; 191 MB              ; 00:00:23                           ;
; Assembler               ; 00:00:01     ; 1.0                     ; 185 MB              ; 00:00:01                           ;
; Classic Timing Analyzer ; 00:00:02     ; 1.0                     ; 148 MB              ; 00:00:02                           ;
; EDA Netlist Writer      ; 00:00:02     ; 1.0                     ; 152 MB              ; 00:00:02                           ;
; Total                   ; 00:00:54     ; --                      ; --                  ; 00:00:45                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; k450-2           ; Windows XP ; 5.1        ; i686           ;
; Fitter                  ; k450-2           ; Windows XP ; 5.1        ; i686           ;
; Assembler               ; k450-2           ; Windows XP ; 5.1        ; i686           ;
; Classic Timing Analyzer ; k450-2           ; Windows XP ; 5.1        ; i686           ;
; EDA Netlist Writer      ; k450-2           ; Windows XP ; 5.1        ; i686           ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off D18_genop -c D18_genop
quartus_fit --read_settings_files=off --write_settings_files=off D18_genop -c D18_genop
quartus_asm --read_settings_files=off --write_settings_files=off D18_genop -c D18_genop
quartus_tan --read_settings_files=off --write_settings_files=off D18_genop -c D18_genop
quartus_eda --read_settings_files=off --write_settings_files=off D18_genop -c D18_genop



